Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Sat Aug 26 11:42:11 2023
| Host         : binhkieudo-hotswap running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_artya7_timing_summary_routed.rpt -pb top_artya7_timing_summary_routed.pb -rpx top_artya7_timing_summary_routed.rpx -warn_on_violation
| Design       : top_artya7
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   15          
TIMING-20  Warning   Non-clocked latch               2           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (8)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: u0/spi_inst0/FSM_sequential_spi_seq_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u0/spi_inst0/FSM_sequential_spi_seq_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.469        0.000                      0                 1976        0.024        0.000                      0                 1976        4.020        0.000                       0                   772  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.469        0.000                      0                 1976        0.024        0.000                      0                 1976        4.020        0.000                       0                   772  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.469ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.469ns  (required time - arrival time)
  Source:                 u0/cpu/cpu/state/o_cnt_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/serv_dm/data_buf_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.980ns  (logic 1.792ns (25.674%)  route 5.188ns (74.326%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         1.567     5.119    u0/cpu/cpu/state/i_clk_IBUF_BUFG
    SLICE_X35Y48         FDRE                                         r  u0/cpu/cpu/state/o_cnt_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDRE (Prop_fdre_C_Q)         0.419     5.538 f  u0/cpu/cpu/state/o_cnt_r_reg[3]/Q
                         net (fo=11, routed)          1.049     6.587    u0/cpu/cpu/state/o_cnt_r_reg[3]_0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I0_O)        0.325     6.912 f  u0/cpu/cpu/state/o_cnt_r[0]_i_3/O
                         net (fo=18, routed)          0.737     7.649    u0/cpu/cpu/decode/cnt_en
    SLICE_X37Y47         LUT5 (Prop_lut5_I1_O)        0.332     7.981 f  u0/cpu/cpu/decode/o_wb_cpu_ack_i_3/O
                         net (fo=8, routed)           0.523     8.504    u0/cpu/cpu/bufreg/CSn_reg_0
    SLICE_X35Y42         LUT6 (Prop_lut6_I5_O)        0.124     8.628 r  u0/cpu/cpu/bufreg/o_sbus_ack_i_2/O
                         net (fo=1, routed)           0.568     9.196    u0/cpu/cpu/ctrl/o_sbus_ack_reg
    SLICE_X36Y43         LUT6 (Prop_lut6_I0_O)        0.124     9.320 r  u0/cpu/cpu/ctrl/o_sbus_ack_i_1/O
                         net (fo=3, routed)           0.748    10.068    u0/cpu/cpu/ctrl/o_sbus_ack0
    SLICE_X41Y44         LUT4 (Prop_lut4_I0_O)        0.150    10.218 r  u0/cpu/cpu/ctrl/dci_halt_ack_i_2/O
                         net (fo=5, routed)           0.738    10.956    u0/cpu/cpu/bufreg/data_buf_reg[31]_0
    SLICE_X46Y46         LUT3 (Prop_lut3_I1_O)        0.318    11.274 r  u0/cpu/cpu/bufreg/data_buf[31]_i_1/O
                         net (fo=32, routed)          0.824    12.099    u0/serv_dm/E[0]
    SLICE_X48Y42         FDRE                                         r  u0/serv_dm/data_buf_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         1.453    14.825    u0/serv_dm/i_clk_IBUF_BUFG
    SLICE_X48Y42         FDRE                                         r  u0/serv_dm/data_buf_reg[13]/C
                         clock pessimism              0.187    15.012    
                         clock uncertainty           -0.035    14.976    
    SLICE_X48Y42         FDRE (Setup_fdre_C_CE)      -0.409    14.567    u0/serv_dm/data_buf_reg[13]
  -------------------------------------------------------------------
                         required time                         14.567    
                         arrival time                         -12.099    
  -------------------------------------------------------------------
                         slack                                  2.469    

Slack (MET) :             2.469ns  (required time - arrival time)
  Source:                 u0/cpu/cpu/state/o_cnt_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/serv_dm/data_buf_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.980ns  (logic 1.792ns (25.674%)  route 5.188ns (74.326%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         1.567     5.119    u0/cpu/cpu/state/i_clk_IBUF_BUFG
    SLICE_X35Y48         FDRE                                         r  u0/cpu/cpu/state/o_cnt_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDRE (Prop_fdre_C_Q)         0.419     5.538 f  u0/cpu/cpu/state/o_cnt_r_reg[3]/Q
                         net (fo=11, routed)          1.049     6.587    u0/cpu/cpu/state/o_cnt_r_reg[3]_0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I0_O)        0.325     6.912 f  u0/cpu/cpu/state/o_cnt_r[0]_i_3/O
                         net (fo=18, routed)          0.737     7.649    u0/cpu/cpu/decode/cnt_en
    SLICE_X37Y47         LUT5 (Prop_lut5_I1_O)        0.332     7.981 f  u0/cpu/cpu/decode/o_wb_cpu_ack_i_3/O
                         net (fo=8, routed)           0.523     8.504    u0/cpu/cpu/bufreg/CSn_reg_0
    SLICE_X35Y42         LUT6 (Prop_lut6_I5_O)        0.124     8.628 r  u0/cpu/cpu/bufreg/o_sbus_ack_i_2/O
                         net (fo=1, routed)           0.568     9.196    u0/cpu/cpu/ctrl/o_sbus_ack_reg
    SLICE_X36Y43         LUT6 (Prop_lut6_I0_O)        0.124     9.320 r  u0/cpu/cpu/ctrl/o_sbus_ack_i_1/O
                         net (fo=3, routed)           0.748    10.068    u0/cpu/cpu/ctrl/o_sbus_ack0
    SLICE_X41Y44         LUT4 (Prop_lut4_I0_O)        0.150    10.218 r  u0/cpu/cpu/ctrl/dci_halt_ack_i_2/O
                         net (fo=5, routed)           0.738    10.956    u0/cpu/cpu/bufreg/data_buf_reg[31]_0
    SLICE_X46Y46         LUT3 (Prop_lut3_I1_O)        0.318    11.274 r  u0/cpu/cpu/bufreg/data_buf[31]_i_1/O
                         net (fo=32, routed)          0.824    12.099    u0/serv_dm/E[0]
    SLICE_X48Y42         FDRE                                         r  u0/serv_dm/data_buf_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         1.453    14.825    u0/serv_dm/i_clk_IBUF_BUFG
    SLICE_X48Y42         FDRE                                         r  u0/serv_dm/data_buf_reg[14]/C
                         clock pessimism              0.187    15.012    
                         clock uncertainty           -0.035    14.976    
    SLICE_X48Y42         FDRE (Setup_fdre_C_CE)      -0.409    14.567    u0/serv_dm/data_buf_reg[14]
  -------------------------------------------------------------------
                         required time                         14.567    
                         arrival time                         -12.099    
  -------------------------------------------------------------------
                         slack                                  2.469    

Slack (MET) :             2.469ns  (required time - arrival time)
  Source:                 u0/cpu/cpu/state/o_cnt_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/serv_dm/data_buf_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.980ns  (logic 1.792ns (25.674%)  route 5.188ns (74.326%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         1.567     5.119    u0/cpu/cpu/state/i_clk_IBUF_BUFG
    SLICE_X35Y48         FDRE                                         r  u0/cpu/cpu/state/o_cnt_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDRE (Prop_fdre_C_Q)         0.419     5.538 f  u0/cpu/cpu/state/o_cnt_r_reg[3]/Q
                         net (fo=11, routed)          1.049     6.587    u0/cpu/cpu/state/o_cnt_r_reg[3]_0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I0_O)        0.325     6.912 f  u0/cpu/cpu/state/o_cnt_r[0]_i_3/O
                         net (fo=18, routed)          0.737     7.649    u0/cpu/cpu/decode/cnt_en
    SLICE_X37Y47         LUT5 (Prop_lut5_I1_O)        0.332     7.981 f  u0/cpu/cpu/decode/o_wb_cpu_ack_i_3/O
                         net (fo=8, routed)           0.523     8.504    u0/cpu/cpu/bufreg/CSn_reg_0
    SLICE_X35Y42         LUT6 (Prop_lut6_I5_O)        0.124     8.628 r  u0/cpu/cpu/bufreg/o_sbus_ack_i_2/O
                         net (fo=1, routed)           0.568     9.196    u0/cpu/cpu/ctrl/o_sbus_ack_reg
    SLICE_X36Y43         LUT6 (Prop_lut6_I0_O)        0.124     9.320 r  u0/cpu/cpu/ctrl/o_sbus_ack_i_1/O
                         net (fo=3, routed)           0.748    10.068    u0/cpu/cpu/ctrl/o_sbus_ack0
    SLICE_X41Y44         LUT4 (Prop_lut4_I0_O)        0.150    10.218 r  u0/cpu/cpu/ctrl/dci_halt_ack_i_2/O
                         net (fo=5, routed)           0.738    10.956    u0/cpu/cpu/bufreg/data_buf_reg[31]_0
    SLICE_X46Y46         LUT3 (Prop_lut3_I1_O)        0.318    11.274 r  u0/cpu/cpu/bufreg/data_buf[31]_i_1/O
                         net (fo=32, routed)          0.824    12.099    u0/serv_dm/E[0]
    SLICE_X48Y42         FDRE                                         r  u0/serv_dm/data_buf_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         1.453    14.825    u0/serv_dm/i_clk_IBUF_BUFG
    SLICE_X48Y42         FDRE                                         r  u0/serv_dm/data_buf_reg[17]/C
                         clock pessimism              0.187    15.012    
                         clock uncertainty           -0.035    14.976    
    SLICE_X48Y42         FDRE (Setup_fdre_C_CE)      -0.409    14.567    u0/serv_dm/data_buf_reg[17]
  -------------------------------------------------------------------
                         required time                         14.567    
                         arrival time                         -12.099    
  -------------------------------------------------------------------
                         slack                                  2.469    

Slack (MET) :             2.475ns  (required time - arrival time)
  Source:                 u0/cpu/cpu/state/o_cnt_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/serv_dm/data_buf_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.975ns  (logic 1.792ns (25.691%)  route 5.183ns (74.309%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         1.567     5.119    u0/cpu/cpu/state/i_clk_IBUF_BUFG
    SLICE_X35Y48         FDRE                                         r  u0/cpu/cpu/state/o_cnt_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDRE (Prop_fdre_C_Q)         0.419     5.538 f  u0/cpu/cpu/state/o_cnt_r_reg[3]/Q
                         net (fo=11, routed)          1.049     6.587    u0/cpu/cpu/state/o_cnt_r_reg[3]_0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I0_O)        0.325     6.912 f  u0/cpu/cpu/state/o_cnt_r[0]_i_3/O
                         net (fo=18, routed)          0.737     7.649    u0/cpu/cpu/decode/cnt_en
    SLICE_X37Y47         LUT5 (Prop_lut5_I1_O)        0.332     7.981 f  u0/cpu/cpu/decode/o_wb_cpu_ack_i_3/O
                         net (fo=8, routed)           0.523     8.504    u0/cpu/cpu/bufreg/CSn_reg_0
    SLICE_X35Y42         LUT6 (Prop_lut6_I5_O)        0.124     8.628 r  u0/cpu/cpu/bufreg/o_sbus_ack_i_2/O
                         net (fo=1, routed)           0.568     9.196    u0/cpu/cpu/ctrl/o_sbus_ack_reg
    SLICE_X36Y43         LUT6 (Prop_lut6_I0_O)        0.124     9.320 r  u0/cpu/cpu/ctrl/o_sbus_ack_i_1/O
                         net (fo=3, routed)           0.748    10.068    u0/cpu/cpu/ctrl/o_sbus_ack0
    SLICE_X41Y44         LUT4 (Prop_lut4_I0_O)        0.150    10.218 r  u0/cpu/cpu/ctrl/dci_halt_ack_i_2/O
                         net (fo=5, routed)           0.738    10.956    u0/cpu/cpu/bufreg/data_buf_reg[31]_0
    SLICE_X46Y46         LUT3 (Prop_lut3_I1_O)        0.318    11.274 r  u0/cpu/cpu/bufreg/data_buf[31]_i_1/O
                         net (fo=32, routed)          0.820    12.094    u0/serv_dm/E[0]
    SLICE_X49Y48         FDRE                                         r  u0/serv_dm/data_buf_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         1.455    14.827    u0/serv_dm/i_clk_IBUF_BUFG
    SLICE_X49Y48         FDRE                                         r  u0/serv_dm/data_buf_reg[26]/C
                         clock pessimism              0.187    15.014    
                         clock uncertainty           -0.035    14.978    
    SLICE_X49Y48         FDRE (Setup_fdre_C_CE)      -0.409    14.569    u0/serv_dm/data_buf_reg[26]
  -------------------------------------------------------------------
                         required time                         14.569    
                         arrival time                         -12.094    
  -------------------------------------------------------------------
                         slack                                  2.475    

Slack (MET) :             2.475ns  (required time - arrival time)
  Source:                 u0/cpu/cpu/state/o_cnt_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/serv_dm/data_buf_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.975ns  (logic 1.792ns (25.691%)  route 5.183ns (74.309%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         1.567     5.119    u0/cpu/cpu/state/i_clk_IBUF_BUFG
    SLICE_X35Y48         FDRE                                         r  u0/cpu/cpu/state/o_cnt_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDRE (Prop_fdre_C_Q)         0.419     5.538 f  u0/cpu/cpu/state/o_cnt_r_reg[3]/Q
                         net (fo=11, routed)          1.049     6.587    u0/cpu/cpu/state/o_cnt_r_reg[3]_0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I0_O)        0.325     6.912 f  u0/cpu/cpu/state/o_cnt_r[0]_i_3/O
                         net (fo=18, routed)          0.737     7.649    u0/cpu/cpu/decode/cnt_en
    SLICE_X37Y47         LUT5 (Prop_lut5_I1_O)        0.332     7.981 f  u0/cpu/cpu/decode/o_wb_cpu_ack_i_3/O
                         net (fo=8, routed)           0.523     8.504    u0/cpu/cpu/bufreg/CSn_reg_0
    SLICE_X35Y42         LUT6 (Prop_lut6_I5_O)        0.124     8.628 r  u0/cpu/cpu/bufreg/o_sbus_ack_i_2/O
                         net (fo=1, routed)           0.568     9.196    u0/cpu/cpu/ctrl/o_sbus_ack_reg
    SLICE_X36Y43         LUT6 (Prop_lut6_I0_O)        0.124     9.320 r  u0/cpu/cpu/ctrl/o_sbus_ack_i_1/O
                         net (fo=3, routed)           0.748    10.068    u0/cpu/cpu/ctrl/o_sbus_ack0
    SLICE_X41Y44         LUT4 (Prop_lut4_I0_O)        0.150    10.218 r  u0/cpu/cpu/ctrl/dci_halt_ack_i_2/O
                         net (fo=5, routed)           0.738    10.956    u0/cpu/cpu/bufreg/data_buf_reg[31]_0
    SLICE_X46Y46         LUT3 (Prop_lut3_I1_O)        0.318    11.274 r  u0/cpu/cpu/bufreg/data_buf[31]_i_1/O
                         net (fo=32, routed)          0.820    12.094    u0/serv_dm/E[0]
    SLICE_X49Y48         FDRE                                         r  u0/serv_dm/data_buf_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         1.455    14.827    u0/serv_dm/i_clk_IBUF_BUFG
    SLICE_X49Y48         FDRE                                         r  u0/serv_dm/data_buf_reg[27]/C
                         clock pessimism              0.187    15.014    
                         clock uncertainty           -0.035    14.978    
    SLICE_X49Y48         FDRE (Setup_fdre_C_CE)      -0.409    14.569    u0/serv_dm/data_buf_reg[27]
  -------------------------------------------------------------------
                         required time                         14.569    
                         arrival time                         -12.094    
  -------------------------------------------------------------------
                         slack                                  2.475    

Slack (MET) :             2.475ns  (required time - arrival time)
  Source:                 u0/cpu/cpu/state/o_cnt_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/serv_dm/data_buf_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.975ns  (logic 1.792ns (25.691%)  route 5.183ns (74.309%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         1.567     5.119    u0/cpu/cpu/state/i_clk_IBUF_BUFG
    SLICE_X35Y48         FDRE                                         r  u0/cpu/cpu/state/o_cnt_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDRE (Prop_fdre_C_Q)         0.419     5.538 f  u0/cpu/cpu/state/o_cnt_r_reg[3]/Q
                         net (fo=11, routed)          1.049     6.587    u0/cpu/cpu/state/o_cnt_r_reg[3]_0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I0_O)        0.325     6.912 f  u0/cpu/cpu/state/o_cnt_r[0]_i_3/O
                         net (fo=18, routed)          0.737     7.649    u0/cpu/cpu/decode/cnt_en
    SLICE_X37Y47         LUT5 (Prop_lut5_I1_O)        0.332     7.981 f  u0/cpu/cpu/decode/o_wb_cpu_ack_i_3/O
                         net (fo=8, routed)           0.523     8.504    u0/cpu/cpu/bufreg/CSn_reg_0
    SLICE_X35Y42         LUT6 (Prop_lut6_I5_O)        0.124     8.628 r  u0/cpu/cpu/bufreg/o_sbus_ack_i_2/O
                         net (fo=1, routed)           0.568     9.196    u0/cpu/cpu/ctrl/o_sbus_ack_reg
    SLICE_X36Y43         LUT6 (Prop_lut6_I0_O)        0.124     9.320 r  u0/cpu/cpu/ctrl/o_sbus_ack_i_1/O
                         net (fo=3, routed)           0.748    10.068    u0/cpu/cpu/ctrl/o_sbus_ack0
    SLICE_X41Y44         LUT4 (Prop_lut4_I0_O)        0.150    10.218 r  u0/cpu/cpu/ctrl/dci_halt_ack_i_2/O
                         net (fo=5, routed)           0.738    10.956    u0/cpu/cpu/bufreg/data_buf_reg[31]_0
    SLICE_X46Y46         LUT3 (Prop_lut3_I1_O)        0.318    11.274 r  u0/cpu/cpu/bufreg/data_buf[31]_i_1/O
                         net (fo=32, routed)          0.820    12.094    u0/serv_dm/E[0]
    SLICE_X49Y48         FDRE                                         r  u0/serv_dm/data_buf_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         1.455    14.827    u0/serv_dm/i_clk_IBUF_BUFG
    SLICE_X49Y48         FDRE                                         r  u0/serv_dm/data_buf_reg[29]/C
                         clock pessimism              0.187    15.014    
                         clock uncertainty           -0.035    14.978    
    SLICE_X49Y48         FDRE (Setup_fdre_C_CE)      -0.409    14.569    u0/serv_dm/data_buf_reg[29]
  -------------------------------------------------------------------
                         required time                         14.569    
                         arrival time                         -12.094    
  -------------------------------------------------------------------
                         slack                                  2.475    

Slack (MET) :             2.475ns  (required time - arrival time)
  Source:                 u0/cpu/cpu/state/o_cnt_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/serv_dm/data_buf_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.975ns  (logic 1.792ns (25.691%)  route 5.183ns (74.309%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         1.567     5.119    u0/cpu/cpu/state/i_clk_IBUF_BUFG
    SLICE_X35Y48         FDRE                                         r  u0/cpu/cpu/state/o_cnt_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDRE (Prop_fdre_C_Q)         0.419     5.538 f  u0/cpu/cpu/state/o_cnt_r_reg[3]/Q
                         net (fo=11, routed)          1.049     6.587    u0/cpu/cpu/state/o_cnt_r_reg[3]_0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I0_O)        0.325     6.912 f  u0/cpu/cpu/state/o_cnt_r[0]_i_3/O
                         net (fo=18, routed)          0.737     7.649    u0/cpu/cpu/decode/cnt_en
    SLICE_X37Y47         LUT5 (Prop_lut5_I1_O)        0.332     7.981 f  u0/cpu/cpu/decode/o_wb_cpu_ack_i_3/O
                         net (fo=8, routed)           0.523     8.504    u0/cpu/cpu/bufreg/CSn_reg_0
    SLICE_X35Y42         LUT6 (Prop_lut6_I5_O)        0.124     8.628 r  u0/cpu/cpu/bufreg/o_sbus_ack_i_2/O
                         net (fo=1, routed)           0.568     9.196    u0/cpu/cpu/ctrl/o_sbus_ack_reg
    SLICE_X36Y43         LUT6 (Prop_lut6_I0_O)        0.124     9.320 r  u0/cpu/cpu/ctrl/o_sbus_ack_i_1/O
                         net (fo=3, routed)           0.748    10.068    u0/cpu/cpu/ctrl/o_sbus_ack0
    SLICE_X41Y44         LUT4 (Prop_lut4_I0_O)        0.150    10.218 r  u0/cpu/cpu/ctrl/dci_halt_ack_i_2/O
                         net (fo=5, routed)           0.738    10.956    u0/cpu/cpu/bufreg/data_buf_reg[31]_0
    SLICE_X46Y46         LUT3 (Prop_lut3_I1_O)        0.318    11.274 r  u0/cpu/cpu/bufreg/data_buf[31]_i_1/O
                         net (fo=32, routed)          0.820    12.094    u0/serv_dm/E[0]
    SLICE_X49Y48         FDRE                                         r  u0/serv_dm/data_buf_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         1.455    14.827    u0/serv_dm/i_clk_IBUF_BUFG
    SLICE_X49Y48         FDRE                                         r  u0/serv_dm/data_buf_reg[31]/C
                         clock pessimism              0.187    15.014    
                         clock uncertainty           -0.035    14.978    
    SLICE_X49Y48         FDRE (Setup_fdre_C_CE)      -0.409    14.569    u0/serv_dm/data_buf_reg[31]
  -------------------------------------------------------------------
                         required time                         14.569    
                         arrival time                         -12.094    
  -------------------------------------------------------------------
                         slack                                  2.475    

Slack (MET) :             2.480ns  (required time - arrival time)
  Source:                 u0/cpu/cpu/state/o_cnt_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/serv_dm/data_buf_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.006ns  (logic 1.792ns (25.578%)  route 5.214ns (74.422%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         1.567     5.119    u0/cpu/cpu/state/i_clk_IBUF_BUFG
    SLICE_X35Y48         FDRE                                         r  u0/cpu/cpu/state/o_cnt_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDRE (Prop_fdre_C_Q)         0.419     5.538 f  u0/cpu/cpu/state/o_cnt_r_reg[3]/Q
                         net (fo=11, routed)          1.049     6.587    u0/cpu/cpu/state/o_cnt_r_reg[3]_0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I0_O)        0.325     6.912 f  u0/cpu/cpu/state/o_cnt_r[0]_i_3/O
                         net (fo=18, routed)          0.737     7.649    u0/cpu/cpu/decode/cnt_en
    SLICE_X37Y47         LUT5 (Prop_lut5_I1_O)        0.332     7.981 f  u0/cpu/cpu/decode/o_wb_cpu_ack_i_3/O
                         net (fo=8, routed)           0.523     8.504    u0/cpu/cpu/bufreg/CSn_reg_0
    SLICE_X35Y42         LUT6 (Prop_lut6_I5_O)        0.124     8.628 r  u0/cpu/cpu/bufreg/o_sbus_ack_i_2/O
                         net (fo=1, routed)           0.568     9.196    u0/cpu/cpu/ctrl/o_sbus_ack_reg
    SLICE_X36Y43         LUT6 (Prop_lut6_I0_O)        0.124     9.320 r  u0/cpu/cpu/ctrl/o_sbus_ack_i_1/O
                         net (fo=3, routed)           0.748    10.068    u0/cpu/cpu/ctrl/o_sbus_ack0
    SLICE_X41Y44         LUT4 (Prop_lut4_I0_O)        0.150    10.218 r  u0/cpu/cpu/ctrl/dci_halt_ack_i_2/O
                         net (fo=5, routed)           0.738    10.956    u0/cpu/cpu/bufreg/data_buf_reg[31]_0
    SLICE_X46Y46         LUT3 (Prop_lut3_I1_O)        0.318    11.274 r  u0/cpu/cpu/bufreg/data_buf[31]_i_1/O
                         net (fo=32, routed)          0.851    12.125    u0/serv_dm/E[0]
    SLICE_X50Y42         FDRE                                         r  u0/serv_dm/data_buf_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         1.454    14.826    u0/serv_dm/i_clk_IBUF_BUFG
    SLICE_X50Y42         FDRE                                         r  u0/serv_dm/data_buf_reg[0]/C
                         clock pessimism              0.187    15.013    
                         clock uncertainty           -0.035    14.977    
    SLICE_X50Y42         FDRE (Setup_fdre_C_CE)      -0.373    14.604    u0/serv_dm/data_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         14.604    
                         arrival time                         -12.125    
  -------------------------------------------------------------------
                         slack                                  2.480    

Slack (MET) :             2.513ns  (required time - arrival time)
  Source:                 u0/cpu/cpu/state/o_cnt_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/serv_dm/data_buf_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.974ns  (logic 1.792ns (25.696%)  route 5.182ns (74.304%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         1.567     5.119    u0/cpu/cpu/state/i_clk_IBUF_BUFG
    SLICE_X35Y48         FDRE                                         r  u0/cpu/cpu/state/o_cnt_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDRE (Prop_fdre_C_Q)         0.419     5.538 f  u0/cpu/cpu/state/o_cnt_r_reg[3]/Q
                         net (fo=11, routed)          1.049     6.587    u0/cpu/cpu/state/o_cnt_r_reg[3]_0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I0_O)        0.325     6.912 f  u0/cpu/cpu/state/o_cnt_r[0]_i_3/O
                         net (fo=18, routed)          0.737     7.649    u0/cpu/cpu/decode/cnt_en
    SLICE_X37Y47         LUT5 (Prop_lut5_I1_O)        0.332     7.981 f  u0/cpu/cpu/decode/o_wb_cpu_ack_i_3/O
                         net (fo=8, routed)           0.523     8.504    u0/cpu/cpu/bufreg/CSn_reg_0
    SLICE_X35Y42         LUT6 (Prop_lut6_I5_O)        0.124     8.628 r  u0/cpu/cpu/bufreg/o_sbus_ack_i_2/O
                         net (fo=1, routed)           0.568     9.196    u0/cpu/cpu/ctrl/o_sbus_ack_reg
    SLICE_X36Y43         LUT6 (Prop_lut6_I0_O)        0.124     9.320 r  u0/cpu/cpu/ctrl/o_sbus_ack_i_1/O
                         net (fo=3, routed)           0.748    10.068    u0/cpu/cpu/ctrl/o_sbus_ack0
    SLICE_X41Y44         LUT4 (Prop_lut4_I0_O)        0.150    10.218 r  u0/cpu/cpu/ctrl/dci_halt_ack_i_2/O
                         net (fo=5, routed)           0.738    10.956    u0/cpu/cpu/bufreg/data_buf_reg[31]_0
    SLICE_X46Y46         LUT3 (Prop_lut3_I1_O)        0.318    11.274 r  u0/cpu/cpu/bufreg/data_buf[31]_i_1/O
                         net (fo=32, routed)          0.819    12.093    u0/serv_dm/E[0]
    SLICE_X50Y46         FDRE                                         r  u0/serv_dm/data_buf_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         1.455    14.827    u0/serv_dm/i_clk_IBUF_BUFG
    SLICE_X50Y46         FDRE                                         r  u0/serv_dm/data_buf_reg[20]/C
                         clock pessimism              0.187    15.014    
                         clock uncertainty           -0.035    14.978    
    SLICE_X50Y46         FDRE (Setup_fdre_C_CE)      -0.373    14.605    u0/serv_dm/data_buf_reg[20]
  -------------------------------------------------------------------
                         required time                         14.605    
                         arrival time                         -12.093    
  -------------------------------------------------------------------
                         slack                                  2.513    

Slack (MET) :             2.513ns  (required time - arrival time)
  Source:                 u0/cpu/cpu/state/o_cnt_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/serv_dm/data_buf_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.974ns  (logic 1.792ns (25.696%)  route 5.182ns (74.304%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         1.567     5.119    u0/cpu/cpu/state/i_clk_IBUF_BUFG
    SLICE_X35Y48         FDRE                                         r  u0/cpu/cpu/state/o_cnt_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDRE (Prop_fdre_C_Q)         0.419     5.538 f  u0/cpu/cpu/state/o_cnt_r_reg[3]/Q
                         net (fo=11, routed)          1.049     6.587    u0/cpu/cpu/state/o_cnt_r_reg[3]_0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I0_O)        0.325     6.912 f  u0/cpu/cpu/state/o_cnt_r[0]_i_3/O
                         net (fo=18, routed)          0.737     7.649    u0/cpu/cpu/decode/cnt_en
    SLICE_X37Y47         LUT5 (Prop_lut5_I1_O)        0.332     7.981 f  u0/cpu/cpu/decode/o_wb_cpu_ack_i_3/O
                         net (fo=8, routed)           0.523     8.504    u0/cpu/cpu/bufreg/CSn_reg_0
    SLICE_X35Y42         LUT6 (Prop_lut6_I5_O)        0.124     8.628 r  u0/cpu/cpu/bufreg/o_sbus_ack_i_2/O
                         net (fo=1, routed)           0.568     9.196    u0/cpu/cpu/ctrl/o_sbus_ack_reg
    SLICE_X36Y43         LUT6 (Prop_lut6_I0_O)        0.124     9.320 r  u0/cpu/cpu/ctrl/o_sbus_ack_i_1/O
                         net (fo=3, routed)           0.748    10.068    u0/cpu/cpu/ctrl/o_sbus_ack0
    SLICE_X41Y44         LUT4 (Prop_lut4_I0_O)        0.150    10.218 r  u0/cpu/cpu/ctrl/dci_halt_ack_i_2/O
                         net (fo=5, routed)           0.738    10.956    u0/cpu/cpu/bufreg/data_buf_reg[31]_0
    SLICE_X46Y46         LUT3 (Prop_lut3_I1_O)        0.318    11.274 r  u0/cpu/cpu/bufreg/data_buf[31]_i_1/O
                         net (fo=32, routed)          0.819    12.093    u0/serv_dm/E[0]
    SLICE_X50Y46         FDRE                                         r  u0/serv_dm/data_buf_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         1.455    14.827    u0/serv_dm/i_clk_IBUF_BUFG
    SLICE_X50Y46         FDRE                                         r  u0/serv_dm/data_buf_reg[21]/C
                         clock pessimism              0.187    15.014    
                         clock uncertainty           -0.035    14.978    
    SLICE_X50Y46         FDRE (Setup_fdre_C_CE)      -0.373    14.605    u0/serv_dm/data_buf_reg[21]
  -------------------------------------------------------------------
                         required time                         14.605    
                         arrival time                         -12.093    
  -------------------------------------------------------------------
                         slack                                  2.513    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 u0/cpu/rf_ram_if/wdata1_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/cpu/rf_ram_if/wdata1_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.652%)  route 0.179ns (58.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         0.567     1.480    u0/cpu/rf_ram_if/i_clk_IBUF_BUFG
    SLICE_X44Y49         FDRE                                         r  u0/cpu/rf_ram_if/wdata1_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.128     1.608 r  u0/cpu/rf_ram_if/wdata1_r_reg[3]/Q
                         net (fo=2, routed)           0.179     1.788    u0/cpu/rf_ram_if/wdata1_r_reg_n_0_[3]
    SLICE_X47Y50         FDRE                                         r  u0/cpu/rf_ram_if/wdata1_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         0.831     1.989    u0/cpu/rf_ram_if/i_clk_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  u0/cpu/rf_ram_if/wdata1_r_reg[2]/C
                         clock pessimism             -0.245     1.744    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.019     1.763    u0/cpu/rf_ram_if/wdata1_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 u0/cpu/rf_ram_if/rcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/cpu/rf_ram_if/rcnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.189ns (41.039%)  route 0.272ns (58.961%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         0.566     1.479    u0/cpu/rf_ram_if/i_clk_IBUF_BUFG
    SLICE_X39Y48         FDRE                                         r  u0/cpu/rf_ram_if/rcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  u0/cpu/rf_ram_if/rcnt_reg[1]/Q
                         net (fo=17, routed)          0.272     1.892    u0/cpu/rf_ram_if/Q[1]
    SLICE_X40Y50         LUT5 (Prop_lut5_I1_O)        0.048     1.940 r  u0/cpu/rf_ram_if/rcnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.940    u0/cpu/rf_ram_if/rcnt[3]_i_1_n_0
    SLICE_X40Y50         FDRE                                         r  u0/cpu/rf_ram_if/rcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         0.830     1.988    u0/cpu/rf_ram_if/i_clk_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  u0/cpu/rf_ram_if/rcnt_reg[3]/C
                         clock pessimism             -0.245     1.743    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.107     1.850    u0/cpu/rf_ram_if/rcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u0/cpu/rf_ram_if/rtrig1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/cpu/rf_ram_if/rdata1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.246ns (51.248%)  route 0.234ns (48.752%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         0.566     1.479    u0/cpu/rf_ram_if/i_clk_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  u0/cpu/rf_ram_if/rtrig1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.148     1.627 r  u0/cpu/rf_ram_if/rtrig1_reg/Q
                         net (fo=11, routed)          0.234     1.861    u0/cpu/rf_ram/rtrig1
    SLICE_X42Y50         LUT4 (Prop_lut4_I2_O)        0.098     1.959 r  u0/cpu/rf_ram/rdata1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.959    u0/cpu/rf_ram_if/rdata1_reg[6]_1[0]
    SLICE_X42Y50         FDRE                                         r  u0/cpu/rf_ram_if/rdata1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         0.830     1.988    u0/cpu/rf_ram_if/i_clk_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  u0/cpu/rf_ram_if/rdata1_reg[0]/C
                         clock pessimism             -0.245     1.743    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.121     1.864    u0/cpu/rf_ram_if/rdata1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 u0/cpu/rf_ram/regzero_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/cpu/rf_ram_if/rdata1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.209ns (42.884%)  route 0.278ns (57.115%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         0.566     1.479    u0/cpu/rf_ram/i_clk_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  u0/cpu/rf_ram/regzero_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.643 f  u0/cpu/rf_ram/regzero_reg/Q
                         net (fo=17, routed)          0.278     1.922    u0/cpu/rf_ram/regzero
    SLICE_X42Y51         LUT4 (Prop_lut4_I1_O)        0.045     1.967 r  u0/cpu/rf_ram/rdata1[4]_i_1/O
                         net (fo=1, routed)           0.000     1.967    u0/cpu/rf_ram_if/rdata1_reg[6]_1[4]
    SLICE_X42Y51         FDRE                                         r  u0/cpu/rf_ram_if/rdata1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         0.830     1.988    u0/cpu/rf_ram_if/i_clk_IBUF_BUFG
    SLICE_X42Y51         FDRE                                         r  u0/cpu/rf_ram_if/rdata1_reg[4]/C
                         clock pessimism             -0.245     1.743    
    SLICE_X42Y51         FDRE (Hold_fdre_C_D)         0.121     1.864    u0/cpu/rf_ram_if/rdata1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 u0/cpu/rf_ram_if/rcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/cpu/rf_ram_if/rcnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.186ns (40.563%)  route 0.273ns (59.437%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         0.566     1.479    u0/cpu/rf_ram_if/i_clk_IBUF_BUFG
    SLICE_X39Y48         FDRE                                         r  u0/cpu/rf_ram_if/rcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  u0/cpu/rf_ram_if/rcnt_reg[1]/Q
                         net (fo=17, routed)          0.273     1.893    u0/cpu/rf_ram_if/Q[1]
    SLICE_X40Y50         LUT6 (Prop_lut6_I0_O)        0.045     1.938 r  u0/cpu/rf_ram_if/rcnt[4]_i_2/O
                         net (fo=1, routed)           0.000     1.938    u0/cpu/rf_ram_if/rcnt[4]_i_2_n_0
    SLICE_X40Y50         FDRE                                         r  u0/cpu/rf_ram_if/rcnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         0.830     1.988    u0/cpu/rf_ram_if/i_clk_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  u0/cpu/rf_ram_if/rcnt_reg[4]/C
                         clock pessimism             -0.245     1.743    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.092     1.835    u0/cpu/rf_ram_if/rcnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 u0/cpu/rf_ram_if/rcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/cpu/rf_ram_if/rcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.186ns (40.652%)  route 0.272ns (59.348%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         0.566     1.479    u0/cpu/rf_ram_if/i_clk_IBUF_BUFG
    SLICE_X39Y48         FDRE                                         r  u0/cpu/rf_ram_if/rcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  u0/cpu/rf_ram_if/rcnt_reg[1]/Q
                         net (fo=17, routed)          0.272     1.892    u0/cpu/rf_ram_if/Q[1]
    SLICE_X40Y50         LUT4 (Prop_lut4_I2_O)        0.045     1.937 r  u0/cpu/rf_ram_if/rcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.937    u0/cpu/rf_ram_if/rcnt[2]_i_1_n_0
    SLICE_X40Y50         FDRE                                         r  u0/cpu/rf_ram_if/rcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         0.830     1.988    u0/cpu/rf_ram_if/i_clk_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  u0/cpu/rf_ram_if/rcnt_reg[2]/C
                         clock pessimism             -0.245     1.743    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.091     1.834    u0/cpu/rf_ram_if/rcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 u0/serv_dm/dci_halt_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/serv_dm/dm_ctrl_hart_halted_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.310%)  route 0.064ns (25.690%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         0.565     1.478    u0/serv_dm/i_clk_IBUF_BUFG
    SLICE_X47Y40         FDRE                                         r  u0/serv_dm/dci_halt_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y40         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  u0/serv_dm/dci_halt_ack_reg/Q
                         net (fo=2, routed)           0.064     1.684    u0/serv_dm/dci_halt_ack_reg_n_0
    SLICE_X46Y40         LUT3 (Prop_lut3_I0_O)        0.045     1.729 r  u0/serv_dm/dm_ctrl_hart_halted_i_1/O
                         net (fo=1, routed)           0.000     1.729    u0/serv_dm/dm_ctrl_hart_halted_i_1_n_0
    SLICE_X46Y40         FDRE                                         r  u0/serv_dm/dm_ctrl_hart_halted_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         0.835     1.993    u0/serv_dm/i_clk_IBUF_BUFG
    SLICE_X46Y40         FDRE                                         r  u0/serv_dm/dm_ctrl_hart_halted_reg/C
                         clock pessimism             -0.502     1.491    
    SLICE_X46Y40         FDRE (Hold_fdre_C_D)         0.121     1.612    u0/serv_dm/dm_ctrl_hart_halted_reg
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u0/cpu/rf_ram_if/wdata1_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/cpu/rf_ram_if/wdata1_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         0.566     1.479    u0/cpu/rf_ram_if/i_clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  u0/cpu/rf_ram_if/wdata1_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  u0/cpu/rf_ram_if/wdata1_r_reg[8]/Q
                         net (fo=1, routed)           0.056     1.676    u0/cpu/rf_ram_if/wdata1_r_reg_n_0_[8]
    SLICE_X39Y49         FDRE                                         r  u0/cpu/rf_ram_if/wdata1_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         0.835     1.993    u0/cpu/rf_ram_if/i_clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  u0/cpu/rf_ram_if/wdata1_r_reg[7]/C
                         clock pessimism             -0.514     1.479    
    SLICE_X39Y49         FDRE (Hold_fdre_C_D)         0.075     1.554    u0/cpu/rf_ram_if/wdata1_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 u0/cpu/cpu/ctrl/o_ibus_adr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/rom_inst0/o_wb_ack_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.186ns (38.543%)  route 0.297ns (61.457%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         0.565     1.478    u0/cpu/cpu/ctrl/i_clk_IBUF_BUFG
    SLICE_X32Y43         FDRE                                         r  u0/cpu/cpu/ctrl/o_ibus_adr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.141     1.619 f  u0/cpu/cpu/ctrl/o_ibus_adr_reg[12]/Q
                         net (fo=3, routed)           0.297     1.916    u0/cpu/cpu/ctrl/wb_ibus_adr[12]
    SLICE_X36Y41         LUT6 (Prop_lut6_I5_O)        0.045     1.961 r  u0/cpu/cpu/ctrl/o_wb_ack_i_1/O
                         net (fo=1, routed)           0.000     1.961    u0/rom_inst0/o_wb_ack0
    SLICE_X36Y41         FDRE                                         r  u0/rom_inst0/o_wb_ack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         0.833     1.991    u0/rom_inst0/i_clk_IBUF_BUFG
    SLICE_X36Y41         FDRE                                         r  u0/rom_inst0/o_wb_ack_reg/C
                         clock pessimism             -0.250     1.741    
    SLICE_X36Y41         FDRE (Hold_fdre_C_D)         0.091     1.832    u0/rom_inst0/o_wb_ack_reg
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 u0/cpu/rf_ram_if/wdata0_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/cpu/rf_ram_if/wdata0_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.141ns (29.718%)  route 0.333ns (70.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         0.565     1.478    u0/cpu/rf_ram_if/i_clk_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  u0/cpu/rf_ram_if/wdata0_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  u0/cpu/rf_ram_if/wdata0_r_reg[7]/Q
                         net (fo=2, routed)           0.333     1.953    u0/cpu/rf_ram_if/wdata0_r[7]
    SLICE_X44Y50         FDRE                                         r  u0/cpu/rf_ram_if/wdata0_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         0.831     1.989    u0/cpu/rf_ram_if/i_clk_IBUF_BUFG
    SLICE_X44Y50         FDRE                                         r  u0/cpu/rf_ram_if/wdata0_r_reg[6]/C
                         clock pessimism             -0.245     1.744    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.070     1.814    u0/cpu/rf_ram_if/wdata0_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.139    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y20    u0/cpu/rf_ram/memory_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y20    u0/cpu/rf_ram/memory_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8     u0/ram/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9     u0/ram/mem_reg_1/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X48Y50    r_rstn_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X48Y50    r_rstn_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X48Y50    r_rstn_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X48Y50    r_rstn_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y48    u0/cpu/cpu/alu/add_cy_r_reg/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y35    u0/serv_dtm/tap_reg_idcode_reg[15]_srl13___u0_serv_dtm_tap_reg_idcode_reg_r_11/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y35    u0/serv_dtm/tap_reg_idcode_reg[15]_srl13___u0_serv_dtm_tap_reg_idcode_reg_r_11/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y35    u0/serv_dtm/tap_reg_idcode_reg[7]_srl2___u0_serv_dtm_tap_reg_idcode_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y35    u0/serv_dtm/tap_reg_idcode_reg[7]_srl2___u0_serv_dtm_tap_reg_idcode_reg_r_0/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y50    r_rstn_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y50    r_rstn_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y50    r_rstn_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y50    r_rstn_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y50    r_rstn_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y50    r_rstn_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y35    u0/serv_dtm/tap_reg_idcode_reg[15]_srl13___u0_serv_dtm_tap_reg_idcode_reg_r_11/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y35    u0/serv_dtm/tap_reg_idcode_reg[15]_srl13___u0_serv_dtm_tap_reg_idcode_reg_r_11/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y35    u0/serv_dtm/tap_reg_idcode_reg[7]_srl2___u0_serv_dtm_tap_reg_idcode_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y35    u0/serv_dtm/tap_reg_idcode_reg[7]_srl2___u0_serv_dtm_tap_reg_idcode_reg_r_0/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y50    r_rstn_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y50    r_rstn_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y50    r_rstn_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y50    r_rstn_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y50    r_rstn_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y50    r_rstn_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 boot_mode
                            (input port)
  Destination:            boot_led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.601ns  (logic 5.048ns (43.514%)  route 6.553ns (56.486%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  boot_mode (IN)
                         net (fo=0)                   0.000     0.000    boot_mode
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  boot_mode_IBUF_inst/O
                         net (fo=2, routed)           6.553     8.094    boot_led_OBUF
    J5                   OBUF (Prop_obuf_I_O)         3.507    11.601 r  boot_led_OBUF_inst/O
                         net (fo=0)                   0.000    11.601    boot_led
    J5                                                                r  boot_led (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 boot_mode
                            (input port)
  Destination:            boot_led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.079ns  (logic 1.517ns (37.184%)  route 2.562ns (62.816%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  boot_mode (IN)
                         net (fo=0)                   0.000     0.000    boot_mode
    A8                   IBUF (Prop_ibuf_I_O)         0.308     0.308 r  boot_mode_IBUF_inst/O
                         net (fo=2, routed)           2.562     2.870    boot_led_OBUF
    J5                   OBUF (Prop_obuf_I_O)         1.208     4.079 r  boot_led_OBUF_inst/O
                         net (fo=0)                   0.000     4.079    boot_led
    J5                                                                r  boot_led (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u0/spi_inst0/FSM_sequential_spi_seq_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.612ns  (logic 4.126ns (47.910%)  route 4.486ns (52.090%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         1.566     5.118    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X36Y41         FDRE                                         r  u0/spi_inst0/FSM_sequential_spi_seq_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.456     5.574 r  u0/spi_inst0/FSM_sequential_spi_seq_reg[1]/Q
                         net (fo=12, routed)          0.696     6.270    u0/spi_inst0/spi_seq[1]
    SLICE_X36Y41         LUT2 (Prop_lut2_I0_O)        0.124     6.394 r  u0/spi_inst0/SCK_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.790    10.184    SCK_OBUF
    D12                  OBUF (Prop_obuf_I_O)         3.546    13.730 r  SCK_OBUF_inst/O
                         net (fo=0)                   0.000    13.730    SCK
    D12                                                               r  SCK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/spi_inst0/sr8_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOSI
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.187ns  (logic 4.160ns (50.812%)  route 4.027ns (49.188%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         1.565     5.117    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  u0/spi_inst0/sr8_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.419     5.536 r  u0/spi_inst0/sr8_reg[7]/Q
                         net (fo=2, routed)           4.027     9.563    MOSI_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.741    13.303 r  MOSI_OBUF_inst/O
                         net (fo=0)                   0.000    13.303    MOSI
    B11                                                               r  MOSI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/spi_inst0/CSn_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CSn
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.931ns  (logic 3.984ns (50.236%)  route 3.947ns (49.764%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         1.567     5.119    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X37Y45         FDSE                                         r  u0/spi_inst0/CSn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDSE (Prop_fdse_C_Q)         0.456     5.575 r  u0/spi_inst0/CSn_reg/Q
                         net (fo=1, routed)           3.947     9.521    CSn_OBUF
    G13                  OBUF (Prop_obuf_I_O)         3.528    13.049 r  CSn_OBUF_inst/O
                         net (fo=0)                   0.000    13.049    CSn
    G13                                                               r  CSn (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/setup_reg0/status_reg[19]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_prog_flash
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.776ns  (logic 3.995ns (51.385%)  route 3.780ns (48.615%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         1.565     5.117    u0/setup_reg0/i_clk_IBUF_BUFG
    SLICE_X37Y40         FDRE                                         r  u0/setup_reg0/status_reg[19]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.456     5.573 r  u0/setup_reg0/status_reg[19]_lopt_replica/Q
                         net (fo=1, routed)           3.780     9.353    lopt_1
    T10                  OBUF (Prop_obuf_I_O)         3.539    12.892 r  o_prog_flash_OBUF_inst/O
                         net (fo=0)                   0.000    12.892    o_prog_flash
    T10                                                               r  o_prog_flash (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/serv_dtm/r_tdo_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_tdo
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.645ns  (logic 4.005ns (52.390%)  route 3.640ns (47.610%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         1.564     5.116    u0/serv_dtm/i_clk_IBUF_BUFG
    SLICE_X47Y36         FDRE                                         r  u0/serv_dtm/r_tdo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y36         FDRE (Prop_fdre_C_Q)         0.456     5.572 r  u0/serv_dtm/r_tdo_reg/Q
                         net (fo=1, routed)           3.640     9.212    jtag_tdo_OBUF
    V10                  OBUF (Prop_obuf_I_O)         3.549    12.761 r  jtag_tdo_OBUF_inst/O
                         net (fo=0)                   0.000    12.761    jtag_tdo
    V10                                                               r  jtag_tdo (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/setup_reg0/status_reg[18]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_prog_cmplt
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.317ns  (logic 4.137ns (56.539%)  route 3.180ns (43.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         1.565     5.117    u0/setup_reg0/i_clk_IBUF_BUFG
    SLICE_X37Y40         FDRE                                         r  u0/setup_reg0/status_reg[18]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.419     5.536 r  u0/setup_reg0/status_reg[18]_lopt_replica/Q
                         net (fo=1, routed)           3.180     8.716    lopt
    T9                   OBUF (Prop_obuf_I_O)         3.718    12.434 r  o_prog_cmplt_OBUF_inst/O
                         net (fo=0)                   0.000    12.434    o_prog_cmplt
    T9                                                                r  o_prog_cmplt (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/gpio/o_gpio_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.736ns  (logic 3.981ns (59.111%)  route 2.754ns (40.889%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         1.567     5.119    u0/gpio/i_clk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  u0/gpio/o_gpio_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  u0/gpio/o_gpio_reg/Q
                         net (fo=3, routed)           2.754     8.329    q_OBUF
    H5                   OBUF (Prop_obuf_I_O)         3.525    11.854 r  q_OBUF_inst/O
                         net (fo=0)                   0.000    11.854    q
    H5                                                                r  q (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/cpu/cpu/state/o_cnt_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/spi_inst0/FSM_sequential_spi_seq_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.344ns  (logic 1.324ns (24.777%)  route 4.020ns (75.223%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         1.567     5.119    u0/cpu/cpu/state/i_clk_IBUF_BUFG
    SLICE_X35Y48         FDRE                                         r  u0/cpu/cpu/state/o_cnt_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDRE (Prop_fdre_C_Q)         0.419     5.538 f  u0/cpu/cpu/state/o_cnt_r_reg[3]/Q
                         net (fo=11, routed)          1.049     6.587    u0/cpu/cpu/state/o_cnt_r_reg[3]_0[1]
    SLICE_X37Y48         LUT4 (Prop_lut4_I0_O)        0.325     6.912 f  u0/cpu/cpu/state/o_cnt_r[0]_i_3/O
                         net (fo=18, routed)          0.737     7.649    u0/cpu/cpu/decode/cnt_en
    SLICE_X37Y47         LUT5 (Prop_lut5_I1_O)        0.332     7.981 f  u0/cpu/cpu/decode/o_wb_cpu_ack_i_3/O
                         net (fo=8, routed)           0.635     8.616    u0/cpu/cpu/bufreg/CSn_reg_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I3_O)        0.124     8.740 r  u0/cpu/cpu/bufreg/FSM_sequential_spi_seq_next_reg[0]_i_4/O
                         net (fo=12, routed)          1.111     9.851    u0/spi_inst0/bc_reg[0]_0
    SLICE_X37Y40         LUT6 (Prop_lut6_I5_O)        0.124     9.975 r  u0/spi_inst0/FSM_sequential_spi_seq_next_reg[0]_i_1/O
                         net (fo=1, routed)           0.488    10.463    u0/spi_inst0/spi_seq_next__0[0]
    SLICE_X36Y39         LDCE                                         r  u0/spi_inst0/FSM_sequential_spi_seq_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/spi_inst0/cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/spi_inst0/FSM_sequential_spi_seq_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.138ns  (logic 0.748ns (34.981%)  route 1.390ns (65.019%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         1.565     5.117    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  u0/spi_inst0/cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.419     5.536 r  u0/spi_inst0/cc_reg[1]/Q
                         net (fo=6, routed)           0.897     6.433    u0/spi_inst0/cc[1]
    SLICE_X36Y40         LUT4 (Prop_lut4_I1_O)        0.329     6.762 r  u0/spi_inst0/FSM_sequential_spi_seq_next_reg[1]_i_1/O
                         net (fo=1, routed)           0.494     7.255    u0/spi_inst0/spi_seq_next__0[1]
    SLICE_X36Y39         LDCE                                         r  u0/spi_inst0/FSM_sequential_spi_seq_next_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u0/spi_inst0/FSM_sequential_spi_seq_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/spi_inst0/FSM_sequential_spi_seq_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.536ns  (logic 0.186ns (34.679%)  route 0.350ns (65.321%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         0.564     1.477    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X36Y41         FDRE                                         r  u0/spi_inst0/FSM_sequential_spi_seq_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  u0/spi_inst0/FSM_sequential_spi_seq_reg[1]/Q
                         net (fo=12, routed)          0.175     1.794    u0/spi_inst0/spi_seq[1]
    SLICE_X37Y40         LUT6 (Prop_lut6_I1_O)        0.045     1.839 r  u0/spi_inst0/FSM_sequential_spi_seq_next_reg[0]_i_1/O
                         net (fo=1, routed)           0.175     2.014    u0/spi_inst0/spi_seq_next__0[0]
    SLICE_X36Y39         LDCE                                         r  u0/spi_inst0/FSM_sequential_spi_seq_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/spi_inst0/cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/spi_inst0/FSM_sequential_spi_seq_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.604ns  (logic 0.184ns (30.471%)  route 0.420ns (69.529%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         0.564     1.477    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  u0/spi_inst0/cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  u0/spi_inst0/cc_reg[0]/Q
                         net (fo=7, routed)           0.252     1.871    u0/spi_inst0/cc[0]
    SLICE_X36Y40         LUT4 (Prop_lut4_I0_O)        0.043     1.914 r  u0/spi_inst0/FSM_sequential_spi_seq_next_reg[1]_i_1/O
                         net (fo=1, routed)           0.168     2.081    u0/spi_inst0/spi_seq_next__0[1]
    SLICE_X36Y39         LDCE                                         r  u0/spi_inst0/FSM_sequential_spi_seq_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/gpio/o_gpio_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.245ns  (logic 1.367ns (60.895%)  route 0.878ns (39.105%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         0.565     1.478    u0/gpio/i_clk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  u0/gpio/o_gpio_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  u0/gpio/o_gpio_reg/Q
                         net (fo=3, routed)           0.878     2.497    q_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.226     3.724 r  q_OBUF_inst/O
                         net (fo=0)                   0.000     3.724    q
    H5                                                                r  q (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/setup_reg0/status_reg[18]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_prog_cmplt
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.471ns  (logic 1.428ns (57.783%)  route 1.043ns (42.217%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         0.564     1.477    u0/setup_reg0/i_clk_IBUF_BUFG
    SLICE_X37Y40         FDRE                                         r  u0/setup_reg0/status_reg[18]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.128     1.605 r  u0/setup_reg0/status_reg[18]_lopt_replica/Q
                         net (fo=1, routed)           1.043     2.648    lopt
    T9                   OBUF (Prop_obuf_I_O)         1.300     3.948 r  o_prog_cmplt_OBUF_inst/O
                         net (fo=0)                   0.000     3.948    o_prog_cmplt
    T9                                                                r  o_prog_cmplt (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/serv_dtm/r_tdo_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_tdo
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.686ns  (logic 1.391ns (51.790%)  route 1.295ns (48.210%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         0.562     1.475    u0/serv_dtm/i_clk_IBUF_BUFG
    SLICE_X47Y36         FDRE                                         r  u0/serv_dtm/r_tdo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y36         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  u0/serv_dtm/r_tdo_reg/Q
                         net (fo=1, routed)           1.295     2.911    jtag_tdo_OBUF
    V10                  OBUF (Prop_obuf_I_O)         1.250     4.161 r  jtag_tdo_OBUF_inst/O
                         net (fo=0)                   0.000     4.161    jtag_tdo
    V10                                                               r  jtag_tdo (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/spi_inst0/CSn_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CSn
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.725ns  (logic 1.370ns (50.281%)  route 1.355ns (49.719%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         0.565     1.478    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X37Y45         FDSE                                         r  u0/spi_inst0/CSn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDSE (Prop_fdse_C_Q)         0.141     1.619 r  u0/spi_inst0/CSn_reg/Q
                         net (fo=1, routed)           1.355     2.974    CSn_OBUF
    G13                  OBUF (Prop_obuf_I_O)         1.229     4.203 r  CSn_OBUF_inst/O
                         net (fo=0)                   0.000     4.203    CSn
    G13                                                               r  CSn (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/setup_reg0/status_reg[19]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_prog_flash
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.762ns  (logic 1.381ns (50.003%)  route 1.381ns (49.997%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         0.564     1.477    u0/setup_reg0/i_clk_IBUF_BUFG
    SLICE_X37Y40         FDRE                                         r  u0/setup_reg0/status_reg[19]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  u0/setup_reg0/status_reg[19]_lopt_replica/Q
                         net (fo=1, routed)           1.381     2.999    lopt_1
    T10                  OBUF (Prop_obuf_I_O)         1.240     4.240 r  o_prog_flash_OBUF_inst/O
                         net (fo=0)                   0.000     4.240    o_prog_flash
    T10                                                               r  o_prog_flash (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/spi_inst0/sr8_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOSI
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.862ns  (logic 1.450ns (50.671%)  route 1.412ns (49.329%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         0.564     1.477    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  u0/spi_inst0/sr8_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.128     1.605 r  u0/spi_inst0/sr8_reg[7]/Q
                         net (fo=2, routed)           1.412     3.017    MOSI_OBUF
    B11                  OBUF (Prop_obuf_I_O)         1.322     4.339 r  MOSI_OBUF_inst/O
                         net (fo=0)                   0.000     4.339    MOSI
    B11                                                               r  MOSI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/spi_inst0/FSM_sequential_spi_seq_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.888ns  (logic 1.474ns (51.044%)  route 1.414ns (48.956%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         0.564     1.477    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X36Y41         FDRE                                         r  u0/spi_inst0/FSM_sequential_spi_seq_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.128     1.605 f  u0/spi_inst0/FSM_sequential_spi_seq_reg[0]/Q
                         net (fo=12, routed)          0.123     1.728    u0/spi_inst0/spi_seq[0]
    SLICE_X36Y41         LUT2 (Prop_lut2_I1_O)        0.099     1.827 r  u0/spi_inst0/SCK_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.291     3.118    SCK_OBUF
    D12                  OBUF (Prop_obuf_I_O)         1.247     4.365 r  SCK_OBUF_inst/O
                         net (fo=0)                   0.000     4.365    SCK
    D12                                                               r  SCK (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 boot_mode
                            (input port)
  Destination:            u0/setup_reg0/status_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.686ns  (logic 1.541ns (27.101%)  route 4.145ns (72.899%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  boot_mode (IN)
                         net (fo=0)                   0.000     0.000    boot_mode
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  boot_mode_IBUF_inst/O
                         net (fo=2, routed)           4.145     5.686    u0/setup_reg0/status_reg[17]_0[1]
    SLICE_X36Y46         FDRE                                         r  u0/setup_reg0/status_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         1.448     4.820    u0/setup_reg0/i_clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  u0/setup_reg0/status_reg[16]/C

Slack:                    inf
  Source:                 prog_mode
                            (input port)
  Destination:            u0/setup_reg0/status_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.594ns  (logic 1.512ns (27.023%)  route 4.082ns (72.977%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.821ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  prog_mode (IN)
                         net (fo=0)                   0.000     0.000    prog_mode
    C11                  IBUF (Prop_ibuf_I_O)         1.512     1.512 r  prog_mode_IBUF_inst/O
                         net (fo=1, routed)           4.082     5.594    u0/setup_reg0/status_reg[17]_0[2]
    SLICE_X37Y47         FDRE                                         r  u0/setup_reg0/status_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         1.449     4.821    u0/setup_reg0/i_clk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  u0/setup_reg0/status_reg[17]/C

Slack:                    inf
  Source:                 MISO
                            (input port)
  Destination:            u0/spi_inst0/sr8_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.788ns  (logic 1.633ns (34.112%)  route 3.155ns (65.888%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.819ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A11                                               0.000     0.000 r  MISO (IN)
                         net (fo=0)                   0.000     0.000    MISO
    A11                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  MISO_IBUF_inst/O
                         net (fo=1, routed)           3.155     4.664    u0/cpu/cpu/bufreg2/MISO_IBUF
    SLICE_X37Y41         LUT3 (Prop_lut3_I2_O)        0.124     4.788 r  u0/cpu/cpu/bufreg2/sr8[0]_i_1/O
                         net (fo=1, routed)           0.000     4.788    u0/spi_inst0/D[0]
    SLICE_X37Y41         FDRE                                         r  u0/spi_inst0/sr8_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         1.447     4.819    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X37Y41         FDRE                                         r  u0/spi_inst0/sr8_reg[0]/C

Slack:                    inf
  Source:                 jtag_trst
                            (input port)
  Destination:            u0/serv_dtm/tap_sync_trst_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.439ns  (logic 1.480ns (33.337%)  route 2.959ns (66.663%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.817ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  jtag_trst (IN)
                         net (fo=0)                   0.000     0.000    jtag_trst
    U14                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  jtag_trst_IBUF_inst/O
                         net (fo=1, routed)           2.959     4.439    u0/serv_dtm/tap_sync_trst_r_reg[0]_0[0]
    SLICE_X43Y36         FDRE                                         r  u0/serv_dtm/tap_sync_trst_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         1.445     4.817    u0/serv_dtm/i_clk_IBUF_BUFG
    SLICE_X43Y36         FDRE                                         r  u0/serv_dtm/tap_sync_trst_r_reg[0]/C

Slack:                    inf
  Source:                 jtag_tck
                            (input port)
  Destination:            u0/serv_dtm/tap_sync_tck_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.352ns  (logic 1.493ns (34.301%)  route 2.859ns (65.699%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.818ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 r  jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck
    V11                  IBUF (Prop_ibuf_I_O)         1.493     1.493 r  jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.859     4.352    u0/serv_dtm/tap_sync_tck_r_reg[0]_0[0]
    SLICE_X46Y36         FDRE                                         r  u0/serv_dtm/tap_sync_tck_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         1.446     4.818    u0/serv_dtm/i_clk_IBUF_BUFG
    SLICE_X46Y36         FDRE                                         r  u0/serv_dtm/tap_sync_tck_r_reg[0]/C

Slack:                    inf
  Source:                 i_rstn
                            (input port)
  Destination:            r_rstn_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.320ns  (logic 1.638ns (37.902%)  route 2.683ns (62.098%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  i_rstn (IN)
                         net (fo=0)                   0.000     0.000    i_rstn
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  i_rstn_IBUF_inst/O
                         net (fo=1, routed)           2.151     3.665    i_rstn_IBUF
    SLICE_X48Y50         LUT1 (Prop_lut1_I0_O)        0.124     3.789 r  r_rstn[3]_i_1/O
                         net (fo=4, routed)           0.532     4.320    p_0_in
    SLICE_X48Y50         FDRE                                         r  r_rstn_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         1.439     4.810    i_clk_IBUF_BUFG
    SLICE_X48Y50         FDRE                                         r  r_rstn_reg[0]/C

Slack:                    inf
  Source:                 i_rstn
                            (input port)
  Destination:            r_rstn_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.320ns  (logic 1.638ns (37.902%)  route 2.683ns (62.098%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  i_rstn (IN)
                         net (fo=0)                   0.000     0.000    i_rstn
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  i_rstn_IBUF_inst/O
                         net (fo=1, routed)           2.151     3.665    i_rstn_IBUF
    SLICE_X48Y50         LUT1 (Prop_lut1_I0_O)        0.124     3.789 r  r_rstn[3]_i_1/O
                         net (fo=4, routed)           0.532     4.320    p_0_in
    SLICE_X48Y50         FDRE                                         r  r_rstn_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         1.439     4.810    i_clk_IBUF_BUFG
    SLICE_X48Y50         FDRE                                         r  r_rstn_reg[1]/C

Slack:                    inf
  Source:                 i_rstn
                            (input port)
  Destination:            r_rstn_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.320ns  (logic 1.638ns (37.902%)  route 2.683ns (62.098%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  i_rstn (IN)
                         net (fo=0)                   0.000     0.000    i_rstn
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  i_rstn_IBUF_inst/O
                         net (fo=1, routed)           2.151     3.665    i_rstn_IBUF
    SLICE_X48Y50         LUT1 (Prop_lut1_I0_O)        0.124     3.789 r  r_rstn[3]_i_1/O
                         net (fo=4, routed)           0.532     4.320    p_0_in
    SLICE_X48Y50         FDRE                                         r  r_rstn_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         1.439     4.810    i_clk_IBUF_BUFG
    SLICE_X48Y50         FDRE                                         r  r_rstn_reg[2]/C

Slack:                    inf
  Source:                 i_rstn
                            (input port)
  Destination:            r_rstn_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.320ns  (logic 1.638ns (37.902%)  route 2.683ns (62.098%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  i_rstn (IN)
                         net (fo=0)                   0.000     0.000    i_rstn
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  i_rstn_IBUF_inst/O
                         net (fo=1, routed)           2.151     3.665    i_rstn_IBUF
    SLICE_X48Y50         LUT1 (Prop_lut1_I0_O)        0.124     3.789 r  r_rstn[3]_i_1/O
                         net (fo=4, routed)           0.532     4.320    p_0_in
    SLICE_X48Y50         FDRE                                         r  r_rstn_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         1.439     4.810    i_clk_IBUF_BUFG
    SLICE_X48Y50         FDRE                                         r  r_rstn_reg[3]/C

Slack:                    inf
  Source:                 jtag_tdi
                            (input port)
  Destination:            u0/serv_dtm/tap_sync_tdi_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.211ns  (logic 1.506ns (35.772%)  route 2.705ns (64.228%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.817ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  jtag_tdi (IN)
                         net (fo=0)                   0.000     0.000    jtag_tdi
    V12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  jtag_tdi_IBUF_inst/O
                         net (fo=1, routed)           2.705     4.211    u0/serv_dtm/tap_sync_tdi_r_reg[0]_0[0]
    SLICE_X42Y36         FDRE                                         r  u0/serv_dtm/tap_sync_tdi_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         1.445     4.817    u0/serv_dtm/i_clk_IBUF_BUFG
    SLICE_X42Y36         FDRE                                         r  u0/serv_dtm/tap_sync_tdi_r_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u0/spi_inst0/FSM_sequential_spi_seq_next_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            u0/spi_inst0/FSM_sequential_spi_seq_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.158ns (57.232%)  route 0.118ns (42.768%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         LDCE                         0.000     0.000 r  u0/spi_inst0/FSM_sequential_spi_seq_next_reg[1]/G
    SLICE_X36Y39         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u0/spi_inst0/FSM_sequential_spi_seq_next_reg[1]/Q
                         net (fo=1, routed)           0.118     0.276    u0/spi_inst0/spi_seq_next[1]
    SLICE_X36Y41         FDRE                                         r  u0/spi_inst0/FSM_sequential_spi_seq_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         0.833     1.991    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X36Y41         FDRE                                         r  u0/spi_inst0/FSM_sequential_spi_seq_reg[1]/C

Slack:                    inf
  Source:                 u0/spi_inst0/FSM_sequential_spi_seq_next_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            u0/spi_inst0/FSM_sequential_spi_seq_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.344ns  (logic 0.158ns (45.937%)  route 0.186ns (54.063%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         LDCE                         0.000     0.000 r  u0/spi_inst0/FSM_sequential_spi_seq_next_reg[0]/G
    SLICE_X36Y39         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u0/spi_inst0/FSM_sequential_spi_seq_next_reg[0]/Q
                         net (fo=1, routed)           0.186     0.344    u0/spi_inst0/spi_seq_next[0]
    SLICE_X36Y41         FDRE                                         r  u0/spi_inst0/FSM_sequential_spi_seq_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         0.833     1.991    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X36Y41         FDRE                                         r  u0/spi_inst0/FSM_sequential_spi_seq_reg[0]/C

Slack:                    inf
  Source:                 i_rstn
                            (input port)
  Destination:            r_rstn_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.422ns  (logic 0.326ns (22.929%)  route 1.096ns (77.071%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  i_rstn (IN)
                         net (fo=0)                   0.000     0.000    i_rstn
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  i_rstn_IBUF_inst/O
                         net (fo=1, routed)           0.919     1.200    i_rstn_IBUF
    SLICE_X48Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.245 r  r_rstn[3]_i_1/O
                         net (fo=4, routed)           0.177     1.422    p_0_in
    SLICE_X48Y50         FDRE                                         r  r_rstn_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         0.833     1.991    i_clk_IBUF_BUFG
    SLICE_X48Y50         FDRE                                         r  r_rstn_reg[0]/C

Slack:                    inf
  Source:                 i_rstn
                            (input port)
  Destination:            r_rstn_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.422ns  (logic 0.326ns (22.929%)  route 1.096ns (77.071%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  i_rstn (IN)
                         net (fo=0)                   0.000     0.000    i_rstn
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  i_rstn_IBUF_inst/O
                         net (fo=1, routed)           0.919     1.200    i_rstn_IBUF
    SLICE_X48Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.245 r  r_rstn[3]_i_1/O
                         net (fo=4, routed)           0.177     1.422    p_0_in
    SLICE_X48Y50         FDRE                                         r  r_rstn_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         0.833     1.991    i_clk_IBUF_BUFG
    SLICE_X48Y50         FDRE                                         r  r_rstn_reg[1]/C

Slack:                    inf
  Source:                 i_rstn
                            (input port)
  Destination:            r_rstn_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.422ns  (logic 0.326ns (22.929%)  route 1.096ns (77.071%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  i_rstn (IN)
                         net (fo=0)                   0.000     0.000    i_rstn
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  i_rstn_IBUF_inst/O
                         net (fo=1, routed)           0.919     1.200    i_rstn_IBUF
    SLICE_X48Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.245 r  r_rstn[3]_i_1/O
                         net (fo=4, routed)           0.177     1.422    p_0_in
    SLICE_X48Y50         FDRE                                         r  r_rstn_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         0.833     1.991    i_clk_IBUF_BUFG
    SLICE_X48Y50         FDRE                                         r  r_rstn_reg[2]/C

Slack:                    inf
  Source:                 i_rstn
                            (input port)
  Destination:            r_rstn_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.422ns  (logic 0.326ns (22.929%)  route 1.096ns (77.071%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  i_rstn (IN)
                         net (fo=0)                   0.000     0.000    i_rstn
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  i_rstn_IBUF_inst/O
                         net (fo=1, routed)           0.919     1.200    i_rstn_IBUF
    SLICE_X48Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.245 r  r_rstn[3]_i_1/O
                         net (fo=4, routed)           0.177     1.422    p_0_in
    SLICE_X48Y50         FDRE                                         r  r_rstn_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         0.833     1.991    i_clk_IBUF_BUFG
    SLICE_X48Y50         FDRE                                         r  r_rstn_reg[3]/C

Slack:                    inf
  Source:                 jtag_tdi
                            (input port)
  Destination:            u0/serv_dtm/tap_sync_tdi_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.507ns  (logic 0.274ns (18.169%)  route 1.234ns (81.831%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  jtag_tdi (IN)
                         net (fo=0)                   0.000     0.000    jtag_tdi
    V12                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  jtag_tdi_IBUF_inst/O
                         net (fo=1, routed)           1.234     1.507    u0/serv_dtm/tap_sync_tdi_r_reg[0]_0[0]
    SLICE_X42Y36         FDRE                                         r  u0/serv_dtm/tap_sync_tdi_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         0.830     1.988    u0/serv_dtm/i_clk_IBUF_BUFG
    SLICE_X42Y36         FDRE                                         r  u0/serv_dtm/tap_sync_tdi_r_reg[0]/C

Slack:                    inf
  Source:                 jtag_tms
                            (input port)
  Destination:            u0/serv_dtm/tap_sync_tms_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.508ns  (logic 0.277ns (18.361%)  route 1.231ns (81.639%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  jtag_tms (IN)
                         net (fo=0)                   0.000     0.000    jtag_tms
    U12                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  jtag_tms_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.508    u0/serv_dtm/tap_sync_tms_r_reg[0]_0[0]
    SLICE_X42Y36         FDRE                                         r  u0/serv_dtm/tap_sync_tms_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         0.830     1.988    u0/serv_dtm/i_clk_IBUF_BUFG
    SLICE_X42Y36         FDRE                                         r  u0/serv_dtm/tap_sync_tms_r_reg[0]/C

Slack:                    inf
  Source:                 jtag_tck
                            (input port)
  Destination:            u0/serv_dtm/tap_sync_tck_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.564ns  (logic 0.261ns (16.663%)  route 1.303ns (83.337%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 r  jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck
    V11                  IBUF (Prop_ibuf_I_O)         0.261     0.261 r  jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.303     1.564    u0/serv_dtm/tap_sync_tck_r_reg[0]_0[0]
    SLICE_X46Y36         FDRE                                         r  u0/serv_dtm/tap_sync_tck_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         0.831     1.989    u0/serv_dtm/i_clk_IBUF_BUFG
    SLICE_X46Y36         FDRE                                         r  u0/serv_dtm/tap_sync_tck_r_reg[0]/C

Slack:                    inf
  Source:                 jtag_trst
                            (input port)
  Destination:            u0/serv_dtm/tap_sync_trst_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.567ns  (logic 0.248ns (15.812%)  route 1.319ns (84.188%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  jtag_trst (IN)
                         net (fo=0)                   0.000     0.000    jtag_trst
    U14                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  jtag_trst_IBUF_inst/O
                         net (fo=1, routed)           1.319     1.567    u0/serv_dtm/tap_sync_trst_r_reg[0]_0[0]
    SLICE_X43Y36         FDRE                                         r  u0/serv_dtm/tap_sync_trst_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         0.830     1.988    u0/serv_dtm/i_clk_IBUF_BUFG
    SLICE_X43Y36         FDRE                                         r  u0/serv_dtm/tap_sync_trst_r_reg[0]/C





