{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670374042602 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670374042602 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 06 21:47:22 2022 " "Processing started: Tue Dec 06 21:47:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670374042602 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670374042602 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mips -c mips " "Command: quartus_map --read_settings_files=on --write_settings_files=off mips -c mips" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670374042602 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670374043821 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670374043821 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mips.vhd " "Can't analyze file -- file mips.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1670374057217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x1-comportamento " "Found design unit 1: muxGenerico4x1-comportamento" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/muxGenerico4x1.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670374057885 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x1 " "Found entity 1: muxGenerico4x1" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/muxGenerico4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670374057885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670374057885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorULA-arquitetura " "Found design unit 1: somadorULA-arquitetura" {  } { { "somadorULA.vhd" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/somadorULA.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670374057900 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorULA " "Found entity 1: somadorULA" {  } { { "somadorULA.vhd" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/somadorULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670374057900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670374057900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico4x1_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico4x1_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x1_1bit-comportamento " "Found design unit 1: muxGenerico4x1_1bit-comportamento" {  } { { "muxGenerico4x1_1bit.vhd" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/muxGenerico4x1_1bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670374057900 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x1_1bit " "Found entity 1: muxGenerico4x1_1bit" {  } { { "muxGenerico4x1_1bit.vhd" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/muxGenerico4x1_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670374057900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670374057900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1_1bit-comportamento " "Found design unit 1: muxGenerico2x1_1bit-comportamento" {  } { { "muxGenerico2x1_1bit.vhd" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/muxGenerico2x1_1bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670374057916 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1_1bit " "Found entity 1: muxGenerico2x1_1bit" {  } { { "muxGenerico2x1_1bit.vhd" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/muxGenerico2x1_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670374057916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670374057916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorhex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorhex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/conversorHex7Seg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670374057916 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670374057916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670374057916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/muxGenerico2x1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670374057932 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670374057932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670374057932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulasomasub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulasomasub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/ULASomaSub.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670374057941 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/ULASomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670374057941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670374057941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoReg-comportamento " "Found design unit 1: bancoReg-comportamento" {  } { { "bancoReg.vhd" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/bancoReg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670374057946 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoReg " "Found entity 1: bancoReg" {  } { { "bancoReg.vhd" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/bancoReg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670374057946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670374057946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670374057952 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670374057952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670374057952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670374057958 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670374057958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670374057958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-assincrona " "Found design unit 1: RAM-assincrona" {  } { { "RAM.vhd" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/RAM.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670374057964 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/RAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670374057964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670374057964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-assincrona " "Found design unit 1: ROM-assincrona" {  } { { "ROM.vhd" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/ROM.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670374057970 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.vhd" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/ROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670374057970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670374057970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-arquitetura " "Found design unit 1: TopLevel-arquitetura" {  } { { "TopLevel.vhd" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/TopLevel.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670374057974 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.vhd" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/TopLevel.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670374057974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670374057974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lui.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lui.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LUI-comportamento " "Found design unit 1: LUI-comportamento" {  } { { "LUI.vhd" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/LUI.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670374057982 ""} { "Info" "ISGN_ENTITY_NAME" "1 LUI " "Found entity 1: LUI" {  } { { "LUI.vhd" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/LUI.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670374057982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670374057982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shift-comportamento " "Found design unit 1: Shift-comportamento" {  } { { "Shift.vhd" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/Shift.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670374057990 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shift " "Found entity 1: Shift" {  } { { "Shift.vhd" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/Shift.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670374057990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670374057990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extendsignal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extendsignal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extendSignal-comportamento " "Found design unit 1: extendSignal-comportamento" {  } { { "extendSignal.vhd" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/extendSignal.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670374057990 ""} { "Info" "ISGN_ENTITY_NAME" "1 extendSignal " "Found entity 1: extendSignal" {  } { { "extendSignal.vhd" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/extendSignal.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670374057990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670374057990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-arquitetura " "Found design unit 1: ULA-arquitetura" {  } { { "ULA.vhd" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/ULA.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670374057990 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670374057990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670374057990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_0_31.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula_0_31.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA_0_31-arquitetura " "Found design unit 1: ULA_0_31-arquitetura" {  } { { "ULA_0_31.vhd" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/ULA_0_31.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670374058005 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA_0_31 " "Found entity 1: ULA_0_31" {  } { { "ULA_0_31.vhd" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/ULA_0_31.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670374058005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670374058005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorsinais.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorsinais.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorSinais-comportamento " "Found design unit 1: somadorSinais-comportamento" {  } { { "somadorSinais.vhd" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/somadorSinais.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670374058005 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorSinais " "Found entity 1: somadorSinais" {  } { { "somadorSinais.vhd" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/somadorSinais.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670374058005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670374058005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder-arquitetura " "Found design unit 1: Decoder-arquitetura" {  } { { "Decoder.vhd" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/Decoder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670374058005 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.vhd" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/Decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670374058005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670374058005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_instr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder_instr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder_Instr-arquitetura " "Found design unit 1: Decoder_Instr-arquitetura" {  } { { "Decoder_Instr.vhd" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/Decoder_Instr.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670374058021 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder_Instr " "Found entity 1: Decoder_Instr" {  } { { "Decoder_Instr.vhd" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/Decoder_Instr.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670374058021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670374058021 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670374058157 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SIG_FUNCT TopLevel.vhd(41) " "Verilog HDL or VHDL warning at TopLevel.vhd(41): object \"SIG_FUNCT\" assigned a value but never read" {  } { { "TopLevel.vhd" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/TopLevel.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670374058157 "|TopLevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:PC\"" {  } { { "TopLevel.vhd" "PC" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/TopLevel.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670374058236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante somaConstante:incPC " "Elaborating entity \"somaConstante\" for hierarchy \"somaConstante:incPC\"" {  } { { "TopLevel.vhd" "incPC" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/TopLevel.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670374058236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorSinais somadorSinais:incImediato " "Elaborating entity \"somadorSinais\" for hierarchy \"somadorSinais:incImediato\"" {  } { { "TopLevel.vhd" "incImediato" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/TopLevel.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670374058236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:MUX_BEQ " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:MUX_BEQ\"" {  } { { "TopLevel.vhd" "MUX_BEQ" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/TopLevel.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670374058251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1 muxGenerico4x1:MUX_BANREG " "Elaborating entity \"muxGenerico4x1\" for hierarchy \"muxGenerico4x1:MUX_BANREG\"" {  } { { "TopLevel.vhd" "MUX_BANREG" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/TopLevel.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670374058251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1 muxGenerico4x1:MUX_ULA_MEM " "Elaborating entity \"muxGenerico4x1\" for hierarchy \"muxGenerico4x1:MUX_ULA_MEM\"" {  } { { "TopLevel.vhd" "MUX_ULA_MEM" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/TopLevel.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670374058251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1_1bit muxGenerico2x1_1bit:MUX_FLAGZ " "Elaborating entity \"muxGenerico2x1_1bit\" for hierarchy \"muxGenerico2x1_1bit:MUX_FLAGZ\"" {  } { { "TopLevel.vhd" "MUX_FLAGZ" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/TopLevel.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670374058251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:ROM " "Elaborating entity \"ROM\" for hierarchy \"ROM:ROM\"" {  } { { "TopLevel.vhd" "ROM" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/TopLevel.vhd" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670374058251 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "memROM ROM.vhd(18) " "VHDL Signal Declaration warning at ROM.vhd(18): used implicit default value for signal \"memROM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ROM.vhd" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/ROM.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670374058251 "|TopLevel|ROM:ROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:RAM " "Elaborating entity \"RAM\" for hierarchy \"RAM:RAM\"" {  } { { "TopLevel.vhd" "RAM" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/TopLevel.vhd" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670374058267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoReg bancoReg:bancoRegistradores " "Elaborating entity \"bancoReg\" for hierarchy \"bancoReg:bancoRegistradores\"" {  } { { "TopLevel.vhd" "bancoRegistradores" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/TopLevel.vhd" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670374058267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ULA " "Elaborating entity \"ULA\" for hierarchy \"ULA:ULA\"" {  } { { "TopLevel.vhd" "ULA" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/TopLevel.vhd" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670374058282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA_0_31 ULA:ULA\|ULA_0_31:ULA_0 " "Elaborating entity \"ULA_0_31\" for hierarchy \"ULA:ULA\|ULA_0_31:ULA_0\"" {  } { { "ULA.vhd" "ULA_0" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/ULA.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670374058292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorULA ULA:ULA\|ULA_0_31:ULA_0\|somadorULA:SOMADOR " "Elaborating entity \"somadorULA\" for hierarchy \"ULA:ULA\|ULA_0_31:ULA_0\|somadorULA:SOMADOR\"" {  } { { "ULA_0_31.vhd" "SOMADOR" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/ULA_0_31.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670374058295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1_1bit ULA:ULA\|ULA_0_31:ULA_0\|muxGenerico4x1_1bit:MUX_RESULTADO " "Elaborating entity \"muxGenerico4x1_1bit\" for hierarchy \"ULA:ULA\|ULA_0_31:ULA_0\|muxGenerico4x1_1bit:MUX_RESULTADO\"" {  } { { "ULA_0_31.vhd" "MUX_RESULTADO" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/ULA_0_31.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670374058297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift Shift:shift " "Elaborating entity \"Shift\" for hierarchy \"Shift:shift\"" {  } { { "TopLevel.vhd" "shift" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/TopLevel.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670374058382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extendSignal extendSignal:extendSignal " "Elaborating entity \"extendSignal\" for hierarchy \"extendSignal:extendSignal\"" {  } { { "TopLevel.vhd" "extendSignal" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/TopLevel.vhd" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670374058388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 extendSignal:extendSignal\|muxGenerico2x1:MUX_extended " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"extendSignal:extendSignal\|muxGenerico2x1:MUX_extended\"" {  } { { "extendSignal.vhd" "MUX_extended" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/extendSignal.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670374058388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LUI LUI:LUI " "Elaborating entity \"LUI\" for hierarchy \"LUI:LUI\"" {  } { { "TopLevel.vhd" "LUI" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/TopLevel.vhd" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670374058388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder Decoder:decoder " "Elaborating entity \"Decoder\" for hierarchy \"Decoder:decoder\"" {  } { { "TopLevel.vhd" "decoder" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/TopLevel.vhd" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670374058388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 Decoder:decoder\|muxGenerico2x1:MUX_ULA_CTRL " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"Decoder:decoder\|muxGenerico2x1:MUX_ULA_CTRL\"" {  } { { "Decoder.vhd" "MUX_ULA_CTRL" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/Decoder.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670374058388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_Instr Decoder:decoder\|Decoder_Instr:CONTROL_UNIT " "Elaborating entity \"Decoder_Instr\" for hierarchy \"Decoder:decoder\|Decoder_Instr:CONTROL_UNIT\"" {  } { { "Decoder.vhd" "CONTROL_UNIT" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/Decoder.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670374058388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg conversorHex7Seg:HEX_0 " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"conversorHex7Seg:HEX_0\"" {  } { { "TopLevel.vhd" "HEX_0" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/TopLevel.vhd" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670374058388 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "bancoReg:bancoRegistradores\|registrador " "RAM logic \"bancoReg:bancoRegistradores\|registrador\" is uninferred due to asynchronous read logic" {  } { { "bancoReg.vhd" "registrador" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/bancoReg.vhd" 49 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1670374059253 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RAM:RAM\|memRAM " "RAM logic \"RAM:RAM\|memRAM\" is uninferred due to asynchronous read logic" {  } { { "RAM.vhd" "memRAM" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/RAM.vhd" 21 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1670374059253 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ROM:ROM\|memROM " "RAM logic \"ROM:ROM\|memROM\" is uninferred due to inappropriate RAM size" {  } { { "ROM.vhd" "memROM" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/ROM.vhd" 18 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670374059253 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1670374059253 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "46 64 0 3 3 " "46 out of 64 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 3 warnings found, and 3 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS" "16 " "Memory Initialization File Address 16 is not initialized" {  } { { "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/TopLevel.mif" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/TopLevel.mif" 1 -1 0 } }  } 0 113026 "Memory Initialization File Address %1!u! is not initialized" 0 0 "Design Software" 0 -1 1670374059268 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "18 30 " "Addresses ranging from 18 to 30 are not initialized" {  } { { "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/TopLevel.mif" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/TopLevel.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1670374059268 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "32 63 " "Addresses ranging from 32 to 63 are not initialized" {  } { { "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/TopLevel.mif" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/TopLevel.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1670374059268 ""}  } { { "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/TopLevel.mif" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/TopLevel.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1670374059268 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM\|Dado_out\[12\] " "Converted tri-state buffer \"RAM:RAM\|Dado_out\[12\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/RAM.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670374059268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM\|Dado_out\[11\] " "Converted tri-state buffer \"RAM:RAM\|Dado_out\[11\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/RAM.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670374059268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM\|Dado_out\[10\] " "Converted tri-state buffer \"RAM:RAM\|Dado_out\[10\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/RAM.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670374059268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM\|Dado_out\[9\] " "Converted tri-state buffer \"RAM:RAM\|Dado_out\[9\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/RAM.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670374059268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM\|Dado_out\[8\] " "Converted tri-state buffer \"RAM:RAM\|Dado_out\[8\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/RAM.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670374059268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM\|Dado_out\[7\] " "Converted tri-state buffer \"RAM:RAM\|Dado_out\[7\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/RAM.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670374059268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM\|Dado_out\[6\] " "Converted tri-state buffer \"RAM:RAM\|Dado_out\[6\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/RAM.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670374059268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM\|Dado_out\[5\] " "Converted tri-state buffer \"RAM:RAM\|Dado_out\[5\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/RAM.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670374059268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM\|Dado_out\[4\] " "Converted tri-state buffer \"RAM:RAM\|Dado_out\[4\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/RAM.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670374059268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM\|Dado_out\[3\] " "Converted tri-state buffer \"RAM:RAM\|Dado_out\[3\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/RAM.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670374059268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM\|Dado_out\[2\] " "Converted tri-state buffer \"RAM:RAM\|Dado_out\[2\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/RAM.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670374059268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM\|Dado_out\[1\] " "Converted tri-state buffer \"RAM:RAM\|Dado_out\[1\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/RAM.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670374059268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM\|Dado_out\[0\] " "Converted tri-state buffer \"RAM:RAM\|Dado_out\[0\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/RAM.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670374059268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM\|Dado_out\[13\] " "Converted tri-state buffer \"RAM:RAM\|Dado_out\[13\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/RAM.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670374059268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM\|Dado_out\[14\] " "Converted tri-state buffer \"RAM:RAM\|Dado_out\[14\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/RAM.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670374059268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM\|Dado_out\[15\] " "Converted tri-state buffer \"RAM:RAM\|Dado_out\[15\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/RAM.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670374059268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM\|Dado_out\[16\] " "Converted tri-state buffer \"RAM:RAM\|Dado_out\[16\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/RAM.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670374059268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM\|Dado_out\[17\] " "Converted tri-state buffer \"RAM:RAM\|Dado_out\[17\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/RAM.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670374059268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM\|Dado_out\[18\] " "Converted tri-state buffer \"RAM:RAM\|Dado_out\[18\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/RAM.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670374059268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM\|Dado_out\[19\] " "Converted tri-state buffer \"RAM:RAM\|Dado_out\[19\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/RAM.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670374059268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM\|Dado_out\[20\] " "Converted tri-state buffer \"RAM:RAM\|Dado_out\[20\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/RAM.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670374059268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM\|Dado_out\[21\] " "Converted tri-state buffer \"RAM:RAM\|Dado_out\[21\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/RAM.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670374059268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM\|Dado_out\[22\] " "Converted tri-state buffer \"RAM:RAM\|Dado_out\[22\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/RAM.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670374059268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM\|Dado_out\[23\] " "Converted tri-state buffer \"RAM:RAM\|Dado_out\[23\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/RAM.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670374059268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM\|Dado_out\[24\] " "Converted tri-state buffer \"RAM:RAM\|Dado_out\[24\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/RAM.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670374059268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM\|Dado_out\[25\] " "Converted tri-state buffer \"RAM:RAM\|Dado_out\[25\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/RAM.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670374059268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM\|Dado_out\[26\] " "Converted tri-state buffer \"RAM:RAM\|Dado_out\[26\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/RAM.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670374059268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM\|Dado_out\[27\] " "Converted tri-state buffer \"RAM:RAM\|Dado_out\[27\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/RAM.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670374059268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM\|Dado_out\[28\] " "Converted tri-state buffer \"RAM:RAM\|Dado_out\[28\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/RAM.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670374059268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM\|Dado_out\[29\] " "Converted tri-state buffer \"RAM:RAM\|Dado_out\[29\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/RAM.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670374059268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM\|Dado_out\[30\] " "Converted tri-state buffer \"RAM:RAM\|Dado_out\[30\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/RAM.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670374059268 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM\|Dado_out\[31\] " "Converted tri-state buffer \"RAM:RAM\|Dado_out\[31\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/RAM.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670374059268 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1670374059268 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PALAVRA\[13\] GND " "Pin \"PALAVRA\[13\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/TopLevel.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670374066196 "|TopLevel|PALAVRA[13]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1670374066196 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1670374066477 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670374071962 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670374071962 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/TopLevel.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670374072710 "|TopLevel|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/TopLevel.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670374072710 "|TopLevel|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/TopLevel.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670374072710 "|TopLevel|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/TopLevel.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670374072710 "|TopLevel|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/TopLevel.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670374072710 "|TopLevel|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/TopLevel.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670374072710 "|TopLevel|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/TopLevel.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670374072710 "|TopLevel|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/TopLevel.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670374072710 "|TopLevel|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/TopLevel.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670374072710 "|TopLevel|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/TopLevel.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670374072710 "|TopLevel|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/TopLevel.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670374072710 "|TopLevel|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/TopLevel.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670374072710 "|TopLevel|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP-EL/Projetos/Projeto 2/MIPS_FINAL/TopLevel.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670374072710 "|TopLevel|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1670374072710 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4752 " "Implemented 4752 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670374072741 ""} { "Info" "ICUT_CUT_TM_OPINS" "154 " "Implemented 154 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670374072741 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4583 " "Implemented 4583 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670374072741 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670374072741 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 57 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4854 " "Peak virtual memory: 4854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670374072826 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 06 21:47:52 2022 " "Processing ended: Tue Dec 06 21:47:52 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670374072826 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670374072826 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670374072826 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670374072826 ""}
