
*** Running vivado
    with args -log CNN_stream_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CNN_stream_0.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Fri Aug  1 07:33:38 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source CNN_stream_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2024.2/data/ip'.
Command: synth_design -top CNN_stream_0 -part xczu19eg-ffvc1760-2-i -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu19eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu19eg'
INFO: [Device 21-403] Loading part xczu19eg-ffvc1760-2-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17340
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1887.574 ; gain = 201.891
---------------------------------------------------------------------------------
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'CNN_stream_fexp_32ns_32ns_32_21_full_dsp_1_ip' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/ip/CNN_stream_fexp_32ns_32ns_32_21_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'CNN_stream_fexp_32ns_32ns_32_21_full_dsp_1' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_fexp_32ns_32ns_32_21_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'CNN_stream_sparsemux_9_3_8_1_1' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_sparsemux_9_3_8_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'CNN_stream_sparsemux_9_3_8_1_1' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_sparsemux_9_3_8_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'CNN_stream_regslice_both__parameterized0' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'CNN_stream_regslice_both__parameterized0' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'CNN_stream_l_softmax_layer_stream' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_l_softmax_layer_stream.v:9]
INFO: [Synth 8-6157] synthesizing module 'CNN_stream_fifo_w8_d4_S' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_fifo_w8_d4_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'CNN_stream_fifo_w8_d4_S_ShiftReg' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_fifo_w8_d4_S.v:129]
INFO: [Synth 8-6155] done synthesizing module 'CNN_stream_fifo_w8_d4_S_ShiftReg' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_fifo_w8_d4_S.v:129]
INFO: [Synth 8-6155] done synthesizing module 'CNN_stream_fifo_w8_d4_S' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_fifo_w8_d4_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'CNN_stream_fifo_w320_d4_A' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_fifo_w320_d4_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'CNN_stream_fifo_w320_d4_A_ram' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_fifo_w320_d4_A.v:202]
INFO: [Synth 8-6155] done synthesizing module 'CNN_stream_fifo_w320_d4_A_ram' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_fifo_w320_d4_A.v:202]
INFO: [Synth 8-6155] done synthesizing module 'CNN_stream_fifo_w320_d4_A' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_fifo_w320_d4_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'CNN_stream_fifo_w256_d4_S' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_fifo_w256_d4_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'CNN_stream_fifo_w256_d4_S_ShiftReg' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_fifo_w256_d4_S.v:129]
INFO: [Synth 8-6155] done synthesizing module 'CNN_stream_fifo_w256_d4_S_ShiftReg' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_fifo_w256_d4_S.v:129]
INFO: [Synth 8-6155] done synthesizing module 'CNN_stream_fifo_w256_d4_S' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_fifo_w256_d4_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'CNN_stream_fifo_w576_d4_A' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_fifo_w576_d4_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'CNN_stream_fifo_w576_d4_A_ram' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_fifo_w576_d4_A.v:202]
INFO: [Synth 8-6155] done synthesizing module 'CNN_stream_fifo_w576_d4_A_ram' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_fifo_w576_d4_A.v:202]
INFO: [Synth 8-6155] done synthesizing module 'CNN_stream_fifo_w576_d4_A' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_fifo_w576_d4_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'CNN_stream_fifo_w32_d4_S' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_fifo_w32_d4_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'CNN_stream_fifo_w32_d4_S_ShiftReg' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_fifo_w32_d4_S.v:129]
INFO: [Synth 8-6155] done synthesizing module 'CNN_stream_fifo_w32_d4_S_ShiftReg' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_fifo_w32_d4_S.v:129]
INFO: [Synth 8-6155] done synthesizing module 'CNN_stream_fifo_w32_d4_S' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_fifo_w32_d4_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'CNN_stream_fifo_w1152_d4_A' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_fifo_w1152_d4_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'CNN_stream_fifo_w1152_d4_A_ram' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_fifo_w1152_d4_A.v:202]
INFO: [Synth 8-6155] done synthesizing module 'CNN_stream_fifo_w1152_d4_A_ram' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_fifo_w1152_d4_A.v:202]
INFO: [Synth 8-6155] done synthesizing module 'CNN_stream_fifo_w1152_d4_A' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_fifo_w1152_d4_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'CNN_stream_start_for_embedding_layer_stream_9u_U0' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_start_for_embedding_layer_stream_9u_U0.v:11]
INFO: [Synth 8-6157] synthesizing module 'CNN_stream_start_for_embedding_layer_stream_9u_U0_ShiftReg' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_start_for_embedding_layer_stream_9u_U0.v:125]
INFO: [Synth 8-6155] done synthesizing module 'CNN_stream_start_for_embedding_layer_stream_9u_U0_ShiftReg' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_start_for_embedding_layer_stream_9u_U0.v:125]
INFO: [Synth 8-6155] done synthesizing module 'CNN_stream_start_for_embedding_layer_stream_9u_U0' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_start_for_embedding_layer_stream_9u_U0.v:11]
INFO: [Synth 8-6157] synthesizing module 'CNN_stream_start_for_feature_concate_layer_stream_9u_U0' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_start_for_feature_concate_layer_stream_9u_U0.v:11]
INFO: [Synth 8-6157] synthesizing module 'CNN_stream_start_for_feature_concate_layer_stream_9u_U0_ShiftReg' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_start_for_feature_concate_layer_stream_9u_U0.v:125]
INFO: [Synth 8-6155] done synthesizing module 'CNN_stream_start_for_feature_concate_layer_stream_9u_U0_ShiftReg' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_start_for_feature_concate_layer_stream_9u_U0.v:125]
INFO: [Synth 8-6155] done synthesizing module 'CNN_stream_start_for_feature_concate_layer_stream_9u_U0' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_start_for_feature_concate_layer_stream_9u_U0.v:11]
INFO: [Synth 8-6157] synthesizing module 'CNN_stream_start_for_fully_connect_layer_stream3_9u_U0' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_start_for_fully_connect_layer_stream3_9u_U0.v:11]
INFO: [Synth 8-6157] synthesizing module 'CNN_stream_start_for_fully_connect_layer_stream3_9u_U0_ShiftReg' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_start_for_fully_connect_layer_stream3_9u_U0.v:125]
INFO: [Synth 8-6155] done synthesizing module 'CNN_stream_start_for_fully_connect_layer_stream3_9u_U0_ShiftReg' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_start_for_fully_connect_layer_stream3_9u_U0.v:125]
INFO: [Synth 8-6155] done synthesizing module 'CNN_stream_start_for_fully_connect_layer_stream3_9u_U0' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_start_for_fully_connect_layer_stream3_9u_U0.v:11]
INFO: [Synth 8-6157] synthesizing module 'CNN_stream_start_for_conv2d_3_stream_layer_9u_U0' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_start_for_conv2d_3_stream_layer_9u_U0.v:11]
INFO: [Synth 8-6157] synthesizing module 'CNN_stream_start_for_conv2d_3_stream_layer_9u_U0_ShiftReg' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_start_for_conv2d_3_stream_layer_9u_U0.v:125]
INFO: [Synth 8-6155] done synthesizing module 'CNN_stream_start_for_conv2d_3_stream_layer_9u_U0_ShiftReg' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_start_for_conv2d_3_stream_layer_9u_U0.v:125]
INFO: [Synth 8-6155] done synthesizing module 'CNN_stream_start_for_conv2d_3_stream_layer_9u_U0' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_start_for_conv2d_3_stream_layer_9u_U0.v:11]
INFO: [Synth 8-6157] synthesizing module 'CNN_stream_start_for_conv2d_4_stream_layer_9u_U0' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_start_for_conv2d_4_stream_layer_9u_U0.v:11]
INFO: [Synth 8-6157] synthesizing module 'CNN_stream_start_for_conv2d_4_stream_layer_9u_U0_ShiftReg' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_start_for_conv2d_4_stream_layer_9u_U0.v:125]
INFO: [Synth 8-6155] done synthesizing module 'CNN_stream_start_for_conv2d_4_stream_layer_9u_U0_ShiftReg' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_start_for_conv2d_4_stream_layer_9u_U0.v:125]
INFO: [Synth 8-6155] done synthesizing module 'CNN_stream_start_for_conv2d_4_stream_layer_9u_U0' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_start_for_conv2d_4_stream_layer_9u_U0.v:11]
INFO: [Synth 8-6157] synthesizing module 'CNN_stream_start_for_conv2d_5_stream_layer_9u_U0' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_start_for_conv2d_5_stream_layer_9u_U0.v:11]
INFO: [Synth 8-6157] synthesizing module 'CNN_stream_start_for_conv2d_5_stream_layer_9u_U0_ShiftReg' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_start_for_conv2d_5_stream_layer_9u_U0.v:125]
INFO: [Synth 8-6155] done synthesizing module 'CNN_stream_start_for_conv2d_5_stream_layer_9u_U0_ShiftReg' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_start_for_conv2d_5_stream_layer_9u_U0.v:125]
INFO: [Synth 8-6155] done synthesizing module 'CNN_stream_start_for_conv2d_5_stream_layer_9u_U0' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_start_for_conv2d_5_stream_layer_9u_U0.v:11]
INFO: [Synth 8-6157] synthesizing module 'CNN_stream_start_for_conv2d_3_stream_layer_post_9u_U0' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_start_for_conv2d_3_stream_layer_post_9u_U0.v:11]
INFO: [Synth 8-6157] synthesizing module 'CNN_stream_start_for_conv2d_3_stream_layer_post_9u_U0_ShiftReg' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_start_for_conv2d_3_stream_layer_post_9u_U0.v:125]
INFO: [Synth 8-6155] done synthesizing module 'CNN_stream_start_for_conv2d_3_stream_layer_post_9u_U0_ShiftReg' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_start_for_conv2d_3_stream_layer_post_9u_U0.v:125]
INFO: [Synth 8-6155] done synthesizing module 'CNN_stream_start_for_conv2d_3_stream_layer_post_9u_U0' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_start_for_conv2d_3_stream_layer_post_9u_U0.v:11]
INFO: [Synth 8-6157] synthesizing module 'CNN_stream_start_for_reshape_concate_layer_stream_U0' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_start_for_reshape_concate_layer_stream_U0.v:11]
INFO: [Synth 8-6157] synthesizing module 'CNN_stream_start_for_reshape_concate_layer_stream_U0_ShiftReg' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_start_for_reshape_concate_layer_stream_U0.v:125]
INFO: [Synth 8-6155] done synthesizing module 'CNN_stream_start_for_reshape_concate_layer_stream_U0_ShiftReg' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_start_for_reshape_concate_layer_stream_U0.v:125]
INFO: [Synth 8-6155] done synthesizing module 'CNN_stream_start_for_reshape_concate_layer_stream_U0' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_start_for_reshape_concate_layer_stream_U0.v:11]
INFO: [Synth 8-6157] synthesizing module 'CNN_stream_start_for_conv2d_4_stream_layer_post_9u_U0' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_start_for_conv2d_4_stream_layer_post_9u_U0.v:11]
INFO: [Synth 8-6157] synthesizing module 'CNN_stream_start_for_conv2d_4_stream_layer_post_9u_U0_ShiftReg' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_start_for_conv2d_4_stream_layer_post_9u_U0.v:125]
INFO: [Synth 8-6155] done synthesizing module 'CNN_stream_start_for_conv2d_4_stream_layer_post_9u_U0_ShiftReg' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_start_for_conv2d_4_stream_layer_post_9u_U0.v:125]
INFO: [Synth 8-6155] done synthesizing module 'CNN_stream_start_for_conv2d_4_stream_layer_post_9u_U0' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_start_for_conv2d_4_stream_layer_post_9u_U0.v:11]
INFO: [Synth 8-6157] synthesizing module 'CNN_stream_start_for_conv2d_5_stream_layer_post_9u_U0' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_start_for_conv2d_5_stream_layer_post_9u_U0.v:11]
INFO: [Synth 8-6157] synthesizing module 'CNN_stream_start_for_conv2d_5_stream_layer_post_9u_U0_ShiftReg' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_start_for_conv2d_5_stream_layer_post_9u_U0.v:125]
INFO: [Synth 8-6155] done synthesizing module 'CNN_stream_start_for_conv2d_5_stream_layer_post_9u_U0_ShiftReg' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_start_for_conv2d_5_stream_layer_post_9u_U0.v:125]
INFO: [Synth 8-6155] done synthesizing module 'CNN_stream_start_for_conv2d_5_stream_layer_post_9u_U0' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_start_for_conv2d_5_stream_layer_post_9u_U0.v:11]
INFO: [Synth 8-6157] synthesizing module 'CNN_stream_start_for_fully_connect2_layer_stream_U0' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_start_for_fully_connect2_layer_stream_U0.v:11]
INFO: [Synth 8-6157] synthesizing module 'CNN_stream_start_for_fully_connect2_layer_stream_U0_ShiftReg' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_start_for_fully_connect2_layer_stream_U0.v:125]
INFO: [Synth 8-6155] done synthesizing module 'CNN_stream_start_for_fully_connect2_layer_stream_U0_ShiftReg' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_start_for_fully_connect2_layer_stream_U0.v:125]
INFO: [Synth 8-6155] done synthesizing module 'CNN_stream_start_for_fully_connect2_layer_stream_U0' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_start_for_fully_connect2_layer_stream_U0.v:11]
INFO: [Synth 8-6157] synthesizing module 'CNN_stream_start_for_l_softmax_layer_stream_U0' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_start_for_l_softmax_layer_stream_U0.v:11]
INFO: [Synth 8-6157] synthesizing module 'CNN_stream_start_for_l_softmax_layer_stream_U0_ShiftReg' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_start_for_l_softmax_layer_stream_U0.v:125]
INFO: [Synth 8-6155] done synthesizing module 'CNN_stream_start_for_l_softmax_layer_stream_U0_ShiftReg' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_start_for_l_softmax_layer_stream_U0.v:125]
INFO: [Synth 8-6155] done synthesizing module 'CNN_stream_start_for_l_softmax_layer_stream_U0' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_start_for_l_softmax_layer_stream_U0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'CNN_stream' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream.v:9]
INFO: [Synth 8-6155] done synthesizing module 'CNN_stream_0' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/synth/CNN_stream_0.v:53]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized72 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized72 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized72 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized155 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized155 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized155 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized155 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized155 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized80 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized80 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized80 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized80 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized80 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_ne_im is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_eq_im__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized196 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized196 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized196 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized196 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized196 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized129 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized129 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized129 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized129 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized129 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port NORMALIZE[1] in module flt_round_bit__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIXED_POINT in module flt_round_bit__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIX_MANT_SIGN in module flt_round_bit__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SIGN in module flt_round_bit__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized101 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized101 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized101 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized194 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized194 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized194 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized192 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized192 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized192 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized192 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized192 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized190 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized190 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized190 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized76 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized76 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized76 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized76 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized76 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[7] in module renorm_and_round_logic__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[6] in module renorm_and_round_logic__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[5] in module renorm_and_round_logic__parameterized0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:26 ; elapsed = 00:00:45 . Memory (MB): peak = 2726.074 ; gain = 1040.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:46 . Memory (MB): peak = 2726.074 ; gain = 1040.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:46 . Memory (MB): peak = 2726.074 ; gain = 1040.391
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2726.738 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 541 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/constraints/CNN_stream_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/constraints/CNN_stream_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.runs/CNN_stream_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.runs/CNN_stream_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 3062.648 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 86 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 20 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1 instance 
  FDE => FDRE: 65 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3135.500 ; gain = 72.852
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:52 ; elapsed = 00:01:12 . Memory (MB): peak = 3135.500 ; gain = 1449.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu19eg-ffvc1760-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:52 ; elapsed = 00:01:12 . Memory (MB): peak = 3135.500 ; gain = 1449.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.runs/CNN_stream_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:52 ; elapsed = 00:01:12 . Memory (MB): peak = 3135.500 ; gain = 1449.816
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'CNN_stream_regslice_both'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_phi_reg_pp0_iter2_empty_27_reg_968_reg' and it is trimmed from '576' to '575' bits. [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_fully_connect_layer_stream3_9u_s.v:3094]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_phi_reg_pp0_iter2_empty_28_reg_985_reg' and it is trimmed from '576' to '575' bits. [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_fully_connect_layer_stream3_9u_s.v:3114]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_phi_reg_pp0_iter2_empty_reg_951_reg' and it is trimmed from '576' to '575' bits. [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_fully_connect_layer_stream3_9u_s.v:3134]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'CNN_stream_regslice_both__parameterized0'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                    ZERO |                               01 |                               10
                     ONE |                               11 |                               11
                     TWO |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'CNN_stream_regslice_both'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                    ZERO |                               01 |                               10
                     ONE |                               11 |                               11
                     TWO |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'CNN_stream_regslice_both__parameterized0'
INFO: [Synth 8-6904] The RAM "CNN_stream_fifo_w320_d4_A_ram:/mem_reg" of size (depth=3 x width=320) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "CNN_stream_fifo_w576_d4_A_ram:/mem_reg" of size (depth=3 x width=576) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "CNN_stream_fifo_w1152_d4_A_ram:/mem_reg" of size (depth=3 x width=1152) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:02 ; elapsed = 00:01:23 . Memory (MB): peak = 3135.500 ; gain = 1449.816
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/l_softmax_layer_stream_U0/fadd_32ns_32ns_32_10_full_dsp_1_U763/CNN_stream_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/l_softmax_layer_stream_U0/fadd_32ns_32ns_32_10_full_dsp_1_U763/CNN_stream_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/l_softmax_layer_stream_U0/fadd_32ns_32ns_32_10_full_dsp_1_U763/CNN_stream_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/l_softmax_layer_stream_U0/fadd_32ns_32ns_32_10_full_dsp_1_U763/CNN_stream_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/l_softmax_layer_stream_U0/fsub_32ns_32ns_32_10_full_dsp_1_U764/CNN_stream_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/l_softmax_layer_stream_U0/fsub_32ns_32ns_32_10_full_dsp_1_U764/CNN_stream_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/l_softmax_layer_stream_U0/fsub_32ns_32ns_32_10_full_dsp_1_U764/CNN_stream_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/l_softmax_layer_stream_U0/fsub_32ns_32ns_32_10_full_dsp_1_U764/CNN_stream_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/l_softmax_layer_stream_U0/sitofp_32ns_32_7_no_dsp_1_U765/CNN_stream_sitofp_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'inst/l_softmax_layer_stream_U0/sitofp_32ns_32_7_no_dsp_1_U765/CNN_stream_sitofp_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/l_softmax_layer_stream_U0/sitofp_32ns_32_7_no_dsp_1_U765/CNN_stream_sitofp_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'inst/l_softmax_layer_stream_U0/sitofp_32ns_32_7_no_dsp_1_U765/CNN_stream_sitofp_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/l_softmax_layer_stream_U0/sitofp_32ns_32_7_no_dsp_1_U765/CNN_stream_sitofp_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/l_softmax_layer_stream_U0/sitofp_32ns_32_7_no_dsp_1_U765/CNN_stream_sitofp_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/l_softmax_layer_stream_U0/sitofp_32ns_32_7_no_dsp_1_U765/CNN_stream_sitofp_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/l_softmax_layer_stream_U0/sitofp_32ns_32_7_no_dsp_1_U765/CNN_stream_sitofp_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/l_softmax_layer_stream_U0/sitofp_32ns_32_7_no_dsp_1_U765/CNN_stream_sitofp_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/l_softmax_layer_stream_U0/sitofp_32ns_32_7_no_dsp_1_U765/CNN_stream_sitofp_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/l_softmax_layer_stream_U0/sitofp_32ns_32_7_no_dsp_1_U765/CNN_stream_sitofp_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/l_softmax_layer_stream_U0/sitofp_32ns_32_7_no_dsp_1_U765/CNN_stream_sitofp_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/l_softmax_layer_stream_U0/sitofp_32ns_32_7_no_dsp_1_U765/CNN_stream_sitofp_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/l_softmax_layer_stream_U0/sitofp_32ns_32_7_no_dsp_1_U765/CNN_stream_sitofp_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/l_softmax_layer_stream_U0/flog_32ns_32ns_32_19_full_dsp_1_U766/CNN_stream_flog_32ns_32ns_32_19_full_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW' (delay__parameterized0) to 'inst/l_softmax_layer_stream_U0/flog_32ns_32ns_32_19_full_dsp_1_U766/CNN_stream_flog_32ns_32ns_32_19_full_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/l_softmax_layer_stream_U0/flog_32ns_32ns_32_19_full_dsp_1_U766/CNN_stream_flog_32ns_32ns_32_19_full_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW' (delay__parameterized0) to 'inst/l_softmax_layer_stream_U0/flog_32ns_32ns_32_19_full_dsp_1_U766/CNN_stream_flog_32ns_32ns_32_19_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/l_softmax_layer_stream_U0/flog_32ns_32ns_32_19_full_dsp_1_U766/CNN_stream_flog_32ns_32ns_32_19_full_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW' (delay__parameterized0) to 'inst/l_softmax_layer_stream_U0/flog_32ns_32ns_32_19_full_dsp_1_U766/CNN_stream_flog_32ns_32ns_32_19_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/l_softmax_layer_stream_U0/fexp_32ns_32ns_32_21_full_dsp_1_U767/CNN_stream_fexp_32ns_32ns_32_21_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'inst/l_softmax_layer_stream_U0/fexp_32ns_32ns_32_21_full_dsp_1_U767/CNN_stream_fexp_32ns_32ns_32_21_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/l_softmax_layer_stream_U0/fexp_32ns_32ns_32_21_full_dsp_1_U767/CNN_stream_fexp_32ns_32ns_32_21_full_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/l_softmax_layer_stream_U0/fexp_32ns_32ns_32_21_full_dsp_1_U767/CNN_stream_fexp_32ns_32ns_32_21_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/l_softmax_layer_stream_U0/fexp_32ns_32ns_32_21_full_dsp_1_U767/CNN_stream_fexp_32ns_32ns_32_21_full_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/l_softmax_layer_stream_U0/fexp_32ns_32ns_32_21_full_dsp_1_U767/CNN_stream_fexp_32ns_32ns_32_21_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/l_softmax_layer_stream_U0/fexp_32ns_32ns_32_21_full_dsp_1_U767/CNN_stream_fexp_32ns_32ns_32_21_full_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/l_softmax_layer_stream_U0/fexp_32ns_32ns_32_21_full_dsp_1_U767/CNN_stream_fexp_32ns_32ns_32_21_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1968 (col length:264)
BRAMs: 1968 (col length: RAMB18 264 RAMB36 132)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[255] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[254] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[253] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[252] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[251] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[250] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[249] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[248] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[247] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[246] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[245] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[244] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[243] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[242] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[241] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[240] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[239] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[238] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[237] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[236] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[235] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[234] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[233] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[232] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[231] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[230] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[229] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[228] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[227] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[226] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[225] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[224] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[223] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[222] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[221] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[220] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[219] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[218] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[217] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[216] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[215] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[214] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[213] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[212] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[211] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[210] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[209] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[208] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[207] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[206] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[205] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[204] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[203] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[202] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[201] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[200] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[199] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[198] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[197] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[196] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[195] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[194] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[193] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[192] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[191] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[190] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[189] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[188] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[187] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[186] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[185] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[184] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[183] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[182] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[181] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[180] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[179] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[178] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[177] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[176] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[175] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[174] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[173] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[172] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[171] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[170] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[169] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[168] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[167] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[166] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[165] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[164] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[163] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[162] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[161] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[160] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[159] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[158] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[157] driven by constant 0
WARNING: [Synth 8-3917] design CNN_stream_fully_connect_layer_stream3_9u_s has port proj_embedding3_1_0_din[156] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ap_CS_fsm_reg[0] )
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_2_U/q0_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_0_U/q0_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_2_ROM_AUTO_1R.v:88]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_2_U/q1_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_0_U/q1_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_2_ROM_AUTO_1R.v:96]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_2_U/q2_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_0_U/q2_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_2_ROM_AUTO_1R.v:104]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_2_U/q3_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_0_U/q3_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_2_ROM_AUTO_1R.v:112]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_2_U/q4_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_0_U/q4_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_2_ROM_AUTO_1R.v:120]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_2_U/q5_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_0_U/q5_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_2_ROM_AUTO_1R.v:128]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_2_U/q6_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_0_U/q6_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_2_ROM_AUTO_1R.v:136]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_2_U/q7_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_0_U/q7_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_2_ROM_AUTO_1R.v:144]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_2_U/q8_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_0_U/q8_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_2_ROM_AUTO_1R.v:152]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_3_U/q0_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_0_U/q0_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_3_ROM_AUTO_1R.v:88]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_3_U/q1_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_0_U/q1_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_3_ROM_AUTO_1R.v:96]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_3_U/q2_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_0_U/q2_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_3_ROM_AUTO_1R.v:104]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_3_U/q3_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_0_U/q3_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_3_ROM_AUTO_1R.v:112]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_3_U/q4_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_0_U/q4_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_3_ROM_AUTO_1R.v:120]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_3_U/q5_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_0_U/q5_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_3_ROM_AUTO_1R.v:128]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_3_U/q6_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_0_U/q6_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_3_ROM_AUTO_1R.v:136]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_3_U/q7_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_0_U/q7_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_3_ROM_AUTO_1R.v:144]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_3_U/q8_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_0_U/q8_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_3_ROM_AUTO_1R.v:152]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_4_U/q0_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_0_U/q0_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_4_ROM_AUTO_1R.v:88]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_4_U/q1_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_0_U/q1_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_4_ROM_AUTO_1R.v:96]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_4_U/q2_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_0_U/q2_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_4_ROM_AUTO_1R.v:104]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_4_U/q3_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_0_U/q3_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_4_ROM_AUTO_1R.v:112]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_4_U/q4_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_0_U/q4_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_4_ROM_AUTO_1R.v:120]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_4_U/q5_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_0_U/q5_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_4_ROM_AUTO_1R.v:128]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_4_U/q6_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_0_U/q6_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_4_ROM_AUTO_1R.v:136]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_4_U/q7_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_0_U/q7_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_4_ROM_AUTO_1R.v:144]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_4_U/q8_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_0_U/q8_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_4_ROM_AUTO_1R.v:152]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_6_U/q0_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_0_U/q0_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_6_ROM_AUTO_1R.v:88]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_6_U/q1_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_0_U/q1_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_6_ROM_AUTO_1R.v:96]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_6_U/q2_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_0_U/q2_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_6_ROM_AUTO_1R.v:104]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_6_U/q3_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_0_U/q3_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_6_ROM_AUTO_1R.v:112]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_6_U/q4_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_0_U/q4_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_6_ROM_AUTO_1R.v:120]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_6_U/q5_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_0_U/q5_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_6_ROM_AUTO_1R.v:128]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_6_U/q6_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_0_U/q6_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_6_ROM_AUTO_1R.v:136]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_6_U/q7_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_0_U/q7_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_6_ROM_AUTO_1R.v:144]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_6_U/q8_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_0_U/q8_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_6_ROM_AUTO_1R.v:152]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_7_U/q0_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_0_U/q0_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_7_ROM_AUTO_1R.v:88]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_7_U/q1_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_0_U/q1_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_7_ROM_AUTO_1R.v:96]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_7_U/q2_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_0_U/q2_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_7_ROM_AUTO_1R.v:104]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_7_U/q3_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_0_U/q3_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_7_ROM_AUTO_1R.v:112]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_7_U/q4_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_0_U/q4_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_7_ROM_AUTO_1R.v:120]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_7_U/q5_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_0_U/q5_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_7_ROM_AUTO_1R.v:128]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_7_U/q6_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_0_U/q6_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_7_ROM_AUTO_1R.v:136]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_7_U/q7_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_0_U/q7_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_7_ROM_AUTO_1R.v:144]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_7_U/q8_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_0_U/q8_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_7_ROM_AUTO_1R.v:152]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_8_U/q0_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_0_U/q0_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_8_ROM_AUTO_1R.v:88]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_8_U/q1_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_0_U/q1_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_8_ROM_AUTO_1R.v:96]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_8_U/q2_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_0_U/q2_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_8_ROM_AUTO_1R.v:104]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_8_U/q3_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_0_U/q3_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_8_ROM_AUTO_1R.v:112]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_8_U/q4_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_0_U/q4_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_8_ROM_AUTO_1R.v:120]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_8_U/q5_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_0_U/q5_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_8_ROM_AUTO_1R.v:128]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_8_U/q6_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_0_U/q6_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_8_ROM_AUTO_1R.v:136]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_8_U/q7_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_0_U/q7_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_8_ROM_AUTO_1R.v:144]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_8_U/q8_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_0_U/q8_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_8_ROM_AUTO_1R.v:152]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_9_U/q0_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_1_U/q0_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_9_ROM_AUTO_1R.v:88]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_9_U/q1_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_1_U/q1_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_9_ROM_AUTO_1R.v:96]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_9_U/q2_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_1_U/q2_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_9_ROM_AUTO_1R.v:104]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_9_U/q3_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_1_U/q3_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_9_ROM_AUTO_1R.v:112]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_9_U/q4_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_1_U/q4_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_9_ROM_AUTO_1R.v:120]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_9_U/q5_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_1_U/q5_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_9_ROM_AUTO_1R.v:128]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_9_U/q6_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_1_U/q6_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_9_ROM_AUTO_1R.v:136]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_9_U/q7_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_1_U/q7_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_9_ROM_AUTO_1R.v:144]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_9_U/q8_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_1_U/q8_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_9_ROM_AUTO_1R.v:152]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_2_U/q0_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_0_U/q0_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_2_ROM_AUTO_1R.v:88]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_2_U/q1_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_0_U/q1_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_2_ROM_AUTO_1R.v:96]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_2_U/q2_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_0_U/q2_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_2_ROM_AUTO_1R.v:104]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_2_U/q3_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_0_U/q3_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_2_ROM_AUTO_1R.v:112]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_2_U/q4_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_0_U/q4_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_2_ROM_AUTO_1R.v:120]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_2_U/q5_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_0_U/q5_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_2_ROM_AUTO_1R.v:128]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_2_U/q6_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_0_U/q6_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_2_ROM_AUTO_1R.v:136]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_2_U/q7_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_0_U/q7_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_2_ROM_AUTO_1R.v:144]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_2_U/q8_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_0_U/q8_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_2_ROM_AUTO_1R.v:152]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_3_U/q0_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_0_U/q0_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_3_ROM_AUTO_1R.v:88]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_3_U/q1_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_0_U/q1_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_3_ROM_AUTO_1R.v:96]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_3_U/q2_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_0_U/q2_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_3_ROM_AUTO_1R.v:104]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_3_U/q3_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_0_U/q3_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_3_ROM_AUTO_1R.v:112]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_3_U/q4_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_0_U/q4_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_3_ROM_AUTO_1R.v:120]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_3_U/q5_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_0_U/q5_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_3_ROM_AUTO_1R.v:128]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_3_U/q6_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_0_U/q6_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_3_ROM_AUTO_1R.v:136]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_3_U/q7_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_0_U/q7_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_3_ROM_AUTO_1R.v:144]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_3_U/q8_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_0_U/q8_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_3_ROM_AUTO_1R.v:152]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_4_U/q0_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_0_U/q0_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_4_ROM_AUTO_1R.v:88]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_4_U/q1_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_0_U/q1_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_4_ROM_AUTO_1R.v:96]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_4_U/q2_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_0_U/q2_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_4_ROM_AUTO_1R.v:104]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_4_U/q3_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_0_U/q3_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_4_ROM_AUTO_1R.v:112]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_4_U/q4_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_0_U/q4_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_4_ROM_AUTO_1R.v:120]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_4_U/q5_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_0_U/q5_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_4_ROM_AUTO_1R.v:128]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_4_U/q6_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_0_U/q6_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_4_ROM_AUTO_1R.v:136]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_4_U/q7_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_0_U/q7_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_4_ROM_AUTO_1R.v:144]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_4_U/q8_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_0_U/q8_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_4_ROM_AUTO_1R.v:152]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_6_U/q0_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_0_U/q0_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_6_ROM_AUTO_1R.v:88]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_6_U/q1_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_0_U/q1_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_6_ROM_AUTO_1R.v:96]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_6_U/q2_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_0_U/q2_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_6_ROM_AUTO_1R.v:104]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_6_U/q3_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_0_U/q3_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_6_ROM_AUTO_1R.v:112]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_6_U/q4_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_0_U/q4_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_6_ROM_AUTO_1R.v:120]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_6_U/q5_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_0_U/q5_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_6_ROM_AUTO_1R.v:128]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_6_U/q6_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_0_U/q6_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_6_ROM_AUTO_1R.v:136]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_6_U/q7_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_0_U/q7_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_6_ROM_AUTO_1R.v:144]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_6_U/q8_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_0_U/q8_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_6_ROM_AUTO_1R.v:152]
INFO: [Synth 8-4471] merging register 'embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_7_U/q0_reg[1:0]' into 'embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_0_U/q0_reg[1:0]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/verilog/CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_7_ROM_AUTO_1R.v:88]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6904] The RAM "CNN_stream__GB1/len_x_embedding_1_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg" of size (depth=3 x width=320) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "CNN_stream__GB1/feature_embedding_1_U/U_CNN_stream_fifo_w576_d4_A_ram/mem_reg" of size (depth=3 x width=576) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "CNN_stream__GB1/len_x_embedding_8_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg" of size (depth=3 x width=320) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "CNN_stream__GB1/feature_embedding_8_U/U_CNN_stream_fifo_w576_d4_A_ram/mem_reg" of size (depth=3 x width=576) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "CNN_stream__GB1/len_x_embedding_0_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg" of size (depth=3 x width=320) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "CNN_stream__GB1/feature_embedding_0_U/U_CNN_stream_fifo_w576_d4_A_ram/mem_reg" of size (depth=3 x width=576) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "CNN_stream__GB1/len_x_embedding_7_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg" of size (depth=3 x width=320) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "CNN_stream__GB1/feature_embedding_7_U/U_CNN_stream_fifo_w576_d4_A_ram/mem_reg" of size (depth=3 x width=576) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "CNN_stream__GB1/len_x_embedding_2_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg" of size (depth=3 x width=320) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "CNN_stream__GB1/feature_embedding_2_U/U_CNN_stream_fifo_w576_d4_A_ram/mem_reg" of size (depth=3 x width=576) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "CNN_stream__GB1/len_x_embedding_3_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg" of size (depth=3 x width=320) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "CNN_stream__GB1/feature_embedding_3_U/U_CNN_stream_fifo_w576_d4_A_ram/mem_reg" of size (depth=3 x width=576) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "CNN_stream__GB1/len_x_embedding_4_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg" of size (depth=3 x width=320) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "CNN_stream__GB1/feature_embedding_4_U/U_CNN_stream_fifo_w576_d4_A_ram/mem_reg" of size (depth=3 x width=576) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "CNN_stream__GB1/len_x_embedding_5_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg" of size (depth=3 x width=320) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "CNN_stream__GB1/feature_embedding_5_U/U_CNN_stream_fifo_w576_d4_A_ram/mem_reg" of size (depth=3 x width=576) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "CNN_stream__GB1/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg" of size (depth=3 x width=320) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "CNN_stream__GB1/feature_embedding_6_U/U_CNN_stream_fifo_w576_d4_A_ram/mem_reg" of size (depth=3 x width=576) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "CNN_stream__GB1/len_x_embedding_1_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg" of size (depth=3 x width=320) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "CNN_stream__GB1/feature_embedding_1_U/U_CNN_stream_fifo_w576_d4_A_ram/mem_reg" of size (depth=3 x width=576) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "CNN_stream__GB1/len_x_embedding_8_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg" of size (depth=3 x width=320) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "CNN_stream__GB1/feature_embedding_8_U/U_CNN_stream_fifo_w576_d4_A_ram/mem_reg" of size (depth=3 x width=576) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "CNN_stream__GB1/len_x_embedding_0_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg" of size (depth=3 x width=320) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "CNN_stream__GB1/feature_embedding_0_U/U_CNN_stream_fifo_w576_d4_A_ram/mem_reg" of size (depth=3 x width=576) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "CNN_stream__GB1/len_x_embedding_7_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg" of size (depth=3 x width=320) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "CNN_stream__GB1/feature_embedding_7_U/U_CNN_stream_fifo_w576_d4_A_ram/mem_reg" of size (depth=3 x width=576) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "CNN_stream__GB1/len_x_embedding_2_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg" of size (depth=3 x width=320) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "CNN_stream__GB1/feature_embedding_2_U/U_CNN_stream_fifo_w576_d4_A_ram/mem_reg" of size (depth=3 x width=576) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "CNN_stream__GB1/len_x_embedding_3_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg" of size (depth=3 x width=320) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "CNN_stream__GB1/feature_embedding_3_U/U_CNN_stream_fifo_w576_d4_A_ram/mem_reg" of size (depth=3 x width=576) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "CNN_stream__GB1/len_x_embedding_4_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg" of size (depth=3 x width=320) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "CNN_stream__GB1/feature_embedding_4_U/U_CNN_stream_fifo_w576_d4_A_ram/mem_reg" of size (depth=3 x width=576) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "CNN_stream__GB1/len_x_embedding_5_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg" of size (depth=3 x width=320) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "CNN_stream__GB1/feature_embedding_5_U/U_CNN_stream_fifo_w576_d4_A_ram/mem_reg" of size (depth=3 x width=576) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "CNN_stream__GB1/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg" of size (depth=3 x width=320) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "CNN_stream__GB1/feature_embedding_6_U/U_CNN_stream_fifo_w576_d4_A_ram/mem_reg" of size (depth=3 x width=576) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-7067] Removed DRAM instance i_0/i_0/len_x_embedding_1_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_308_319 from module extram__19 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/i_0/len_x_embedding_1_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_294_307 from module extram__19 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/i_0/len_x_embedding_1_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_266_279 from module extram__19 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/i_0/len_x_embedding_1_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_238_251 from module extram__19 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/i_0/len_x_embedding_1_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_210_223 from module extram__19 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/i_0/len_x_embedding_1_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_168_181 from module extram__19 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/i_0/len_x_embedding_1_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_140_153 from module extram__19 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/i_0/len_x_embedding_1_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_112_125 from module extram__19 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/i_0/len_x_embedding_1_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_70_83 from module extram__19 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/i_0/len_x_embedding_1_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_42_55 from module extram__19 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/i_0/len_x_embedding_1_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_14_27 from module extram__19 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_2/i_0/len_x_embedding_8_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_308_319 from module extram__23 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_2/i_0/len_x_embedding_8_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_294_307 from module extram__23 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_2/i_0/len_x_embedding_8_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_266_279 from module extram__23 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_2/i_0/len_x_embedding_8_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_238_251 from module extram__23 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_2/i_0/len_x_embedding_8_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_210_223 from module extram__23 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_2/i_0/len_x_embedding_8_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_168_181 from module extram__23 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_2/i_0/len_x_embedding_8_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_140_153 from module extram__23 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_2/i_0/len_x_embedding_8_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_112_125 from module extram__23 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_2/i_0/len_x_embedding_8_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_70_83 from module extram__23 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_2/i_0/len_x_embedding_8_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_42_55 from module extram__23 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_2/i_0/len_x_embedding_8_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_14_27 from module extram__23 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_4/i_0/len_x_embedding_0_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_308_319 from module extram__27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_4/i_0/len_x_embedding_0_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_294_307 from module extram__27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_4/i_0/len_x_embedding_0_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_266_279 from module extram__27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_4/i_0/len_x_embedding_0_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_238_251 from module extram__27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_4/i_0/len_x_embedding_0_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_210_223 from module extram__27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_4/i_0/len_x_embedding_0_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_168_181 from module extram__27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_4/i_0/len_x_embedding_0_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_140_153 from module extram__27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_4/i_0/len_x_embedding_0_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_112_125 from module extram__27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_4/i_0/len_x_embedding_0_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_70_83 from module extram__27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_4/i_0/len_x_embedding_0_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_42_55 from module extram__27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_4/i_0/len_x_embedding_0_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_14_27 from module extram__27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_9/i_0/len_x_embedding_7_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_308_319 from module extram__31 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_9/i_0/len_x_embedding_7_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_294_307 from module extram__31 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_9/i_0/len_x_embedding_7_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_266_279 from module extram__31 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_9/i_0/len_x_embedding_7_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_238_251 from module extram__31 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_9/i_0/len_x_embedding_7_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_210_223 from module extram__31 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_9/i_0/len_x_embedding_7_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_168_181 from module extram__31 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_9/i_0/len_x_embedding_7_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_140_153 from module extram__31 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_9/i_0/len_x_embedding_7_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_112_125 from module extram__31 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_9/i_0/len_x_embedding_7_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_70_83 from module extram__31 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_9/i_0/len_x_embedding_7_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_42_55 from module extram__31 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_9/i_0/len_x_embedding_7_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_14_27 from module extram__31 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_11/i_0/len_x_embedding_2_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_308_319 from module extram__35 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_11/i_0/len_x_embedding_2_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_294_307 from module extram__35 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_11/i_0/len_x_embedding_2_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_266_279 from module extram__35 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_11/i_0/len_x_embedding_2_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_238_251 from module extram__35 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_11/i_0/len_x_embedding_2_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_210_223 from module extram__35 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_11/i_0/len_x_embedding_2_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_168_181 from module extram__35 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_11/i_0/len_x_embedding_2_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_140_153 from module extram__35 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_11/i_0/len_x_embedding_2_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_112_125 from module extram__35 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_11/i_0/len_x_embedding_2_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_70_83 from module extram__35 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_11/i_0/len_x_embedding_2_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_42_55 from module extram__35 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_11/i_0/len_x_embedding_2_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_14_27 from module extram__35 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_13/i_0/len_x_embedding_3_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_308_319 from module extram__39 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_13/i_0/len_x_embedding_3_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_294_307 from module extram__39 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_13/i_0/len_x_embedding_3_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_266_279 from module extram__39 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_13/i_0/len_x_embedding_3_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_238_251 from module extram__39 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_13/i_0/len_x_embedding_3_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_210_223 from module extram__39 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_13/i_0/len_x_embedding_3_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_168_181 from module extram__39 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_13/i_0/len_x_embedding_3_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_140_153 from module extram__39 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_13/i_0/len_x_embedding_3_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_112_125 from module extram__39 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_13/i_0/len_x_embedding_3_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_70_83 from module extram__39 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_13/i_0/len_x_embedding_3_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_42_55 from module extram__39 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_13/i_0/len_x_embedding_3_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_14_27 from module extram__39 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_15/i_0/len_x_embedding_4_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_308_319 from module extram__43 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_15/i_0/len_x_embedding_4_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_294_307 from module extram__43 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_15/i_0/len_x_embedding_4_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_266_279 from module extram__43 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_15/i_0/len_x_embedding_4_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_238_251 from module extram__43 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_15/i_0/len_x_embedding_4_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_210_223 from module extram__43 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_15/i_0/len_x_embedding_4_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_168_181 from module extram__43 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_15/i_0/len_x_embedding_4_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_140_153 from module extram__43 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_15/i_0/len_x_embedding_4_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_112_125 from module extram__43 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_15/i_0/len_x_embedding_4_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_70_83 from module extram__43 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_15/i_0/len_x_embedding_4_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_42_55 from module extram__43 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_15/i_0/len_x_embedding_4_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_14_27 from module extram__43 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_17/i_0/len_x_embedding_5_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_308_319 from module extram__47 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_17/i_0/len_x_embedding_5_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_294_307 from module extram__47 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_17/i_0/len_x_embedding_5_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_266_279 from module extram__47 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_17/i_0/len_x_embedding_5_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_238_251 from module extram__47 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_17/i_0/len_x_embedding_5_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_210_223 from module extram__47 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_17/i_0/len_x_embedding_5_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_168_181 from module extram__47 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_17/i_0/len_x_embedding_5_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_140_153 from module extram__47 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_17/i_0/len_x_embedding_5_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_112_125 from module extram__47 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_17/i_0/len_x_embedding_5_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_70_83 from module extram__47 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_17/i_0/len_x_embedding_5_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_42_55 from module extram__47 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_17/i_0/len_x_embedding_5_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_14_27 from module extram__47 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_19/i_0/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_308_319 from module extram__51 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_19/i_0/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_294_307 from module extram__51 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_19/i_0/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_266_279 from module extram__51 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_19/i_0/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_238_251 from module extram__51 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_19/i_0/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_210_223 from module extram__51 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_19/i_0/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_168_181 from module extram__51 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_19/i_0/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_140_153 from module extram__51 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_19/i_0/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_112_125 from module extram__51 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_19/i_0/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_70_83 from module extram__51 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_19/i_0/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_42_55 from module extram__51 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_19/i_0/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_14_27 from module extram__51 due to constant propagation
INFO: [Synth 8-3886] merging instance 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[12]' (FDRE) to 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[13]' (FDRE) to 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[10]' (FDRE) to 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[11]' (FDRE) to 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[8]' (FDRE) to 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[9]' (FDRE) to 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[6]' (FDRE) to 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[7]' (FDRE) to 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[4]' (FDRE) to 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[5]' (FDRE) to 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[26]' (FDRE) to 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[27]' (FDRE) to 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[24]' (FDRE) to 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[25]' (FDRE) to 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[22]' (FDRE) to 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[23]' (FDRE) to 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[20]' (FDRE) to 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[21]' (FDRE) to 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[18]' (FDRE) to 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[19]' (FDRE) to 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[16]' (FDRE) to 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[17]' (FDRE) to 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[14]' (FDRE) to 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[15]' (FDRE) to 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[40]' (FDRE) to 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[41]' (FDRE) to 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[38]' (FDRE) to 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[39]' (FDRE) to 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[36]' (FDRE) to 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[37]' (FDRE) to 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[30]' (FDRE) to 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[31]' (FDRE) to 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[28]' (FDRE) to 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[29]' (FDRE) to 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[54]' (FDRE) to 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[55]' (FDRE) to 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[52]' (FDRE) to 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[53]' (FDRE) to 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[50]' (FDRE) to 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[51]' (FDRE) to 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[48]' (FDRE) to 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[49]' (FDRE) to 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[46]' (FDRE) to 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[47]' (FDRE) to 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[44]' (FDRE) to 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[45]' (FDRE) to 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[42]' (FDRE) to 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[43]' (FDRE) to 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[68]' (FDRE) to 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[69]' (FDRE) to 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[62]' (FDRE) to 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[63]' (FDRE) to 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[60]' (FDRE) to 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[61]' (FDRE) to 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[58]' (FDRE) to 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[59]' (FDRE) to 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[56]' (FDRE) to 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[57]' (FDRE) to 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[82]' (FDRE) to 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[83]' (FDRE) to 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[80]' (FDRE) to 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[81]' (FDRE) to 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[78]' (FDRE) to 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[79]' (FDRE) to 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[76]' (FDRE) to 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[77]' (FDRE) to 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[74]' (FDRE) to 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[319]'
INFO: [Synth 8-3886] merging instance 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[75]' (FDRE) to 'i_19/len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[319]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_19/\len_x_embedding_6_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[309] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_17/\len_x_embedding_5_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[309] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_15/\len_x_embedding_4_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[309] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_13/\len_x_embedding_3_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[309] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_11/\len_x_embedding_2_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[309] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_9/\len_x_embedding_7_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[309] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\len_x_embedding_0_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[309] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\len_x_embedding_8_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[309] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\len_x_embedding_1_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_reg[309] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\feature_concate_layer_stream_9u_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\feature_concate_layer_stream_9u_U0/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\embedding_layer_stream_9u_U0/ap_done_reg_reg )
INFO: [Synth 8-7067] Removed DRAM instance i_0/i_0/len_x_embedding_1_U/U_CNN_stream_fifo_w320_d4_A_ram/mem_reg_0_3_308_319 from module extram__19 due to constant propagation
INFO: [Common 17-14] Message 'Synth 8-7067' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7067' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_20/\feature_embedding_6_U/U_CNN_stream_fifo_w576_d4_A_ram/mem_reg_reg[319] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_18/\feature_embedding_5_U/U_CNN_stream_fifo_w576_d4_A_ram/mem_reg_reg[319] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_16/\feature_embedding_4_U/U_CNN_stream_fifo_w576_d4_A_ram/mem_reg_reg[319] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_14/\feature_embedding_3_U/U_CNN_stream_fifo_w576_d4_A_ram/mem_reg_reg[319] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_12/\feature_embedding_2_U/U_CNN_stream_fifo_w576_d4_A_ram/mem_reg_reg[319] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\feature_embedding_7_U/U_CNN_stream_fifo_w576_d4_A_ram/mem_reg_reg[319] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_5/\feature_embedding_0_U/U_CNN_stream_fifo_w576_d4_A_ram/mem_reg_reg[319] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\feature_embedding_8_U/U_CNN_stream_fifo_w576_d4_A_ram/mem_reg_reg[319] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\feature_embedding_1_U/U_CNN_stream_fifo_w576_d4_A_ram/mem_reg_reg[319] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv2d_5_stream_layer_9u_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conv2d_5_stream_layer_9u_U0/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv2d_3_stream_layer_9u_U0/ap_done_reg_reg )
INFO: [Synth 8-3886] merging instance 'conv2d_3_stream_layer_9u_U0/ap_CS_fsm_reg[0]' (FDSE) to 'conv2d_4_stream_layer_9u_U0/ap_CS_fsm_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv2d_4_stream_layer_9u_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conv2d_4_stream_layer_9u_U0/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2d_5_stream_layer_post_9u_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conv2d_5_stream_layer_post_9u_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-6904] The RAM "feature2_embedding_U/U_CNN_stream_fifo_w1152_d4_A_ram/mem_reg" of size (depth=3 x width=1152) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "feature2_embedding_U/U_CNN_stream_fifo_w1152_d4_A_ram/mem_reg" of size (depth=3 x width=1152) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3886] merging instance 'fully_connect2_layer_stream_U0/tmp_100_reg_892_reg[28]' (FDE) to 'fully_connect2_layer_stream_U0/tmp_101_reg_897_reg[28]'
INFO: [Synth 8-3886] merging instance 'fully_connect2_layer_stream_U0/tmp_100_reg_892_reg[27]' (FDE) to 'fully_connect2_layer_stream_U0/tmp_101_reg_897_reg[27]'
INFO: [Synth 8-3886] merging instance 'fully_connect2_layer_stream_U0/tmp_100_reg_892_reg[26]' (FDE) to 'fully_connect2_layer_stream_U0/tmp_101_reg_897_reg[26]'
INFO: [Synth 8-3886] merging instance 'fully_connect2_layer_stream_U0/tmp_100_reg_892_reg[0]' (FDE) to 'fully_connect2_layer_stream_U0/tmp_101_reg_897_reg[0]'
INFO: [Synth 8-3886] merging instance 'fully_connect2_layer_stream_U0/tmp_100_reg_892_reg[1]' (FDE) to 'fully_connect2_layer_stream_U0/tmp_101_reg_897_reg[1]'
INFO: [Synth 8-3886] merging instance 'fully_connect2_layer_stream_U0/tmp_100_reg_892_reg[2]' (FDE) to 'fully_connect2_layer_stream_U0/tmp_101_reg_897_reg[2]'
INFO: [Synth 8-3886] merging instance 'fully_connect2_layer_stream_U0/tmp_100_reg_892_reg[3]' (FDE) to 'fully_connect2_layer_stream_U0/tmp_101_reg_897_reg[3]'
INFO: [Synth 8-3886] merging instance 'fully_connect2_layer_stream_U0/tmp_100_reg_892_reg[4]' (FDE) to 'fully_connect2_layer_stream_U0/tmp_101_reg_897_reg[4]'
INFO: [Synth 8-3886] merging instance 'fully_connect2_layer_stream_U0/tmp_100_reg_892_reg[5]' (FDE) to 'fully_connect2_layer_stream_U0/tmp_101_reg_897_reg[5]'
INFO: [Synth 8-3886] merging instance 'fully_connect2_layer_stream_U0/tmp_100_reg_892_reg[6]' (FDE) to 'fully_connect2_layer_stream_U0/tmp_101_reg_897_reg[6]'
INFO: [Synth 8-3886] merging instance 'fully_connect2_layer_stream_U0/tmp_100_reg_892_reg[7]' (FDE) to 'fully_connect2_layer_stream_U0/tmp_101_reg_897_reg[7]'
INFO: [Synth 8-3886] merging instance 'fully_connect2_layer_stream_U0/tmp_100_reg_892_reg[8]' (FDE) to 'fully_connect2_layer_stream_U0/tmp_101_reg_897_reg[8]'
INFO: [Synth 8-3886] merging instance 'fully_connect2_layer_stream_U0/tmp_100_reg_892_reg[9]' (FDE) to 'fully_connect2_layer_stream_U0/tmp_101_reg_897_reg[9]'
INFO: [Synth 8-3886] merging instance 'fully_connect2_layer_stream_U0/tmp_100_reg_892_reg[10]' (FDE) to 'fully_connect2_layer_stream_U0/tmp_101_reg_897_reg[10]'
INFO: [Synth 8-3886] merging instance 'fully_connect2_layer_stream_U0/tmp_100_reg_892_reg[11]' (FDE) to 'fully_connect2_layer_stream_U0/tmp_101_reg_897_reg[11]'
INFO: [Synth 8-3886] merging instance 'fully_connect2_layer_stream_U0/tmp_100_reg_892_reg[12]' (FDE) to 'fully_connect2_layer_stream_U0/tmp_101_reg_897_reg[12]'
INFO: [Synth 8-3886] merging instance 'fully_connect2_layer_stream_U0/tmp_100_reg_892_reg[13]' (FDE) to 'fully_connect2_layer_stream_U0/tmp_101_reg_897_reg[13]'
INFO: [Synth 8-3886] merging instance 'fully_connect2_layer_stream_U0/tmp_100_reg_892_reg[14]' (FDE) to 'fully_connect2_layer_stream_U0/tmp_101_reg_897_reg[14]'
INFO: [Synth 8-3886] merging instance 'fully_connect2_layer_stream_U0/tmp_100_reg_892_reg[15]' (FDE) to 'fully_connect2_layer_stream_U0/tmp_101_reg_897_reg[15]'
INFO: [Synth 8-3886] merging instance 'fully_connect2_layer_stream_U0/tmp_100_reg_892_reg[16]' (FDE) to 'fully_connect2_layer_stream_U0/tmp_101_reg_897_reg[16]'
INFO: [Synth 8-3886] merging instance 'fully_connect2_layer_stream_U0/tmp_100_reg_892_reg[17]' (FDE) to 'fully_connect2_layer_stream_U0/tmp_101_reg_897_reg[17]'
INFO: [Synth 8-3886] merging instance 'fully_connect2_layer_stream_U0/tmp_100_reg_892_reg[18]' (FDE) to 'fully_connect2_layer_stream_U0/tmp_101_reg_897_reg[18]'
INFO: [Synth 8-3886] merging instance 'fully_connect2_layer_stream_U0/tmp_100_reg_892_reg[19]' (FDE) to 'fully_connect2_layer_stream_U0/tmp_101_reg_897_reg[19]'
INFO: [Synth 8-3886] merging instance 'fully_connect2_layer_stream_U0/tmp_100_reg_892_reg[20]' (FDE) to 'fully_connect2_layer_stream_U0/tmp_101_reg_897_reg[20]'
INFO: [Synth 8-3886] merging instance 'fully_connect2_layer_stream_U0/tmp_100_reg_892_reg[21]' (FDE) to 'fully_connect2_layer_stream_U0/tmp_101_reg_897_reg[21]'
INFO: [Synth 8-3886] merging instance 'fully_connect2_layer_stream_U0/tmp_100_reg_892_reg[22]' (FDE) to 'fully_connect2_layer_stream_U0/tmp_101_reg_897_reg[22]'
INFO: [Synth 8-3886] merging instance 'fully_connect2_layer_stream_U0/tmp_100_reg_892_reg[23]' (FDE) to 'fully_connect2_layer_stream_U0/tmp_101_reg_897_reg[23]'
INFO: [Synth 8-3886] merging instance 'fully_connect2_layer_stream_U0/tmp_100_reg_892_reg[24]' (FDE) to 'fully_connect2_layer_stream_U0/tmp_101_reg_897_reg[24]'
INFO: [Synth 8-3886] merging instance 'fully_connect2_layer_stream_U0/tmp_100_reg_892_reg[25]' (FDE) to 'fully_connect2_layer_stream_U0/tmp_101_reg_897_reg[25]'
INFO: [Synth 8-3886] merging instance 'fully_connect2_layer_stream_U0/sub_ln324_5_reg_907_reg[0]' (FD) to 'fully_connect2_layer_stream_U0/sub_ln324_5_reg_907_reg[1]'
INFO: [Synth 8-3886] merging instance 'fully_connect2_layer_stream_U0/sub_ln324_5_reg_907_reg[1]' (FD) to 'fully_connect2_layer_stream_U0/sub_ln324_1_reg_872_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fully_connect2_layer_stream_U0/\sub_ln324_1_reg_872_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fully_connect2_layer_stream_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2d_3_stream_layer_post_9u_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (feature_separate_layer_stream_9u_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (reshape_concate_layer_stream_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (reshape_concate_layer_stream_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conv2d_3_stream_layer_post_9u_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (feature_separate_layer_stream_9u_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '8' bits. [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:379]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:366]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '8' bits. [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:379]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:366]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-3936] Found unconnected internal register 'FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '32' to '26' bits. [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_inputs.b_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_inputs.a_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_inputs.b_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_inputs.a_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_inputs.b_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_inputs.a_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
INFO: [Synth 8-5544] ROM "LOG_OP.OP/input_processing/leading_zero_count/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LOG_OP.OP/input_processing/leading_zero_count/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LOG_OP.OP/input_processing/leading_zero_count/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LOG_OP.OP/input_processing/leading_zero_count/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LOG_OP.OP/normaliser/normalize_1/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LOG_OP.OP/normaliser/normalize_1/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LOG_OP.OP/normaliser/normalize_1/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LOG_OP.OP/normaliser/normalize_1/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LOG_OP.OP/normaliser/normalize_1/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LOG_OP.OP/normaliser/normalize_1/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LOG_OP.OP/normaliser/normalize_1/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LOG_OP.OP/normaliser/normalize_1/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LOG_OP.OP/normaliser/normalize_1/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LOG_OP.OP/normaliser/normalize_1/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LOG_OP.OP/normaliser/normalize_1/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LOG_OP.OP/normaliser/normalize_1/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LOG_OP.OP/normaliser/normalize_1/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LOG_OP.OP/normaliser/normalize_1/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LOG_OP.OP/normaliser/normalize_1/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LOG_OP.OP/normaliser/normalize_1/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LOG_OP.OP/input_processing/leading_zero_count/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LOG_OP.OP/input_processing/leading_zero_count/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LOG_OP.OP/input_processing/leading_zero_count/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LOG_OP.OP/input_processing/leading_zero_count/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LOG_OP.OP/normaliser/normalize_1/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LOG_OP.OP/normaliser/normalize_1/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LOG_OP.OP/normaliser/normalize_1/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LOG_OP.OP/normaliser/normalize_1/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LOG_OP.OP/normaliser/normalize_1/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LOG_OP.OP/normaliser/normalize_1/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LOG_OP.OP/normaliser/normalize_1/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LOG_OP.OP/normaliser/normalize_1/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LOG_OP.OP/normaliser/normalize_1/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LOG_OP.OP/normaliser/normalize_1/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LOG_OP.OP/normaliser/normalize_1/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LOG_OP.OP/normaliser/normalize_1/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LOG_OP.OP/normaliser/normalize_1/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LOG_OP.OP/normaliser/normalize_1/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LOG_OP.OP/normaliser/normalize_1/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LOG_OP.OP/normaliser/normalize_1/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LOG_OP.OP/input_processing/single_one_detect/COUNT_ROM[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LOG_OP.OP/rr/mul/data" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/MUX_LOOP[0].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '8' bits. [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/MUX_LOOP[1].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '4' bits. [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '36' to '35' bits. [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/CNN_stream_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l_softmax_layer_stream_U0/\fexp_32ns_32ns_32_21_full_dsp_1_U767/CNN_stream_fexp_32ns_32ns_32_21_full_dsp_1_ip_u/inst /i_synth/\EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l_softmax_layer_stream_U0/\fadd_32ns_32ns_32_10_full_dsp_1_U763/CNN_stream_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l_softmax_layer_stream_U0/\flog_32ns_32ns_32_19_full_dsp_1_U766/CNN_stream_flog_32ns_32ns_32_19_full_dsp_1_ip_u/inst /i_synth/\LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/ez_iteration_1.ez_delay/i_pipe/opt_has_pipe.first_q_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l_softmax_layer_stream_U0/\flog_32ns_32ns_32_19_full_dsp_1_U766/CNN_stream_flog_32ns_32ns_32_19_full_dsp_1_ip_u/inst /i_synth/\LOG_OP.OP/exponent_proc/ccm /\gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_dist_ram.dg1.dmem/sp_mem.dist_mem.dmg0/has_q.O_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l_softmax_layer_stream_U0/\fsub_32ns_32ns_32_10_full_dsp_1_U764/CNN_stream_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2d_4_stream_layer_post_9u_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conv2d_4_stream_layer_post_9u_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l_softmax_layer_stream_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l_softmax_layer_stream_U0/\fexp_32ns_32ns_32_21_full_dsp_1_U767/CNN_stream_fexp_32ns_32ns_32_21_full_dsp_1_ip_u/inst /i_synth/\EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l_softmax_layer_stream_U0/\fexp_32ns_32ns_32_21_full_dsp_1_U767/CNN_stream_fexp_32ns_32ns_32_21_full_dsp_1_ip_u/inst /i_synth/\EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0] )
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__parameterized1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:32 ; elapsed = 00:02:02 . Memory (MB): peak = 3135.500 ; gain = 1449.816
---------------------------------------------------------------------------------
 Sort Area is CNN_stream__GB6 gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg_0 : 0 0 : 3509 3509 : Used 1 time 100
 Sort Area is CNN_stream__GB6 gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg_2 : 0 0 : 3509 3509 : Used 1 time 100
 Sort Area is CNN_stream__GB6 gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg_3 : 0 0 : 3509 3509 : Used 1 time 100
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:41 ; elapsed = 00:02:13 . Memory (MB): peak = 3281.387 ; gain = 1595.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:47 ; elapsed = 00:02:18 . Memory (MB): peak = 3411.523 ; gain = 1725.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/i_0/embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_0_U/q7_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_0_U/q7_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_1_U/q7_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_1_U/q7_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_5_U/q7_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_5_U/q7_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_0_U/q8_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_0_U/q8_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_1_U/q8_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_1_U/q8_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_5_U/q8_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_5_U/q8_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_0_U/q6_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_0_U/q6_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_1_U/q6_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_1_U/q6_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_5_U/q6_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_5_U/q6_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_0_U/q4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_0_U/q4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_1_U/q4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_1_U/q4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_5_U/q4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_5_U/q4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_0_U/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_1_U/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/embedding_layer_stream_9u_U0/p_ZL26len_embedding_table_stream_5_U/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_0_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_0_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_1_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_1_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_5_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_5_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_0_U/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_0_U/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_1_U/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_1_U/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_5_U/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_5_U/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_0_U/q4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_0_U/q4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_1_U/q4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_1_U/q4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_5_U/q4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_5_U/q4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_0_U/q6_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_0_U/q6_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_1_U/q6_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_1_U/q6_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_5_U/q6_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_5_U/q6_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_0_U/q8_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_1_U/q8_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/embedding_layer_stream_9u_U0/p_ZL26ipd_embedding_table_stream_5_U/q8_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_5/\l_softmax_layer_stream_U0/fadd_32ns_32ns_32_10_full_dsp_1_U763/CNN_stream_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:53 ; elapsed = 00:02:34 . Memory (MB): peak = 3436.668 ; gain = 1750.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:57 ; elapsed = 00:02:39 . Memory (MB): peak = 3509.234 ; gain = 1823.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:57 ; elapsed = 00:02:39 . Memory (MB): peak = 3509.234 ; gain = 1823.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:59 ; elapsed = 00:02:40 . Memory (MB): peak = 3509.234 ; gain = 1823.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:59 ; elapsed = 00:02:40 . Memory (MB): peak = 3509.234 ; gain = 1823.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:59 ; elapsed = 00:02:41 . Memory (MB): peak = 3509.234 ; gain = 1823.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:59 ; elapsed = 00:02:41 . Memory (MB): peak = 3509.234 ; gain = 1823.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                         | DSP Mapping       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp48e1_wrapper_652                 | Dynamic           | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48e1_wrapper__parameterized0_592 | (C+A'*B')'        | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized6     | (C'+(D'+A'*B')')' | 6      | 17     | 43     | 16     | 43     | 1    | 1    | 1    | 1    | 0     | 1    | 1    | 
|dsp48e1_wrapper__parameterized4_576 | Dynamic           | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized5_575 | Dynamic           | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized4_573 | Dynamic           | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized3_571 | (C+A:B)'          | 0      | 6      | 0      | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_570 | (C'+A':B')'       | 30     | 18     | 48     | -      | 48     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized7     | Dynamic           | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_504 | (C'+A':B')'       | 17     | 18     | 41     | -      | 48     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_503 | (C'+A':B')'       | 14     | 18     | 41     | -      | 48     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp                                 | (C+A''*B')'       | 27     | 6      | 0      | -      | 45     | 2    | 1    | 0    | -    | -     | 0    | 1    | 
|dsp                                 | (A'*B')'          | 25     | 4      | -      | -      | 29     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized1_500 | C'+A':B'          | 11     | 18     | 30     | -      | 48     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1     | C'-(A':B')        | 11     | 18     | 31     | -      | 48     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp                                 | (A'*B')'          | 21     | 6      | -      | -      | 27     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_499 | (C'+A':B')'       | 8      | 18     | 26     | -      | 48     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2     | (C'-(A':B'))'     | 7      | 18     | 27     | -      | 48     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp                                 | (A'*B')'          | 12     | 12     | -      | -      | 24     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized4     | Dynamic           | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized5     | Dynamic           | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized3     | (C+A:B)'          | 30     | 18     | 27     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper                     | Dynamic           | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48e1_wrapper__parameterized0     | (C+A'*B')'        | 24     | 16     | 35     | -      | 35     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
+------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |   184|
|2     |DSP48E1         |    20|
|3     |DSP_ALU         |     4|
|5     |DSP_A_B_DATA    |     4|
|7     |DSP_C_DATA      |     4|
|8     |DSP_MULTIPLIER  |     4|
|9     |DSP_M_DATA      |     4|
|10    |DSP_OUTPUT      |     4|
|12    |DSP_PREADD      |     4|
|13    |DSP_PREADD_DATA |     4|
|14    |LUT1            |   536|
|15    |LUT2            |  1001|
|16    |LUT3            |  2054|
|17    |LUT4            |  2024|
|18    |LUT5            |  1381|
|19    |LUT6            |  2805|
|20    |MUXCY           |   294|
|21    |MUXF7           |   208|
|22    |MUXF8           |     2|
|23    |RAM32M16        |    42|
|24    |SRL16E          |  2665|
|25    |SRLC32E         |    64|
|26    |XORCY           |   108|
|27    |FDE             |    65|
|28    |FDRE            |  6858|
|29    |FDSE            |   412|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:59 ; elapsed = 00:02:41 . Memory (MB): peak = 3509.234 ; gain = 1823.551
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 403 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:12 ; elapsed = 00:02:22 . Memory (MB): peak = 3509.234 ; gain = 1414.125
Synthesis Optimization Complete : Time (s): cpu = 00:01:59 ; elapsed = 00:02:42 . Memory (MB): peak = 3509.234 ; gain = 1823.551
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.170 . Memory (MB): peak = 3509.234 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 927 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 3509.234 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 185 instances were transformed.
  (CARRY4) => CARRY8: 54 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 20 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 4 instances
  FDE => FDRE: 65 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 42 instances

Synth Design complete | Checksum: c6c83b34
INFO: [Common 17-83] Releasing license: Synthesis
855 Infos, 205 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:14 ; elapsed = 00:03:07 . Memory (MB): peak = 3509.234 ; gain = 3047.895
INFO: [Coretcl 2-1174] Renamed 994 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 3509.234 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.runs/CNN_stream_0_synth_1/CNN_stream_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file CNN_stream_0_utilization_synth.rpt -pb CNN_stream_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Aug  1 07:36:57 2025...
