--------------------------------------------------------------------------------
Release 14.1 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml logibone_test.twx logibone_test.ncd -o logibone_test.twr
logibone_test.pcf -ucf logibone_ra3.ucf

Design file:              logibone_test.ncd
Physical constraint file: logibone_test.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.21 2012-04-23)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_PER_CLK50 = PERIOD TIMEGRP "clk50_grp" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PER_CLK50 = PERIOD TIMEGRP "clk50_grp" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.010ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.990ns (334.448MHz) (Tdcmper_CLKOUT)
  Physical resource: pll0/dcm_sp_inst/CLK2X
  Logical resource: pll0/dcm_sp_inst/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: pll0/clk2x
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: pll0/dcm_sp_inst/CLKIN
  Logical resource: pll0/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: pll0/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: pll0/dcm_sp_inst/CLKIN
  Logical resource: pll0/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: pll0/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PER_CLK100 = PERIOD TIMEGRP "clk100_grp" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 136 paths analyzed, 52 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.687ns.
--------------------------------------------------------------------------------

Paths for end point gpmc2wishbone/address_bridge_15 (SLICE_X16Y50.CIN), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.313ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gpmc2wishbone/address_bridge_0 (FF)
  Destination:          gpmc2wishbone/address_bridge_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.689ns (Levels of Logic = 4)
  Clock Path Skew:      0.037ns (0.661 - 0.624)
  Source Clock:         GPMC_CLK_BUFGP falling at 10.000ns
  Destination Clock:    GPMC_CLK_BUFGP falling at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gpmc2wishbone/address_bridge_0 to gpmc2wishbone/address_bridge_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y47.AQ      Tcko                  0.525   gpmc2wishbone/address_bridge<3>
                                                       gpmc2wishbone/address_bridge_0
    SLICE_X16Y47.A2      net (fanout=2)        1.182   gpmc2wishbone/address_bridge<0>
    SLICE_X16Y47.COUT    Topcya                0.474   gpmc2wishbone/address_bridge<3>
                                                       gpmc2wishbone/Mcount_address_bridge_lut<0>
                                                       gpmc2wishbone/Mcount_address_bridge_cy<3>
    SLICE_X16Y48.CIN     net (fanout=1)        0.003   gpmc2wishbone/Mcount_address_bridge_cy<3>
    SLICE_X16Y48.COUT    Tbyp                  0.093   gpmc2wishbone/address_bridge<7>
                                                       gpmc2wishbone/Mcount_address_bridge_cy<7>
    SLICE_X16Y49.CIN     net (fanout=1)        0.003   gpmc2wishbone/Mcount_address_bridge_cy<7>
    SLICE_X16Y49.COUT    Tbyp                  0.093   gpmc2wishbone/address_bridge<11>
                                                       gpmc2wishbone/Mcount_address_bridge_cy<11>
    SLICE_X16Y50.CIN     net (fanout=1)        0.003   gpmc2wishbone/Mcount_address_bridge_cy<11>
    SLICE_X16Y50.CLK     Tcinck                0.313   gpmc2wishbone/address_bridge<15>
                                                       gpmc2wishbone/Mcount_address_bridge_xor<15>
                                                       gpmc2wishbone/address_bridge_15
    -------------------------------------------------  ---------------------------
    Total                                      2.689ns (1.498ns logic, 1.191ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gpmc2wishbone/address_bridge_4 (FF)
  Destination:          gpmc2wishbone/address_bridge_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.890ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.194 - 0.207)
  Source Clock:         GPMC_CLK_BUFGP falling at 10.000ns
  Destination Clock:    GPMC_CLK_BUFGP falling at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gpmc2wishbone/address_bridge_4 to gpmc2wishbone/address_bridge_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y48.AQ      Tcko                  0.525   gpmc2wishbone/address_bridge<7>
                                                       gpmc2wishbone/address_bridge_4
    SLICE_X16Y48.A5      net (fanout=2)        0.479   gpmc2wishbone/address_bridge<4>
    SLICE_X16Y48.COUT    Topcya                0.474   gpmc2wishbone/address_bridge<7>
                                                       gpmc2wishbone/Mcount_address_bridge_lut<4>
                                                       gpmc2wishbone/Mcount_address_bridge_cy<7>
    SLICE_X16Y49.CIN     net (fanout=1)        0.003   gpmc2wishbone/Mcount_address_bridge_cy<7>
    SLICE_X16Y49.COUT    Tbyp                  0.093   gpmc2wishbone/address_bridge<11>
                                                       gpmc2wishbone/Mcount_address_bridge_cy<11>
    SLICE_X16Y50.CIN     net (fanout=1)        0.003   gpmc2wishbone/Mcount_address_bridge_cy<11>
    SLICE_X16Y50.CLK     Tcinck                0.313   gpmc2wishbone/address_bridge<15>
                                                       gpmc2wishbone/Mcount_address_bridge_xor<15>
                                                       gpmc2wishbone/address_bridge_15
    -------------------------------------------------  ---------------------------
    Total                                      1.890ns (1.405ns logic, 0.485ns route)
                                                       (74.3% logic, 25.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gpmc2wishbone/address_bridge_8 (FF)
  Destination:          gpmc2wishbone/address_bridge_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.841ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.194 - 0.207)
  Source Clock:         GPMC_CLK_BUFGP falling at 10.000ns
  Destination Clock:    GPMC_CLK_BUFGP falling at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gpmc2wishbone/address_bridge_8 to gpmc2wishbone/address_bridge_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y49.AQ      Tcko                  0.525   gpmc2wishbone/address_bridge<11>
                                                       gpmc2wishbone/address_bridge_8
    SLICE_X16Y49.A4      net (fanout=2)        0.526   gpmc2wishbone/address_bridge<8>
    SLICE_X16Y49.COUT    Topcya                0.474   gpmc2wishbone/address_bridge<11>
                                                       gpmc2wishbone/Mcount_address_bridge_lut<8>
                                                       gpmc2wishbone/Mcount_address_bridge_cy<11>
    SLICE_X16Y50.CIN     net (fanout=1)        0.003   gpmc2wishbone/Mcount_address_bridge_cy<11>
    SLICE_X16Y50.CLK     Tcinck                0.313   gpmc2wishbone/address_bridge<15>
                                                       gpmc2wishbone/Mcount_address_bridge_xor<15>
                                                       gpmc2wishbone/address_bridge_15
    -------------------------------------------------  ---------------------------
    Total                                      1.841ns (1.312ns logic, 0.529ns route)
                                                       (71.3% logic, 28.7% route)

--------------------------------------------------------------------------------

Paths for end point gpmc2wishbone/address_bridge_13 (SLICE_X16Y50.CIN), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.323ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gpmc2wishbone/address_bridge_0 (FF)
  Destination:          gpmc2wishbone/address_bridge_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.679ns (Levels of Logic = 4)
  Clock Path Skew:      0.037ns (0.661 - 0.624)
  Source Clock:         GPMC_CLK_BUFGP falling at 10.000ns
  Destination Clock:    GPMC_CLK_BUFGP falling at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gpmc2wishbone/address_bridge_0 to gpmc2wishbone/address_bridge_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y47.AQ      Tcko                  0.525   gpmc2wishbone/address_bridge<3>
                                                       gpmc2wishbone/address_bridge_0
    SLICE_X16Y47.A2      net (fanout=2)        1.182   gpmc2wishbone/address_bridge<0>
    SLICE_X16Y47.COUT    Topcya                0.474   gpmc2wishbone/address_bridge<3>
                                                       gpmc2wishbone/Mcount_address_bridge_lut<0>
                                                       gpmc2wishbone/Mcount_address_bridge_cy<3>
    SLICE_X16Y48.CIN     net (fanout=1)        0.003   gpmc2wishbone/Mcount_address_bridge_cy<3>
    SLICE_X16Y48.COUT    Tbyp                  0.093   gpmc2wishbone/address_bridge<7>
                                                       gpmc2wishbone/Mcount_address_bridge_cy<7>
    SLICE_X16Y49.CIN     net (fanout=1)        0.003   gpmc2wishbone/Mcount_address_bridge_cy<7>
    SLICE_X16Y49.COUT    Tbyp                  0.093   gpmc2wishbone/address_bridge<11>
                                                       gpmc2wishbone/Mcount_address_bridge_cy<11>
    SLICE_X16Y50.CIN     net (fanout=1)        0.003   gpmc2wishbone/Mcount_address_bridge_cy<11>
    SLICE_X16Y50.CLK     Tcinck                0.303   gpmc2wishbone/address_bridge<15>
                                                       gpmc2wishbone/Mcount_address_bridge_xor<15>
                                                       gpmc2wishbone/address_bridge_13
    -------------------------------------------------  ---------------------------
    Total                                      2.679ns (1.488ns logic, 1.191ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gpmc2wishbone/address_bridge_4 (FF)
  Destination:          gpmc2wishbone/address_bridge_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.880ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.194 - 0.207)
  Source Clock:         GPMC_CLK_BUFGP falling at 10.000ns
  Destination Clock:    GPMC_CLK_BUFGP falling at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gpmc2wishbone/address_bridge_4 to gpmc2wishbone/address_bridge_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y48.AQ      Tcko                  0.525   gpmc2wishbone/address_bridge<7>
                                                       gpmc2wishbone/address_bridge_4
    SLICE_X16Y48.A5      net (fanout=2)        0.479   gpmc2wishbone/address_bridge<4>
    SLICE_X16Y48.COUT    Topcya                0.474   gpmc2wishbone/address_bridge<7>
                                                       gpmc2wishbone/Mcount_address_bridge_lut<4>
                                                       gpmc2wishbone/Mcount_address_bridge_cy<7>
    SLICE_X16Y49.CIN     net (fanout=1)        0.003   gpmc2wishbone/Mcount_address_bridge_cy<7>
    SLICE_X16Y49.COUT    Tbyp                  0.093   gpmc2wishbone/address_bridge<11>
                                                       gpmc2wishbone/Mcount_address_bridge_cy<11>
    SLICE_X16Y50.CIN     net (fanout=1)        0.003   gpmc2wishbone/Mcount_address_bridge_cy<11>
    SLICE_X16Y50.CLK     Tcinck                0.303   gpmc2wishbone/address_bridge<15>
                                                       gpmc2wishbone/Mcount_address_bridge_xor<15>
                                                       gpmc2wishbone/address_bridge_13
    -------------------------------------------------  ---------------------------
    Total                                      1.880ns (1.395ns logic, 0.485ns route)
                                                       (74.2% logic, 25.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gpmc2wishbone/address_bridge_8 (FF)
  Destination:          gpmc2wishbone/address_bridge_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.831ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.194 - 0.207)
  Source Clock:         GPMC_CLK_BUFGP falling at 10.000ns
  Destination Clock:    GPMC_CLK_BUFGP falling at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gpmc2wishbone/address_bridge_8 to gpmc2wishbone/address_bridge_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y49.AQ      Tcko                  0.525   gpmc2wishbone/address_bridge<11>
                                                       gpmc2wishbone/address_bridge_8
    SLICE_X16Y49.A4      net (fanout=2)        0.526   gpmc2wishbone/address_bridge<8>
    SLICE_X16Y49.COUT    Topcya                0.474   gpmc2wishbone/address_bridge<11>
                                                       gpmc2wishbone/Mcount_address_bridge_lut<8>
                                                       gpmc2wishbone/Mcount_address_bridge_cy<11>
    SLICE_X16Y50.CIN     net (fanout=1)        0.003   gpmc2wishbone/Mcount_address_bridge_cy<11>
    SLICE_X16Y50.CLK     Tcinck                0.303   gpmc2wishbone/address_bridge<15>
                                                       gpmc2wishbone/Mcount_address_bridge_xor<15>
                                                       gpmc2wishbone/address_bridge_13
    -------------------------------------------------  ---------------------------
    Total                                      1.831ns (1.302ns logic, 0.529ns route)
                                                       (71.1% logic, 28.9% route)

--------------------------------------------------------------------------------

Paths for end point gpmc2wishbone/address_bridge_14 (SLICE_X16Y50.CIN), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gpmc2wishbone/address_bridge_0 (FF)
  Destination:          gpmc2wishbone/address_bridge_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.648ns (Levels of Logic = 4)
  Clock Path Skew:      0.037ns (0.661 - 0.624)
  Source Clock:         GPMC_CLK_BUFGP falling at 10.000ns
  Destination Clock:    GPMC_CLK_BUFGP falling at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gpmc2wishbone/address_bridge_0 to gpmc2wishbone/address_bridge_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y47.AQ      Tcko                  0.525   gpmc2wishbone/address_bridge<3>
                                                       gpmc2wishbone/address_bridge_0
    SLICE_X16Y47.A2      net (fanout=2)        1.182   gpmc2wishbone/address_bridge<0>
    SLICE_X16Y47.COUT    Topcya                0.474   gpmc2wishbone/address_bridge<3>
                                                       gpmc2wishbone/Mcount_address_bridge_lut<0>
                                                       gpmc2wishbone/Mcount_address_bridge_cy<3>
    SLICE_X16Y48.CIN     net (fanout=1)        0.003   gpmc2wishbone/Mcount_address_bridge_cy<3>
    SLICE_X16Y48.COUT    Tbyp                  0.093   gpmc2wishbone/address_bridge<7>
                                                       gpmc2wishbone/Mcount_address_bridge_cy<7>
    SLICE_X16Y49.CIN     net (fanout=1)        0.003   gpmc2wishbone/Mcount_address_bridge_cy<7>
    SLICE_X16Y49.COUT    Tbyp                  0.093   gpmc2wishbone/address_bridge<11>
                                                       gpmc2wishbone/Mcount_address_bridge_cy<11>
    SLICE_X16Y50.CIN     net (fanout=1)        0.003   gpmc2wishbone/Mcount_address_bridge_cy<11>
    SLICE_X16Y50.CLK     Tcinck                0.272   gpmc2wishbone/address_bridge<15>
                                                       gpmc2wishbone/Mcount_address_bridge_xor<15>
                                                       gpmc2wishbone/address_bridge_14
    -------------------------------------------------  ---------------------------
    Total                                      2.648ns (1.457ns logic, 1.191ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gpmc2wishbone/address_bridge_4 (FF)
  Destination:          gpmc2wishbone/address_bridge_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.849ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.194 - 0.207)
  Source Clock:         GPMC_CLK_BUFGP falling at 10.000ns
  Destination Clock:    GPMC_CLK_BUFGP falling at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gpmc2wishbone/address_bridge_4 to gpmc2wishbone/address_bridge_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y48.AQ      Tcko                  0.525   gpmc2wishbone/address_bridge<7>
                                                       gpmc2wishbone/address_bridge_4
    SLICE_X16Y48.A5      net (fanout=2)        0.479   gpmc2wishbone/address_bridge<4>
    SLICE_X16Y48.COUT    Topcya                0.474   gpmc2wishbone/address_bridge<7>
                                                       gpmc2wishbone/Mcount_address_bridge_lut<4>
                                                       gpmc2wishbone/Mcount_address_bridge_cy<7>
    SLICE_X16Y49.CIN     net (fanout=1)        0.003   gpmc2wishbone/Mcount_address_bridge_cy<7>
    SLICE_X16Y49.COUT    Tbyp                  0.093   gpmc2wishbone/address_bridge<11>
                                                       gpmc2wishbone/Mcount_address_bridge_cy<11>
    SLICE_X16Y50.CIN     net (fanout=1)        0.003   gpmc2wishbone/Mcount_address_bridge_cy<11>
    SLICE_X16Y50.CLK     Tcinck                0.272   gpmc2wishbone/address_bridge<15>
                                                       gpmc2wishbone/Mcount_address_bridge_xor<15>
                                                       gpmc2wishbone/address_bridge_14
    -------------------------------------------------  ---------------------------
    Total                                      1.849ns (1.364ns logic, 0.485ns route)
                                                       (73.8% logic, 26.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gpmc2wishbone/address_bridge_8 (FF)
  Destination:          gpmc2wishbone/address_bridge_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.800ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.194 - 0.207)
  Source Clock:         GPMC_CLK_BUFGP falling at 10.000ns
  Destination Clock:    GPMC_CLK_BUFGP falling at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gpmc2wishbone/address_bridge_8 to gpmc2wishbone/address_bridge_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y49.AQ      Tcko                  0.525   gpmc2wishbone/address_bridge<11>
                                                       gpmc2wishbone/address_bridge_8
    SLICE_X16Y49.A4      net (fanout=2)        0.526   gpmc2wishbone/address_bridge<8>
    SLICE_X16Y49.COUT    Topcya                0.474   gpmc2wishbone/address_bridge<11>
                                                       gpmc2wishbone/Mcount_address_bridge_lut<8>
                                                       gpmc2wishbone/Mcount_address_bridge_cy<11>
    SLICE_X16Y50.CIN     net (fanout=1)        0.003   gpmc2wishbone/Mcount_address_bridge_cy<11>
    SLICE_X16Y50.CLK     Tcinck                0.272   gpmc2wishbone/address_bridge<15>
                                                       gpmc2wishbone/Mcount_address_bridge_xor<15>
                                                       gpmc2wishbone/address_bridge_14
    -------------------------------------------------  ---------------------------
    Total                                      1.800ns (1.271ns logic, 0.529ns route)
                                                       (70.6% logic, 29.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_PER_CLK100 = PERIOD TIMEGRP "clk100_grp" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point gpmc2wishbone/address_bridge_15 (SLICE_X16Y50.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.524ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gpmc2wishbone/address_bridge_15 (FF)
  Destination:          gpmc2wishbone/address_bridge_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.524ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         GPMC_CLK_BUFGP falling at 30.000ns
  Destination Clock:    GPMC_CLK_BUFGP falling at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gpmc2wishbone/address_bridge_15 to gpmc2wishbone/address_bridge_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y50.DQ      Tcko                  0.234   gpmc2wishbone/address_bridge<15>
                                                       gpmc2wishbone/address_bridge_15
    SLICE_X16Y50.D6      net (fanout=2)        0.026   gpmc2wishbone/address_bridge<15>
    SLICE_X16Y50.CLK     Tah         (-Th)    -0.264   gpmc2wishbone/address_bridge<15>
                                                       gpmc2wishbone/Mcount_address_bridge_lut<15>
                                                       gpmc2wishbone/Mcount_address_bridge_xor<15>
                                                       gpmc2wishbone/address_bridge_15
    -------------------------------------------------  ---------------------------
    Total                                      0.524ns (0.498ns logic, 0.026ns route)
                                                       (95.0% logic, 5.0% route)

--------------------------------------------------------------------------------

Paths for end point gpmc2wishbone/address_bridge_1 (SLICE_X16Y47.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.536ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gpmc2wishbone/address_bridge_1 (FF)
  Destination:          gpmc2wishbone/address_bridge_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.536ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         GPMC_CLK_BUFGP falling at 30.000ns
  Destination Clock:    GPMC_CLK_BUFGP falling at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gpmc2wishbone/address_bridge_1 to gpmc2wishbone/address_bridge_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y47.BQ      Tcko                  0.234   gpmc2wishbone/address_bridge<3>
                                                       gpmc2wishbone/address_bridge_1
    SLICE_X16Y47.B5      net (fanout=2)        0.065   gpmc2wishbone/address_bridge<1>
    SLICE_X16Y47.CLK     Tah         (-Th)    -0.237   gpmc2wishbone/address_bridge<3>
                                                       gpmc2wishbone/Mcount_address_bridge_lut<1>
                                                       gpmc2wishbone/Mcount_address_bridge_cy<3>
                                                       gpmc2wishbone/address_bridge_1
    -------------------------------------------------  ---------------------------
    Total                                      0.536ns (0.471ns logic, 0.065ns route)
                                                       (87.9% logic, 12.1% route)

--------------------------------------------------------------------------------

Paths for end point gpmc2wishbone/address_bridge_5 (SLICE_X16Y48.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.536ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gpmc2wishbone/address_bridge_5 (FF)
  Destination:          gpmc2wishbone/address_bridge_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.536ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         GPMC_CLK_BUFGP falling at 30.000ns
  Destination Clock:    GPMC_CLK_BUFGP falling at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gpmc2wishbone/address_bridge_5 to gpmc2wishbone/address_bridge_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y48.BQ      Tcko                  0.234   gpmc2wishbone/address_bridge<7>
                                                       gpmc2wishbone/address_bridge_5
    SLICE_X16Y48.B5      net (fanout=2)        0.065   gpmc2wishbone/address_bridge<5>
    SLICE_X16Y48.CLK     Tah         (-Th)    -0.237   gpmc2wishbone/address_bridge<7>
                                                       gpmc2wishbone/Mcount_address_bridge_lut<5>
                                                       gpmc2wishbone/Mcount_address_bridge_cy<7>
                                                       gpmc2wishbone/address_bridge_5
    -------------------------------------------------  ---------------------------
    Total                                      0.536ns (0.471ns logic, 0.065ns route)
                                                       (87.9% logic, 12.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PER_CLK100 = PERIOD TIMEGRP "clk100_grp" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: GPMC_CLK_BUFGP/BUFG/I0
  Logical resource: GPMC_CLK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: GPMC_CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: gpmc2wishbone/readdata<3>/CLK0
  Logical resource: gpmc2wishbone/readdata_3/CK0
  Location pin: OLOGIC_X9Y60.CLK0
  Clock network: GPMC_CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: gpmc2wishbone/readdata<4>/CLK0
  Logical resource: gpmc2wishbone/readdata_4/CK0
  Location pin: OLOGIC_X12Y48.CLK0
  Clock network: GPMC_CLK_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pll0_clk2x = PERIOD TIMEGRP "pll0_clk2x" TS_PER_CLK50 / 2 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 16468 paths analyzed, 2813 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.091ns.
--------------------------------------------------------------------------------

Paths for end point gpio0/output_4 (SLICE_X18Y9.CE), 35 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.909ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gpmc2wishbone/writen (FF)
  Destination:          gpio0/output_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.814ns (Levels of Logic = 3)
  Clock Path Skew:      -0.042ns (0.741 - 0.783)
  Source Clock:         clk_100Mhz rising at 0.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gpmc2wishbone/writen to gpio0/output_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y61.AQ      Tcko                  0.525   gpmc2wishbone/writen
                                                       gpmc2wishbone/writen
    SLICE_X16Y28.A2      net (fanout=9)        3.068   gpmc2wishbone/writen
    SLICE_X16Y28.A       Tilo                  0.254   intercon_wrapper_wbm_cycle
                                                       gpmc2wishbone/wbm_strobe1
    SLICE_X17Y26.D3      net (fanout=3)        0.618   intercon_wrapper_wbm_cycle
    SLICE_X17Y26.D       Tilo                  0.259   gpio0/read_ack
                                                       intercon0/wbm_strobe<0>1
    SLICE_X15Y24.A3      net (fanout=8)        0.807   n0057<0>
    SLICE_X15Y24.A       Tilo                  0.259   gpio2/wbs_readdata<15>
                                                       gpio0/_n0059_inv211
    SLICE_X18Y9.CE       net (fanout=4)        1.710   gpio0/_n0059_inv
    SLICE_X18Y9.CLK      Tceck                 0.314   gpio0/output<7>
                                                       gpio0/output_4
    -------------------------------------------------  ---------------------------
    Total                                      7.814ns (1.611ns logic, 6.203ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gpmc2wishbone/address_12_1 (FF)
  Destination:          gpio0/output_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.666ns (Levels of Logic = 4)
  Clock Path Skew:      0.024ns (0.741 - 0.717)
  Source Clock:         clk_100Mhz rising at 0.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gpmc2wishbone/address_12_1 to gpio0/output_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y45.AMUX    Tshcko                0.518   gpmc2wishbone/address<11>
                                                       gpmc2wishbone/address_12_1
    SLICE_X17Y45.A3      net (fanout=1)        0.981   gpmc2wishbone/address_12_1
    SLICE_X17Y45.A       Tilo                  0.259   gpmc2wishbone/address<11>
                                                       intercon0/cs_vector<0><15>1_SW0
    SLICE_X14Y33.C6      net (fanout=2)        1.085   N8
    SLICE_X14Y33.C       Tilo                  0.235   n0058<2>
                                                       intercon0/cs_vector<0><15>1_1
    SLICE_X17Y26.D5      net (fanout=6)        1.239   intercon0/cs_vector<0><15>12
    SLICE_X17Y26.D       Tilo                  0.259   gpio0/read_ack
                                                       intercon0/wbm_strobe<0>1
    SLICE_X15Y24.A3      net (fanout=8)        0.807   n0057<0>
    SLICE_X15Y24.A       Tilo                  0.259   gpio2/wbs_readdata<15>
                                                       gpio0/_n0059_inv211
    SLICE_X18Y9.CE       net (fanout=4)        1.710   gpio0/_n0059_inv
    SLICE_X18Y9.CLK      Tceck                 0.314   gpio0/output<7>
                                                       gpio0/output_4
    -------------------------------------------------  ---------------------------
    Total                                      7.666ns (1.844ns logic, 5.822ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gpmc2wishbone/address_5 (FF)
  Destination:          gpio0/output_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.443ns (Levels of Logic = 3)
  Clock Path Skew:      -0.039ns (0.741 - 0.780)
  Source Clock:         clk_100Mhz rising at 0.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gpmc2wishbone/address_5 to gpio0/output_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y48.BQ      Tcko                  0.430   gpmc2wishbone/address<7>
                                                       gpmc2wishbone/address_5
    SLICE_X14Y33.C1      net (fanout=5)        2.190   gpmc2wishbone/address<5>
    SLICE_X14Y33.C       Tilo                  0.235   n0058<2>
                                                       intercon0/cs_vector<0><15>1_1
    SLICE_X17Y26.D5      net (fanout=6)        1.239   intercon0/cs_vector<0><15>12
    SLICE_X17Y26.D       Tilo                  0.259   gpio0/read_ack
                                                       intercon0/wbm_strobe<0>1
    SLICE_X15Y24.A3      net (fanout=8)        0.807   n0057<0>
    SLICE_X15Y24.A       Tilo                  0.259   gpio2/wbs_readdata<15>
                                                       gpio0/_n0059_inv211
    SLICE_X18Y9.CE       net (fanout=4)        1.710   gpio0/_n0059_inv
    SLICE_X18Y9.CLK      Tceck                 0.314   gpio0/output<7>
                                                       gpio0/output_4
    -------------------------------------------------  ---------------------------
    Total                                      7.443ns (1.497ns logic, 5.946ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------

Paths for end point gpio0/output_7 (SLICE_X18Y9.CE), 35 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.932ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gpmc2wishbone/writen (FF)
  Destination:          gpio0/output_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.791ns (Levels of Logic = 3)
  Clock Path Skew:      -0.042ns (0.741 - 0.783)
  Source Clock:         clk_100Mhz rising at 0.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gpmc2wishbone/writen to gpio0/output_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y61.AQ      Tcko                  0.525   gpmc2wishbone/writen
                                                       gpmc2wishbone/writen
    SLICE_X16Y28.A2      net (fanout=9)        3.068   gpmc2wishbone/writen
    SLICE_X16Y28.A       Tilo                  0.254   intercon_wrapper_wbm_cycle
                                                       gpmc2wishbone/wbm_strobe1
    SLICE_X17Y26.D3      net (fanout=3)        0.618   intercon_wrapper_wbm_cycle
    SLICE_X17Y26.D       Tilo                  0.259   gpio0/read_ack
                                                       intercon0/wbm_strobe<0>1
    SLICE_X15Y24.A3      net (fanout=8)        0.807   n0057<0>
    SLICE_X15Y24.A       Tilo                  0.259   gpio2/wbs_readdata<15>
                                                       gpio0/_n0059_inv211
    SLICE_X18Y9.CE       net (fanout=4)        1.710   gpio0/_n0059_inv
    SLICE_X18Y9.CLK      Tceck                 0.291   gpio0/output<7>
                                                       gpio0/output_7
    -------------------------------------------------  ---------------------------
    Total                                      7.791ns (1.588ns logic, 6.203ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.146ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gpmc2wishbone/address_12_1 (FF)
  Destination:          gpio0/output_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.643ns (Levels of Logic = 4)
  Clock Path Skew:      0.024ns (0.741 - 0.717)
  Source Clock:         clk_100Mhz rising at 0.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gpmc2wishbone/address_12_1 to gpio0/output_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y45.AMUX    Tshcko                0.518   gpmc2wishbone/address<11>
                                                       gpmc2wishbone/address_12_1
    SLICE_X17Y45.A3      net (fanout=1)        0.981   gpmc2wishbone/address_12_1
    SLICE_X17Y45.A       Tilo                  0.259   gpmc2wishbone/address<11>
                                                       intercon0/cs_vector<0><15>1_SW0
    SLICE_X14Y33.C6      net (fanout=2)        1.085   N8
    SLICE_X14Y33.C       Tilo                  0.235   n0058<2>
                                                       intercon0/cs_vector<0><15>1_1
    SLICE_X17Y26.D5      net (fanout=6)        1.239   intercon0/cs_vector<0><15>12
    SLICE_X17Y26.D       Tilo                  0.259   gpio0/read_ack
                                                       intercon0/wbm_strobe<0>1
    SLICE_X15Y24.A3      net (fanout=8)        0.807   n0057<0>
    SLICE_X15Y24.A       Tilo                  0.259   gpio2/wbs_readdata<15>
                                                       gpio0/_n0059_inv211
    SLICE_X18Y9.CE       net (fanout=4)        1.710   gpio0/_n0059_inv
    SLICE_X18Y9.CLK      Tceck                 0.291   gpio0/output<7>
                                                       gpio0/output_7
    -------------------------------------------------  ---------------------------
    Total                                      7.643ns (1.821ns logic, 5.822ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gpmc2wishbone/address_5 (FF)
  Destination:          gpio0/output_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.420ns (Levels of Logic = 3)
  Clock Path Skew:      -0.039ns (0.741 - 0.780)
  Source Clock:         clk_100Mhz rising at 0.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gpmc2wishbone/address_5 to gpio0/output_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y48.BQ      Tcko                  0.430   gpmc2wishbone/address<7>
                                                       gpmc2wishbone/address_5
    SLICE_X14Y33.C1      net (fanout=5)        2.190   gpmc2wishbone/address<5>
    SLICE_X14Y33.C       Tilo                  0.235   n0058<2>
                                                       intercon0/cs_vector<0><15>1_1
    SLICE_X17Y26.D5      net (fanout=6)        1.239   intercon0/cs_vector<0><15>12
    SLICE_X17Y26.D       Tilo                  0.259   gpio0/read_ack
                                                       intercon0/wbm_strobe<0>1
    SLICE_X15Y24.A3      net (fanout=8)        0.807   n0057<0>
    SLICE_X15Y24.A       Tilo                  0.259   gpio2/wbs_readdata<15>
                                                       gpio0/_n0059_inv211
    SLICE_X18Y9.CE       net (fanout=4)        1.710   gpio0/_n0059_inv
    SLICE_X18Y9.CLK      Tceck                 0.291   gpio0/output<7>
                                                       gpio0/output_7
    -------------------------------------------------  ---------------------------
    Total                                      7.420ns (1.474ns logic, 5.946ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------

Paths for end point gpio0/output_6 (SLICE_X18Y9.CE), 35 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.934ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gpmc2wishbone/writen (FF)
  Destination:          gpio0/output_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.789ns (Levels of Logic = 3)
  Clock Path Skew:      -0.042ns (0.741 - 0.783)
  Source Clock:         clk_100Mhz rising at 0.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gpmc2wishbone/writen to gpio0/output_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y61.AQ      Tcko                  0.525   gpmc2wishbone/writen
                                                       gpmc2wishbone/writen
    SLICE_X16Y28.A2      net (fanout=9)        3.068   gpmc2wishbone/writen
    SLICE_X16Y28.A       Tilo                  0.254   intercon_wrapper_wbm_cycle
                                                       gpmc2wishbone/wbm_strobe1
    SLICE_X17Y26.D3      net (fanout=3)        0.618   intercon_wrapper_wbm_cycle
    SLICE_X17Y26.D       Tilo                  0.259   gpio0/read_ack
                                                       intercon0/wbm_strobe<0>1
    SLICE_X15Y24.A3      net (fanout=8)        0.807   n0057<0>
    SLICE_X15Y24.A       Tilo                  0.259   gpio2/wbs_readdata<15>
                                                       gpio0/_n0059_inv211
    SLICE_X18Y9.CE       net (fanout=4)        1.710   gpio0/_n0059_inv
    SLICE_X18Y9.CLK      Tceck                 0.289   gpio0/output<7>
                                                       gpio0/output_6
    -------------------------------------------------  ---------------------------
    Total                                      7.789ns (1.586ns logic, 6.203ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.148ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gpmc2wishbone/address_12_1 (FF)
  Destination:          gpio0/output_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.641ns (Levels of Logic = 4)
  Clock Path Skew:      0.024ns (0.741 - 0.717)
  Source Clock:         clk_100Mhz rising at 0.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gpmc2wishbone/address_12_1 to gpio0/output_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y45.AMUX    Tshcko                0.518   gpmc2wishbone/address<11>
                                                       gpmc2wishbone/address_12_1
    SLICE_X17Y45.A3      net (fanout=1)        0.981   gpmc2wishbone/address_12_1
    SLICE_X17Y45.A       Tilo                  0.259   gpmc2wishbone/address<11>
                                                       intercon0/cs_vector<0><15>1_SW0
    SLICE_X14Y33.C6      net (fanout=2)        1.085   N8
    SLICE_X14Y33.C       Tilo                  0.235   n0058<2>
                                                       intercon0/cs_vector<0><15>1_1
    SLICE_X17Y26.D5      net (fanout=6)        1.239   intercon0/cs_vector<0><15>12
    SLICE_X17Y26.D       Tilo                  0.259   gpio0/read_ack
                                                       intercon0/wbm_strobe<0>1
    SLICE_X15Y24.A3      net (fanout=8)        0.807   n0057<0>
    SLICE_X15Y24.A       Tilo                  0.259   gpio2/wbs_readdata<15>
                                                       gpio0/_n0059_inv211
    SLICE_X18Y9.CE       net (fanout=4)        1.710   gpio0/_n0059_inv
    SLICE_X18Y9.CLK      Tceck                 0.289   gpio0/output<7>
                                                       gpio0/output_6
    -------------------------------------------------  ---------------------------
    Total                                      7.641ns (1.819ns logic, 5.822ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gpmc2wishbone/address_5 (FF)
  Destination:          gpio0/output_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.418ns (Levels of Logic = 3)
  Clock Path Skew:      -0.039ns (0.741 - 0.780)
  Source Clock:         clk_100Mhz rising at 0.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gpmc2wishbone/address_5 to gpio0/output_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y48.BQ      Tcko                  0.430   gpmc2wishbone/address<7>
                                                       gpmc2wishbone/address_5
    SLICE_X14Y33.C1      net (fanout=5)        2.190   gpmc2wishbone/address<5>
    SLICE_X14Y33.C       Tilo                  0.235   n0058<2>
                                                       intercon0/cs_vector<0><15>1_1
    SLICE_X17Y26.D5      net (fanout=6)        1.239   intercon0/cs_vector<0><15>12
    SLICE_X17Y26.D       Tilo                  0.259   gpio0/read_ack
                                                       intercon0/wbm_strobe<0>1
    SLICE_X15Y24.A3      net (fanout=8)        0.807   n0057<0>
    SLICE_X15Y24.A       Tilo                  0.259   gpio2/wbs_readdata<15>
                                                       gpio0/_n0059_inv211
    SLICE_X18Y9.CE       net (fanout=4)        1.710   gpio0/_n0059_inv
    SLICE_X18Y9.CLK      Tceck                 0.289   gpio0/output<7>
                                                       gpio0/output_6
    -------------------------------------------------  ---------------------------
    Total                                      7.418ns (1.472ns logic, 5.946ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_pll0_clk2x = PERIOD TIMEGRP "pll0_clk2x" TS_PER_CLK50 / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mem_0/ram0/Mram_RAM1 (RAMB16_X1Y22.ADDRA12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.377ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gpmc2wishbone/address_9 (FF)
  Destination:          mem_0/ram0/Mram_RAM1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.381ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.076 - 0.072)
  Source Clock:         clk_100Mhz rising at 10.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gpmc2wishbone/address_9 to mem_0/ram0/Mram_RAM1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y45.BQ      Tcko                  0.198   gpmc2wishbone/address<11>
                                                       gpmc2wishbone/address_9
    RAMB16_X1Y22.ADDRA12 net (fanout=4)        0.249   gpmc2wishbone/address<9>
    RAMB16_X1Y22.CLKA    Trckc_ADDRA (-Th)     0.066   mem_0/ram0/Mram_RAM1
                                                       mem_0/ram0/Mram_RAM1
    -------------------------------------------------  ---------------------------
    Total                                      0.381ns (0.132ns logic, 0.249ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SDRAM_Controller/iob_data_next_15 (SLICE_X3Y48.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SDRAM_Controller/save_data_in_31 (FF)
  Destination:          Inst_SDRAM_Controller/iob_data_next_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.395ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         clk_100Mhz rising at 10.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SDRAM_Controller/save_data_in_31 to Inst_SDRAM_Controller/iob_data_next_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y48.BMUX     Tshcko                0.238   Inst_SDRAM_Controller/save_data_in<30>
                                                       Inst_SDRAM_Controller/save_data_in_31
    SLICE_X3Y48.DX       net (fanout=1)        0.098   Inst_SDRAM_Controller/save_data_in<31>
    SLICE_X3Y48.CLK      Tckdi       (-Th)    -0.059   Inst_SDRAM_Controller/iob_data_next<15>
                                                       Inst_SDRAM_Controller/iob_data_next_15
    -------------------------------------------------  ---------------------------
    Total                                      0.395ns (0.297ns logic, 0.098ns route)
                                                       (75.2% logic, 24.8% route)

--------------------------------------------------------------------------------

Paths for end point reg0/reg_in_d_3_8 (SLICE_X7Y25.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.398ns (requirement - (clock path skew + uncertainty - data path))
  Source:               debug_long_register_120 (FF)
  Destination:          reg0/reg_in_d_3_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.400ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.033 - 0.031)
  Source Clock:         clk_100Mhz rising at 10.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: debug_long_register_120 to reg0/reg_in_d_3_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y25.AQ       Tcko                  0.200   debug_long_register<123>
                                                       debug_long_register_120
    SLICE_X7Y25.AX       net (fanout=1)        0.141   debug_long_register<120>
    SLICE_X7Y25.CLK      Tckdi       (-Th)    -0.059   reg0/reg_in_d_3<11>
                                                       reg0/reg_in_d_3_8
    -------------------------------------------------  ---------------------------
    Total                                      0.400ns (0.259ns logic, 0.141ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_pll0_clk2x = PERIOD TIMEGRP "pll0_clk2x" TS_PER_CLK50 / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mem_0/ram0/Mram_RAM1/CLKA
  Logical resource: mem_0/ram0/Mram_RAM1/CLKA
  Location pin: RAMB16_X1Y22.CLKA
  Clock network: clk_100Mhz
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: mem_0/ram0/Mram_RAM1/CLKB
  Logical resource: mem_0/ram0/Mram_RAM1/CLKB
  Location pin: RAMB16_X1Y22.CLKB
  Clock network: clk_100Mhz
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mem_0/ram0/Mram_RAM2/CLKA
  Logical resource: mem_0/ram0/Mram_RAM2/CLKA
  Location pin: RAMB16_X1Y20.CLKA
  Clock network: clk_100Mhz
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_PER_CLK50
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_PER_CLK50                   |     20.000ns|      8.000ns|     16.182ns|            0|            0|            0|        16468|
| TS_pll0_clk2x                 |     10.000ns|      8.091ns|          N/A|            0|            0|        16468|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock GPMC_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
GPMC_CLK       |         |         |         |    2.687|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock OSC_FPGA
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
OSC_FPGA       |    8.091|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 16604 paths, 0 nets, and 3961 connections

Design statistics:
   Minimum period:   8.091ns{1}   (Maximum frequency: 123.594MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jan 14 23:01:16 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 408 MB



