Protel Design System Design Rule Check
PCB File : D:\Altium\Basic_Course\Dong_ho_thoi_gian_thuc\Thoi_gian_thuc.PcbDoc
Date     : 4/10/2022
Time     : 3:08:50 AM

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=5mil) (Max=10mil) (Preferred=8mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U1-24(3405.016mil,2201.528mil) on Top Layer And Pad U1-25(3436.512mil,2201.528mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U1-27(3499.504mil,2201.528mil) on Top Layer And Pad U1-28(3531mil,2201.528mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U1-29(3562.496mil,2201.528mil) on Top Layer And Pad U1-30(3593.992mil,2201.528mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.885mil < 10mil) Between Pad U1-29(3562.496mil,2201.528mil) on Top Layer And Via (3562mil,2258mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.885mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U1-30(3593.992mil,2201.528mil) on Top Layer And Pad U1-31(3625.488mil,2201.528mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U1-32(3656.984mil,2201.528mil) on Top Layer And Pad U1-33(3688.48mil,2201.528mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U1-35(3766.472mil,2311.016mil) on Top Layer And Pad U1-36(3766.472mil,2342.512mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U1-36(3766.472mil,2342.512mil) on Top Layer And Pad U1-37(3766.472mil,2374.008mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad U1-36(3766.472mil,2342.512mil) on Top Layer And Via (3716.237mil,2347.403mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U1-38(3766.472mil,2405.504mil) on Top Layer And Pad U1-39(3766.472mil,2437mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U1-39(3766.472mil,2437mil) on Top Layer And Pad U1-40(3766.472mil,2468.496mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U1-41(3766.472mil,2499.992mil) on Top Layer And Pad U1-42(3766.472mil,2531.488mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U1-42(3766.472mil,2531.488mil) on Top Layer And Pad U1-43(3766.472mil,2562.984mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
Rule Violations :13

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (3.607mil < 10mil) Between Arc (2059mil,2666mil) on Top Overlay And Pad C1-1(2009mil,2666mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.607mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.111mil < 10mil) Between Arc (2059mil,2666mil) on Top Overlay And Pad C1-2(2109mil,2666mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.112mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2510mil,1341mil) on Top Overlay And Pad LM1-0(2510mil,1341mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.607mil < 10mil) Between Arc (2643mil,1839mil) on Top Overlay And Pad C9-1(2693mil,1839mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.607mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.112mil < 10mil) Between Arc (2643mil,1839mil) on Top Overlay And Pad C9-2(2593mil,1839mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.112mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3060mil,1579mil) on Top Overlay And Pad LED4-2(3060mil,1629mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3240mil,1577mil) on Top Overlay And Pad LED2-2(3240mil,1627mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3501mil,1582mil) on Top Overlay And Pad LED1-1(3501mil,1532mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3501mil,1582mil) on Top Overlay And Pad LED1-2(3501mil,1632mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3678mil,1583mil) on Top Overlay And Pad LED3-1(3678mil,1533mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3678mil,1583mil) on Top Overlay And Pad LED3-2(3678mil,1633mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.775mil < 10mil) Between Arc (3715.961mil,2685.937mil) on Top Overlay And Pad U1-1(3688.48mil,2672.472mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.775mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (4873.512mil,1512.968mil) on Top Overlay And Pad BT1-1(4540.835mil,1511mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (4875.481mil,1526.747mil) on Top Overlay And Pad BT1-2(5218mil,1511mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (4877.449mil,1509.031mil) on Top Overlay And Pad BT1-1(4540.835mil,1511mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (4883.355mil,1507.062mil) on Top Overlay And Pad BT1-2(5218mil,1511mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.656mil < 10mil) Between Pad  -1(5820.795mil,1846mil) on Top Layer And Track (5794mil,1773mil)(5794mil,1818mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.656mil < 10mil) Between Pad  -1(5820.795mil,1846mil) on Top Layer And Track (5794mil,1874mil)(5794mil,1919mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.656mil < 10mil) Between Pad  -2(5545.205mil,1846mil) on Top Layer And Track (5572mil,1773mil)(5572mil,1818mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.656mil < 10mil) Between Pad  -2(5545.205mil,1846mil) on Top Layer And Track (5572mil,1874mil)(5572mil,1919mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad BT1-1(4540.835mil,1511mil) on Top Layer And Track (4580.205mil,1219.662mil)(4580.205mil,1806.275mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C11-1(2501.386mil,1781mil) on Top Layer And Text "C10" (2388mil,1751mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C11-2(2424.614mil,1781mil) on Top Layer And Text "C10" (2388mil,1751mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C3-2(2255mil,2603.614mil) on Top Layer And Text "C2" (2216mil,2569mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C7-1(3836.614mil,1356mil) on Top Layer And Text "C6" (3800mil,1334mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D1-2(2108mil,1294mil) on Multi-Layer And Track (2108mil,1330mil)(2108mil,1365mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D2-A(5618.134mil,3228mil) on Top Layer And Track (5631.913mil,3194.535mil)(5631.913mil,3200.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D2-A(5618.134mil,3228mil) on Top Layer And Track (5631.913mil,3255.559mil)(5631.913mil,3261.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad DS1_SS1-6(1877mil,4795.63mil) on Multi-Layer And Text "R2_SS1" (2042mil,4738mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad DS1_SS3-6(4563mil,4794.63mil) on Multi-Layer And Text "R2_SS3" (4735mil,4737mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad DS1_SS4-6(5917.006mil,4798.506mil) on Multi-Layer And Text "R2_SS4" (6089.833mil,4740mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad DS1_SS6-10(3351mil,3851.63mil) on Multi-Layer And Text "Q1_SS6" (3523.71mil,3794.249mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad DS1_SS6-6(3751mil,3851.63mil) on Multi-Layer And Text "R2_SS6" (3927mil,3824mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad DS1_SS6-9(3451mil,3851.63mil) on Multi-Layer And Text "Q1_SS6" (3523.71mil,3794.249mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad DS1_SS7-6(5114.794mil,3849.907mil) on Multi-Layer And Text "R2_SS7" (5291mil,3822mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad DS1_SS7-9(4814.794mil,3849.907mil) on Multi-Layer And Text "Q1_SS7" (4887.503mil,3792.526mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad JDC-1(1942mil,1473mil) on Multi-Layer And Track (1937mil,1293mil)(1937mil,1623mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad JDC-3(1842mil,1273mil) on Multi-Layer And Track (1392mil,1293mil)(1937mil,1293mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED1-1(3501mil,1532mil) on Multi-Layer And Text "R12" (3428mil,1508mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED1-1(3501mil,1532mil) on Multi-Layer And Track (3451mil,1562mil)(3551mil,1562mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED1-2(3501mil,1632mil) on Multi-Layer And Track (3451mil,1562mil)(3501mil,1602mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED1-2(3501mil,1632mil) on Multi-Layer And Track (3451mil,1602mil)(3501mil,1602mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED1-2(3501mil,1632mil) on Multi-Layer And Track (3501mil,1602mil)(3551mil,1562mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED1-2(3501mil,1632mil) on Multi-Layer And Track (3501mil,1602mil)(3551mil,1602mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED2-2(3240mil,1627mil) on Multi-Layer And Track (3190mil,1557mil)(3240mil,1597mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED2-2(3240mil,1627mil) on Multi-Layer And Track (3190mil,1597mil)(3240mil,1597mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED2-2(3240mil,1627mil) on Multi-Layer And Track (3240mil,1597mil)(3290mil,1557mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED2-2(3240mil,1627mil) on Multi-Layer And Track (3240mil,1597mil)(3290mil,1597mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED3-1(3678mil,1533mil) on Multi-Layer And Text "R18" (3604mil,1508mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED3-1(3678mil,1533mil) on Multi-Layer And Track (3628mil,1563mil)(3728mil,1563mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED3-2(3678mil,1633mil) on Multi-Layer And Track (3628mil,1563mil)(3678mil,1603mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED3-2(3678mil,1633mil) on Multi-Layer And Track (3628mil,1603mil)(3678mil,1603mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED3-2(3678mil,1633mil) on Multi-Layer And Track (3678mil,1603mil)(3728mil,1563mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED3-2(3678mil,1633mil) on Multi-Layer And Track (3678mil,1603mil)(3728mil,1603mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED4-2(3060mil,1629mil) on Multi-Layer And Track (3010mil,1559mil)(3060mil,1599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED4-2(3060mil,1629mil) on Multi-Layer And Track (3010mil,1599mil)(3060mil,1599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED4-2(3060mil,1629mil) on Multi-Layer And Track (3060mil,1599mil)(3110mil,1559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED4-2(3060mil,1629mil) on Multi-Layer And Track (3060mil,1599mil)(3110mil,1599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED5-2(2246mil,1792mil) on Top Layer And Track (2211mil,1702mil)(2211mil,1792mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED5-2(2246mil,1792mil) on Top Layer And Track (2211mil,1792mil)(2216mil,1792mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED5-2(2246mil,1792mil) on Top Layer And Track (2276mil,1792mil)(2281mil,1792mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED5-2(2246mil,1792mil) on Top Layer And Track (2281mil,1702mil)(2281mil,1792mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LM1-0(2510mil,1341mil) on Multi-Layer And Track (2460mil,1281mil)(2476.409mil,1297.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.378mil < 10mil) Between Pad LM1-0(2510mil,1341mil) on Multi-Layer And Track (2544mil,1297mil)(2560mil,1281mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q1_SS1-2(1559.213mil,4613mil) on Bottom Layer And Text "R1_SS1" (1649mil,4576mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q1_SS1-3(1460.787mil,4575.598mil) on Bottom Layer And Text "R1_SS1" (1649mil,4576mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q1_SS2-2(2889.213mil,4613mil) on Bottom Layer And Text "R1_SS2" (2986mil,4576mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q1_SS2-3(2790.787mil,4575.598mil) on Bottom Layer And Text "R1_SS2" (2986mil,4576mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q1_SS3-2(4244.219mil,4612.876mil) on Bottom Layer And Text "R1_SS3" (4341mil,4575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q1_SS4-2(5599.219mil,4615.876mil) on Bottom Layer And Text "R1_SS4" (5695.833mil,4578mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q1_SS4-3(5500.794mil,4578.474mil) on Bottom Layer And Text "R1_SS4" (5695.833mil,4578mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.212mil < 10mil) Between Pad Q1_SS5-2(2107.213mil,3653mil) on Bottom Layer And Text "R1_SS5" (2211mil,3594mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.212mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.336mil < 10mil) Between Pad Q1_SS6-2(3446.206mil,3705.125mil) on Bottom Layer And Text "R1_SS6" (3553mil,3647mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.336mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q1_SS6-3(3347.781mil,3667.723mil) on Bottom Layer And Text "R1_SS6" (3553mil,3647mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.614mil < 10mil) Between Pad Q1_SS7-2(4810mil,3703.402mil) on Bottom Layer And Text "R1_SS7" (4916mil,3645mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.614mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q1_SS7-3(4711.575mil,3666.001mil) on Bottom Layer And Text "R1_SS7" (4916mil,3645mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1_BB1-1(5644mil,1226mil) on Top Layer And Track (5626.126mil,1221mil)(5641.126mil,1221mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1_BB1-1(5644mil,1226mil) on Top Layer And Track (5626.126mil,1231mil)(5646.126mil,1231mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1_BB1-1(5644mil,1226mil) on Top Layer And Track (5641.126mil,1221mil)(5646.126mil,1221mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1_BB1-1(5644mil,1226mil) on Top Layer And Track (5646.126mil,1221mil)(5646.126mil,1231mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1_BB1-2(5628.252mil,1226mil) on Top Layer And Track (5626.126mil,1221mil)(5626.126mil,1231mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1_BB1-2(5628.252mil,1226mil) on Top Layer And Track (5626.126mil,1221mil)(5641.126mil,1221mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1_BB1-2(5628.252mil,1226mil) on Top Layer And Track (5626.126mil,1231mil)(5646.126mil,1231mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Pad R1_BB1-2(5628.252mil,1226mil) on Top Layer And Track (5641.126mil,1221mil)(5646.126mil,1221mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1_BB2-1(5642mil,1488mil) on Top Layer And Track (5624.126mil,1483mil)(5639.126mil,1483mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1_BB2-1(5642mil,1488mil) on Top Layer And Track (5624.126mil,1493mil)(5644.126mil,1493mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1_BB2-1(5642mil,1488mil) on Top Layer And Track (5639.126mil,1483mil)(5644.126mil,1483mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1_BB2-1(5642mil,1488mil) on Top Layer And Track (5644.126mil,1483mil)(5644.126mil,1493mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1_BB2-2(5626.252mil,1488mil) on Top Layer And Track (5624.126mil,1483mil)(5624.126mil,1493mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1_BB2-2(5626.252mil,1488mil) on Top Layer And Track (5624.126mil,1483mil)(5639.126mil,1483mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1_BB2-2(5626.252mil,1488mil) on Top Layer And Track (5624.126mil,1493mil)(5644.126mil,1493mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Pad R1_BB2-2(5626.252mil,1488mil) on Top Layer And Track (5639.126mil,1483mil)(5644.126mil,1483mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.079mil < 10mil) Between Pad R1_BB3-1(5593mil,1757mil) on Top Layer And Track (5572mil,1773mil)(5794mil,1773mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.079mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1_BB3-1(5593mil,1757mil) on Top Layer And Track (5575.126mil,1752mil)(5590.126mil,1752mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1_BB3-1(5593mil,1757mil) on Top Layer And Track (5575.126mil,1762mil)(5595.126mil,1762mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1_BB3-1(5593mil,1757mil) on Top Layer And Track (5590.126mil,1752mil)(5595.126mil,1752mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1_BB3-1(5593mil,1757mil) on Top Layer And Track (5595.126mil,1752mil)(5595.126mil,1762mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R1_BB3-2(5577.252mil,1757mil) on Top Layer And Track (5572mil,1773mil)(5572mil,1818mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.079mil < 10mil) Between Pad R1_BB3-2(5577.252mil,1757mil) on Top Layer And Track (5572mil,1773mil)(5794mil,1773mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.079mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1_BB3-2(5577.252mil,1757mil) on Top Layer And Track (5575.126mil,1752mil)(5575.126mil,1762mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1_BB3-2(5577.252mil,1757mil) on Top Layer And Track (5575.126mil,1752mil)(5590.126mil,1752mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1_BB3-2(5577.252mil,1757mil) on Top Layer And Track (5575.126mil,1762mil)(5595.126mil,1762mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Pad R1_BB3-2(5577.252mil,1757mil) on Top Layer And Track (5590.126mil,1752mil)(5595.126mil,1752mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1_BB4-1(5631.748mil,2026mil) on Top Layer And Track (5613.874mil,2021mil)(5628.874mil,2021mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1_BB4-1(5631.748mil,2026mil) on Top Layer And Track (5613.874mil,2031mil)(5633.874mil,2031mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1_BB4-1(5631.748mil,2026mil) on Top Layer And Track (5628.874mil,2021mil)(5633.874mil,2021mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1_BB4-1(5631.748mil,2026mil) on Top Layer And Track (5633.874mil,2021mil)(5633.874mil,2031mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1_BB5-1(5628mil,2291mil) on Top Layer And Track (5610.126mil,2286mil)(5625.126mil,2286mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1_BB5-1(5628mil,2291mil) on Top Layer And Track (5610.126mil,2296mil)(5630.126mil,2296mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1_BB5-1(5628mil,2291mil) on Top Layer And Track (5625.126mil,2286mil)(5630.126mil,2286mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1_BB5-1(5628mil,2291mil) on Top Layer And Track (5630.126mil,2286mil)(5630.126mil,2296mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1_BB5-2(5612.252mil,2291mil) on Top Layer And Track (5610.126mil,2286mil)(5610.126mil,2296mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1_BB5-2(5612.252mil,2291mil) on Top Layer And Track (5610.126mil,2286mil)(5625.126mil,2286mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1_BB5-2(5612.252mil,2291mil) on Top Layer And Track (5610.126mil,2296mil)(5630.126mil,2296mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Pad R1_BB5-2(5612.252mil,2291mil) on Top Layer And Track (5625.126mil,2286mil)(5630.126mil,2286mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1_SS1-2(1470mil,4536mil) on Bottom Layer And Track (1467.874mil,4531mil)(1467.874mil,4541mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1_SS1-2(1470mil,4536mil) on Bottom Layer And Track (1467.874mil,4531mil)(1487.874mil,4531mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1_SS1-2(1470mil,4536mil) on Bottom Layer And Track (1467.874mil,4541mil)(1482.874mil,4541mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Pad R1_SS1-2(1470mil,4536mil) on Bottom Layer And Track (1482.874mil,4541mil)(1487.874mil,4541mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1_SS3-1(4170.754mil,4535.876mil) on Bottom Layer And Track (4152.88mil,4530.876mil)(4172.88mil,4530.876mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1_SS3-1(4170.754mil,4535.876mil) on Bottom Layer And Track (4152.88mil,4540.876mil)(4167.88mil,4540.876mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1_SS3-1(4170.754mil,4535.876mil) on Bottom Layer And Track (4167.88mil,4540.876mil)(4172.88mil,4540.876mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1_SS3-1(4170.754mil,4535.876mil) on Bottom Layer And Track (4172.88mil,4530.876mil)(4172.88mil,4540.876mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1_SS3-2(4155.006mil,4535.876mil) on Bottom Layer And Track (4152.88mil,4530.876mil)(4152.88mil,4540.876mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1_SS3-2(4155.006mil,4535.876mil) on Bottom Layer And Track (4152.88mil,4530.876mil)(4172.88mil,4530.876mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1_SS3-2(4155.006mil,4535.876mil) on Bottom Layer And Track (4152.88mil,4540.876mil)(4167.88mil,4540.876mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Pad R1_SS3-2(4155.006mil,4535.876mil) on Bottom Layer And Track (4167.88mil,4540.876mil)(4172.88mil,4540.876mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1_SS4-1(5525.754mil,4538.876mil) on Bottom Layer And Track (5507.88mil,4533.876mil)(5527.88mil,4533.876mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1_SS4-1(5525.754mil,4538.876mil) on Bottom Layer And Track (5507.88mil,4543.876mil)(5522.88mil,4543.876mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1_SS4-1(5525.754mil,4538.876mil) on Bottom Layer And Track (5522.88mil,4543.876mil)(5527.88mil,4543.876mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1_SS4-1(5525.754mil,4538.876mil) on Bottom Layer And Track (5527.88mil,4533.876mil)(5527.88mil,4543.876mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1_SS4-2(5510.006mil,4538.876mil) on Bottom Layer And Track (5507.88mil,4533.876mil)(5507.88mil,4543.876mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1_SS4-2(5510.006mil,4538.876mil) on Bottom Layer And Track (5507.88mil,4533.876mil)(5527.88mil,4533.876mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1_SS4-2(5510.006mil,4538.876mil) on Bottom Layer And Track (5507.88mil,4543.876mil)(5522.88mil,4543.876mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Pad R1_SS4-2(5510.006mil,4538.876mil) on Bottom Layer And Track (5522.88mil,4543.876mil)(5527.88mil,4543.876mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1_SS5-1(2039.994mil,3554.494mil) on Bottom Layer And Track (2022.12mil,3549.494mil)(2042.12mil,3549.494mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1_SS5-1(2039.994mil,3554.494mil) on Bottom Layer And Track (2022.12mil,3559.494mil)(2037.12mil,3559.494mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1_SS5-1(2039.994mil,3554.494mil) on Bottom Layer And Track (2037.12mil,3559.494mil)(2042.12mil,3559.494mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1_SS5-1(2039.994mil,3554.494mil) on Bottom Layer And Track (2042.12mil,3549.494mil)(2042.12mil,3559.494mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1_SS5-2(2024.246mil,3554.494mil) on Bottom Layer And Track (2022.12mil,3549.494mil)(2022.12mil,3559.494mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1_SS5-2(2024.246mil,3554.494mil) on Bottom Layer And Track (2022.12mil,3549.494mil)(2042.12mil,3549.494mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1_SS5-2(2024.246mil,3554.494mil) on Bottom Layer And Track (2022.12mil,3559.494mil)(2037.12mil,3559.494mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Pad R1_SS5-2(2024.246mil,3554.494mil) on Bottom Layer And Track (2037.12mil,3559.494mil)(2042.12mil,3559.494mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1_SS6-1(3381.994mil,3607.124mil) on Bottom Layer And Track (3364.12mil,3602.124mil)(3384.12mil,3602.124mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1_SS6-1(3381.994mil,3607.124mil) on Bottom Layer And Track (3364.12mil,3612.124mil)(3379.12mil,3612.124mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1_SS6-1(3381.994mil,3607.124mil) on Bottom Layer And Track (3379.12mil,3612.124mil)(3384.12mil,3612.124mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1_SS6-1(3381.994mil,3607.124mil) on Bottom Layer And Track (3384.12mil,3602.124mil)(3384.12mil,3612.124mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1_SS6-2(3366.246mil,3607.124mil) on Bottom Layer And Track (3364.12mil,3602.124mil)(3364.12mil,3612.124mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1_SS6-2(3366.246mil,3607.124mil) on Bottom Layer And Track (3364.12mil,3602.124mil)(3384.12mil,3602.124mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1_SS6-2(3366.246mil,3607.124mil) on Bottom Layer And Track (3364.12mil,3612.124mil)(3379.12mil,3612.124mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Pad R1_SS6-2(3366.246mil,3607.124mil) on Bottom Layer And Track (3379.12mil,3612.124mil)(3384.12mil,3612.124mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1_SS7-1(4745.787mil,3605.402mil) on Bottom Layer And Track (4727.913mil,3600.402mil)(4747.913mil,3600.402mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1_SS7-1(4745.787mil,3605.402mil) on Bottom Layer And Track (4727.913mil,3610.402mil)(4742.913mil,3610.402mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1_SS7-1(4745.787mil,3605.402mil) on Bottom Layer And Track (4742.913mil,3610.402mil)(4747.913mil,3610.402mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1_SS7-1(4745.787mil,3605.402mil) on Bottom Layer And Track (4747.913mil,3600.402mil)(4747.913mil,3610.402mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1_SS7-2(4730.039mil,3605.402mil) on Bottom Layer And Track (4727.913mil,3600.402mil)(4727.913mil,3610.402mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1_SS7-2(4730.039mil,3605.402mil) on Bottom Layer And Track (4727.913mil,3600.402mil)(4747.913mil,3600.402mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1_SS7-2(4730.039mil,3605.402mil) on Bottom Layer And Track (4727.913mil,3610.402mil)(4742.913mil,3610.402mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Pad R1_SS7-2(4730.039mil,3605.402mil) on Bottom Layer And Track (4742.913mil,3610.402mil)(4747.913mil,3610.402mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R12-1(3546mil,1451mil) on Top Layer And Track (3430.998mil,1418mil)(3570.998mil,1418mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R12-1(3546mil,1451mil) on Top Layer And Track (3430.998mil,1485mil)(3570.998mil,1485mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R12-1(3546mil,1451mil) on Top Layer And Track (3484mil,1426mil)(3518mil,1426mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R12-1(3546mil,1451mil) on Top Layer And Track (3484mil,1476mil)(3518mil,1476mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R12-1(3546mil,1451mil) on Top Layer And Track (3570.998mil,1418mil)(3570.998mil,1485mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R12-2(3456mil,1451mil) on Top Layer And Track (3430.998mil,1418mil)(3430.998mil,1485mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R12-2(3456mil,1451mil) on Top Layer And Track (3430.998mil,1418mil)(3570.998mil,1418mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R12-2(3456mil,1451mil) on Top Layer And Track (3430.998mil,1485mil)(3570.998mil,1485mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R12-2(3456mil,1451mil) on Top Layer And Track (3484mil,1426mil)(3518mil,1426mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R12-2(3456mil,1451mil) on Top Layer And Track (3484mil,1476mil)(3518mil,1476mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R13-1(3191mil,1449mil) on Top Layer And Track (3166.002mil,1415mil)(3166.002mil,1482mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R13-1(3191mil,1449mil) on Top Layer And Track (3166.002mil,1415mil)(3306.002mil,1415mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R13-1(3191mil,1449mil) on Top Layer And Track (3166.002mil,1482mil)(3306.002mil,1482mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R13-1(3191mil,1449mil) on Top Layer And Track (3219mil,1424mil)(3253mil,1424mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R13-1(3191mil,1449mil) on Top Layer And Track (3219mil,1474mil)(3253mil,1474mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R13-2(3281mil,1449mil) on Top Layer And Track (3166.002mil,1415mil)(3306.002mil,1415mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R13-2(3281mil,1449mil) on Top Layer And Track (3166.002mil,1482mil)(3306.002mil,1482mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R13-2(3281mil,1449mil) on Top Layer And Track (3219mil,1424mil)(3253mil,1424mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R13-2(3281mil,1449mil) on Top Layer And Track (3219mil,1474mil)(3253mil,1474mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R13-2(3281mil,1449mil) on Top Layer And Track (3306.002mil,1415mil)(3306.002mil,1482mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R18-1(3721.002mil,1451mil) on Top Layer And Track (3606mil,1418mil)(3746mil,1418mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R18-1(3721.002mil,1451mil) on Top Layer And Track (3606mil,1485mil)(3746mil,1485mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R18-1(3721.002mil,1451mil) on Top Layer And Track (3659.002mil,1426mil)(3693.002mil,1426mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R18-1(3721.002mil,1451mil) on Top Layer And Track (3659.002mil,1476mil)(3693.002mil,1476mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R18-1(3721.002mil,1451mil) on Top Layer And Track (3746mil,1418mil)(3746mil,1485mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R18-2(3631.002mil,1451mil) on Top Layer And Track (3606mil,1418mil)(3606mil,1485mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R18-2(3631.002mil,1451mil) on Top Layer And Track (3606mil,1418mil)(3746mil,1418mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R18-2(3631.002mil,1451mil) on Top Layer And Track (3606mil,1485mil)(3746mil,1485mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R18-2(3631.002mil,1451mil) on Top Layer And Track (3659.002mil,1426mil)(3693.002mil,1426mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R18-2(3631.002mil,1451mil) on Top Layer And Track (3659.002mil,1476mil)(3693.002mil,1476mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R19-1(3812mil,1530.998mil) on Top Layer And Track (3779mil,1506mil)(3779mil,1646mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R19-1(3812mil,1530.998mil) on Top Layer And Track (3779mil,1506mil)(3846mil,1506mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R19-1(3812mil,1530.998mil) on Top Layer And Track (3787mil,1558.998mil)(3787mil,1592.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R19-1(3812mil,1530.998mil) on Top Layer And Track (3837mil,1558.998mil)(3837mil,1592.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R19-1(3812mil,1530.998mil) on Top Layer And Track (3846mil,1506mil)(3846mil,1646mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R19-2(3812mil,1620.998mil) on Top Layer And Track (3779mil,1506mil)(3779mil,1646mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R19-2(3812mil,1620.998mil) on Top Layer And Track (3779mil,1646mil)(3846mil,1646mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R19-2(3812mil,1620.998mil) on Top Layer And Track (3787mil,1558.998mil)(3787mil,1592.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R19-2(3812mil,1620.998mil) on Top Layer And Track (3837mil,1558.998mil)(3837mil,1592.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R19-2(3812mil,1620.998mil) on Top Layer And Track (3846mil,1506mil)(3846mil,1646mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2_SS1-1(1879mil,4698mil) on Bottom Layer And Track (1861.126mil,4693mil)(1881.126mil,4693mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2_SS1-1(1879mil,4698mil) on Bottom Layer And Track (1861.126mil,4703mil)(1876.126mil,4703mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2_SS1-1(1879mil,4698mil) on Bottom Layer And Track (1876.126mil,4703mil)(1881.126mil,4703mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2_SS1-1(1879mil,4698mil) on Bottom Layer And Track (1881.126mil,4693mil)(1881.126mil,4703mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2_SS1-2(1863.252mil,4698mil) on Bottom Layer And Track (1861.126mil,4693mil)(1861.126mil,4703mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2_SS1-2(1863.252mil,4698mil) on Bottom Layer And Track (1861.126mil,4693mil)(1881.126mil,4693mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2_SS1-2(1863.252mil,4698mil) on Bottom Layer And Track (1861.126mil,4703mil)(1876.126mil,4703mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Pad R2_SS1-2(1863.252mil,4698mil) on Bottom Layer And Track (1876.126mil,4703mil)(1881.126mil,4703mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2_SS2-2(3193.252mil,4698mil) on Bottom Layer And Track (3191.126mil,4693mil)(3191.126mil,4703mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2_SS2-2(3193.252mil,4698mil) on Bottom Layer And Track (3191.126mil,4693mil)(3211.126mil,4693mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2_SS2-2(3193.252mil,4698mil) on Bottom Layer And Track (3191.126mil,4703mil)(3206.126mil,4703mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Pad R2_SS2-2(3193.252mil,4698mil) on Bottom Layer And Track (3206.126mil,4703mil)(3211.126mil,4703mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2_SS3-1(4564.006mil,4697.876mil) on Bottom Layer And Track (4546.132mil,4692.876mil)(4566.132mil,4692.876mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2_SS3-1(4564.006mil,4697.876mil) on Bottom Layer And Track (4546.132mil,4702.876mil)(4561.132mil,4702.876mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2_SS3-1(4564.006mil,4697.876mil) on Bottom Layer And Track (4561.132mil,4702.876mil)(4566.132mil,4702.876mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2_SS3-1(4564.006mil,4697.876mil) on Bottom Layer And Track (4566.132mil,4692.876mil)(4566.132mil,4702.876mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2_SS3-2(4548.258mil,4697.876mil) on Bottom Layer And Track (4546.132mil,4692.876mil)(4546.132mil,4702.876mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2_SS3-2(4548.258mil,4697.876mil) on Bottom Layer And Track (4546.132mil,4692.876mil)(4566.132mil,4692.876mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2_SS3-2(4548.258mil,4697.876mil) on Bottom Layer And Track (4546.132mil,4702.876mil)(4561.132mil,4702.876mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Pad R2_SS3-2(4548.258mil,4697.876mil) on Bottom Layer And Track (4561.132mil,4702.876mil)(4566.132mil,4702.876mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2_SS4-1(5919.006mil,4700.876mil) on Bottom Layer And Track (5901.132mil,4695.876mil)(5921.132mil,4695.876mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2_SS4-1(5919.006mil,4700.876mil) on Bottom Layer And Track (5901.132mil,4705.876mil)(5916.132mil,4705.876mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2_SS4-1(5919.006mil,4700.876mil) on Bottom Layer And Track (5916.132mil,4705.876mil)(5921.132mil,4705.876mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2_SS4-1(5919.006mil,4700.876mil) on Bottom Layer And Track (5921.132mil,4695.876mil)(5921.132mil,4705.876mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2_SS4-2(5903.258mil,4700.876mil) on Bottom Layer And Track (5901.132mil,4695.876mil)(5901.132mil,4705.876mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2_SS4-2(5903.258mil,4700.876mil) on Bottom Layer And Track (5901.132mil,4695.876mil)(5921.132mil,4695.876mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2_SS4-2(5903.258mil,4700.876mil) on Bottom Layer And Track (5901.132mil,4705.876mil)(5916.132mil,4705.876mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Pad R2_SS4-2(5903.258mil,4700.876mil) on Bottom Layer And Track (5916.132mil,4705.876mil)(5921.132mil,4705.876mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2_SS5-1(2414.742mil,3731.494mil) on Bottom Layer And Track (2396.868mil,3726.494mil)(2416.868mil,3726.494mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2_SS5-1(2414.742mil,3731.494mil) on Bottom Layer And Track (2396.868mil,3736.494mil)(2411.868mil,3736.494mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2_SS5-1(2414.742mil,3731.494mil) on Bottom Layer And Track (2411.868mil,3736.494mil)(2416.868mil,3736.494mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2_SS5-1(2414.742mil,3731.494mil) on Bottom Layer And Track (2416.868mil,3726.494mil)(2416.868mil,3736.494mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2_SS5-2(2398.994mil,3731.494mil) on Bottom Layer And Track (2396.868mil,3726.494mil)(2396.868mil,3736.494mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2_SS5-2(2398.994mil,3731.494mil) on Bottom Layer And Track (2396.868mil,3726.494mil)(2416.868mil,3726.494mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2_SS5-2(2398.994mil,3731.494mil) on Bottom Layer And Track (2396.868mil,3736.494mil)(2411.868mil,3736.494mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Pad R2_SS5-2(2398.994mil,3731.494mil) on Bottom Layer And Track (2411.868mil,3736.494mil)(2416.868mil,3736.494mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2_SS6-1(3756.742mil,3784.124mil) on Bottom Layer And Track (3738.868mil,3779.124mil)(3758.868mil,3779.124mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2_SS6-1(3756.742mil,3784.124mil) on Bottom Layer And Track (3738.868mil,3789.124mil)(3753.868mil,3789.124mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2_SS6-1(3756.742mil,3784.124mil) on Bottom Layer And Track (3753.868mil,3789.124mil)(3758.868mil,3789.124mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2_SS6-1(3756.742mil,3784.124mil) on Bottom Layer And Track (3758.868mil,3779.124mil)(3758.868mil,3789.124mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2_SS6-2(3740.994mil,3784.124mil) on Bottom Layer And Track (3738.868mil,3779.124mil)(3738.868mil,3789.124mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2_SS6-2(3740.994mil,3784.124mil) on Bottom Layer And Track (3738.868mil,3779.124mil)(3758.868mil,3779.124mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2_SS6-2(3740.994mil,3784.124mil) on Bottom Layer And Track (3738.868mil,3789.124mil)(3753.868mil,3789.124mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Pad R2_SS6-2(3740.994mil,3784.124mil) on Bottom Layer And Track (3753.868mil,3789.124mil)(3758.868mil,3789.124mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2_SS7-1(5120.535mil,3782.402mil) on Bottom Layer And Track (5102.661mil,3777.402mil)(5122.661mil,3777.402mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2_SS7-1(5120.535mil,3782.402mil) on Bottom Layer And Track (5102.661mil,3787.402mil)(5117.661mil,3787.402mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2_SS7-1(5120.535mil,3782.402mil) on Bottom Layer And Track (5117.661mil,3787.402mil)(5122.661mil,3787.402mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2_SS7-1(5120.535mil,3782.402mil) on Bottom Layer And Track (5122.661mil,3777.402mil)(5122.661mil,3787.402mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2_SS7-2(5104.787mil,3782.402mil) on Bottom Layer And Track (5102.661mil,3777.402mil)(5102.661mil,3787.402mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2_SS7-2(5104.787mil,3782.402mil) on Bottom Layer And Track (5102.661mil,3777.402mil)(5122.661mil,3777.402mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2_SS7-2(5104.787mil,3782.402mil) on Bottom Layer And Track (5102.661mil,3787.402mil)(5117.661mil,3787.402mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Pad R2_SS7-2(5104.787mil,3782.402mil) on Bottom Layer And Track (5117.661mil,3787.402mil)(5122.661mil,3787.402mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R20-1(4228.998mil,1564mil) on Top Layer And Track (4204mil,1530mil)(4204mil,1597mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R20-1(4228.998mil,1564mil) on Top Layer And Track (4204mil,1530mil)(4344mil,1530mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R20-1(4228.998mil,1564mil) on Top Layer And Track (4204mil,1597mil)(4344mil,1597mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R20-1(4228.998mil,1564mil) on Top Layer And Track (4256.998mil,1539mil)(4290.998mil,1539mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R20-1(4228.998mil,1564mil) on Top Layer And Track (4256.998mil,1589mil)(4290.998mil,1589mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R20-2(4318.998mil,1564mil) on Top Layer And Track (4204mil,1530mil)(4344mil,1530mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R20-2(4318.998mil,1564mil) on Top Layer And Track (4204mil,1597mil)(4344mil,1597mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R20-2(4318.998mil,1564mil) on Top Layer And Track (4256.998mil,1539mil)(4290.998mil,1539mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R20-2(4318.998mil,1564mil) on Top Layer And Track (4256.998mil,1589mil)(4290.998mil,1589mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R20-2(4318.998mil,1564mil) on Top Layer And Track (4344mil,1530mil)(4344mil,1597mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R21-1(4228.998mil,1663mil) on Top Layer And Text "R20" (4202mil,1620mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R21-1(4228.998mil,1663mil) on Top Layer And Track (4204mil,1629mil)(4204mil,1696mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R21-1(4228.998mil,1663mil) on Top Layer And Track (4204mil,1629mil)(4344mil,1629mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R21-1(4228.998mil,1663mil) on Top Layer And Track (4204mil,1696mil)(4344mil,1696mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R21-1(4228.998mil,1663mil) on Top Layer And Track (4256.998mil,1638mil)(4290.998mil,1638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R21-1(4228.998mil,1663mil) on Top Layer And Track (4256.998mil,1688mil)(4290.998mil,1688mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.627mil < 10mil) Between Pad R21-2(4318.998mil,1663mil) on Top Layer And Text "R20" (4202mil,1620mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.627mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R21-2(4318.998mil,1663mil) on Top Layer And Track (4204mil,1629mil)(4344mil,1629mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R21-2(4318.998mil,1663mil) on Top Layer And Track (4204mil,1696mil)(4344mil,1696mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R21-2(4318.998mil,1663mil) on Top Layer And Track (4256.998mil,1638mil)(4290.998mil,1638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R21-2(4318.998mil,1663mil) on Top Layer And Track (4256.998mil,1688mil)(4290.998mil,1688mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R21-2(4318.998mil,1663mil) on Top Layer And Track (4344mil,1629mil)(4344mil,1696mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R22-1(3369mil,1630mil) on Top Layer And Track (3335mil,1514.998mil)(3335mil,1654.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R22-1(3369mil,1630mil) on Top Layer And Track (3335mil,1654.998mil)(3402mil,1654.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R22-1(3369mil,1630mil) on Top Layer And Track (3344mil,1568mil)(3344mil,1602mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R22-1(3369mil,1630mil) on Top Layer And Track (3394mil,1568mil)(3394mil,1602mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R22-1(3369mil,1630mil) on Top Layer And Track (3402mil,1514.998mil)(3402mil,1654.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R22-2(3369mil,1540mil) on Top Layer And Track (3335mil,1514.998mil)(3335mil,1654.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R22-2(3369mil,1540mil) on Top Layer And Track (3335mil,1514.998mil)(3402mil,1514.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R22-2(3369mil,1540mil) on Top Layer And Track (3344mil,1568mil)(3344mil,1602mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R22-2(3369mil,1540mil) on Top Layer And Track (3394mil,1568mil)(3394mil,1602mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R22-2(3369mil,1540mil) on Top Layer And Track (3402mil,1514.998mil)(3402mil,1654.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R23-1(3112mil,1448mil) on Top Layer And Track (2996.998mil,1415mil)(3136.998mil,1415mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R23-1(3112mil,1448mil) on Top Layer And Track (2996.998mil,1482mil)(3136.998mil,1482mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R23-1(3112mil,1448mil) on Top Layer And Track (3050mil,1423mil)(3084mil,1423mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R23-1(3112mil,1448mil) on Top Layer And Track (3050mil,1473mil)(3084mil,1473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R23-1(3112mil,1448mil) on Top Layer And Track (3136.998mil,1415mil)(3136.998mil,1482mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R23-2(3022mil,1448mil) on Top Layer And Track (2996.998mil,1415mil)(2996.998mil,1482mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R23-2(3022mil,1448mil) on Top Layer And Track (2996.998mil,1415mil)(3136.998mil,1415mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R23-2(3022mil,1448mil) on Top Layer And Track (2996.998mil,1482mil)(3136.998mil,1482mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R23-2(3022mil,1448mil) on Top Layer And Track (3050mil,1423mil)(3084mil,1423mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R23-2(3022mil,1448mil) on Top Layer And Track (3050mil,1473mil)(3084mil,1473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R24-1(5059mil,2909.998mil) on Top Layer And Track (5026mil,2885mil)(5026mil,3025mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R24-1(5059mil,2909.998mil) on Top Layer And Track (5026mil,2885mil)(5093mil,2885mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R24-1(5059mil,2909.998mil) on Top Layer And Track (5034mil,2937.998mil)(5034mil,2971.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R24-1(5059mil,2909.998mil) on Top Layer And Track (5084mil,2937.998mil)(5084mil,2971.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R24-1(5059mil,2909.998mil) on Top Layer And Track (5093mil,2885mil)(5093mil,3025mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.868mil < 10mil) Between Pad R30-1(2330mil,1701.998mil) on Top Layer And Text "LM1" (2204mil,1692mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.868mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R30-1(2330mil,1701.998mil) on Top Layer And Track (2297mil,1677mil)(2297mil,1817mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R30-1(2330mil,1701.998mil) on Top Layer And Track (2297mil,1677mil)(2364mil,1677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R30-1(2330mil,1701.998mil) on Top Layer And Track (2305mil,1729.998mil)(2305mil,1763.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R30-1(2330mil,1701.998mil) on Top Layer And Track (2355mil,1729.998mil)(2355mil,1763.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R30-1(2330mil,1701.998mil) on Top Layer And Track (2364mil,1677mil)(2364mil,1817mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R6-1(2348.998mil,2818mil) on Top Layer And Text "X1" (2292mil,2792mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R6-1(2348.998mil,2818mil) on Top Layer And Track (2324mil,2784mil)(2324mil,2851mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R6-1(2348.998mil,2818mil) on Top Layer And Track (2324mil,2784mil)(2464mil,2784mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R6-1(2348.998mil,2818mil) on Top Layer And Track (2324mil,2851mil)(2464mil,2851mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R6-1(2348.998mil,2818mil) on Top Layer And Track (2376.998mil,2793mil)(2410.998mil,2793mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R6-1(2348.998mil,2818mil) on Top Layer And Track (2376.998mil,2843mil)(2410.998mil,2843mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R6-2(2438.998mil,2818mil) on Top Layer And Track (2324mil,2784mil)(2464mil,2784mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R6-2(2438.998mil,2818mil) on Top Layer And Track (2324mil,2851mil)(2464mil,2851mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R6-2(2438.998mil,2818mil) on Top Layer And Track (2376.998mil,2793mil)(2410.998mil,2793mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R6-2(2438.998mil,2818mil) on Top Layer And Track (2376.998mil,2843mil)(2410.998mil,2843mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R6-2(2438.998mil,2818mil) on Top Layer And Track (2464mil,2784mil)(2464mil,2851mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Pad RPB1-1(6319mil,4847mil) on Multi-Layer And Track (6264mil,3992mil)(6264mil,4897mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad RPB1-1(6319mil,4847mil) on Multi-Layer And Track (6264mil,4807mil)(6384mil,4807mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.486mil < 10mil) Between Pad RPB1-2(6319mil,4747mil) on Multi-Layer And Track (6264mil,3992mil)(6264mil,4897mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.486mil < 10mil) Between Pad RPB1-3(6319mil,4647mil) on Multi-Layer And Track (6264mil,3992mil)(6264mil,4897mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.486mil < 10mil) Between Pad RPB1-4(6319mil,4547mil) on Multi-Layer And Track (6264mil,3992mil)(6264mil,4897mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.486mil < 10mil) Between Pad RPB1-5(6319mil,4447mil) on Multi-Layer And Track (6264mil,3992mil)(6264mil,4897mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.486mil < 10mil) Between Pad RPB1-6(6319mil,4347mil) on Multi-Layer And Track (6264mil,3992mil)(6264mil,4897mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.486mil < 10mil) Between Pad RPB1-7(6319mil,4247mil) on Multi-Layer And Track (6264mil,3992mil)(6264mil,4897mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.486mil < 10mil) Between Pad RPB1-8(6319mil,4147mil) on Multi-Layer And Track (6264mil,3992mil)(6264mil,4897mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.486mil < 10mil) Between Pad RPB1-9(6319mil,4047mil) on Multi-Layer And Track (6264mil,3992mil)(6264mil,4897mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.656mil < 10mil) Between Pad SW1_BB1-1(5827.795mil,1321mil) on Top Layer And Track (5801mil,1248mil)(5801mil,1293mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.656mil < 10mil) Between Pad SW1_BB1-1(5827.795mil,1321mil) on Top Layer And Track (5801mil,1349mil)(5801mil,1394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.656mil < 10mil) Between Pad SW1_BB1-2(5552.205mil,1321mil) on Top Layer And Track (5579mil,1248mil)(5579mil,1293mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.656mil < 10mil) Between Pad SW1_BB1-2(5552.205mil,1321mil) on Top Layer And Track (5579mil,1349mil)(5579mil,1394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.656mil < 10mil) Between Pad SW1_BB2-1(5822.795mil,1583mil) on Top Layer And Track (5796mil,1510mil)(5796mil,1555mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.656mil < 10mil) Between Pad SW1_BB2-1(5822.795mil,1583mil) on Top Layer And Track (5796mil,1611mil)(5796mil,1656mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.656mil < 10mil) Between Pad SW1_BB2-2(5547.205mil,1583mil) on Top Layer And Track (5574mil,1510mil)(5574mil,1555mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.656mil < 10mil) Between Pad SW1_BB2-2(5547.205mil,1583mil) on Top Layer And Track (5574mil,1611mil)(5574mil,1656mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.656mil < 10mil) Between Pad SW1_BB4-1(5813.795mil,2119mil) on Top Layer And Track (5787mil,2046mil)(5787mil,2091mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.656mil < 10mil) Between Pad SW1_BB4-1(5813.795mil,2119mil) on Top Layer And Track (5787mil,2147mil)(5787mil,2192mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.656mil < 10mil) Between Pad SW1_BB4-2(5538.205mil,2119mil) on Top Layer And Track (5565mil,2046mil)(5565mil,2091mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.656mil < 10mil) Between Pad SW1_BB4-2(5538.205mil,2119mil) on Top Layer And Track (5565mil,2147mil)(5565mil,2192mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.656mil < 10mil) Between Pad SW1_BB5-1(5810.795mil,2386mil) on Top Layer And Track (5784mil,2313mil)(5784mil,2358mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.656mil < 10mil) Between Pad SW1_BB5-1(5810.795mil,2386mil) on Top Layer And Track (5784mil,2414mil)(5784mil,2459mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.656mil < 10mil) Between Pad SW1_BB5-2(5535.205mil,2386mil) on Top Layer And Track (5562mil,2313mil)(5562mil,2358mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.656mil < 10mil) Between Pad SW1_BB5-2(5535.205mil,2386mil) on Top Layer And Track (5562mil,2414mil)(5562mil,2459mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.656mil < 10mil) Between Pad SW1-1(2198.795mil,2862mil) on Top Layer And Track (2172mil,2789mil)(2172mil,2834mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.656mil < 10mil) Between Pad SW1-1(2198.795mil,2862mil) on Top Layer And Track (2172mil,2890mil)(2172mil,2935mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.378mil < 10mil) Between Pad Tran1-1(5162mil,2885mil) on Top Layer And Track (5133mil,2786mil)(5133mil,2910mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.268mil < 10mil) Between Pad Tran1-1(5162mil,2885mil) on Top Layer And Track (5133mil,2910mil)(5235mil,2910mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mil < 10mil) Between Pad Tran1-2(5161.787mil,2809.201mil) on Top Layer And Track (5133mil,2786mil)(5133mil,2910mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.278mil < 10mil) Between Pad Tran1-2(5161.787mil,2809.201mil) on Top Layer And Track (5133mil,2786mil)(5135mil,2784mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.278mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.469mil < 10mil) Between Pad Tran1-2(5161.787mil,2809.201mil) on Top Layer And Track (5135mil,2784mil)(5233mil,2784mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.469mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.067mil < 10mil) Between Pad Tran1-3(5260.213mil,2847.799mil) on Top Layer And Track (5238mil,2789mil)(5238mil,2821mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.067mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.067mil < 10mil) Between Pad Tran1-3(5260.213mil,2847.799mil) on Top Layer And Track (5238mil,2821mil)(5239mil,2822mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.067mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.469mil < 10mil) Between Pad Tran1-3(5260.213mil,2847.799mil) on Top Layer And Track (5238mil,2874mil)(5238mil,2907mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.469mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.469mil < 10mil) Between Pad Tran1-3(5260.213mil,2847.799mil) on Top Layer And Track (5238mil,2874mil)(5241mil,2871mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.469mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.067mil < 10mil) Between Pad Tran1-3(5260.213mil,2847.799mil) on Top Layer And Track (5239mil,2822mil)(5291mil,2822mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.067mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.469mil < 10mil) Between Pad Tran1-3(5260.213mil,2847.799mil) on Top Layer And Track (5241mil,2871mil)(5292mil,2871mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.469mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.478mil < 10mil) Between Pad Tran1-3(5260.213mil,2847.799mil) on Top Layer And Track (5291mil,2822mil)(5292mil,2823mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.478mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.165mil < 10mil) Between Pad Tran1-3(5260.213mil,2847.799mil) on Top Layer And Track (5292mil,2823mil)(5292mil,2871mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.378mil < 10mil) Between Pad Tran2-1(5165mil,3080mil) on Top Layer And Track (5136mil,2981mil)(5136mil,3105mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.268mil < 10mil) Between Pad Tran2-1(5165mil,3080mil) on Top Layer And Track (5136mil,3105mil)(5238mil,3105mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mil < 10mil) Between Pad Tran2-2(5164.787mil,3004.201mil) on Top Layer And Track (5136mil,2981mil)(5136mil,3105mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.278mil < 10mil) Between Pad Tran2-2(5164.787mil,3004.201mil) on Top Layer And Track (5136mil,2981mil)(5138mil,2979mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.278mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.469mil < 10mil) Between Pad Tran2-2(5164.787mil,3004.201mil) on Top Layer And Track (5138mil,2979mil)(5236mil,2979mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.469mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.067mil < 10mil) Between Pad Tran2-3(5263.213mil,3042.799mil) on Top Layer And Track (5241mil,2984mil)(5241mil,3016mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.067mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.067mil < 10mil) Between Pad Tran2-3(5263.213mil,3042.799mil) on Top Layer And Track (5241mil,3016mil)(5242mil,3017mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.067mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.469mil < 10mil) Between Pad Tran2-3(5263.213mil,3042.799mil) on Top Layer And Track (5241mil,3069mil)(5241mil,3102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.469mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.469mil < 10mil) Between Pad Tran2-3(5263.213mil,3042.799mil) on Top Layer And Track (5241mil,3069mil)(5244mil,3066mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.469mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.067mil < 10mil) Between Pad Tran2-3(5263.213mil,3042.799mil) on Top Layer And Track (5242mil,3017mil)(5294mil,3017mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.067mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.469mil < 10mil) Between Pad Tran2-3(5263.213mil,3042.799mil) on Top Layer And Track (5244mil,3066mil)(5295mil,3066mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.469mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.478mil < 10mil) Between Pad Tran2-3(5263.213mil,3042.799mil) on Top Layer And Track (5294mil,3017mil)(5295mil,3018mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.478mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.165mil < 10mil) Between Pad Tran2-3(5263.213mil,3042.799mil) on Top Layer And Track (5295mil,3018mil)(5295mil,3066mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.216mil < 10mil) Between Pad U1-1(3688.48mil,2672.472mil) on Top Layer And Track (3321.276mil,2636.724mil)(3730.724mil,2636.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.216mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.216mil < 10mil) Between Pad U1-10(3405.016mil,2672.472mil) on Top Layer And Track (3321.276mil,2636.724mil)(3730.724mil,2636.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.216mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.216mil < 10mil) Between Pad U1-11(3373.52mil,2672.472mil) on Top Layer And Track (3321.276mil,2636.724mil)(3730.724mil,2636.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.216mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-13(3295.528mil,2562.984mil) on Top Layer And Track (3321.276mil,2227.276mil)(3321.276mil,2636.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-15(3295.528mil,2499.992mil) on Top Layer And Track (3321.276mil,2227.276mil)(3321.276mil,2636.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-16(3295.528mil,2468.496mil) on Top Layer And Track (3321.276mil,2227.276mil)(3321.276mil,2636.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-17(3295.528mil,2437mil) on Top Layer And Track (3321.276mil,2227.276mil)(3321.276mil,2636.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-18(3295.528mil,2405.504mil) on Top Layer And Track (3321.276mil,2227.276mil)(3321.276mil,2636.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-19(3295.528mil,2374.008mil) on Top Layer And Track (3321.276mil,2227.276mil)(3321.276mil,2636.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.216mil < 10mil) Between Pad U1-2(3656.984mil,2672.472mil) on Top Layer And Track (3321.276mil,2636.724mil)(3730.724mil,2636.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.216mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-20(3295.528mil,2342.512mil) on Top Layer And Track (3321.276mil,2227.276mil)(3321.276mil,2636.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-21(3295.528mil,2311.016mil) on Top Layer And Track (3321.276mil,2227.276mil)(3321.276mil,2636.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-22(3295.528mil,2279.52mil) on Top Layer And Track (3321.276mil,2227.276mil)(3321.276mil,2636.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-23(3373.52mil,2201.528mil) on Top Layer And Track (3321.276mil,2227.276mil)(3730.724mil,2227.276mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-24(3405.016mil,2201.528mil) on Top Layer And Track (3321.276mil,2227.276mil)(3730.724mil,2227.276mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-25(3436.512mil,2201.528mil) on Top Layer And Track (3321.276mil,2227.276mil)(3730.724mil,2227.276mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-26(3468.008mil,2201.528mil) on Top Layer And Track (3321.276mil,2227.276mil)(3730.724mil,2227.276mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-27(3499.504mil,2201.528mil) on Top Layer And Track (3321.276mil,2227.276mil)(3730.724mil,2227.276mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-29(3562.496mil,2201.528mil) on Top Layer And Track (3321.276mil,2227.276mil)(3730.724mil,2227.276mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.216mil < 10mil) Between Pad U1-3(3625.488mil,2672.472mil) on Top Layer And Track (3321.276mil,2636.724mil)(3730.724mil,2636.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.216mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-30(3593.992mil,2201.528mil) on Top Layer And Track (3321.276mil,2227.276mil)(3730.724mil,2227.276mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-31(3625.488mil,2201.528mil) on Top Layer And Track (3321.276mil,2227.276mil)(3730.724mil,2227.276mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-32(3656.984mil,2201.528mil) on Top Layer And Track (3321.276mil,2227.276mil)(3730.724mil,2227.276mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-33(3688.48mil,2201.528mil) on Top Layer And Track (3321.276mil,2227.276mil)(3730.724mil,2227.276mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.216mil < 10mil) Between Pad U1-34(3766.472mil,2279.52mil) on Top Layer And Track (3730.724mil,2227.276mil)(3730.724mil,2636.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.216mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.216mil < 10mil) Between Pad U1-35(3766.472mil,2311.016mil) on Top Layer And Track (3730.724mil,2227.276mil)(3730.724mil,2636.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.216mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.216mil < 10mil) Between Pad U1-36(3766.472mil,2342.512mil) on Top Layer And Track (3730.724mil,2227.276mil)(3730.724mil,2636.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.216mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.216mil < 10mil) Between Pad U1-37(3766.472mil,2374.008mil) on Top Layer And Track (3730.724mil,2227.276mil)(3730.724mil,2636.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.216mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.216mil < 10mil) Between Pad U1-38(3766.472mil,2405.504mil) on Top Layer And Track (3730.724mil,2227.276mil)(3730.724mil,2636.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.216mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.216mil < 10mil) Between Pad U1-39(3766.472mil,2437mil) on Top Layer And Track (3730.724mil,2227.276mil)(3730.724mil,2636.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.216mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.216mil < 10mil) Between Pad U1-4(3593.992mil,2672.472mil) on Top Layer And Track (3321.276mil,2636.724mil)(3730.724mil,2636.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.216mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.216mil < 10mil) Between Pad U1-40(3766.472mil,2468.496mil) on Top Layer And Track (3730.724mil,2227.276mil)(3730.724mil,2636.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.216mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.216mil < 10mil) Between Pad U1-41(3766.472mil,2499.992mil) on Top Layer And Track (3730.724mil,2227.276mil)(3730.724mil,2636.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.216mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.216mil < 10mil) Between Pad U1-42(3766.472mil,2531.488mil) on Top Layer And Track (3730.724mil,2227.276mil)(3730.724mil,2636.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.216mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.216mil < 10mil) Between Pad U1-43(3766.472mil,2562.984mil) on Top Layer And Track (3730.724mil,2227.276mil)(3730.724mil,2636.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.216mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.216mil < 10mil) Between Pad U1-44(3766.472mil,2594.48mil) on Top Layer And Track (3730.724mil,2227.276mil)(3730.724mil,2636.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.216mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.216mil < 10mil) Between Pad U1-5(3562.496mil,2672.472mil) on Top Layer And Track (3321.276mil,2636.724mil)(3730.724mil,2636.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.216mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.216mil < 10mil) Between Pad U1-6(3531mil,2672.472mil) on Top Layer And Track (3321.276mil,2636.724mil)(3730.724mil,2636.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.216mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.216mil < 10mil) Between Pad U1-7(3499.504mil,2672.472mil) on Top Layer And Track (3321.276mil,2636.724mil)(3730.724mil,2636.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.216mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.216mil < 10mil) Between Pad U1-8(3468.008mil,2672.472mil) on Top Layer And Track (3321.276mil,2636.724mil)(3730.724mil,2636.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.216mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.216mil < 10mil) Between Pad U1-9(3436.512mil,2672.472mil) on Top Layer And Track (3321.276mil,2636.724mil)(3730.724mil,2636.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.216mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.069mil < 10mil) Between Pad U2-4(4057mil,1467.158mil) on Top Layer And Text "X2" (3981mil,1423mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.069mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.008mil < 10mil) Between Pad X1-1(2385mil,2452mil) on Multi-Layer And Track (2386mil,2500mil)(2386mil,2531mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.008mil]
Rule Violations :412

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (2643mil,1839mil) on Top Overlay And Text "C8" (2556mil,1753mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (3060mil,1579mil) on Top Overlay And Text "R23" (2994mil,1505mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (3240mil,1577mil) on Top Overlay And Text "R13" (3164mil,1505mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (3501mil,1582mil) on Top Overlay And Text "R12" (3428mil,1508mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (3678mil,1583mil) on Top Overlay And Text "R18" (3604mil,1508mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.749mil < 10mil) Between Arc (3873.535mil,1459.158mil) on Top Overlay And Text "C7" (3801mil,1414mil) on Top Overlay Silk Text to Silk Clearance [1.749mil]
   Violation between Silk To Silk Clearance Constraint: (3.314mil < 10mil) Between Text "C11" (2389mil,1839mil) on Top Overlay And Text "R30" (2294mil,1840mil) on Top Overlay Silk Text to Silk Clearance [3.314mil]
   Violation between Silk To Silk Clearance Constraint: (8.5mil < 10mil) Between Text "C3" (2283mil,2548mil) on Top Overlay And Track (2295mil,2422mil)(2295mil,2682mil) on Top Overlay Silk Text to Silk Clearance [8.5mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LED5" (2209mil,1842mil) on Top Overlay And Text "R30" (2294mil,1840mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R1_SS1" (1649mil,4576mil) on Bottom Overlay And Track (1495.236mil,4561.819mil)(1559.213mil,4561.819mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R1_SS1" (1649mil,4576mil) on Bottom Overlay And Track (1559.213mil,4561.819mil)(1559.213mil,4579.535mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (0.113mil < 10mil) Between Text "R1_SS2" (2986mil,4576mil) on Bottom Overlay And Track (2825.236mil,4561.819mil)(2889.213mil,4561.819mil) on Bottom Overlay Silk Text to Silk Clearance [0.113mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R1_SS2" (2986mil,4576mil) on Bottom Overlay And Track (2889.213mil,4561.819mil)(2889.213mil,4579.535mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R1_SS3" (4341mil,4575mil) on Bottom Overlay And Track (4180.243mil,4561.694mil)(4244.219mil,4561.694mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R1_SS3" (4341mil,4575mil) on Bottom Overlay And Track (4244.219mil,4561.694mil)(4244.219mil,4579.411mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R1_SS4" (5695.833mil,4578mil) on Bottom Overlay And Track (5535.243mil,4564.694mil)(5599.219mil,4564.694mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R1_SS4" (5695.833mil,4578mil) on Bottom Overlay And Track (5599.219mil,4564.694mil)(5599.219mil,4582.411mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R1_SS5" (2211mil,3594mil) on Bottom Overlay And Track (2043.236mil,3601.819mil)(2107.213mil,3601.819mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R1_SS5" (2211mil,3594mil) on Bottom Overlay And Track (2107.213mil,3601.819mil)(2107.213mil,3619.535mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R20" (4202mil,1620mil) on Top Overlay And Track (4204mil,1629mil)(4204mil,1696mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R20" (4202mil,1620mil) on Top Overlay And Track (4204mil,1629mil)(4344mil,1629mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R20" (4202mil,1620mil) on Top Overlay And Track (4256.998mil,1638mil)(4290.998mil,1638mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.594mil < 10mil) Between Text "Tran1" (5128mil,2936mil) on Top Overlay And Track (5136mil,2981mil)(5136mil,3105mil) on Top Overlay Silk Text to Silk Clearance [1.594mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "Tran1" (5128mil,2936mil) on Top Overlay And Track (5136mil,2981mil)(5138mil,2979mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "Tran1" (5128mil,2936mil) on Top Overlay And Track (5138mil,2979mil)(5236mil,2979mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "X1" (2292mil,2792mil) on Top Overlay And Track (2324mil,2784mil)(2324mil,2851mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (5.5mil < 10mil) Between Text "X1" (2292mil,2792mil) on Top Overlay And Track (2324mil,2784mil)(2464mil,2784mil) on Top Overlay Silk Text to Silk Clearance [5.5mil]
Rule Violations :27

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Room SS6 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('SS6'))
   Violation between Room Definition: Between DIP Component DS1_SS6-LED7SEG-2 (3551mil,3641mil) on Top Layer And Room SS6 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('SS6')) 
   Violation between Room Definition: Between Room SS6 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('SS6')) And SMT Small Component Q1_SS6-2SC1815 (3396.994mil,3705.125mil) on Bottom Layer 
   Violation between Room Definition: Between Room SS6 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('SS6')) And SMT Small Component Q2_SS6-2SC1815 (3691.994mil,3705.125mil) on Bottom Layer 
   Violation between Room Definition: Between Room SS6 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('SS6')) And SMT Small Component R1_SS6-Res (3374.118mil,3607.118mil) on Bottom Layer 
   Violation between Room Definition: Between Room SS6 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('SS6')) And SMT Small Component R2_SS6-Res (3748.866mil,3784.118mil) on Bottom Layer 
Rule Violations :5

Processing Rule : Room SS3 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('SS3'))
   Violation between Room Definition: Between DIP Component DS1_SS3-LED7SEG-2 (4363mil,4584mil) on Top Layer And Room SS3 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('SS3')) 
   Violation between Room Definition: Between Room SS3 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('SS3')) And SMT Small Component Q1_SS3-2SC1815 (4195.006mil,4612.876mil) on Bottom Layer 
   Violation between Room Definition: Between Room SS3 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('SS3')) And SMT Small Component Q2_SS3-2SC1815 (4499.006mil,4617.876mil) on Bottom Layer 
   Violation between Room Definition: Between Room SS3 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('SS3')) And SMT Small Component R1_SS3-Res (4162.879mil,4535.869mil) on Bottom Layer 
   Violation between Room Definition: Between Room SS3 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('SS3')) And SMT Small Component R2_SS3-Res (4556.131mil,4697.869mil) on Bottom Layer 
Rule Violations :5

Processing Rule : Room SS2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('SS2'))
   Violation between Room Definition: Between DIP Component DS1_SS2-LED7SEG-2 (3007mil,4575mil) on Top Layer And Room SS2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('SS2')) 
   Violation between Room Definition: Between Room SS2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('SS2')) And SMT Small Component Q1_SS2-2SC1815 (2840mil,4613mil) on Bottom Layer 
   Violation between Room Definition: Between Room SS2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('SS2')) And SMT Small Component Q2_SS2-2SC1815 (3144mil,4618mil) on Bottom Layer 
   Violation between Room Definition: Between Room SS2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('SS2')) And SMT Small Component R1_SS2-Res (2807.872mil,4535.994mil) on Bottom Layer 
   Violation between Room Definition: Between Room SS2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('SS2')) And SMT Small Component R2_SS2-Res (3201.124mil,4697.994mil) on Bottom Layer 
Rule Violations :5

Processing Rule : Room SS7 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('SS7'))
   Violation between Room Definition: Between DIP Component DS1_SS7-LED7SEG-2 (4914.794mil,3639.277mil) on Top Layer And Room SS7 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('SS7')) 
   Violation between Room Definition: Between Room SS7 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('SS7')) And SMT Small Component Q1_SS7-2SC1815 (4760.787mil,3703.402mil) on Bottom Layer 
   Violation between Room Definition: Between Room SS7 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('SS7')) And SMT Small Component Q2_SS7-2SC1815 (5055.787mil,3703.402mil) on Bottom Layer 
   Violation between Room Definition: Between Room SS7 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('SS7')) And SMT Small Component R1_SS7-Res (4737.912mil,3605.395mil) on Bottom Layer 
   Violation between Room Definition: Between Room SS7 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('SS7')) And SMT Small Component R2_SS7-Res (5112.66mil,3782.395mil) on Bottom Layer 
Rule Violations :5

Processing Rule : Room SS5 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('SS5'))
   Violation between Room Definition: Between DIP Component DS1_SS5-LED7SEG-2 (2226mil,3644.37mil) on Top Layer And Room SS5 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('SS5')) 
   Violation between Room Definition: Between Room SS5 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('SS5')) And SMT Small Component Q1_SS5-2SC1815 (2058mil,3653mil) on Bottom Layer 
   Violation between Room Definition: Between Room SS5 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('SS5')) And SMT Small Component Q2_SS5-2SC1815 (2349.994mil,3652.494mil) on Bottom Layer 
   Violation between Room Definition: Between Room SS5 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('SS5')) And SMT Small Component R1_SS5-Res (2032.118mil,3554.488mil) on Bottom Layer 
   Violation between Room Definition: Between Room SS5 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('SS5')) And SMT Small Component R2_SS5-Res (2406.866mil,3731.488mil) on Bottom Layer 
Rule Violations :5

Processing Rule : Room SS4 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('SS4'))
   Violation between Room Definition: Between Room SS4 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('SS4')) And SMT Small Component Q1_SS4-2SC1815 (5550.006mil,4615.876mil) on Bottom Layer 
   Violation between Room Definition: Between Room SS4 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('SS4')) And SMT Small Component Q2_SS4-2SC1815 (5854.006mil,4620.876mil) on Bottom Layer 
   Violation between Room Definition: Between Room SS4 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('SS4')) And SMT Small Component R1_SS4-Res (5517.879mil,4538.869mil) on Bottom Layer 
   Violation between Room Definition: Between Room SS4 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('SS4')) And SMT Small Component R2_SS4-Res (5911.131mil,4700.869mil) on Bottom Layer 
Rule Violations :4

Processing Rule : Room BB1 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('BB1'))
   Violation between Room Definition: Between Room BB1 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('BB1')) And SMT Small Component C1_BB1-0.47uF/1.6kV (5646mil,1440mil) on Top Layer 
   Violation between Room Definition: Between Room BB1 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('BB1')) And SMT Small Component R1_BB1-Res (5636.124mil,1226.006mil) on Top Layer 
   Violation between Room Definition: Between Room BB1 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('BB1')) And SMT Small Component SW1_BB1-SW (5690mil,1321mil) on Top Layer 
Rule Violations :3

Processing Rule : Room BB2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('BB2'))
   Violation between Room Definition: Between Room BB2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('BB2')) And SMT Small Component C1_BB2-0.47uF/1.6kV (5642mil,1700mil) on Top Layer 
   Violation between Room Definition: Between Room BB2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('BB2')) And SMT Small Component R1_BB2-Res (5634.124mil,1488.006mil) on Top Layer 
   Violation between Room Definition: Between Room BB2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('BB2')) And SMT Small Component SW1_BB2-SW (5685mil,1583mil) on Top Layer 
Rule Violations :3

Processing Rule : Room BB3 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('BB3'))
   Violation between Room Definition: Between Room BB3 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('BB3')) And SMT Small Component C1_BB3-0.47uF/1.6kV (5635mil,1967mil) on Top Layer 
   Violation between Room Definition: Between Room BB3 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('BB3')) And SMT Small Component R1_BB3-Res (5585.124mil,1757.006mil) on Top Layer 
Rule Violations :2

Processing Rule : Room BB4 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('BB4'))
   Violation between Room Definition: Between Room BB4 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('BB4')) And SMT Small Component C1_BB4-0.47uF/1.6kV (5630mil,2239mil) on Top Layer 
   Violation between Room Definition: Between Room BB4 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('BB4')) And SMT Small Component R1_BB4-Res (5623.872mil,2026.006mil) on Top Layer 
   Violation between Room Definition: Between Room BB4 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('BB4')) And SMT Small Component SW1_BB4-SW (5676mil,2119mil) on Top Layer 
Rule Violations :3

Processing Rule : Room SS1 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('SS1'))
   Violation between Room Definition: Between DIP Component DS1_SS1-LED7SEG-2 (1677mil,4585mil) on Top Layer And Room SS1 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('SS1')) 
   Violation between Room Definition: Between Room SS1 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('SS1')) And SMT Small Component Q1_SS1-2SC1815 (1510mil,4613mil) on Bottom Layer 
   Violation between Room Definition: Between Room SS1 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('SS1')) And SMT Small Component Q2_SS1-2SC1815 (1814mil,4618mil) on Bottom Layer 
   Violation between Room Definition: Between Room SS1 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('SS1')) And SMT Small Component R1_SS1-Res (1477.872mil,4535.994mil) on Bottom Layer 
   Violation between Room Definition: Between Room SS1 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('SS1')) And SMT Small Component R2_SS1-Res (1871.124mil,4697.994mil) on Bottom Layer 
Rule Violations :5

Processing Rule : Room BB5 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('BB5'))
   Violation between Room Definition: Between Room BB5 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('BB5')) And SMT Small Component C1_BB5-0.47uF/1.6kV (5636mil,2508mil) on Top Layer 
   Violation between Room Definition: Between Room BB5 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('BB5')) And SMT Small Component R1_BB5-Res (5620.124mil,2291.006mil) on Top Layer 
   Violation between Room Definition: Between Room BB5 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('BB5')) And SMT Small Component SW1_BB5-SW (5673mil,2386mil) on Top Layer 
Rule Violations :3

Processing Rule : Room Thoi_gian_thuc (Bounding Region = (7012.002mil, 1039mil, 18258.002mil, 2062mil) (InComponentClass('Thoi_gian_thuc'))
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:02