{"Source Block": ["amiga2000-gfxcard/z2-minispartan/z2.v@316:326@HdlStmAssign", "assign zDIR4     = dataout_z3; // a8-a15 <- input\n\nreg z_ready = 'b1;\nreg z_ready_latch = 'b1;\nassign zXRDY  = z_ready_latch?1'bZ:1'b0; //works only if bZ?  1'bZ\nassign znCINH = 1; // Z2 = /OVR\n\nassign znSLAVEN = (dataout && slaven)?1'b0:1'b1;\nassign znDTACK  = dtack?1'b0:1'bZ;\n\nassign zD  = (dataout_z3) ? data_z3_hi16 : (dataout ? data : 16'bzzzz_zzzz_zzzz_zzzz); // data = Z2: full 16 bit or Z3: upper 16 bit\n"], "Clone Blocks": [["amiga2000-gfxcard/z2-minispartan/z2.v@313:323", "assign zDIR1     = (dataout_enable | dataout_z3); // d2-d9\nassign zDIR2     = (dataout_enable | dataout_z3); // d10-15, d0-d1\nassign zDIR3     = dataout_z3; // a16-a23 <- input\nassign zDIR4     = dataout_z3; // a8-a15 <- input\n\nreg z_ready = 'b1;\nreg z_ready_latch = 'b1;\nassign zXRDY  = z_ready_latch?1'bZ:1'b0; //works only if bZ?  1'bZ\nassign znCINH = 1; // Z2 = /OVR\n\nassign znSLAVEN = (dataout && slaven)?1'b0:1'b1;\n"], ["amiga2000-gfxcard/z2-minispartan/z2.v@318:328", "reg z_ready = 'b1;\nreg z_ready_latch = 'b1;\nassign zXRDY  = z_ready_latch?1'bZ:1'b0; //works only if bZ?  1'bZ\nassign znCINH = 1; // Z2 = /OVR\n\nassign znSLAVEN = (dataout && slaven)?1'b0:1'b1;\nassign znDTACK  = dtack?1'b0:1'bZ;\n\nassign zD  = (dataout_z3) ? data_z3_hi16 : (dataout ? data : 16'bzzzz_zzzz_zzzz_zzzz); // data = Z2: full 16 bit or Z3: upper 16 bit\nassign zA  = (dataout_z3) ? {data_z3_low16, 7'bzzzz_zzz} : 23'bzzz_zzzz_zzzz_zzzz_zzzz_zzzz;\n\n"], ["amiga2000-gfxcard/z2-minispartan/z2.v@314:324", "assign zDIR2     = (dataout_enable | dataout_z3); // d10-15, d0-d1\nassign zDIR3     = dataout_z3; // a16-a23 <- input\nassign zDIR4     = dataout_z3; // a8-a15 <- input\n\nreg z_ready = 'b1;\nreg z_ready_latch = 'b1;\nassign zXRDY  = z_ready_latch?1'bZ:1'b0; //works only if bZ?  1'bZ\nassign znCINH = 1; // Z2 = /OVR\n\nassign znSLAVEN = (dataout && slaven)?1'b0:1'b1;\nassign znDTACK  = dtack?1'b0:1'bZ;\n"], ["amiga2000-gfxcard/z2-minispartan/z2.v@315:325", "assign zDIR3     = dataout_z3; // a16-a23 <- input\nassign zDIR4     = dataout_z3; // a8-a15 <- input\n\nreg z_ready = 'b1;\nreg z_ready_latch = 'b1;\nassign zXRDY  = z_ready_latch?1'bZ:1'b0; //works only if bZ?  1'bZ\nassign znCINH = 1; // Z2 = /OVR\n\nassign znSLAVEN = (dataout && slaven)?1'b0:1'b1;\nassign znDTACK  = dtack?1'b0:1'bZ;\n\n"], ["amiga2000-gfxcard/z2-minispartan/z2.v@319:329", "reg z_ready_latch = 'b1;\nassign zXRDY  = z_ready_latch?1'bZ:1'b0; //works only if bZ?  1'bZ\nassign znCINH = 1; // Z2 = /OVR\n\nassign znSLAVEN = (dataout && slaven)?1'b0:1'b1;\nassign znDTACK  = dtack?1'b0:1'bZ;\n\nassign zD  = (dataout_z3) ? data_z3_hi16 : (dataout ? data : 16'bzzzz_zzzz_zzzz_zzzz); // data = Z2: full 16 bit or Z3: upper 16 bit\nassign zA  = (dataout_z3) ? {data_z3_low16, 7'bzzzz_zzz} : 23'bzzz_zzzz_zzzz_zzzz_zzzz_zzzz;\n\n// autoconf status\n"]], "Diff Content": {"Delete": [[321, "assign znCINH = 1; // Z2 = /OVR\n"]], "Add": [[321, "reg z_ovr = 0;\n"], [321, "assign zXRDY  = 1'bZ; //z_ready_latch?1'bZ:1'b0; //works only if bZ?  1'bZ\n"], [321, "assign znCINH = !z_ovr; //1; // Z2 = /OVR\n"]]}}