$date
	Wed Sep 03 13:29:53 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module stimulus $end
$var wire 1 ! f $end
$var reg 1 " x $end
$var reg 1 # y $end
$scope module uut $end
$var wire 1 ! f $end
$var wire 1 " x $end
$var wire 1 # y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
1!
$end
#100
0!
1#
#200
0#
1"
#300
1!
1#
#400
