

Implementation tool: Xilinx Vivado v.2022.2
Project:             center-reduced-max-throughput
Solution:            zcu104
Device target:       xczu7ev-ffvc1156-2-e
Report date:         Sat Nov 19 15:52:40 MST 2022

#=== Post-Implementation Resource usage ===
SLICE:            0
LUT:           2361
FF:            1804
DSP:             12
BRAM:            64
URAM:             0
LATCH:            0
SRL:             37
CLB:            589

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      7.054
CP achieved post-implementation: 8.092
Timing met
