C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\bin64\m_generic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\synthesis   -part MPF300T  -package FCG1152  -grade STD    -async_globalthreshold 800 -continue_on_error -seqshift_to_uram 1 -rom_map_logic 1 -polarfire_ram_init 1 -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -globalthreshold 5000 -low_power_ram_decomp 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -ternary_adder_decomp 66 -RWCheckOnRam 0 -summaryfile C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\synthesis\synlog\report\BaseDesign_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  BaseDesign  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\synthesis\scratchproject.prs  -implementation  synthesis  -multisrs  -ovm  C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\synthesis\BaseDesign.vm   -freq 100.000   -tcl  C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\designer\BaseDesign\synthesis.fdc  C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\synthesis\synwork\BaseDesign_prem.srd  -sap  C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\synthesis\BaseDesign.sap  -otap  C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\synthesis\BaseDesign.tap  -omap  C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\synthesis\BaseDesign.map  -devicelib  C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\generic\acg5.v  -sap  C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\synthesis\BaseDesign.sap  -ologparam  C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\synthesis\syntmp\BaseDesign.plg  -osyn  C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\synthesis\BaseDesign.srm  -prjdir  C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\synthesis\  -prjname  BaseDesign_syn  -log  C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AXI_PF_Avalanche_ES\synthesis\synlog\BaseDesign_fpga_mapper.srr  -sn  2018.09  -jobname  "fpga_mapper" 
relcom:..\..\..\..\..\..\Microsemi\Libero_SoC_v12.3\SynplifyPro\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -part MPF300T -package FCG1152 -grade STD -async_globalthreshold 800 -continue_on_error -seqshift_to_uram 1 -rom_map_logic 1 -polarfire_ram_init 1 -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -globalthreshold 5000 -low_power_ram_decomp 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -ternary_adder_decomp 66 -RWCheckOnRam 0 -summaryfile ..\synlog\report\BaseDesign_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module BaseDesign -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile ..\scratchproject.prs -implementation synthesis -multisrs -ovm ..\BaseDesign.vm -freq 100.000 -tcl ..\..\designer\BaseDesign\synthesis.fdc ..\synwork\BaseDesign_prem.srd -sap ..\BaseDesign.sap -otap ..\BaseDesign.tap -omap ..\BaseDesign.map -devicelib ..\..\..\..\..\..\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\generic\acg5.v -sap ..\BaseDesign.sap -ologparam BaseDesign.plg -osyn ..\BaseDesign.srm -prjdir ..\ -prjname BaseDesign_syn -log ..\synlog\BaseDesign_fpga_mapper.srr -sn 2018.09 -jobname "fpga_mapper"
rc:1 success:1 runtime:114
file:..\scratchproject.prs|io:o|time:1582892070|size:44886|exec:0|csum:
file:..\BaseDesign.vm|io:o|time:1582892200|size:9401993|exec:0|csum:
file:..\..\designer\BaseDesign\synthesis.fdc|io:i|time:1582892069|size:836|exec:0|csum:3A0B02F1D9252D3166224913FDBEC3C5
file:..\synwork\BaseDesign_prem.srd|io:i|time:1582892087|size:1661625|exec:0|csum:A7379F18FEE7F6B24FE38AC288F6731A
file:..\BaseDesign.sap|io:o|time:1582892089|size:31435|exec:0|csum:
file:..\BaseDesign.tap|io:o|time:0|size:-1|exec:0|csum:
file:..\BaseDesign.map|io:o|time:1582892203|size:28|exec:0|csum:
file:..\..\..\..\..\..\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\generic\acg5.v|io:i|time:1562075649|size:43688|exec:0|csum:6F5FCBFDAEA5BCE24BA1D3268399A45A
file:..\BaseDesign.sap|io:o|time:1582892089|size:31435|exec:0|csum:
file:BaseDesign.plg|io:o|time:1582892203|size:1761|exec:0|csum:
file:..\BaseDesign.srm|io:o|time:1582892196|size:52651|exec:0|csum:
file:..\synlog\BaseDesign_fpga_mapper.srr|io:o|time:1582892203|size:488497|exec:0|csum:
file:..\..\..\..\..\..\Microsemi\Libero_SoC_v12.3\SynplifyPro\bin64\m_generic.exe|io:i|time:1562075633|size:38000640|exec:1|csum:A6C484326238892E1A273F6F2DDDDE7F
