// PTX CompilerJob of MethodInstance for frb(::CuDeviceVector{Int16x2, 1}, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int32, 1}) for sm_86, minthreads=768, blocks_per_sm=1

//
// Generated by LLVM NVPTX Back-End
//

.version 8.1
.target sm_86
.address_size 64

	// .globl	_Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE // -- Begin function _Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE
.func gpu_report_exception
(
	.param .b64 gpu_report_exception_param_0
)
.noreturn
{
	trap;
}
.func gpu_signal_exception
(
	.param .align 8 .b8 gpu_signal_exception_param_0[16]
)
.noreturn
{
	trap;
}
.extern .shared .align 32 .b8 shmem[];
.global .align 1 .b8 exception1[10] = {101, 120, 99, 101, 112, 116, 105, 111, 110, 0};
                                        // @_Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE
.visible .entry _Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE(
	.param .align 8 .b8 _Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE_param_0[16],
	.param .align 8 .b8 _Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE_param_1[32],
	.param .align 8 .b8 _Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE_param_2[32],
	.param .align 8 .b8 _Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE_param_3[32],
	.param .align 8 .b8 _Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE_param_4[32],
	.param .align 8 .b8 _Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE_param_5[32]
)
.reqntid 768, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<142>;
	.reg .b16 	%rs<271>;
	.reg .b32 	%r<3564>;
	.reg .f32 	%f<397>;
	.reg .b64 	%rd<283>;

// %bb.0:                               // %conversion
	// begin inline asm
	mov.u32 %r287, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p1, %r287, 76895;
	@%p1 bra 	LBB0_94;
	bra.uni 	LBB0_1;
LBB0_94:                                // %L10
	ld.param.u64 	%rd14, [_Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE_param_5];
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %tid.y;
	shl.b32 	%r3, %r2, 5;
	mov.u32 	%r4, %ctaid.x;
	or.b32  	%r288, %r3, %r1;
	mad.lo.s32 	%r289, %r4, 768, %r288;
	mul.wide.u32 	%rd20, %r289, 4;
	add.s64 	%rd5, %rd14, %rd20;
	mov.u32 	%r290, 1;
	st.global.u32 	[%rd5], %r290;
	and.b32  	%r5, %r1, 3;
	shr.u32 	%r6, %r1, 2;
	mul.lo.s32 	%r291, %r5, %r6;
	and.b32  	%r292, %r291, 7;
	cvt.rn.f32.u32 	%f102, %r292;
	mov.f32 	%f103, 0f40800000;
	div.approx.f32 	%f1, %f102, %f103;
	abs.f32 	%f395, %f1;
	setp.lt.f32 	%p2, %f395, 0f40000000;
	@%p2 bra 	LBB0_106;
// %bb.95:
	setp.gtu.f32 	%p3, %f395, 0f4B800000;
	@%p3 bra 	LBB0_102;
	bra.uni 	LBB0_96;
LBB0_102:
	mov.b32 	%r218, %f395;
	and.b32  	%r293, %r218, 8388607;
	or.b32  	%r3562, %r293, 1065353216;
	mov.b32 	%f394, %r3562;
	add.s32 	%r294, %r218, -1073741824;
	and.b32  	%r3563, %r294, -8388608;
	setp.eq.s32 	%p9, %r3563, 0;
	@%p9 bra 	LBB0_105;
// %bb.103:                             // %__nv_fmaf_rn.exit4.i.i.i1286.preheader
	mov.f32 	%f113, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f112,%f113;
	// end inline asm
LBB0_104:                               // %__nv_fmaf_rn.exit4.i.i.i1286
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r295, %r3563, 192937984;
	add.s32 	%r296, %r295, %r3562;
	mov.b32 	%f114, %r296;
	mul.f32 	%f115, %f112, %f114;
	sub.f32 	%f116, %f114, %f115;
	fma.rn.f32 	%f117, %f116, %f112, %f115;
	sub.f32 	%f118, %f114, %f117;
	fma.rz.f32 	%f119, %f118, %f112, %f117;
	cvt.rzi.f32.f32 	%f120, %f119;
	sub.f32 	%f394, %f114, %f120;
	sub.s32 	%r3563, %r3563, %r295;
	mov.b32 	%r3562, %f394;
	setp.ne.s32 	%p10, %r3563, 0;
	setp.ne.s32 	%p11, %r3562, 0;
	and.pred  	%p12, %p10, %p11;
	@%p12 bra 	LBB0_104;
LBB0_105:                               // %__internal_fmodf_slowpath_mod.exit.i.i1288
	setp.gt.u32 	%p13, %r218, 2139095039;
	selp.f32 	%f121, 0f7FFFFFFF, 0f4B800000, %p13;
	mul.f32 	%f122, %f394, 0f34000000;
	mul.f32 	%f395, %f121, %f122;
	bra.uni 	LBB0_106;
LBB0_96:                                // %__nv_fast_fdividef.exit.i.i.i1258
	mov.f32 	%f104, 0f40000000;
	div.approx.f32 	%f105, %f395, %f104;
	cvt.rzi.f32.f32 	%f393, %f105;
	fma.rn.f32 	%f88, %f393, 0fC0000000, %f395;
	mov.b32 	%r217, %f88;
	setp.lt.u32 	%p4, %r217, 1073741824;
	@%p4 bra 	LBB0_101;
// %bb.97:
	setp.lt.u32 	%p5, %r217, -2147483647;
	@%p5 bra 	LBB0_99;
// %bb.98:
	add.f32 	%f110, %f393, 0fBF800000;
	setp.lt.f32 	%p8, %f88, 0fC0000000;
	add.f32 	%f111, %f110, 0fBF800000;
	selp.f32 	%f393, %f111, %f110, %p8;
	bra.uni 	LBB0_101;
LBB0_99:
	add.f32 	%f393, %f393, 0f3F800000;
	setp.ltu.f32 	%p6, %f88, 0f40800000;
	@%p6 bra 	LBB0_101;
// %bb.100:                             // %__nv_fmaf_rn.exit.i.i.i1263
	add.f32 	%f106, %f393, 0f3F800000;
	fma.rn.f32 	%f108, %f104, 0fC0400000, %f88;
	setp.ge.f32 	%p7, %f108, 0f00000000;
	add.f32 	%f109, %f106, 0f3F800000;
	selp.f32 	%f393, %f109, %f106, %p7;
LBB0_101:                               // %__internal_fmodf_fastpath_quot.exit.i.i1267
	fma.rn.f32 	%f395, %f393, 0fC0000000, %f395;
LBB0_106:                               // %__internal_fmodf_kernel.exit.i1292
	abs.f32 	%f123, %f395;
	setp.gtu.f32 	%p14, %f123, 0f7F800000;
	@%p14 bra 	LBB0_108;
// %bb.107:
	mov.b32 	%r297, %f1;
	and.b32  	%r298, %r297, -2147483648;
	mov.b32 	%r299, %f395;
	or.b32  	%r300, %r298, %r299;
	mov.b32 	%f395, %r300;
LBB0_108:                               // %__nv_fmodf.exit1293
	add.f32 	%f125, %f395, %f395;
	mov.b32 	%r307, %f125;
	and.b32  	%r308, %r307, -2147483648;
	or.b32  	%r309, %r308, 1056964608;
	mov.b32 	%f126, %r309;
	add.f32 	%f127, %f125, %f126;
	cvt.rzi.f32.f32 	%f128, %f127;
	abs.f32 	%f129, %f125;
	setp.gt.f32 	%p15, %f129, 0f4B000000;
	selp.f32 	%f130, %f125, %f128, %p15;
	cvt.rzi.f32.f32 	%f131, %f125;
	setp.lt.f32 	%p16, %f129, 0f3F000000;
	selp.f32 	%f132, %f131, %f130, %p16;
	cvt.rzi.s32.f32 	%r310, %f132;
	fma.rn.f32 	%f133, %f132, 0fBF000000, %f395;
	mul.f32 	%f134, %f133, %f133;
	fma.rn.f32 	%f135, %f134, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f136, %f134, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f137, %f135, %f134, 0fC0A55DF6;
	fma.rn.f32 	%f138, %f136, %f134, 0f4081E0CF;
	fma.rn.f32 	%f139, %f134, %f133, 0f00000000;
	fma.rn.f32 	%f140, %f138, %f134, 0fC09DE9E6;
	fma.rn.f32 	%f141, %f137, %f139, 0f00000000;
	fma.rn.f32 	%f142, %f140, %f134, 0f3F800000;
	fma.rn.f32 	%f143, %f133, 0f40490FDB, %f141;
	and.b32  	%r311, %r310, 1;
	setp.eq.b32 	%p17, %r311, 1;
	selp.f32 	%f144, %f142, %f143, %p17;
	selp.f32 	%f145, %f143, %f142, %p17;
	and.b32  	%r312, %r310, 2;
	setp.eq.s32 	%p18, %r312, 0;
	neg.f32 	%f146, %f144;
	selp.f32 	%f147, %f144, %f146, %p18;
	add.s32 	%r313, %r310, 1;
	and.b32  	%r314, %r313, 2;
	mov.f32 	%f391, 0f00000000;
	cvt.rzi.f32.f32 	%f150, %f395;
	setp.eq.f32 	%p20, %f150, %f395;
	mul.f32 	%f151, %f395, 0f00000000;
	shl.b32 	%r227, %r1, 1;
	and.b32  	%r228, %r227, 6;
	or.b32  	%r229, %r228, 1;
	setp.eq.s32 	%p22, %r228, 6;
	mov.f32 	%f367, 0f41C00000;
	mul.lo.s32 	%r3463, %r228, %r6;
	mov.f32 	%f373, %f391;
	mov.f32 	%f374, %f391;
	@%p22 bra 	LBB0_17;
// %bb.2:                               // %L188
	cvt.u16.u32 	%rs2, %r3463;
	and.b16  	%rs3, %rs2, 255;
	mul.lo.s16 	%rs4, %rs3, 171;
	shr.u16 	%rs5, %rs4, 13;
	mul.lo.s16 	%rs6, %rs5, 48;
	sub.s16 	%rs7, %rs2, %rs6;
	and.b16  	%rs8, %rs7, 255;
	cvt.rn.f32.u16 	%f156, %rs8;
	div.approx.f32 	%f3, %f156, %f367;
	abs.f32 	%f371, %f3;
	setp.lt.f32 	%p23, %f371, 0f40000000;
	@%p23 bra 	LBB0_14;
// %bb.3:
	setp.gtu.f32 	%p24, %f371, 0f4B800000;
	@%p24 bra 	LBB0_10;
	bra.uni 	LBB0_4;
LBB0_10:
	mov.b32 	%r8, %f371;
	and.b32  	%r316, %r8, 8388607;
	or.b32  	%r3466, %r316, 1065353216;
	mov.b32 	%f370, %r3466;
	add.s32 	%r317, %r8, -1073741824;
	and.b32  	%r3467, %r317, -8388608;
	setp.eq.s32 	%p30, %r3467, 0;
	@%p30 bra 	LBB0_13;
// %bb.11:                              // %__nv_fmaf_rn.exit4.i.i.i.preheader
	mov.f32 	%f167, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f166,%f167;
	// end inline asm
LBB0_12:                                // %__nv_fmaf_rn.exit4.i.i.i
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r318, %r3467, 192937984;
	add.s32 	%r319, %r318, %r3466;
	mov.b32 	%f168, %r319;
	mul.f32 	%f169, %f166, %f168;
	sub.f32 	%f170, %f168, %f169;
	fma.rn.f32 	%f171, %f170, %f166, %f169;
	sub.f32 	%f172, %f168, %f171;
	fma.rz.f32 	%f173, %f172, %f166, %f171;
	cvt.rzi.f32.f32 	%f174, %f173;
	sub.f32 	%f370, %f168, %f174;
	sub.s32 	%r3467, %r3467, %r318;
	mov.b32 	%r3466, %f370;
	setp.ne.s32 	%p31, %r3467, 0;
	setp.ne.s32 	%p32, %r3466, 0;
	and.pred  	%p33, %p31, %p32;
	@%p33 bra 	LBB0_12;
LBB0_13:                                // %__internal_fmodf_slowpath_mod.exit.i.i
	setp.gt.u32 	%p34, %r8, 2139095039;
	selp.f32 	%f175, 0f7FFFFFFF, 0f4B800000, %p34;
	mul.f32 	%f176, %f370, 0f34000000;
	mul.f32 	%f371, %f175, %f176;
	bra.uni 	LBB0_14;
LBB0_4:                                 // %__nv_fast_fdividef.exit.i.i.i
	mov.f32 	%f158, 0f40000000;
	div.approx.f32 	%f159, %f371, %f158;
	cvt.rzi.f32.f32 	%f369, %f159;
	fma.rn.f32 	%f6, %f369, 0fC0000000, %f371;
	mov.b32 	%r7, %f6;
	setp.lt.u32 	%p25, %r7, 1073741824;
	@%p25 bra 	LBB0_9;
// %bb.5:
	setp.lt.u32 	%p26, %r7, -2147483647;
	@%p26 bra 	LBB0_7;
// %bb.6:
	add.f32 	%f164, %f369, 0fBF800000;
	setp.lt.f32 	%p29, %f6, 0fC0000000;
	add.f32 	%f165, %f164, 0fBF800000;
	selp.f32 	%f369, %f165, %f164, %p29;
	bra.uni 	LBB0_9;
LBB0_7:
	add.f32 	%f369, %f369, 0f3F800000;
	setp.ltu.f32 	%p27, %f6, 0f40800000;
	@%p27 bra 	LBB0_9;
// %bb.8:                               // %__nv_fmaf_rn.exit.i.i.i
	add.f32 	%f160, %f369, 0f3F800000;
	fma.rn.f32 	%f162, %f158, 0fC0400000, %f6;
	setp.ge.f32 	%p28, %f162, 0f00000000;
	add.f32 	%f163, %f160, 0f3F800000;
	selp.f32 	%f369, %f163, %f160, %p28;
LBB0_9:                                 // %__internal_fmodf_fastpath_quot.exit.i.i
	fma.rn.f32 	%f371, %f369, 0fC0000000, %f371;
LBB0_14:                                // %__internal_fmodf_kernel.exit.i
	abs.f32 	%f177, %f371;
	setp.gtu.f32 	%p35, %f177, 0f7F800000;
	@%p35 bra 	LBB0_16;
// %bb.15:
	mov.b32 	%r320, %f3;
	and.b32  	%r321, %r320, -2147483648;
	mov.b32 	%r322, %f371;
	or.b32  	%r323, %r321, %r322;
	mov.b32 	%f371, %r323;
LBB0_16:                                // %__nv_fmodf.exit
	add.f32 	%f178, %f371, %f371;
	mov.b32 	%r324, %f178;
	and.b32  	%r325, %r324, -2147483648;
	or.b32  	%r326, %r325, 1056964608;
	mov.b32 	%f179, %r326;
	add.f32 	%f180, %f178, %f179;
	cvt.rzi.f32.f32 	%f181, %f180;
	abs.f32 	%f182, %f178;
	setp.gt.f32 	%p36, %f182, 0f4B000000;
	selp.f32 	%f183, %f178, %f181, %p36;
	cvt.rzi.f32.f32 	%f184, %f178;
	setp.lt.f32 	%p37, %f182, 0f3F000000;
	selp.f32 	%f185, %f184, %f183, %p37;
	cvt.rzi.s32.f32 	%r327, %f185;
	fma.rn.f32 	%f186, %f185, 0fBF000000, %f371;
	mul.f32 	%f187, %f186, %f186;
	fma.rn.f32 	%f188, %f187, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f189, %f187, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f190, %f188, %f187, 0fC0A55DF6;
	fma.rn.f32 	%f191, %f189, %f187, 0f4081E0CF;
	fma.rn.f32 	%f192, %f187, %f186, 0f00000000;
	fma.rn.f32 	%f193, %f191, %f187, 0fC09DE9E6;
	fma.rn.f32 	%f194, %f190, %f192, 0f00000000;
	fma.rn.f32 	%f195, %f193, %f187, 0f3F800000;
	fma.rn.f32 	%f196, %f186, 0f40490FDB, %f194;
	and.b32  	%r328, %r327, 1;
	setp.eq.b32 	%p38, %r328, 1;
	selp.f32 	%f197, %f195, %f196, %p38;
	selp.f32 	%f198, %f196, %f195, %p38;
	and.b32  	%r329, %r327, 2;
	setp.eq.s32 	%p39, %r329, 0;
	neg.f32 	%f199, %f197;
	selp.f32 	%f200, %f197, %f199, %p39;
	add.s32 	%r330, %r327, 1;
	and.b32  	%r331, %r330, 2;
	setp.eq.s32 	%p40, %r331, 0;
	mov.f32 	%f201, 0f00000000;
	sub.f32 	%f202, %f201, %f198;
	selp.f32 	%f203, %f198, %f202, %p40;
	cvt.rzi.f32.f32 	%f204, %f371;
	setp.eq.f32 	%p41, %f204, %f371;
	mul.f32 	%f205, %f371, 0f00000000;
	selp.f32 	%f374, %f205, %f200, %p41;
	abs.f32 	%f206, %f371;
	setp.gt.f32 	%p42, %f206, 0f4B800000;
	add.f32 	%f207, %f374, 0f3F800000;
	selp.f32 	%f373, %f207, %f203, %p42;
LBB0_17:                                // %L204
	setp.eq.s32 	%p19, %r314, 0;
	sub.f32 	%f148, %f391, %f145;
	selp.f32 	%f152, %f151, %f147, %p20;
	abs.f32 	%f153, %f395;
	setp.gt.u32 	%p43, %r229, 5;
	mul.lo.s32 	%r3464, %r229, %r6;
	mov.f32 	%f379, %f391;
	mov.f32 	%f380, %f391;
	@%p43 bra 	LBB0_33;
// %bb.18:                              // %L208
	mul.hi.u32 	%r333, %r3464, -1431655765;
	shr.u32 	%r334, %r333, 5;
	mul.lo.s32 	%r335, %r334, 48;
	sub.s32 	%r336, %r3464, %r335;
	cvt.rn.f32.s32 	%f209, %r336;
	div.approx.f32 	%f24, %f209, %f367;
	abs.f32 	%f377, %f24;
	setp.lt.f32 	%p44, %f377, 0f40000000;
	@%p44 bra 	LBB0_30;
// %bb.19:
	setp.gtu.f32 	%p45, %f377, 0f4B800000;
	@%p45 bra 	LBB0_26;
	bra.uni 	LBB0_20;
LBB0_26:
	mov.b32 	%r16, %f377;
	and.b32  	%r337, %r16, 8388607;
	or.b32  	%r3468, %r337, 1065353216;
	mov.b32 	%f376, %r3468;
	add.s32 	%r338, %r16, -1073741824;
	and.b32  	%r3469, %r338, -8388608;
	setp.eq.s32 	%p51, %r3469, 0;
	@%p51 bra 	LBB0_29;
// %bb.27:                              // %__nv_fmaf_rn.exit4.i.i.i1148.preheader
	mov.f32 	%f220, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f219,%f220;
	// end inline asm
LBB0_28:                                // %__nv_fmaf_rn.exit4.i.i.i1148
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r339, %r3469, 192937984;
	add.s32 	%r340, %r339, %r3468;
	mov.b32 	%f221, %r340;
	mul.f32 	%f222, %f219, %f221;
	sub.f32 	%f223, %f221, %f222;
	fma.rn.f32 	%f224, %f223, %f219, %f222;
	sub.f32 	%f225, %f221, %f224;
	fma.rz.f32 	%f226, %f225, %f219, %f224;
	cvt.rzi.f32.f32 	%f227, %f226;
	sub.f32 	%f376, %f221, %f227;
	sub.s32 	%r3469, %r3469, %r339;
	mov.b32 	%r3468, %f376;
	setp.ne.s32 	%p52, %r3469, 0;
	setp.ne.s32 	%p53, %r3468, 0;
	and.pred  	%p54, %p52, %p53;
	@%p54 bra 	LBB0_28;
LBB0_29:                                // %__internal_fmodf_slowpath_mod.exit.i.i1150
	setp.gt.u32 	%p55, %r16, 2139095039;
	selp.f32 	%f228, 0f7FFFFFFF, 0f4B800000, %p55;
	mul.f32 	%f229, %f376, 0f34000000;
	mul.f32 	%f377, %f228, %f229;
	bra.uni 	LBB0_30;
LBB0_20:                                // %__nv_fast_fdividef.exit.i.i.i1120
	mov.f32 	%f211, 0f40000000;
	div.approx.f32 	%f212, %f377, %f211;
	cvt.rzi.f32.f32 	%f375, %f212;
	fma.rn.f32 	%f27, %f375, 0fC0000000, %f377;
	mov.b32 	%r15, %f27;
	setp.lt.u32 	%p46, %r15, 1073741824;
	@%p46 bra 	LBB0_25;
// %bb.21:
	setp.lt.u32 	%p47, %r15, -2147483647;
	@%p47 bra 	LBB0_23;
// %bb.22:
	add.f32 	%f217, %f375, 0fBF800000;
	setp.lt.f32 	%p50, %f27, 0fC0000000;
	add.f32 	%f218, %f217, 0fBF800000;
	selp.f32 	%f375, %f218, %f217, %p50;
	bra.uni 	LBB0_25;
LBB0_23:
	add.f32 	%f375, %f375, 0f3F800000;
	setp.ltu.f32 	%p48, %f27, 0f40800000;
	@%p48 bra 	LBB0_25;
// %bb.24:                              // %__nv_fmaf_rn.exit.i.i.i1125
	add.f32 	%f213, %f375, 0f3F800000;
	fma.rn.f32 	%f215, %f211, 0fC0400000, %f27;
	setp.ge.f32 	%p49, %f215, 0f00000000;
	add.f32 	%f216, %f213, 0f3F800000;
	selp.f32 	%f375, %f216, %f213, %p49;
LBB0_25:                                // %__internal_fmodf_fastpath_quot.exit.i.i1129
	fma.rn.f32 	%f377, %f375, 0fC0000000, %f377;
LBB0_30:                                // %__internal_fmodf_kernel.exit.i1154
	abs.f32 	%f230, %f377;
	setp.gtu.f32 	%p56, %f230, 0f7F800000;
	@%p56 bra 	LBB0_32;
// %bb.31:
	mov.b32 	%r341, %f24;
	and.b32  	%r342, %r341, -2147483648;
	mov.b32 	%r343, %f377;
	or.b32  	%r344, %r342, %r343;
	mov.b32 	%f377, %r344;
LBB0_32:                                // %__nv_fmodf.exit1155
	add.f32 	%f231, %f377, %f377;
	mov.b32 	%r345, %f231;
	and.b32  	%r346, %r345, -2147483648;
	or.b32  	%r347, %r346, 1056964608;
	mov.b32 	%f232, %r347;
	add.f32 	%f233, %f231, %f232;
	cvt.rzi.f32.f32 	%f234, %f233;
	abs.f32 	%f235, %f231;
	setp.gt.f32 	%p57, %f235, 0f4B000000;
	selp.f32 	%f236, %f231, %f234, %p57;
	cvt.rzi.f32.f32 	%f237, %f231;
	setp.lt.f32 	%p58, %f235, 0f3F000000;
	selp.f32 	%f238, %f237, %f236, %p58;
	cvt.rzi.s32.f32 	%r348, %f238;
	fma.rn.f32 	%f239, %f238, 0fBF000000, %f377;
	mul.f32 	%f240, %f239, %f239;
	fma.rn.f32 	%f241, %f240, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f242, %f240, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f243, %f241, %f240, 0fC0A55DF6;
	fma.rn.f32 	%f244, %f242, %f240, 0f4081E0CF;
	fma.rn.f32 	%f245, %f240, %f239, 0f00000000;
	fma.rn.f32 	%f246, %f244, %f240, 0fC09DE9E6;
	fma.rn.f32 	%f247, %f243, %f245, 0f00000000;
	fma.rn.f32 	%f248, %f246, %f240, 0f3F800000;
	fma.rn.f32 	%f249, %f239, 0f40490FDB, %f247;
	and.b32  	%r349, %r348, 1;
	setp.eq.b32 	%p59, %r349, 1;
	selp.f32 	%f250, %f248, %f249, %p59;
	selp.f32 	%f251, %f249, %f248, %p59;
	and.b32  	%r350, %r348, 2;
	setp.eq.s32 	%p60, %r350, 0;
	neg.f32 	%f252, %f250;
	selp.f32 	%f253, %f250, %f252, %p60;
	add.s32 	%r351, %r348, 1;
	and.b32  	%r352, %r351, 2;
	setp.eq.s32 	%p61, %r352, 0;
	mov.f32 	%f254, 0f00000000;
	sub.f32 	%f255, %f254, %f251;
	selp.f32 	%f256, %f251, %f255, %p61;
	cvt.rzi.f32.f32 	%f257, %f377;
	setp.eq.f32 	%p62, %f257, %f377;
	mul.f32 	%f258, %f377, 0f00000000;
	selp.f32 	%f380, %f258, %f253, %p62;
	abs.f32 	%f259, %f377;
	setp.gt.f32 	%p63, %f259, 0f4B800000;
	add.f32 	%f260, %f380, 0f3F800000;
	selp.f32 	%f379, %f260, %f256, %p63;
LBB0_33:                                // %L224
	selp.f32 	%f149, %f145, %f148, %p19;
	setp.gt.f32 	%p21, %f153, 0f4B800000;
	add.f32 	%f154, %f152, 0f3F800000;
	setp.gt.u32 	%p65, %r1, 23;
	or.pred  	%p66, %p22, %p65;
	mov.f32 	%f368, 0f40400000;
	mov.f32 	%f385, %f391;
	mov.f32 	%f386, %f391;
	@%p66 bra 	LBB0_49;
// %bb.34:                              // %L261
	cvt.u16.u32 	%rs9, %r3463;
	and.b16  	%rs10, %rs9, 255;
	mul.lo.s16 	%rs11, %rs10, 171;
	shr.u16 	%rs12, %rs11, 10;
	mul.lo.s16 	%rs13, %rs12, 6;
	sub.s16 	%rs14, %rs9, %rs13;
	and.b16  	%rs15, %rs14, 255;
	cvt.rn.f32.u16 	%f262, %rs15;
	div.approx.f32 	%f45, %f262, %f368;
	abs.f32 	%f383, %f45;
	setp.lt.f32 	%p67, %f383, 0f40000000;
	@%p67 bra 	LBB0_46;
// %bb.35:
	setp.gtu.f32 	%p68, %f383, 0f4B800000;
	@%p68 bra 	LBB0_42;
	bra.uni 	LBB0_36;
LBB0_42:
	mov.b32 	%r26, %f383;
	and.b32  	%r360, %r26, 8388607;
	or.b32  	%r3470, %r360, 1065353216;
	mov.b32 	%f382, %r3470;
	add.s32 	%r361, %r26, -1073741824;
	and.b32  	%r3471, %r361, -8388608;
	setp.eq.s32 	%p74, %r3471, 0;
	@%p74 bra 	LBB0_45;
// %bb.43:                              // %__nv_fmaf_rn.exit4.i.i.i1194.preheader
	mov.f32 	%f273, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f272,%f273;
	// end inline asm
LBB0_44:                                // %__nv_fmaf_rn.exit4.i.i.i1194
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r362, %r3471, 192937984;
	add.s32 	%r363, %r362, %r3470;
	mov.b32 	%f274, %r363;
	mul.f32 	%f275, %f272, %f274;
	sub.f32 	%f276, %f274, %f275;
	fma.rn.f32 	%f277, %f276, %f272, %f275;
	sub.f32 	%f278, %f274, %f277;
	fma.rz.f32 	%f279, %f278, %f272, %f277;
	cvt.rzi.f32.f32 	%f280, %f279;
	sub.f32 	%f382, %f274, %f280;
	sub.s32 	%r3471, %r3471, %r362;
	mov.b32 	%r3470, %f382;
	setp.ne.s32 	%p75, %r3471, 0;
	setp.ne.s32 	%p76, %r3470, 0;
	and.pred  	%p77, %p75, %p76;
	@%p77 bra 	LBB0_44;
LBB0_45:                                // %__internal_fmodf_slowpath_mod.exit.i.i1196
	setp.gt.u32 	%p78, %r26, 2139095039;
	selp.f32 	%f281, 0f7FFFFFFF, 0f4B800000, %p78;
	mul.f32 	%f282, %f382, 0f34000000;
	mul.f32 	%f383, %f281, %f282;
	bra.uni 	LBB0_46;
LBB0_36:                                // %__nv_fast_fdividef.exit.i.i.i1166
	mov.f32 	%f264, 0f40000000;
	div.approx.f32 	%f265, %f383, %f264;
	cvt.rzi.f32.f32 	%f381, %f265;
	fma.rn.f32 	%f48, %f381, 0fC0000000, %f383;
	mov.b32 	%r25, %f48;
	setp.lt.u32 	%p69, %r25, 1073741824;
	@%p69 bra 	LBB0_41;
// %bb.37:
	setp.lt.u32 	%p70, %r25, -2147483647;
	@%p70 bra 	LBB0_39;
// %bb.38:
	add.f32 	%f270, %f381, 0fBF800000;
	setp.lt.f32 	%p73, %f48, 0fC0000000;
	add.f32 	%f271, %f270, 0fBF800000;
	selp.f32 	%f381, %f271, %f270, %p73;
	bra.uni 	LBB0_41;
LBB0_39:
	add.f32 	%f381, %f381, 0f3F800000;
	setp.ltu.f32 	%p71, %f48, 0f40800000;
	@%p71 bra 	LBB0_41;
// %bb.40:                              // %__nv_fmaf_rn.exit.i.i.i1171
	add.f32 	%f266, %f381, 0f3F800000;
	fma.rn.f32 	%f268, %f264, 0fC0400000, %f48;
	setp.ge.f32 	%p72, %f268, 0f00000000;
	add.f32 	%f269, %f266, 0f3F800000;
	selp.f32 	%f381, %f269, %f266, %p72;
LBB0_41:                                // %__internal_fmodf_fastpath_quot.exit.i.i1175
	fma.rn.f32 	%f383, %f381, 0fC0000000, %f383;
LBB0_46:                                // %__internal_fmodf_kernel.exit.i1200
	abs.f32 	%f283, %f383;
	setp.gtu.f32 	%p79, %f283, 0f7F800000;
	@%p79 bra 	LBB0_48;
// %bb.47:
	mov.b32 	%r364, %f45;
	and.b32  	%r365, %r364, -2147483648;
	mov.b32 	%r366, %f383;
	or.b32  	%r367, %r365, %r366;
	mov.b32 	%f383, %r367;
LBB0_48:                                // %__nv_fmodf.exit1201
	add.f32 	%f284, %f383, %f383;
	mov.b32 	%r368, %f284;
	and.b32  	%r369, %r368, -2147483648;
	or.b32  	%r370, %r369, 1056964608;
	mov.b32 	%f285, %r370;
	add.f32 	%f286, %f284, %f285;
	cvt.rzi.f32.f32 	%f287, %f286;
	abs.f32 	%f288, %f284;
	setp.gt.f32 	%p80, %f288, 0f4B000000;
	selp.f32 	%f289, %f284, %f287, %p80;
	cvt.rzi.f32.f32 	%f290, %f284;
	setp.lt.f32 	%p81, %f288, 0f3F000000;
	selp.f32 	%f291, %f290, %f289, %p81;
	cvt.rzi.s32.f32 	%r371, %f291;
	fma.rn.f32 	%f292, %f291, 0fBF000000, %f383;
	mul.f32 	%f293, %f292, %f292;
	fma.rn.f32 	%f294, %f293, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f295, %f293, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f296, %f294, %f293, 0fC0A55DF6;
	fma.rn.f32 	%f297, %f295, %f293, 0f4081E0CF;
	fma.rn.f32 	%f298, %f293, %f292, 0f00000000;
	fma.rn.f32 	%f299, %f297, %f293, 0fC09DE9E6;
	fma.rn.f32 	%f300, %f296, %f298, 0f00000000;
	fma.rn.f32 	%f301, %f299, %f293, 0f3F800000;
	fma.rn.f32 	%f302, %f292, 0f40490FDB, %f300;
	and.b32  	%r372, %r371, 1;
	setp.eq.b32 	%p82, %r372, 1;
	selp.f32 	%f303, %f301, %f302, %p82;
	selp.f32 	%f304, %f302, %f301, %p82;
	and.b32  	%r373, %r371, 2;
	setp.eq.s32 	%p83, %r373, 0;
	neg.f32 	%f305, %f303;
	selp.f32 	%f306, %f303, %f305, %p83;
	add.s32 	%r374, %r371, 1;
	and.b32  	%r375, %r374, 2;
	setp.eq.s32 	%p84, %r375, 0;
	mov.f32 	%f307, 0f00000000;
	sub.f32 	%f308, %f307, %f304;
	selp.f32 	%f309, %f304, %f308, %p84;
	cvt.rzi.f32.f32 	%f310, %f383;
	setp.eq.f32 	%p85, %f310, %f383;
	mul.f32 	%f311, %f383, 0f00000000;
	selp.f32 	%f386, %f311, %f306, %p85;
	abs.f32 	%f312, %f383;
	setp.gt.f32 	%p86, %f312, 0f4B800000;
	add.f32 	%f313, %f386, 0f3F800000;
	selp.f32 	%f385, %f313, %f309, %p86;
LBB0_49:                                // %L277
	selp.f32 	%f155, %f154, %f149, %p21;
	or.pred  	%p89, %p43, %p65;
	mov.f32 	%f392, %f391;
	@%p89 bra 	LBB0_65;
// %bb.50:                              // %L285
	mul.hi.u32 	%r377, %r3464, -1431655765;
	shr.u32 	%r378, %r377, 2;
	mul.lo.s32 	%r379, %r378, 6;
	sub.s32 	%r380, %r3464, %r379;
	cvt.rn.f32.s32 	%f315, %r380;
	div.approx.f32 	%f66, %f315, %f368;
	abs.f32 	%f389, %f66;
	setp.lt.f32 	%p90, %f389, 0f40000000;
	@%p90 bra 	LBB0_62;
// %bb.51:
	setp.gtu.f32 	%p91, %f389, 0f4B800000;
	@%p91 bra 	LBB0_58;
	bra.uni 	LBB0_52;
LBB0_58:
	mov.b32 	%r34, %f389;
	and.b32  	%r381, %r34, 8388607;
	or.b32  	%r3472, %r381, 1065353216;
	mov.b32 	%f388, %r3472;
	add.s32 	%r382, %r34, -1073741824;
	and.b32  	%r3473, %r382, -8388608;
	setp.eq.s32 	%p97, %r3473, 0;
	@%p97 bra 	LBB0_61;
// %bb.59:                              // %__nv_fmaf_rn.exit4.i.i.i1240.preheader
	mov.f32 	%f326, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f325,%f326;
	// end inline asm
LBB0_60:                                // %__nv_fmaf_rn.exit4.i.i.i1240
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r383, %r3473, 192937984;
	add.s32 	%r384, %r383, %r3472;
	mov.b32 	%f327, %r384;
	mul.f32 	%f328, %f325, %f327;
	sub.f32 	%f329, %f327, %f328;
	fma.rn.f32 	%f330, %f329, %f325, %f328;
	sub.f32 	%f331, %f327, %f330;
	fma.rz.f32 	%f332, %f331, %f325, %f330;
	cvt.rzi.f32.f32 	%f333, %f332;
	sub.f32 	%f388, %f327, %f333;
	sub.s32 	%r3473, %r3473, %r383;
	mov.b32 	%r3472, %f388;
	setp.ne.s32 	%p98, %r3473, 0;
	setp.ne.s32 	%p99, %r3472, 0;
	and.pred  	%p100, %p98, %p99;
	@%p100 bra 	LBB0_60;
LBB0_61:                                // %__internal_fmodf_slowpath_mod.exit.i.i1242
	setp.gt.u32 	%p101, %r34, 2139095039;
	selp.f32 	%f334, 0f7FFFFFFF, 0f4B800000, %p101;
	mul.f32 	%f335, %f388, 0f34000000;
	mul.f32 	%f389, %f334, %f335;
	bra.uni 	LBB0_62;
LBB0_52:                                // %__nv_fast_fdividef.exit.i.i.i1212
	mov.f32 	%f317, 0f40000000;
	div.approx.f32 	%f318, %f389, %f317;
	cvt.rzi.f32.f32 	%f387, %f318;
	fma.rn.f32 	%f69, %f387, 0fC0000000, %f389;
	mov.b32 	%r33, %f69;
	setp.lt.u32 	%p92, %r33, 1073741824;
	@%p92 bra 	LBB0_57;
// %bb.53:
	setp.lt.u32 	%p93, %r33, -2147483647;
	@%p93 bra 	LBB0_55;
// %bb.54:
	add.f32 	%f323, %f387, 0fBF800000;
	setp.lt.f32 	%p96, %f69, 0fC0000000;
	add.f32 	%f324, %f323, 0fBF800000;
	selp.f32 	%f387, %f324, %f323, %p96;
	bra.uni 	LBB0_57;
LBB0_55:
	add.f32 	%f387, %f387, 0f3F800000;
	setp.ltu.f32 	%p94, %f69, 0f40800000;
	@%p94 bra 	LBB0_57;
// %bb.56:                              // %__nv_fmaf_rn.exit.i.i.i1217
	add.f32 	%f319, %f387, 0f3F800000;
	fma.rn.f32 	%f321, %f317, 0fC0400000, %f69;
	setp.ge.f32 	%p95, %f321, 0f00000000;
	add.f32 	%f322, %f319, 0f3F800000;
	selp.f32 	%f387, %f322, %f319, %p95;
LBB0_57:                                // %__internal_fmodf_fastpath_quot.exit.i.i1221
	fma.rn.f32 	%f389, %f387, 0fC0000000, %f389;
LBB0_62:                                // %__internal_fmodf_kernel.exit.i1246
	abs.f32 	%f336, %f389;
	setp.gtu.f32 	%p102, %f336, 0f7F800000;
	@%p102 bra 	LBB0_64;
// %bb.63:
	mov.b32 	%r385, %f66;
	and.b32  	%r386, %r385, -2147483648;
	mov.b32 	%r387, %f389;
	or.b32  	%r388, %r386, %r387;
	mov.b32 	%f389, %r388;
LBB0_64:                                // %__nv_fmodf.exit1247
	add.f32 	%f337, %f389, %f389;
	mov.b32 	%r389, %f337;
	and.b32  	%r390, %r389, -2147483648;
	or.b32  	%r391, %r390, 1056964608;
	mov.b32 	%f338, %r391;
	add.f32 	%f339, %f337, %f338;
	cvt.rzi.f32.f32 	%f340, %f339;
	abs.f32 	%f341, %f337;
	setp.gt.f32 	%p103, %f341, 0f4B000000;
	selp.f32 	%f342, %f337, %f340, %p103;
	cvt.rzi.f32.f32 	%f343, %f337;
	setp.lt.f32 	%p104, %f341, 0f3F000000;
	selp.f32 	%f344, %f343, %f342, %p104;
	cvt.rzi.s32.f32 	%r392, %f344;
	fma.rn.f32 	%f345, %f344, 0fBF000000, %f389;
	mul.f32 	%f346, %f345, %f345;
	fma.rn.f32 	%f347, %f346, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f348, %f346, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f349, %f347, %f346, 0fC0A55DF6;
	fma.rn.f32 	%f350, %f348, %f346, 0f4081E0CF;
	fma.rn.f32 	%f351, %f346, %f345, 0f00000000;
	fma.rn.f32 	%f352, %f350, %f346, 0fC09DE9E6;
	fma.rn.f32 	%f353, %f349, %f351, 0f00000000;
	fma.rn.f32 	%f354, %f352, %f346, 0f3F800000;
	fma.rn.f32 	%f355, %f345, 0f40490FDB, %f353;
	and.b32  	%r393, %r392, 1;
	setp.eq.b32 	%p105, %r393, 1;
	selp.f32 	%f356, %f354, %f355, %p105;
	selp.f32 	%f357, %f355, %f354, %p105;
	and.b32  	%r394, %r392, 2;
	setp.eq.s32 	%p106, %r394, 0;
	neg.f32 	%f358, %f356;
	selp.f32 	%f359, %f356, %f358, %p106;
	add.s32 	%r395, %r392, 1;
	and.b32  	%r396, %r395, 2;
	setp.eq.s32 	%p107, %r396, 0;
	mov.f32 	%f360, 0f00000000;
	sub.f32 	%f361, %f360, %f357;
	selp.f32 	%f362, %f357, %f361, %p107;
	cvt.rzi.f32.f32 	%f363, %f389;
	setp.eq.f32 	%p108, %f363, %f389;
	mul.f32 	%f364, %f389, 0f00000000;
	selp.f32 	%f392, %f364, %f359, %p108;
	abs.f32 	%f365, %f389;
	setp.gt.f32 	%p109, %f365, 0f4B800000;
	add.f32 	%f366, %f392, 0f3F800000;
	selp.f32 	%f391, %f366, %f362, %p109;
LBB0_65:                                // %L301
	mov.b32 	%r303, %f155;
	mov.b32 	%r306, %f152;
	mov.b32 	%r398, %f385;
	mov.b32 	%r399, %f391;
	mov.b32 	%r404, %f386;
	mov.b32 	%r405, %f392;
	mov.u32 	%r3474, 999999999;
	cvt.u16.u32 	%rs269, %r1;
	@%p65 bra 	LBB0_67;
// %bb.66:                              // %L337
	ld.param.u64 	%rd1, [_Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE_param_1];
	and.b16  	%rs17, %rs269, 255;
	mul.lo.s16 	%rs18, %rs17, 171;
	shr.u16 	%rs19, %rs18, 12;
	mul.lo.s16 	%rs20, %rs19, 24;
	sub.s16 	%rs21, %rs269, %rs20;
	cvt.u32.u16 	%r410, %rs21;
	and.b32  	%r411, %r410, 255;
	mad.lo.s32 	%r412, %r411, 24, %r2;
	cvt.u16.u32 	%rs22, %r412;
	mul.hi.u16 	%rs23, %rs22, -7281;
	shr.u16 	%rs24, %rs23, 9;
	mul.lo.s16 	%rs25, %rs24, 576;
	sub.s16 	%rs26, %rs22, %rs25;
	cvt.u32.u16 	%r413, %rs26;
	mul.wide.u32 	%rd21, %r413, 4;
	add.s64 	%rd22, %rd1, %rd21;
	ld.global.u32 	%r414, [%rd22];
	cvt.s32.s16 	%r415, %r414;
	shr.s32 	%r416, %r414, 16;
	mul.lo.s32 	%r417, %r416, 801;
	mad.lo.s32 	%r3474, %r415, 33, %r417;
LBB0_67:                                // %L414
	xor.b32  	%r302, %r306, -2147483648;
	mov.b32 	%r354, %f373;
	mov.b32 	%r355, %f379;
	mov.b32 	%r357, %f374;
	mov.b32 	%r358, %f380;
	xor.b32  	%r401, %r404, -2147483648;
	xor.b32  	%r402, %r405, -2147483648;
	and.b32  	%r47, %r1, 24;
	setp.ne.s32 	%p111, %r47, 24;
	cvt.u16.u32 	%rs270, %r6;
	@%p111 bra 	LBB0_69;
// %bb.68:                              // %L414.L719_crit_edge
	mul.lo.s16 	%rs40, %rs270, 171;
	shr.u16 	%rs41, %rs40, 10;
	mul.lo.s16 	%rs42, %rs41, 6;
	sub.s16 	%rs43, %rs270, %rs42;
	cvt.u32.u16 	%r432, %rs43;
	and.b32  	%r3478, %r432, 255;
	cvt.u16.u32 	%rs44, %r2;
	and.b16  	%rs45, %rs44, 255;
	mul.lo.s16 	%rs46, %rs45, 171;
	shr.u16 	%rs47, %rs46, 10;
	cvt.u32.u16 	%r3477, %rs47;
	mul.lo.s16 	%rs48, %rs47, -6;
	add.s16 	%rs49, %rs48, %rs44;
	cvt.u32.u16 	%r434, %rs49;
	and.b32  	%r3476, %r434, 255;
	mul.wide.u16 	%r3475, %rs47, 6;
	mov.u32 	%r3479, 0;
	mov.u32 	%r3480, %r3479;
	bra.uni 	LBB0_70;
LBB0_69:                                // %L440
	ld.param.u64 	%rd2, [_Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE_param_2];
	cvt.u16.u32 	%rs27, %r2;
	and.b16  	%rs28, %rs27, 255;
	mul.lo.s16 	%rs29, %rs28, 171;
	shr.u16 	%rs30, %rs29, 10;
	mul.lo.s16 	%rs31, %rs30, -6;
	add.s16 	%rs32, %rs31, %rs27;
	cvt.u32.u16 	%r419, %rs32;
	and.b32  	%r3476, %r419, 255;
	cvt.u32.u16 	%r3477, %rs30;
	mul.wide.u16 	%r3475, %rs30, 6;
	mul.lo.s16 	%rs34, %rs270, 171;
	shr.u16 	%rs35, %rs34, 10;
	mul.lo.s16 	%rs36, %rs35, 6;
	sub.s16 	%rs37, %rs270, %rs36;
	cvt.u32.u16 	%r420, %rs37;
	and.b32  	%r3478, %r420, 255;
	and.b16  	%rs38, %rs37, 255;
	mul.wide.u16 	%r421, %rs38, 24;
	mul.lo.s32 	%r422, %r4, 1152;
	mad.lo.s32 	%r423, %r5, 144, %r422;
	or.b32  	%r424, %r423, %r3476;
	add.s32 	%r425, %r424, %r3475;
	add.s32 	%r426, %r425, %r421;
	mul.wide.u32 	%rd23, %r426, 4;
	add.s64 	%rd24, %rd2, %rd23;
	ld.global.u32 	%r3479, [%rd24];
	add.s32 	%r427, %r423, 576;
	or.b32  	%r428, %r427, %r3476;
	add.s32 	%r429, %r428, %r3475;
	add.s32 	%r430, %r429, %r421;
	mul.wide.u32 	%rd25, %r430, 4;
	add.s64 	%rd26, %rd2, %rd25;
	ld.global.u32 	%r3480, [%rd26];
LBB0_70:                                // %L719
	ld.param.u64 	%rd3, [_Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE_param_3];
	ld.param.u64 	%rd4, [_Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE_param_4];
	// begin inline asm
	cvt.rn.f16x2.f32 %r301, %r303, %r302;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r304, %r306, %r303;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r353, %r355, %r354;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r356, %r358, %r357;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r397, %r399, %r398;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r400, %r402, %r401;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r403, %r405, %r404;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r406, %r399, %r398;
	// end inline asm
	mov.u32 	%r3465, 0;
	shl.b32 	%r436, %r1, 3;
	and.b32  	%r437, %r436, 128;
	shl.b32 	%r438, %r1, 2;
	and.b32  	%r439, %r438, 60;
	shl.b32 	%r64, %r4, 8;
	or.b32  	%r65, %r437, %r439;
	or.b32  	%r440, %r438, %r437;
	or.b32  	%r66, %r440, 64;
	add.s32 	%r67, %r2, 24;
	and.b16  	%rs1, %rs269, 16;
	and.b32  	%r441, %r227, 30;
	shr.u32 	%r442, %r1, 4;
	or.b32  	%r443, %r441, %r442;
	mul.lo.s32 	%r68, %r443, 257;
	or.b32  	%r444, %r442, %r227;
	or.b32  	%r445, %r444, 32;
	mul.lo.s32 	%r69, %r445, 257;
	shr.u32 	%r446, %r2, 3;
	and.b32  	%r447, %r3, 224;
	and.b16  	%rs51, %rs269, 255;
	mul.lo.s16 	%rs52, %rs51, 171;
	shr.u16 	%rs53, %rs52, 12;
	mul.lo.s16 	%rs54, %rs53, 24;
	sub.s16 	%rs55, %rs269, %rs54;
	cvt.u32.u16 	%r448, %rs55;
	and.b32  	%r70, %r448, 255;
	mad.lo.s32 	%r71, %r446, 257, %r447;
	shr.u32 	%r449, %r67, 3;
	mad.lo.s32 	%r72, %r449, 257, %r447;
	add.s32 	%r450, %r2, 48;
	shr.u32 	%r451, %r450, 3;
	mad.lo.s32 	%r73, %r451, 257, %r447;
	add.s32 	%r452, %r2, 72;
	shr.u32 	%r453, %r452, 3;
	mad.lo.s32 	%r74, %r453, 257, %r447;
	or.b32  	%r454, %r446, 12;
	mad.lo.s32 	%r75, %r454, 257, %r447;
	add.s32 	%r455, %r2, 120;
	shr.u32 	%r456, %r455, 3;
	mad.lo.s32 	%r76, %r456, 257, %r447;
	add.s32 	%r457, %r2, 144;
	shr.u32 	%r458, %r457, 3;
	mad.lo.s32 	%r77, %r458, 257, %r447;
	add.s32 	%r459, %r2, 168;
	shr.u32 	%r460, %r459, 3;
	mad.lo.s32 	%r78, %r460, 257, %r447;
	or.b32  	%r461, %r446, 24;
	mad.lo.s32 	%r79, %r461, 257, %r447;
	add.s32 	%r462, %r2, 216;
	shr.u32 	%r463, %r462, 3;
	mad.lo.s32 	%r80, %r463, 257, %r447;
	add.s32 	%r464, %r2, 240;
	shr.u32 	%r465, %r464, 3;
	mad.lo.s32 	%r81, %r465, 257, %r447;
	add.s32 	%r466, %r2, 264;
	shr.u32 	%r467, %r466, 3;
	mad.lo.s32 	%r82, %r467, 257, %r447;
	or.b32  	%r468, %r446, 36;
	mad.lo.s32 	%r83, %r468, 257, %r447;
	add.s32 	%r469, %r2, 312;
	shr.u32 	%r470, %r469, 3;
	mad.lo.s32 	%r84, %r470, 257, %r447;
	add.s32 	%r471, %r2, 336;
	shr.u32 	%r472, %r471, 3;
	mad.lo.s32 	%r85, %r472, 257, %r447;
	add.s32 	%r473, %r2, 360;
	shr.u32 	%r474, %r473, 3;
	mad.lo.s32 	%r86, %r474, 257, %r447;
	or.b32  	%r475, %r446, 48;
	mad.lo.s32 	%r87, %r475, 257, %r447;
	add.s32 	%r476, %r2, 408;
	shr.u32 	%r477, %r476, 3;
	mad.lo.s32 	%r88, %r477, 257, %r447;
	add.s32 	%r478, %r2, 432;
	shr.u32 	%r479, %r478, 3;
	mad.lo.s32 	%r89, %r479, 257, %r447;
	add.s32 	%r480, %r2, 456;
	shr.u32 	%r481, %r480, 3;
	mad.lo.s32 	%r90, %r481, 257, %r447;
	or.b32  	%r482, %r446, 60;
	mad.lo.s32 	%r91, %r482, 257, %r447;
	add.s32 	%r483, %r2, 504;
	bfe.u32 	%r484, %r483, 3, 6;
	mad.lo.s32 	%r92, %r484, 257, %r447;
	mul.lo.s32 	%r485, %r5, 4806;
	mad.lo.s32 	%r486, %r3477, 198, %r485;
	mad.lo.s32 	%r487, %r3476, 33, %r486;
	mad.lo.s32 	%r488, %r3478, 801, %r487;
	bfe.u32 	%r489, %r1, 3, 1;
	mul.lo.s32 	%r490, %r489, 514;
	and.b32  	%r491, %r1, 1;
	mul.lo.s32 	%r492, %r491, 4112;
	bfe.u32 	%r493, %r1, 1, 1;
	mul.lo.s32 	%r494, %r493, 2056;
	and.b32  	%r495, %r6, 1;
	mul.lo.s32 	%r496, %r495, 1028;
	mul.lo.s32 	%r497, %r442, 257;
	add.s32 	%r498, %r497, %r492;
	add.s32 	%r499, %r498, %r490;
	add.s32 	%r500, %r499, %r494;
	add.s32 	%r501, %r500, %r3476;
	add.s32 	%r502, %r501, %r496;
	add.s32 	%r93, %r502, %r3475;
	mul.wide.u32 	%rd27, %r93, 4;
	mov.u64 	%rd28, shmem;
	add.s64 	%rd6, %rd28, %rd27;
	add.s32 	%r94, %r93, 8256;
	cvt.u64.u32 	%rd29, %r3475;
	cvt.u64.u32 	%rd30, %r496;
	cvt.u64.u32 	%rd31, %r3476;
	cvt.u64.u32 	%rd32, %r494;
	cvt.u64.u32 	%rd33, %r490;
	cvt.u64.u32 	%rd34, %r497;
	cvt.u64.u32 	%rd35, %r492;
	add.s64 	%rd36, %rd35, %rd34;
	add.s64 	%rd37, %rd36, %rd33;
	add.s64 	%rd38, %rd37, %rd32;
	add.s64 	%rd39, %rd38, %rd31;
	add.s64 	%rd40, %rd39, %rd30;
	add.s64 	%rd41, %rd40, %rd29;
	shl.b64 	%rd42, %rd41, 2;
	add.s64 	%rd7, %rd28, %rd42;
	add.s32 	%r95, %r93, 32;
	add.s32 	%r96, %r93, 8288;
	bfe.u32 	%r503, %r2, 3, 1;
	and.b32  	%r504, %r2, 1;
	mul.lo.s32 	%r505, %r504, 4112;
	bfe.u32 	%r506, %r2, 1, 1;
	bfe.u32 	%r507, %r2, 2, 1;
	shr.u32 	%r508, %r2, 4;
	mad.lo.s32 	%r509, %r5, 6, %r505;
	mad.lo.s32 	%r510, %r508, 257, %r509;
	mad.lo.s32 	%r511, %r503, 514, %r510;
	mad.lo.s32 	%r512, %r506, 2056, %r511;
	mad.lo.s32 	%r513, %r507, 1028, %r512;
	add.s32 	%r97, %r513, %r3478;
	mul.wide.u32 	%rd43, %r97, 4;
	add.s64 	%rd8, %rd28, %rd43;
	add.s32 	%r98, %r97, 8256;
	mul.wide.u32 	%rd44, %r98, 4;
	add.s64 	%rd9, %rd28, %rd44;
	add.s32 	%r99, %r97, 32;
	mul.wide.u32 	%rd45, %r99, 4;
	add.s64 	%rd10, %rd28, %rd45;
	add.s32 	%r100, %r97, 8288;
	mul.wide.u32 	%rd46, %r100, 4;
	add.s64 	%rd11, %rd28, %rd46;
	mul.lo.s32 	%r514, %r4, 58752;
	cvt.u16.u32 	%rs56, %r2;
	shl.b16 	%rs57, %rs56, 1;
	and.b16  	%rs58, %rs57, 254;
	mul.lo.s16 	%rs59, %rs58, 171;
	shr.u16 	%rs60, %rs59, 13;
	mul.lo.s16 	%rs61, %rs60, 48;
	sub.s16 	%rs62, %rs57, %rs61;
	cvt.u32.u16 	%r515, %rs62;
	and.b32  	%r516, %r515, 254;
	or.b32  	%r517, %r514, %r70;
	mad.lo.s32 	%r101, %r516, 24, %r517;
	or.b16  	%rs63, %rs57, 1;
	and.b16  	%rs64, %rs63, 255;
	mul.lo.s16 	%rs65, %rs64, 171;
	shr.u16 	%rs66, %rs65, 13;
	mul.lo.s16 	%rs67, %rs66, 48;
	sub.s16 	%rs68, %rs63, %rs67;
	cvt.u32.u16 	%r518, %rs68;
	and.b32  	%r519, %r518, 255;
	mad.lo.s32 	%r102, %r519, 24, %r517;
	mul.wide.u32 	%rd47, %r488, 4;
	add.s64 	%rd12, %rd28, %rd47;
	setp.gt.u32 	%p112, %r2, 7;
	setp.eq.s16 	%p113, %rs1, 0;
	setp.lt.u32 	%p115, %r1, 24;
	mov.u32 	%r3481, %r3465;
	mov.u32 	%r3512, %r3465;
	mov.u32 	%r3513, %r3465;
	mov.u32 	%r3514, %r3465;
	mov.u32 	%r3515, %r3465;
	bra.uni 	LBB0_71;
LBB0_92:                                // %L31510
                                        //   in Loop: Header=BB0_71 Depth=1
	add.s32 	%r216, %r3481, 48;
	setp.ne.s32 	%p141, %r3481, 2016;
	mov.u32 	%r3481, %r216;
	@%p141 bra 	LBB0_71;
	bra.uni 	LBB0_93;
LBB0_71:                                // %L722
                                        // =>This Loop Header: Depth=1
                                        //     Child Loop BB0_73 Depth 2
                                        //     Child Loop BB0_83 Depth 2
	mul.hi.u32 	%r713, %r3481, -1431655765;
	shr.u32 	%r714, %r713, 5;
	mul.lo.s32 	%r108, %r714, 48;
	add.s32 	%r715, %r108, %r2;
	cvt.u16.u32 	%rs69, %r715;
	mul.hi.s16 	%rs70, %rs69, 16257;
	shr.u16 	%rs71, %rs70, 15;
	shr.s16 	%rs72, %rs70, 9;
	add.s16 	%rs73, %rs72, %rs71;
	mul.lo.s16 	%rs74, %rs73, 2064;
	sub.s16 	%rs75, %rs69, %rs74;
	cvt.u32.u16 	%r716, %rs75;
	shl.b32 	%r717, %r716, 16;
	or.b32  	%r718, %r717, %r65;
	or.b32  	%r719, %r718, %r64;
	mul.wide.s32 	%rd48, %r719, 4;
	add.s64 	%rd49, %rd3, %rd48;
	ld.global.v4.u32 	{%r720, %r721, %r722, %r723}, [%rd49];
	or.b32  	%r724, %r717, %r66;
	or.b32  	%r725, %r724, %r64;
	mul.wide.s32 	%rd50, %r725, 4;
	add.s64 	%rd51, %rd3, %rd50;
	ld.global.v4.u32 	{%r726, %r727, %r728, %r729}, [%rd51];
	add.s32 	%r730, %r67, %r108;
	cvt.u16.u32 	%rs76, %r730;
	mul.hi.s16 	%rs77, %rs76, 16257;
	shr.u16 	%rs78, %rs77, 15;
	shr.s16 	%rs79, %rs77, 9;
	add.s16 	%rs80, %rs79, %rs78;
	mul.lo.s16 	%rs81, %rs80, 2064;
	sub.s16 	%rs82, %rs76, %rs81;
	cvt.u32.u16 	%r731, %rs82;
	shl.b32 	%r732, %r731, 16;
	or.b32  	%r733, %r732, %r65;
	or.b32  	%r734, %r733, %r64;
	mul.wide.s32 	%rd52, %r734, 4;
	add.s64 	%rd53, %rd3, %rd52;
	ld.global.v4.u32 	{%r735, %r736, %r737, %r738}, [%rd53];
	or.b32  	%r739, %r732, %r66;
	or.b32  	%r740, %r739, %r64;
	mul.wide.s32 	%rd54, %r740, 4;
	add.s64 	%rd55, %rd3, %rd54;
	ld.global.v4.u32 	{%r741, %r742, %r743, %r744}, [%rd55];
	selp.b32 	%r745, %r722, %r720, %p113;
	shfl.sync.bfly.b32	%r746, %r745, 16, 31, -1;
	selp.b32 	%r522, %r720, %r746, %p113;
	selp.b32 	%r527, %r746, %r722, %p113;
	selp.b32 	%r747, %r723, %r721, %p113;
	shfl.sync.bfly.b32	%r748, %r747, 16, 31, -1;
	selp.b32 	%r530, %r721, %r748, %p113;
	selp.b32 	%r535, %r748, %r723, %p113;
	selp.b32 	%r749, %r728, %r726, %p113;
	shfl.sync.bfly.b32	%r750, %r749, 16, 31, -1;
	selp.b32 	%r538, %r726, %r750, %p113;
	selp.b32 	%r543, %r750, %r728, %p113;
	selp.b32 	%r751, %r729, %r727, %p113;
	shfl.sync.bfly.b32	%r752, %r751, 16, 31, -1;
	selp.b32 	%r546, %r727, %r752, %p113;
	selp.b32 	%r551, %r752, %r729, %p113;
	selp.b32 	%r753, %r737, %r735, %p113;
	shfl.sync.bfly.b32	%r754, %r753, 16, 31, -1;
	selp.b32 	%r554, %r735, %r754, %p113;
	selp.b32 	%r559, %r754, %r737, %p113;
	selp.b32 	%r755, %r738, %r736, %p113;
	shfl.sync.bfly.b32	%r756, %r755, 16, 31, -1;
	selp.b32 	%r562, %r736, %r756, %p113;
	selp.b32 	%r567, %r756, %r738, %p113;
	selp.b32 	%r757, %r743, %r741, %p113;
	shfl.sync.bfly.b32	%r758, %r757, 16, 31, -1;
	selp.b32 	%r570, %r741, %r758, %p113;
	selp.b32 	%r575, %r758, %r743, %p113;
	selp.b32 	%r759, %r744, %r742, %p113;
	shfl.sync.bfly.b32	%r760, %r759, 16, 31, -1;
	selp.b32 	%r578, %r742, %r760, %p113;
	selp.b32 	%r583, %r760, %r744, %p113;
	shl.b32 	%r523, %r527, 4;
	mov.u32 	%r521, 252645135;
	// begin inline asm
	lop3.b32 %r585, %r521, %r522, %r523, 202;
	// end inline asm
	shr.u32 	%r526, %r522, 4;
	// begin inline asm
	lop3.b32 %r601, %r521, %r526, %r527, 202;
	// end inline asm
	shl.b32 	%r531, %r535, 4;
	// begin inline asm
	lop3.b32 %r593, %r521, %r530, %r531, 202;
	// end inline asm
	shr.u32 	%r534, %r530, 4;
	// begin inline asm
	lop3.b32 %r609, %r521, %r534, %r535, 202;
	// end inline asm
	shl.b32 	%r539, %r543, 4;
	// begin inline asm
	lop3.b32 %r617, %r521, %r538, %r539, 202;
	// end inline asm
	shr.u32 	%r542, %r538, 4;
	// begin inline asm
	lop3.b32 %r633, %r521, %r542, %r543, 202;
	// end inline asm
	shl.b32 	%r547, %r551, 4;
	// begin inline asm
	lop3.b32 %r625, %r521, %r546, %r547, 202;
	// end inline asm
	shr.u32 	%r550, %r546, 4;
	// begin inline asm
	lop3.b32 %r641, %r521, %r550, %r551, 202;
	// end inline asm
	shl.b32 	%r555, %r559, 4;
	// begin inline asm
	lop3.b32 %r586, %r521, %r554, %r555, 202;
	// end inline asm
	shr.u32 	%r558, %r554, 4;
	// begin inline asm
	lop3.b32 %r602, %r521, %r558, %r559, 202;
	// end inline asm
	shl.b32 	%r563, %r567, 4;
	// begin inline asm
	lop3.b32 %r594, %r521, %r562, %r563, 202;
	// end inline asm
	shr.u32 	%r566, %r562, 4;
	// begin inline asm
	lop3.b32 %r610, %r521, %r566, %r567, 202;
	// end inline asm
	shl.b32 	%r571, %r575, 4;
	// begin inline asm
	lop3.b32 %r618, %r521, %r570, %r571, 202;
	// end inline asm
	shr.u32 	%r574, %r570, 4;
	// begin inline asm
	lop3.b32 %r634, %r521, %r574, %r575, 202;
	// end inline asm
	shl.b32 	%r579, %r583, 4;
	// begin inline asm
	lop3.b32 %r626, %r521, %r578, %r579, 202;
	// end inline asm
	shr.u32 	%r582, %r578, 4;
	// begin inline asm
	lop3.b32 %r642, %r521, %r582, %r583, 202;
	// end inline asm
	mov.u32 	%r587, 25152;
	// begin inline asm
	prmt.b32 %r649, %r585, %r586, %r587;
	// end inline asm
	mov.u32 	%r591, 29521;
	// begin inline asm
	prmt.b32 %r681, %r585, %r586, %r591;
	// end inline asm
	// begin inline asm
	prmt.b32 %r657, %r593, %r594, %r587;
	// end inline asm
	// begin inline asm
	prmt.b32 %r689, %r593, %r594, %r591;
	// end inline asm
	// begin inline asm
	prmt.b32 %r650, %r601, %r602, %r587;
	// end inline asm
	// begin inline asm
	prmt.b32 %r682, %r601, %r602, %r591;
	// end inline asm
	// begin inline asm
	prmt.b32 %r658, %r609, %r610, %r587;
	// end inline asm
	// begin inline asm
	prmt.b32 %r690, %r609, %r610, %r591;
	// end inline asm
	// begin inline asm
	prmt.b32 %r665, %r617, %r618, %r587;
	// end inline asm
	// begin inline asm
	prmt.b32 %r697, %r617, %r618, %r591;
	// end inline asm
	// begin inline asm
	prmt.b32 %r673, %r625, %r626, %r587;
	// end inline asm
	// begin inline asm
	prmt.b32 %r705, %r625, %r626, %r591;
	// end inline asm
	// begin inline asm
	prmt.b32 %r666, %r633, %r634, %r587;
	// end inline asm
	// begin inline asm
	prmt.b32 %r698, %r633, %r634, %r591;
	// end inline asm
	// begin inline asm
	prmt.b32 %r674, %r641, %r642, %r587;
	// end inline asm
	// begin inline asm
	prmt.b32 %r706, %r641, %r642, %r591;
	// end inline asm
	mov.u32 	%r707, 21520;
	// begin inline asm
	prmt.b32 %r648, %r649, %r650, %r707;
	// end inline asm
	mov.u32 	%r711, 30258;
	// begin inline asm
	prmt.b32 %r652, %r649, %r650, %r711;
	// end inline asm
	// begin inline asm
	prmt.b32 %r656, %r657, %r658, %r707;
	// end inline asm
	// begin inline asm
	prmt.b32 %r660, %r657, %r658, %r711;
	// end inline asm
	// begin inline asm
	prmt.b32 %r664, %r665, %r666, %r707;
	// end inline asm
	// begin inline asm
	prmt.b32 %r668, %r665, %r666, %r711;
	// end inline asm
	// begin inline asm
	prmt.b32 %r672, %r673, %r674, %r707;
	// end inline asm
	// begin inline asm
	prmt.b32 %r676, %r673, %r674, %r711;
	// end inline asm
	// begin inline asm
	prmt.b32 %r680, %r681, %r682, %r707;
	// end inline asm
	// begin inline asm
	prmt.b32 %r684, %r681, %r682, %r711;
	// end inline asm
	// begin inline asm
	prmt.b32 %r688, %r689, %r690, %r707;
	// end inline asm
	// begin inline asm
	prmt.b32 %r692, %r689, %r690, %r711;
	// end inline asm
	// begin inline asm
	prmt.b32 %r696, %r697, %r698, %r707;
	// end inline asm
	// begin inline asm
	prmt.b32 %r700, %r697, %r698, %r711;
	// end inline asm
	// begin inline asm
	prmt.b32 %r704, %r705, %r706, %r707;
	// end inline asm
	// begin inline asm
	prmt.b32 %r708, %r705, %r706, %r711;
	// end inline asm
	mul.hi.s16 	%rs83, %rs69, 10923;
	shr.u16 	%rs84, %rs83, 15;
	shr.s16 	%rs85, %rs83, 2;
	add.s16 	%rs86, %rs85, %rs84;
	mul.lo.s16 	%rs87, %rs86, 24;
	sub.s16 	%rs88, %rs69, %rs87;
	cvt.s32.s16 	%r761, %rs88;
	add.s32 	%r762, %r68, %r761;
	mul.wide.s32 	%rd56, %r762, 4;
	add.s64 	%rd58, %rd28, %rd56;
	st.shared.u32 	[%rd58], %r648;
	st.shared.u32 	[%rd58+512], %r656;
	st.shared.u32 	[%rd58+256], %r652;
	st.shared.u32 	[%rd58+768], %r660;
	add.s32 	%r763, %r69, %r761;
	mul.wide.s32 	%rd59, %r763, 4;
	add.s64 	%rd60, %rd28, %rd59;
	st.shared.u32 	[%rd60], %r664;
	st.shared.u32 	[%rd60+512], %r672;
	st.shared.u32 	[%rd60+256], %r668;
	st.shared.u32 	[%rd60+768], %r676;
	st.shared.u32 	[%rd58+128], %r680;
	st.shared.u32 	[%rd58+640], %r688;
	st.shared.u32 	[%rd58+384], %r684;
	st.shared.u32 	[%rd58+896], %r692;
	st.shared.u32 	[%rd60+128], %r696;
	st.shared.u32 	[%rd60+640], %r704;
	st.shared.u32 	[%rd60+384], %r700;
	st.shared.u32 	[%rd60+896], %r708;
	bar.sync 	0;
	add.s32 	%r764, %r108, %r70;
	cvt.u16.u32 	%rs89, %r764;
	mul.hi.s16 	%rs90, %rs89, 10923;
	shr.u16 	%rs91, %rs90, 15;
	shr.s16 	%rs92, %rs90, 2;
	add.s16 	%rs93, %rs92, %rs91;
	mul.lo.s16 	%rs94, %rs93, 24;
	sub.s16 	%rs95, %rs89, %rs94;
	cvt.s32.s16 	%r765, %rs95;
	add.s32 	%r766, %r71, %r765;
	mul.wide.s32 	%rd61, %r766, 4;
	add.s64 	%rd62, %rd28, %rd61;
	ld.shared.u32 	%r767, [%rd62];
	add.s32 	%r768, %r72, %r765;
	mul.wide.u32 	%rd63, %r768, 4;
	add.s64 	%rd64, %rd28, %rd63;
	ld.shared.u32 	%r769, [%rd64];
	add.s32 	%r770, %r73, %r765;
	mul.wide.u32 	%rd65, %r770, 4;
	add.s64 	%rd66, %rd28, %rd65;
	ld.shared.u32 	%r771, [%rd66];
	add.s32 	%r772, %r74, %r765;
	mul.wide.u32 	%rd67, %r772, 4;
	add.s64 	%rd68, %rd28, %rd67;
	ld.shared.u32 	%r773, [%rd68];
	add.s32 	%r774, %r75, %r765;
	mul.wide.s32 	%rd69, %r774, 4;
	add.s64 	%rd70, %rd28, %rd69;
	ld.shared.u32 	%r775, [%rd70];
	add.s32 	%r776, %r76, %r765;
	mul.wide.u32 	%rd71, %r776, 4;
	add.s64 	%rd72, %rd28, %rd71;
	ld.shared.u32 	%r777, [%rd72];
	add.s32 	%r778, %r77, %r765;
	mul.wide.u32 	%rd73, %r778, 4;
	add.s64 	%rd74, %rd28, %rd73;
	ld.shared.u32 	%r779, [%rd74];
	add.s32 	%r780, %r78, %r765;
	mul.wide.u32 	%rd75, %r780, 4;
	add.s64 	%rd76, %rd28, %rd75;
	ld.shared.u32 	%r781, [%rd76];
	add.s32 	%r782, %r79, %r765;
	mul.wide.s32 	%rd77, %r782, 4;
	add.s64 	%rd78, %rd28, %rd77;
	ld.shared.u32 	%r783, [%rd78];
	add.s32 	%r784, %r80, %r765;
	mul.wide.u32 	%rd79, %r784, 4;
	add.s64 	%rd80, %rd28, %rd79;
	ld.shared.u32 	%r785, [%rd80];
	add.s32 	%r786, %r81, %r765;
	mul.wide.u32 	%rd81, %r786, 4;
	add.s64 	%rd82, %rd28, %rd81;
	ld.shared.u32 	%r787, [%rd82];
	add.s32 	%r788, %r82, %r765;
	mul.wide.u32 	%rd83, %r788, 4;
	add.s64 	%rd84, %rd28, %rd83;
	ld.shared.u32 	%r789, [%rd84];
	add.s32 	%r790, %r83, %r765;
	mul.wide.s32 	%rd85, %r790, 4;
	add.s64 	%rd86, %rd28, %rd85;
	ld.shared.u32 	%r791, [%rd86];
	add.s32 	%r792, %r84, %r765;
	mul.wide.u32 	%rd87, %r792, 4;
	add.s64 	%rd88, %rd28, %rd87;
	ld.shared.u32 	%r793, [%rd88];
	add.s32 	%r794, %r85, %r765;
	mul.wide.u32 	%rd89, %r794, 4;
	add.s64 	%rd90, %rd28, %rd89;
	ld.shared.u32 	%r795, [%rd90];
	add.s32 	%r796, %r86, %r765;
	mul.wide.u32 	%rd91, %r796, 4;
	add.s64 	%rd92, %rd28, %rd91;
	ld.shared.u32 	%r797, [%rd92];
	add.s32 	%r798, %r87, %r765;
	mul.wide.s32 	%rd93, %r798, 4;
	add.s64 	%rd94, %rd28, %rd93;
	ld.shared.u32 	%r799, [%rd94];
	add.s32 	%r800, %r88, %r765;
	mul.wide.u32 	%rd95, %r800, 4;
	add.s64 	%rd96, %rd28, %rd95;
	ld.shared.u32 	%r801, [%rd96];
	add.s32 	%r802, %r89, %r765;
	mul.wide.u32 	%rd97, %r802, 4;
	add.s64 	%rd98, %rd28, %rd97;
	ld.shared.u32 	%r803, [%rd98];
	add.s32 	%r804, %r90, %r765;
	mul.wide.u32 	%rd99, %r804, 4;
	add.s64 	%rd100, %rd28, %rd99;
	ld.shared.u32 	%r805, [%rd100];
	add.s32 	%r806, %r91, %r765;
	mul.wide.s32 	%rd101, %r806, 4;
	add.s64 	%rd102, %rd28, %rd101;
	ld.shared.u32 	%r807, [%rd102];
	add.s32 	%r808, %r92, %r765;
	mul.wide.s32 	%rd103, %r808, 4;
	add.s64 	%rd104, %rd28, %rd103;
	ld.shared.u32 	%r809, [%rd104];
	bar.sync 	0;
	shfl.sync.idx.b32	%r810, %r3474, 0, 31, -1;
	shfl.sync.idx.b32	%r811, %r3474, 1, 31, -1;
	shfl.sync.idx.b32	%r812, %r3474, 2, 31, -1;
	shfl.sync.idx.b32	%r813, %r3474, 3, 31, -1;
	shfl.sync.idx.b32	%r814, %r3474, 4, 31, -1;
	shfl.sync.idx.b32	%r815, %r3474, 5, 31, -1;
	shfl.sync.idx.b32	%r816, %r3474, 6, 31, -1;
	shfl.sync.idx.b32	%r817, %r3474, 7, 31, -1;
	shfl.sync.idx.b32	%r818, %r3474, 8, 31, -1;
	shfl.sync.idx.b32	%r819, %r3474, 9, 31, -1;
	shfl.sync.idx.b32	%r820, %r3474, 10, 31, -1;
	shfl.sync.idx.b32	%r821, %r3474, 11, 31, -1;
	shfl.sync.idx.b32	%r822, %r3474, 12, 31, -1;
	shfl.sync.idx.b32	%r823, %r3474, 13, 31, -1;
	shfl.sync.idx.b32	%r824, %r3474, 14, 31, -1;
	shfl.sync.idx.b32	%r825, %r3474, 15, 31, -1;
	shfl.sync.idx.b32	%r826, %r3474, 16, 31, -1;
	shfl.sync.idx.b32	%r827, %r3474, 17, 31, -1;
	shfl.sync.idx.b32	%r828, %r3474, 18, 31, -1;
	shfl.sync.idx.b32	%r829, %r3474, 19, 31, -1;
	shfl.sync.idx.b32	%r830, %r3474, 20, 31, -1;
	shfl.sync.idx.b32	%r831, %r3474, 21, 31, -1;
	shfl.sync.idx.b32	%r832, %r3474, 22, 31, -1;
	shfl.sync.idx.b32	%r833, %r3474, 23, 31, -1;
	add.s32 	%r834, %r810, %r765;
	mul.wide.s32 	%rd105, %r834, 4;
	add.s64 	%rd106, %rd28, %rd105;
	st.shared.u32 	[%rd106], %r767;
	add.s32 	%r835, %r811, %r765;
	mul.wide.s32 	%rd107, %r835, 4;
	add.s64 	%rd108, %rd28, %rd107;
	st.shared.u32 	[%rd108], %r769;
	add.s32 	%r836, %r812, %r765;
	mul.wide.s32 	%rd109, %r836, 4;
	add.s64 	%rd110, %rd28, %rd109;
	st.shared.u32 	[%rd110], %r771;
	add.s32 	%r837, %r813, %r765;
	mul.wide.s32 	%rd111, %r837, 4;
	add.s64 	%rd112, %rd28, %rd111;
	st.shared.u32 	[%rd112], %r773;
	add.s32 	%r838, %r814, %r765;
	mul.wide.s32 	%rd113, %r838, 4;
	add.s64 	%rd114, %rd28, %rd113;
	st.shared.u32 	[%rd114], %r775;
	add.s32 	%r839, %r815, %r765;
	mul.wide.s32 	%rd115, %r839, 4;
	add.s64 	%rd116, %rd28, %rd115;
	st.shared.u32 	[%rd116], %r777;
	add.s32 	%r840, %r816, %r765;
	mul.wide.s32 	%rd117, %r840, 4;
	add.s64 	%rd118, %rd28, %rd117;
	st.shared.u32 	[%rd118], %r779;
	add.s32 	%r841, %r817, %r765;
	mul.wide.s32 	%rd119, %r841, 4;
	add.s64 	%rd120, %rd28, %rd119;
	st.shared.u32 	[%rd120], %r781;
	add.s32 	%r842, %r818, %r765;
	mul.wide.s32 	%rd121, %r842, 4;
	add.s64 	%rd122, %rd28, %rd121;
	st.shared.u32 	[%rd122], %r783;
	add.s32 	%r843, %r819, %r765;
	mul.wide.s32 	%rd123, %r843, 4;
	add.s64 	%rd124, %rd28, %rd123;
	st.shared.u32 	[%rd124], %r785;
	add.s32 	%r844, %r820, %r765;
	mul.wide.s32 	%rd125, %r844, 4;
	add.s64 	%rd126, %rd28, %rd125;
	st.shared.u32 	[%rd126], %r787;
	add.s32 	%r845, %r821, %r765;
	mul.wide.s32 	%rd127, %r845, 4;
	add.s64 	%rd128, %rd28, %rd127;
	st.shared.u32 	[%rd128], %r789;
	add.s32 	%r846, %r822, %r765;
	mul.wide.s32 	%rd129, %r846, 4;
	add.s64 	%rd130, %rd28, %rd129;
	st.shared.u32 	[%rd130], %r791;
	add.s32 	%r847, %r823, %r765;
	mul.wide.s32 	%rd131, %r847, 4;
	add.s64 	%rd132, %rd28, %rd131;
	st.shared.u32 	[%rd132], %r793;
	add.s32 	%r848, %r824, %r765;
	mul.wide.s32 	%rd133, %r848, 4;
	add.s64 	%rd134, %rd28, %rd133;
	st.shared.u32 	[%rd134], %r795;
	add.s32 	%r849, %r825, %r765;
	mul.wide.s32 	%rd135, %r849, 4;
	add.s64 	%rd136, %rd28, %rd135;
	st.shared.u32 	[%rd136], %r797;
	add.s32 	%r850, %r826, %r765;
	mul.wide.s32 	%rd137, %r850, 4;
	add.s64 	%rd138, %rd28, %rd137;
	st.shared.u32 	[%rd138], %r799;
	add.s32 	%r851, %r827, %r765;
	mul.wide.s32 	%rd139, %r851, 4;
	add.s64 	%rd140, %rd28, %rd139;
	st.shared.u32 	[%rd140], %r801;
	add.s32 	%r852, %r828, %r765;
	mul.wide.s32 	%rd141, %r852, 4;
	add.s64 	%rd142, %rd28, %rd141;
	st.shared.u32 	[%rd142], %r803;
	add.s32 	%r853, %r829, %r765;
	mul.wide.s32 	%rd143, %r853, 4;
	add.s64 	%rd144, %rd28, %rd143;
	st.shared.u32 	[%rd144], %r805;
	add.s32 	%r854, %r830, %r765;
	mul.wide.s32 	%rd145, %r854, 4;
	add.s64 	%rd146, %rd28, %rd145;
	st.shared.u32 	[%rd146], %r807;
	selp.b32 	%r855, 0, %r809, %p112;
	add.s32 	%r856, %r831, %r765;
	mul.wide.s32 	%rd147, %r856, 4;
	add.s64 	%rd148, %rd28, %rd147;
	st.shared.u32 	[%rd148], %r855;
	add.s32 	%r857, %r832, %r765;
	mul.wide.s32 	%rd149, %r857, 4;
	add.s64 	%rd150, %rd28, %rd149;
	st.shared.u32 	[%rd150], %r3465;
	add.s32 	%r858, %r833, %r765;
	mul.wide.s32 	%rd151, %r858, 4;
	add.s64 	%rd152, %rd28, %rd151;
	st.shared.u32 	[%rd152], %r3465;
	bar.sync 	0;
	mov.u32 	%r3486, %r3465;
	mov.u32 	%r3487, %r3465;
	mov.u32 	%r3488, %r3465;
	mov.u32 	%r3489, %r3465;
	mov.u32 	%r3490, %r3465;
	mov.u32 	%r3491, %r3465;
	mov.u32 	%r3492, %r3465;
	mov.u32 	%r3493, %r3465;
	mov.u32 	%r3494, %r3465;
	mov.u32 	%r3495, %r3465;
	mov.u32 	%r3496, %r3465;
	mov.u32 	%r3497, %r3465;
	mov.u32 	%r3498, %r3465;
	mov.u32 	%r3499, %r3465;
	mov.u32 	%r3500, %r3465;
	mov.u32 	%r3501, %r3465;
	mov.u32 	%r3502, %r3465;
	mov.u32 	%r3503, %r3465;
	mov.u32 	%r3504, %r3465;
	mov.u32 	%r3505, %r3465;
	mov.u32 	%r3506, %r3465;
	mov.u32 	%r3507, %r3465;
	mov.u32 	%r3508, %r3465;
	mov.u32 	%r3509, %r3465;
	@%p111 bra 	LBB0_109;
	bra.uni 	LBB0_72;
LBB0_109:                               // %oksrem3319
                                        //   in Loop: Header=BB0_71 Depth=1
	cvt.u16.u32 	%rs96, %r108;
	mul.hi.s16 	%rs97, %rs96, 10923;
	shr.u16 	%rs98, %rs97, 15;
	shr.s16 	%rs99, %rs97, 2;
	add.s16 	%rs100, %rs99, %rs98;
	mul.lo.s16 	%rs101, %rs100, 24;
	sub.s16 	%rs102, %rs96, %rs101;
	cvt.s32.s16 	%r859, %rs102;
	mul.wide.s32 	%rd153, %r859, 4;
	add.s64 	%rd154, %rd12, %rd153;
	ld.shared.u32 	%r3486, [%rd154];
	ld.shared.u32 	%r3487, [%rd12+4];
	ld.shared.u32 	%r3488, [%rd12+8];
	ld.shared.u32 	%r3489, [%rd12+12];
	ld.shared.u32 	%r3490, [%rd12+16];
	ld.shared.u32 	%r3491, [%rd12+20];
	ld.shared.u32 	%r3492, [%rd12+24];
	ld.shared.u32 	%r3493, [%rd12+28];
	ld.shared.u32 	%r3494, [%rd12+32];
	ld.shared.u32 	%r3495, [%rd12+36];
	ld.shared.u32 	%r3496, [%rd12+40];
	ld.shared.u32 	%r3497, [%rd12+44];
	ld.shared.u32 	%r3498, [%rd12+48];
	ld.shared.u32 	%r3499, [%rd12+52];
	ld.shared.u32 	%r3500, [%rd12+56];
	ld.shared.u32 	%r3501, [%rd12+60];
	add.s16 	%rs103, %rs96, 16;
	mul.hi.s16 	%rs104, %rs103, 10923;
	shr.u16 	%rs105, %rs104, 15;
	shr.s16 	%rs106, %rs104, 2;
	add.s16 	%rs107, %rs106, %rs105;
	mul.lo.s16 	%rs108, %rs107, 24;
	sub.s16 	%rs109, %rs103, %rs108;
	cvt.s32.s16 	%r860, %rs109;
	mul.wide.s32 	%rd155, %r860, 4;
	add.s64 	%rd156, %rd12, %rd155;
	ld.shared.u32 	%r3502, [%rd156];
	add.s16 	%rs110, %rs96, 17;
	mul.hi.s16 	%rs111, %rs110, 10923;
	shr.u16 	%rs112, %rs111, 15;
	shr.s16 	%rs113, %rs111, 2;
	add.s16 	%rs114, %rs113, %rs112;
	mul.lo.s16 	%rs115, %rs114, 24;
	sub.s16 	%rs116, %rs110, %rs115;
	cvt.s32.s16 	%r861, %rs116;
	mul.wide.s32 	%rd157, %r861, 4;
	add.s64 	%rd158, %rd12, %rd157;
	ld.shared.u32 	%r3503, [%rd158];
	add.s16 	%rs117, %rs96, 18;
	mul.hi.s16 	%rs118, %rs117, 10923;
	shr.u16 	%rs119, %rs118, 15;
	shr.s16 	%rs120, %rs118, 2;
	add.s16 	%rs121, %rs120, %rs119;
	mul.lo.s16 	%rs122, %rs121, 24;
	sub.s16 	%rs123, %rs117, %rs122;
	cvt.s32.s16 	%r862, %rs123;
	mul.wide.s32 	%rd159, %r862, 4;
	add.s64 	%rd160, %rd12, %rd159;
	ld.shared.u32 	%r3504, [%rd160];
	add.s16 	%rs124, %rs96, 19;
	mul.hi.s16 	%rs125, %rs124, 10923;
	shr.u16 	%rs126, %rs125, 15;
	shr.s16 	%rs127, %rs125, 2;
	add.s16 	%rs128, %rs127, %rs126;
	mul.lo.s16 	%rs129, %rs128, 24;
	sub.s16 	%rs130, %rs124, %rs129;
	cvt.s32.s16 	%r863, %rs130;
	mul.wide.s32 	%rd161, %r863, 4;
	add.s64 	%rd162, %rd12, %rd161;
	ld.shared.u32 	%r3505, [%rd162];
	add.s16 	%rs131, %rs96, 20;
	mul.hi.s16 	%rs132, %rs131, 10923;
	shr.u16 	%rs133, %rs132, 15;
	shr.s16 	%rs134, %rs132, 2;
	add.s16 	%rs135, %rs134, %rs133;
	mul.lo.s16 	%rs136, %rs135, 24;
	sub.s16 	%rs137, %rs131, %rs136;
	cvt.s32.s16 	%r864, %rs137;
	mul.wide.s32 	%rd163, %r864, 4;
	add.s64 	%rd164, %rd12, %rd163;
	ld.shared.u32 	%r3506, [%rd164];
	add.s16 	%rs138, %rs96, 21;
	mul.hi.s16 	%rs139, %rs138, 10923;
	shr.u16 	%rs140, %rs139, 15;
	shr.s16 	%rs141, %rs139, 2;
	add.s16 	%rs142, %rs141, %rs140;
	mul.lo.s16 	%rs143, %rs142, 24;
	sub.s16 	%rs144, %rs138, %rs143;
	cvt.s32.s16 	%r865, %rs144;
	mul.wide.s32 	%rd165, %r865, 4;
	add.s64 	%rd166, %rd12, %rd165;
	ld.shared.u32 	%r3507, [%rd166];
	add.s16 	%rs145, %rs96, 22;
	mul.hi.s16 	%rs146, %rs145, 10923;
	shr.u16 	%rs147, %rs146, 15;
	shr.s16 	%rs148, %rs146, 2;
	add.s16 	%rs149, %rs148, %rs147;
	mul.lo.s16 	%rs150, %rs149, 24;
	sub.s16 	%rs151, %rs145, %rs150;
	cvt.s32.s16 	%r866, %rs151;
	mul.wide.s32 	%rd167, %r866, 4;
	add.s64 	%rd168, %rd12, %rd167;
	ld.shared.u32 	%r3508, [%rd168];
	add.s16 	%rs152, %rs96, 23;
	mul.hi.s16 	%rs153, %rs152, 10923;
	shr.u16 	%rs154, %rs153, 15;
	shr.s16 	%rs155, %rs153, 2;
	add.s16 	%rs156, %rs155, %rs154;
	mul.lo.s16 	%rs157, %rs156, 24;
	sub.s16 	%rs158, %rs152, %rs157;
	cvt.s32.s16 	%r867, %rs158;
	mul.wide.s32 	%rd169, %r867, 4;
	add.s64 	%rd170, %rd12, %rd169;
	ld.shared.u32 	%r3509, [%rd170];
LBB0_72:                                // %L11383
                                        //   in Loop: Header=BB0_71 Depth=1
	bar.sync 	0;
	mov.u32 	%r3510, 12;
	mov.u32 	%r3511, %r3465;
	bra.uni 	LBB0_73;
LBB0_80:                                // %L21437
                                        //   in Loop: Header=BB0_73 Depth=2
	add.s32 	%r3513, %r3513, 1;
	mov.u32 	%r3512, 0;
	mov.u32 	%r3514, %r3512;
	mov.u32 	%r3515, %r3512;
LBB0_81:                                // %L21438
                                        //   in Loop: Header=BB0_73 Depth=2
	bar.sync 	0;
	add.s32 	%r3511, %r3511, 1;
	add.s32 	%r3510, %r3510, -4;
	setp.ne.s32 	%p127, %r3510, -12;
	@%p127 bra 	LBB0_73;
	bra.uni 	LBB0_82;
LBB0_73:                                // %L11409
                                        //   Parent Loop BB0_71 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	setp.eq.s32 	%p116, %r3510, 12;
	selp.b32 	%r1407, %r3486, 0, %p116;
	setp.eq.s32 	%p117, %r3510, 8;
	selp.b32 	%r1408, %r3490, %r1407, %p117;
	setp.eq.s32 	%p118, %r3510, 4;
	selp.b32 	%r1409, %r3494, %r1408, %p118;
	setp.eq.s32 	%p119, %r3510, 0;
	selp.b32 	%r1410, %r3498, %r1409, %p119;
	setp.eq.s32 	%p120, %r3510, -4;
	selp.b32 	%r1411, %r3502, %r1410, %p120;
	setp.eq.s32 	%p121, %r3510, -8;
	selp.b32 	%r1412, %r3506, %r1411, %p121;
	selp.b32 	%r1413, %r3487, 0, %p116;
	selp.b32 	%r1414, %r3491, %r1413, %p117;
	selp.b32 	%r1415, %r3495, %r1414, %p118;
	selp.b32 	%r1416, %r3499, %r1415, %p119;
	selp.b32 	%r1417, %r3503, %r1416, %p120;
	selp.b32 	%r1418, %r3507, %r1417, %p121;
	selp.b32 	%r1419, %r3488, 0, %p116;
	selp.b32 	%r1420, %r3492, %r1419, %p117;
	selp.b32 	%r1421, %r3496, %r1420, %p118;
	selp.b32 	%r1422, %r3500, %r1421, %p119;
	selp.b32 	%r1423, %r3504, %r1422, %p120;
	selp.b32 	%r1424, %r3508, %r1423, %p121;
	selp.b32 	%r1425, %r3489, 0, %p116;
	selp.b32 	%r1426, %r3493, %r1425, %p117;
	selp.b32 	%r1427, %r3497, %r1426, %p118;
	selp.b32 	%r1428, %r3501, %r1427, %p119;
	selp.b32 	%r1429, %r3505, %r1428, %p120;
	selp.b32 	%r1430, %r3509, %r1429, %p121;
	mov.u16 	%rs196, 25600;
	// begin inline asm
	mov.b32 %r875, {%rs196, %rs196};
	// end inline asm
	mov.u16 	%rs198, 21504;
	// begin inline asm
	mov.b32 %r886, {%rs198, %rs198};
	// end inline asm
	xor.b32  	%r874, %r1412, -2004318072;
	mov.u32 	%r1011, 983055;
	// begin inline asm
	lop3.b32 %r872, %r1011, %r874, %r875, 202;
	// end inline asm
	mov.u16 	%rs202, 18432;
	// begin inline asm
	mov.b32 %r876, {%rs202, %rs202};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r877, %r875, %r876;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r880, %r872, %r877;
	// end inline asm
	mov.u32 	%r1022, 15728880;
	// begin inline asm
	lop3.b32 %r883, %r1022, %r874, %r886, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r887, {%rs202, %rs202};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r888, %r886, %r887;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r891, %r883, %r888;
	// end inline asm
	// begin inline asm
	mov.b32 %r921, {%rs196, %rs196};
	// end inline asm
	// begin inline asm
	mov.b32 %r932, {%rs198, %rs198};
	// end inline asm
	xor.b32  	%r920, %r1418, -2004318072;
	// begin inline asm
	lop3.b32 %r918, %r1011, %r920, %r921, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r922, {%rs202, %rs202};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r923, %r921, %r922;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r926, %r918, %r923;
	// end inline asm
	// begin inline asm
	lop3.b32 %r929, %r1022, %r920, %r932, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r933, {%rs202, %rs202};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r934, %r932, %r933;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r937, %r929, %r934;
	// end inline asm
	// begin inline asm
	mov.b32 %r967, {%rs196, %rs196};
	// end inline asm
	// begin inline asm
	mov.b32 %r978, {%rs198, %rs198};
	// end inline asm
	xor.b32  	%r966, %r1424, -2004318072;
	// begin inline asm
	lop3.b32 %r964, %r1011, %r966, %r967, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r968, {%rs202, %rs202};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r969, %r967, %r968;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r972, %r964, %r969;
	// end inline asm
	// begin inline asm
	lop3.b32 %r975, %r1022, %r966, %r978, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r979, {%rs202, %rs202};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r980, %r978, %r979;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r983, %r975, %r980;
	// end inline asm
	// begin inline asm
	mov.b32 %r1013, {%rs196, %rs196};
	// end inline asm
	// begin inline asm
	mov.b32 %r1024, {%rs198, %rs198};
	// end inline asm
	xor.b32  	%r1012, %r1430, -2004318072;
	// begin inline asm
	lop3.b32 %r1010, %r1011, %r1012, %r1013, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1014, {%rs202, %rs202};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1015, %r1013, %r1014;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1018, %r1010, %r1015;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1021, %r1022, %r1012, %r1024, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1025, {%rs202, %rs202};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1026, %r1024, %r1025;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1029, %r1021, %r1026;
	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3479;
    mov.b32 {%r2re, %r2im}, %r880;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1054, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3480;
    mov.b32 {%r2re, %r2im}, %r891;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1057, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3479;
    mov.b32 {%r2re, %r2im}, %r926;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1060, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3480;
    mov.b32 {%r2re, %r2im}, %r937;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1063, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3479;
    mov.b32 {%r2re, %r2im}, %r972;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1066, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3480;
    mov.b32 {%r2re, %r2im}, %r983;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1069, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3479;
    mov.b32 {%r2re, %r2im}, %r1018;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1072, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3480;
    mov.b32 {%r2re, %r2im}, %r1029;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1075, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1141, %r1138}, {%r301, %r304}, {%r1054}, {%r3465, %r3465};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1150, %r1147}, {%r301, %r304}, {%r1057}, {%r3465, %r3465};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1159, %r1156}, {%r301, %r304}, {%r1060}, {%r3465, %r3465};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1168, %r1165}, {%r301, %r304}, {%r1063}, {%r3465, %r3465};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1177, %r1174}, {%r301, %r304}, {%r1066}, {%r3465, %r3465};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1186, %r1183}, {%r301, %r304}, {%r1069}, {%r3465, %r3465};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1195, %r1192}, {%r301, %r304}, {%r1072}, {%r3465, %r3465};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1204, %r1201}, {%r301, %r304}, {%r1075}, {%r3465, %r3465};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1134, %r356;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1136, %r1134, %r1138;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1139, %r353, %r1141, %r1136;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1143, %r356;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1145, %r1143, %r1147;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1148, %r353, %r1150, %r1145;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1152, %r356;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1154, %r1152, %r1156;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1157, %r353, %r1159, %r1154;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1161, %r356;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1163, %r1161, %r1165;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1166, %r353, %r1168, %r1163;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1170, %r356;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1172, %r1170, %r1174;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1175, %r353, %r1177, %r1172;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1179, %r356;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1181, %r1179, %r1183;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1184, %r353, %r1186, %r1181;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1188, %r356;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1190, %r1188, %r1192;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1193, %r353, %r1195, %r1190;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1197, %r356;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1199, %r1197, %r1201;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1202, %r353, %r1204, %r1199;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1206, %r356, %r1141;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1209, %r353, %r1138, %r1206;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1213, %r356, %r1150;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1216, %r353, %r1147, %r1213;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1220, %r356, %r1159;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1223, %r353, %r1156, %r1220;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1227, %r356, %r1168;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1230, %r353, %r1165, %r1227;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1234, %r356, %r1177;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1237, %r353, %r1174, %r1234;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1241, %r356, %r1186;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1244, %r353, %r1183, %r1241;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1248, %r356, %r1195;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1251, %r353, %r1192, %r1248;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1255, %r356, %r1204;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1258, %r353, %r1201, %r1255;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1343, %r1344}, {%r397, %r403, %r400, %r406}, {%r1139, %r1209}, {%r3465, %r3465};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1351, %r1352}, {%r397, %r403, %r400, %r406}, {%r1148, %r1216}, {%r3465, %r3465};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1359, %r1360}, {%r397, %r403, %r400, %r406}, {%r1157, %r1223}, {%r3465, %r3465};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1367, %r1368}, {%r397, %r403, %r400, %r406}, {%r1166, %r1230}, {%r3465, %r3465};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1375, %r1376}, {%r397, %r403, %r400, %r406}, {%r1175, %r1237}, {%r3465, %r3465};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1383, %r1384}, {%r397, %r403, %r400, %r406}, {%r1184, %r1244}, {%r3465, %r3465};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1391, %r1392}, {%r397, %r403, %r400, %r406}, {%r1193, %r1251}, {%r3465, %r3465};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1399, %r1400}, {%r397, %r403, %r400, %r406}, {%r1202, %r1258}, {%r3465, %r3465};
	// end inline asm
	// begin inline asm
	prmt.b32 %r1342, %r1343, %r1344, %r707;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1346, %r1343, %r1344, %r711;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1350, %r1351, %r1352, %r707;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1354, %r1351, %r1352, %r711;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1358, %r1359, %r1360, %r707;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1362, %r1359, %r1360, %r711;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1366, %r1367, %r1368, %r707;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1370, %r1367, %r1368, %r711;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1374, %r1375, %r1376, %r707;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1378, %r1375, %r1376, %r711;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1382, %r1383, %r1384, %r707;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1386, %r1383, %r1384, %r711;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1390, %r1391, %r1392, %r707;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1394, %r1391, %r1392, %r711;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1398, %r1399, %r1400, %r707;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1402, %r1399, %r1400, %r711;
	// end inline asm
	st.shared.u32 	[%rd6], %r1342;
	st.shared.u32 	[%rd7+33024], %r1346;
	st.shared.u32 	[%rd7+128], %r1350;
	st.shared.u32 	[%rd7+33152], %r1354;
	cvt.u16.u32 	%rs207, %r3511;
	and.b16  	%rs208, %rs207, 255;
	mul.lo.s16 	%rs209, %rs208, 171;
	shr.u16 	%rs210, %rs209, 10;
	mul.lo.s16 	%rs211, %rs210, 6;
	sub.s16 	%rs212, %rs207, %rs211;
	shl.b16 	%rs213, %rs212, 2;
	cvt.u32.u16 	%r1431, %rs213;
	and.b32  	%r1432, %r1431, 252;
	add.s32 	%r1433, %r108, %r1432;
	add.s32 	%r1434, %r1433, 1;
	shr.s32 	%r1435, %r1434, 31;
	shr.u32 	%r1436, %r1435, 30;
	add.s32 	%r1437, %r1434, %r1436;
	and.b32  	%r1438, %r1437, 67108860;
	sub.s32 	%r1439, %r1434, %r1438;
	shl.b32 	%r139, %r1439, 6;
	add.s32 	%r1440, %r93, %r139;
	mul.wide.s32 	%rd171, %r1440, 4;
	add.s64 	%rd173, %rd28, %rd171;
	st.shared.u32 	[%rd173], %r1358;
	add.s32 	%r1441, %r94, %r139;
	mul.wide.u32 	%rd174, %r1441, 4;
	add.s64 	%rd175, %rd28, %rd174;
	st.shared.u32 	[%rd175], %r1362;
	add.s32 	%r1442, %r95, %r139;
	mul.wide.s32 	%rd176, %r1442, 4;
	add.s64 	%rd177, %rd28, %rd176;
	st.shared.u32 	[%rd177], %r1366;
	add.s32 	%r1443, %r96, %r139;
	mul.wide.u32 	%rd178, %r1443, 4;
	add.s64 	%rd179, %rd28, %rd178;
	st.shared.u32 	[%rd179], %r1370;
	add.s32 	%r1444, %r1433, 2;
	shr.s32 	%r1445, %r1444, 31;
	shr.u32 	%r1446, %r1445, 30;
	add.s32 	%r1447, %r1444, %r1446;
	and.b32  	%r1448, %r1447, 67108860;
	sub.s32 	%r1449, %r1444, %r1448;
	shl.b32 	%r140, %r1449, 6;
	add.s32 	%r1450, %r93, %r140;
	mul.wide.s32 	%rd180, %r1450, 4;
	add.s64 	%rd181, %rd28, %rd180;
	st.shared.u32 	[%rd181], %r1374;
	add.s32 	%r1451, %r94, %r140;
	mul.wide.u32 	%rd182, %r1451, 4;
	add.s64 	%rd183, %rd28, %rd182;
	st.shared.u32 	[%rd183], %r1378;
	add.s32 	%r1452, %r95, %r140;
	mul.wide.s32 	%rd184, %r1452, 4;
	add.s64 	%rd185, %rd28, %rd184;
	st.shared.u32 	[%rd185], %r1382;
	add.s32 	%r1453, %r96, %r140;
	mul.wide.u32 	%rd186, %r1453, 4;
	add.s64 	%rd187, %rd28, %rd186;
	st.shared.u32 	[%rd187], %r1386;
	add.s32 	%r1454, %r1433, 3;
	shr.s32 	%r1455, %r1454, 31;
	shr.u32 	%r1456, %r1455, 30;
	add.s32 	%r1457, %r1454, %r1456;
	and.b32  	%r1458, %r1457, 67108860;
	sub.s32 	%r1459, %r1454, %r1458;
	shl.b32 	%r141, %r1459, 6;
	add.s32 	%r1460, %r93, %r141;
	mul.wide.s32 	%rd188, %r1460, 4;
	add.s64 	%rd189, %rd28, %rd188;
	st.shared.u32 	[%rd189], %r1390;
	add.s32 	%r1461, %r94, %r141;
	mul.wide.u32 	%rd190, %r1461, 4;
	add.s64 	%rd191, %rd28, %rd190;
	st.shared.u32 	[%rd191], %r1394;
	add.s32 	%r1462, %r95, %r141;
	mul.wide.s32 	%rd192, %r1462, 4;
	add.s64 	%rd193, %rd28, %rd192;
	st.shared.u32 	[%rd193], %r1398;
	add.s32 	%r1463, %r96, %r141;
	mul.wide.u32 	%rd194, %r1463, 4;
	add.s64 	%rd195, %rd28, %rd194;
	st.shared.u32 	[%rd195], %r1402;
	bar.sync 	0;
	mov.u32 	%r3516, %r3465;
	mov.u32 	%r3517, %r3465;
	mov.u32 	%r3518, %r3465;
	mov.u32 	%r3519, %r3465;
	@%p115 bra 	LBB0_110;
	bra.uni 	LBB0_74;
LBB0_110:                               // %oksrem7117
                                        //   in Loop: Header=BB0_73 Depth=2
	ld.shared.u32 	%r3516, [%rd8];
	ld.shared.u32 	%r3517, [%rd9];
	ld.shared.u32 	%r3518, [%rd10];
	ld.shared.u32 	%r3519, [%rd11];
LBB0_74:                                // %L17316
                                        //   in Loop: Header=BB0_73 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1499, %r1496}, {%r301, %r304}, {%r3516}, {%r3465, %r3465};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1508, %r1505}, {%r301, %r304}, {%r3517}, {%r3465, %r3465};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1517, %r1514}, {%r301, %r304}, {%r3518}, {%r3465, %r3465};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1526, %r1523}, {%r301, %r304}, {%r3519}, {%r3465, %r3465};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1492, %r356;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1494, %r1492, %r1496;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1497, %r353, %r1499, %r1494;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1501, %r356;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1503, %r1501, %r1505;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1506, %r353, %r1508, %r1503;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1510, %r356;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1512, %r1510, %r1514;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1515, %r353, %r1517, %r1512;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1519, %r356;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1521, %r1519, %r1523;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1524, %r353, %r1526, %r1521;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1528, %r356, %r1499;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1531, %r353, %r1496, %r1528;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1535, %r356, %r1508;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1538, %r353, %r1505, %r1535;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1542, %r356, %r1517;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1545, %r353, %r1514, %r1542;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1549, %r356, %r1526;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1552, %r353, %r1523, %r1549;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1597, %r1600}, {%r397, %r403, %r400, %r406}, {%r1497, %r1531}, {%r3465, %r3465};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1616, %r1619}, {%r397, %r403, %r400, %r406}, {%r1506, %r1538}, {%r3465, %r3465};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1604, %r1608}, {%r397, %r403, %r400, %r406}, {%r1515, %r1545}, {%r3465, %r3465};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1623, %r1627}, {%r397, %r403, %r400, %r406}, {%r1524, %r1552}, {%r3465, %r3465};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1596, %r1597, %r1597;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1599, %r1600, %r1600, %r1596;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1603, %r1604, %r1604, %r1599;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1607, %r1608, %r1608, %r1603;
	// end inline asm
	mov.u32 	%r1631, 442899046;
	// begin inline asm
	fma.rn.f16x2 %r1611, %r1631, %r1607, %r3515;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1615, %r1616, %r1616;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1618, %r1619, %r1619, %r1615;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1622, %r1623, %r1623, %r1618;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1626, %r1627, %r1627, %r1622;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1630, %r1631, %r1626, %r3514;
	// end inline asm
	mov.u32 	%r3520, %r3465;
	mov.u32 	%r3521, %r3465;
	mov.u32 	%r3522, %r3465;
	mov.u32 	%r3523, %r3465;
	@%p115 bra 	LBB0_111;
	bra.uni 	LBB0_75;
LBB0_111:                               // %oksrem7652
                                        //   in Loop: Header=BB0_73 Depth=2
	add.s32 	%r1635, %r97, %r139;
	mul.wide.s32 	%rd196, %r1635, 4;
	add.s64 	%rd198, %rd28, %rd196;
	ld.shared.u32 	%r3520, [%rd198];
	add.s32 	%r1636, %r98, %r139;
	mul.wide.u32 	%rd199, %r1636, 4;
	add.s64 	%rd200, %rd28, %rd199;
	ld.shared.u32 	%r3521, [%rd200];
	add.s32 	%r1637, %r99, %r139;
	mul.wide.s32 	%rd201, %r1637, 4;
	add.s64 	%rd202, %rd28, %rd201;
	ld.shared.u32 	%r3522, [%rd202];
	add.s32 	%r1638, %r100, %r139;
	mul.wide.u32 	%rd203, %r1638, 4;
	add.s64 	%rd204, %rd28, %rd203;
	ld.shared.u32 	%r3523, [%rd204];
LBB0_75:                                // %L18541
                                        //   in Loop: Header=BB0_73 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1674, %r1671}, {%r301, %r304}, {%r3520}, {%r3465, %r3465};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1683, %r1680}, {%r301, %r304}, {%r3521}, {%r3465, %r3465};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1692, %r1689}, {%r301, %r304}, {%r3522}, {%r3465, %r3465};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1701, %r1698}, {%r301, %r304}, {%r3523}, {%r3465, %r3465};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1667, %r356;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1669, %r1667, %r1671;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1672, %r353, %r1674, %r1669;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1676, %r356;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1678, %r1676, %r1680;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1681, %r353, %r1683, %r1678;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1685, %r356;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1687, %r1685, %r1689;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1690, %r353, %r1692, %r1687;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1694, %r356;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1696, %r1694, %r1698;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1699, %r353, %r1701, %r1696;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1703, %r356, %r1674;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1706, %r353, %r1671, %r1703;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1710, %r356, %r1683;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1713, %r353, %r1680, %r1710;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1717, %r356, %r1692;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1720, %r353, %r1689, %r1717;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1724, %r356, %r1701;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1727, %r353, %r1698, %r1724;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1772, %r1775}, {%r397, %r403, %r400, %r406}, {%r1672, %r1706}, {%r3465, %r3465};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1791, %r1794}, {%r397, %r403, %r400, %r406}, {%r1681, %r1713}, {%r3465, %r3465};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1779, %r1783}, {%r397, %r403, %r400, %r406}, {%r1690, %r1720}, {%r3465, %r3465};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1798, %r1802}, {%r397, %r403, %r400, %r406}, {%r1699, %r1727}, {%r3465, %r3465};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1771, %r1772, %r1772;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1774, %r1775, %r1775, %r1771;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1778, %r1779, %r1779, %r1774;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1782, %r1783, %r1783, %r1778;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1786, %r1631, %r1782, %r1611;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1790, %r1791, %r1791;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1793, %r1794, %r1794, %r1790;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1797, %r1798, %r1798, %r1793;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1801, %r1802, %r1802, %r1797;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1805, %r1631, %r1801, %r1630;
	// end inline asm
	mov.u32 	%r3524, %r3465;
	mov.u32 	%r3525, %r3465;
	mov.u32 	%r3526, %r3465;
	mov.u32 	%r3527, %r3465;
	@%p115 bra 	LBB0_112;
	bra.uni 	LBB0_76;
LBB0_112:                               // %oksrem8187
                                        //   in Loop: Header=BB0_73 Depth=2
	add.s32 	%r1810, %r97, %r140;
	mul.wide.s32 	%rd205, %r1810, 4;
	add.s64 	%rd207, %rd28, %rd205;
	ld.shared.u32 	%r3524, [%rd207];
	add.s32 	%r1811, %r98, %r140;
	mul.wide.u32 	%rd208, %r1811, 4;
	add.s64 	%rd209, %rd28, %rd208;
	ld.shared.u32 	%r3525, [%rd209];
	add.s32 	%r1812, %r99, %r140;
	mul.wide.s32 	%rd210, %r1812, 4;
	add.s64 	%rd211, %rd28, %rd210;
	ld.shared.u32 	%r3526, [%rd211];
	add.s32 	%r1813, %r100, %r140;
	mul.wide.u32 	%rd212, %r1813, 4;
	add.s64 	%rd213, %rd28, %rd212;
	ld.shared.u32 	%r3527, [%rd213];
LBB0_76:                                // %L19766
                                        //   in Loop: Header=BB0_73 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1849, %r1846}, {%r301, %r304}, {%r3524}, {%r3465, %r3465};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1858, %r1855}, {%r301, %r304}, {%r3525}, {%r3465, %r3465};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1867, %r1864}, {%r301, %r304}, {%r3526}, {%r3465, %r3465};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1876, %r1873}, {%r301, %r304}, {%r3527}, {%r3465, %r3465};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1842, %r356;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1844, %r1842, %r1846;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1847, %r353, %r1849, %r1844;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1851, %r356;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1853, %r1851, %r1855;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1856, %r353, %r1858, %r1853;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1860, %r356;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1862, %r1860, %r1864;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1865, %r353, %r1867, %r1862;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1869, %r356;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1871, %r1869, %r1873;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1874, %r353, %r1876, %r1871;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1878, %r356, %r1849;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1881, %r353, %r1846, %r1878;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1885, %r356, %r1858;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1888, %r353, %r1855, %r1885;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1892, %r356, %r1867;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1895, %r353, %r1864, %r1892;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1899, %r356, %r1876;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1902, %r353, %r1873, %r1899;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1947, %r1950}, {%r397, %r403, %r400, %r406}, {%r1847, %r1881}, {%r3465, %r3465};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1966, %r1969}, {%r397, %r403, %r400, %r406}, {%r1856, %r1888}, {%r3465, %r3465};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1954, %r1958}, {%r397, %r403, %r400, %r406}, {%r1865, %r1895}, {%r3465, %r3465};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1973, %r1977}, {%r397, %r403, %r400, %r406}, {%r1874, %r1902}, {%r3465, %r3465};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1946, %r1947, %r1947;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1949, %r1950, %r1950, %r1946;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1953, %r1954, %r1954, %r1949;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1957, %r1958, %r1958, %r1953;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1961, %r1631, %r1957, %r1786;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1965, %r1966, %r1966;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1968, %r1969, %r1969, %r1965;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1972, %r1973, %r1973, %r1968;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1976, %r1977, %r1977, %r1972;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1980, %r1631, %r1976, %r1805;
	// end inline asm
	mov.u32 	%r3528, %r3465;
	mov.u32 	%r3529, %r3465;
	mov.u32 	%r3530, %r3465;
	mov.u32 	%r3531, %r3465;
	@%p115 bra 	LBB0_113;
	bra.uni 	LBB0_77;
LBB0_113:                               // %oksrem8722
                                        //   in Loop: Header=BB0_73 Depth=2
	add.s32 	%r1985, %r97, %r141;
	mul.wide.s32 	%rd214, %r1985, 4;
	add.s64 	%rd216, %rd28, %rd214;
	ld.shared.u32 	%r3528, [%rd216];
	add.s32 	%r1986, %r98, %r141;
	mul.wide.u32 	%rd217, %r1986, 4;
	add.s64 	%rd218, %rd28, %rd217;
	ld.shared.u32 	%r3529, [%rd218];
	add.s32 	%r1987, %r99, %r141;
	mul.wide.s32 	%rd219, %r1987, 4;
	add.s64 	%rd220, %rd28, %rd219;
	ld.shared.u32 	%r3530, [%rd220];
	add.s32 	%r1988, %r100, %r141;
	mul.wide.u32 	%rd221, %r1988, 4;
	add.s64 	%rd222, %rd28, %rd221;
	ld.shared.u32 	%r3531, [%rd222];
LBB0_77:                                // %L20991
                                        //   in Loop: Header=BB0_73 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2024, %r2021}, {%r301, %r304}, {%r3528}, {%r3465, %r3465};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2033, %r2030}, {%r301, %r304}, {%r3529}, {%r3465, %r3465};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2042, %r2039}, {%r301, %r304}, {%r3530}, {%r3465, %r3465};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2051, %r2048}, {%r301, %r304}, {%r3531}, {%r3465, %r3465};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2017, %r356;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2019, %r2017, %r2021;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2022, %r353, %r2024, %r2019;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2026, %r356;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2028, %r2026, %r2030;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2031, %r353, %r2033, %r2028;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2035, %r356;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2037, %r2035, %r2039;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2040, %r353, %r2042, %r2037;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2044, %r356;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2046, %r2044, %r2048;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2049, %r353, %r2051, %r2046;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2053, %r356, %r2024;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2056, %r353, %r2021, %r2053;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2060, %r356, %r2033;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2063, %r353, %r2030, %r2060;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2067, %r356, %r2042;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2070, %r353, %r2039, %r2067;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2074, %r356, %r2051;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2077, %r353, %r2048, %r2074;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2122, %r2125}, {%r397, %r403, %r400, %r406}, {%r2022, %r2056}, {%r3465, %r3465};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2141, %r2144}, {%r397, %r403, %r400, %r406}, {%r2031, %r2063}, {%r3465, %r3465};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2129, %r2133}, {%r397, %r403, %r400, %r406}, {%r2040, %r2070}, {%r3465, %r3465};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2148, %r2152}, {%r397, %r403, %r400, %r406}, {%r2049, %r2077}, {%r3465, %r3465};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2121, %r2122, %r2122;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2124, %r2125, %r2125, %r2121;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2128, %r2129, %r2129, %r2124;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2132, %r2133, %r2133, %r2128;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3515, %r1631, %r2132, %r1961;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2140, %r2141, %r2141;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2143, %r2144, %r2144, %r2140;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2147, %r2148, %r2148, %r2143;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2151, %r2152, %r2152, %r2147;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3514, %r1631, %r2151, %r1980;
	// end inline asm
	add.s32 	%r3512, %r3512, 4;
	setp.ne.s32 	%p125, %r3512, 40;
	@%p125 bra 	LBB0_81;
// %bb.78:                              // %L21141
                                        //   in Loop: Header=BB0_73 Depth=2
	@%p65 bra 	LBB0_80;
// %bb.79:                              // %L21201
                                        //   in Loop: Header=BB0_73 Depth=2
	mul.lo.s32 	%r2159, %r3513, 1152;
	add.s32 	%r2160, %r101, %r2159;
	mul.wide.u32 	%rd223, %r2160, 4;
	add.s64 	%rd224, %rd4, %rd223;
	st.global.u32 	[%rd224], %r3515;
	add.s32 	%r2161, %r102, %r2159;
	mul.wide.u32 	%rd225, %r2161, 4;
	add.s64 	%rd226, %rd4, %rd225;
	st.global.u32 	[%rd226], %r3514;
	bra.uni 	LBB0_80;
LBB0_82:                                // %L21463.preheader
                                        //   in Loop: Header=BB0_71 Depth=1
	add.s32 	%r174, %r108, 24;
	mov.u32 	%r2164, 0;
	mov.u32 	%r3536, 12;
	mov.u32 	%r3537, %r2164;
	bra.uni 	LBB0_83;
LBB0_90:                                // %L31491
                                        //   in Loop: Header=BB0_83 Depth=2
	add.s32 	%r3513, %r3513, 1;
	mov.u32 	%r3512, 0;
	mov.u32 	%r3514, %r3512;
	mov.u32 	%r3515, %r3512;
LBB0_91:                                // %L31492
                                        //   in Loop: Header=BB0_83 Depth=2
	bar.sync 	0;
	add.s32 	%r3537, %r3537, 1;
	add.s32 	%r3536, %r3536, -4;
	setp.ne.s32 	%p140, %r3536, -12;
	@%p140 bra 	LBB0_83;
	bra.uni 	LBB0_92;
LBB0_83:                                // %L21463
                                        //   Parent Loop BB0_71 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	setp.eq.s32 	%p129, %r3536, 12;
	selp.b32 	%r2702, %r3486, 0, %p129;
	setp.eq.s32 	%p130, %r3536, 8;
	selp.b32 	%r2703, %r3490, %r2702, %p130;
	setp.eq.s32 	%p131, %r3536, 4;
	selp.b32 	%r2704, %r3494, %r2703, %p131;
	setp.eq.s32 	%p132, %r3536, 0;
	selp.b32 	%r2705, %r3498, %r2704, %p132;
	setp.eq.s32 	%p133, %r3536, -4;
	selp.b32 	%r2706, %r3502, %r2705, %p133;
	setp.eq.s32 	%p134, %r3536, -8;
	selp.b32 	%r2707, %r3506, %r2706, %p134;
	selp.b32 	%r2708, %r3487, 0, %p129;
	selp.b32 	%r2709, %r3491, %r2708, %p130;
	selp.b32 	%r2710, %r3495, %r2709, %p131;
	selp.b32 	%r2711, %r3499, %r2710, %p132;
	selp.b32 	%r2712, %r3503, %r2711, %p133;
	selp.b32 	%r2713, %r3507, %r2712, %p134;
	selp.b32 	%r2714, %r3488, 0, %p129;
	selp.b32 	%r2715, %r3492, %r2714, %p130;
	selp.b32 	%r2716, %r3496, %r2715, %p131;
	selp.b32 	%r2717, %r3500, %r2716, %p132;
	selp.b32 	%r2718, %r3504, %r2717, %p133;
	selp.b32 	%r2719, %r3508, %r2718, %p134;
	selp.b32 	%r2720, %r3489, 0, %p129;
	selp.b32 	%r2721, %r3493, %r2720, %p130;
	selp.b32 	%r2722, %r3497, %r2721, %p131;
	selp.b32 	%r2723, %r3501, %r2722, %p132;
	selp.b32 	%r2724, %r3505, %r2723, %p133;
	selp.b32 	%r2725, %r3509, %r2724, %p134;
	// begin inline asm
	mov.b32 %r2192, {%rs196, %rs196};
	// end inline asm
	// begin inline asm
	mov.b32 %r2203, {%rs198, %rs198};
	// end inline asm
	shr.u32 	%r2726, %r2707, 8;
	xor.b32  	%r2202, %r2726, 8947848;
	// begin inline asm
	lop3.b32 %r2189, %r1011, %r2202, %r2192, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2193, {%rs202, %rs202};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2194, %r2192, %r2193;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2197, %r2189, %r2194;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2200, %r1022, %r2202, %r2203, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2204, {%rs202, %rs202};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2205, %r2203, %r2204;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2208, %r2200, %r2205;
	// end inline asm
	// begin inline asm
	mov.b32 %r2238, {%rs196, %rs196};
	// end inline asm
	// begin inline asm
	mov.b32 %r2249, {%rs198, %rs198};
	// end inline asm
	shr.u32 	%r2727, %r2713, 8;
	xor.b32  	%r2248, %r2727, 8947848;
	// begin inline asm
	lop3.b32 %r2235, %r1011, %r2248, %r2238, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2239, {%rs202, %rs202};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2240, %r2238, %r2239;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2243, %r2235, %r2240;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2246, %r1022, %r2248, %r2249, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2250, {%rs202, %rs202};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2251, %r2249, %r2250;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2254, %r2246, %r2251;
	// end inline asm
	// begin inline asm
	mov.b32 %r2284, {%rs196, %rs196};
	// end inline asm
	// begin inline asm
	mov.b32 %r2295, {%rs198, %rs198};
	// end inline asm
	shr.u32 	%r2728, %r2719, 8;
	xor.b32  	%r2294, %r2728, 8947848;
	// begin inline asm
	lop3.b32 %r2281, %r1011, %r2294, %r2284, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2285, {%rs202, %rs202};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2286, %r2284, %r2285;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2289, %r2281, %r2286;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2292, %r1022, %r2294, %r2295, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2296, {%rs202, %rs202};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2297, %r2295, %r2296;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2300, %r2292, %r2297;
	// end inline asm
	// begin inline asm
	mov.b32 %r2330, {%rs196, %rs196};
	// end inline asm
	// begin inline asm
	mov.b32 %r2341, {%rs198, %rs198};
	// end inline asm
	shr.u32 	%r2729, %r2725, 8;
	xor.b32  	%r2340, %r2729, 8947848;
	// begin inline asm
	lop3.b32 %r2327, %r1011, %r2340, %r2330, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2331, {%rs202, %rs202};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2332, %r2330, %r2331;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2335, %r2327, %r2332;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2338, %r1022, %r2340, %r2341, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2342, {%rs202, %rs202};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2343, %r2341, %r2342;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2346, %r2338, %r2343;
	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3479;
    mov.b32 {%r2re, %r2im}, %r2197;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2349, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3480;
    mov.b32 {%r2re, %r2im}, %r2208;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2352, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3479;
    mov.b32 {%r2re, %r2im}, %r2243;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2355, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3480;
    mov.b32 {%r2re, %r2im}, %r2254;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2358, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3479;
    mov.b32 {%r2re, %r2im}, %r2289;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2361, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3480;
    mov.b32 {%r2re, %r2im}, %r2300;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2364, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3479;
    mov.b32 {%r2re, %r2im}, %r2335;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2367, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3480;
    mov.b32 {%r2re, %r2im}, %r2346;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2370, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2436, %r2433}, {%r301, %r304}, {%r2349}, {%r2164, %r2164};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2445, %r2442}, {%r301, %r304}, {%r2352}, {%r2164, %r2164};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2454, %r2451}, {%r301, %r304}, {%r2355}, {%r2164, %r2164};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2463, %r2460}, {%r301, %r304}, {%r2358}, {%r2164, %r2164};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2472, %r2469}, {%r301, %r304}, {%r2361}, {%r2164, %r2164};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2481, %r2478}, {%r301, %r304}, {%r2364}, {%r2164, %r2164};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2490, %r2487}, {%r301, %r304}, {%r2367}, {%r2164, %r2164};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2499, %r2496}, {%r301, %r304}, {%r2370}, {%r2164, %r2164};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2429, %r356;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2431, %r2429, %r2433;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2434, %r353, %r2436, %r2431;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2438, %r356;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2440, %r2438, %r2442;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2443, %r353, %r2445, %r2440;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2447, %r356;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2449, %r2447, %r2451;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2452, %r353, %r2454, %r2449;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2456, %r356;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2458, %r2456, %r2460;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2461, %r353, %r2463, %r2458;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2465, %r356;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2467, %r2465, %r2469;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2470, %r353, %r2472, %r2467;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2474, %r356;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2476, %r2474, %r2478;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2479, %r353, %r2481, %r2476;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2483, %r356;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2485, %r2483, %r2487;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2488, %r353, %r2490, %r2485;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2492, %r356;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2494, %r2492, %r2496;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2497, %r353, %r2499, %r2494;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2501, %r356, %r2436;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2504, %r353, %r2433, %r2501;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2508, %r356, %r2445;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2511, %r353, %r2442, %r2508;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2515, %r356, %r2454;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2518, %r353, %r2451, %r2515;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2522, %r356, %r2463;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2525, %r353, %r2460, %r2522;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2529, %r356, %r2472;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2532, %r353, %r2469, %r2529;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2536, %r356, %r2481;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2539, %r353, %r2478, %r2536;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2543, %r356, %r2490;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2546, %r353, %r2487, %r2543;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2550, %r356, %r2499;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2553, %r353, %r2496, %r2550;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2638, %r2639}, {%r397, %r403, %r400, %r406}, {%r2434, %r2504}, {%r2164, %r2164};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2646, %r2647}, {%r397, %r403, %r400, %r406}, {%r2443, %r2511}, {%r2164, %r2164};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2654, %r2655}, {%r397, %r403, %r400, %r406}, {%r2452, %r2518}, {%r2164, %r2164};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2662, %r2663}, {%r397, %r403, %r400, %r406}, {%r2461, %r2525}, {%r2164, %r2164};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2670, %r2671}, {%r397, %r403, %r400, %r406}, {%r2470, %r2532}, {%r2164, %r2164};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2678, %r2679}, {%r397, %r403, %r400, %r406}, {%r2479, %r2539}, {%r2164, %r2164};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2686, %r2687}, {%r397, %r403, %r400, %r406}, {%r2488, %r2546}, {%r2164, %r2164};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2694, %r2695}, {%r397, %r403, %r400, %r406}, {%r2497, %r2553}, {%r2164, %r2164};
	// end inline asm
	// begin inline asm
	prmt.b32 %r2637, %r2638, %r2639, %r707;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2641, %r2638, %r2639, %r711;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2645, %r2646, %r2647, %r707;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2649, %r2646, %r2647, %r711;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2653, %r2654, %r2655, %r707;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2657, %r2654, %r2655, %r711;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2661, %r2662, %r2663, %r707;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2665, %r2662, %r2663, %r711;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2669, %r2670, %r2671, %r707;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2673, %r2670, %r2671, %r711;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2677, %r2678, %r2679, %r707;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2681, %r2678, %r2679, %r711;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2685, %r2686, %r2687, %r707;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2689, %r2686, %r2687, %r711;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2693, %r2694, %r2695, %r707;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2697, %r2694, %r2695, %r711;
	// end inline asm
	st.shared.u32 	[%rd6], %r2637;
	st.shared.u32 	[%rd7+33024], %r2641;
	st.shared.u32 	[%rd7+128], %r2645;
	st.shared.u32 	[%rd7+33152], %r2649;
	cvt.u16.u32 	%rs262, %r3537;
	and.b16  	%rs263, %rs262, 255;
	mul.lo.s16 	%rs264, %rs263, 171;
	shr.u16 	%rs265, %rs264, 10;
	mul.lo.s16 	%rs266, %rs265, 6;
	sub.s16 	%rs267, %rs262, %rs266;
	shl.b16 	%rs268, %rs267, 2;
	cvt.u32.u16 	%r2730, %rs268;
	and.b32  	%r2731, %r2730, 252;
	add.s32 	%r2732, %r174, %r2731;
	add.s32 	%r2733, %r2732, 1;
	shr.s32 	%r2734, %r2733, 31;
	shr.u32 	%r2735, %r2734, 30;
	add.s32 	%r2736, %r2733, %r2735;
	and.b32  	%r2737, %r2736, 67108860;
	sub.s32 	%r2738, %r2733, %r2737;
	shl.b32 	%r181, %r2738, 6;
	add.s32 	%r2739, %r93, %r181;
	mul.wide.s32 	%rd227, %r2739, 4;
	add.s64 	%rd229, %rd28, %rd227;
	st.shared.u32 	[%rd229], %r2653;
	add.s32 	%r2740, %r94, %r181;
	mul.wide.u32 	%rd230, %r2740, 4;
	add.s64 	%rd231, %rd28, %rd230;
	st.shared.u32 	[%rd231], %r2657;
	add.s32 	%r2741, %r95, %r181;
	mul.wide.s32 	%rd232, %r2741, 4;
	add.s64 	%rd233, %rd28, %rd232;
	st.shared.u32 	[%rd233], %r2661;
	add.s32 	%r2742, %r96, %r181;
	mul.wide.u32 	%rd234, %r2742, 4;
	add.s64 	%rd235, %rd28, %rd234;
	st.shared.u32 	[%rd235], %r2665;
	add.s32 	%r2743, %r2732, 2;
	shr.s32 	%r2744, %r2743, 31;
	shr.u32 	%r2745, %r2744, 30;
	add.s32 	%r2746, %r2743, %r2745;
	and.b32  	%r2747, %r2746, 67108860;
	sub.s32 	%r2748, %r2743, %r2747;
	shl.b32 	%r182, %r2748, 6;
	add.s32 	%r2749, %r93, %r182;
	mul.wide.s32 	%rd236, %r2749, 4;
	add.s64 	%rd237, %rd28, %rd236;
	st.shared.u32 	[%rd237], %r2669;
	add.s32 	%r2750, %r94, %r182;
	mul.wide.u32 	%rd238, %r2750, 4;
	add.s64 	%rd239, %rd28, %rd238;
	st.shared.u32 	[%rd239], %r2673;
	add.s32 	%r2751, %r95, %r182;
	mul.wide.s32 	%rd240, %r2751, 4;
	add.s64 	%rd241, %rd28, %rd240;
	st.shared.u32 	[%rd241], %r2677;
	add.s32 	%r2752, %r96, %r182;
	mul.wide.u32 	%rd242, %r2752, 4;
	add.s64 	%rd243, %rd28, %rd242;
	st.shared.u32 	[%rd243], %r2681;
	add.s32 	%r2753, %r2732, 3;
	shr.s32 	%r2754, %r2753, 31;
	shr.u32 	%r2755, %r2754, 30;
	add.s32 	%r2756, %r2753, %r2755;
	and.b32  	%r2757, %r2756, 67108860;
	sub.s32 	%r2758, %r2753, %r2757;
	shl.b32 	%r183, %r2758, 6;
	add.s32 	%r2759, %r93, %r183;
	mul.wide.s32 	%rd244, %r2759, 4;
	add.s64 	%rd245, %rd28, %rd244;
	st.shared.u32 	[%rd245], %r2685;
	add.s32 	%r2760, %r94, %r183;
	mul.wide.u32 	%rd246, %r2760, 4;
	add.s64 	%rd247, %rd28, %rd246;
	st.shared.u32 	[%rd247], %r2689;
	add.s32 	%r2761, %r95, %r183;
	mul.wide.s32 	%rd248, %r2761, 4;
	add.s64 	%rd249, %rd28, %rd248;
	st.shared.u32 	[%rd249], %r2693;
	add.s32 	%r2762, %r96, %r183;
	mul.wide.u32 	%rd250, %r2762, 4;
	add.s64 	%rd251, %rd28, %rd250;
	st.shared.u32 	[%rd251], %r2697;
	bar.sync 	0;
	mov.u32 	%r3542, %r2164;
	mov.u32 	%r3543, %r2164;
	mov.u32 	%r3544, %r2164;
	mov.u32 	%r3545, %r2164;
	@%p115 bra 	LBB0_114;
	bra.uni 	LBB0_84;
LBB0_114:                               // %oksrem11515
                                        //   in Loop: Header=BB0_83 Depth=2
	ld.shared.u32 	%r3545, [%rd8];
	ld.shared.u32 	%r3544, [%rd9];
	ld.shared.u32 	%r3543, [%rd10];
	ld.shared.u32 	%r3542, [%rd11];
LBB0_84:                                // %L27370
                                        //   in Loop: Header=BB0_83 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2798, %r2795}, {%r301, %r304}, {%r3545}, {%r2164, %r2164};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2807, %r2804}, {%r301, %r304}, {%r3544}, {%r2164, %r2164};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2816, %r2813}, {%r301, %r304}, {%r3543}, {%r2164, %r2164};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2825, %r2822}, {%r301, %r304}, {%r3542}, {%r2164, %r2164};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2791, %r356;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2793, %r2791, %r2795;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2796, %r353, %r2798, %r2793;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2800, %r356;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2802, %r2800, %r2804;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2805, %r353, %r2807, %r2802;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2809, %r356;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2811, %r2809, %r2813;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2814, %r353, %r2816, %r2811;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2818, %r356;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2820, %r2818, %r2822;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2823, %r353, %r2825, %r2820;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2827, %r356, %r2798;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2830, %r353, %r2795, %r2827;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2834, %r356, %r2807;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2837, %r353, %r2804, %r2834;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2841, %r356, %r2816;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2844, %r353, %r2813, %r2841;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2848, %r356, %r2825;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2851, %r353, %r2822, %r2848;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2896, %r2899}, {%r397, %r403, %r400, %r406}, {%r2796, %r2830}, {%r2164, %r2164};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2915, %r2918}, {%r397, %r403, %r400, %r406}, {%r2805, %r2837}, {%r2164, %r2164};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2903, %r2907}, {%r397, %r403, %r400, %r406}, {%r2814, %r2844}, {%r2164, %r2164};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2922, %r2926}, {%r397, %r403, %r400, %r406}, {%r2823, %r2851}, {%r2164, %r2164};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2895, %r2896, %r2896;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2898, %r2899, %r2899, %r2895;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2902, %r2903, %r2903, %r2898;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2906, %r2907, %r2907, %r2902;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2910, %r1631, %r2906, %r3515;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2914, %r2915, %r2915;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2917, %r2918, %r2918, %r2914;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2921, %r2922, %r2922, %r2917;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2925, %r2926, %r2926, %r2921;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2929, %r1631, %r2925, %r3514;
	// end inline asm
	mov.u32 	%r3546, %r2164;
	mov.u32 	%r3547, %r2164;
	mov.u32 	%r3548, %r2164;
	mov.u32 	%r3549, %r2164;
	@%p115 bra 	LBB0_115;
	bra.uni 	LBB0_85;
LBB0_115:                               // %oksrem12050
                                        //   in Loop: Header=BB0_83 Depth=2
	add.s32 	%r2934, %r97, %r181;
	mul.wide.s32 	%rd252, %r2934, 4;
	add.s64 	%rd254, %rd28, %rd252;
	ld.shared.u32 	%r3549, [%rd254];
	add.s32 	%r2935, %r98, %r181;
	mul.wide.u32 	%rd255, %r2935, 4;
	add.s64 	%rd256, %rd28, %rd255;
	ld.shared.u32 	%r3548, [%rd256];
	add.s32 	%r2936, %r99, %r181;
	mul.wide.s32 	%rd257, %r2936, 4;
	add.s64 	%rd258, %rd28, %rd257;
	ld.shared.u32 	%r3547, [%rd258];
	add.s32 	%r2937, %r100, %r181;
	mul.wide.u32 	%rd259, %r2937, 4;
	add.s64 	%rd260, %rd28, %rd259;
	ld.shared.u32 	%r3546, [%rd260];
LBB0_85:                                // %L28595
                                        //   in Loop: Header=BB0_83 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2973, %r2970}, {%r301, %r304}, {%r3549}, {%r2164, %r2164};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2982, %r2979}, {%r301, %r304}, {%r3548}, {%r2164, %r2164};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2991, %r2988}, {%r301, %r304}, {%r3547}, {%r2164, %r2164};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3000, %r2997}, {%r301, %r304}, {%r3546}, {%r2164, %r2164};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2966, %r356;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2968, %r2966, %r2970;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2971, %r353, %r2973, %r2968;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2975, %r356;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2977, %r2975, %r2979;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2980, %r353, %r2982, %r2977;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2984, %r356;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2986, %r2984, %r2988;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2989, %r353, %r2991, %r2986;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2993, %r356;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2995, %r2993, %r2997;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2998, %r353, %r3000, %r2995;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3002, %r356, %r2973;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3005, %r353, %r2970, %r3002;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3009, %r356, %r2982;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3012, %r353, %r2979, %r3009;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3016, %r356, %r2991;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3019, %r353, %r2988, %r3016;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3023, %r356, %r3000;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3026, %r353, %r2997, %r3023;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3071, %r3074}, {%r397, %r403, %r400, %r406}, {%r2971, %r3005}, {%r2164, %r2164};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3090, %r3093}, {%r397, %r403, %r400, %r406}, {%r2980, %r3012}, {%r2164, %r2164};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3078, %r3082}, {%r397, %r403, %r400, %r406}, {%r2989, %r3019}, {%r2164, %r2164};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3097, %r3101}, {%r397, %r403, %r400, %r406}, {%r2998, %r3026}, {%r2164, %r2164};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3070, %r3071, %r3071;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3073, %r3074, %r3074, %r3070;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3077, %r3078, %r3078, %r3073;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3081, %r3082, %r3082, %r3077;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3085, %r1631, %r3081, %r2910;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3089, %r3090, %r3090;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3092, %r3093, %r3093, %r3089;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3096, %r3097, %r3097, %r3092;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3100, %r3101, %r3101, %r3096;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3104, %r1631, %r3100, %r2929;
	// end inline asm
	mov.u32 	%r3550, %r2164;
	mov.u32 	%r3551, %r2164;
	mov.u32 	%r3552, %r2164;
	mov.u32 	%r3553, %r2164;
	@%p115 bra 	LBB0_116;
	bra.uni 	LBB0_86;
LBB0_116:                               // %oksrem12585
                                        //   in Loop: Header=BB0_83 Depth=2
	add.s32 	%r3109, %r97, %r182;
	mul.wide.s32 	%rd261, %r3109, 4;
	add.s64 	%rd263, %rd28, %rd261;
	ld.shared.u32 	%r3553, [%rd263];
	add.s32 	%r3110, %r98, %r182;
	mul.wide.u32 	%rd264, %r3110, 4;
	add.s64 	%rd265, %rd28, %rd264;
	ld.shared.u32 	%r3552, [%rd265];
	add.s32 	%r3111, %r99, %r182;
	mul.wide.s32 	%rd266, %r3111, 4;
	add.s64 	%rd267, %rd28, %rd266;
	ld.shared.u32 	%r3551, [%rd267];
	add.s32 	%r3112, %r100, %r182;
	mul.wide.u32 	%rd268, %r3112, 4;
	add.s64 	%rd269, %rd28, %rd268;
	ld.shared.u32 	%r3550, [%rd269];
LBB0_86:                                // %L29820
                                        //   in Loop: Header=BB0_83 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3148, %r3145}, {%r301, %r304}, {%r3553}, {%r2164, %r2164};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3157, %r3154}, {%r301, %r304}, {%r3552}, {%r2164, %r2164};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3166, %r3163}, {%r301, %r304}, {%r3551}, {%r2164, %r2164};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3175, %r3172}, {%r301, %r304}, {%r3550}, {%r2164, %r2164};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3141, %r356;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3143, %r3141, %r3145;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3146, %r353, %r3148, %r3143;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3150, %r356;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3152, %r3150, %r3154;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3155, %r353, %r3157, %r3152;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3159, %r356;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3161, %r3159, %r3163;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3164, %r353, %r3166, %r3161;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3168, %r356;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3170, %r3168, %r3172;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3173, %r353, %r3175, %r3170;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3177, %r356, %r3148;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3180, %r353, %r3145, %r3177;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3184, %r356, %r3157;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3187, %r353, %r3154, %r3184;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3191, %r356, %r3166;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3194, %r353, %r3163, %r3191;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3198, %r356, %r3175;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3201, %r353, %r3172, %r3198;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3246, %r3249}, {%r397, %r403, %r400, %r406}, {%r3146, %r3180}, {%r2164, %r2164};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3265, %r3268}, {%r397, %r403, %r400, %r406}, {%r3155, %r3187}, {%r2164, %r2164};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3253, %r3257}, {%r397, %r403, %r400, %r406}, {%r3164, %r3194}, {%r2164, %r2164};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3272, %r3276}, {%r397, %r403, %r400, %r406}, {%r3173, %r3201}, {%r2164, %r2164};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3245, %r3246, %r3246;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3248, %r3249, %r3249, %r3245;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3252, %r3253, %r3253, %r3248;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3256, %r3257, %r3257, %r3252;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3260, %r1631, %r3256, %r3085;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3264, %r3265, %r3265;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3267, %r3268, %r3268, %r3264;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3271, %r3272, %r3272, %r3267;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3275, %r3276, %r3276, %r3271;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3279, %r1631, %r3275, %r3104;
	// end inline asm
	mov.u32 	%r3554, %r2164;
	mov.u32 	%r3555, %r2164;
	mov.u32 	%r3556, %r2164;
	mov.u32 	%r3557, %r2164;
	@%p115 bra 	LBB0_117;
	bra.uni 	LBB0_87;
LBB0_117:                               // %oksrem13120
                                        //   in Loop: Header=BB0_83 Depth=2
	add.s32 	%r3284, %r97, %r183;
	mul.wide.s32 	%rd270, %r3284, 4;
	add.s64 	%rd272, %rd28, %rd270;
	ld.shared.u32 	%r3557, [%rd272];
	add.s32 	%r3285, %r98, %r183;
	mul.wide.u32 	%rd273, %r3285, 4;
	add.s64 	%rd274, %rd28, %rd273;
	ld.shared.u32 	%r3556, [%rd274];
	add.s32 	%r3286, %r99, %r183;
	mul.wide.s32 	%rd275, %r3286, 4;
	add.s64 	%rd276, %rd28, %rd275;
	ld.shared.u32 	%r3555, [%rd276];
	add.s32 	%r3287, %r100, %r183;
	mul.wide.u32 	%rd277, %r3287, 4;
	add.s64 	%rd278, %rd28, %rd277;
	ld.shared.u32 	%r3554, [%rd278];
LBB0_87:                                // %L31045
                                        //   in Loop: Header=BB0_83 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3323, %r3320}, {%r301, %r304}, {%r3557}, {%r2164, %r2164};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3332, %r3329}, {%r301, %r304}, {%r3556}, {%r2164, %r2164};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3341, %r3338}, {%r301, %r304}, {%r3555}, {%r2164, %r2164};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3350, %r3347}, {%r301, %r304}, {%r3554}, {%r2164, %r2164};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3316, %r356;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3318, %r3316, %r3320;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3321, %r353, %r3323, %r3318;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3325, %r356;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3327, %r3325, %r3329;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3330, %r353, %r3332, %r3327;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3334, %r356;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3336, %r3334, %r3338;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3339, %r353, %r3341, %r3336;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3343, %r356;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3345, %r3343, %r3347;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3348, %r353, %r3350, %r3345;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3352, %r356, %r3323;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3355, %r353, %r3320, %r3352;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3359, %r356, %r3332;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3362, %r353, %r3329, %r3359;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3366, %r356, %r3341;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3369, %r353, %r3338, %r3366;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3373, %r356, %r3350;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3376, %r353, %r3347, %r3373;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3421, %r3424}, {%r397, %r403, %r400, %r406}, {%r3321, %r3355}, {%r2164, %r2164};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3440, %r3443}, {%r397, %r403, %r400, %r406}, {%r3330, %r3362}, {%r2164, %r2164};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3428, %r3432}, {%r397, %r403, %r400, %r406}, {%r3339, %r3369}, {%r2164, %r2164};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3447, %r3451}, {%r397, %r403, %r400, %r406}, {%r3348, %r3376}, {%r2164, %r2164};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3420, %r3421, %r3421;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3423, %r3424, %r3424, %r3420;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3427, %r3428, %r3428, %r3423;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3431, %r3432, %r3432, %r3427;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3515, %r1631, %r3431, %r3260;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3439, %r3440, %r3440;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3442, %r3443, %r3443, %r3439;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3446, %r3447, %r3447, %r3442;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3450, %r3451, %r3451, %r3446;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3514, %r1631, %r3450, %r3279;
	// end inline asm
	add.s32 	%r3512, %r3512, 4;
	setp.ne.s32 	%p138, %r3512, 40;
	@%p138 bra 	LBB0_91;
// %bb.88:                              // %L31195
                                        //   in Loop: Header=BB0_83 Depth=2
	@%p65 bra 	LBB0_90;
// %bb.89:                              // %L31255
                                        //   in Loop: Header=BB0_83 Depth=2
	mul.lo.s32 	%r3458, %r3513, 1152;
	add.s32 	%r3459, %r101, %r3458;
	mul.wide.u32 	%rd279, %r3459, 4;
	add.s64 	%rd280, %rd4, %rd279;
	st.global.u32 	[%rd280], %r3515;
	add.s32 	%r3460, %r102, %r3458;
	mul.wide.u32 	%rd281, %r3460, 4;
	add.s64 	%rd282, %rd4, %rd281;
	st.global.u32 	[%rd282], %r3514;
	bra.uni 	LBB0_90;
LBB0_93:                                // %L31527
	mov.u32 	%r3462, 0;
	st.global.u32 	[%rd5], %r3462;
	ret;
LBB0_1:                                 // %L8
	ld.param.u32 	%r286, [_Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE_param_0+8];
	ld.param.u64 	%rd13, [_Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE_param_0];
	mov.u64 	%rd18, exception1;
	cvta.global.u64 	%rd19, %rd18;
	{ // callseq 4, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd19;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 4
	{ // callseq 5, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd13;
	st.param.b32 	[param0+8], %r286;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 5
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
                                        // -- End function
}
