-- generated by newgenasym Tue Jul 13 16:20:42 2010

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity ds90lv031a is
    port (    
	DIN1:      INOUT  STD_LOGIC;    
	DIN2:      INOUT  STD_LOGIC;    
	DIN3:      INOUT  STD_LOGIC;    
	DIN4:      INOUT  STD_LOGIC;    
	\dout1+\:  INOUT  STD_LOGIC;    
	\dout1-\:  INOUT  STD_LOGIC;    
	\dout2+\:  INOUT  STD_LOGIC;    
	\dout2-\:  INOUT  STD_LOGIC;    
	\dout3+\:  INOUT  STD_LOGIC;    
	\dout3-\:  INOUT  STD_LOGIC;    
	\dout4+\:  INOUT  STD_LOGIC;    
	\dout4-\:  INOUT  STD_LOGIC;    
	EN:        INOUT  STD_LOGIC;    
	EN_N:      INOUT  STD_LOGIC;    
	GND:       IN     STD_LOGIC;    
	VCC:       IN     STD_LOGIC);
end ds90lv031a;
