INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "C:/Xilinx/Vivado/2019.2/tps/win64/msys64/mingw64/bin/g++"
   Compiling apatb_crypto_sign_keypair.cpp
   Compiling (apcc) aes.c_pre.c.tb.c
INFO: [HLS 200-10] Running 'C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/apcc.exe'
INFO: [HLS 200-10] For user 'ajaiswal' on host 'vlsi' (Windows NT_amd64 version 6.2) on Fri May 15 09:41:18 +0000 2020
INFO: [HLS 200-10] In directory 'C:/Users/ajaiswal/Downloads/project13-master/mqdss_48.prj/keypair/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is apcc_db
INFO: [APCC 202-1] APCC is done.
   Compiling (apcc) gf31.c_pre.c.tb.c
INFO: [HLS 200-10] Running 'C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/apcc.exe'
INFO: [HLS 200-10] For user 'ajaiswal' on host 'vlsi' (Windows NT_amd64 version 6.2) on Fri May 15 09:41:24 +0000 2020
INFO: [HLS 200-10] In directory 'C:/Users/ajaiswal/Downloads/project13-master/mqdss_48.prj/keypair/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is apcc_db
INFO: [APCC 202-1] APCC is done.
   Compiling (apcc) mq.c_pre.c.tb.c
INFO: [HLS 200-10] Running 'C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/apcc.exe'
INFO: [HLS 200-10] For user 'ajaiswal' on host 'vlsi' (Windows NT_amd64 version 6.2) on Fri May 15 09:41:30 +0000 2020
INFO: [HLS 200-10] In directory 'C:/Users/ajaiswal/Downloads/project13-master/mqdss_48.prj/keypair/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is apcc_db
INFO: [APCC 202-1] APCC is done.
   Compiling (apcc) sign.c_pre.c.tb.c
INFO: [HLS 200-10] Running 'C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/apcc.exe'
INFO: [HLS 200-10] For user 'ajaiswal' on host 'vlsi' (Windows NT_amd64 version 6.2) on Fri May 15 09:41:36 +0000 2020
INFO: [HLS 200-10] In directory 'C:/Users/ajaiswal/Downloads/project13-master/mqdss_48.prj/keypair/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is apcc_db
INFO: [APCC 202-1] APCC is done.
   Compiling (apcc) newtest_sign.c_pre.c.tb.c
INFO: [HLS 200-10] Running 'C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/apcc.exe'
INFO: [HLS 200-10] For user 'ajaiswal' on host 'vlsi' (Windows NT_amd64 version 6.2) on Fri May 15 09:41:43 +0000 2020
INFO: [HLS 200-10] In directory 'C:/Users/ajaiswal/Downloads/project13-master/mqdss_48.prj/keypair/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is apcc_db
INFO: [APCC 202-1] APCC is done.
   Compiling (apcc) rng.c_pre.c.tb.c
INFO: [HLS 200-10] Running 'C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/apcc.exe'
INFO: [HLS 200-10] For user 'ajaiswal' on host 'vlsi' (Windows NT_amd64 version 6.2) on Fri May 15 09:41:49 +0000 2020
INFO: [HLS 200-10] In directory 'C:/Users/ajaiswal/Downloads/project13-master/mqdss_48.prj/keypair/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is apcc_db
INFO: [APCC 202-1] APCC is done.
   Compiling (apcc) fips202.c_pre.c.tb.c
INFO: [HLS 200-10] Running 'C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/apcc.exe'
INFO: [HLS 200-10] For user 'ajaiswal' on host 'vlsi' (Windows NT_amd64 version 6.2) on Fri May 15 09:41:55 +0000 2020
INFO: [HLS 200-10] In directory 'C:/Users/ajaiswal/Downloads/project13-master/mqdss_48.prj/keypair/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is apcc_db
INFO: [APCC 202-1] APCC is done.
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
Known Answer Tests PASSED. 



C:\Users\ajaiswal\Downloads\project13-master\mqdss_48.prj\keypair\sim\verilog>set PATH= 

C:\Users\ajaiswal\Downloads\project13-master\mqdss_48.prj\keypair\sim\verilog>call C:/Xilinx/Vivado/2019.2/bin/xelab xil_defaultlib.apatb_crypto_sign_keypair_top glbl -prj crypto_sign_keypair.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile "C:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s crypto_sign_keypair  
INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_crypto_sign_keypair_top glbl -prj crypto_sign_keypair.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile C:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s crypto_sign_keypair 
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ajaiswal/Downloads/project13-master/mqdss_48.prj/keypair/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ajaiswal/Downloads/project13-master/mqdss_48.prj/keypair/sim/verilog/AddRoundKey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddRoundKey
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ajaiswal/Downloads/project13-master/mqdss_48.prj/keypair/sim/verilog/AES256_CTR_DRBG_Ubkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AES256_CTR_DRBG_Ubkb_ram
INFO: [VRFC 10-311] analyzing module AES256_CTR_DRBG_Ubkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ajaiswal/Downloads/project13-master/mqdss_48.prj/keypair/sim/verilog/AES256_CTR_DRBG_Ucud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AES256_CTR_DRBG_Ucud_ram
INFO: [VRFC 10-311] analyzing module AES256_CTR_DRBG_Ucud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ajaiswal/Downloads/project13-master/mqdss_48.prj/keypair/sim/verilog/AES256_CTR_DRBG_Upda.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AES256_CTR_DRBG_Upda
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ajaiswal/Downloads/project13-master/mqdss_48.prj/keypair/sim/verilog/AESL_automem_DRBG_ctx_Key.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_DRBG_ctx_Key
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ajaiswal/Downloads/project13-master/mqdss_48.prj/keypair/sim/verilog/AESL_automem_DRBG_ctx_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_DRBG_ctx_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ajaiswal/Downloads/project13-master/mqdss_48.prj/keypair/sim/verilog/AESL_automem_pk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_pk
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ajaiswal/Downloads/project13-master/mqdss_48.prj/keypair/sim/verilog/AESL_automem_sk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_sk
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ajaiswal/Downloads/project13-master/mqdss_48.prj/keypair/sim/verilog/Block_entry_proc_pro.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Block_entry_proc_pro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ajaiswal/Downloads/project13-master/mqdss_48.prj/keypair/sim/verilog/Block_entry_proc_pro_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Block_entry_proc_pro_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ajaiswal/Downloads/project13-master/mqdss_48.prj/keypair/sim/verilog/Cipher.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cipher
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ajaiswal/Downloads/project13-master/mqdss_48.prj/keypair/sim/verilog/Cipher_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cipher_sbox_rom
INFO: [VRFC 10-311] analyzing module Cipher_sbox
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ajaiswal/Downloads/project13-master/mqdss_48.prj/keypair/sim/verilog/crypto_sign_keypair.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_crypto_sign_keypair_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ajaiswal/Downloads/project13-master/mqdss_48.prj/keypair/sim/verilog/crypto_sign_keypair.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crypto_sign_keypair
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ajaiswal/Downloads/project13-master/mqdss_48.prj/keypair/sim/verilog/crypto_sign_keypakbM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crypto_sign_keypakbM_DSP48_0
INFO: [VRFC 10-311] analyzing module crypto_sign_keypakbM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ajaiswal/Downloads/project13-master/mqdss_48.prj/keypair/sim/verilog/crypto_sign_keypalbW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crypto_sign_keypalbW_DSP48_1
INFO: [VRFC 10-311] analyzing module crypto_sign_keypalbW
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ajaiswal/Downloads/project13-master/mqdss_48.prj/keypair/sim/verilog/crypto_sign_keypaocq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crypto_sign_keypaocq_ram
INFO: [VRFC 10-311] analyzing module crypto_sign_keypaocq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ajaiswal/Downloads/project13-master/mqdss_48.prj/keypair/sim/verilog/crypto_sign_keypapcA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crypto_sign_keypapcA_ram
INFO: [VRFC 10-311] analyzing module crypto_sign_keypapcA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ajaiswal/Downloads/project13-master/mqdss_48.prj/keypair/sim/verilog/crypto_sign_keypaqcK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crypto_sign_keypaqcK_ram
INFO: [VRFC 10-311] analyzing module crypto_sign_keypaqcK
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ajaiswal/Downloads/project13-master/mqdss_48.prj/keypair/sim/verilog/crypto_sign_keyparcU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crypto_sign_keyparcU_ram
INFO: [VRFC 10-311] analyzing module crypto_sign_keyparcU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ajaiswal/Downloads/project13-master/mqdss_48.prj/keypair/sim/verilog/dataflow_in_loop_gf3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_in_loop_gf3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ajaiswal/Downloads/project13-master/mqdss_48.prj/keypair/sim/verilog/dataflow_in_loop_vgf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_in_loop_vgf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ajaiswal/Downloads/project13-master/mqdss_48.prj/keypair/sim/verilog/dataflow_parent_loop_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_parent_loop_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ajaiswal/Downloads/project13-master/mqdss_48.prj/keypair/sim/verilog/generate_quadratic_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module generate_quadratic_t
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ajaiswal/Downloads/project13-master/mqdss_48.prj/keypair/sim/verilog/gf31_nrand.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gf31_nrand
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ajaiswal/Downloads/project13-master/mqdss_48.prj/keypair/sim/verilog/gf31_nrand_schar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gf31_nrand_schar
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ajaiswal/Downloads/project13-master/mqdss_48.prj/keypair/sim/verilog/gf31_nrand_schar_g8j.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gf31_nrand_schar_g8j_ram
INFO: [VRFC 10-311] analyzing module gf31_nrand_schar_g8j
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ajaiswal/Downloads/project13-master/mqdss_48.prj/keypair/sim/verilog/gf31_nrand_schar_hbi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gf31_nrand_schar_hbi_ram
INFO: [VRFC 10-311] analyzing module gf31_nrand_schar_hbi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ajaiswal/Downloads/project13-master/mqdss_48.prj/keypair/sim/verilog/KeccakF1600_StatefYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KeccakF1600_StatefYi_rom
INFO: [VRFC 10-311] analyzing module KeccakF1600_StatefYi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ajaiswal/Downloads/project13-master/mqdss_48.prj/keypair/sim/verilog/KeccakF1600_StatePer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KeccakF1600_StatePer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ajaiswal/Downloads/project13-master/mqdss_48.prj/keypair/sim/verilog/keccak_absorb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keccak_absorb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ajaiswal/Downloads/project13-master/mqdss_48.prj/keypair/sim/verilog/keccak_absorb_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keccak_absorb_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ajaiswal/Downloads/project13-master/mqdss_48.prj/keypair/sim/verilog/keccak_absorb_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keccak_absorb_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ajaiswal/Downloads/project13-master/mqdss_48.prj/keypair/sim/verilog/keccak_absorb_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keccak_absorb_t_ram
INFO: [VRFC 10-311] analyzing module keccak_absorb_t
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ajaiswal/Downloads/project13-master/mqdss_48.prj/keypair/sim/verilog/keccak_squeezeblocks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keccak_squeezeblocks
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ajaiswal/Downloads/project13-master/mqdss_48.prj/keypair/sim/verilog/KeyExpansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KeyExpansion
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ajaiswal/Downloads/project13-master/mqdss_48.prj/keypair/sim/verilog/KeyExpansion_Rcon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KeyExpansion_Rcon_rom
INFO: [VRFC 10-311] analyzing module KeyExpansion_Rcon
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ajaiswal/Downloads/project13-master/mqdss_48.prj/keypair/sim/verilog/KeyExpansion_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KeyExpansion_sbox_rom
INFO: [VRFC 10-311] analyzing module KeyExpansion_sbox
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ajaiswal/Downloads/project13-master/mqdss_48.prj/keypair/sim/verilog/MixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MixColumns
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ajaiswal/Downloads/project13-master/mqdss_48.prj/keypair/sim/verilog/MQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MQ
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ajaiswal/Downloads/project13-master/mqdss_48.prj/keypair/sim/verilog/MQ_p_xij.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MQ_p_xij_ram
INFO: [VRFC 10-311] analyzing module MQ_p_xij
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ajaiswal/Downloads/project13-master/mqdss_48.prj/keypair/sim/verilog/MQ_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MQ_r_ram
INFO: [VRFC 10-311] analyzing module MQ_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ajaiswal/Downloads/project13-master/mqdss_48.prj/keypair/sim/verilog/randombytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module randombytes
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ajaiswal/Downloads/project13-master/mqdss_48.prj/keypair/sim/verilog/randombytes_buffeeOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module randombytes_buffeeOg_ram
INFO: [VRFC 10-311] analyzing module randombytes_buffeeOg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ajaiswal/Downloads/project13-master/mqdss_48.prj/keypair/sim/verilog/randombytes_ctx_RdEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module randombytes_ctx_RdEe_ram
INFO: [VRFC 10-311] analyzing module randombytes_ctx_RdEe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ajaiswal/Downloads/project13-master/mqdss_48.prj/keypair/sim/verilog/vgf31_unique.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vgf31_unique
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gf31_nrand_schar_g8j_ram
Compiling module xil_defaultlib.gf31_nrand_schar_g8j(DataWidth=6...
Compiling module xil_defaultlib.gf31_nrand_schar_hbi_ram
Compiling module xil_defaultlib.gf31_nrand_schar_hbi(DataWidth=8...
Compiling module xil_defaultlib.crypto_sign_keypaocq_ram
Compiling module xil_defaultlib.crypto_sign_keypaocq(DataWidth=5...
Compiling module xil_defaultlib.crypto_sign_keypapcA_ram
Compiling module xil_defaultlib.crypto_sign_keypapcA(DataWidth=8...
Compiling module xil_defaultlib.crypto_sign_keypaqcK_ram
Compiling module xil_defaultlib.crypto_sign_keypaqcK(DataWidth=5...
Compiling module xil_defaultlib.crypto_sign_keyparcU_ram
Compiling module xil_defaultlib.crypto_sign_keyparcU(DataWidth=1...
Compiling module xil_defaultlib.KeccakF1600_StatefYi_rom
Compiling module xil_defaultlib.KeccakF1600_StatefYi(DataWidth=6...
Compiling module xil_defaultlib.KeccakF1600_StatePer
Compiling module xil_defaultlib.keccak_squeezeblocks
Compiling module xil_defaultlib.keccak_absorb_t_ram
Compiling module xil_defaultlib.keccak_absorb_t(DataWidth=8,Addr...
Compiling module xil_defaultlib.keccak_absorb_2
Compiling module xil_defaultlib.gf31_nrand_schar
Compiling module xil_defaultlib.keccak_absorb_1
Compiling module xil_defaultlib.gf31_nrand
Compiling module xil_defaultlib.randombytes_ctx_RdEe_ram
Compiling module xil_defaultlib.randombytes_ctx_RdEe(DataWidth=8...
Compiling module xil_defaultlib.randombytes_buffeeOg_ram
Compiling module xil_defaultlib.randombytes_buffeeOg(DataWidth=8...
Compiling module xil_defaultlib.AES256_CTR_DRBG_Ubkb_ram
Compiling module xil_defaultlib.AES256_CTR_DRBG_Ubkb(DataWidth=8...
Compiling module xil_defaultlib.AES256_CTR_DRBG_Ucud_ram
Compiling module xil_defaultlib.AES256_CTR_DRBG_Ucud(DataWidth=8...
Compiling module xil_defaultlib.Cipher_sbox_rom
Compiling module xil_defaultlib.Cipher_sbox(DataWidth=8,AddressR...
Compiling module xil_defaultlib.MixColumns
Compiling module xil_defaultlib.AddRoundKey
Compiling module xil_defaultlib.Cipher
Compiling module xil_defaultlib.KeyExpansion_sbox_rom
Compiling module xil_defaultlib.KeyExpansion_sbox(DataWidth=8,Ad...
Compiling module xil_defaultlib.KeyExpansion_Rcon_rom
Compiling module xil_defaultlib.KeyExpansion_Rcon(DataWidth=8,Ad...
Compiling module xil_defaultlib.KeyExpansion
Compiling module xil_defaultlib.AES256_CTR_DRBG_Upda
Compiling module xil_defaultlib.randombytes
Compiling module xil_defaultlib.MQ_p_xij_ram
Compiling module xil_defaultlib.MQ_p_xij(DataWidth=6,AddressRang...
Compiling module xil_defaultlib.MQ_r_ram
Compiling module xil_defaultlib.MQ_r(DataWidth=32,AddressRange=4...
Compiling module xil_defaultlib.generate_quadratic_t
Compiling module xil_defaultlib.crypto_sign_keypakbM_DSP48_0
Compiling module xil_defaultlib.crypto_sign_keypakbM(ID=1,NUM_ST...
Compiling module xil_defaultlib.crypto_sign_keypalbW_DSP48_1
Compiling module xil_defaultlib.crypto_sign_keypalbW(ID=1,NUM_ST...
Compiling module xil_defaultlib.MQ
Compiling module xil_defaultlib.keccak_absorb
Compiling module xil_defaultlib.Block_entry_proc_pro_1
Compiling module xil_defaultlib.dataflow_in_loop_vgf
Compiling module xil_defaultlib.vgf31_unique
Compiling module xil_defaultlib.Block_entry_proc_pro
Compiling module xil_defaultlib.dataflow_in_loop_gf3
Compiling module xil_defaultlib.dataflow_parent_loop_1
Compiling module xil_defaultlib.crypto_sign_keypair
Compiling module xil_defaultlib.AESL_automem_pk
Compiling module xil_defaultlib.AESL_automem_sk
Compiling module xil_defaultlib.AESL_automem_DRBG_ctx_V
Compiling module xil_defaultlib.AESL_automem_DRBG_ctx_Key
Compiling module xil_defaultlib.apatb_crypto_sign_keypair_top
Compiling module work.glbl
Built simulation snapshot crypto_sign_keypair

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/ajaiswal/Downloads/project13-master/mqdss_48.prj/keypair/sim/verilog/xsim.dir/crypto_sign_keypair/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/ajaiswal/Downloads/project13-master/mqdss_48.prj/keypair/sim/verilog/xsim.dir/crypto_sign_keypair/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri May 15 09:42:34 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri May 15 09:42:34 2020...

****** xsim v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/crypto_sign_keypair/xsim_script.tcl
# xsim {crypto_sign_keypair} -autoloadwcfg -tclbatch {crypto_sign_keypair.tcl}
Vivado Simulator 2019.2
Time resolution is 1 ps
source crypto_sign_keypair.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "125000"
// RTL Simulation : 1 / 1 [n/a] @ "2400425000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 2400465 ns : File "C:/Users/ajaiswal/Downloads/project13-master/mqdss_48.prj/keypair/sim/verilog/crypto_sign_keypair.autotb.v" Line 574
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:33 . Memory (MB): peak = 223.637 ; gain = 0.000
## quit
INFO: [Common 17-206] Exiting xsim at Fri May 15 09:43:17 2020...
Known Answer Tests PASSED. 


INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
