Fitter report for Helloworld
Fri Nov 17 22:38:19 2017
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Dual Purpose and Dedicated Pins
 16. Bidir Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. Output Pin Default Load For Reported TCO
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Fitter RAM Summary
 27. |DE0_TOP|DE0_SOPC:u0|cpu:the_cpu|cpu_rf_module:cpu_rf|altsyncram:the_altsyncram|altsyncram_rj22:auto_generated|ALTSYNCRAM
 28. |DE0_TOP|DE0_SOPC:u0|onchip_memory2:the_onchip_memory2|altsyncram:the_altsyncram|altsyncram_63c1:auto_generated|ALTSYNCRAM
 29. |DE0_TOP|DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6472:auto_generated|ALTSYNCRAM
 30. Interconnect Usage Summary
 31. LAB Logic Elements
 32. LAB-wide Signals
 33. LAB Signals Sourced
 34. LAB Signals Sourced Out
 35. LAB Distinct Inputs
 36. I/O Rules Summary
 37. I/O Rules Details
 38. I/O Rules Matrix
 39. Fitter Device Options
 40. Operating Settings and Conditions
 41. Estimated Delay Added for Hold Timing
 42. Advanced Data - General
 43. Advanced Data - Placement Preparation
 44. Advanced Data - Placement
 45. Advanced Data - Routing
 46. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Fitter Summary                                                               ;
+------------------------------------+-----------------------------------------+
; Fitter Status                      ; Successful - Fri Nov 17 22:38:19 2017   ;
; Quartus II Version                 ; 9.0 Build 132 02/25/2009 SJ Web Edition ;
; Revision Name                      ; Helloworld                              ;
; Top-level Entity Name              ; DE0_TOP                                 ;
; Family                             ; Cyclone III                             ;
; Device                             ; EP3C16F484C6                            ;
; Timing Models                      ; Final                                   ;
; Total logic elements               ; 1,988 / 15,408 ( 13 % )                 ;
;     Total combinational functions  ; 1,770 / 15,408 ( 11 % )                 ;
;     Dedicated logic registers      ; 1,141 / 15,408 ( 7 % )                  ;
; Total registers                    ; 1141                                    ;
; Total pins                         ; 133 / 347 ( 38 % )                      ;
; Total virtual pins                 ; 0                                       ;
; Total memory bits                  ; 292,864 / 516,096 ( 57 % )              ;
; Embedded Multiplier 9-bit elements ; 0 / 112 ( 0 % )                         ;
; Total PLLs                         ; 0 / 4 ( 0 % )                           ;
+------------------------------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; EP3C16F484C6                          ;                                       ;
; Nominal Core Supply Voltage                                        ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Use TimeQuest Timing Analyzer                                      ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; Off                                   ; Off                                   ;
; PowerPlay Power Optimization                                       ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; On                                    ; On                                    ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Stop After Congestion Map Generation                               ; Off                                   ; Off                                   ;
; Save Intermediate Fitting Results                                  ; Off                                   ; Off                                   ;
; Synchronizer Identification                                        ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------+
; I/O Assignment Warnings                             ;
+---------------------+-------------------------------+
; Pin Name            ; Reason                        ;
+---------------------+-------------------------------+
; CLOCK_50_2          ; Incomplete set of assignments ;
; BUTTON[0]           ; Incomplete set of assignments ;
; BUTTON[1]           ; Incomplete set of assignments ;
; SW[0]               ; Incomplete set of assignments ;
; SW[1]               ; Incomplete set of assignments ;
; SW[2]               ; Incomplete set of assignments ;
; SW[3]               ; Incomplete set of assignments ;
; SW[4]               ; Incomplete set of assignments ;
; SW[5]               ; Incomplete set of assignments ;
; SW[6]               ; Incomplete set of assignments ;
; SW[7]               ; Incomplete set of assignments ;
; SW[8]               ; Incomplete set of assignments ;
; SW[9]               ; Incomplete set of assignments ;
; HEX0_D[0]           ; Incomplete set of assignments ;
; HEX0_D[1]           ; Incomplete set of assignments ;
; HEX0_D[2]           ; Incomplete set of assignments ;
; HEX0_D[3]           ; Incomplete set of assignments ;
; HEX0_D[4]           ; Incomplete set of assignments ;
; HEX0_D[5]           ; Incomplete set of assignments ;
; HEX0_D[6]           ; Incomplete set of assignments ;
; HEX0_DP             ; Incomplete set of assignments ;
; HEX1_D[0]           ; Incomplete set of assignments ;
; HEX1_D[1]           ; Incomplete set of assignments ;
; HEX1_D[2]           ; Incomplete set of assignments ;
; HEX1_D[3]           ; Incomplete set of assignments ;
; HEX1_D[4]           ; Incomplete set of assignments ;
; HEX1_D[5]           ; Incomplete set of assignments ;
; HEX1_D[6]           ; Incomplete set of assignments ;
; HEX1_DP             ; Incomplete set of assignments ;
; HEX2_D[0]           ; Incomplete set of assignments ;
; HEX2_D[1]           ; Incomplete set of assignments ;
; HEX2_D[2]           ; Incomplete set of assignments ;
; HEX2_D[3]           ; Incomplete set of assignments ;
; HEX2_D[4]           ; Incomplete set of assignments ;
; HEX2_D[5]           ; Incomplete set of assignments ;
; HEX2_D[6]           ; Incomplete set of assignments ;
; HEX2_DP             ; Incomplete set of assignments ;
; HEX3_D[0]           ; Incomplete set of assignments ;
; HEX3_D[1]           ; Incomplete set of assignments ;
; HEX3_D[2]           ; Incomplete set of assignments ;
; HEX3_D[3]           ; Incomplete set of assignments ;
; HEX3_D[4]           ; Incomplete set of assignments ;
; HEX3_D[5]           ; Incomplete set of assignments ;
; HEX3_D[6]           ; Incomplete set of assignments ;
; HEX3_DP             ; Incomplete set of assignments ;
; LEDG[0]             ; Incomplete set of assignments ;
; LEDG[1]             ; Incomplete set of assignments ;
; LEDG[2]             ; Incomplete set of assignments ;
; LEDG[3]             ; Incomplete set of assignments ;
; LEDG[4]             ; Incomplete set of assignments ;
; LEDG[5]             ; Incomplete set of assignments ;
; LEDG[6]             ; Incomplete set of assignments ;
; LEDG[7]             ; Incomplete set of assignments ;
; LEDG[8]             ; Incomplete set of assignments ;
; LEDG[9]             ; Incomplete set of assignments ;
; UART_TXD            ; Incomplete set of assignments ;
; UART_RXD            ; Incomplete set of assignments ;
; UART_CTS            ; Incomplete set of assignments ;
; UART_RTS            ; Incomplete set of assignments ;
; GPIO0_CLKIN[0]      ; Incomplete set of assignments ;
; GPIO0_CLKIN[1]      ; Incomplete set of assignments ;
; GPIO0_CLKOUT[0]     ; Incomplete set of assignments ;
; GPIO0_CLKOUT[1]     ; Incomplete set of assignments ;
; GPIO1_CLKIN[0]      ; Incomplete set of assignments ;
; GPIO1_CLKIN[1]      ; Incomplete set of assignments ;
; GPIO1_CLKOUT[0]     ; Incomplete set of assignments ;
; GPIO1_CLKOUT[1]     ; Incomplete set of assignments ;
; GPIO0_D[0]          ; Incomplete set of assignments ;
; GPIO0_D[1]          ; Incomplete set of assignments ;
; GPIO0_D[2]          ; Incomplete set of assignments ;
; GPIO0_D[3]          ; Incomplete set of assignments ;
; GPIO0_D[4]          ; Incomplete set of assignments ;
; GPIO0_D[5]          ; Incomplete set of assignments ;
; GPIO0_D[6]          ; Incomplete set of assignments ;
; GPIO0_D[8]          ; Incomplete set of assignments ;
; GPIO0_D[9]          ; Incomplete set of assignments ;
; GPIO0_D[10]         ; Incomplete set of assignments ;
; GPIO0_D[11]         ; Incomplete set of assignments ;
; GPIO0_D[12]         ; Incomplete set of assignments ;
; GPIO0_D[13]         ; Incomplete set of assignments ;
; GPIO0_D[14]         ; Incomplete set of assignments ;
; GPIO0_D[15]         ; Incomplete set of assignments ;
; GPIO0_D[16]         ; Incomplete set of assignments ;
; GPIO0_D[17]         ; Incomplete set of assignments ;
; GPIO0_D[18]         ; Incomplete set of assignments ;
; GPIO0_D[19]         ; Incomplete set of assignments ;
; GPIO0_D[20]         ; Incomplete set of assignments ;
; GPIO0_D[21]         ; Incomplete set of assignments ;
; GPIO0_D[22]         ; Incomplete set of assignments ;
; GPIO0_D[23]         ; Incomplete set of assignments ;
; GPIO0_D[24]         ; Incomplete set of assignments ;
; GPIO0_D[25]         ; Incomplete set of assignments ;
; GPIO0_D[26]         ; Incomplete set of assignments ;
; GPIO0_D[27]         ; Incomplete set of assignments ;
; GPIO0_D[28]         ; Incomplete set of assignments ;
; GPIO0_D[29]         ; Incomplete set of assignments ;
; GPIO0_D[30]         ; Incomplete set of assignments ;
; GPIO0_D[31]         ; Incomplete set of assignments ;
; GPIO1_D[0]          ; Incomplete set of assignments ;
; GPIO1_D[1]          ; Incomplete set of assignments ;
; GPIO1_D[2]          ; Incomplete set of assignments ;
; GPIO1_D[3]          ; Incomplete set of assignments ;
; GPIO1_D[4]          ; Incomplete set of assignments ;
; GPIO1_D[5]          ; Incomplete set of assignments ;
; GPIO1_D[6]          ; Incomplete set of assignments ;
; GPIO1_D[7]          ; Incomplete set of assignments ;
; GPIO1_D[8]          ; Incomplete set of assignments ;
; GPIO1_D[9]          ; Incomplete set of assignments ;
; GPIO1_D[10]         ; Incomplete set of assignments ;
; GPIO1_D[11]         ; Incomplete set of assignments ;
; GPIO1_D[12]         ; Incomplete set of assignments ;
; GPIO1_D[13]         ; Incomplete set of assignments ;
; GPIO1_D[14]         ; Incomplete set of assignments ;
; GPIO1_D[15]         ; Incomplete set of assignments ;
; GPIO1_D[16]         ; Incomplete set of assignments ;
; GPIO1_D[17]         ; Incomplete set of assignments ;
; GPIO1_D[18]         ; Incomplete set of assignments ;
; GPIO1_D[19]         ; Incomplete set of assignments ;
; GPIO1_D[20]         ; Incomplete set of assignments ;
; GPIO1_D[21]         ; Incomplete set of assignments ;
; GPIO1_D[22]         ; Incomplete set of assignments ;
; GPIO1_D[23]         ; Incomplete set of assignments ;
; GPIO1_D[24]         ; Incomplete set of assignments ;
; GPIO1_D[25]         ; Incomplete set of assignments ;
; GPIO1_D[26]         ; Incomplete set of assignments ;
; GPIO1_D[27]         ; Incomplete set of assignments ;
; GPIO1_D[28]         ; Incomplete set of assignments ;
; GPIO1_D[29]         ; Incomplete set of assignments ;
; GPIO1_D[30]         ; Incomplete set of assignments ;
; GPIO1_D[31]         ; Incomplete set of assignments ;
; GPIO0_D[7]          ; Incomplete set of assignments ;
; CLOCK_50            ; Incomplete set of assignments ;
; BUTTON[2]           ; Incomplete set of assignments ;
; altera_reserved_tms ; Incomplete set of assignments ;
; altera_reserved_tck ; Incomplete set of assignments ;
; altera_reserved_tdi ; Incomplete set of assignments ;
; altera_reserved_tdo ; Incomplete set of assignments ;
+---------------------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                       ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                 ; Destination Port ; Destination Port Name ;
+--------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; DE0_SOPC:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[0] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; DE0_SOPC:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|q_b[0] ; PORTBDATAOUT     ;                       ;
; DE0_SOPC:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[1] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; DE0_SOPC:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|q_b[1] ; PORTBDATAOUT     ;                       ;
; DE0_SOPC:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[2] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; DE0_SOPC:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|q_b[2] ; PORTBDATAOUT     ;                       ;
; DE0_SOPC:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[3] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; DE0_SOPC:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|q_b[3] ; PORTBDATAOUT     ;                       ;
; DE0_SOPC:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[4] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; DE0_SOPC:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|q_b[4] ; PORTBDATAOUT     ;                       ;
; DE0_SOPC:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[5] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; DE0_SOPC:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|q_b[5] ; PORTBDATAOUT     ;                       ;
; DE0_SOPC:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[6] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; DE0_SOPC:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|q_b[6] ; PORTBDATAOUT     ;                       ;
; DE0_SOPC:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[7] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; DE0_SOPC:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|q_b[7] ; PORTBDATAOUT     ;                       ;
+--------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+-----------------------------------------------+
; Incremental Compilation Preservation Summary  ;
+-------------------------+---------------------+
; Type                    ; Value               ;
+-------------------------+---------------------+
; Placement               ;                     ;
;     -- Requested        ; 0 / 3447 ( 0.00 % ) ;
;     -- Achieved         ; 0 / 3447 ( 0.00 % ) ;
;                         ;                     ;
; Routing (by Connection) ;                     ;
;     -- Requested        ; 0 / 0 ( 0.00 % )    ;
;     -- Achieved         ; 0 / 0 ( 0.00 % )    ;
+-------------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                         ;
+----------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------------------+
; Partition Name       ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents             ;
+----------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------------------+
; Top                  ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                      ;
; pzdyqx:nabboc        ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; pzdyqx:nabboc        ;
; sld_hub:sld_hub_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; sld_hub:sld_hub_inst ;
+----------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------------------+


+--------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                   ;
+----------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name       ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+----------------------+---------+-------------------+-------------------------+-------------------+
; Top                  ; 3029    ; 0                 ; N/A                     ; Source File       ;
; pzdyqx:nabboc        ; 190     ; 0                 ; N/A                     ; Source File       ;
; sld_hub:sld_hub_inst ; 228     ; 0                 ; N/A                     ; Source File       ;
+----------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/04_Nios/Helloworld/Helloworld.pin.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                                                                                                       ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                 ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Total logic elements                        ; 1,988 / 15,408 ( 13 % )                                                                                               ;
;     -- Combinational with no register       ; 847                                                                                                                   ;
;     -- Register only                        ; 218                                                                                                                   ;
;     -- Combinational with a register        ; 923                                                                                                                   ;
;                                             ;                                                                                                                       ;
; Logic element usage by number of LUT inputs ;                                                                                                                       ;
;     -- 4 input functions                    ; 859                                                                                                                   ;
;     -- 3 input functions                    ; 505                                                                                                                   ;
;     -- <=2 input functions                  ; 406                                                                                                                   ;
;     -- Register only                        ; 218                                                                                                                   ;
;                                             ;                                                                                                                       ;
; Logic elements by mode                      ;                                                                                                                       ;
;     -- normal mode                          ; 1558                                                                                                                  ;
;     -- arithmetic mode                      ; 212                                                                                                                   ;
;                                             ;                                                                                                                       ;
; Total registers*                            ; 1,141 / 17,068 ( 7 % )                                                                                                ;
;     -- Dedicated logic registers            ; 1,141 / 15,408 ( 7 % )                                                                                                ;
;     -- I/O registers                        ; 0 / 1,660 ( 0 % )                                                                                                     ;
;                                             ;                                                                                                                       ;
; Total LABs:  partially or completely used   ; 164 / 963 ( 17 % )                                                                                                    ;
; User inserted logic elements                ; 0                                                                                                                     ;
; Virtual pins                                ; 0                                                                                                                     ;
; I/O pins                                    ; 133 / 347 ( 38 % )                                                                                                    ;
;     -- Clock pins                           ; 4 / 8 ( 50 % )                                                                                                        ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )                                                                                                        ;
; Global signals                              ; 11                                                                                                                    ;
; M9Ks                                        ; 41 / 56 ( 73 % )                                                                                                      ;
; Total block memory bits                     ; 292,864 / 516,096 ( 57 % )                                                                                            ;
; Total block memory implementation bits      ; 377,856 / 516,096 ( 73 % )                                                                                            ;
; Embedded Multiplier 9-bit elements          ; 0 / 112 ( 0 % )                                                                                                       ;
; PLLs                                        ; 0 / 4 ( 0 % )                                                                                                         ;
; Global clocks                               ; 11 / 20 ( 55 % )                                                                                                      ;
; JTAGs                                       ; 1 / 1 ( 100 % )                                                                                                       ;
; CRC blocks                                  ; 0 / 1 ( 0 % )                                                                                                         ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )                                                                                                         ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )                                                                                                         ;
; Average interconnect usage (total/H/V)      ; 6% / 5% / 6%                                                                                                          ;
; Peak interconnect usage (total/H/V)         ; 34% / 31% / 39%                                                                                                       ;
; Maximum fan-out node                        ; CLOCK_50~inputclkctrl                                                                                                 ;
; Maximum fan-out                             ; 667                                                                                                                   ;
; Highest non-global fan-out signal           ; DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|controlador_can:inst_buffer|state.guardar_mensaje ;
; Highest non-global fan-out                  ; 83                                                                                                                    ;
; Total fan-out                               ; 10952                                                                                                                 ;
; Average fan-out                             ; 3.15                                                                                                                  ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+---------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                         ;
+---------------------------------------------+-----------------------+-----------------------+-----------------------+
; Statistic                                   ; Top                   ; pzdyqx:nabboc         ; sld_hub:sld_hub_inst  ;
+---------------------------------------------+-----------------------+-----------------------+-----------------------+
; Difficulty Clustering Region                ; Low                   ; Low                   ; Low                   ;
;                                             ;                       ;                       ;                       ;
; Total logic elements                        ; 1702 / 15408 ( 11 % ) ; 138 / 15408 ( < 1 % ) ; 148 / 15408 ( < 1 % ) ;
;     -- Combinational with no register       ; 721                   ; 66                    ; 60                    ;
;     -- Register only                        ; 190                   ; 20                    ; 8                     ;
;     -- Combinational with a register        ; 791                   ; 52                    ; 80                    ;
;                                             ;                       ;                       ;                       ;
; Logic element usage by number of LUT inputs ;                       ;                       ;                       ;
;     -- 4 input functions                    ; 745                   ; 34                    ; 80                    ;
;     -- 3 input functions                    ; 438                   ; 33                    ; 34                    ;
;     -- <=2 input functions                  ; 329                   ; 51                    ; 26                    ;
;     -- Register only                        ; 190                   ; 20                    ; 8                     ;
;                                             ;                       ;                       ;                       ;
; Logic elements by mode                      ;                       ;                       ;                       ;
;     -- normal mode                          ; 1309                  ; 114                   ; 135                   ;
;     -- arithmetic mode                      ; 203                   ; 4                     ; 5                     ;
;                                             ;                       ;                       ;                       ;
; Total registers                             ; 981                   ; 72                    ; 88                    ;
;     -- Dedicated logic registers            ; 981 / 15408 ( 6 % )   ; 72 / 15408 ( < 1 % )  ; 88 / 15408 ( < 1 % )  ;
;     -- I/O registers                        ; 0                     ; 0                     ; 0                     ;
;                                             ;                       ;                       ;                       ;
; Total LABs:  partially or completely used   ; 139 / 963 ( 14 % )    ; 15 / 963 ( 1 % )      ; 15 / 963 ( 1 % )      ;
;                                             ;                       ;                       ;                       ;
; Virtual pins                                ; 0                     ; 0                     ; 0                     ;
; I/O pins                                    ; 133                   ; 0                     ; 0                     ;
; Embedded Multiplier 9-bit elements          ; 0 / 112 ( 0 % )       ; 0 / 112 ( 0 % )       ; 0 / 112 ( 0 % )       ;
; Total memory bits                           ; 292864                ; 0                     ; 0                     ;
; Total RAM block bits                        ; 377856                ; 0                     ; 0                     ;
; JTAG                                        ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ;
; M9K                                         ; 41 / 56 ( 73 % )      ; 0 / 56 ( 0 % )        ; 0 / 56 ( 0 % )        ;
; Clock control block                         ; 9 / 24 ( 37 % )       ; 2 / 24 ( 8 % )        ; 0 / 24 ( 0 % )        ;
;                                             ;                       ;                       ;                       ;
; Connections                                 ;                       ;                       ;                       ;
;     -- Input Connections                    ; 337                   ; 64                    ; 141                   ;
;     -- Registered Input Connections         ; 125                   ; 38                    ; 96                    ;
;     -- Output Connections                   ; 344                   ; 5                     ; 193                   ;
;     -- Registered Output Connections        ; 4                     ; 4                     ; 156                   ;
;                                             ;                       ;                       ;                       ;
; Internal Connections                        ;                       ;                       ;                       ;
;     -- Total Connections                    ; 9871                  ; 546                   ; 974                   ;
;     -- Registered Connections               ; 3380                  ; 301                   ; 654                   ;
;                                             ;                       ;                       ;                       ;
; External Connections                        ;                       ;                       ;                       ;
;     -- Top                                  ; 314                   ; 52                    ; 315                   ;
;     -- pzdyqx:nabboc                        ; 52                    ; 0                     ; 17                    ;
;     -- sld_hub:sld_hub_inst                 ; 315                   ; 17                    ; 2                     ;
;                                             ;                       ;                       ;                       ;
; Partition Interface                         ;                       ;                       ;                       ;
;     -- Input Ports                          ; 62                    ; 10                    ; 29                    ;
;     -- Output Ports                         ; 55                    ; 4                     ; 45                    ;
;     -- Bidir Ports                          ; 64                    ; 0                     ; 0                     ;
;                                             ;                       ;                       ;                       ;
; Registered Ports                            ;                       ;                       ;                       ;
;     -- Registered Input Ports               ; 0                     ; 5                     ; 3                     ;
;     -- Registered Output Ports              ; 0                     ; 3                     ; 35                    ;
;                                             ;                       ;                       ;                       ;
; Port Connectivity                           ;                       ;                       ;                       ;
;     -- Input Ports driven by GND            ; 0                     ; 0                     ; 13                    ;
;     -- Output Ports driven by GND           ; 0                     ; 0                     ; 0                     ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                     ; 0                     ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                     ; 0                     ;
;     -- Input Ports with no Source           ; 0                     ; 0                     ; 0                     ;
;     -- Output Ports with no Source          ; 0                     ; 0                     ; 0                     ;
;     -- Input Ports with no Fanout           ; 0                     ; 2                     ; 1                     ;
;     -- Output Ports with no Fanout          ; 0                     ; 0                     ; 23                    ;
+---------------------------------------------+-----------------------+-----------------------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                          ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; BUTTON[0]      ; H2    ; 1        ; 0            ; 21           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; BUTTON[1]      ; G3    ; 1        ; 0            ; 23           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; BUTTON[2]      ; F1    ; 1        ; 0            ; 23           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; CLOCK_50       ; G21   ; 6        ; 41           ; 15           ; 0            ; 667                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; CLOCK_50_2     ; B12   ; 7        ; 19           ; 29           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; GPIO0_CLKIN[0] ; AB12  ; 4        ; 21           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; GPIO0_CLKIN[1] ; AA12  ; 4        ; 21           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; GPIO1_CLKIN[0] ; AB11  ; 3        ; 21           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; GPIO1_CLKIN[1] ; AA11  ; 3        ; 21           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[0]          ; J6    ; 1        ; 0            ; 24           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[1]          ; H5    ; 1        ; 0            ; 27           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[2]          ; H6    ; 1        ; 0            ; 25           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[3]          ; G4    ; 1        ; 0            ; 23           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[4]          ; G5    ; 1        ; 0            ; 27           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[5]          ; J7    ; 1        ; 0            ; 22           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[6]          ; H7    ; 1        ; 0            ; 25           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[7]          ; E3    ; 1        ; 0            ; 26           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[8]          ; E4    ; 1        ; 0            ; 26           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[9]          ; D2    ; 1        ; 0            ; 25           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; UART_RTS       ; V22   ; 5        ; 41           ; 7            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; UART_RXD       ; U22   ; 5        ; 41           ; 8            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+------+
; Name            ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Load ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+------+
; GPIO0_CLKOUT[0] ; AB3   ; 3        ; 7            ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; GPIO0_CLKOUT[1] ; AA3   ; 3        ; 5            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; GPIO1_CLKOUT[0] ; R16   ; 4        ; 37           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; GPIO1_CLKOUT[1] ; T16   ; 4        ; 37           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; HEX0_DP         ; D13   ; 7        ; 23           ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; HEX0_D[0]       ; E11   ; 7        ; 21           ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; HEX0_D[1]       ; F11   ; 7        ; 21           ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; HEX0_D[2]       ; H12   ; 7        ; 26           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; HEX0_D[3]       ; H13   ; 7        ; 28           ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; HEX0_D[4]       ; G12   ; 7        ; 26           ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; HEX0_D[5]       ; F12   ; 7        ; 28           ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; HEX0_D[6]       ; F13   ; 7        ; 26           ; 29           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; HEX1_DP         ; B15   ; 7        ; 26           ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; HEX1_D[0]       ; A13   ; 7        ; 21           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; HEX1_D[1]       ; B13   ; 7        ; 21           ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; HEX1_D[2]       ; C13   ; 7        ; 23           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; HEX1_D[3]       ; A14   ; 7        ; 23           ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; HEX1_D[4]       ; B14   ; 7        ; 23           ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; HEX1_D[5]       ; E14   ; 7        ; 28           ; 29           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; HEX1_D[6]       ; A15   ; 7        ; 26           ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; HEX2_DP         ; A18   ; 7        ; 32           ; 29           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; HEX2_D[0]       ; D15   ; 7        ; 32           ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; HEX2_D[1]       ; A16   ; 7        ; 30           ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; HEX2_D[2]       ; B16   ; 7        ; 28           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; HEX2_D[3]       ; E15   ; 7        ; 30           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; HEX2_D[4]       ; A17   ; 7        ; 30           ; 29           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; HEX2_D[5]       ; B17   ; 7        ; 30           ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; HEX2_D[6]       ; F14   ; 7        ; 37           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; HEX3_DP         ; G16   ; 7        ; 39           ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; HEX3_D[0]       ; B18   ; 7        ; 32           ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; HEX3_D[1]       ; F15   ; 7        ; 39           ; 29           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; HEX3_D[2]       ; A19   ; 7        ; 32           ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; HEX3_D[3]       ; B19   ; 7        ; 32           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; HEX3_D[4]       ; C19   ; 7        ; 37           ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; HEX3_D[5]       ; D19   ; 7        ; 37           ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; HEX3_D[6]       ; G15   ; 7        ; 39           ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; LEDG[0]         ; J1    ; 1        ; 0            ; 20           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; LEDG[1]         ; J2    ; 1        ; 0            ; 20           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; LEDG[2]         ; J3    ; 1        ; 0            ; 21           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; LEDG[3]         ; H1    ; 1        ; 0            ; 21           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; LEDG[4]         ; F2    ; 1        ; 0            ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; LEDG[5]         ; E1    ; 1        ; 0            ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; LEDG[6]         ; C1    ; 1        ; 0            ; 26           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; LEDG[7]         ; C2    ; 1        ; 0            ; 26           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; LEDG[8]         ; B2    ; 1        ; 0            ; 27           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; LEDG[9]         ; B1    ; 1        ; 0            ; 27           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; UART_CTS        ; V21   ; 5        ; 41           ; 8            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; UART_TXD        ; U21   ; 5        ; 41           ; 8            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                  ;
+----------+----------------------------------------+------------------------+-------------------------+---------------------------+
; Location ; Pin Name                               ; Reserved As            ; User Signal Name        ; Pin Type                  ;
+----------+----------------------------------------+------------------------+-------------------------+---------------------------+
; E4       ; DIFFIO_L2p, nRESET                     ; Use as regular IO      ; SW[8]                   ; Dual Purpose Pin          ;
; D1       ; DIFFIO_L4n, DATA1, ASDO                ; As input tri-stated    ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; E2       ; DIFFIO_L6p, FLASH_nCE, nCSO            ; As input tri-stated    ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; K6       ; nSTATUS                                ; -                      ; -                       ; Dedicated Programming Pin ;
; K1       ; DATA0                                  ; As input tri-stated    ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; K5       ; nCONFIG                                ; -                      ; -                       ; Dedicated Programming Pin ;
; L5       ; TDI                                    ; -                      ; altera_reserved_tdi     ; JTAG Pin                  ;
; L2       ; TCK                                    ; -                      ; altera_reserved_tck     ; JTAG Pin                  ;
; L1       ; TMS                                    ; -                      ; altera_reserved_tms     ; JTAG Pin                  ;
; L4       ; TDO                                    ; -                      ; altera_reserved_tdo     ; JTAG Pin                  ;
; L3       ; nCE                                    ; -                      ; -                       ; Dedicated Programming Pin ;
; M18      ; CONF_DONE                              ; -                      ; -                       ; Dedicated Programming Pin ;
; M17      ; MSEL0                                  ; -                      ; -                       ; Dedicated Programming Pin ;
; L18      ; MSEL1                                  ; -                      ; -                       ; Dedicated Programming Pin ;
; L17      ; MSEL2                                  ; -                      ; -                       ; Dedicated Programming Pin ;
; K20      ; MSEL3                                  ; -                      ; -                       ; Dedicated Programming Pin ;
; K22      ; DIFFIO_R16n, nCEO                      ; Use as programming pin ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; B18      ; DIFFIO_T27p, PADD0                     ; Use as regular IO      ; HEX3_D[0]               ; Dual Purpose Pin          ;
; A17      ; DIFFIO_T25n, PADD1                     ; Use as regular IO      ; HEX2_D[4]               ; Dual Purpose Pin          ;
; B17      ; DIFFIO_T25p, PADD2                     ; Use as regular IO      ; HEX2_D[5]               ; Dual Purpose Pin          ;
; E14      ; DIFFIO_T23n, PADD3                     ; Use as regular IO      ; HEX1_D[5]               ; Dual Purpose Pin          ;
; F13      ; DIFFIO_T21p, PADD4, DQS2T/CQ3T,DPCLK8  ; Use as regular IO      ; HEX0_D[6]               ; Dual Purpose Pin          ;
; A15      ; DIFFIO_T20n, PADD5                     ; Use as regular IO      ; HEX1_D[6]               ; Dual Purpose Pin          ;
; B15      ; DIFFIO_T20p, PADD6                     ; Use as regular IO      ; HEX1_DP                 ; Dual Purpose Pin          ;
; C13      ; DIFFIO_T19n, PADD7                     ; Use as regular IO      ; HEX1_D[2]               ; Dual Purpose Pin          ;
; D13      ; DIFFIO_T19p, PADD8                     ; Use as regular IO      ; HEX0_DP                 ; Dual Purpose Pin          ;
; A14      ; DIFFIO_T18n, PADD9                     ; Use as regular IO      ; HEX1_D[3]               ; Dual Purpose Pin          ;
; B14      ; DIFFIO_T18p, PADD10                    ; Use as regular IO      ; HEX1_D[4]               ; Dual Purpose Pin          ;
; A13      ; DIFFIO_T17n, PADD11                    ; Use as regular IO      ; HEX1_D[0]               ; Dual Purpose Pin          ;
; B13      ; DIFFIO_T17p, PADD12, DQS4T/CQ5T,DPCLK9 ; Use as regular IO      ; HEX1_D[1]               ; Dual Purpose Pin          ;
; E11      ; DIFFIO_T16n, PADD13                    ; Use as regular IO      ; HEX0_D[0]               ; Dual Purpose Pin          ;
; F11      ; DIFFIO_T16p, PADD14                    ; Use as regular IO      ; HEX0_D[1]               ; Dual Purpose Pin          ;
+----------+----------------------------------------+------------------------+-------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination                ; Termination Control Block ; Location assigned by ; Load ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+
; GPIO0_D[0]  ; AB16  ; 4        ; 28           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; GPIO0_D[10] ; AB8   ; 3        ; 16           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; GPIO0_D[11] ; AA8   ; 3        ; 16           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; GPIO0_D[12] ; AB5   ; 3        ; 9            ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; GPIO0_D[13] ; AA5   ; 3        ; 9            ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; GPIO0_D[14] ; AB4   ; 3        ; 7            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; GPIO0_D[15] ; AA4   ; 3        ; 7            ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; GPIO0_D[16] ; V14   ; 4        ; 30           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; GPIO0_D[17] ; U14   ; 4        ; 39           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; GPIO0_D[18] ; Y13   ; 4        ; 26           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; GPIO0_D[19] ; W13   ; 4        ; 26           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; GPIO0_D[1]  ; AA16  ; 4        ; 28           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; GPIO0_D[20] ; U13   ; 4        ; 30           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; GPIO0_D[21] ; V12   ; 4        ; 23           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; GPIO0_D[22] ; R10   ; 3        ; 1            ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; GPIO0_D[23] ; V11   ; 3        ; 19           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; GPIO0_D[24] ; Y10   ; 3        ; 19           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; GPIO0_D[25] ; W10   ; 3        ; 19           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; GPIO0_D[26] ; T8    ; 3        ; 1            ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; GPIO0_D[27] ; V8    ; 3        ; 11           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; GPIO0_D[28] ; W7    ; 3        ; 9            ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; GPIO0_D[29] ; W6    ; 3        ; 7            ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; GPIO0_D[2]  ; AA15  ; 4        ; 26           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; GPIO0_D[30] ; V5    ; 3        ; 3            ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; GPIO0_D[31] ; U7    ; 3        ; 3            ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; GPIO0_D[3]  ; AB15  ; 4        ; 26           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; GPIO0_D[4]  ; AA14  ; 4        ; 23           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; GPIO0_D[5]  ; AB14  ; 4        ; 23           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; GPIO0_D[6]  ; AB13  ; 4        ; 23           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; GPIO0_D[7]  ; AA13  ; 4        ; 23           ; 0            ; 28           ; 16                    ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; GPIO0_D[8]  ; AB10  ; 3        ; 21           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; GPIO0_D[9]  ; AA10  ; 3        ; 19           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; GPIO1_D[0]  ; AA20  ; 4        ; 37           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; GPIO1_D[10] ; U15   ; 4        ; 39           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; GPIO1_D[11] ; T15   ; 4        ; 32           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; GPIO1_D[12] ; W15   ; 4        ; 32           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; GPIO1_D[13] ; V15   ; 4        ; 32           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; GPIO1_D[14] ; AB9   ; 3        ; 16           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; GPIO1_D[15] ; AA9   ; 3        ; 16           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; GPIO1_D[16] ; AA7   ; 3        ; 11           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; GPIO1_D[17] ; AB7   ; 3        ; 11           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; GPIO1_D[18] ; T14   ; 4        ; 32           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; GPIO1_D[19] ; R14   ; 4        ; 39           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; GPIO1_D[1]  ; AB20  ; 4        ; 37           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; GPIO1_D[20] ; U12   ; 4        ; 26           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; GPIO1_D[21] ; T12   ; 4        ; 28           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; GPIO1_D[22] ; R11   ; 3        ; 3            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; GPIO1_D[23] ; R12   ; 3        ; 5            ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; GPIO1_D[24] ; U10   ; 3        ; 14           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; GPIO1_D[25] ; T10   ; 3        ; 14           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; GPIO1_D[26] ; U9    ; 3        ; 9            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; GPIO1_D[27] ; T9    ; 3        ; 1            ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; GPIO1_D[28] ; Y7    ; 3        ; 9            ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; GPIO1_D[29] ; U8    ; 3        ; 3            ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; GPIO1_D[2]  ; AA19  ; 4        ; 35           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; GPIO1_D[30] ; V6    ; 3        ; 1            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; GPIO1_D[31] ; V7    ; 3        ; 7            ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; GPIO1_D[3]  ; AB19  ; 4        ; 35           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; GPIO1_D[4]  ; AB18  ; 4        ; 32           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; GPIO1_D[5]  ; AA18  ; 4        ; 35           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; GPIO1_D[6]  ; AA17  ; 4        ; 28           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; GPIO1_D[7]  ; AB17  ; 4        ; 28           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; GPIO1_D[8]  ; Y17   ; 4        ; 35           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; GPIO1_D[9]  ; W17   ; 4        ; 35           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 27 / 33 ( 82 % ) ; 2.5V          ; --           ;
; 2        ; 0 / 48 ( 0 % )   ; 2.5V          ; --           ;
; 3        ; 36 / 46 ( 78 % ) ; 2.5V          ; --           ;
; 4        ; 36 / 41 ( 88 % ) ; 2.5V          ; --           ;
; 5        ; 4 / 46 ( 9 % )   ; 2.5V          ; --           ;
; 6        ; 2 / 43 ( 5 % )   ; 2.5V          ; --           ;
; 7        ; 33 / 47 ( 70 % ) ; 2.5V          ; --           ;
; 8        ; 0 / 43 ( 0 % )   ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A2       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A3       ; 354        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 350        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 345        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 336        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 334        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 332        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ; 328        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A10      ; 326        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 321        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A12      ; 319        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A13      ; 314        ; 7        ; HEX1_D[0]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A14      ; 312        ; 7        ; HEX1_D[3]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A15      ; 307        ; 7        ; HEX1_D[6]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A16      ; 298        ; 7        ; HEX2_D[1]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A17      ; 296        ; 7        ; HEX2_D[4]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A18      ; 291        ; 7        ; HEX2_DP                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A19      ; 290        ; 7        ; HEX3_D[2]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A20      ; 284        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A21      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A22      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA1      ; 76         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA2      ; 75         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA3      ; 102        ; 3        ; GPIO0_CLKOUT[1]                                           ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA4      ; 106        ; 3        ; GPIO0_D[15]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA5      ; 108        ; 3        ; GPIO0_D[13]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA6      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AA7      ; 115        ; 3        ; GPIO1_D[16]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA8      ; 123        ; 3        ; GPIO0_D[11]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA9      ; 126        ; 3        ; GPIO1_D[15]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA10     ; 132        ; 3        ; GPIO0_D[9]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA11     ; 134        ; 3        ; GPIO1_CLKIN[1]                                            ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA12     ; 136        ; 4        ; GPIO0_CLKIN[1]                                            ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA13     ; 138        ; 4        ; GPIO0_D[7]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA14     ; 140        ; 4        ; GPIO0_D[4]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA15     ; 145        ; 4        ; GPIO0_D[2]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA16     ; 149        ; 4        ; GPIO0_D[1]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA17     ; 151        ; 4        ; GPIO1_D[6]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA18     ; 163        ; 4        ; GPIO1_D[5]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA19     ; 164        ; 4        ; GPIO1_D[2]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA20     ; 169        ; 4        ; GPIO1_D[0]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA21     ; 179        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA22     ; 178        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB1      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB2      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AB3      ; 103        ; 3        ; GPIO0_CLKOUT[0]                                           ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB4      ; 107        ; 3        ; GPIO0_D[14]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB5      ; 109        ; 3        ; GPIO0_D[12]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB6      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB7      ; 116        ; 3        ; GPIO1_D[17]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB8      ; 124        ; 3        ; GPIO0_D[10]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB9      ; 127        ; 3        ; GPIO1_D[14]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB10     ; 133        ; 3        ; GPIO0_D[8]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB11     ; 135        ; 3        ; GPIO1_CLKIN[0]                                            ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB12     ; 137        ; 4        ; GPIO0_CLKIN[0]                                            ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB13     ; 139        ; 4        ; GPIO0_D[6]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB14     ; 141        ; 4        ; GPIO0_D[5]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB15     ; 146        ; 4        ; GPIO0_D[3]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB16     ; 150        ; 4        ; GPIO0_D[0]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB17     ; 152        ; 4        ; GPIO1_D[7]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB18     ; 162        ; 4        ; GPIO1_D[4]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB19     ; 165        ; 4        ; GPIO1_D[3]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB20     ; 170        ; 4        ; GPIO1_D[1]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB21     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AB22     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B1       ; 2          ; 1        ; LEDG[9]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; B2       ; 1          ; 1        ; LEDG[8]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; B3       ; 355        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 351        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 346        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 337        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 335        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 333        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ; 329        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B10      ; 327        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 322        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B12      ; 320        ; 7        ; CLOCK_50_2                                                ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B13      ; 315        ; 7        ; HEX1_D[1]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B14      ; 313        ; 7        ; HEX1_D[4]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B15      ; 308        ; 7        ; HEX1_DP                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B16      ; 299        ; 7        ; HEX2_D[2]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B17      ; 297        ; 7        ; HEX2_D[5]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B18      ; 292        ; 7        ; HEX3_D[0]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B19      ; 289        ; 7        ; HEX3_D[3]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B20      ; 285        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B21      ; 269        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B22      ; 268        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 7          ; 1        ; LEDG[6]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C2       ; 6          ; 1        ; LEDG[7]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C3       ; 358        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ; 359        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 349        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C7       ; 340        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C8       ; 339        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C10      ; 330        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ; 309        ; 7        ; HEX1_D[2]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C15      ; 300        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C17      ; 286        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C19      ; 282        ; 7        ; HEX3_D[4]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C20      ; 270        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C21      ; 267        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C22      ; 266        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 9          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D2       ; 8          ; 1        ; SW[9]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D5       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D6       ; 356        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D9       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D10      ; 324        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D11      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D12      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D13      ; 310        ; 7        ; HEX0_DP                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D14      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D15      ; 293        ; 7        ; HEX2_D[0]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D17      ; 281        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D18      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D19      ; 283        ; 7        ; HEX3_D[5]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D20      ; 271        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D21      ; 261        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D22      ; 260        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 14         ; 1        ; LEDG[5]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ; 13         ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; E3       ; 5          ; 1        ; SW[7]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E4       ; 4          ; 1        ; SW[8]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E5       ; 363        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E6       ; 362        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 357        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E9       ; 338        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 325        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 317        ; 7        ; HEX0_D[0]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E12      ; 316        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E13      ; 311        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E14      ; 301        ; 7        ; HEX1_D[5]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E15      ; 294        ; 7        ; HEX2_D[3]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E16      ; 275        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E17      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; E18      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E19      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E21      ; 256        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E22      ; 255        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F1       ; 16         ; 1        ; BUTTON[2]                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F2       ; 15         ; 1        ; LEDG[4]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F5       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F7       ; 360        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 352        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 347        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ; 348        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F11      ; 318        ; 7        ; HEX0_D[1]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F12      ; 302        ; 7        ; HEX0_D[5]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F13      ; 306        ; 7        ; HEX0_D[6]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F14      ; 279        ; 7        ; HEX2_D[6]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F15      ; 276        ; 7        ; HEX3_D[1]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F16      ; 274        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F17      ; 272        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F18      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F19      ; 263        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F20      ; 262        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F21      ; 251        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F22      ; 250        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G1       ; 39         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; G2       ; 38         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; G3       ; 18         ; 1        ; BUTTON[1]                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G4       ; 17         ; 1        ; SW[3]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G5       ; 3          ; 1        ; SW[4]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G6       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G7       ; 361        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G8       ; 353        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G9       ; 342        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G10      ; 341        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G11      ; 331        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G12      ; 305        ; 7        ; HEX0_D[4]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G13      ; 295        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G14      ; 280        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G15      ; 278        ; 7        ; HEX3_D[6]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G16      ; 277        ; 7        ; HEX3_DP                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G17      ; 273        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G18      ; 264        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G19      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G21      ; 226        ; 6        ; CLOCK_50                                                  ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G22      ; 225        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H1       ; 26         ; 1        ; LEDG[3]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H2       ; 25         ; 1        ; BUTTON[0]                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H5       ; 0          ; 1        ; SW[1]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H6       ; 11         ; 1        ; SW[2]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H7       ; 10         ; 1        ; SW[6]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ; 344        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H10      ; 343        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H11      ; 323        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H12      ; 304        ; 7        ; HEX0_D[2]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; H13      ; 303        ; 7        ; HEX0_D[3]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; H14      ; 288        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H15      ; 287        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H16      ; 259        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H17      ; 265        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H18      ; 257        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H19      ; 254        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H20      ; 253        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H21      ; 246        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H22      ; 245        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J1       ; 29         ; 1        ; LEDG[0]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J2       ; 28         ; 1        ; LEDG[1]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J3       ; 27         ; 1        ; LEDG[2]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J4       ; 24         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ; 12         ; 1        ; SW[0]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J7       ; 22         ; 1        ; SW[5]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J15      ; 238        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ; 243        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J17      ; 258        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J18      ; 249        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J20      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J21      ; 242        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J22      ; 241        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 31         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; K2       ; 30         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; K3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K5       ; 32         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K6       ; 19         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ; 23         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K8       ; 21         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K15      ; 236        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 244        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K17      ; 247        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K18      ; 248        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K19      ; 237        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K20      ; 231        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K21      ; 240        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K22      ; 239        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L1       ; 35         ; 1        ; altera_reserved_tms                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; L2       ; 34         ; 1        ; altera_reserved_tck                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; L3       ; 37         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L4       ; 36         ; 1        ; altera_reserved_tdo                                       ; output ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; L5       ; 33         ; 1        ; altera_reserved_tdi                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; L6       ; 42         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 50         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L8       ; 20         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L15      ; 233        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 232        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L17      ; 230        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L18      ; 229        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L19      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L21      ; 235        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L22      ; 234        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 45         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M2       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M3       ; 47         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M4       ; 46         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M5       ; 51         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M6       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M7       ; 65         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M8       ; 66         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M15      ; 195        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M16      ; 222        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M17      ; 228        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M18      ; 227        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M19      ; 221        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M20      ; 220        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M21      ; 219        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M22      ; 218        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N1       ; 49         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 48         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N5       ; 56         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N6       ; 64         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N7       ; 73         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N8       ; 67         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N14      ; 189        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 196        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 205        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N17      ; 214        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N18      ; 215        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N19      ; 213        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N20      ; 212        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N21      ; 217        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N22      ; 216        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 53         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 52         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 58         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P4       ; 57         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P5       ; 63         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P6       ; 79         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P7       ; 74         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P8       ; 86         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P14      ; 180        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P15      ; 192        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 193        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P17      ; 197        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P18      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P20      ; 208        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P21      ; 211        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P22      ; 210        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 55         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ; 54         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; R5       ; 80         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R6       ; 83         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R7       ; 84         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R8       ; 87         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R9       ; 88         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 90         ; 3        ; GPIO0_D[22]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R11      ; 97         ; 3        ; GPIO1_D[22]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R12      ; 98         ; 3        ; GPIO1_D[23]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R13      ; 153        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 175        ; 4        ; GPIO1_D[19]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R15      ; 176        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R16      ; 172        ; 4        ; GPIO1_CLKOUT[0]                                           ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R17      ; 194        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R18      ; 203        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R19      ; 204        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R20      ; 200        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R21      ; 207        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R22      ; 206        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ; 41         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T2       ; 40         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T3       ; 72         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T4       ; 81         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T5       ; 82         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T6       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T7       ; 85         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T8       ; 89         ; 3        ; GPIO0_D[26]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T9       ; 91         ; 3        ; GPIO1_D[27]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T10      ; 121        ; 3        ; GPIO1_D[25]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T11      ; 125        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 148        ; 4        ; GPIO1_D[21]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T14      ; 160        ; 4        ; GPIO1_D[18]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T15      ; 161        ; 4        ; GPIO1_D[11]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T16      ; 171        ; 4        ; GPIO1_CLKOUT[1]                                           ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T17      ; 181        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T18      ; 182        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T19      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T21      ; 224        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T22      ; 223        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; U1       ; 60         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U2       ; 59         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U6       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U7       ; 94         ; 3        ; GPIO0_D[31]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; U8       ; 95         ; 3        ; GPIO1_D[29]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; U9       ; 112        ; 3        ; GPIO1_D[26]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; U10      ; 122        ; 3        ; GPIO1_D[24]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; U11      ; 128        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U12      ; 147        ; 4        ; GPIO1_D[20]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; U13      ; 156        ; 4        ; GPIO0_D[20]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; U14      ; 174        ; 4        ; GPIO0_D[17]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; U15      ; 173        ; 4        ; GPIO1_D[10]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; U16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U18      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U19      ; 188        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U20      ; 187        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U21      ; 202        ; 5        ; UART_TXD                                                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U22      ; 201        ; 5        ; UART_RXD                                                  ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V1       ; 62         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V2       ; 61         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V3       ; 78         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V4       ; 77         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V5       ; 93         ; 3        ; GPIO0_D[30]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; V6       ; 92         ; 3        ; GPIO1_D[30]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; V7       ; 105        ; 3        ; GPIO1_D[31]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; V8       ; 113        ; 3        ; GPIO0_D[27]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; V9       ; 119        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V10      ; 120        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V11      ; 129        ; 3        ; GPIO0_D[23]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; V12      ; 142        ; 4        ; GPIO0_D[21]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; V13      ; 154        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V14      ; 157        ; 4        ; GPIO0_D[16]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; V15      ; 158        ; 4        ; GPIO1_D[13]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; V16      ; 168        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V17      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V18      ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V19      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; V20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V21      ; 199        ; 5        ; UART_CTS                                                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V22      ; 198        ; 5        ; UART_RTS                                                  ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W1       ; 69         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W2       ; 68         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W5       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W6       ; 104        ; 3        ; GPIO0_D[29]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; W7       ; 110        ; 3        ; GPIO0_D[28]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; W8       ; 114        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W9       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W10      ; 130        ; 3        ; GPIO0_D[25]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; W11      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W12      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W13      ; 143        ; 4        ; GPIO0_D[19]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; W14      ; 155        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W15      ; 159        ; 4        ; GPIO1_D[12]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; W16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W17      ; 166        ; 4        ; GPIO1_D[9]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; W18      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W19      ; 184        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W20      ; 183        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W21      ; 191        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W22      ; 190        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y1       ; 71         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y2       ; 70         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y3       ; 99         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y4       ; 96         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y6       ; 101        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y7       ; 111        ; 3        ; GPIO1_D[28]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y8       ; 117        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y10      ; 131        ; 3        ; GPIO0_D[24]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y13      ; 144        ; 4        ; GPIO0_D[18]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y14      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y17      ; 167        ; 4        ; GPIO1_D[8]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y19      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y21      ; 186        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y22      ; 185        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.0-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.3-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.0-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 3.3-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 3.0-V PCI                        ; 10 pF ; 25 Ohm (Parallel)                  ;
; 3.0-V PCI-X                      ; 10 pF ; 25 Ohm (Parallel)                  ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; 1.2 V                            ; 0 pF  ; Not Available                      ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 2.5-V SSTL Class I  ; 0 pF  ; (See SSTL-2)                       ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; 1.2-V HSTL Class I               ; 0 pF  ; Not Available                      ;
; Differential 1.2-V HSTL Class I  ; 0 pF  ; Not Available                      ;
; 1.2-V HSTL Class II              ; 0 pF  ; Not Available                      ;
; Differential 1.2-V HSTL Class II ; 0 pF  ; Not Available                      ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; LVDS_E_3R                        ; 0 pF  ; Not Available                      ;
; RSDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; RSDS_E_1R                        ; 0 pF  ; Not Available                      ;
; RSDS_E_3R                        ; 0 pF  ; Not Available                      ;
; mini-LVDS                        ; 0 pF  ; 100 Ohm (Differential)             ;
; mini-LVDS_E_3R                   ; 0 pF  ; Not Available                      ;
; PPDS                             ; 0 pF  ; Not Available                      ;
; PPDS_E_3R                        ; 0 pF  ; Not Available                      ;
; Bus LVDS                         ; 0 pF  ; Not Available                      ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                  ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                 ; Library Name ;
+---------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE0_TOP                                                                                    ; 1988 (2)    ; 1141 (0)                  ; 0 (0)         ; 292864      ; 41   ; 0            ; 0       ; 0         ; 133  ; 0            ; 847 (2)      ; 218 (0)           ; 923 (0)          ; |DE0_TOP                                                                                                                                                                                                                                            ; work         ;
;    |DE0_SOPC:u0|                                                                            ; 1700 (1)    ; 981 (0)                   ; 0 (0)         ; 292864      ; 41   ; 0            ; 0       ; 0         ; 0    ; 0            ; 719 (1)      ; 190 (0)           ; 791 (0)          ; |DE0_TOP|DE0_SOPC:u0                                                                                                                                                                                                                                ; work         ;
;       |DE0_SOPC_reset_clk_0_domain_synch_module:DE0_SOPC_reset_clk_0_domain_synch|          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |DE0_TOP|DE0_SOPC:u0|DE0_SOPC_reset_clk_0_domain_synch_module:DE0_SOPC_reset_clk_0_domain_synch                                                                                                                                                     ; work         ;
;       |can_opener_0:the_can_opener_0|                                                       ; 454 (0)     ; 355 (0)                   ; 0 (0)         ; 20480       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 98 (0)       ; 119 (0)           ; 237 (0)          ; |DE0_TOP|DE0_SOPC:u0|can_opener_0:the_can_opener_0                                                                                                                                                                                                  ; work         ;
;          |FREQ_DIV:can_clock_0|                                                             ; 9 (9)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; |DE0_TOP|DE0_SOPC:u0|can_opener_0:the_can_opener_0|FREQ_DIV:can_clock_0                                                                                                                                                                             ; work         ;
;          |buffer_fifo:buffer_fifo_0|                                                        ; 376 (0)     ; 315 (0)                   ; 0 (0)         ; 20480       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 60 (0)       ; 119 (0)           ; 197 (0)          ; |DE0_TOP|DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0                                                                                                                                                                        ; work         ;
;             |controlador_can:inst_buffer|                                                   ; 294 (294)   ; 241 (241)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 52 (52)      ; 76 (76)           ; 166 (166)        ; |DE0_TOP|DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|controlador_can:inst_buffer                                                                                                                                            ; work         ;
;             |fifo80:inst_fifo|                                                              ; 83 (0)      ; 74 (0)                    ; 0 (0)         ; 20480       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 43 (0)            ; 32 (0)           ; |DE0_TOP|DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|fifo80:inst_fifo                                                                                                                                                       ; work         ;
;                |dcfifo:dcfifo_component|                                                    ; 83 (0)      ; 74 (0)                    ; 0 (0)         ; 20480       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 43 (0)            ; 32 (0)           ; |DE0_TOP|DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|fifo80:inst_fifo|dcfifo:dcfifo_component                                                                                                                               ; work         ;
;                   |dcfifo_a6m1:auto_generated|                                              ; 83 (23)     ; 74 (18)                   ; 0 (0)         ; 20480       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (4)        ; 43 (16)           ; 32 (2)           ; |DE0_TOP|DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_a6m1:auto_generated                                                                                                    ; work         ;
;                      |a_graycounter_fic:wrptr_gp|                                           ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |DE0_TOP|DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_a6m1:auto_generated|a_graycounter_fic:wrptr_gp                                                                         ; work         ;
;                      |a_graycounter_k47:rdptr_g1p|                                          ; 13 (13)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 10 (10)          ; |DE0_TOP|DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_a6m1:auto_generated|a_graycounter_k47:rdptr_g1p                                                                        ; work         ;
;                      |alt_synch_pipe_kkd:rs_dgwp|                                           ; 18 (0)      ; 18 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (0)            ; 5 (0)            ; |DE0_TOP|DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_a6m1:auto_generated|alt_synch_pipe_kkd:rs_dgwp                                                                         ; work         ;
;                         |dffpipe_jd9:dffpipe6|                                              ; 18 (18)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (13)           ; 5 (5)            ; |DE0_TOP|DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_a6m1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe6                                                    ; work         ;
;                      |alt_synch_pipe_lkd:ws_dgrp|                                           ; 18 (0)      ; 18 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (0)            ; 4 (0)            ; |DE0_TOP|DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_a6m1:auto_generated|alt_synch_pipe_lkd:ws_dgrp                                                                         ; work         ;
;                         |dffpipe_kd9:dffpipe9|                                              ; 18 (18)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 4 (4)            ; |DE0_TOP|DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_a6m1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe9                                                    ; work         ;
;                      |altsyncram_cb11:fifo_ram|                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 20480       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_TOP|DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_a6m1:auto_generated|altsyncram_cb11:fifo_ram                                                                           ; work         ;
;                      |cmpr_656:rdempty_eq_comp|                                             ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |DE0_TOP|DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_a6m1:auto_generated|cmpr_656:rdempty_eq_comp                                                                           ; work         ;
;                      |cmpr_656:wrfull_eq_comp|                                              ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; |DE0_TOP|DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_a6m1:auto_generated|cmpr_656:wrfull_eq_comp                                                                            ; work         ;
;          |can_opener:can_opener_0|                                                          ; 73 (73)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 36 (36)      ; 0 (0)             ; 37 (37)          ; |DE0_TOP|DE0_SOPC:u0|can_opener_0:the_can_opener_0|can_opener:can_opener_0                                                                                                                                                                          ; work         ;
;       |can_opener_0_avalon_slave_0_arbitrator:the_can_opener_0_avalon_slave_0|              ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 1 (1)            ; |DE0_TOP|DE0_SOPC:u0|can_opener_0_avalon_slave_0_arbitrator:the_can_opener_0_avalon_slave_0                                                                                                                                                         ; work         ;
;       |cpu:the_cpu|                                                                         ; 922 (677)   ; 485 (303)                 ; 0 (0)         ; 9216        ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 429 (366)    ; 58 (16)           ; 435 (296)        ; |DE0_TOP|DE0_SOPC:u0|cpu:the_cpu                                                                                                                                                                                                                    ; work         ;
;          |cpu_nios2_oci:the_cpu_nios2_oci|                                                  ; 244 (11)    ; 181 (0)                   ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 63 (11)      ; 42 (0)            ; 139 (0)          ; |DE0_TOP|DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci                                                                                                                                                                                    ; work         ;
;             |cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|               ; 136 (0)     ; 96 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 40 (0)       ; 42 (0)            ; 54 (0)           ; |DE0_TOP|DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper                                                                                                                    ; work         ;
;                |cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|              ; 49 (45)     ; 49 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 38 (36)           ; 11 (9)           ; |DE0_TOP|DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk                                                      ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                    ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |DE0_TOP|DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                    ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |DE0_TOP|DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; work         ;
;                |cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|                    ; 85 (81)     ; 47 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 38 (38)      ; 4 (2)             ; 43 (43)          ; |DE0_TOP|DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck                                                            ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                    ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |DE0_TOP|DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |DE0_TOP|DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer        ; work         ;
;                |sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|                           ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |DE0_TOP|DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy                                                                   ; work         ;
;             |cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|                                 ; 7 (7)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 2 (2)            ; |DE0_TOP|DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg                                                                                                                                      ; work         ;
;             |cpu_nios2_oci_break:the_cpu_nios2_oci_break|                                   ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; |DE0_TOP|DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break                                                                                                                                        ; work         ;
;             |cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|                                   ; 9 (9)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |DE0_TOP|DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug                                                                                                                                        ; work         ;
;             |cpu_nios2_ocimem:the_cpu_nios2_ocimem|                                         ; 53 (53)     ; 44 (44)                   ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 46 (46)          ; |DE0_TOP|DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem                                                                                                                                              ; work         ;
;                |cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_TOP|DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component                                                                   ; work         ;
;                   |altsyncram:the_altsyncram|                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_TOP|DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram                                         ; work         ;
;                      |altsyncram_6472:auto_generated|                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_TOP|DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6472:auto_generated          ; work         ;
;          |cpu_rf_module:cpu_rf|                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_TOP|DE0_SOPC:u0|cpu:the_cpu|cpu_rf_module:cpu_rf                                                                                                                                                                                               ; work         ;
;             |altsyncram:the_altsyncram|                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_TOP|DE0_SOPC:u0|cpu:the_cpu|cpu_rf_module:cpu_rf|altsyncram:the_altsyncram                                                                                                                                                                     ; work         ;
;                |altsyncram_rj22:auto_generated|                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_TOP|DE0_SOPC:u0|cpu:the_cpu|cpu_rf_module:cpu_rf|altsyncram:the_altsyncram|altsyncram_rj22:auto_generated                                                                                                                                      ; work         ;
;          |cpu_test_bench:the_cpu_test_bench|                                                ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |DE0_TOP|DE0_SOPC:u0|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench                                                                                                                                                                                  ; work         ;
;       |cpu_data_master_arbitrator:the_cpu_data_master|                                      ; 106 (106)   ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 81 (81)      ; 0 (0)             ; 25 (25)          ; |DE0_TOP|DE0_SOPC:u0|cpu_data_master_arbitrator:the_cpu_data_master                                                                                                                                                                                 ; work         ;
;       |cpu_instruction_master_arbitrator:the_cpu_instruction_master|                        ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |DE0_TOP|DE0_SOPC:u0|cpu_instruction_master_arbitrator:the_cpu_instruction_master                                                                                                                                                                   ; work         ;
;       |cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|                          ; 30 (30)     ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (26)      ; 0 (0)             ; 4 (4)            ; |DE0_TOP|DE0_SOPC:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module                                                                                                                                                                     ; work         ;
;       |jtag_uart:the_jtag_uart|                                                             ; 157 (42)    ; 100 (13)                  ; 0 (0)         ; 1024        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 50 (22)      ; 13 (0)            ; 94 (19)          ; |DE0_TOP|DE0_SOPC:u0|jtag_uart:the_jtag_uart                                                                                                                                                                                                        ; work         ;
;          |alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|                                    ; 65 (65)     ; 47 (47)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (17)      ; 13 (13)           ; 35 (35)          ; |DE0_TOP|DE0_SOPC:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic                                                                                                                                                          ; work         ;
;          |jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|                                        ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |DE0_TOP|DE0_SOPC:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r                                                                                                                                                              ; work         ;
;             |scfifo:rfifo|                                                                  ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |DE0_TOP|DE0_SOPC:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                 ; work         ;
;                |scfifo_aq21:auto_generated|                                                 ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |DE0_TOP|DE0_SOPC:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated                                                                                                                      ; work         ;
;                   |a_dpfifo_h031:dpfifo|                                                    ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |DE0_TOP|DE0_SOPC:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo                                                                                                 ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                              ; 14 (8)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 8 (2)            ; |DE0_TOP|DE0_SOPC:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state                                                                         ; work         ;
;                         |cntr_4n7:count_usedw|                                              ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |DE0_TOP|DE0_SOPC:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw                                                    ; work         ;
;                      |cntr_omb:rd_ptr_count|                                                ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |DE0_TOP|DE0_SOPC:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:rd_ptr_count                                                                           ; work         ;
;                      |cntr_omb:wr_ptr|                                                      ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |DE0_TOP|DE0_SOPC:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr                                                                                 ; work         ;
;                      |dpram_ek21:FIFOram|                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_TOP|DE0_SOPC:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram                                                                              ; work         ;
;                         |altsyncram_i0m1:altsyncram1|                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_TOP|DE0_SOPC:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1                                                  ; work         ;
;          |jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|                                        ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |DE0_TOP|DE0_SOPC:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w                                                                                                                                                              ; work         ;
;             |scfifo:wfifo|                                                                  ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |DE0_TOP|DE0_SOPC:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                 ; work         ;
;                |scfifo_aq21:auto_generated|                                                 ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |DE0_TOP|DE0_SOPC:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated                                                                                                                      ; work         ;
;                   |a_dpfifo_h031:dpfifo|                                                    ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |DE0_TOP|DE0_SOPC:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo                                                                                                 ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                              ; 13 (7)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 8 (2)            ; |DE0_TOP|DE0_SOPC:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state                                                                         ; work         ;
;                         |cntr_4n7:count_usedw|                                              ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |DE0_TOP|DE0_SOPC:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw                                                    ; work         ;
;                      |cntr_omb:rd_ptr_count|                                                ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |DE0_TOP|DE0_SOPC:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:rd_ptr_count                                                                           ; work         ;
;                      |cntr_omb:wr_ptr|                                                      ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |DE0_TOP|DE0_SOPC:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr                                                                                 ; work         ;
;                      |dpram_ek21:FIFOram|                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_TOP|DE0_SOPC:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram                                                                              ; work         ;
;                         |altsyncram_i0m1:altsyncram1|                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_TOP|DE0_SOPC:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1                                                  ; work         ;
;       |jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave|              ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |DE0_TOP|DE0_SOPC:u0|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave                                                                                                                                                         ; work         ;
;       |onchip_memory2:the_onchip_memory2|                                                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 262144      ; 32   ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |DE0_TOP|DE0_SOPC:u0|onchip_memory2:the_onchip_memory2                                                                                                                                                                                              ; work         ;
;          |altsyncram:the_altsyncram|                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 262144      ; 32   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_TOP|DE0_SOPC:u0|onchip_memory2:the_onchip_memory2|altsyncram:the_altsyncram                                                                                                                                                                    ; work         ;
;             |altsyncram_63c1:auto_generated|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 262144      ; 32   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_TOP|DE0_SOPC:u0|onchip_memory2:the_onchip_memory2|altsyncram:the_altsyncram|altsyncram_63c1:auto_generated                                                                                                                                     ; work         ;
;       |onchip_memory2_s1_arbitrator:the_onchip_memory2_s1|                                  ; 26 (26)     ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (23)      ; 0 (0)             ; 3 (3)            ; |DE0_TOP|DE0_SOPC:u0|onchip_memory2_s1_arbitrator:the_onchip_memory2_s1                                                                                                                                                                             ; work         ;
;       |pio_led:the_pio_led|                                                                 ; 9 (9)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; |DE0_TOP|DE0_SOPC:u0|pio_led:the_pio_led                                                                                                                                                                                                            ; work         ;
;       |pio_led_s1_arbitrator:the_pio_led_s1|                                                ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |DE0_TOP|DE0_SOPC:u0|pio_led_s1_arbitrator:the_pio_led_s1                                                                                                                                                                                           ; work         ;
;    |pzdyqx:nabboc|                                                                          ; 138 (0)     ; 72 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 66 (0)       ; 20 (0)            ; 52 (0)           ; |DE0_TOP|pzdyqx:nabboc                                                                                                                                                                                                                              ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                        ; 138 (13)    ; 72 (9)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 66 (4)       ; 20 (5)            ; 52 (5)           ; |DE0_TOP|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                 ; work         ;
;          |CJQJ5354:TWMW7206|                                                                ; 22 (22)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 13 (13)          ; |DE0_TOP|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|CJQJ5354:TWMW7206                                                                                                                                                                               ; work         ;
;          |MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|                    ; 54 (23)     ; 28 (8)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (15)      ; 0 (0)             ; 28 (8)           ; |DE0_TOP|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1                                                                                                                                   ; work         ;
;             |CJQJ5354:AJQA6937|                                                             ; 31 (31)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 20 (20)          ; |DE0_TOP|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|CJQJ5354:AJQA6937                                                                                                                 ; work         ;
;          |PZMU7345:HHRH5434|                                                                ; 25 (25)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 11 (11)           ; 2 (2)            ; |DE0_TOP|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434                                                                                                                                                                               ; work         ;
;          |VELJ8121:JDCF0099|                                                                ; 24 (24)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 4 (4)             ; 5 (5)            ; |DE0_TOP|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099                                                                                                                                                                               ; work         ;
;    |sld_hub:sld_hub_inst|                                                                   ; 148 (105)   ; 88 (59)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 60 (46)      ; 8 (8)             ; 80 (54)          ; |DE0_TOP|sld_hub:sld_hub_inst                                                                                                                                                                                                                       ; work         ;
;       |sld_rom_sr:hub_info_reg|                                                             ; 23 (23)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 10 (10)          ; |DE0_TOP|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                               ; work         ;
;       |sld_shadow_jsm:shadow_jsm|                                                           ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 19 (19)          ; |DE0_TOP|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                             ; work         ;
+---------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                             ;
+-----------------+----------+---------------+---------------+-----------------------+-----+------+
; Name            ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-----------------+----------+---------------+---------------+-----------------------+-----+------+
; CLOCK_50_2      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; BUTTON[0]       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; BUTTON[1]       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[0]           ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[1]           ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[2]           ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[3]           ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[4]           ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[5]           ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[6]           ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[7]           ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[8]           ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[9]           ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; HEX0_D[0]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0_D[1]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0_D[2]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0_D[3]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0_D[4]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0_D[5]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0_D[6]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0_DP         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1_D[0]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1_D[1]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1_D[2]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1_D[3]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1_D[4]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1_D[5]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1_D[6]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1_DP         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2_D[0]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2_D[1]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2_D[2]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2_D[3]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2_D[4]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2_D[5]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2_D[6]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2_DP         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3_D[0]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3_D[1]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3_D[2]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3_D[3]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3_D[4]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3_D[5]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3_D[6]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3_DP         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[0]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[1]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[2]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[3]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[4]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[5]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[6]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[7]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[8]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[9]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; UART_TXD        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; UART_RXD        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; UART_CTS        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; UART_RTS        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_CLKIN[0]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_CLKIN[1]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_CLKOUT[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_CLKOUT[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_CLKIN[0]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_CLKIN[1]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_CLKOUT[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_CLKOUT[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[0]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[1]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[2]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[3]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[4]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[5]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[6]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[8]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[9]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[10]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[11]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[12]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[13]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[14]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[15]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[16]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[17]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[18]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[19]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[20]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[21]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[22]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[23]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[24]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[25]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[26]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[27]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[28]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[29]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[30]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[31]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[0]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[1]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[2]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[3]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[4]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[5]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[6]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[7]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[8]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[9]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[10]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[11]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[12]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[13]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[14]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[15]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[16]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[17]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[18]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[19]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[20]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[21]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[22]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[23]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[24]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[25]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[26]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[27]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[28]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[29]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[30]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[31]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[7]      ; Bidir    ; 6             ; --            ; --                    ; --  ; --   ;
; CLOCK_50        ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; BUTTON[2]       ; Input    ; --            ; 6             ; --                    ; --  ; --   ;
+-----------------+----------+---------------+---------------+-----------------------+-----+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                          ; Pad To Core Index ; Setting ;
+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; CLOCK_50_2                                                                                                                                   ;                   ;         ;
; BUTTON[0]                                                                                                                                    ;                   ;         ;
; BUTTON[1]                                                                                                                                    ;                   ;         ;
; SW[0]                                                                                                                                        ;                   ;         ;
; SW[1]                                                                                                                                        ;                   ;         ;
; SW[2]                                                                                                                                        ;                   ;         ;
; SW[3]                                                                                                                                        ;                   ;         ;
; SW[4]                                                                                                                                        ;                   ;         ;
; SW[5]                                                                                                                                        ;                   ;         ;
; SW[6]                                                                                                                                        ;                   ;         ;
; SW[7]                                                                                                                                        ;                   ;         ;
; SW[8]                                                                                                                                        ;                   ;         ;
; SW[9]                                                                                                                                        ;                   ;         ;
; UART_RXD                                                                                                                                     ;                   ;         ;
; UART_RTS                                                                                                                                     ;                   ;         ;
; GPIO0_CLKIN[0]                                                                                                                               ;                   ;         ;
; GPIO0_CLKIN[1]                                                                                                                               ;                   ;         ;
; GPIO1_CLKIN[0]                                                                                                                               ;                   ;         ;
; GPIO1_CLKIN[1]                                                                                                                               ;                   ;         ;
; GPIO0_D[0]                                                                                                                                   ;                   ;         ;
; GPIO0_D[1]                                                                                                                                   ;                   ;         ;
; GPIO0_D[2]                                                                                                                                   ;                   ;         ;
; GPIO0_D[3]                                                                                                                                   ;                   ;         ;
; GPIO0_D[4]                                                                                                                                   ;                   ;         ;
; GPIO0_D[5]                                                                                                                                   ;                   ;         ;
; GPIO0_D[6]                                                                                                                                   ;                   ;         ;
; GPIO0_D[8]                                                                                                                                   ;                   ;         ;
; GPIO0_D[9]                                                                                                                                   ;                   ;         ;
; GPIO0_D[10]                                                                                                                                  ;                   ;         ;
; GPIO0_D[11]                                                                                                                                  ;                   ;         ;
; GPIO0_D[12]                                                                                                                                  ;                   ;         ;
; GPIO0_D[13]                                                                                                                                  ;                   ;         ;
; GPIO0_D[14]                                                                                                                                  ;                   ;         ;
; GPIO0_D[15]                                                                                                                                  ;                   ;         ;
; GPIO0_D[16]                                                                                                                                  ;                   ;         ;
; GPIO0_D[17]                                                                                                                                  ;                   ;         ;
; GPIO0_D[18]                                                                                                                                  ;                   ;         ;
; GPIO0_D[19]                                                                                                                                  ;                   ;         ;
; GPIO0_D[20]                                                                                                                                  ;                   ;         ;
; GPIO0_D[21]                                                                                                                                  ;                   ;         ;
; GPIO0_D[22]                                                                                                                                  ;                   ;         ;
; GPIO0_D[23]                                                                                                                                  ;                   ;         ;
; GPIO0_D[24]                                                                                                                                  ;                   ;         ;
; GPIO0_D[25]                                                                                                                                  ;                   ;         ;
; GPIO0_D[26]                                                                                                                                  ;                   ;         ;
; GPIO0_D[27]                                                                                                                                  ;                   ;         ;
; GPIO0_D[28]                                                                                                                                  ;                   ;         ;
; GPIO0_D[29]                                                                                                                                  ;                   ;         ;
; GPIO0_D[30]                                                                                                                                  ;                   ;         ;
; GPIO0_D[31]                                                                                                                                  ;                   ;         ;
; GPIO1_D[0]                                                                                                                                   ;                   ;         ;
; GPIO1_D[1]                                                                                                                                   ;                   ;         ;
; GPIO1_D[2]                                                                                                                                   ;                   ;         ;
; GPIO1_D[3]                                                                                                                                   ;                   ;         ;
; GPIO1_D[4]                                                                                                                                   ;                   ;         ;
; GPIO1_D[5]                                                                                                                                   ;                   ;         ;
; GPIO1_D[6]                                                                                                                                   ;                   ;         ;
; GPIO1_D[7]                                                                                                                                   ;                   ;         ;
; GPIO1_D[8]                                                                                                                                   ;                   ;         ;
; GPIO1_D[9]                                                                                                                                   ;                   ;         ;
; GPIO1_D[10]                                                                                                                                  ;                   ;         ;
; GPIO1_D[11]                                                                                                                                  ;                   ;         ;
; GPIO1_D[12]                                                                                                                                  ;                   ;         ;
; GPIO1_D[13]                                                                                                                                  ;                   ;         ;
; GPIO1_D[14]                                                                                                                                  ;                   ;         ;
; GPIO1_D[15]                                                                                                                                  ;                   ;         ;
; GPIO1_D[16]                                                                                                                                  ;                   ;         ;
; GPIO1_D[17]                                                                                                                                  ;                   ;         ;
; GPIO1_D[18]                                                                                                                                  ;                   ;         ;
; GPIO1_D[19]                                                                                                                                  ;                   ;         ;
; GPIO1_D[20]                                                                                                                                  ;                   ;         ;
; GPIO1_D[21]                                                                                                                                  ;                   ;         ;
; GPIO1_D[22]                                                                                                                                  ;                   ;         ;
; GPIO1_D[23]                                                                                                                                  ;                   ;         ;
; GPIO1_D[24]                                                                                                                                  ;                   ;         ;
; GPIO1_D[25]                                                                                                                                  ;                   ;         ;
; GPIO1_D[26]                                                                                                                                  ;                   ;         ;
; GPIO1_D[27]                                                                                                                                  ;                   ;         ;
; GPIO1_D[28]                                                                                                                                  ;                   ;         ;
; GPIO1_D[29]                                                                                                                                  ;                   ;         ;
; GPIO1_D[30]                                                                                                                                  ;                   ;         ;
; GPIO1_D[31]                                                                                                                                  ;                   ;         ;
; GPIO0_D[7]                                                                                                                                   ;                   ;         ;
;      - DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|controlador_can:inst_buffer|contador_de_unos[0]                   ; 0                 ; 6       ;
;      - DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|controlador_can:inst_buffer|contador_de_unos[1]                   ; 0                 ; 6       ;
;      - DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|controlador_can:inst_buffer|contador_de_unos[2]                   ; 0                 ; 6       ;
;      - DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|controlador_can:inst_buffer|contador_de_unos[3]                   ; 0                 ; 6       ;
;      - DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|controlador_can:inst_buffer|contador_de_unos[4]                   ; 0                 ; 6       ;
;      - DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|controlador_can:inst_buffer|contador_de_unos[5]                   ; 0                 ; 6       ;
;      - DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|controlador_can:inst_buffer|contador_de_unos[6]                   ; 0                 ; 6       ;
;      - DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|controlador_can:inst_buffer|registro_data[0]                      ; 0                 ; 6       ;
;      - DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|controlador_can:inst_buffer|registro_arbitraje[0]                 ; 0                 ; 6       ;
;      - DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|controlador_can:inst_buffer|registro_control[0]                   ; 0                 ; 6       ;
;      - DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|controlador_can:inst_buffer|contador_de_ceros_para_stuffing~31    ; 0                 ; 6       ;
;      - DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|controlador_can:inst_buffer|contador_de_ceros_para_stuffing[6]~32 ; 0                 ; 6       ;
;      - DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|controlador_can:inst_buffer|contador_de_unos_para_stuffing~30     ; 0                 ; 6       ;
;      - DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|controlador_can:inst_buffer|Selector2~1                           ; 0                 ; 6       ;
;      - DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|controlador_can:inst_buffer|Selector1~0                           ; 0                 ; 6       ;
;      - DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|controlador_can:inst_buffer|calculador_crc~65                     ; 0                 ; 6       ;
; CLOCK_50                                                                                                                                     ;                   ;         ;
; BUTTON[2]                                                                                                                                    ;                   ;         ;
;      - DE0_SOPC:u0|reset_n_sources~1                                                                                                         ; 1                 ; 6       ;
+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                           ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                                                                                       ; PIN_G21            ; 661     ; Clock                      ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; DE0_SOPC:u0|DE0_SOPC_reset_clk_0_domain_synch_module:DE0_SOPC_reset_clk_0_domain_synch|data_out                                                                                                                ; FF_X15_Y15_N19     ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:u0|DE0_SOPC_reset_clk_0_domain_synch_module:DE0_SOPC_reset_clk_0_domain_synch|data_out                                                                                                                ; FF_X15_Y15_N19     ; 221     ; Async. clear               ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; DE0_SOPC:u0|can_opener_0:the_can_opener_0|FREQ_DIV:can_clock_0|CLK_OUT_AUX                                                                                                                                     ; FF_X19_Y28_N13     ; 281     ; Clock                      ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; DE0_SOPC:u0|can_opener_0:the_can_opener_0|FREQ_DIV:can_clock_0|LessThan0~1                                                                                                                                     ; LCCOMB_X19_Y28_N16 ; 6       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|controlador_can:inst_buffer|Selector4~1                                                                                                    ; LCCOMB_X16_Y16_N30 ; 4       ; Latch enable               ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|controlador_can:inst_buffer|calculador_crc[14]~50                                                                                          ; LCCOMB_X15_Y15_N18 ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|controlador_can:inst_buffer|contador_de_arbitraje[6]~21                                                                                    ; LCCOMB_X15_Y16_N30 ; 28      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|controlador_can:inst_buffer|contador_de_ceros_para_stuffing[6]~33                                                                          ; LCCOMB_X15_Y15_N2  ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|controlador_can:inst_buffer|contador_de_ceros_para_stuffing~31                                                                             ; LCCOMB_X16_Y15_N22 ; 7       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|controlador_can:inst_buffer|contador_de_unos[6]~23                                                                                         ; LCCOMB_X15_Y15_N6  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|controlador_can:inst_buffer|contador_de_unos_para_stuffing~30                                                                              ; LCCOMB_X15_Y15_N28 ; 7       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|controlador_can:inst_buffer|fifo_data[69]~163                                                                                              ; LCCOMB_X15_Y15_N10 ; 80      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|controlador_can:inst_buffer|registro_arbitraje[1]~12                                                                                       ; LCCOMB_X16_Y16_N14 ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|controlador_can:inst_buffer|registro_control[0]~4                                                                                          ; LCCOMB_X16_Y15_N26 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|controlador_can:inst_buffer|registro_data[32]~64                                                                                           ; LCCOMB_X16_Y16_N12 ; 64      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|controlador_can:inst_buffer|state.lee_end_of_frame                                                                                         ; FF_X14_Y16_N31     ; 12      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|controlador_can:inst_buffer|transiciones~0                                                                                                 ; LCCOMB_X15_Y16_N18 ; 7       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|controlador_can:inst_buffer|transiciones~1                                                                                                 ; LCCOMB_X14_Y16_N14 ; 7       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|controlador_can:inst_buffer|transiciones~2                                                                                                 ; LCCOMB_X15_Y16_N24 ; 7       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|controlador_can:inst_buffer|transiciones~3                                                                                                 ; LCCOMB_X15_Y16_N20 ; 7       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_a6m1:auto_generated|valid_rdreq                                                            ; LCCOMB_X17_Y12_N0  ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_a6m1:auto_generated|valid_wrreq                                                            ; LCCOMB_X14_Y10_N0  ; 5       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:u0|cpu:the_cpu|D_iw[4]                                                                                                                                                                                ; FF_X22_Y16_N9      ; 45      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:u0|cpu:the_cpu|E_alu_result~0                                                                                                                                                                         ; LCCOMB_X28_Y18_N12 ; 17      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:u0|cpu:the_cpu|E_new_inst                                                                                                                                                                             ; FF_X20_Y16_N15     ; 42      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:u0|cpu:the_cpu|E_valid                                                                                                                                                                                ; FF_X26_Y14_N21     ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:u0|cpu:the_cpu|F_pc_sel_nxt.10~0                                                                                                                                                                      ; LCCOMB_X26_Y19_N8  ; 12      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:u0|cpu:the_cpu|F_valid                                                                                                                                                                                ; LCCOMB_X21_Y18_N24 ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:u0|cpu:the_cpu|R_ctrl_hi_imm16                                                                                                                                                                        ; FF_X23_Y18_N29     ; 17      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:u0|cpu:the_cpu|R_ctrl_shift_rot                                                                                                                                                                       ; FF_X28_Y19_N11     ; 20      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:u0|cpu:the_cpu|R_src1~2                                                                                                                                                                               ; LCCOMB_X26_Y16_N28 ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:u0|cpu:the_cpu|R_src2_hi~0                                                                                                                                                                            ; LCCOMB_X26_Y15_N20 ; 15      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:u0|cpu:the_cpu|W_rf_wren_a                                                                                                                                                                            ; LCCOMB_X24_Y15_N20 ; 7       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:u0|cpu:the_cpu|W_status_reg_pie_inst_nxt~5                                                                                                                                                            ; LCCOMB_X26_Y19_N10 ; 14      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:u0|cpu:the_cpu|W_valid                                                                                                                                                                                ; FF_X26_Y19_N31     ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:u0|cpu:the_cpu|av_ld_byte0_data[4]~0                                                                                                                                                                  ; LCCOMB_X23_Y17_N12 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:u0|cpu:the_cpu|av_ld_byte1_data_en~1                                                                                                                                                                  ; LCCOMB_X23_Y18_N10 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:u0|cpu:the_cpu|av_ld_rshift8~1                                                                                                                                                                        ; LCCOMB_X23_Y17_N2  ; 32      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:u0|cpu:the_cpu|comb~5                                                                                                                                                                                 ; LCCOMB_X24_Y15_N14 ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|jxuir                    ; FF_X20_Y13_N3      ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|take_action_ocimem_a     ; LCCOMB_X22_Y14_N4  ; 15      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0   ; LCCOMB_X20_Y13_N0  ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|take_action_ocimem_b     ; LCCOMB_X20_Y13_N12 ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|take_no_action_break_a~1 ; LCCOMB_X20_Y13_N18 ; 64      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|update_jdo_strobe        ; FF_X20_Y13_N17     ; 39      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[11]~89                      ; LCCOMB_X17_Y17_N22 ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[29]~96                      ; LCCOMB_X17_Y17_N0  ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[37]~103                     ; LCCOMB_X22_Y13_N2  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|virtual_state_sdr~0                   ; LCCOMB_X17_Y17_N2  ; 38      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|virtual_state_uir~0                   ; LCCOMB_X20_Y19_N8  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[0]~200                                                                                                   ; LCCOMB_X20_Y13_N14 ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[15]~214                                                                                                  ; LCCOMB_X22_Y14_N26 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonWr                                                                                                            ; FF_X20_Y13_N29     ; 3       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|comb~2                                                                                                           ; LCCOMB_X20_Y17_N18 ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:u0|cpu:the_cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0                                                                                                                                                      ; LCCOMB_X15_Y15_N16 ; 306     ; Async. clear               ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; DE0_SOPC:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|r_ena~0                                                                                                                      ; LCCOMB_X20_Y21_N26 ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read_write~5                                                                                                                 ; LCCOMB_X17_Y20_N24 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[0]~70                                                                                                               ; LCCOMB_X17_Y17_N4  ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_stalled~7                                                                                                              ; LCCOMB_X17_Y20_N6  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:u0|jtag_uart:the_jtag_uart|fifo_wr                                                                                                                                                                    ; FF_X24_Y20_N5      ; 15      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:u0|jtag_uart:the_jtag_uart|ien_AE~1                                                                                                                                                                   ; LCCOMB_X22_Y20_N16 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|_~28                                        ; LCCOMB_X23_Y21_N6  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|_~28                                        ; LCCOMB_X22_Y22_N18 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:u0|jtag_uart:the_jtag_uart|r_val~0                                                                                                                                                                    ; LCCOMB_X20_Y21_N22 ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:u0|jtag_uart:the_jtag_uart|rvalid~1                                                                                                                                                                   ; LCCOMB_X24_Y21_N28 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:u0|jtag_uart:the_jtag_uart|wr_rfifo                                                                                                                                                                   ; LCCOMB_X23_Y21_N30 ; 13      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:u0|onchip_memory2:the_onchip_memory2|wren~1                                                                                                                                                           ; LCCOMB_X20_Y16_N4  ; 32      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:u0|pio_led:the_pio_led|always0~2                                                                                                                                                                      ; LCCOMB_X21_Y20_N8  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:u0|reset_n_sources~1                                                                                                                                                                                  ; LCCOMB_X4_Y22_N0   ; 2       ; Async. clear               ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; GPIO0_D[7]                                                                                                                                                                                                     ; PIN_AA13           ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~CLKDRUSER                                                                                                                                                                                 ; JTAG_X1_Y15_N0     ; 23      ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                 ; JTAG_X1_Y15_N0     ; 18      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                   ; JTAG_X1_Y15_N0     ; 171     ; Clock                      ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                   ; JTAG_X1_Y15_N0     ; 25      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~UPDATEUSER                                                                                                                                                                                ; JTAG_X1_Y15_N0     ; 5       ; Async. clear, Clock        ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|IIEL2272_2                                                                                                                                                          ; FF_X12_Y18_N29     ; 2       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|CJQJ5354:AJQA6937|LAFY5161[0]                                                                         ; FF_X17_Y27_N31     ; 19      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|EPEO2888_0                                                                                            ; FF_X22_Y4_N19      ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|EPEO2888_1                                                                                            ; FF_X22_Y4_N9       ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|EPEO2888_2                                                                                            ; FF_X21_Y4_N3       ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|EPEO2888_3                                                                                            ; FF_X21_Y4_N17      ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|EPEO2888_4                                                                                            ; FF_X20_Y4_N19      ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|EPEO2888_5                                                                                            ; FF_X20_Y4_N1       ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|EPEO2888_6                                                                                            ; FF_X21_Y2_N3       ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|EPEO2888_7                                                                                            ; FF_X21_Y2_N17      ; 20      ; Clock                      ; yes    ; Global Clock         ; GCLK18           ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|WCRO7487_0                                                                                            ; LCCOMB_X17_Y28_N24 ; 17      ; Clock                      ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|\IAZL1155:13:LJMV0916_1                                                                               ; LCCOMB_X22_Y4_N12  ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]~11                                                                                                                                    ; LCCOMB_X16_Y21_N0  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|EHEH8502                                                                                                                                          ; LCCOMB_X16_Y21_N6  ; 9       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                         ; FF_X14_Y18_N19     ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2]                                                                                                                                                         ; FF_X14_Y17_N25     ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~0                                                                                                                                                         ; LCCOMB_X14_Y18_N28 ; 4       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|clr_reg                                                                                                                                                                                   ; FF_X16_Y19_N11     ; 43      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|clr_reg~_wirecell                                                                                                                                                                         ; LCCOMB_X16_Y19_N22 ; 36      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|irf_reg[1][0]~108                                                                                                                                                                         ; LCCOMB_X17_Y18_N18 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|irf_reg[2][0]~114                                                                                                                                                                         ; LCCOMB_X17_Y18_N12 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|irf_reg[3][0]~120                                                                                                                                                                         ; LCCOMB_X17_Y18_N30 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|irsr_reg[0]~36                                                                                                                                                                            ; LCCOMB_X17_Y18_N10 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|node_ena[3]~reg0                                                                                                                                                                          ; FF_X17_Y19_N25     ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|node_ena~27                                                                                                                                                                               ; LCCOMB_X17_Y19_N2  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|shadow_irf_reg[1][0]~93                                                                                                                                                                   ; LCCOMB_X16_Y19_N6  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|shadow_irf_reg[2][0]~100                                                                                                                                                                  ; LCCOMB_X16_Y19_N2  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|shadow_irf_reg[3][0]~106                                                                                                                                                                  ; LCCOMB_X16_Y19_N28 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]~30                                                                                                                                                     ; LCCOMB_X20_Y19_N14 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~32                                                                                                                                                ; LCCOMB_X20_Y19_N18 ; 6       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~33                                                                                                                                                ; LCCOMB_X17_Y17_N28 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                        ; FF_X19_Y19_N29     ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                       ; FF_X17_Y19_N19     ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                        ; FF_X17_Y17_N11     ; 42      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                        ; FF_X17_Y17_N9      ; 8       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|virtual_ir_dr_scan_proc~2                                                                                                                                                                 ; LCCOMB_X17_Y19_N26 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                       ; FF_X14_Y20_N25     ; 22      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                            ; PIN_G21            ; 661     ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; DE0_SOPC:u0|DE0_SOPC_reset_clk_0_domain_synch_module:DE0_SOPC_reset_clk_0_domain_synch|data_out                     ; FF_X15_Y15_N19     ; 221     ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; DE0_SOPC:u0|can_opener_0:the_can_opener_0|FREQ_DIV:can_clock_0|CLK_OUT_AUX                                          ; FF_X19_Y28_N13     ; 281     ; 0                                    ; Global Clock         ; GCLK13           ; --                        ;
; DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|controlador_can:inst_buffer|Selector4~1         ; LCCOMB_X16_Y16_N30 ; 4       ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; DE0_SOPC:u0|cpu:the_cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0                                                           ; LCCOMB_X15_Y15_N16 ; 306     ; 0                                    ; Global Clock         ; GCLK10           ; --                        ;
; DE0_SOPC:u0|reset_n_sources~1                                                                                       ; LCCOMB_X4_Y22_N0   ; 2       ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; altera_internal_jtag~CLKDRUSER                                                                                      ; JTAG_X1_Y15_N0     ; 23      ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                        ; JTAG_X1_Y15_N0     ; 171     ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; altera_internal_jtag~UPDATEUSER                                                                                     ; JTAG_X1_Y15_N0     ; 5       ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|EPEO2888_7 ; FF_X21_Y2_N17      ; 20      ; 0                                    ; Global Clock         ; GCLK18           ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|WCRO7487_0 ; LCCOMB_X17_Y28_N24 ; 17      ; 0                                    ; Global Clock         ; GCLK11           ; --                        ;
+---------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                           ; Fan-Out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|controlador_can:inst_buffer|state.guardar_mensaje                                                                                          ; 83      ;
; DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|controlador_can:inst_buffer|fifo_data[69]~163                                                                                              ; 80      ;
; DE0_SOPC:u0|cpu:the_cpu|W_alu_result[2]                                                                                                                                                                        ; 75      ;
; DE0_SOPC:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_address[8]~10                                                                                                     ; 65      ;
; DE0_SOPC:u0|cpu:the_cpu|W_alu_result[3]                                                                                                                                                                        ; 65      ;
; DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|controlador_can:inst_buffer|registro_data[32]~64                                                                                           ; 64      ;
; DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|take_no_action_break_a~1 ; 64      ;
; DE0_SOPC:u0|cpu:the_cpu|R_ctrl_rdctl_inst                                                                                                                                                                      ; 48      ;
; DE0_SOPC:u0|cpu:the_cpu|R_ctrl_br_cmp                                                                                                                                                                          ; 48      ;
; DE0_SOPC:u0|cpu:the_cpu|D_iw[4]                                                                                                                                                                                ; 45      ;
; sld_hub:sld_hub_inst|clr_reg                                                                                                                                                                                   ; 43      ;
; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                        ; 42      ;
; DE0_SOPC:u0|cpu:the_cpu|E_new_inst                                                                                                                                                                             ; 42      ;
; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                                             ; 40      ;
; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                                             ; 40      ;
; DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|Equal1~2                                                                                                 ; 40      ;
; DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|update_jdo_strobe        ; 39      ;
; DE0_SOPC:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_instruction_master_requests_cpu_jtag_debug_module~3                                                                                 ; 39      ;
; DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|virtual_state_sdr~0                   ; 38      ;
; DE0_SOPC:u0|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave|cpu_data_master_requests_jtag_uart_avalon_jtag_slave                                                                        ; 37      ;
; sld_hub:sld_hub_inst|clr_reg~_wirecell                                                                                                                                                                         ; 36      ;
; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                        ; 34      ;
; DE0_SOPC:u0|can_opener_0_avalon_slave_0_arbitrator:the_can_opener_0_avalon_slave_0|cpu_data_master_requests_can_opener_0_avalon_slave_0                                                                        ; 34      ;
; DE0_SOPC:u0|cpu:the_cpu|F_valid                                                                                                                                                                                ; 34      ;
; DE0_SOPC:u0|onchip_memory2_s1_arbitrator:the_onchip_memory2_s1|cpu_data_master_requests_onchip_memory2_s1~2                                                                                                    ; 34      ;
; DE0_SOPC:u0|cpu:the_cpu|R_logic_op[0]                                                                                                                                                                          ; 33      ;
; DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonAReg[10]                                                                                                      ; 33      ;
; DE0_SOPC:u0|can_opener_0_avalon_slave_0_arbitrator:the_can_opener_0_avalon_slave_0|can_opener_0_avalon_slave_0_read~3                                                                                          ; 32      ;
; DE0_SOPC:u0|onchip_memory2_s1_arbitrator:the_onchip_memory2_s1|onchip_memory2_s1_address[12]~25                                                                                                                ; 32      ;
; DE0_SOPC:u0|onchip_memory2_s1_arbitrator:the_onchip_memory2_s1|onchip_memory2_s1_address[11]~24                                                                                                                ; 32      ;
; DE0_SOPC:u0|onchip_memory2_s1_arbitrator:the_onchip_memory2_s1|onchip_memory2_s1_address[10]~23                                                                                                                ; 32      ;
; DE0_SOPC:u0|onchip_memory2_s1_arbitrator:the_onchip_memory2_s1|onchip_memory2_s1_address[9]~22                                                                                                                 ; 32      ;
; DE0_SOPC:u0|onchip_memory2_s1_arbitrator:the_onchip_memory2_s1|onchip_memory2_s1_address[8]~21                                                                                                                 ; 32      ;
; DE0_SOPC:u0|onchip_memory2_s1_arbitrator:the_onchip_memory2_s1|onchip_memory2_s1_address[7]~20                                                                                                                 ; 32      ;
; DE0_SOPC:u0|onchip_memory2_s1_arbitrator:the_onchip_memory2_s1|onchip_memory2_s1_address[6]~19                                                                                                                 ; 32      ;
; DE0_SOPC:u0|onchip_memory2_s1_arbitrator:the_onchip_memory2_s1|onchip_memory2_s1_address[5]~18                                                                                                                 ; 32      ;
; DE0_SOPC:u0|onchip_memory2_s1_arbitrator:the_onchip_memory2_s1|onchip_memory2_s1_address[4]~17                                                                                                                 ; 32      ;
; DE0_SOPC:u0|onchip_memory2_s1_arbitrator:the_onchip_memory2_s1|onchip_memory2_s1_address[3]~16                                                                                                                 ; 32      ;
; DE0_SOPC:u0|onchip_memory2_s1_arbitrator:the_onchip_memory2_s1|onchip_memory2_s1_address[2]~15                                                                                                                 ; 32      ;
; DE0_SOPC:u0|onchip_memory2_s1_arbitrator:the_onchip_memory2_s1|onchip_memory2_s1_address[1]~14                                                                                                                 ; 32      ;
; DE0_SOPC:u0|onchip_memory2_s1_arbitrator:the_onchip_memory2_s1|onchip_memory2_s1_address[0]~13                                                                                                                 ; 32      ;
; DE0_SOPC:u0|onchip_memory2:the_onchip_memory2|wren~1                                                                                                                                                           ; 32      ;
; DE0_SOPC:u0|cpu:the_cpu|av_ld_rshift8~1                                                                                                                                                                        ; 32      ;
; DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|take_action_ocimem_b     ; 32      ;
; DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|jdo[37]                  ; 32      ;
; DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|jdo[36]                  ; 32      ;
; DE0_SOPC:u0|cpu:the_cpu|D_iw[20]~64                                                                                                                                                                            ; 32      ;
; DE0_SOPC:u0|cpu:the_cpu|R_ctrl_shift_rot_right                                                                                                                                                                 ; 32      ;
; DE0_SOPC:u0|cpu:the_cpu|R_src1~2                                                                                                                                                                               ; 32      ;
; DE0_SOPC:u0|cpu:the_cpu|R_src2_use_imm                                                                                                                                                                         ; 32      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                                                                                                                                                                                         ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                             ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_a6m1:auto_generated|altsyncram_cb11:fifo_ram|ALTSYNCRAM                                                                  ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 80           ; 256          ; 80           ; yes                    ; no                      ; yes                    ; no                      ; 20480  ; 256                         ; 80                          ; 256                         ; 80                          ; 20480               ; 3    ; None                            ; M9K_X13_Y13_N0, M9K_X13_Y12_N0, M9K_X13_Y11_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6472:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; Dual Clocks  ; 256          ; 32           ; 256          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 8192   ; 256                         ; 32                          ; 256                         ; 32                          ; 8192                ; 2    ; cpu_ociram_default_contents.mif ; M9K_X25_Y13_N0, M9K_X25_Y15_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; DE0_SOPC:u0|cpu:the_cpu|cpu_rf_module:cpu_rf|altsyncram:the_altsyncram|altsyncram_rj22:auto_generated|ALTSYNCRAM                                                                                                                             ; AUTO ; True Dual Port   ; Dual Clocks  ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 2    ; cpu_rf_ram.mif                  ; M9K_X25_Y17_N0, M9K_X25_Y14_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; DE0_SOPC:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ALTSYNCRAM                                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                            ; M9K_X25_Y21_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; DE0_SOPC:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ALTSYNCRAM                                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                            ; M9K_X25_Y20_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; DE0_SOPC:u0|onchip_memory2:the_onchip_memory2|altsyncram:the_altsyncram|altsyncram_63c1:auto_generated|ALTSYNCRAM                                                                                                                            ; AUTO ; Single Port      ; Single Clock ; 8192         ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 262144 ; 8192                        ; 32                          ; --                          ; --                          ; 262144              ; 32   ; onchip_memory2.hex              ; M9K_X25_Y24_N0, M9K_X25_Y22_N0, M9K_X13_Y20_N0, M9K_X25_Y8_N0, M9K_X13_Y9_N0, M9K_X25_Y7_N0, M9K_X13_Y7_N0, M9K_X13_Y14_N0, M9K_X13_Y25_N0, M9K_X25_Y18_N0, M9K_X25_Y10_N0, M9K_X25_Y9_N0, M9K_X25_Y6_N0, M9K_X25_Y19_N0, M9K_X13_Y22_N0, M9K_X13_Y24_N0, M9K_X13_Y8_N0, M9K_X25_Y23_N0, M9K_X13_Y17_N0, M9K_X25_Y11_N0, M9K_X25_Y26_N0, M9K_X13_Y10_N0, M9K_X13_Y19_N0, M9K_X13_Y16_N0, M9K_X13_Y21_N0, M9K_X13_Y15_N0, M9K_X25_Y12_N0, M9K_X13_Y18_N0, M9K_X13_Y23_N0, M9K_X25_Y16_N0, M9K_X25_Y25_N0, M9K_X13_Y26_N0 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+---------------------------------------------------------------------------------------------------------------------------+
; |DE0_TOP|DE0_SOPC:u0|cpu:the_cpu|cpu_rf_module:cpu_rf|altsyncram:the_altsyncram|altsyncram_rj22:auto_generated|ALTSYNCRAM ;
+---------------------------------------------------------------------------------------------------------------------------+
Memory report data cannot be output to ASCII.
Please use Quartus II to view the memory report data.


+----------------------------------------------------------------------------------------------------------------------------+
; |DE0_TOP|DE0_SOPC:u0|onchip_memory2:the_onchip_memory2|altsyncram:the_altsyncram|altsyncram_63c1:auto_generated|ALTSYNCRAM ;
+----------------------------------------------------------------------------------------------------------------------------+
Memory report data cannot be output to ASCII.
Please use Quartus II to view the memory report data.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |DE0_TOP|DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6472:auto_generated|ALTSYNCRAM ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Memory report data cannot be output to ASCII.
Please use Quartus II to view the memory report data.


+-----------------------------------------------------+
; Interconnect Usage Summary                          ;
+----------------------------+------------------------+
; Interconnect Resource Type ; Usage                  ;
+----------------------------+------------------------+
; Block interconnects        ; 3,567 / 47,787 ( 7 % ) ;
; C16 interconnects          ; 41 / 1,804 ( 2 % )     ;
; C4 interconnects           ; 2,161 / 31,272 ( 7 % ) ;
; Direct links               ; 374 / 47,787 ( < 1 % ) ;
; Global clocks              ; 11 / 20 ( 55 % )       ;
; Local interconnects        ; 879 / 15,408 ( 6 % )   ;
; R24 interconnects          ; 41 / 1,775 ( 2 % )     ;
; R4 interconnects           ; 2,421 / 41,310 ( 6 % ) ;
+----------------------------+------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.12) ; Number of LABs  (Total = 164) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 13                            ;
; 2                                           ; 9                             ;
; 3                                           ; 3                             ;
; 4                                           ; 3                             ;
; 5                                           ; 4                             ;
; 6                                           ; 5                             ;
; 7                                           ; 4                             ;
; 8                                           ; 4                             ;
; 9                                           ; 6                             ;
; 10                                          ; 3                             ;
; 11                                          ; 0                             ;
; 12                                          ; 1                             ;
; 13                                          ; 2                             ;
; 14                                          ; 3                             ;
; 15                                          ; 2                             ;
; 16                                          ; 102                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.22) ; Number of LABs  (Total = 164) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 91                            ;
; 1 Clock                            ; 135                           ;
; 1 Clock enable                     ; 49                            ;
; 1 Sync. clear                      ; 17                            ;
; 1 Sync. load                       ; 27                            ;
; 2 Async. clears                    ; 7                             ;
; 2 Clock enables                    ; 23                            ;
; 2 Clocks                           ; 15                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 18.77) ; Number of LABs  (Total = 164) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 6                             ;
; 2                                            ; 7                             ;
; 3                                            ; 3                             ;
; 4                                            ; 7                             ;
; 5                                            ; 1                             ;
; 6                                            ; 4                             ;
; 7                                            ; 1                             ;
; 8                                            ; 2                             ;
; 9                                            ; 2                             ;
; 10                                           ; 3                             ;
; 11                                           ; 2                             ;
; 12                                           ; 5                             ;
; 13                                           ; 1                             ;
; 14                                           ; 3                             ;
; 15                                           ; 1                             ;
; 16                                           ; 9                             ;
; 17                                           ; 3                             ;
; 18                                           ; 2                             ;
; 19                                           ; 6                             ;
; 20                                           ; 4                             ;
; 21                                           ; 11                            ;
; 22                                           ; 12                            ;
; 23                                           ; 8                             ;
; 24                                           ; 13                            ;
; 25                                           ; 7                             ;
; 26                                           ; 8                             ;
; 27                                           ; 5                             ;
; 28                                           ; 8                             ;
; 29                                           ; 6                             ;
; 30                                           ; 4                             ;
; 31                                           ; 3                             ;
; 32                                           ; 7                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 8.60) ; Number of LABs  (Total = 164) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 0                             ;
; 1                                               ; 23                            ;
; 2                                               ; 6                             ;
; 3                                               ; 8                             ;
; 4                                               ; 4                             ;
; 5                                               ; 8                             ;
; 6                                               ; 11                            ;
; 7                                               ; 11                            ;
; 8                                               ; 11                            ;
; 9                                               ; 13                            ;
; 10                                              ; 9                             ;
; 11                                              ; 4                             ;
; 12                                              ; 6                             ;
; 13                                              ; 13                            ;
; 14                                              ; 11                            ;
; 15                                              ; 5                             ;
; 16                                              ; 17                            ;
; 17                                              ; 2                             ;
; 18                                              ; 1                             ;
; 19                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 15.94) ; Number of LABs  (Total = 164) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 6                             ;
; 2                                            ; 2                             ;
; 3                                            ; 17                            ;
; 4                                            ; 7                             ;
; 5                                            ; 10                            ;
; 6                                            ; 4                             ;
; 7                                            ; 8                             ;
; 8                                            ; 2                             ;
; 9                                            ; 5                             ;
; 10                                           ; 2                             ;
; 11                                           ; 1                             ;
; 12                                           ; 2                             ;
; 13                                           ; 5                             ;
; 14                                           ; 2                             ;
; 15                                           ; 6                             ;
; 16                                           ; 3                             ;
; 17                                           ; 5                             ;
; 18                                           ; 3                             ;
; 19                                           ; 7                             ;
; 20                                           ; 2                             ;
; 21                                           ; 4                             ;
; 22                                           ; 7                             ;
; 23                                           ; 5                             ;
; 24                                           ; 4                             ;
; 25                                           ; 4                             ;
; 26                                           ; 2                             ;
; 27                                           ; 8                             ;
; 28                                           ; 6                             ;
; 29                                           ; 7                             ;
; 30                                           ; 4                             ;
; 31                                           ; 1                             ;
; 32                                           ; 4                             ;
; 33                                           ; 4                             ;
; 34                                           ; 3                             ;
; 35                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 13    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 17    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 133          ; 0            ; 133          ; 0            ; 0            ; 137       ; 133          ; 0            ; 137       ; 137       ; 0            ; 112          ; 0            ; 0            ; 85           ; 0            ; 112          ; 85           ; 0            ; 0            ; 64           ; 112          ; 0            ; 0            ; 0            ; 0            ; 0            ; 137       ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 137          ; 4            ; 137          ; 137          ; 0         ; 4            ; 137          ; 0         ; 0         ; 137          ; 25           ; 137          ; 137          ; 52           ; 137          ; 25           ; 52           ; 137          ; 137          ; 73           ; 25           ; 137          ; 137          ; 137          ; 137          ; 137          ; 0         ; 137          ; 137          ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; CLOCK_50_2          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BUTTON[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BUTTON[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[0]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[1]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[2]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[3]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[4]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[5]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[6]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[7]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[8]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[9]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0_D[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0_D[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0_D[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0_D[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0_D[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0_D[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0_D[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0_DP             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1_D[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1_D[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1_D[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1_D[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1_D[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1_D[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1_D[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1_DP             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2_D[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2_D[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2_D[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2_D[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2_D[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2_D[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2_D[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2_DP             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3_D[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3_D[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3_D[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3_D[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3_D[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3_D[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3_D[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3_DP             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[7]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[8]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[9]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; UART_TXD            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; UART_RXD            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; UART_CTS            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; UART_RTS            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_CLKIN[0]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_CLKIN[1]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_CLKOUT[0]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_CLKOUT[1]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_CLKIN[0]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_CLKIN[1]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_CLKOUT[0]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_CLKOUT[1]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[2]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[3]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[4]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[5]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[6]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[8]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[9]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[10]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[11]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[12]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[13]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[14]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[15]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[16]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[17]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[18]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[19]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[20]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[21]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[22]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[23]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[24]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[25]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[26]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[27]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[28]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[29]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[30]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[31]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[2]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[3]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[4]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[5]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[6]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[7]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[8]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[9]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[10]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[11]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[12]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[13]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[14]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[15]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[16]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[17]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[18]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[19]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[20]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[21]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[22]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[23]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[24]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[25]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[26]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[27]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[28]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[29]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[30]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[31]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[7]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLOCK_50            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BUTTON[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Active Serial            ;
; Error detection CRC                          ; Off                      ;
; Enable Open Drain on CRC Error pin           ; Off                      ;
; Configuration Voltage Level                  ; Auto                     ;
; Force Configuration Voltage Level            ; Off                      ;
; nCEO                                         ; As output driving ground ;
; Data[0]                                      ; As input tri-stated      ;
; Data[1]/ASDO                                 ; As input tri-stated      ;
; Data[7..2]                                   ; Unreserved               ;
; FLASH_nCE/nCSO                               ; As input tri-stated      ;
; Other Active Parallel pins                   ; Unreserved               ;
; DCLK                                         ; As output driving ground ;
; Base pin-out file on sameframe device        ; Off                      ;
+----------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+----------------------------------------------------------------+
; Estimated Delay Added for Hold Timing                          ;
+---------------------+----------------------+-------------------+
; Source Clock(s)     ; Destination Clock(s) ; Delay Added in ns ;
+---------------------+----------------------+-------------------+
; altera_reserved_tck ; altera_reserved_tck  ; 82.9972           ;
+---------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+----------------------------+
; Advanced Data - General    ;
+--------------------+-------+
; Name               ; Value ;
+--------------------+-------+
; Status Code        ; 0     ;
; Desired User Slack ; 0     ;
; Fit Attempts       ; 1     ;
+--------------------+-------+


+--------------------------------------------------------------------------------------------------------+
; Advanced Data - Placement Preparation                                                                  ;
+------------------------------------------------------------------+-------------------------------------+
; Name                                                             ; Value                               ;
+------------------------------------------------------------------+-------------------------------------+
; Auto Fit Point 1 - Fit Attempt 1                                 ; ff                                  ;
; Mid Wire Use - Fit Attempt 1                                     ; 8                                   ;
; Mid Slack - Fit Attempt 1                                        ; 39101                               ;
; Internal Atom Count - Fit Attempt 1                              ; 2909                                ;
; LE/ALM Count - Fit Attempt 1                                     ; 1989                                ;
; LAB Count - Fit Attempt 1                                        ; 165                                 ;
; Outputs per Lab - Fit Attempt 1                                  ; 8.655                               ;
; Inputs per LAB - Fit Attempt 1                                   ; 14.642                              ;
; Global Inputs per LAB - Fit Attempt 1                            ; 1.539                               ;
; LAB Constraint 'non-global clock + sync load' - Fit Attempt 1    ; 0:124;1:37;2:4                      ;
; LAB Constraint 'non-global controls' - Fit Attempt 1             ; 0:46;1:53;2:47;3:17;4:2             ;
; LAB Constraint 'non-global + aclr' - Fit Attempt 1               ; 0:15;1:49;2:63;3:31;4:7             ;
; LAB Constraint 'global non-clock non-aclr' - Fit Attempt 1       ; 0:164;1:1                           ;
; LAB Constraint 'global controls' - Fit Attempt 1                 ; 0:18;1:52;2:83;3:11;4:1             ;
; LAB Constraint 'deterministic LABSMUXA/LABXMUXB' - Fit Attempt 1 ; 0:70;1:80;2:13;3:2                  ;
; LAB Constraint 'deterministic LABSMUXC/LABXMUXD' - Fit Attempt 1 ; 0:48;1:81;2:33;3:3                  ;
; LAB Constraint 'clock / ce pair constraint' - Fit Attempt 1      ; 0:14;1:72;2:79                      ;
; LAB Constraint 'aclr constraint' - Fit Attempt 1                 ; 0:14;1:129;2:22                     ;
; LAB Constraint 'true sload_sclear pair' - Fit Attempt 1          ; 0:89;1:76                           ;
; LAB Constraint 'constant sload_sclear pair' - Fit Attempt 1      ; 0:147;1:18                          ;
; LAB Constraint 'has placement constraint' - Fit Attempt 1        ; 0:159;1:6                           ;
; LAB Constraint 'group hierarchy constraint' - Fit Attempt 1      ; 0:1;1:111;2:29;3:13;4:5;5:3;6:2;8:1 ;
; LEs in Chains - Fit Attempt 1                                    ; 238                                 ;
; LEs in Long Chains - Fit Attempt 1                               ; 66                                  ;
; LABs with Chains - Fit Attempt 1                                 ; 28                                  ;
; LABs with Multiple Chains - Fit Attempt 1                        ; 2                                   ;
; Time - Fit Attempt 1                                             ; 0                                   ;
; Time in tsm_tan.dll - Fit Attempt 1                              ; 0.031                               ;
+------------------------------------------------------------------+-------------------------------------+


+----------------------------------------------+
; Advanced Data - Placement                    ;
+-------------------------------------+--------+
; Name                                ; Value  ;
+-------------------------------------+--------+
; Auto Fit Point 2 - Fit Attempt 1    ; ff     ;
; Early Wire Use - Fit Attempt 1      ; 3      ;
; Early Slack - Fit Attempt 1         ; 33194  ;
; Auto Fit Point 5 - Fit Attempt 1    ; ff     ;
; Mid Wire Use - Fit Attempt 1        ; 6      ;
; Mid Slack - Fit Attempt 1           ; 33514  ;
; Auto Fit Point 6 - Fit Attempt 1    ; ff     ;
; Auto Fit Point 6 - Fit Attempt 1    ; ff     ;
; Auto Fit Point 6 - Fit Attempt 1    ; ff     ;
; Auto Fit Point 4 - Fit Attempt 1    ; f      ;
; Auto Fit Point 4 - Fit Attempt 1    ; f      ;
; Auto Fit Point 4 - Fit Attempt 1    ; f      ;
; Auto Fit Point 4 - Fit Attempt 1    ; f      ;
; Auto Fit Point 4 - Fit Attempt 1    ; f      ;
; Auto Fit Point 4 - Fit Attempt 1    ; f      ;
; Auto Fit Point 4 - Fit Attempt 1    ; f      ;
; Auto Fit Point 4 - Fit Attempt 1    ; f      ;
; Auto Fit Point 4 - Fit Attempt 1    ; f      ;
; Auto Fit Point 4 - Fit Attempt 1    ; f      ;
; Auto Fit Point 4 - Fit Attempt 1    ; f      ;
; Auto Fit Point 5 - Fit Attempt 1    ; ff     ;
; Mid Wire Use - Fit Attempt 1        ; 5      ;
; Mid Slack - Fit Attempt 1           ; 33044  ;
; Auto Fit Point 6 - Fit Attempt 1    ; ff     ;
; Auto Fit Point 6 - Fit Attempt 1    ; ff     ;
; Auto Fit Point 6 - Fit Attempt 1    ; ff     ;
; Late Wire Use - Fit Attempt 1       ; 5      ;
; Late Slack - Fit Attempt 1          ; 33529  ;
; Peak Regional Wire - Fit Attempt 1  ; 34.715 ;
; Auto Fit Point 7 - Fit Attempt 1    ; ff     ;
; Time - Fit Attempt 1                ; 2      ;
; Time in tsm_tan.dll - Fit Attempt 1 ; 0.203  ;
+-------------------------------------+--------+


+---------------------------------------------------+
; Advanced Data - Routing                           ;
+-------------------------------------+-------------+
; Name                                ; Value       ;
+-------------------------------------+-------------+
; Auto Fit Point 8 - Fit Attempt 1    ; f0          ;
; Early Slack - Fit Attempt 1         ; 42153       ;
; Early Wire Use - Fit Attempt 1      ; 6           ;
; Peak Regional Wire - Fit Attempt 1  ; 31          ;
; Mid Slack - Fit Attempt 1           ; -3419       ;
; Late Slack - Fit Attempt 1          ; -2147483648 ;
; Late Slack - Fit Attempt 1          ; -3419       ;
; Late Wire Use - Fit Attempt 1       ; 6           ;
; Time - Fit Attempt 1                ; 3           ;
; Time in tsm_tan.dll - Fit Attempt 1 ; 1.422       ;
+-------------------------------------+-------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Fri Nov 17 22:38:05 2017
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Helloworld -c Helloworld
Info: Selected device EP3C16F484C6 for design "Helloworld"
Info: Core supply voltage is 1.2V
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning: Feature LogicLock is not available with your current license
Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info: Device EP3C40F484C6 is compatible
    Info: Device EP3C55F484C6 is compatible
    Info: Device EP3C80F484C6 is compatible
Info: Fitter converted 5 user pins into dedicated programming pins
    Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1
    Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2
    Info: Pin ~ALTERA_DCLK~ is reserved at location K2
    Info: Pin ~ALTERA_DATA0~ is reserved at location K1
    Info: Pin ~ALTERA_nCEO~ is reserved at location K22
Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info: Fitter is using the TimeQuest Timing Analyzer
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "u0|the_can_opener_0|buffer_fifo_0|inst_buffer|largo_data[6]|combout" is a latch
    Warning: Node "u0|the_can_opener_0|buffer_fifo_0|inst_buffer|largo_data[3]|combout" is a latch
    Warning: Node "u0|the_can_opener_0|buffer_fifo_0|inst_buffer|largo_data[4]|combout" is a latch
    Warning: Node "u0|the_can_opener_0|buffer_fifo_0|inst_buffer|largo_data[5]|combout" is a latch
Info: Evaluating HDL-embedded SDC commands
    Info: Entity MDCK2395
        Info: set_disable_timing [get_cells -hierarchical LJMV0916_0]
        Info: set_disable_timing [get_cells -hierarchical EPEO2888_0]
        Info: set_disable_timing [get_cells -hierarchical EPEO2888_1]
        Info: set_disable_timing [get_cells -hierarchical EPEO2888_2]
        Info: set_disable_timing [get_cells -hierarchical EPEO2888_3]
        Info: set_disable_timing [get_cells -hierarchical EPEO2888_4]
        Info: set_disable_timing [get_cells -hierarchical EPEO2888_5]
        Info: set_disable_timing [get_cells -hierarchical EPEO2888_6]
        Info: set_disable_timing [get_cells -hierarchical EPEO2888_7]
        Info: set_disable_timing [get_cells -hierarchical WCRO7487_0]
    Info: Entity altera_std_synchronizer
        Info: set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info: Entity dcfifo_a6m1
        Info: set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_kd9:dffpipe9|dffe10a* 
        Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_jd9:dffpipe6|dffe7a* 
    Info: Entity pzdyqx_impl
        Info: set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info: Entity sld_hub
        Info: create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
Info: Reading SDC File: 'cpu.sdc'
Warning: At least one of the filters had some problems and could not be matched.
    Warning: *cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|monitor_ready_sync1 could not be matched with a keeper.
Warning: Ignored assignment: set_false_path -from [get_keepers {*cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_ready}] -to [get_keepers {*cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|monitor_ready_sync1}]
    Warning: Argument -to with value [get_keepers {*cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|monitor_ready_sync1}] contains zero elements
Warning: At least one of the filters had some problems and could not be matched.
    Warning: *cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|debugack_sync1 could not be matched with a keeper.
Warning: Ignored assignment: set_false_path -from [get_keepers {*cpu:the_cpu|hbreak_enabled}] -to [get_keepers {*cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|debugack_sync1}]
    Warning: Argument -to with value [get_keepers {*cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|debugack_sync1}] contains zero elements
Warning: At least one of the filters had some problems and could not be matched.
    Warning: *cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|uir_sync1 could not be matched with a clock or keeper or register or port or pin or cell or partition.
Warning: Ignored assignment: set_false_path -from [get_keepers {sld_hub:sld_hub_inst*}] -to [get_clocks {*cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|uir_sync1}]
    Warning: Argument -to with value *cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|uir_sync1 could not match any element of the following types: ( clk kpr reg port pin cell partition )
Warning: At least one of the filters had some problems and could not be matched.
    Warning: *cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|udr_sync1 could not be matched with a clock or keeper or register or port or pin or cell or partition.
Warning: Ignored assignment: set_false_path -from [get_keepers {sld_hub:sld_hub_inst*}] -to [get_clocks {*cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|udr_sync1}]
    Warning: Argument -to with value *cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|udr_sync1 could not match any element of the following types: ( clk kpr reg port pin cell partition )
Warning: Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment.
Warning: Node: DE0_SOPC:u0|can_opener_0:the_can_opener_0|FREQ_DIV:can_clock_0|CLK_OUT_AUX was determined to be a clock but was found without an associated clock assignment.
Warning: Node: DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|controlador_can:inst_buffer|contador_de_ceros_para_stuffing[0] was determined to be a clock but was found without an associated clock assignment.
Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning: From altera_reserved_tck (Fall) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning: From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
Info: Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info: Found 1 clocks
    Info:   Period   Clock Name
    Info: ======== ============
    Info:  100.000 altera_reserved_tck
Info: Automatically promoted node CLOCK_50~input (placed in PIN G21 (CLK4, DIFFCLK_2p))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9
Info: Automatically promoted node DE0_SOPC:u0|can_opener_0:the_can_opener_0|FREQ_DIV:can_clock_0|CLK_OUT_AUX 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node DE0_SOPC:u0|can_opener_0:the_can_opener_0|FREQ_DIV:can_clock_0|CLK_OUT_AUX~0
Info: Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node altera_internal_jtag~CLKDRUSER 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|EPEO2888_7 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|EPEO2888_7~0
Info: Automatically promoted node pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|WCRO7487_0 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node altera_internal_jtag~UPDATEUSER 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|EHEH8502
Info: Automatically promoted node DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|controlador_can:inst_buffer|Selector4~1 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node DE0_SOPC:u0|cpu:the_cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node DE0_SOPC:u0|DE0_SOPC_reset_clk_0_domain_synch_module:DE0_SOPC_reset_clk_0_domain_synch|data_out 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|controlador_can:inst_buffer|contador_de_end_of_frame[0]
        Info: Destination node DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|controlador_can:inst_buffer|contador_de_end_of_frame[1]
        Info: Destination node DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|controlador_can:inst_buffer|contador_de_end_of_frame[2]
        Info: Destination node DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|controlador_can:inst_buffer|contador_de_end_of_frame[3]
        Info: Destination node DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|controlador_can:inst_buffer|contador_de_end_of_frame[4]
        Info: Destination node DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|controlador_can:inst_buffer|contador_de_end_of_frame[5]
        Info: Destination node DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|controlador_can:inst_buffer|contador_de_end_of_frame[6]
        Info: Destination node DE0_SOPC:u0|cpu:the_cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0
        Info: Destination node DE0_SOPC:u0|cpu:the_cpu|W_rf_wren_a
        Info: Destination node DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|jtag_break~6
        Info: Non-global destination nodes limited to 10 nodes
Info: Automatically promoted node DE0_SOPC:u0|reset_n_sources~1 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Starting register packing
Extra Info: Performing register packing on registers with non-logic cell location assignments
Extra Info: Completed register packing on registers with non-logic cell location assignments
Extra Info: Started Fast Input/Output/OE register processing
Extra Info: Finished Fast Input/Output/OE register processing
Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density
Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks
Info: Finished register packing
    Extra Info: Packed 8 registers into blocks of type EC
Warning: Ignored locations or region assignments to the following nodes
    Warning: Node "DRAM_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_BA_0" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_BA_1" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_CAS_N" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_CKE" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_CLK" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_CS_N" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[0]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[10]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[11]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[12]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[13]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[14]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[15]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[1]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[2]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[3]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[4]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[5]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[6]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[7]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[8]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[9]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_LDQM" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_RAS_N" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_UDQM" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_WE_N" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[13]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[14]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[15]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[16]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[17]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[18]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[19]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[20]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[21]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_BYTE_N" is assigned to location or region, but does not exist in design
    Warning: Node "FL_CE_N" is assigned to location or region, but does not exist in design
    Warning: Node "FL_DQ[0]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_DQ[10]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_DQ[11]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_DQ[12]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_DQ[13]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_DQ[14]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_DQ[15]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_DQ[1]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_DQ[2]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_DQ[3]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_DQ[4]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_DQ[5]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_DQ[6]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_DQ[7]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_DQ[8]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_DQ[9]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_OE_N" is assigned to location or region, but does not exist in design
    Warning: Node "FL_RST_N" is assigned to location or region, but does not exist in design
    Warning: Node "FL_RY" is assigned to location or region, but does not exist in design
    Warning: Node "FL_WE_N" is assigned to location or region, but does not exist in design
    Warning: Node "FL_WP_N" is assigned to location or region, but does not exist in design
    Warning: Node "LCD_BLON" is assigned to location or region, but does not exist in design
    Warning: Node "LCD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning: Node "LCD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning: Node "LCD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning: Node "LCD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning: Node "LCD_DATA[4]" is assigned to location or region, but does not exist in design
    Warning: Node "LCD_DATA[5]" is assigned to location or region, but does not exist in design
    Warning: Node "LCD_DATA[6]" is assigned to location or region, but does not exist in design
    Warning: Node "LCD_DATA[7]" is assigned to location or region, but does not exist in design
    Warning: Node "LCD_EN" is assigned to location or region, but does not exist in design
    Warning: Node "LCD_RS" is assigned to location or region, but does not exist in design
    Warning: Node "LCD_RW" is assigned to location or region, but does not exist in design
    Warning: Node "PS2_KBCLK" is assigned to location or region, but does not exist in design
    Warning: Node "PS2_KBDAT" is assigned to location or region, but does not exist in design
    Warning: Node "PS2_MSCLK" is assigned to location or region, but does not exist in design
    Warning: Node "PS2_MSDAT" is assigned to location or region, but does not exist in design
    Warning: Node "SD_CLK" is assigned to location or region, but does not exist in design
    Warning: Node "SD_CMD" is assigned to location or region, but does not exist in design
    Warning: Node "SD_DAT" is assigned to location or region, but does not exist in design
    Warning: Node "SD_WP_N" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_G[0]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_HS" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_R[0]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_R[1]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_R[2]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_R[3]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_VS" is assigned to location or region, but does not exist in design
Info: Fitter preparation operations ending: elapsed time is 00:00:03
Info: Fitter placement preparation operations beginning
Info: Fitter placement preparation operations ending: elapsed time is 00:00:00
Info: Fitter placement operations beginning
Info: Fitter placement was successful
Info: Fitter placement operations ending: elapsed time is 00:00:02
Info: Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 42.579
    Info: -setup
    Info: -npaths 1
Info: Path #1: Setup slack is 42.579 
    Info: ===================================================================
    Info: From Node    : pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]
    Info: To Node      : sld_hub:sld_hub_inst|tdo
    Info: Launch Clock : altera_reserved_tck
    Info: Latch Clock  : altera_reserved_tck (INVERTED)
    Info: 
    Info: Data Arrival Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      0.000      0.000           launch edge time
    Info:      8.423      8.423  R        clock network delay
    Info:      8.622      0.199     uTco  pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]
    Info:      8.622      0.000 RR  CELL  nabboc|pzdyqx_impl_inst|JDCF0099|DJFL8584[0]|q
    Info:      9.300      0.678 RR    IC  nabboc|pzdyqx_impl_inst|tdo~6|datad
    Info:      9.430      0.130 RR  CELL  nabboc|pzdyqx_impl_inst|tdo~6|combout
    Info:      9.357     -0.073 RR    IC  nabboc|pzdyqx_impl_inst|tdo~5|dataa
    Info:      9.711      0.354 RR  CELL  nabboc|pzdyqx_impl_inst|tdo~5|combout
    Info:      9.638     -0.073 RR    IC  sld_hub_inst|tdo~5|dataa
    Info:      9.942      0.304 RR  CELL  sld_hub_inst|tdo~5|combout
    Info:      9.869     -0.073 RR    IC  sld_hub_inst|tdo~6|dataa
    Info:     10.173      0.304 RR  CELL  sld_hub_inst|tdo~6|combout
    Info:     10.095     -0.078 RR    IC  sld_hub_inst|tdo~7|datab
    Info:     10.437      0.342 RR  CELL  sld_hub_inst|tdo~7|combout
    Info:     10.806      0.369 RR    IC  sld_hub_inst|tdo~10|dataa
    Info:     11.172      0.366 RF  CELL  sld_hub_inst|tdo~10|combout
    Info:     11.172      0.000 FF    IC  sld_hub_inst|tdo|d
    Info:     11.263      0.091 FF  CELL  sld_hub:sld_hub_inst|tdo
    Info: 
    Info: Data Required Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:     50.000     50.000           latch edge time
    Info:     53.827      3.827  F        clock network delay
    Info:     53.842      0.015     uTsu  sld_hub:sld_hub_inst|tdo
    Info: 
    Info: Data Arrival Time  :    11.263
    Info: Data Required Time :    53.842
    Info: Slack              :    42.579 
    Info: ===================================================================
    Info: 
Info: Fitter routing operations beginning
Info: Average interconnect usage is 5% of the available device resources
    Info: Peak interconnect usage is 30% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19
Info: Fitter routing operations ending: elapsed time is 00:00:03
Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info: Optimizations that may affect the design's routability were skipped
    Info: Optimizations that may affect the design's timing were skipped
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Following 64 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info: Pin GPIO0_D[0] has a permanently disabled output enable
    Info: Pin GPIO0_D[1] has a permanently disabled output enable
    Info: Pin GPIO0_D[2] has a permanently disabled output enable
    Info: Pin GPIO0_D[3] has a permanently disabled output enable
    Info: Pin GPIO0_D[4] has a permanently disabled output enable
    Info: Pin GPIO0_D[5] has a permanently disabled output enable
    Info: Pin GPIO0_D[6] has a permanently disabled output enable
    Info: Pin GPIO0_D[8] has a permanently disabled output enable
    Info: Pin GPIO0_D[9] has a permanently disabled output enable
    Info: Pin GPIO0_D[10] has a permanently disabled output enable
    Info: Pin GPIO0_D[11] has a permanently disabled output enable
    Info: Pin GPIO0_D[12] has a permanently disabled output enable
    Info: Pin GPIO0_D[13] has a permanently disabled output enable
    Info: Pin GPIO0_D[14] has a permanently disabled output enable
    Info: Pin GPIO0_D[15] has a permanently disabled output enable
    Info: Pin GPIO0_D[16] has a permanently disabled output enable
    Info: Pin GPIO0_D[17] has a permanently disabled output enable
    Info: Pin GPIO0_D[18] has a permanently disabled output enable
    Info: Pin GPIO0_D[19] has a permanently disabled output enable
    Info: Pin GPIO0_D[20] has a permanently disabled output enable
    Info: Pin GPIO0_D[21] has a permanently disabled output enable
    Info: Pin GPIO0_D[22] has a permanently disabled output enable
    Info: Pin GPIO0_D[23] has a permanently disabled output enable
    Info: Pin GPIO0_D[24] has a permanently disabled output enable
    Info: Pin GPIO0_D[25] has a permanently disabled output enable
    Info: Pin GPIO0_D[26] has a permanently disabled output enable
    Info: Pin GPIO0_D[27] has a permanently disabled output enable
    Info: Pin GPIO0_D[28] has a permanently disabled output enable
    Info: Pin GPIO0_D[29] has a permanently disabled output enable
    Info: Pin GPIO0_D[30] has a permanently disabled output enable
    Info: Pin GPIO0_D[31] has a permanently disabled output enable
    Info: Pin GPIO1_D[0] has a permanently disabled output enable
    Info: Pin GPIO1_D[1] has a permanently disabled output enable
    Info: Pin GPIO1_D[2] has a permanently disabled output enable
    Info: Pin GPIO1_D[3] has a permanently disabled output enable
    Info: Pin GPIO1_D[4] has a permanently disabled output enable
    Info: Pin GPIO1_D[5] has a permanently disabled output enable
    Info: Pin GPIO1_D[6] has a permanently disabled output enable
    Info: Pin GPIO1_D[7] has a permanently disabled output enable
    Info: Pin GPIO1_D[8] has a permanently disabled output enable
    Info: Pin GPIO1_D[9] has a permanently disabled output enable
    Info: Pin GPIO1_D[10] has a permanently disabled output enable
    Info: Pin GPIO1_D[11] has a permanently disabled output enable
    Info: Pin GPIO1_D[12] has a permanently disabled output enable
    Info: Pin GPIO1_D[13] has a permanently disabled output enable
    Info: Pin GPIO1_D[14] has a permanently disabled output enable
    Info: Pin GPIO1_D[15] has a permanently disabled output enable
    Info: Pin GPIO1_D[16] has a permanently disabled output enable
    Info: Pin GPIO1_D[17] has a permanently disabled output enable
    Info: Pin GPIO1_D[18] has a permanently disabled output enable
    Info: Pin GPIO1_D[19] has a permanently disabled output enable
    Info: Pin GPIO1_D[20] has a permanently disabled output enable
    Info: Pin GPIO1_D[21] has a permanently disabled output enable
    Info: Pin GPIO1_D[22] has a permanently disabled output enable
    Info: Pin GPIO1_D[23] has a permanently disabled output enable
    Info: Pin GPIO1_D[24] has a permanently disabled output enable
    Info: Pin GPIO1_D[25] has a permanently disabled output enable
    Info: Pin GPIO1_D[26] has a permanently disabled output enable
    Info: Pin GPIO1_D[27] has a permanently disabled output enable
    Info: Pin GPIO1_D[28] has a permanently disabled output enable
    Info: Pin GPIO1_D[29] has a permanently disabled output enable
    Info: Pin GPIO1_D[30] has a permanently disabled output enable
    Info: Pin GPIO1_D[31] has a permanently disabled output enable
    Info: Pin GPIO0_D[7] has a permanently disabled output enable
Warning: Following 104 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results
    Info: Pin HEX0_D[0] has VCC driving its datain port
    Info: Pin HEX0_D[1] has VCC driving its datain port
    Info: Pin HEX0_D[2] has VCC driving its datain port
    Info: Pin HEX0_D[3] has VCC driving its datain port
    Info: Pin HEX0_D[4] has VCC driving its datain port
    Info: Pin HEX0_D[5] has VCC driving its datain port
    Info: Pin HEX0_D[6] has VCC driving its datain port
    Info: Pin HEX0_DP has GND driving its datain port
    Info: Pin HEX1_D[0] has VCC driving its datain port
    Info: Pin HEX1_D[1] has VCC driving its datain port
    Info: Pin HEX1_D[2] has VCC driving its datain port
    Info: Pin HEX1_D[3] has VCC driving its datain port
    Info: Pin HEX1_D[4] has VCC driving its datain port
    Info: Pin HEX1_D[5] has VCC driving its datain port
    Info: Pin HEX1_D[6] has VCC driving its datain port
    Info: Pin HEX1_DP has GND driving its datain port
    Info: Pin HEX2_D[0] has VCC driving its datain port
    Info: Pin HEX2_D[1] has VCC driving its datain port
    Info: Pin HEX2_D[2] has VCC driving its datain port
    Info: Pin HEX2_D[3] has VCC driving its datain port
    Info: Pin HEX2_D[4] has VCC driving its datain port
    Info: Pin HEX2_D[5] has VCC driving its datain port
    Info: Pin HEX2_D[6] has VCC driving its datain port
    Info: Pin HEX2_DP has GND driving its datain port
    Info: Pin HEX3_D[0] has VCC driving its datain port
    Info: Pin HEX3_D[1] has VCC driving its datain port
    Info: Pin HEX3_D[2] has VCC driving its datain port
    Info: Pin HEX3_D[3] has VCC driving its datain port
    Info: Pin HEX3_D[4] has VCC driving its datain port
    Info: Pin HEX3_D[5] has VCC driving its datain port
    Info: Pin HEX3_D[6] has VCC driving its datain port
    Info: Pin HEX3_DP has GND driving its datain port
    Info: Pin LEDG[8] has GND driving its datain port
    Info: Pin LEDG[9] has GND driving its datain port
    Info: Pin UART_TXD has GND driving its datain port
    Info: Pin UART_CTS has GND driving its datain port
    Info: Pin GPIO0_CLKOUT[0] has GND driving its datain port
    Info: Pin GPIO0_CLKOUT[1] has GND driving its datain port
    Info: Pin GPIO1_CLKOUT[0] has GND driving its datain port
    Info: Pin GPIO1_CLKOUT[1] has GND driving its datain port
    Info: Pin GPIO0_D[0] has VCC driving its datain port
    Info: Pin GPIO0_D[1] has VCC driving its datain port
    Info: Pin GPIO0_D[2] has VCC driving its datain port
    Info: Pin GPIO0_D[3] has VCC driving its datain port
    Info: Pin GPIO0_D[4] has VCC driving its datain port
    Info: Pin GPIO0_D[5] has VCC driving its datain port
    Info: Pin GPIO0_D[6] has VCC driving its datain port
    Info: Pin GPIO0_D[8] has VCC driving its datain port
    Info: Pin GPIO0_D[9] has VCC driving its datain port
    Info: Pin GPIO0_D[10] has VCC driving its datain port
    Info: Pin GPIO0_D[11] has VCC driving its datain port
    Info: Pin GPIO0_D[12] has VCC driving its datain port
    Info: Pin GPIO0_D[13] has VCC driving its datain port
    Info: Pin GPIO0_D[14] has VCC driving its datain port
    Info: Pin GPIO0_D[15] has VCC driving its datain port
    Info: Pin GPIO0_D[16] has VCC driving its datain port
    Info: Pin GPIO0_D[17] has VCC driving its datain port
    Info: Pin GPIO0_D[18] has VCC driving its datain port
    Info: Pin GPIO0_D[19] has VCC driving its datain port
    Info: Pin GPIO0_D[20] has VCC driving its datain port
    Info: Pin GPIO0_D[21] has VCC driving its datain port
    Info: Pin GPIO0_D[22] has VCC driving its datain port
    Info: Pin GPIO0_D[23] has VCC driving its datain port
    Info: Pin GPIO0_D[24] has VCC driving its datain port
    Info: Pin GPIO0_D[25] has VCC driving its datain port
    Info: Pin GPIO0_D[26] has VCC driving its datain port
    Info: Pin GPIO0_D[27] has VCC driving its datain port
    Info: Pin GPIO0_D[28] has VCC driving its datain port
    Info: Pin GPIO0_D[29] has VCC driving its datain port
    Info: Pin GPIO0_D[30] has VCC driving its datain port
    Info: Pin GPIO0_D[31] has VCC driving its datain port
    Info: Pin GPIO1_D[0] has VCC driving its datain port
    Info: Pin GPIO1_D[1] has VCC driving its datain port
    Info: Pin GPIO1_D[2] has VCC driving its datain port
    Info: Pin GPIO1_D[3] has VCC driving its datain port
    Info: Pin GPIO1_D[4] has VCC driving its datain port
    Info: Pin GPIO1_D[5] has VCC driving its datain port
    Info: Pin GPIO1_D[6] has VCC driving its datain port
    Info: Pin GPIO1_D[7] has VCC driving its datain port
    Info: Pin GPIO1_D[8] has VCC driving its datain port
    Info: Pin GPIO1_D[9] has VCC driving its datain port
    Info: Pin GPIO1_D[10] has VCC driving its datain port
    Info: Pin GPIO1_D[11] has VCC driving its datain port
    Info: Pin GPIO1_D[12] has VCC driving its datain port
    Info: Pin GPIO1_D[13] has VCC driving its datain port
    Info: Pin GPIO1_D[14] has VCC driving its datain port
    Info: Pin GPIO1_D[15] has VCC driving its datain port
    Info: Pin GPIO1_D[16] has VCC driving its datain port
    Info: Pin GPIO1_D[17] has VCC driving its datain port
    Info: Pin GPIO1_D[18] has VCC driving its datain port
    Info: Pin GPIO1_D[19] has VCC driving its datain port
    Info: Pin GPIO1_D[20] has VCC driving its datain port
    Info: Pin GPIO1_D[21] has VCC driving its datain port
    Info: Pin GPIO1_D[22] has VCC driving its datain port
    Info: Pin GPIO1_D[23] has VCC driving its datain port
    Info: Pin GPIO1_D[24] has VCC driving its datain port
    Info: Pin GPIO1_D[25] has VCC driving its datain port
    Info: Pin GPIO1_D[26] has VCC driving its datain port
    Info: Pin GPIO1_D[27] has VCC driving its datain port
    Info: Pin GPIO1_D[28] has VCC driving its datain port
    Info: Pin GPIO1_D[29] has VCC driving its datain port
    Info: Pin GPIO1_D[30] has VCC driving its datain port
    Info: Pin GPIO1_D[31] has VCC driving its datain port
    Info: Pin GPIO0_D[7] has VCC driving its datain port
Info: Quartus II Fitter was successful. 0 errors, 145 warnings
    Info: Peak virtual memory: 360 megabytes
    Info: Processing ended: Fri Nov 17 22:38:23 2017
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:17


