#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55b1bfc9dfb0 .scope module, "pipeline_tb" "pipeline_tb" 2 1;
 .timescale 0 0;
RS_0x7f04cb48f798 .resolv tri, v0x55b1bfd15810_0, v0x55b1bfd17ed0_0, v0x55b1bfd1a420_0;
v0x55b1bfd1dfd0_0 .net8 "ALU_result", 63 0, RS_0x7f04cb48f798;  3 drivers
v0x55b1bfd1e0b0_0 .net "ALUop", 1 0, v0x55b1bfd13e40_0;  1 drivers
v0x55b1bfd1e170_0 .var "clock", 0 0;
RS_0x7f04cb48f078 .resolv tri, v0x55b1bfcf84a0_0, v0x55b1bfd19200_0;
v0x55b1bfd1e240_0 .net8 "new_PC", 63 0, RS_0x7f04cb48f078;  2 drivers
v0x55b1bfd1e2e0_0 .var "old_PC", 63 0;
v0x55b1bfd1e3f0_0 .var "reset", 0 0;
S_0x55b1bfc97b60 .scope module, "pipeline_ins" "pipeline" 2 10, 3 3 0, S_0x55b1bfc9dfb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 64 "new_PC"
    .port_info 1 /INPUT 64 "old_PC"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /INPUT 1 "clock"
    .port_info 4 /OUTPUT 2 "ALUop"
    .port_info 5 /OUTPUT 64 "ALU_result"
v0x55b1bfd1bf60_0 .net "ALU_CO", 3 0, v0x55b1bfd14af0_0;  1 drivers
v0x55b1bfd1c040_0 .net8 "ALU_result", 63 0, RS_0x7f04cb48f798;  alias, 3 drivers
v0x55b1bfd1c100_0 .net "ALUop", 1 0, v0x55b1bfd13e40_0;  alias, 1 drivers
v0x55b1bfd1c1a0_0 .net "ALUsrc", 0 0, v0x55b1bfd13f40_0;  1 drivers
v0x55b1bfd1c2d0_0 .net "Branch", 0 0, v0x55b1bfd14000_0;  1 drivers
v0x55b1bfd1c370_0 .net "MemRead", 0 0, v0x55b1bfd140a0_0;  1 drivers
o0x7f04cb490638 .functor BUFZ 1, C4<z>; HiZ drive
v0x55b1bfd1c410_0 .net "MemReg", 0 0, o0x7f04cb490638;  0 drivers
v0x55b1bfd1c4b0_0 .net "MemWrite", 0 0, v0x55b1bfd14160_0;  1 drivers
v0x55b1bfd1c5a0_0 .net "MemtoReg", 0 0, v0x55b1bfd14270_0;  1 drivers
v0x55b1bfd1c6d0_0 .net "OP", 6 0, L_0x55b1bfd1e4e0;  1 drivers
v0x55b1bfd1c770_0 .net "RegWrite", 0 0, v0x55b1bfd14410_0;  1 drivers
L_0x7f04cb446018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55b1bfd1c8a0_0 .net *"_s11", 0 0, L_0x7f04cb446018;  1 drivers
v0x55b1bfd1c940_0 .net *"_s13", 4 0, L_0x55b1bfd1eec0;  1 drivers
L_0x7f04cb446060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55b1bfd1ca00_0 .net *"_s17", 0 0, L_0x7f04cb446060;  1 drivers
v0x55b1bfd1cae0_0 .net *"_s19", 4 0, L_0x55b1bfd1f120;  1 drivers
L_0x7f04cb4460a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55b1bfd1cbc0_0 .net *"_s23", 0 0, L_0x7f04cb4460a8;  1 drivers
v0x55b1bfd1cca0_0 .net *"_s25", 6 0, L_0x55b1bfd1f3a0;  1 drivers
L_0x7f04cb4460f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55b1bfd1ce90_0 .net *"_s29", 4 0, L_0x7f04cb4460f0;  1 drivers
v0x55b1bfd1cf70_0 .net *"_s31", 6 0, L_0x55b1bfd1f590;  1 drivers
v0x55b1bfd1d050_0 .net *"_s33", 4 0, L_0x55b1bfd1f6a0;  1 drivers
v0x55b1bfd1d130_0 .net *"_s7", 4 0, L_0x55b1bfd1ecc0;  1 drivers
v0x55b1bfd1d210_0 .net "clock", 0 0, v0x55b1bfd1e170_0;  1 drivers
v0x55b1bfd1d2b0_0 .net "func3", 2 0, L_0x55b1bfd1ea50;  1 drivers
v0x55b1bfd1d370_0 .net "func7", 6 0, L_0x55b1bfd1eb40;  1 drivers
v0x55b1bfd1d410_0 .net "imm", 11 0, L_0x55b1bfd1f4a0;  1 drivers
v0x55b1bfd1d4b0_0 .net "imm_1", 11 0, L_0x55b1bfd1f740;  1 drivers
v0x55b1bfd1d570_0 .net "instruction", 31 0, v0x55b1bfcef380_0;  1 drivers
v0x55b1bfd1d640_0 .net8 "new_PC", 63 0, RS_0x7f04cb48f078;  alias, 2 drivers
v0x55b1bfd1d6e0_0 .net "old_PC", 63 0, v0x55b1bfd1e2e0_0;  1 drivers
RS_0x7f04cb48f768 .resolv tri, v0x55b1bfd15770_0, v0x55b1bfd17de0_0, v0x55b1bfd1a2f0_0;
v0x55b1bfd1d7a0_0 .net8 "overflow", 0 0, RS_0x7f04cb48f768;  3 drivers
RS_0x7f04cb48f708 .resolv tri, L_0x55b1bfd1f630, L_0x55b1bfd20b70, L_0x55b1bfd31e00;
v0x55b1bfd1d840_0 .net8 "read_data_1", 63 0, RS_0x7f04cb48f708;  3 drivers
RS_0x7f04cb48f738 .resolv tri, L_0x55b1bfcf8220, L_0x55b1bfd31a80, L_0x55b1bfd320d0;
v0x55b1bfd1d900_0 .net8 "read_data_2", 63 0, RS_0x7f04cb48f738;  3 drivers
v0x55b1bfd1d9c0_0 .net "register_1", 5 0, L_0x55b1bfd1ed90;  1 drivers
v0x55b1bfd1dc90_0 .net "register_2", 5 0, L_0x55b1bfd1efa0;  1 drivers
v0x55b1bfd1dd50_0 .net "reset", 0 0, v0x55b1bfd1e3f0_0;  1 drivers
v0x55b1bfd1ddf0_0 .net "write_register", 5 0, L_0x55b1bfd1f210;  1 drivers
RS_0x7f04cb48f7c8 .resolv tri, v0x55b1bfd15940_0, v0x55b1bfd18030_0, v0x55b1bfd1a570_0;
v0x55b1bfd1de90_0 .net8 "zero", 0 0, RS_0x7f04cb48f7c8;  3 drivers
L_0x55b1bfd1e4e0 .part v0x55b1bfcef380_0, 0, 7;
L_0x55b1bfd1ea50 .part v0x55b1bfcef380_0, 12, 3;
L_0x55b1bfd1eb40 .part v0x55b1bfcef380_0, 25, 7;
L_0x55b1bfd1ecc0 .part v0x55b1bfcef380_0, 15, 5;
L_0x55b1bfd1ed90 .concat [ 5 1 0 0], L_0x55b1bfd1ecc0, L_0x7f04cb446018;
L_0x55b1bfd1eec0 .part v0x55b1bfcef380_0, 20, 5;
L_0x55b1bfd1efa0 .concat [ 5 1 0 0], L_0x55b1bfd1eec0, L_0x7f04cb446060;
L_0x55b1bfd1f120 .part v0x55b1bfcef380_0, 7, 5;
L_0x55b1bfd1f210 .concat [ 5 1 0 0], L_0x55b1bfd1f120, L_0x7f04cb4460a8;
L_0x55b1bfd1f3a0 .part v0x55b1bfcef380_0, 25, 7;
L_0x55b1bfd1f4a0 .concat [ 7 5 0 0], L_0x55b1bfd1f3a0, L_0x7f04cb4460f0;
L_0x55b1bfd1f590 .part v0x55b1bfcef380_0, 5, 7;
L_0x55b1bfd1f6a0 .part v0x55b1bfcef380_0, 0, 5;
L_0x55b1bfd1f740 .concat [ 5 7 0 0], L_0x55b1bfd1f6a0, L_0x55b1bfd1f590;
S_0x55b1bfc96eb0 .scope module, "Ins_fetch" "Instruction_Fetch" 3 19, 4 5 0, S_0x55b1bfc97b60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "instruction"
    .port_info 1 /OUTPUT 64 "new_PC"
    .port_info 2 /INPUT 64 "old_PC"
    .port_info 3 /INPUT 1 "reset"
    .port_info 4 /INPUT 1 "clock"
v0x55b1bfce4660 .array "I_MEM", 251 0, 31 0;
v0x55b1bfce4760_0 .net "clock", 0 0, v0x55b1bfd1e170_0;  alias, 1 drivers
v0x55b1bfcef380_0 .var "instruction", 31 0;
v0x55b1bfcf84a0_0 .var "new_PC", 63 0;
v0x55b1bfcf8540_0 .net "old_PC", 63 0, v0x55b1bfd1e2e0_0;  alias, 1 drivers
v0x55b1bfd139b0_0 .net "reset", 0 0, v0x55b1bfd1e3f0_0;  alias, 1 drivers
E_0x55b1bfcc00c0 .event posedge, v0x55b1bfce4760_0;
S_0x55b1bfd13b10 .scope module, "control_unit_1" "Main_Control" 3 33, 5 1 0, S_0x55b1bfc97b60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Branch"
    .port_info 1 /OUTPUT 1 "MemRead"
    .port_info 2 /OUTPUT 1 "MemtoReg"
    .port_info 3 /OUTPUT 2 "ALUop"
    .port_info 4 /OUTPUT 1 "MemWrite"
    .port_info 5 /OUTPUT 1 "ALUsrc"
    .port_info 6 /OUTPUT 1 "RegWrite"
    .port_info 7 /INPUT 7 "OP"
v0x55b1bfd13e40_0 .var "ALUop", 1 0;
v0x55b1bfd13f40_0 .var "ALUsrc", 0 0;
v0x55b1bfd14000_0 .var "Branch", 0 0;
v0x55b1bfd140a0_0 .var "MemRead", 0 0;
v0x55b1bfd14160_0 .var "MemWrite", 0 0;
v0x55b1bfd14270_0 .var "MemtoReg", 0 0;
v0x55b1bfd14330_0 .net "OP", 6 0, L_0x55b1bfd1e4e0;  alias, 1 drivers
v0x55b1bfd14410_0 .var "RegWrite", 0 0;
v0x55b1bfd144d0_0 .net *"_s12", 0 0, L_0x55b1bfd1e930;  1 drivers
v0x55b1bfd145b0_0 .net *"_s3", 0 0, L_0x55b1bfd1e640;  1 drivers
v0x55b1bfd14690_0 .net *"_s7", 0 0, L_0x55b1bfd1e6e0;  1 drivers
v0x55b1bfd14770_0 .net "f", 2 0, L_0x55b1bfd1e810;  1 drivers
E_0x55b1bfcc0260 .event edge, v0x55b1bfd14330_0;
L_0x55b1bfd1e640 .part L_0x55b1bfd1e4e0, 6, 1;
L_0x55b1bfd1e6e0 .part L_0x55b1bfd1e4e0, 5, 1;
L_0x55b1bfd1e810 .concat8 [ 1 1 1 0], L_0x55b1bfd1e930, L_0x55b1bfd1e6e0, L_0x55b1bfd1e640;
L_0x55b1bfd1e930 .part L_0x55b1bfd1e4e0, 4, 1;
S_0x55b1bfd14950 .scope module, "control_unit_2" "CU" 3 44, 6 7 0, S_0x55b1bfc97b60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "ALU_CO"
    .port_info 1 /INPUT 2 "OP"
    .port_info 2 /INPUT 3 "func3"
    .port_info 3 /INPUT 7 "func7"
v0x55b1bfd14af0_0 .var "ALU_CO", 3 0;
v0x55b1bfd14bf0_0 .net "OP", 1 0, v0x55b1bfd13e40_0;  alias, 1 drivers
v0x55b1bfd14cb0_0 .net "func3", 2 0, L_0x55b1bfd1ea50;  alias, 1 drivers
v0x55b1bfd14d50_0 .net "func7", 6 0, L_0x55b1bfd1eb40;  alias, 1 drivers
E_0x55b1bfcbf790 .event edge, v0x55b1bfd14cb0_0, v0x55b1bfd14d50_0, v0x55b1bfd13e40_0;
S_0x55b1bfd14ee0 .scope module, "data_path_R_I" "Datapath_R_I" 3 64, 7 5 0, S_0x55b1bfc97b60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 64 "read_data_1"
    .port_info 1 /OUTPUT 64 "read_data2"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /OUTPUT 64 "ALU_result"
    .port_info 4 /OUTPUT 1 "overflow"
    .port_info 5 /INPUT 6 "register_1"
    .port_info 6 /INPUT 6 "register_2"
    .port_info 7 /INPUT 6 "write_register"
    .port_info 8 /INPUT 1 "ALUSrc"
    .port_info 9 /INPUT 12 "imm"
    .port_info 10 /INPUT 1 "RegWrite"
    .port_info 11 /INPUT 4 "ALU_CO"
    .port_info 12 /INPUT 1 "clk"
L_0x55b1bfd20b70 .functor BUFZ 64, L_0x55b1bfd20990, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x55b1bfd20e40 .functor BUFZ 64, L_0x55b1bfd20c30, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x55b1bfd15b00_0 .net "ALUSrc", 0 0, v0x55b1bfd13f40_0;  alias, 1 drivers
v0x55b1bfd15bc0_0 .net "ALU_CO", 3 0, v0x55b1bfd14af0_0;  alias, 1 drivers
v0x55b1bfd15cb0_0 .net8 "ALU_result", 63 0, RS_0x7f04cb48f798;  alias, 3 drivers
v0x55b1bfd15d80_0 .net "RegWrite", 0 0, v0x55b1bfd14410_0;  alias, 1 drivers
v0x55b1bfd15e50_0 .net *"_s0", 63 0, L_0x55b1bfd20990;  1 drivers
v0x55b1bfd15f40_0 .net *"_s10", 6 0, L_0x55b1bfd20cd0;  1 drivers
L_0x7f04cb446210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55b1bfd16020_0 .net *"_s13", 0 0, L_0x7f04cb446210;  1 drivers
v0x55b1bfd16100_0 .net *"_s17", 0 0, L_0x55b1bfd20f00;  1 drivers
v0x55b1bfd161e0_0 .net *"_s18", 51 0, L_0x55b1bfd20fa0;  1 drivers
v0x55b1bfd162c0_0 .net *"_s2", 6 0, L_0x55b1bfd20a30;  1 drivers
v0x55b1bfd163a0_0 .net *"_s22", 31 0, L_0x55b1bfd21840;  1 drivers
L_0x7f04cb446258 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b1bfd16480_0 .net *"_s25", 30 0, L_0x7f04cb446258;  1 drivers
L_0x7f04cb4462a0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55b1bfd16560_0 .net/2u *"_s26", 31 0, L_0x7f04cb4462a0;  1 drivers
v0x55b1bfd16640_0 .net *"_s28", 0 0, L_0x55b1bfd31990;  1 drivers
L_0x7f04cb4461c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55b1bfd16700_0 .net *"_s5", 0 0, L_0x7f04cb4461c8;  1 drivers
v0x55b1bfd167e0_0 .net *"_s8", 63 0, L_0x55b1bfd20c30;  1 drivers
v0x55b1bfd168c0_0 .net "clk", 0 0, v0x55b1bfd1e170_0;  alias, 1 drivers
v0x55b1bfd16960_0 .var/i "i", 31 0;
v0x55b1bfd16a20_0 .net "imm", 11 0, L_0x55b1bfd1f4a0;  alias, 1 drivers
v0x55b1bfd16b00_0 .net "imm_extend", 63 0, L_0x55b1bfd217a0;  1 drivers
v0x55b1bfd16be0_0 .net8 "overflow", 0 0, RS_0x7f04cb48f768;  alias, 3 drivers
v0x55b1bfd16cb0_0 .net8 "read_data2", 63 0, RS_0x7f04cb48f738;  alias, 3 drivers
v0x55b1bfd16d80_0 .net8 "read_data_1", 63 0, RS_0x7f04cb48f708;  alias, 3 drivers
v0x55b1bfd16e50_0 .net "read_data_2", 63 0, L_0x55b1bfd20e40;  1 drivers
v0x55b1bfd16f10_0 .net "register_1", 5 0, L_0x55b1bfd1ed90;  alias, 1 drivers
v0x55b1bfd16ff0_0 .net "register_2", 5 0, L_0x55b1bfd1efa0;  alias, 1 drivers
v0x55b1bfd170d0 .array "registers", 0 32, 63 0;
v0x55b1bfd17190_0 .net "write_register", 5 0, L_0x55b1bfd1f210;  alias, 1 drivers
v0x55b1bfd17270_0 .net8 "zero", 0 0, RS_0x7f04cb48f7c8;  alias, 3 drivers
L_0x55b1bfd20990 .array/port v0x55b1bfd170d0, L_0x55b1bfd20a30;
L_0x55b1bfd20a30 .concat [ 6 1 0 0], L_0x55b1bfd1ed90, L_0x7f04cb4461c8;
L_0x55b1bfd20c30 .array/port v0x55b1bfd170d0, L_0x55b1bfd20cd0;
L_0x55b1bfd20cd0 .concat [ 6 1 0 0], L_0x55b1bfd1efa0, L_0x7f04cb446210;
L_0x55b1bfd20f00 .part L_0x55b1bfd1f4a0, 11, 1;
LS_0x55b1bfd20fa0_0_0 .concat [ 1 1 1 1], L_0x55b1bfd20f00, L_0x55b1bfd20f00, L_0x55b1bfd20f00, L_0x55b1bfd20f00;
LS_0x55b1bfd20fa0_0_4 .concat [ 1 1 1 1], L_0x55b1bfd20f00, L_0x55b1bfd20f00, L_0x55b1bfd20f00, L_0x55b1bfd20f00;
LS_0x55b1bfd20fa0_0_8 .concat [ 1 1 1 1], L_0x55b1bfd20f00, L_0x55b1bfd20f00, L_0x55b1bfd20f00, L_0x55b1bfd20f00;
LS_0x55b1bfd20fa0_0_12 .concat [ 1 1 1 1], L_0x55b1bfd20f00, L_0x55b1bfd20f00, L_0x55b1bfd20f00, L_0x55b1bfd20f00;
LS_0x55b1bfd20fa0_0_16 .concat [ 1 1 1 1], L_0x55b1bfd20f00, L_0x55b1bfd20f00, L_0x55b1bfd20f00, L_0x55b1bfd20f00;
LS_0x55b1bfd20fa0_0_20 .concat [ 1 1 1 1], L_0x55b1bfd20f00, L_0x55b1bfd20f00, L_0x55b1bfd20f00, L_0x55b1bfd20f00;
LS_0x55b1bfd20fa0_0_24 .concat [ 1 1 1 1], L_0x55b1bfd20f00, L_0x55b1bfd20f00, L_0x55b1bfd20f00, L_0x55b1bfd20f00;
LS_0x55b1bfd20fa0_0_28 .concat [ 1 1 1 1], L_0x55b1bfd20f00, L_0x55b1bfd20f00, L_0x55b1bfd20f00, L_0x55b1bfd20f00;
LS_0x55b1bfd20fa0_0_32 .concat [ 1 1 1 1], L_0x55b1bfd20f00, L_0x55b1bfd20f00, L_0x55b1bfd20f00, L_0x55b1bfd20f00;
LS_0x55b1bfd20fa0_0_36 .concat [ 1 1 1 1], L_0x55b1bfd20f00, L_0x55b1bfd20f00, L_0x55b1bfd20f00, L_0x55b1bfd20f00;
LS_0x55b1bfd20fa0_0_40 .concat [ 1 1 1 1], L_0x55b1bfd20f00, L_0x55b1bfd20f00, L_0x55b1bfd20f00, L_0x55b1bfd20f00;
LS_0x55b1bfd20fa0_0_44 .concat [ 1 1 1 1], L_0x55b1bfd20f00, L_0x55b1bfd20f00, L_0x55b1bfd20f00, L_0x55b1bfd20f00;
LS_0x55b1bfd20fa0_0_48 .concat [ 1 1 1 1], L_0x55b1bfd20f00, L_0x55b1bfd20f00, L_0x55b1bfd20f00, L_0x55b1bfd20f00;
LS_0x55b1bfd20fa0_1_0 .concat [ 4 4 4 4], LS_0x55b1bfd20fa0_0_0, LS_0x55b1bfd20fa0_0_4, LS_0x55b1bfd20fa0_0_8, LS_0x55b1bfd20fa0_0_12;
LS_0x55b1bfd20fa0_1_4 .concat [ 4 4 4 4], LS_0x55b1bfd20fa0_0_16, LS_0x55b1bfd20fa0_0_20, LS_0x55b1bfd20fa0_0_24, LS_0x55b1bfd20fa0_0_28;
LS_0x55b1bfd20fa0_1_8 .concat [ 4 4 4 4], LS_0x55b1bfd20fa0_0_32, LS_0x55b1bfd20fa0_0_36, LS_0x55b1bfd20fa0_0_40, LS_0x55b1bfd20fa0_0_44;
LS_0x55b1bfd20fa0_1_12 .concat [ 4 0 0 0], LS_0x55b1bfd20fa0_0_48;
L_0x55b1bfd20fa0 .concat [ 16 16 16 4], LS_0x55b1bfd20fa0_1_0, LS_0x55b1bfd20fa0_1_4, LS_0x55b1bfd20fa0_1_8, LS_0x55b1bfd20fa0_1_12;
L_0x55b1bfd217a0 .concat [ 12 52 0 0], L_0x55b1bfd1f4a0, L_0x55b1bfd20fa0;
L_0x55b1bfd21840 .concat [ 1 31 0 0], v0x55b1bfd13f40_0, L_0x7f04cb446258;
L_0x55b1bfd31990 .cmp/eq 32, L_0x55b1bfd21840, L_0x7f04cb4462a0;
L_0x55b1bfd31a80 .functor MUXZ 64, L_0x55b1bfd20e40, L_0x55b1bfd217a0, L_0x55b1bfd31990, C4<>;
S_0x55b1bfd151f0 .scope module, "alu_unit" "ALU_64_bit" 7 45, 8 8 0, S_0x55b1bfd14ee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 64 "result"
    .port_info 1 /OUTPUT 1 "zero"
    .port_info 2 /OUTPUT 1 "overflow"
    .port_info 3 /INPUT 4 "op"
    .port_info 4 /INPUT 64 "a"
    .port_info 5 /INPUT 64 "b"
v0x55b1bfd154c0_0 .net8 "a", 63 0, RS_0x7f04cb48f708;  alias, 3 drivers
v0x55b1bfd155c0_0 .net8 "b", 63 0, RS_0x7f04cb48f738;  alias, 3 drivers
v0x55b1bfd156a0_0 .net "op", 3 0, v0x55b1bfd14af0_0;  alias, 1 drivers
v0x55b1bfd15770_0 .var "overflow", 0 0;
v0x55b1bfd15810_0 .var "result", 63 0;
v0x55b1bfd15940_0 .var "zero", 0 0;
E_0x55b1bfcf85e0 .event edge, v0x55b1bfd14af0_0, v0x55b1bfd155c0_0, v0x55b1bfd154c0_0;
S_0x55b1bfd174c0 .scope module, "data_path_beq" "Datapath_beq" 3 61, 9 5 0, S_0x55b1bfc97b60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 64 "new_PC"
    .port_info 1 /OUTPUT 64 "read_data_1"
    .port_info 2 /OUTPUT 64 "read_data_2"
    .port_info 3 /OUTPUT 1 "zero"
    .port_info 4 /OUTPUT 64 "ALU_result"
    .port_info 5 /OUTPUT 1 "overflow"
    .port_info 6 /INPUT 6 "register_1"
    .port_info 7 /INPUT 6 "register_2"
    .port_info 8 /INPUT 12 "imm"
    .port_info 9 /INPUT 1 "clk"
    .port_info 10 /INPUT 1 "RegWrite"
    .port_info 11 /INPUT 1 "ALUSrc"
    .port_info 12 /INPUT 4 "ALU_CO"
    .port_info 13 /INPUT 64 "old_PC"
L_0x55b1bfd1f630 .functor BUFZ 64, L_0x55b1bfd1f950, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x55b1bfcf8220 .functor BUFZ 64, L_0x55b1bfd1fbd0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x55b1bfd18220_0 .net "ALUSrc", 0 0, v0x55b1bfd13f40_0;  alias, 1 drivers
v0x55b1bfd18330_0 .net "ALU_CO", 3 0, v0x55b1bfd14af0_0;  alias, 1 drivers
v0x55b1bfd183f0_0 .net8 "ALU_result", 63 0, RS_0x7f04cb48f798;  alias, 3 drivers
o0x7f04cb490038 .functor BUFZ 2, C4<zz>; HiZ drive
v0x55b1bfd18490_0 .net "OP", 1 0, o0x7f04cb490038;  0 drivers
v0x55b1bfd18570_0 .net "RegWrite", 0 0, v0x55b1bfd14410_0;  alias, 1 drivers
v0x55b1bfd18660_0 .net *"_s0", 63 0, L_0x55b1bfd1f950;  1 drivers
v0x55b1bfd18740_0 .net *"_s10", 6 0, L_0x55b1bfd1fc70;  1 drivers
L_0x7f04cb446180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55b1bfd18820_0 .net *"_s13", 0 0, L_0x7f04cb446180;  1 drivers
v0x55b1bfd18900_0 .net *"_s17", 0 0, L_0x55b1bfd1fe00;  1 drivers
v0x55b1bfd18a70_0 .net *"_s18", 51 0, L_0x55b1bfd1fea0;  1 drivers
v0x55b1bfd18b50_0 .net *"_s2", 6 0, L_0x55b1bfd1f9f0;  1 drivers
L_0x7f04cb446138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55b1bfd18c30_0 .net *"_s5", 0 0, L_0x7f04cb446138;  1 drivers
v0x55b1bfd18d10_0 .net *"_s8", 63 0, L_0x55b1bfd1fbd0;  1 drivers
v0x55b1bfd18df0_0 .net "clk", 0 0, v0x55b1bfd1e170_0;  alias, 1 drivers
v0x55b1bfd18e90_0 .var/i "i", 31 0;
v0x55b1bfd18f70_0 .net "imm", 11 0, L_0x55b1bfd1f4a0;  alias, 1 drivers
v0x55b1bfd19030_0 .net "imm_extend", 63 0, L_0x55b1bfd208f0;  1 drivers
v0x55b1bfd19200_0 .var "new_PC", 63 0;
v0x55b1bfd192c0_0 .net "old_PC", 63 0, v0x55b1bfd1e2e0_0;  alias, 1 drivers
v0x55b1bfd19360_0 .net8 "overflow", 0 0, RS_0x7f04cb48f768;  alias, 3 drivers
v0x55b1bfd19400_0 .net8 "read_data_1", 63 0, RS_0x7f04cb48f708;  alias, 3 drivers
v0x55b1bfd194a0_0 .net8 "read_data_2", 63 0, RS_0x7f04cb48f738;  alias, 3 drivers
v0x55b1bfd19560_0 .net "register_1", 5 0, L_0x55b1bfd1ed90;  alias, 1 drivers
v0x55b1bfd19620_0 .net "register_2", 5 0, L_0x55b1bfd1efa0;  alias, 1 drivers
v0x55b1bfd196c0 .array "registers", 0 32, 63 0;
v0x55b1bfd19760_0 .net8 "zero", 0 0, RS_0x7f04cb48f7c8;  alias, 3 drivers
E_0x55b1bfcf7e20 .event edge, v0x55b1bfd15940_0;
L_0x55b1bfd1f950 .array/port v0x55b1bfd196c0, L_0x55b1bfd1f9f0;
L_0x55b1bfd1f9f0 .concat [ 6 1 0 0], L_0x55b1bfd1ed90, L_0x7f04cb446138;
L_0x55b1bfd1fbd0 .array/port v0x55b1bfd196c0, L_0x55b1bfd1fc70;
L_0x55b1bfd1fc70 .concat [ 6 1 0 0], L_0x55b1bfd1efa0, L_0x7f04cb446180;
L_0x55b1bfd1fe00 .part L_0x55b1bfd1f4a0, 11, 1;
LS_0x55b1bfd1fea0_0_0 .concat [ 1 1 1 1], L_0x55b1bfd1fe00, L_0x55b1bfd1fe00, L_0x55b1bfd1fe00, L_0x55b1bfd1fe00;
LS_0x55b1bfd1fea0_0_4 .concat [ 1 1 1 1], L_0x55b1bfd1fe00, L_0x55b1bfd1fe00, L_0x55b1bfd1fe00, L_0x55b1bfd1fe00;
LS_0x55b1bfd1fea0_0_8 .concat [ 1 1 1 1], L_0x55b1bfd1fe00, L_0x55b1bfd1fe00, L_0x55b1bfd1fe00, L_0x55b1bfd1fe00;
LS_0x55b1bfd1fea0_0_12 .concat [ 1 1 1 1], L_0x55b1bfd1fe00, L_0x55b1bfd1fe00, L_0x55b1bfd1fe00, L_0x55b1bfd1fe00;
LS_0x55b1bfd1fea0_0_16 .concat [ 1 1 1 1], L_0x55b1bfd1fe00, L_0x55b1bfd1fe00, L_0x55b1bfd1fe00, L_0x55b1bfd1fe00;
LS_0x55b1bfd1fea0_0_20 .concat [ 1 1 1 1], L_0x55b1bfd1fe00, L_0x55b1bfd1fe00, L_0x55b1bfd1fe00, L_0x55b1bfd1fe00;
LS_0x55b1bfd1fea0_0_24 .concat [ 1 1 1 1], L_0x55b1bfd1fe00, L_0x55b1bfd1fe00, L_0x55b1bfd1fe00, L_0x55b1bfd1fe00;
LS_0x55b1bfd1fea0_0_28 .concat [ 1 1 1 1], L_0x55b1bfd1fe00, L_0x55b1bfd1fe00, L_0x55b1bfd1fe00, L_0x55b1bfd1fe00;
LS_0x55b1bfd1fea0_0_32 .concat [ 1 1 1 1], L_0x55b1bfd1fe00, L_0x55b1bfd1fe00, L_0x55b1bfd1fe00, L_0x55b1bfd1fe00;
LS_0x55b1bfd1fea0_0_36 .concat [ 1 1 1 1], L_0x55b1bfd1fe00, L_0x55b1bfd1fe00, L_0x55b1bfd1fe00, L_0x55b1bfd1fe00;
LS_0x55b1bfd1fea0_0_40 .concat [ 1 1 1 1], L_0x55b1bfd1fe00, L_0x55b1bfd1fe00, L_0x55b1bfd1fe00, L_0x55b1bfd1fe00;
LS_0x55b1bfd1fea0_0_44 .concat [ 1 1 1 1], L_0x55b1bfd1fe00, L_0x55b1bfd1fe00, L_0x55b1bfd1fe00, L_0x55b1bfd1fe00;
LS_0x55b1bfd1fea0_0_48 .concat [ 1 1 1 1], L_0x55b1bfd1fe00, L_0x55b1bfd1fe00, L_0x55b1bfd1fe00, L_0x55b1bfd1fe00;
LS_0x55b1bfd1fea0_1_0 .concat [ 4 4 4 4], LS_0x55b1bfd1fea0_0_0, LS_0x55b1bfd1fea0_0_4, LS_0x55b1bfd1fea0_0_8, LS_0x55b1bfd1fea0_0_12;
LS_0x55b1bfd1fea0_1_4 .concat [ 4 4 4 4], LS_0x55b1bfd1fea0_0_16, LS_0x55b1bfd1fea0_0_20, LS_0x55b1bfd1fea0_0_24, LS_0x55b1bfd1fea0_0_28;
LS_0x55b1bfd1fea0_1_8 .concat [ 4 4 4 4], LS_0x55b1bfd1fea0_0_32, LS_0x55b1bfd1fea0_0_36, LS_0x55b1bfd1fea0_0_40, LS_0x55b1bfd1fea0_0_44;
LS_0x55b1bfd1fea0_1_12 .concat [ 4 0 0 0], LS_0x55b1bfd1fea0_0_48;
L_0x55b1bfd1fea0 .concat [ 16 16 16 4], LS_0x55b1bfd1fea0_1_0, LS_0x55b1bfd1fea0_1_4, LS_0x55b1bfd1fea0_1_8, LS_0x55b1bfd1fea0_1_12;
L_0x55b1bfd208f0 .concat [ 12 52 0 0], L_0x55b1bfd1f4a0, L_0x55b1bfd1fea0;
S_0x55b1bfd17830 .scope module, "alu_unit" "ALU_64_bit" 9 47, 8 8 0, S_0x55b1bfd174c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 64 "result"
    .port_info 1 /OUTPUT 1 "zero"
    .port_info 2 /OUTPUT 1 "overflow"
    .port_info 3 /INPUT 4 "op"
    .port_info 4 /INPUT 64 "a"
    .port_info 5 /INPUT 64 "b"
v0x55b1bfd17b00_0 .net8 "a", 63 0, RS_0x7f04cb48f708;  alias, 3 drivers
v0x55b1bfd17c30_0 .net8 "b", 63 0, RS_0x7f04cb48f738;  alias, 3 drivers
v0x55b1bfd17d40_0 .net "op", 3 0, v0x55b1bfd14af0_0;  alias, 1 drivers
v0x55b1bfd17de0_0 .var "overflow", 0 0;
v0x55b1bfd17ed0_0 .var "result", 63 0;
v0x55b1bfd18030_0 .var "zero", 0 0;
S_0x55b1bfd199c0 .scope module, "datapath_ld_sd" "Datapath_ld_sd" 3 67, 10 5 0, S_0x55b1bfc97b60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 64 "read_data_1"
    .port_info 1 /OUTPUT 64 "read_data_2"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /OUTPUT 64 "ALU_result"
    .port_info 4 /OUTPUT 1 "overflow"
    .port_info 5 /INPUT 6 "register_1"
    .port_info 6 /INPUT 6 "register_2"
    .port_info 7 /INPUT 12 "offset"
    .port_info 8 /INPUT 1 "clk"
    .port_info 9 /INPUT 1 "RegWrite"
    .port_info 10 /INPUT 1 "ALUSrc"
    .port_info 11 /INPUT 4 "ALU_CO"
    .port_info 12 /INPUT 1 "MemWrite"
    .port_info 13 /INPUT 1 "MemRead"
    .port_info 14 /INPUT 1 "MemReg"
L_0x55b1bfd31e00 .functor BUFZ 64, L_0x55b1bfd31c20, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x55b1bfd320d0 .functor BUFZ 64, L_0x55b1bfd31ec0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x55b1bfd1a7a0_0 .net "ALUSrc", 0 0, v0x55b1bfd13f40_0;  alias, 1 drivers
v0x55b1bfd1a860_0 .net "ALU_CO", 3 0, v0x55b1bfd14af0_0;  alias, 1 drivers
v0x55b1bfd1a920_0 .net8 "ALU_result", 63 0, RS_0x7f04cb48f798;  alias, 3 drivers
v0x55b1bfd1a9c0_0 .net "MemRead", 0 0, v0x55b1bfd140a0_0;  alias, 1 drivers
v0x55b1bfd1aa60_0 .net "MemReg", 0 0, o0x7f04cb490638;  alias, 0 drivers
v0x55b1bfd1ab00_0 .net "MemWrite", 0 0, v0x55b1bfd14160_0;  alias, 1 drivers
v0x55b1bfd1aba0_0 .net "RegWrite", 0 0, v0x55b1bfd14410_0;  alias, 1 drivers
v0x55b1bfd1ac40_0 .net *"_s0", 63 0, L_0x55b1bfd31c20;  1 drivers
v0x55b1bfd1ad00_0 .net *"_s10", 6 0, L_0x55b1bfd31f60;  1 drivers
L_0x7f04cb446330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55b1bfd1ae70_0 .net *"_s13", 0 0, L_0x7f04cb446330;  1 drivers
v0x55b1bfd1af50_0 .net *"_s17", 0 0, L_0x55b1bfd32190;  1 drivers
v0x55b1bfd1b030_0 .net *"_s18", 51 0, L_0x55b1bfd32230;  1 drivers
v0x55b1bfd1b110_0 .net *"_s2", 6 0, L_0x55b1bfd31cc0;  1 drivers
L_0x7f04cb4462e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55b1bfd1b1f0_0 .net *"_s5", 0 0, L_0x7f04cb4462e8;  1 drivers
v0x55b1bfd1b2d0_0 .net *"_s8", 63 0, L_0x55b1bfd31ec0;  1 drivers
v0x55b1bfd1b3b0_0 .net "clk", 0 0, v0x55b1bfd1e170_0;  alias, 1 drivers
v0x55b1bfd1b450_0 .var/i "i", 31 0;
v0x55b1bfd1b640 .array "memory", 0 32, 63 0;
v0x55b1bfd1b700_0 .net "offset", 11 0, L_0x55b1bfd1f740;  alias, 1 drivers
v0x55b1bfd1b7e0_0 .net "offset_extend", 63 0, L_0x55b1bfd32a30;  1 drivers
v0x55b1bfd1b8a0_0 .net8 "overflow", 0 0, RS_0x7f04cb48f768;  alias, 3 drivers
v0x55b1bfd1b940_0 .net8 "read_data_1", 63 0, RS_0x7f04cb48f708;  alias, 3 drivers
v0x55b1bfd1b9e0_0 .net8 "read_data_2", 63 0, RS_0x7f04cb48f738;  alias, 3 drivers
v0x55b1bfd1baa0_0 .net "register_1", 5 0, L_0x55b1bfd1ed90;  alias, 1 drivers
v0x55b1bfd1bb60_0 .net "register_2", 5 0, L_0x55b1bfd1efa0;  alias, 1 drivers
v0x55b1bfd1bc20 .array "registers", 0 32, 63 0;
v0x55b1bfd1bce0_0 .net8 "zero", 0 0, RS_0x7f04cb48f7c8;  alias, 3 drivers
E_0x55b1bfd17a20 .event edge, v0x55b1bfd155c0_0, v0x55b1bfd15810_0, v0x55b1bfd14410_0;
L_0x55b1bfd31c20 .array/port v0x55b1bfd1bc20, L_0x55b1bfd31cc0;
L_0x55b1bfd31cc0 .concat [ 6 1 0 0], L_0x55b1bfd1ed90, L_0x7f04cb4462e8;
L_0x55b1bfd31ec0 .array/port v0x55b1bfd1bc20, L_0x55b1bfd31f60;
L_0x55b1bfd31f60 .concat [ 6 1 0 0], L_0x55b1bfd1efa0, L_0x7f04cb446330;
L_0x55b1bfd32190 .part L_0x55b1bfd1f740, 11, 1;
LS_0x55b1bfd32230_0_0 .concat [ 1 1 1 1], L_0x55b1bfd32190, L_0x55b1bfd32190, L_0x55b1bfd32190, L_0x55b1bfd32190;
LS_0x55b1bfd32230_0_4 .concat [ 1 1 1 1], L_0x55b1bfd32190, L_0x55b1bfd32190, L_0x55b1bfd32190, L_0x55b1bfd32190;
LS_0x55b1bfd32230_0_8 .concat [ 1 1 1 1], L_0x55b1bfd32190, L_0x55b1bfd32190, L_0x55b1bfd32190, L_0x55b1bfd32190;
LS_0x55b1bfd32230_0_12 .concat [ 1 1 1 1], L_0x55b1bfd32190, L_0x55b1bfd32190, L_0x55b1bfd32190, L_0x55b1bfd32190;
LS_0x55b1bfd32230_0_16 .concat [ 1 1 1 1], L_0x55b1bfd32190, L_0x55b1bfd32190, L_0x55b1bfd32190, L_0x55b1bfd32190;
LS_0x55b1bfd32230_0_20 .concat [ 1 1 1 1], L_0x55b1bfd32190, L_0x55b1bfd32190, L_0x55b1bfd32190, L_0x55b1bfd32190;
LS_0x55b1bfd32230_0_24 .concat [ 1 1 1 1], L_0x55b1bfd32190, L_0x55b1bfd32190, L_0x55b1bfd32190, L_0x55b1bfd32190;
LS_0x55b1bfd32230_0_28 .concat [ 1 1 1 1], L_0x55b1bfd32190, L_0x55b1bfd32190, L_0x55b1bfd32190, L_0x55b1bfd32190;
LS_0x55b1bfd32230_0_32 .concat [ 1 1 1 1], L_0x55b1bfd32190, L_0x55b1bfd32190, L_0x55b1bfd32190, L_0x55b1bfd32190;
LS_0x55b1bfd32230_0_36 .concat [ 1 1 1 1], L_0x55b1bfd32190, L_0x55b1bfd32190, L_0x55b1bfd32190, L_0x55b1bfd32190;
LS_0x55b1bfd32230_0_40 .concat [ 1 1 1 1], L_0x55b1bfd32190, L_0x55b1bfd32190, L_0x55b1bfd32190, L_0x55b1bfd32190;
LS_0x55b1bfd32230_0_44 .concat [ 1 1 1 1], L_0x55b1bfd32190, L_0x55b1bfd32190, L_0x55b1bfd32190, L_0x55b1bfd32190;
LS_0x55b1bfd32230_0_48 .concat [ 1 1 1 1], L_0x55b1bfd32190, L_0x55b1bfd32190, L_0x55b1bfd32190, L_0x55b1bfd32190;
LS_0x55b1bfd32230_1_0 .concat [ 4 4 4 4], LS_0x55b1bfd32230_0_0, LS_0x55b1bfd32230_0_4, LS_0x55b1bfd32230_0_8, LS_0x55b1bfd32230_0_12;
LS_0x55b1bfd32230_1_4 .concat [ 4 4 4 4], LS_0x55b1bfd32230_0_16, LS_0x55b1bfd32230_0_20, LS_0x55b1bfd32230_0_24, LS_0x55b1bfd32230_0_28;
LS_0x55b1bfd32230_1_8 .concat [ 4 4 4 4], LS_0x55b1bfd32230_0_32, LS_0x55b1bfd32230_0_36, LS_0x55b1bfd32230_0_40, LS_0x55b1bfd32230_0_44;
LS_0x55b1bfd32230_1_12 .concat [ 4 0 0 0], LS_0x55b1bfd32230_0_48;
L_0x55b1bfd32230 .concat [ 16 16 16 4], LS_0x55b1bfd32230_1_0, LS_0x55b1bfd32230_1_4, LS_0x55b1bfd32230_1_8, LS_0x55b1bfd32230_1_12;
L_0x55b1bfd32a30 .concat [ 12 52 0 0], L_0x55b1bfd1f740, L_0x55b1bfd32230;
S_0x55b1bfd19d40 .scope module, "alu_unit" "ALU_64_bit" 10 47, 8 8 0, S_0x55b1bfd199c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 64 "result"
    .port_info 1 /OUTPUT 1 "zero"
    .port_info 2 /OUTPUT 1 "overflow"
    .port_info 3 /INPUT 4 "op"
    .port_info 4 /INPUT 64 "a"
    .port_info 5 /INPUT 64 "b"
v0x55b1bfd1a090_0 .net8 "a", 63 0, RS_0x7f04cb48f708;  alias, 3 drivers
v0x55b1bfd1a170_0 .net "b", 63 0, L_0x55b1bfd32a30;  alias, 1 drivers
v0x55b1bfd1a250_0 .net "op", 3 0, v0x55b1bfd14af0_0;  alias, 1 drivers
v0x55b1bfd1a2f0_0 .var "overflow", 0 0;
v0x55b1bfd1a420_0 .var "result", 63 0;
v0x55b1bfd1a570_0 .var "zero", 0 0;
E_0x55b1bfd1a010 .event edge, v0x55b1bfd14af0_0, v0x55b1bfd1a170_0, v0x55b1bfd154c0_0;
    .scope S_0x55b1bfc96eb0;
T_0 ;
    %wait E_0x55b1bfcc00c0;
    %pushi/vec4 98, 0, 32;
    %load/vec4 v0x55b1bfcf8540_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %store/vec4a v0x55b1bfce4660, 4, 0;
    %load/vec4 v0x55b1bfcf8540_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0x55b1bfce4660, 4;
    %store/vec4 v0x55b1bfcef380_0, 0, 32;
    %load/vec4 v0x55b1bfd139b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %jmp T_0.2;
T_0.0 ;
    %load/vec4 v0x55b1bfcf8540_0;
    %addi 4, 0, 64;
    %store/vec4 v0x55b1bfcf84a0_0, 0, 64;
    %jmp T_0.2;
T_0.1 ;
    %pushi/vec4 4194304, 0, 64;
    %store/vec4 v0x55b1bfcf84a0_0, 0, 64;
    %jmp T_0.2;
T_0.2 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55b1bfd13b10;
T_1 ;
    %wait E_0x55b1bfcc0260;
    %load/vec4 v0x55b1bfd14770_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x55b1bfd14770_0;
    %parti/s 1, 1, 2;
    %mul;
    %load/vec4 v0x55b1bfd14770_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %mul;
    %store/vec4 v0x55b1bfd14000_0, 0, 1;
    %load/vec4 v0x55b1bfd14770_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %load/vec4 v0x55b1bfd14770_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %mul;
    %load/vec4 v0x55b1bfd14770_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %mul;
    %store/vec4 v0x55b1bfd140a0_0, 0, 1;
    %load/vec4 v0x55b1bfd14770_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %load/vec4 v0x55b1bfd14770_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %mul;
    %load/vec4 v0x55b1bfd14770_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %mul;
    %store/vec4 v0x55b1bfd14270_0, 0, 1;
    %load/vec4 v0x55b1bfd14770_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x55b1bfd14770_0;
    %parti/s 1, 1, 2;
    %mul;
    %load/vec4 v0x55b1bfd14770_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55b1bfd13e40_0, 4, 1;
    %load/vec4 v0x55b1bfd14770_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %load/vec4 v0x55b1bfd14770_0;
    %parti/s 1, 1, 2;
    %mul;
    %load/vec4 v0x55b1bfd14770_0;
    %parti/s 1, 0, 2;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55b1bfd13e40_0, 4, 1;
    %load/vec4 v0x55b1bfd14770_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %load/vec4 v0x55b1bfd14770_0;
    %parti/s 1, 1, 2;
    %mul;
    %load/vec4 v0x55b1bfd14770_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %mul;
    %store/vec4 v0x55b1bfd14160_0, 0, 1;
    %load/vec4 v0x55b1bfd14770_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %load/vec4 v0x55b1bfd14770_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %mul;
    %store/vec4 v0x55b1bfd13f40_0, 0, 1;
    %load/vec4 v0x55b1bfd14770_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %load/vec4 v0x55b1bfd14770_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x55b1bfd14770_0;
    %parti/s 1, 0, 2;
    %mul;
    %load/vec4 v0x55b1bfd14770_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %load/vec4 v0x55b1bfd14770_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %mul;
    %add;
    %mul;
    %store/vec4 v0x55b1bfd14410_0, 0, 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55b1bfd14950;
T_2 ;
    %wait E_0x55b1bfcbf790;
    %load/vec4 v0x55b1bfd14bf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %jmp T_2.2;
T_2.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55b1bfd14af0_0, 0, 4;
    %jmp T_2.2;
T_2.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55b1bfd14af0_0, 0, 4;
    %jmp T_2.2;
T_2.2 ;
    %pop/vec4 1;
    %load/vec4 v0x55b1bfd14bf0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55b1bfd14d50_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55b1bfd14cb0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.3, 8;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55b1bfd14af0_0, 0, 4;
    %jmp T_2.4;
T_2.3 ;
    %load/vec4 v0x55b1bfd14bf0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55b1bfd14d50_0;
    %pad/u 32;
    %pushi/vec4 32, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55b1bfd14cb0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55b1bfd14af0_0, 0, 4;
    %jmp T_2.6;
T_2.5 ;
    %load/vec4 v0x55b1bfd14bf0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55b1bfd14d50_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55b1bfd14cb0_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.7, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55b1bfd14af0_0, 0, 4;
    %jmp T_2.8;
T_2.7 ;
    %load/vec4 v0x55b1bfd14bf0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55b1bfd14d50_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55b1bfd14cb0_0;
    %pad/u 32;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55b1bfd14af0_0, 0, 4;
T_2.9 ;
T_2.8 ;
T_2.6 ;
T_2.4 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55b1bfd17830;
T_3 ;
    %wait E_0x55b1bfcf85e0;
    %load/vec4 v0x55b1bfd17d40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0x55b1bfd17b00_0;
    %load/vec4 v0x55b1bfd17c30_0;
    %and;
    %store/vec4 v0x55b1bfd17ed0_0, 0, 64;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v0x55b1bfd17b00_0;
    %load/vec4 v0x55b1bfd17c30_0;
    %or;
    %store/vec4 v0x55b1bfd17ed0_0, 0, 64;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0x55b1bfd17b00_0;
    %load/vec4 v0x55b1bfd17c30_0;
    %add;
    %store/vec4 v0x55b1bfd17ed0_0, 0, 64;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0x55b1bfd17b00_0;
    %load/vec4 v0x55b1bfd17c30_0;
    %sub;
    %store/vec4 v0x55b1bfd17ed0_0, 0, 64;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x55b1bfd17b00_0;
    %inv;
    %load/vec4 v0x55b1bfd17c30_0;
    %inv;
    %or;
    %store/vec4 v0x55b1bfd17ed0_0, 0, 64;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x55b1bfd17b00_0;
    %inv;
    %load/vec4 v0x55b1bfd17c30_0;
    %inv;
    %and;
    %store/vec4 v0x55b1bfd17ed0_0, 0, 64;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x55b1bfd17b00_0;
    %load/vec4 v0x55b1bfd17c30_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 1, 0, 64;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %store/vec4 v0x55b1bfd17ed0_0, 0, 64;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %load/vec4 v0x55b1bfd17ed0_0;
    %cmpi/e 0, 0, 64;
    %flag_mov 8, 4;
    %jmp/0 T_3.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_3.11, 8;
T_3.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_3.11, 8;
 ; End of false expr.
    %blend;
T_3.11;
    %pad/s 1;
    %store/vec4 v0x55b1bfd18030_0, 0, 1;
    %load/vec4 v0x55b1bfd17d40_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b1bfd17de0_0, 0, 1;
    %jmp T_3.15;
T_3.12 ;
    %pushi/vec4 0, 0, 64;
    %load/vec4 v0x55b1bfd17b00_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %pushi/vec4 0, 0, 64;
    %load/vec4 v0x55b1bfd17c30_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x55b1bfd17ed0_0;
    %cmpi/u 0, 0, 64;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x55b1bfd17b00_0;
    %cmpi/u 0, 0, 64;
    %flag_get/vec4 5;
    %load/vec4 v0x55b1bfd17c30_0;
    %cmpi/u 0, 0, 64;
    %flag_get/vec4 5;
    %and;
    %pushi/vec4 0, 0, 64;
    %load/vec4 v0x55b1bfd17ed0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_3.16, 9;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_3.17, 9;
T_3.16 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_3.17, 9;
 ; End of false expr.
    %blend;
T_3.17;
    %pad/s 1;
    %store/vec4 v0x55b1bfd17de0_0, 0, 1;
    %jmp T_3.15;
T_3.13 ;
    %pushi/vec4 0, 0, 64;
    %load/vec4 v0x55b1bfd17b00_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x55b1bfd17c30_0;
    %cmpi/u 0, 0, 64;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x55b1bfd17ed0_0;
    %cmpi/u 0, 0, 64;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x55b1bfd17b00_0;
    %cmpi/u 0, 0, 64;
    %flag_get/vec4 5;
    %pushi/vec4 0, 0, 64;
    %load/vec4 v0x55b1bfd17c30_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %pushi/vec4 0, 0, 64;
    %load/vec4 v0x55b1bfd17ed0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_3.18, 9;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_3.19, 9;
T_3.18 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_3.19, 9;
 ; End of false expr.
    %blend;
T_3.19;
    %pad/s 1;
    %store/vec4 v0x55b1bfd17de0_0, 0, 1;
    %jmp T_3.15;
T_3.15 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55b1bfd174c0;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55b1bfd18e90_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x55b1bfd18e90_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_4.1, 5;
    %load/vec4 v0x55b1bfd18e90_0;
    %pad/s 64;
    %ix/getv/s 4, v0x55b1bfd18e90_0;
    %store/vec4a v0x55b1bfd196c0, 4, 0;
    %load/vec4 v0x55b1bfd18e90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55b1bfd18e90_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x55b1bfd18e90_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x55b1bfd18e90_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 32, 0, 64;
    %load/vec4 v0x55b1bfd18e90_0;
    %pad/s 64;
    %sub;
    %ix/getv/s 4, v0x55b1bfd18e90_0;
    %store/vec4a v0x55b1bfd196c0, 4, 0;
    %load/vec4 v0x55b1bfd18e90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55b1bfd18e90_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %end;
    .thread T_4;
    .scope S_0x55b1bfd174c0;
T_5 ;
    %wait E_0x55b1bfcf7e20;
    %load/vec4 v0x55b1bfd19760_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x55b1bfd192c0_0;
    %load/vec4 v0x55b1bfd19030_0;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55b1bfd19200_0, 0, 64;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55b1bfd192c0_0;
    %addi 4, 0, 64;
    %store/vec4 v0x55b1bfd19200_0, 0, 64;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55b1bfd151f0;
T_6 ;
    %wait E_0x55b1bfcf85e0;
    %load/vec4 v0x55b1bfd156a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %jmp T_6.7;
T_6.0 ;
    %load/vec4 v0x55b1bfd154c0_0;
    %load/vec4 v0x55b1bfd155c0_0;
    %and;
    %store/vec4 v0x55b1bfd15810_0, 0, 64;
    %jmp T_6.7;
T_6.1 ;
    %load/vec4 v0x55b1bfd154c0_0;
    %load/vec4 v0x55b1bfd155c0_0;
    %or;
    %store/vec4 v0x55b1bfd15810_0, 0, 64;
    %jmp T_6.7;
T_6.2 ;
    %load/vec4 v0x55b1bfd154c0_0;
    %load/vec4 v0x55b1bfd155c0_0;
    %add;
    %store/vec4 v0x55b1bfd15810_0, 0, 64;
    %jmp T_6.7;
T_6.3 ;
    %load/vec4 v0x55b1bfd154c0_0;
    %load/vec4 v0x55b1bfd155c0_0;
    %sub;
    %store/vec4 v0x55b1bfd15810_0, 0, 64;
    %jmp T_6.7;
T_6.4 ;
    %load/vec4 v0x55b1bfd154c0_0;
    %inv;
    %load/vec4 v0x55b1bfd155c0_0;
    %inv;
    %or;
    %store/vec4 v0x55b1bfd15810_0, 0, 64;
    %jmp T_6.7;
T_6.5 ;
    %load/vec4 v0x55b1bfd154c0_0;
    %inv;
    %load/vec4 v0x55b1bfd155c0_0;
    %inv;
    %and;
    %store/vec4 v0x55b1bfd15810_0, 0, 64;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v0x55b1bfd154c0_0;
    %load/vec4 v0x55b1bfd155c0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_6.8, 8;
    %pushi/vec4 1, 0, 64;
    %jmp/1 T_6.9, 8;
T_6.8 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_6.9, 8;
 ; End of false expr.
    %blend;
T_6.9;
    %store/vec4 v0x55b1bfd15810_0, 0, 64;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %load/vec4 v0x55b1bfd15810_0;
    %cmpi/e 0, 0, 64;
    %flag_mov 8, 4;
    %jmp/0 T_6.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_6.11, 8;
T_6.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_6.11, 8;
 ; End of false expr.
    %blend;
T_6.11;
    %pad/s 1;
    %store/vec4 v0x55b1bfd15940_0, 0, 1;
    %load/vec4 v0x55b1bfd156a0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b1bfd15770_0, 0, 1;
    %jmp T_6.15;
T_6.12 ;
    %pushi/vec4 0, 0, 64;
    %load/vec4 v0x55b1bfd154c0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %pushi/vec4 0, 0, 64;
    %load/vec4 v0x55b1bfd155c0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x55b1bfd15810_0;
    %cmpi/u 0, 0, 64;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x55b1bfd154c0_0;
    %cmpi/u 0, 0, 64;
    %flag_get/vec4 5;
    %load/vec4 v0x55b1bfd155c0_0;
    %cmpi/u 0, 0, 64;
    %flag_get/vec4 5;
    %and;
    %pushi/vec4 0, 0, 64;
    %load/vec4 v0x55b1bfd15810_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_6.16, 9;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_6.17, 9;
T_6.16 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_6.17, 9;
 ; End of false expr.
    %blend;
T_6.17;
    %pad/s 1;
    %store/vec4 v0x55b1bfd15770_0, 0, 1;
    %jmp T_6.15;
T_6.13 ;
    %pushi/vec4 0, 0, 64;
    %load/vec4 v0x55b1bfd154c0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x55b1bfd155c0_0;
    %cmpi/u 0, 0, 64;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x55b1bfd15810_0;
    %cmpi/u 0, 0, 64;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x55b1bfd154c0_0;
    %cmpi/u 0, 0, 64;
    %flag_get/vec4 5;
    %pushi/vec4 0, 0, 64;
    %load/vec4 v0x55b1bfd155c0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %pushi/vec4 0, 0, 64;
    %load/vec4 v0x55b1bfd15810_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_6.18, 9;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_6.19, 9;
T_6.18 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_6.19, 9;
 ; End of false expr.
    %blend;
T_6.19;
    %pad/s 1;
    %store/vec4 v0x55b1bfd15770_0, 0, 1;
    %jmp T_6.15;
T_6.15 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55b1bfd14ee0;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55b1bfd16960_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x55b1bfd16960_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 4, v0x55b1bfd16960_0;
    %store/vec4a v0x55b1bfd170d0, 4, 0;
    %load/vec4 v0x55b1bfd16960_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55b1bfd16960_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x55b1bfd14ee0;
T_8 ;
    %wait E_0x55b1bfcc00c0;
    %load/vec4 v0x55b1bfd15d80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x55b1bfd15cb0_0;
    %load/vec4 v0x55b1bfd17190_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b1bfd170d0, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55b1bfd19d40;
T_9 ;
    %wait E_0x55b1bfd1a010;
    %load/vec4 v0x55b1bfd1a250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %jmp T_9.7;
T_9.0 ;
    %load/vec4 v0x55b1bfd1a090_0;
    %load/vec4 v0x55b1bfd1a170_0;
    %and;
    %store/vec4 v0x55b1bfd1a420_0, 0, 64;
    %jmp T_9.7;
T_9.1 ;
    %load/vec4 v0x55b1bfd1a090_0;
    %load/vec4 v0x55b1bfd1a170_0;
    %or;
    %store/vec4 v0x55b1bfd1a420_0, 0, 64;
    %jmp T_9.7;
T_9.2 ;
    %load/vec4 v0x55b1bfd1a090_0;
    %load/vec4 v0x55b1bfd1a170_0;
    %add;
    %store/vec4 v0x55b1bfd1a420_0, 0, 64;
    %jmp T_9.7;
T_9.3 ;
    %load/vec4 v0x55b1bfd1a090_0;
    %load/vec4 v0x55b1bfd1a170_0;
    %sub;
    %store/vec4 v0x55b1bfd1a420_0, 0, 64;
    %jmp T_9.7;
T_9.4 ;
    %load/vec4 v0x55b1bfd1a090_0;
    %inv;
    %load/vec4 v0x55b1bfd1a170_0;
    %inv;
    %or;
    %store/vec4 v0x55b1bfd1a420_0, 0, 64;
    %jmp T_9.7;
T_9.5 ;
    %load/vec4 v0x55b1bfd1a090_0;
    %inv;
    %load/vec4 v0x55b1bfd1a170_0;
    %inv;
    %and;
    %store/vec4 v0x55b1bfd1a420_0, 0, 64;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x55b1bfd1a090_0;
    %load/vec4 v0x55b1bfd1a170_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_9.8, 8;
    %pushi/vec4 1, 0, 64;
    %jmp/1 T_9.9, 8;
T_9.8 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_9.9, 8;
 ; End of false expr.
    %blend;
T_9.9;
    %store/vec4 v0x55b1bfd1a420_0, 0, 64;
    %jmp T_9.7;
T_9.7 ;
    %pop/vec4 1;
    %load/vec4 v0x55b1bfd1a420_0;
    %cmpi/e 0, 0, 64;
    %flag_mov 8, 4;
    %jmp/0 T_9.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_9.11, 8;
T_9.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_9.11, 8;
 ; End of false expr.
    %blend;
T_9.11;
    %pad/s 1;
    %store/vec4 v0x55b1bfd1a570_0, 0, 1;
    %load/vec4 v0x55b1bfd1a250_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b1bfd1a2f0_0, 0, 1;
    %jmp T_9.15;
T_9.12 ;
    %pushi/vec4 0, 0, 64;
    %load/vec4 v0x55b1bfd1a090_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %pushi/vec4 0, 0, 64;
    %load/vec4 v0x55b1bfd1a170_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x55b1bfd1a420_0;
    %cmpi/u 0, 0, 64;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x55b1bfd1a090_0;
    %cmpi/u 0, 0, 64;
    %flag_get/vec4 5;
    %load/vec4 v0x55b1bfd1a170_0;
    %cmpi/u 0, 0, 64;
    %flag_get/vec4 5;
    %and;
    %pushi/vec4 0, 0, 64;
    %load/vec4 v0x55b1bfd1a420_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_9.16, 9;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_9.17, 9;
T_9.16 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_9.17, 9;
 ; End of false expr.
    %blend;
T_9.17;
    %pad/s 1;
    %store/vec4 v0x55b1bfd1a2f0_0, 0, 1;
    %jmp T_9.15;
T_9.13 ;
    %pushi/vec4 0, 0, 64;
    %load/vec4 v0x55b1bfd1a090_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x55b1bfd1a170_0;
    %cmpi/u 0, 0, 64;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x55b1bfd1a420_0;
    %cmpi/u 0, 0, 64;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x55b1bfd1a090_0;
    %cmpi/u 0, 0, 64;
    %flag_get/vec4 5;
    %pushi/vec4 0, 0, 64;
    %load/vec4 v0x55b1bfd1a170_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %pushi/vec4 0, 0, 64;
    %load/vec4 v0x55b1bfd1a420_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_9.18, 9;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_9.19, 9;
T_9.18 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_9.19, 9;
 ; End of false expr.
    %blend;
T_9.19;
    %pad/s 1;
    %store/vec4 v0x55b1bfd1a2f0_0, 0, 1;
    %jmp T_9.15;
T_9.15 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55b1bfd199c0;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55b1bfd1b450_0, 0, 32;
T_10.0 ;
    %load/vec4 v0x55b1bfd1b450_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_10.1, 5;
    %load/vec4 v0x55b1bfd1b450_0;
    %pad/s 64;
    %ix/getv/s 4, v0x55b1bfd1b450_0;
    %store/vec4a v0x55b1bfd1bc20, 4, 0;
    %load/vec4 v0x55b1bfd1b450_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55b1bfd1b450_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55b1bfd1b450_0, 0, 32;
T_10.2 ;
    %load/vec4 v0x55b1bfd1b450_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_10.3, 5;
    %load/vec4 v0x55b1bfd1b450_0;
    %pad/s 64;
    %ix/getv/s 4, v0x55b1bfd1b450_0;
    %store/vec4a v0x55b1bfd1b640, 4, 0;
    %load/vec4 v0x55b1bfd1b450_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55b1bfd1b450_0, 0, 32;
    %jmp T_10.2;
T_10.3 ;
    %end;
    .thread T_10;
    .scope S_0x55b1bfd199c0;
T_11 ;
    %wait E_0x55b1bfd17a20;
    %load/vec4 v0x55b1bfd1aba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %ix/getv 4, v0x55b1bfd1a920_0;
    %load/vec4a v0x55b1bfd1b640, 4;
    %load/vec4 v0x55b1bfd1bb60_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x55b1bfd1bc20, 4, 0;
    %jmp T_11.1;
T_11.0 ;
    %ix/getv 4, v0x55b1bfd1b9e0_0;
    %load/vec4a v0x55b1bfd1b640, 4;
    %ix/getv 4, v0x55b1bfd1a920_0;
    %store/vec4a v0x55b1bfd1b640, 4, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55b1bfc9dfb0;
T_12 ;
    %vpi_call 2 15 "$display", "Pipeline:\012" {0 0 0};
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x55b1bfd1e2e0_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b1bfd1e3f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b1bfd1e170_0, 0, 1;
    %vpi_call 2 21 "$monitor", "old_PC: %b \012new_PC: %b \012reset: %b \012clock: %b \012ALUop: %b \012ALU_result: %b", v0x55b1bfd1e2e0_0, v0x55b1bfd1e240_0, v0x55b1bfd1e3f0_0, v0x55b1bfd1e170_0, v0x55b1bfd1e0b0_0, v0x55b1bfd1dfd0_0 {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "main_tb.v";
    "main.v";
    "Instruction_Fetch.v";
    "main_control.v";
    "ALU_CU.v";
    "datapath_R_I_type.v";
    "ALU_64.v";
    "datapath_beq.v";
    "datapath_ld_sd.v";
