Fitter report for NIOS_HyperRAM
Wed Feb 12 14:01:07 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Ignored Assignments
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Bidir Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. I/O Assignment Warnings
 19. Fitter Resource Utilization by Entity
 20. Delay Chain Summary
 21. Pad To Core Delay Chain Fanout
 22. Control Signals
 23. Global & Other Fast Signals
 24. Fitter RAM Summary
 25. Routing Usage Summary
 26. LAB Logic Elements
 27. LAB-wide Signals
 28. LAB Signals Sourced
 29. LAB Signals Sourced Out
 30. LAB Distinct Inputs
 31. I/O Rules Summary
 32. I/O Rules Details
 33. I/O Rules Matrix
 34. Fitter Device Options
 35. Operating Settings and Conditions
 36. Estimated Delay Added for Hold Timing Summary
 37. Estimated Delay Added for Hold Timing Details
 38. Fitter Messages
 39. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+------------------------------------+-------------------------------------------------+
; Fitter Status                      ; Successful - Wed Feb 12 14:01:07 2020           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                      ; NIOS_HyperRAM                                   ;
; Top-level Entity Name              ; NIOS_HyperRAM                                   ;
; Family                             ; MAX 10                                          ;
; Device                             ; 10M08DAF256C8G                                  ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 1,840 / 8,064 ( 23 % )                          ;
;     Total combinational functions  ; 786 / 8,064 ( 10 % )                            ;
;     Dedicated logic registers      ; 1,592 / 8,064 ( 20 % )                          ;
; Total registers                    ; 1592                                            ;
; Total pins                         ; 160 / 178 ( 90 % )                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 10,880 / 387,072 ( 3 % )                        ;
; Embedded Multiplier 9-bit elements ; 0 / 48 ( 0 % )                                  ;
; Total PLLs                         ; 0 / 2 ( 0 % )                                   ;
; UFM blocks                         ; 0 / 1 ( 0 % )                                   ;
; ADC blocks                         ; 0 / 1 ( 0 % )                                   ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 10M08DAF256C8G                        ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Router Timing Optimization Level                                   ; MAXIMUM                               ; Normal                                ;
; Placement Effort Multiplier                                        ; 4.0                                   ; 1.0                                   ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                ; 2.5 V                                 ;                                       ;
; Perform Physical Synthesis for Combinational Logic for Performance ; On                                    ; Off                                   ;
; Perform Register Retiming for Performance                          ; On                                    ; Off                                   ;
; Fitter Effort                                                      ; Standard Fit                          ; Auto Fit                              ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.16        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   5.4%      ;
;     Processor 3            ;   5.2%      ;
;     Processor 4            ;   5.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                       ;
+-------------+----------------+--------------+------------------+-----------------------------------------+----------------+
; Name        ; Ignored Entity ; Ignored From ; Ignored To       ; Ignored Value                           ; Ignored Source ;
+-------------+----------------+--------------+------------------+-----------------------------------------+----------------+
; Reserve Pin ;                ;              ; ADC_SYSREF_p     ; AS_OUTPUT_DRIVING_AN_UNSPECIFIED_SIGNAL ; QSF Assignment ;
; Reserve Pin ;                ;              ; B1A_B2           ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; B1A_C2           ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; B1A_C3           ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; B1A_C4           ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; B1A_E3           ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; B1A_F2           ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; B1A_F4           ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; B1A_F5           ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; B1A_G2           ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; B1A_G5           ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; B1A_H5           ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; B1_1B_J5         ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; B2_K2            ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; B2_K5            ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; B2_L1            ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; B2_L2            ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; B2_L3            ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; B2_L6            ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; B2_M1            ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; B2_M2            ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; B2_N1            ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; B3_L7            ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; B3_L8            ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; B3_M6            ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; B3_M7            ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; B3_M8            ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; B3_M9            ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; B3_N5            ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; B3_P4            ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; B3_P6            ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; B3_P8            ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; B3_P9            ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; B4_L10           ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; B4_L9            ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; B4_M10           ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; B4_M11           ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; B4_P10           ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; B4_P11           ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; B4_P12           ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; B5_K11           ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; B5_K12           ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; B5_K14           ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; B5_L11           ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; B5_L12           ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; B5_L15           ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; B5_L16           ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; B5_M14           ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; B5_M15           ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; B5_M16           ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; B5_N14           ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; B5_N16           ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; B5_P14           ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; B5_P15           ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; B7_E10           ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; B7_E11           ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; CLK_50MHz        ; AS_INPUT_TRI_STATED                     ; QSF Assignment ;
; Reserve Pin ;                ;              ; CLNR_GPIO0       ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; CLNR_GPIO1       ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; CLNR_GPIO2       ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; CLNR_GPIO3       ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; CLNR_RESETn      ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; CLNR_nINT        ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; FPGA_DONE        ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; FPGA_I2C_INTn    ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; FPGA_I2C_SCL     ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; FPGA_I2C_SDA     ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; FPGA_SMA_CLK     ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; FPGA_SMA_TRIG    ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; FPGA_SPI_SCLK    ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; FPGA_SPI_SDATA   ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; FPGA_SPI_SDOUT   ; AS_OUTPUT_DRIVING_AN_UNSPECIFIED_SIGNAL ; QSF Assignment ;
; Reserve Pin ;                ;              ; FPGA_SPI_SEL0    ; AS_INPUT_TRI_STATED                     ; QSF Assignment ;
; Reserve Pin ;                ;              ; FPGA_SPI_SEL1    ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; FPGA_SPI_SEL2    ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; FPGA_SPI_SEL3    ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; FPGA_SPI_SEL4    ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; FPGA_SPI_SEL5    ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; FPGA_SPI_SEL6    ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; FPGA_UART_RX     ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; FPGA_UART_SEL0   ; AS_INPUT_TRI_STATED                     ; QSF Assignment ;
; Reserve Pin ;                ;              ; FPGA_UART_SEL1   ; AS_INPUT_TRI_STATED                     ; QSF Assignment ;
; Reserve Pin ;                ;              ; FPGA_UART_SEL2   ; AS_INPUT_TRI_STATED                     ; QSF Assignment ;
; Reserve Pin ;                ;              ; FPGA_UART_SEL3   ; AS_INPUT_TRI_STATED                     ; QSF Assignment ;
; Reserve Pin ;                ;              ; FPGA_UART_SEL4   ; AS_INPUT_TRI_STATED                     ; QSF Assignment ;
; Reserve Pin ;                ;              ; FPGA_UART_TX     ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; JTAGEN           ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; MAX10_SPARE0     ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; MAX10_SPARE1     ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; MAX10_SPARE10    ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; MAX10_SPARE11    ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; MAX10_SPARE12    ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; MAX10_SPARE13    ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; MAX10_SPARE2     ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; MAX10_SPARE3     ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; MAX10_SPARE4     ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; MAX10_SPARE5     ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; MAX10_SPARE6     ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; MAX10_SPARE7     ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; MAX10_SPARE8     ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; MAX10_SPARE9     ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; ModPwrEn         ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; ModPwrGood       ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; POR_N_LOAD_N     ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; RX_UART0         ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; RX_UART1         ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; RX_UART10        ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; RX_UART11        ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; RX_UART12        ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; RX_UART13        ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; RX_UART14        ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; RX_UART15        ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; RX_UART16        ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; RX_UART17        ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; RX_UART18        ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; RX_UART19        ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; RX_UART2         ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; RX_UART3         ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; RX_UART4         ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; RX_UART5         ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; RX_UART6         ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; RX_UART7         ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; RX_UART8         ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; RX_UART9         ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; SFP_LOS          ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; SFP_MAC_SCL      ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; SFP_MAX_SDA      ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; SFP_ModDet       ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; SFP_TX_Fault     ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; SMA_NIM_CLK      ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; SMA_NIM_SYNC     ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; SMA_RJ45_CLK_SEL ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; SMA_TTL_CLK      ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; SMA_TTL_SYNC     ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; SRSTn            ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; TX_UART0         ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; TX_UART1         ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; TX_UART10        ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; TX_UART11        ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; TX_UART12        ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; TX_UART13        ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; TX_UART14        ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; TX_UART15        ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; TX_UART16        ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; TX_UART17        ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; TX_UART18        ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; TX_UART19        ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; TX_UART2         ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; TX_UART3         ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; TX_UART4         ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; TX_UART5         ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; TX_UART6         ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; TX_UART7         ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; TX_UART8         ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Reserve Pin ;                ;              ; TX_UART9         ; AS_BIDIRECTIONAL                        ; QSF Assignment ;
; Virtual Pin ; NIOS_HyperRAM  ;              ; virt*            ; ON                                      ; QSF Assignment ;
+-------------+----------------+--------------+------------------+-----------------------------------------+----------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 2953 ) ; 0.00 % ( 0 / 2953 )        ; 0.00 % ( 0 / 2953 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 2953 ) ; 0.00 % ( 0 / 2953 )        ; 0.00 % ( 0 / 2953 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 523 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 217 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; sld_signaltap:auto_signaltap_0 ; 0.00 % ( 0 / 2205 )   ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 8 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/payne/payne2/tsb/ip/rtl/output_files/NIOS_HyperRAM.pin.


+------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                          ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Total logic elements                        ; 1,840 / 8,064 ( 23 % )   ;
;     -- Combinational with no register       ; 248                      ;
;     -- Register only                        ; 1054                     ;
;     -- Combinational with a register        ; 538                      ;
;                                             ;                          ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 403                      ;
;     -- 3 input functions                    ; 236                      ;
;     -- <=2 input functions                  ; 147                      ;
;     -- Register only                        ; 1054                     ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 710                      ;
;     -- arithmetic mode                      ; 76                       ;
;                                             ;                          ;
; Total registers*                            ; 1,592 / 8,927 ( 18 % )   ;
;     -- Dedicated logic registers            ; 1,592 / 8,064 ( 20 % )   ;
;     -- I/O registers                        ; 0 / 863 ( 0 % )          ;
;                                             ;                          ;
; Total LABs:  partially or completely used   ; 147 / 504 ( 29 % )       ;
; Virtual pins                                ; 0                        ;
; I/O pins                                    ; 160 / 178 ( 90 % )       ;
;     -- Clock pins                           ; 4 / 4 ( 100 % )          ;
;     -- Dedicated input pins                 ; 1 / 1 ( 100 % )          ;
;                                             ;                          ;
; M9Ks                                        ; 3 / 42 ( 7 % )           ;
; UFM blocks                                  ; 0 / 1 ( 0 % )            ;
; ADC blocks                                  ; 0 / 1 ( 0 % )            ;
; Total block memory bits                     ; 10,880 / 387,072 ( 3 % ) ;
; Total block memory implementation bits      ; 27,648 / 387,072 ( 7 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 48 ( 0 % )           ;
; PLLs                                        ; 0 / 2 ( 0 % )            ;
; Global signals                              ; 3                        ;
;     -- Global clocks                        ; 3 / 10 ( 30 % )          ;
; JTAGs                                       ; 1 / 1 ( 100 % )          ;
; CRC blocks                                  ; 0 / 1 ( 0 % )            ;
; Remote update blocks                        ; 0 / 1 ( 0 % )            ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )            ;
; Average interconnect usage (total/H/V)      ; 2.3% / 2.5% / 2.2%       ;
; Peak interconnect usage (total/H/V)         ; 5.5% / 5.4% / 5.7%       ;
; Maximum fan-out                             ; 990                      ;
; Highest non-global fan-out                  ; 276                      ;
; Total fan-out                               ; 8160                     ;
; Average fan-out                             ; 2.25                     ;
+---------------------------------------------+--------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                              ;
+---------------------------------------------+---------------------+--------------------+--------------------------------+--------------------------------+
; Statistic                                   ; Top                 ; sld_hub:auto_hub   ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+---------------------------------------------+---------------------+--------------------+--------------------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                 ; Low                ; Low                            ; Low                            ;
;                                             ;                     ;                    ;                                ;                                ;
; Total logic elements                        ; 41 / 8064 ( < 1 % ) ; 150 / 8064 ( 2 % ) ; 1649 / 8064 ( 20 % )           ; 0 / 8064 ( 0 % )               ;
;     -- Combinational with no register       ; 41                  ; 59                 ; 148                            ; 0                              ;
;     -- Register only                        ; 0                   ; 24                 ; 1030                           ; 0                              ;
;     -- Combinational with a register        ; 0                   ; 67                 ; 471                            ; 0                              ;
;                                             ;                     ;                    ;                                ;                                ;
; Logic element usage by number of LUT inputs ;                     ;                    ;                                ;                                ;
;     -- 4 input functions                    ; 24                  ; 54                 ; 325                            ; 0                              ;
;     -- 3 input functions                    ; 13                  ; 37                 ; 186                            ; 0                              ;
;     -- <=2 input functions                  ; 4                   ; 35                 ; 108                            ; 0                              ;
;     -- Register only                        ; 0                   ; 24                 ; 1030                           ; 0                              ;
;                                             ;                     ;                    ;                                ;                                ;
; Logic elements by mode                      ;                     ;                    ;                                ;                                ;
;     -- normal mode                          ; 41                  ; 118                ; 551                            ; 0                              ;
;     -- arithmetic mode                      ; 0                   ; 8                  ; 68                             ; 0                              ;
;                                             ;                     ;                    ;                                ;                                ;
; Total registers                             ; 0                   ; 91                 ; 1501                           ; 0                              ;
;     -- Dedicated logic registers            ; 0 / 8064 ( 0 % )    ; 91 / 8064 ( 1 % )  ; 1501 / 8064 ( 19 % )           ; 0 / 8064 ( 0 % )               ;
;     -- I/O registers                        ; 0                   ; 0                  ; 0                              ; 0                              ;
;                                             ;                     ;                    ;                                ;                                ;
; Total LABs:  partially or completely used   ; 6 / 504 ( 1 % )     ; 13 / 504 ( 3 % )   ; 133 / 504 ( 26 % )             ; 0 / 504 ( 0 % )                ;
;                                             ;                     ;                    ;                                ;                                ;
; Virtual pins                                ; 0                   ; 0                  ; 0                              ; 0                              ;
; I/O pins                                    ; 160                 ; 0                  ; 0                              ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 48 ( 0 % )      ; 0 / 48 ( 0 % )     ; 0 / 48 ( 0 % )                 ; 0 / 48 ( 0 % )                 ;
; Total memory bits                           ; 0                   ; 0                  ; 10880                          ; 0                              ;
; Total RAM block bits                        ; 0                   ; 0                  ; 27648                          ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )     ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                  ;
; M9K                                         ; 0 / 42 ( 0 % )      ; 0 / 42 ( 0 % )     ; 3 / 42 ( 7 % )                 ; 0 / 42 ( 0 % )                 ;
; Clock control block                         ; 2 / 12 ( 16 % )     ; 0 / 12 ( 0 % )     ; 1 / 12 ( 8 % )                 ; 0 / 12 ( 0 % )                 ;
; User Flash Memory                           ; 1 / 1 ( 100 % )     ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                  ;
; Signal Splitter                             ; 2 / 252 ( < 1 % )   ; 0 / 252 ( 0 % )    ; 0 / 252 ( 0 % )                ; 0 / 252 ( 0 % )                ;
; Analog-to-Digital Converter                 ; 1 / 1 ( 100 % )     ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                  ;
;                                             ;                     ;                    ;                                ;                                ;
; Connections                                 ;                     ;                    ;                                ;                                ;
;     -- Input Connections                    ; 149                 ; 134                ; 1849                           ; 0                              ;
;     -- Registered Input Connections         ; 0                   ; 101                ; 1579                           ; 0                              ;
;     -- Output Connections                   ; 1953                ; 145                ; 34                             ; 0                              ;
;     -- Registered Output Connections        ; 0                   ; 145                ; 0                              ; 0                              ;
;                                             ;                     ;                    ;                                ;                                ;
; Internal Connections                        ;                     ;                    ;                                ;                                ;
;     -- Total Connections                    ; 2296                ; 851                ; 6974                           ; 4                              ;
;     -- Registered Connections               ; 0                   ; 605                ; 3914                           ; 0                              ;
;                                             ;                     ;                    ;                                ;                                ;
; External Connections                        ;                     ;                    ;                                ;                                ;
;     -- Top                                  ; 296                 ; 123                ; 1683                           ; 0                              ;
;     -- sld_hub:auto_hub                     ; 123                 ; 20                 ; 136                            ; 0                              ;
;     -- sld_signaltap:auto_signaltap_0       ; 1683                ; 136                ; 64                             ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                   ; 0                  ; 0                              ; 0                              ;
;                                             ;                     ;                    ;                                ;                                ;
; Partition Interface                         ;                     ;                    ;                                ;                                ;
;     -- Input Ports                          ; 10                  ; 45                 ; 324                            ; 0                              ;
;     -- Output Ports                         ; 24                  ; 62                 ; 185                            ; 0                              ;
;     -- Bidir Ports                          ; 148                 ; 0                  ; 0                              ; 0                              ;
;                                             ;                     ;                    ;                                ;                                ;
; Registered Ports                            ;                     ;                    ;                                ;                                ;
;     -- Registered Input Ports               ; 0                   ; 4                  ; 61                             ; 0                              ;
;     -- Registered Output Ports              ; 0                   ; 29                 ; 171                            ; 0                              ;
;                                             ;                     ;                    ;                                ;                                ;
; Port Connectivity                           ;                     ;                    ;                                ;                                ;
;     -- Input Ports driven by GND            ; 0                   ; 0                  ; 87                             ; 0                              ;
;     -- Output Ports driven by GND           ; 0                   ; 28                 ; 2                              ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                   ; 0                  ; 15                             ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                   ; 0                  ; 1                              ; 0                              ;
;     -- Input Ports with no Source           ; 0                   ; 25                 ; 89                             ; 0                              ;
;     -- Output Ports with no Source          ; 0                   ; 0                  ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                   ; 30                 ; 103                            ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                   ; 29                 ; 173                            ; 0                              ;
+---------------------------------------------+---------------------+--------------------+--------------------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                      ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; CLK_50MHz      ; M3    ; 2        ; 0            ; 7            ; 14           ; 990                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; FPGA_SPI_SEL0  ; R5    ; 3        ; 11           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.8 V        ; --                        ; User                 ; 0         ;
; FPGA_UART_SEL1 ; T3    ; 3        ; 6            ; 0            ; 7            ; 30                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.8 V        ; --                        ; User                 ; 0         ;
; FPGA_UART_SEL2 ; R3    ; 3        ; 3            ; 0            ; 0            ; 15                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.8 V        ; --                        ; User                 ; 0         ;
; FPGA_UART_SEL3 ; T2    ; 3        ; 6            ; 0            ; 0            ; 9                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.8 V        ; --                        ; User                 ; 0         ;
; FPGA_UART_SEL4 ; R2    ; 3        ; 6            ; 0            ; 28           ; 7                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.8 V        ; --                        ; User                 ; 0         ;
; MAX10_CLK_p    ; K6    ; 2        ; 0            ; 6            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; User                 ; 0         ;
; MAX10_CLK_p(n) ; J6    ; 2        ; 0            ; 6            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; User                 ; 0         ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name            ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; ADC_SYSREF_p    ; N4    ; 2        ; 0            ; 2            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; LVDS_E_3R    ; Maximum Current  ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ADC_SYSREF_p(n) ; N3    ; 2        ; 0            ; 2            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; LVDS_E_3R    ; Maximum Current  ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; SMA_CLK_p       ; P1    ; 2        ; 0            ; 5            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; LVDS_E_3R    ; Maximum Current  ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SMA_CLK_p(n)    ; N2    ; 2        ; 0            ; 5            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; LVDS_E_3R    ; Maximum Current  ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------+
; Name             ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination                ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------+
; B1A_B2           ; H6    ; 1B       ; 10           ; 15           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; B1A_C2           ; C2    ; 1A       ; 10           ; 20           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; B1A_C3           ; C3    ; 1A       ; 10           ; 22           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; B1A_C4           ; C4    ; 1A       ; 10           ; 22           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; B1A_E3           ; E3    ; 1A       ; 10           ; 21           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; B1A_F2           ; F2    ; 1A       ; 10           ; 21           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; B1A_F4           ; F4    ; 1A       ; 10           ; 22           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; B1A_F5           ; F5    ; 1A       ; 10           ; 22           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; B1A_G2           ; G2    ; 1A       ; 10           ; 20           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; B1A_G5           ; G5    ; 1A       ; 10           ; 21           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; B1A_H5           ; H5    ; 1A       ; 10           ; 21           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; B1_1B_J5         ; J5    ; 1B       ; 10           ; 15           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; B2_K2            ; K2    ; 2        ; 0            ; 7            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; B2_K5            ; K5    ; 2        ; 0            ; 3            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; B2_L1            ; L1    ; 2        ; 0            ; 7            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; B2_L2            ; L2    ; 2        ; 0            ; 6            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; B2_L3            ; L3    ; 2        ; 0            ; 7            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; B2_L6            ; L6    ; 2        ; 0            ; 3            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; B2_M1            ; M1    ; 2        ; 0            ; 5            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; B2_M2            ; M2    ; 2        ; 0            ; 6            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; B2_N1            ; N1    ; 2        ; 0            ; 5            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; B3_L7            ; L7    ; 3        ; 6            ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; B3_L8            ; L8    ; 3        ; 11           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; B3_M6            ; M6    ; 3        ; 6            ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; B3_M7            ; M7    ; 3        ; 11           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; B3_M8            ; M8    ; 3        ; 17           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; B3_M9            ; M9    ; 3        ; 17           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; B3_N5            ; N5    ; 3        ; 3            ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; B3_P4            ; P4    ; 3        ; 3            ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; B3_P6            ; P6    ; 3        ; 13           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; B3_P8            ; P8    ; 3        ; 15           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; B3_P9            ; P9    ; 3        ; 15           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; B4_L10           ; L10   ; 4        ; 29           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; B4_L9            ; L9    ; 4        ; 22           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; B4_M10           ; M10   ; 4        ; 22           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; B4_M11           ; M11   ; 4        ; 29           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; B4_P10           ; P10   ; 4        ; 19           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; B4_P11           ; P11   ; 4        ; 19           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; B4_P12           ; P12   ; 4        ; 24           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; B5_K11           ; K11   ; 5        ; 31           ; 5            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; B5_K12           ; K12   ; 5        ; 31           ; 5            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; B5_K14           ; K14   ; 5        ; 31           ; 6            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; B5_L11           ; L11   ; 5        ; 31           ; 2            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; B5_L12           ; L12   ; 5        ; 31           ; 2            ; 14           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; B5_L15           ; L15   ; 5        ; 31           ; 6            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; B5_L16           ; L16   ; 5        ; 31           ; 6            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; B5_M14           ; M14   ; 5        ; 31           ; 3            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; B5_M15           ; M15   ; 5        ; 31           ; 3            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; B5_M16           ; M16   ; 5        ; 31           ; 6            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; B5_N14           ; N14   ; 5        ; 31           ; 3            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; B5_N16           ; N16   ; 5        ; 31           ; 4            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; B5_P14           ; P14   ; 5        ; 31           ; 1            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; B5_P15           ; P15   ; 5        ; 31           ; 3            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; B7_E10           ; E10   ; 7        ; 22           ; 25           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; B7_E11           ; E11   ; 7        ; 29           ; 25           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; CLNR_GPIO0       ; B8    ; 8        ; 13           ; 25           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; CLNR_GPIO1       ; A7    ; 8        ; 6            ; 10           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; CLNR_GPIO2       ; B9    ; 8        ; 11           ; 25           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; CLNR_GPIO3       ; A8    ; 8        ; 11           ; 25           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; CLNR_RESETn      ; A9    ; 8        ; 13           ; 25           ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; CLNR_nINT        ; D9    ; 8        ; 19           ; 25           ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; FPGA_DONE        ; J2    ; 1B       ; 0            ; 8            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; FPGA_I2C_INTn    ; F1    ; 1A       ; 10           ; 20           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; FPGA_I2C_SCL     ; B6    ; 8        ; 11           ; 25           ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; FPGA_I2C_SDA     ; A5    ; 8        ; 3            ; 10           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; FPGA_SMA_CLK     ; R1    ; 3        ; 3            ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; FPGA_SMA_TRIG    ; P2    ; 3        ; 3            ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; FPGA_SPI_SCLK    ; P5    ; 3        ; 9            ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; FPGA_SPI_SDATA   ; T5    ; 3        ; 9            ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; FPGA_SPI_SDOUT   ; T4    ; 3        ; 9            ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; FPGA_SPI_SEL1    ; T6    ; 3        ; 11           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; FPGA_SPI_SEL2    ; R6    ; 3        ; 9            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; FPGA_SPI_SEL3    ; T7    ; 3        ; 11           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; FPGA_SPI_SEL4    ; R7    ; 3        ; 13           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; FPGA_SPI_SEL5    ; T8    ; 3        ; 13           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; FPGA_SPI_SEL6    ; R8    ; 3        ; 13           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; FPGA_UART_RX     ; D1    ; 1A       ; 10           ; 19           ; 21           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; FPGA_UART_SEL0   ; R4    ; 3        ; 9            ; 0            ; 28           ; 31                    ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; FPGA_UART_TX     ; C1    ; 1A       ; 10           ; 19           ; 7            ; 6                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; JTAGEN           ; G6    ; 1B       ; 10           ; 18           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; MAX10_SPARE0     ; T9    ; 3        ; 13           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; MAX10_SPARE1     ; R9    ; 3        ; 15           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; MAX10_SPARE10    ; R14   ; 5        ; 31           ; 1            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; MAX10_SPARE11    ; T15   ; 5        ; 31           ; 1            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; MAX10_SPARE12    ; R15   ; 5        ; 31           ; 4            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; MAX10_SPARE13    ; R16   ; 5        ; 31           ; 4            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; MAX10_SPARE2     ; R10   ; 3        ; 19           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; MAX10_SPARE3     ; T11   ; 3        ; 17           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; MAX10_SPARE4     ; R11   ; 4        ; 19           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; MAX10_SPARE5     ; T12   ; 4        ; 22           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; MAX10_SPARE6     ; R12   ; 4        ; 19           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; MAX10_SPARE7     ; T13   ; 4        ; 22           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; MAX10_SPARE8     ; P13   ; 4        ; 24           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; MAX10_SPARE9     ; T14   ; 5        ; 31           ; 1            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; ModPwrEn         ; B1    ; 1A       ; 10           ; 19           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; ModPwrGood       ; J3    ; 1B       ; 0            ; 8            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; POR_N_LOAD_N     ; J1    ; 1B       ; 10           ; 17           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; RX_UART0         ; H11   ; 6        ; 31           ; 13           ; 21           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; RX_UART1         ; J11   ; 6        ; 31           ; 9            ; 21           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; RX_UART10        ; D14   ; 6        ; 31           ; 22           ; 21           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; RX_UART11        ; D12   ; 7        ; 29           ; 25           ; 0            ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; RX_UART12        ; A14   ; 7        ; 27           ; 25           ; 7            ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; RX_UART13        ; B13   ; 7        ; 19           ; 25           ; 0            ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; RX_UART14        ; A15   ; 7        ; 27           ; 25           ; 14           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; RX_UART15        ; C12   ; 7        ; 29           ; 25           ; 21           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; RX_UART16        ; A12   ; 8        ; 13           ; 25           ; 0            ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; RX_UART17        ; B11   ; 8        ; 15           ; 25           ; 7            ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; RX_UART18        ; B12   ; 8        ; 15           ; 25           ; 0            ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; RX_UART19        ; A13   ; 7        ; 19           ; 25           ; 7            ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; RX_UART2         ; J14   ; 6        ; 31           ; 9            ; 7            ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; RX_UART3         ; J12   ; 6        ; 31           ; 9            ; 14           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; RX_UART4         ; E14   ; 6        ; 31           ; 19           ; 14           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; RX_UART5         ; F14   ; 6        ; 31           ; 19           ; 21           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; RX_UART6         ; G12   ; 6        ; 31           ; 17           ; 14           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; RX_UART7         ; H12   ; 6        ; 31           ; 13           ; 14           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; RX_UART8         ; C14   ; 6        ; 31           ; 22           ; 14           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; RX_UART9         ; C13   ; 7        ; 29           ; 25           ; 14           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; SFP_LOS          ; B7    ; 8        ; 13           ; 25           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; SFP_MAC_SCL      ; J15   ; 6        ; 31           ; 11           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; SFP_MAX_SDA      ; K15   ; 6        ; 31           ; 9            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; SFP_ModDet       ; A6    ; 8        ; 6            ; 10           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; SFP_TX_Fault     ; B5    ; 8        ; 6            ; 10           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; SMA_NIM_CLK      ; A4    ; 8        ; 1            ; 10           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; SMA_NIM_SYNC     ; A3    ; 8        ; 3            ; 10           ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; SMA_RJ45_CLK_SEL ; A2    ; 8        ; 1            ; 10           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; SMA_TTL_CLK      ; B4    ; 8        ; 3            ; 10           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; SMA_TTL_SYNC     ; B3    ; 8        ; 1            ; 10           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; SRSTn            ; E1    ; 1A       ; 10           ; 19           ; 14           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; TX_UART0         ; G14   ; 6        ; 31           ; 14           ; 21           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; TX_UART1         ; H16   ; 6        ; 31           ; 11           ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; TX_UART10        ; D15   ; 6        ; 31           ; 22           ; 7            ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; TX_UART11        ; E16   ; 6        ; 31           ; 19           ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; TX_UART12        ; C10   ; 8        ; 15           ; 25           ; 14           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; TX_UART13        ; A11   ; 8        ; 15           ; 25           ; 28           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; TX_UART14        ; B15   ; 6        ; 31           ; 17           ; 7            ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; TX_UART15        ; C16   ; 6        ; 31           ; 12           ; 14           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; TX_UART16        ; C9    ; 8        ; 17           ; 25           ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; TX_UART17        ; A10   ; 8        ; 13           ; 25           ; 21           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; TX_UART18        ; B10   ; 8        ; 15           ; 25           ; 21           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; TX_UART19        ; B16   ; 6        ; 31           ; 17           ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; TX_UART2         ; H15   ; 6        ; 31           ; 11           ; 7            ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; TX_UART3         ; J16   ; 6        ; 31           ; 11           ; 14           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; TX_UART4         ; E15   ; 6        ; 31           ; 19           ; 7            ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; TX_UART5         ; F16   ; 6        ; 31           ; 14           ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; TX_UART6         ; G15   ; 6        ; 31           ; 14           ; 14           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; TX_UART7         ; G16   ; 6        ; 31           ; 14           ; 7            ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; TX_UART8         ; C15   ; 6        ; 31           ; 22           ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; TX_UART9         ; D16   ; 6        ; 31           ; 12           ; 21           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                         ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+
; Location ; Pin Name                                           ; Reserved As                    ; User Signal Name    ; Pin Type         ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+
; G6       ; JTAGEN                                             ; Use as regular IO              ; JTAGEN              ; Dual Purpose Pin ;
; H2       ; DIFFIO_RX_L11n, DIFFOUT_L11n, TMS, Low_Speed       ; Reserved as secondary function ; altera_reserved_tms ; Dual Purpose Pin ;
; H3       ; DIFFIO_RX_L11p, DIFFOUT_L11p, TCK, Low_Speed       ; Reserved as secondary function ; altera_reserved_tck ; Dual Purpose Pin ;
; G1       ; DIFFIO_RX_L12n, DIFFOUT_L12n, TDI, Low_Speed       ; Reserved as secondary function ; altera_reserved_tdi ; Dual Purpose Pin ;
; H1       ; DIFFIO_RX_L12p, DIFFOUT_L12p, TDO, Low_Speed       ; Reserved as secondary function ; altera_reserved_tdo ; Dual Purpose Pin ;
; B10      ; DIFFIO_RX_T16n, DIFFOUT_T16n, DEV_CLRn, Low_Speed  ; Use as regular IO              ; TX_UART18           ; Dual Purpose Pin ;
; B8       ; DIFFIO_RX_T18p, DIFFOUT_T18p, DEV_OE, Low_Speed    ; Use as regular IO              ; CLNR_GPIO0          ; Dual Purpose Pin ;
; F8       ; CONFIG_SEL, Low_Speed                              ; Reserved as secondary function ; ~ALTERA_CONFIG_SEL~ ; Dual Purpose Pin ;
; E8       ; nCONFIG, Low_Speed                                 ; Reserved as secondary function ; ~ALTERA_nCONFIG~    ; Dual Purpose Pin ;
; F7       ; DIFFIO_RX_T24p, DIFFOUT_T24p, nSTATUS, Low_Speed   ; Reserved as secondary function ; ~ALTERA_nSTATUS~    ; Dual Purpose Pin ;
; E7       ; DIFFIO_RX_T24n, DIFFOUT_T24n, CONF_DONE, Low_Speed ; Reserved as secondary function ; ~ALTERA_CONF_DONE~  ; Dual Purpose Pin ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1A       ; 15 / 16 ( 94 % )  ; 3.3V          ; --           ;
; 1B       ; 10 / 10 ( 100 % ) ; 3.3V          ; --           ;
; 2        ; 16 / 16 ( 100 % ) ; 2.5V          ; --           ;
; 3        ; 32 / 32 ( 100 % ) ; 1.8V          ; --           ;
; 4        ; 12 / 12 ( 100 % ) ; 1.8V          ; --           ;
; 5        ; 19 / 20 ( 95 % )  ; 1.8V          ; --           ;
; 6        ; 27 / 28 ( 96 % )  ; 3.3V          ; --           ;
; 7        ; 9 / 12 ( 75 % )   ; 3.3V          ; --           ;
; 8        ; 28 / 32 ( 88 % )  ; 3.3V          ; --           ;
+----------+-------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                            ;
+----------+------------+----------+--------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                       ; Dir.   ; I/O Standard          ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+--------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; A2       ; 247        ; 8        ; SMA_RJ45_CLK_SEL                     ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A3       ; 245        ; 8        ; SMA_NIM_SYNC                         ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A4       ; 250        ; 8        ; SMA_NIM_CLK                          ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A5       ; 243        ; 8        ; FPGA_I2C_SDA                         ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A6       ; 239        ; 8        ; SFP_ModDet                           ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A7       ; 237        ; 8        ; CLNR_GPIO1                           ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A8       ; 235        ; 8        ; CLNR_GPIO3                           ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A9       ; 231        ; 8        ; CLNR_RESETn                          ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A10      ; 229        ; 8        ; TX_UART17                            ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A11      ; 225        ; 8        ; TX_UART13                            ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A12      ; 227        ; 8        ; RX_UART16                            ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A13      ; 214        ; 7        ; RX_UART19                            ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A14      ; 197        ; 7        ; RX_UART12                            ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A15      ; 199        ; 7        ; RX_UART14                            ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A16      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B1       ; 13         ; 1A       ; ModPwrEn                             ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; B2       ; 11         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; B3       ; 248        ; 8        ; SMA_TTL_SYNC                         ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; B4       ; 241        ; 8        ; SMA_TTL_CLK                          ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; B5       ; 240        ; 8        ; SFP_TX_Fault                         ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; B6       ; 236        ; 8        ; FPGA_I2C_SCL                         ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; B7       ; 230        ; 8        ; SFP_LOS                              ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; B8       ; 228        ; 8        ; CLNR_GPIO0                           ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; B9       ; 233        ; 8        ; CLNR_GPIO2                           ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; B10      ; 226        ; 8        ; TX_UART18                            ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; B11      ; 223        ; 8        ; RX_UART17                            ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; B12      ; 221        ; 8        ; RX_UART18                            ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; B13      ; 212        ; 7        ; RX_UART13                            ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; B14      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B15      ; 173        ; 6        ; TX_UART14                            ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; B16      ; 175        ; 6        ; TX_UART19                            ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C1       ; 15         ; 1A       ; FPGA_UART_TX                         ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C2       ; 9          ; 1A       ; B1A_C2                               ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C3       ; 3          ; 1A       ; B1A_C3                               ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C4       ; 1          ; 1A       ; B1A_C4                               ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C5       ; 242        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C6       ; 238        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C7       ;            ; 8        ; VCCIO8                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; C8       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; C9       ; 218        ; 8        ; TX_UART16                            ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; C10      ; 224        ; 8        ; TX_UART12                            ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; C11      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; C12      ; 195        ; 7        ; RX_UART15                            ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; C13      ; 193        ; 7        ; RX_UART9                             ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; C14      ; 190        ; 6        ; RX_UART8                             ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C15      ; 191        ; 6        ; TX_UART8                             ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C16      ; 158        ; 6        ; TX_UART15                            ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D1       ; 14         ; 1A       ; FPGA_UART_RX                         ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D2       ;            ;          ; ANAIN1                               ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; D3       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D4       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; D5       ;            ; --       ; VCCA3                                ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; D6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D7       ;            ; 8        ; VCCIO8                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; D8       ;            ; 8        ; VCCIO8                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; D9       ; 216        ; 8        ; CLNR_nINT                            ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; D10      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; D11      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; D12      ; 192        ; 7        ; RX_UART11                            ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; D13      ;            ;          ; VCCD_PLL2                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 188        ; 6        ; RX_UART10                            ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D15      ; 189        ; 6        ; TX_UART10                            ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D16      ; 156        ; 6        ; TX_UART9                             ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E1       ; 12         ; 1A       ; SRSTn                                ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ;            ;          ; REFGND                               ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; E3       ; 5          ; 1A       ; B1A_E3                               ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E4       ;            ;          ; ADC_VREF                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; E5       ;            ; --       ; VCCA_ADC                             ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; E6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; E7       ; 246        ; 8        ; ~ALTERA_CONF_DONE~ / RESERVED_INPUT  ; input  ; 3.3 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; E8       ; 234        ; 8        ; ~ALTERA_nCONFIG~ / RESERVED_INPUT    ; input  ; 3.3 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; E9       ; 222        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 210        ; 7        ; B7_E10                               ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; E11      ; 194        ; 7        ; B7_E11                               ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; E12      ;            ; --       ; VCCA2                                ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; E14      ; 178        ; 6        ; RX_UART4                             ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E15      ; 177        ; 6        ; TX_UART4                             ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E16      ; 179        ; 6        ; TX_UART11                            ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F1       ; 10         ; 1A       ; FPGA_I2C_INTn                        ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F2       ; 7          ; 1A       ; B1A_F2                               ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F3       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; F4       ; 2          ; 1A       ; B1A_F4                               ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F5       ; 0          ; 1A       ; B1A_F5                               ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F6       ;            ;          ; VCCINT                               ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; F7       ; 244        ; 8        ; ~ALTERA_nSTATUS~ / RESERVED_INPUT    ; input  ; 3.3 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; F8       ; 232        ; 8        ; ~ALTERA_CONFIG_SEL~ / RESERVED_INPUT ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; N               ; no       ; Off          ;
; F9       ; 220        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ; 208        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; F11      ; 196        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; F12      ; 198        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; F13      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; F14      ; 176        ; 6        ; RX_UART5                             ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F15      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; F16      ; 167        ; 6        ; TX_UART5                             ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G1       ; 24         ; 1B       ; altera_reserved_tdi                  ; input  ; 3.3 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; Off          ;
; G2       ; 8          ; 1A       ; B1A_G2                               ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G3       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G4       ;            ; 1A       ; VCCIO1A                              ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; G5       ; 6          ; 1A       ; B1A_G5                               ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G6       ; 18         ; 1B       ; JTAGEN                               ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G7       ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G9       ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G11      ; 172        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G12      ; 174        ; 6        ; RX_UART6                             ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G13      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; G14      ; 164        ; 6        ; TX_UART0                             ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G15      ; 166        ; 6        ; TX_UART6                             ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G16      ; 165        ; 6        ; TX_UART7                             ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H1       ; 26         ; 1B       ; altera_reserved_tdo                  ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; N               ; no       ; Off          ;
; H2       ; 20         ; 1B       ; altera_reserved_tms                  ; input  ; 3.3 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; Off          ;
; H3       ; 22         ; 1B       ; altera_reserved_tck                  ; input  ; 3.3 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; Off          ;
; H4       ;            ; 1A       ; VCCIO1A                              ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; H5       ; 4          ; 1A       ; B1A_H5                               ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H6       ; 30         ; 1B       ; B1A_B2                               ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H7       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; H9       ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; H10      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; H11      ; 160        ; 6        ; RX_UART0                             ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H12      ; 162        ; 6        ; RX_UART7                             ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H13      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; H14      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; H15      ; 153        ; 6        ; TX_UART2                             ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H16      ; 155        ; 6        ; TX_UART1                             ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J1       ; 21         ; 1B       ; POR_N_LOAD_N                         ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J2       ; 34         ; 1B       ; FPGA_DONE                            ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J3       ; 32         ; 1B       ; ModPwrGood                           ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J4       ;            ; 1B       ; VCCIO1B                              ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; J5       ; 28         ; 1B       ; B1_1B_J5                             ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J6       ; 40         ; 2        ; MAX10_CLK_p(n)                       ; input  ; LVDS                  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J7       ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; J8       ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; J9       ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J11      ; 148        ; 6        ; RX_UART1                             ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J12      ; 150        ; 6        ; RX_UART3                             ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J13      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; J14      ; 149        ; 6        ; RX_UART2                             ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J15      ; 152        ; 6        ; SFP_MAC_SCL                          ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J16      ; 154        ; 6        ; TX_UART3                             ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K1       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K2       ; 39         ; 2        ; B2_K2                                ; bidir  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K3       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K4       ;            ; 2        ; VCCIO2                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; K5       ; 52         ; 2        ; B2_K5                                ; bidir  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K6       ; 42         ; 2        ; MAX10_CLK_p                          ; input  ; LVDS                  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K7       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K8       ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K10      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; K11      ; 136        ; 5        ; B5_K11                               ; bidir  ; 1.8 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K12      ; 138        ; 5        ; B5_K12                               ; bidir  ; 1.8 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K13      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 1.8V    ; --         ;                 ; --       ; --           ;
; K14      ; 140        ; 5        ; B5_K14                               ; bidir  ; 1.8 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K15      ; 151        ; 6        ; SFP_MAX_SDA                          ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K16      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L1       ; 37         ; 2        ; B2_L1                                ; bidir  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L2       ; 43         ; 2        ; B2_L2                                ; bidir  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L3       ; 38         ; 2        ; B2_L3                                ; bidir  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L4       ;            ; 2        ; VCCIO2                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; L5       ;            ; --       ; VCCA1                                ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 54         ; 2        ; B2_L6                                ; bidir  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L7       ; 66         ; 3        ; B3_L7                                ; bidir  ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; L8       ; 78         ; 3        ; B3_L8                                ; bidir  ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; L9       ; 102        ; 4        ; B4_L9                                ; bidir  ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; L10      ; 118        ; 4        ; B4_L10                               ; bidir  ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; L11      ; 124        ; 5        ; B5_L11                               ; bidir  ; 1.8 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L12      ; 126        ; 5        ; B5_L12                               ; bidir  ; 1.8 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L13      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 1.8V    ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L15      ; 142        ; 5        ; B5_L15                               ; bidir  ; 1.8 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L16      ; 143        ; 5        ; B5_L16                               ; bidir  ; 1.8 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M1       ; 45         ; 2        ; B2_M1                                ; bidir  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M2       ; 41         ; 2        ; B2_M2                                ; bidir  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M3       ; 36         ; 2        ; CLK_50MHz                            ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M4       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; VCCD_PLL1                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M6       ; 64         ; 3        ; B3_M6                                ; bidir  ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; M7       ; 76         ; 3        ; B3_M7                                ; bidir  ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; M8       ; 88         ; 3        ; B3_M8                                ; bidir  ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; M9       ; 90         ; 3        ; B3_M9                                ; bidir  ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; M10      ; 100        ; 4        ; B4_M10                               ; bidir  ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; M11      ; 116        ; 4        ; B4_M11                               ; bidir  ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; M12      ;            ; --       ; VCCA4                                ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; M13      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 1.8V    ; --         ;                 ; --       ; --           ;
; M14      ; 131        ; 5        ; B5_M14                               ; bidir  ; 1.8 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M15      ; 129        ; 5        ; B5_M15                               ; bidir  ; 1.8 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M16      ; 141        ; 5        ; B5_M16                               ; bidir  ; 1.8 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N1       ; 47         ; 2        ; B2_N1                                ; bidir  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N2       ; 44         ; 2        ; SMA_CLK_p(n)                         ; output ; LVDS_E_3R             ;         ; Row I/O    ; N               ; no       ; Off          ;
; N3       ; 56         ; 2        ; ADC_SYSREF_p(n)                      ; output ; LVDS_E_3R             ;         ; Row I/O    ; N               ; no       ; Off          ;
; N4       ; 58         ; 2        ; ADC_SYSREF_p                         ; output ; LVDS_E_3R             ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N5       ; 62         ; 3        ; B3_N5                                ; bidir  ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; N6       ;            ; 3        ; VCCIO3                               ; power  ;                       ; 1.8V    ; --         ;                 ; --       ; --           ;
; N7       ;            ; 3        ; VCCIO3                               ; power  ;                       ; 1.8V    ; --         ;                 ; --       ; --           ;
; N8       ;            ; 3        ; VCCIO3                               ; power  ;                       ; 1.8V    ; --         ;                 ; --       ; --           ;
; N9       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; N10      ;            ; 4        ; VCCIO4                               ; power  ;                       ; 1.8V    ; --         ;                 ; --       ; --           ;
; N11      ;            ; 4        ; VCCIO4                               ; power  ;                       ; 1.8V    ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; N14      ; 128        ; 5        ; B5_N14                               ; bidir  ; 1.8 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N15      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; N16      ; 132        ; 5        ; B5_N16                               ; bidir  ; 1.8 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P1       ; 46         ; 2        ; SMA_CLK_p                            ; output ; LVDS_E_3R             ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P2       ; 61         ; 3        ; FPGA_SMA_TRIG                        ; bidir  ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; P3       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P4       ; 60         ; 3        ; B3_P4                                ; bidir  ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; P5       ; 70         ; 3        ; FPGA_SPI_SCLK                        ; bidir  ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; P6       ; 82         ; 3        ; B3_P6                                ; bidir  ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; P7       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P8       ; 86         ; 3        ; B3_P8                                ; bidir  ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; P9       ; 84         ; 3        ; B3_P9                                ; bidir  ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; P10      ; 96         ; 4        ; B4_P10                               ; bidir  ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; P11      ; 98         ; 4        ; B4_P11                               ; bidir  ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; P12      ; 106        ; 4        ; B4_P12                               ; bidir  ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; P13      ; 104        ; 4        ; MAX10_SPARE8                         ; bidir  ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; P14      ; 120        ; 5        ; B5_P14                               ; bidir  ; 1.8 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P15      ; 130        ; 5        ; B5_P15                               ; bidir  ; 1.8 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P16      ; 134        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 63         ; 3        ; FPGA_SMA_CLK                         ; bidir  ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; R2       ; 67         ; 3        ; FPGA_UART_SEL4                       ; input  ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; R3       ; 65         ; 3        ; FPGA_UART_SEL2                       ; input  ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; R4       ; 68         ; 3        ; FPGA_UART_SEL0                       ; bidir  ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; R5       ; 74         ; 3        ; FPGA_SPI_SEL0                        ; input  ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; R6       ; 72         ; 3        ; FPGA_SPI_SEL2                        ; bidir  ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; R7       ; 80         ; 3        ; FPGA_SPI_SEL4                        ; bidir  ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; R8       ; 83         ; 3        ; FPGA_SPI_SEL6                        ; bidir  ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; R9       ; 87         ; 3        ; MAX10_SPARE1                         ; bidir  ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; R10      ; 94         ; 3        ; MAX10_SPARE2                         ; bidir  ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; R11      ; 97         ; 4        ; MAX10_SPARE4                         ; bidir  ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; R12      ; 99         ; 4        ; MAX10_SPARE6                         ; bidir  ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; R13      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; R14      ; 122        ; 5        ; MAX10_SPARE10                        ; bidir  ; 1.8 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R15      ; 133        ; 5        ; MAX10_SPARE12                        ; bidir  ; 1.8 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R16      ; 135        ; 5        ; MAX10_SPARE13                        ; bidir  ; 1.8 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T1       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T2       ; 71         ; 3        ; FPGA_UART_SEL3                       ; input  ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; T3       ; 69         ; 3        ; FPGA_UART_SEL1                       ; input  ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; T4       ; 75         ; 3        ; FPGA_SPI_SDOUT                       ; bidir  ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; T5       ; 73         ; 3        ; FPGA_SPI_SDATA                       ; bidir  ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; T6       ; 79         ; 3        ; FPGA_SPI_SEL1                        ; bidir  ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; T7       ; 77         ; 3        ; FPGA_SPI_SEL3                        ; bidir  ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; T8       ; 81         ; 3        ; FPGA_SPI_SEL5                        ; bidir  ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; T9       ; 85         ; 3        ; MAX10_SPARE0                         ; bidir  ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; T10      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T11      ; 92         ; 3        ; MAX10_SPARE3                         ; bidir  ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; T12      ; 103        ; 4        ; MAX10_SPARE5                         ; bidir  ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; T13      ; 101        ; 4        ; MAX10_SPARE7                         ; bidir  ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; T14      ; 121        ; 5        ; MAX10_SPARE9                         ; bidir  ; 1.8 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T15      ; 123        ; 5        ; MAX10_SPARE11                        ; bidir  ; 1.8 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T16      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+--------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+---------------------------------------------------------+
; I/O Assignment Warnings                                 ;
+------------------+--------------------------------------+
; Pin Name         ; Reason                               ;
+------------------+--------------------------------------+
; FPGA_DONE        ; Missing drive strength               ;
; ModPwrGood       ; Missing drive strength               ;
; POR_N_LOAD_N     ; Missing drive strength               ;
; SRSTn            ; Missing drive strength               ;
; FPGA_I2C_INTn    ; Missing drive strength               ;
; ModPwrEn         ; Missing drive strength               ;
; B1_1B_J5         ; Missing drive strength               ;
; JTAGEN           ; Missing drive strength               ;
; B1A_F4           ; Missing drive strength               ;
; B1A_F5           ; Missing drive strength               ;
; B1A_C3           ; Missing drive strength               ;
; B1A_C4           ; Missing drive strength               ;
; B1A_G5           ; Missing drive strength               ;
; B1A_H5           ; Missing drive strength               ;
; B1A_F2           ; Missing drive strength               ;
; B1A_E3           ; Missing drive strength               ;
; B1A_G2           ; Missing drive strength               ;
; B1A_B2           ; Missing drive strength               ;
; B1A_C2           ; Missing drive strength               ;
; B2_N1            ; Missing drive strength and slew rate ;
; B2_L3            ; Missing drive strength and slew rate ;
; B2_K2            ; Missing drive strength and slew rate ;
; B2_L1            ; Missing drive strength and slew rate ;
; B2_L2            ; Missing drive strength and slew rate ;
; B2_M2            ; Missing drive strength and slew rate ;
; B2_L6            ; Missing drive strength and slew rate ;
; B2_K5            ; Missing drive strength and slew rate ;
; B2_M1            ; Missing drive strength and slew rate ;
; FPGA_SPI_SEL1    ; Missing drive strength and slew rate ;
; B3_N5            ; Missing drive strength and slew rate ;
; B3_P4            ; Missing drive strength and slew rate ;
; FPGA_SMA_CLK     ; Missing drive strength and slew rate ;
; FPGA_SMA_TRIG    ; Missing drive strength and slew rate ;
; B3_L7            ; Missing drive strength and slew rate ;
; B3_M6            ; Missing drive strength and slew rate ;
; FPGA_SPI_SCLK    ; Missing drive strength and slew rate ;
; FPGA_SPI_SEL2    ; Missing drive strength and slew rate ;
; FPGA_SPI_SDOUT   ; Missing drive strength and slew rate ;
; FPGA_SPI_SDATA   ; Missing drive strength and slew rate ;
; B3_L8            ; Missing drive strength and slew rate ;
; B3_M7            ; Missing drive strength and slew rate ;
; B3_P6            ; Missing drive strength and slew rate ;
; FPGA_SPI_SEL4    ; Missing drive strength and slew rate ;
; FPGA_SPI_SEL6    ; Missing drive strength and slew rate ;
; FPGA_SPI_SEL5    ; Missing drive strength and slew rate ;
; B3_P8            ; Missing drive strength and slew rate ;
; B3_P9            ; Missing drive strength and slew rate ;
; MAX10_SPARE1     ; Missing drive strength and slew rate ;
; MAX10_SPARE0     ; Missing drive strength and slew rate ;
; B3_M9            ; Missing drive strength and slew rate ;
; B3_M8            ; Missing drive strength and slew rate ;
; MAX10_SPARE2     ; Missing drive strength and slew rate ;
; MAX10_SPARE3     ; Missing drive strength and slew rate ;
; FPGA_SPI_SEL3    ; Missing drive strength and slew rate ;
; MAX10_SPARE5     ; Missing drive strength and slew rate ;
; B4_P11           ; Missing drive strength and slew rate ;
; B4_P10           ; Missing drive strength and slew rate ;
; MAX10_SPARE6     ; Missing drive strength and slew rate ;
; MAX10_SPARE4     ; Missing drive strength and slew rate ;
; B4_L9            ; Missing drive strength and slew rate ;
; B4_M10           ; Missing drive strength and slew rate ;
; B4_L10           ; Missing drive strength and slew rate ;
; B4_M11           ; Missing drive strength and slew rate ;
; MAX10_SPARE7     ; Missing drive strength and slew rate ;
; B4_P12           ; Missing drive strength and slew rate ;
; MAX10_SPARE8     ; Missing drive strength and slew rate ;
; MAX10_SPARE12    ; Missing drive strength and slew rate ;
; B5_P14           ; Missing drive strength and slew rate ;
; MAX10_SPARE10    ; Missing drive strength and slew rate ;
; MAX10_SPARE9     ; Missing drive strength and slew rate ;
; MAX10_SPARE11    ; Missing drive strength and slew rate ;
; B5_L11           ; Missing drive strength and slew rate ;
; B5_L12           ; Missing drive strength and slew rate ;
; B5_N14           ; Missing drive strength and slew rate ;
; B5_P15           ; Missing drive strength and slew rate ;
; B5_M15           ; Missing drive strength and slew rate ;
; B5_N16           ; Missing drive strength and slew rate ;
; B5_K11           ; Missing drive strength and slew rate ;
; B5_K12           ; Missing drive strength and slew rate ;
; B5_K14           ; Missing drive strength and slew rate ;
; B5_L15           ; Missing drive strength and slew rate ;
; B5_M16           ; Missing drive strength and slew rate ;
; B5_L16           ; Missing drive strength and slew rate ;
; B5_M14           ; Missing drive strength and slew rate ;
; MAX10_SPARE13    ; Missing drive strength and slew rate ;
; SFP_MAX_SDA      ; Missing drive strength               ;
; SFP_MAC_SCL      ; Missing drive strength               ;
; B7_E11           ; Missing drive strength               ;
; B7_E10           ; Missing drive strength               ;
; CLNR_nINT        ; Missing drive strength               ;
; CLNR_GPIO0       ; Missing drive strength               ;
; SFP_LOS          ; Missing drive strength               ;
; CLNR_GPIO2       ; Missing drive strength               ;
; CLNR_GPIO3       ; Missing drive strength               ;
; FPGA_I2C_SCL     ; Missing drive strength               ;
; CLNR_GPIO1       ; Missing drive strength               ;
; SFP_ModDet       ; Missing drive strength               ;
; SFP_TX_Fault     ; Missing drive strength               ;
; SMA_TTL_CLK      ; Missing drive strength               ;
; FPGA_I2C_SDA     ; Missing drive strength               ;
; SMA_NIM_SYNC     ; Missing drive strength               ;
; SMA_RJ45_CLK_SEL ; Missing drive strength               ;
; SMA_TTL_SYNC     ; Missing drive strength               ;
; SMA_NIM_CLK      ; Missing drive strength               ;
; CLNR_RESETn      ; Missing drive strength               ;
; FPGA_UART_TX     ; Missing drive strength               ;
; FPGA_UART_RX     ; Missing drive strength               ;
; FPGA_UART_SEL0   ; Missing drive strength and slew rate ;
; TX_UART19        ; Missing drive strength               ;
; RX_UART1         ; Missing drive strength               ;
; RX_UART3         ; Missing drive strength               ;
; RX_UART2         ; Missing drive strength               ;
; TX_UART3         ; Missing drive strength               ;
; TX_UART2         ; Missing drive strength               ;
; TX_UART9         ; Missing drive strength               ;
; TX_UART15        ; Missing drive strength               ;
; RX_UART0         ; Missing drive strength               ;
; RX_UART7         ; Missing drive strength               ;
; TX_UART0         ; Missing drive strength               ;
; TX_UART6         ; Missing drive strength               ;
; TX_UART7         ; Missing drive strength               ;
; TX_UART5         ; Missing drive strength               ;
; RX_UART6         ; Missing drive strength               ;
; RX_UART5         ; Missing drive strength               ;
; RX_UART4         ; Missing drive strength               ;
; TX_UART4         ; Missing drive strength               ;
; TX_UART11        ; Missing drive strength               ;
; RX_UART10        ; Missing drive strength               ;
; RX_UART8         ; Missing drive strength               ;
; TX_UART10        ; Missing drive strength               ;
; TX_UART8         ; Missing drive strength               ;
; TX_UART14        ; Missing drive strength               ;
; TX_UART1         ; Missing drive strength               ;
; RX_UART12        ; Missing drive strength               ;
; RX_UART11        ; Missing drive strength               ;
; RX_UART9         ; Missing drive strength               ;
; RX_UART15        ; Missing drive strength               ;
; RX_UART13        ; Missing drive strength               ;
; RX_UART19        ; Missing drive strength               ;
; RX_UART14        ; Missing drive strength               ;
; TX_UART17        ; Missing drive strength               ;
; TX_UART16        ; Missing drive strength               ;
; RX_UART18        ; Missing drive strength               ;
; RX_UART17        ; Missing drive strength               ;
; TX_UART12        ; Missing drive strength               ;
; TX_UART18        ; Missing drive strength               ;
; TX_UART13        ; Missing drive strength               ;
; RX_UART16        ; Missing drive strength               ;
+------------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                       ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |NIOS_HyperRAM                                                                                                                          ; 1840 (27)   ; 1592 (0)                  ; 0 (0)         ; 10880       ; 3    ; 1          ; 0            ; 0       ; 0         ; 160  ; 0            ; 248 (27)     ; 1054 (0)          ; 538 (0)          ; 0          ; |NIOS_HyperRAM                                                                                                                                                                                                                                                                                                                                            ; NIOS_HyperRAM                     ; work         ;
;    |simple_mux:nios_uart_rx_mux|                                                                                                        ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 0 (0)            ; 0          ; |NIOS_HyperRAM|simple_mux:nios_uart_rx_mux                                                                                                                                                                                                                                                                                                                ; simple_mux                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 150 (1)     ; 91 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (1)       ; 24 (0)            ; 67 (0)           ; 0          ; |NIOS_HyperRAM|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 149 (0)     ; 91 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 58 (0)       ; 24 (0)            ; 67 (0)           ; 0          ; |NIOS_HyperRAM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 149 (0)     ; 91 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 58 (0)       ; 24 (0)            ; 67 (0)           ; 0          ; |NIOS_HyperRAM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 149 (6)     ; 91 (5)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 58 (1)       ; 24 (3)            ; 67 (0)           ; 0          ; |NIOS_HyperRAM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 145 (0)     ; 86 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 57 (0)       ; 21 (0)            ; 67 (0)           ; 0          ; |NIOS_HyperRAM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 145 (103)   ; 86 (58)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 57 (43)      ; 21 (20)           ; 67 (42)          ; 0          ; |NIOS_HyperRAM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 9 (9)            ; 0          ; |NIOS_HyperRAM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 21 (21)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 18 (18)          ; 0          ; |NIOS_HyperRAM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 1649 (172)  ; 1501 (170)                ; 0 (0)         ; 10880       ; 3    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 148 (2)      ; 1030 (167)        ; 471 (0)          ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 1480 (0)    ; 1331 (0)                  ; 0 (0)         ; 10880       ; 3    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 146 (0)      ; 863 (0)           ; 471 (0)          ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 1480 (648)  ; 1331 (620)                ; 0 (0)         ; 10880       ; 3    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 146 (34)     ; 863 (551)         ; 471 (56)         ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 48 (46)     ; 46 (46)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 31 (31)           ; 17 (0)           ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (0)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_3af:auto_generated|                                                                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_3af:auto_generated                                                                                                                   ; decode_3af                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 15 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 15 (0)           ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_i7c:auto_generated|                                                                                              ; 15 (15)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 15 (15)          ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_i7c:auto_generated                                                                                                                              ; mux_i7c                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 10880       ; 3    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_6g14:auto_generated|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 10880       ; 3    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6g14:auto_generated                                                                                                                                                 ; altsyncram_6g14                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 6 (6)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 13 (13)          ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 108 (108)   ; 57 (57)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 40 (40)      ; 8 (8)             ; 60 (60)          ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 464 (1)     ; 429 (1)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (0)       ; 264 (0)           ; 168 (1)          ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 0 (0)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 425 (0)     ; 409 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 250 (0)           ; 162 (0)          ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 255 (255)   ; 255 (255)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 240 (240)         ; 15 (15)          ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 185 (0)     ; 154 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 10 (0)            ; 162 (0)          ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 39 (29)     ; 15 (5)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (19)      ; 10 (0)            ; 10 (10)          ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (10)           ; 0 (0)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 158 (10)    ; 134 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (10)      ; 8 (0)             ; 133 (0)          ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 9 (0)       ; 7 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 7 (0)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_erh:auto_generated|                                                                                             ; 9 (9)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_erh:auto_generated                                                             ; cntr_erh                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)       ; 7 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (0)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_8hi:auto_generated|                                                                                             ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_8hi:auto_generated                                                                                      ; cntr_8hi                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)       ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 4 (0)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_4rh:auto_generated|                                                                                             ; 6 (6)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_4rh:auto_generated                                                                            ; cntr_4rh                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 4 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 1 (0)             ; 0 (0)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_odi:auto_generated|                                                                                             ; 4 (4)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 1 (1)             ; 0 (0)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_odi:auto_generated                                                                               ; cntr_odi                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 16 (16)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 15 (15)          ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 91 (91)     ; 85 (85)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (6)             ; 85 (85)          ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 15 (15)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 15 (15)          ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 0 (0)             ; 8 (8)            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                              ;
+------------------+----------+---------------+---------------+-----------------------+-----+------+
; Name             ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+------------------+----------+---------------+---------------+-----------------------+-----+------+
; FPGA_SPI_SEL0    ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; CLK_50MHz        ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; MAX10_CLK_p      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SMA_CLK_p        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ADC_SYSREF_p     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FPGA_DONE        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; ModPwrGood       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; POR_N_LOAD_N     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SRSTn            ; Bidir    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; FPGA_I2C_INTn    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; ModPwrEn         ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; B1_1B_J5         ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; JTAGEN           ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; B1A_F4           ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; B1A_F5           ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; B1A_C3           ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; B1A_C4           ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; B1A_G5           ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; B1A_H5           ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; B1A_F2           ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; B1A_E3           ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; B1A_G2           ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; B1A_B2           ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; B1A_C2           ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; B2_N1            ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; B2_L3            ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; B2_K2            ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; B2_L1            ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; B2_L2            ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; B2_M2            ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; B2_L6            ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; B2_K5            ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; B2_M1            ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; FPGA_SPI_SEL1    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; B3_N5            ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; B3_P4            ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; FPGA_SMA_CLK     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; FPGA_SMA_TRIG    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; B3_L7            ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; B3_M6            ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; FPGA_SPI_SCLK    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; FPGA_SPI_SEL2    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; FPGA_SPI_SDOUT   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; FPGA_SPI_SDATA   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; B3_L8            ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; B3_M7            ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; B3_P6            ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; FPGA_SPI_SEL4    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; FPGA_SPI_SEL6    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; FPGA_SPI_SEL5    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; B3_P8            ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; B3_P9            ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; MAX10_SPARE1     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; MAX10_SPARE0     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; B3_M9            ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; B3_M8            ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; MAX10_SPARE2     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; MAX10_SPARE3     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; FPGA_SPI_SEL3    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; MAX10_SPARE5     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; B4_P11           ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; B4_P10           ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; MAX10_SPARE6     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; MAX10_SPARE4     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; B4_L9            ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; B4_M10           ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; B4_L10           ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; B4_M11           ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; MAX10_SPARE7     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; B4_P12           ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; MAX10_SPARE8     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; MAX10_SPARE12    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; B5_P14           ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; MAX10_SPARE10    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; MAX10_SPARE9     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; MAX10_SPARE11    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; B5_L11           ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; B5_L12           ; Bidir    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; B5_N14           ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; B5_P15           ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; B5_M15           ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; B5_N16           ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; B5_K11           ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; B5_K12           ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; B5_K14           ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; B5_L15           ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; B5_M16           ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; B5_L16           ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; B5_M14           ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; MAX10_SPARE13    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SFP_MAX_SDA      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SFP_MAC_SCL      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; B7_E11           ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; B7_E10           ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; CLNR_nINT        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; CLNR_GPIO0       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SFP_LOS          ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; CLNR_GPIO2       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; CLNR_GPIO3       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; FPGA_I2C_SCL     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; CLNR_GPIO1       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SFP_ModDet       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SFP_TX_Fault     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SMA_TTL_CLK      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; FPGA_I2C_SDA     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SMA_NIM_SYNC     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SMA_RJ45_CLK_SEL ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SMA_TTL_SYNC     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SMA_NIM_CLK      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; CLNR_RESETn      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; FPGA_UART_TX     ; Bidir    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; FPGA_UART_RX     ; Bidir    ; --            ; (6) 873 ps    ; --                    ; --  ; --   ;
; FPGA_UART_SEL0   ; Bidir    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; TX_UART19        ; Bidir    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; RX_UART1         ; Bidir    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; RX_UART3         ; Bidir    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; RX_UART2         ; Bidir    ; --            ; (6) 873 ps    ; --                    ; --  ; --   ;
; TX_UART3         ; Bidir    ; --            ; (0) 0 ps      ; --                    ; --  ; --   ;
; TX_UART2         ; Bidir    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; TX_UART9         ; Bidir    ; --            ; (6) 873 ps    ; --                    ; --  ; --   ;
; TX_UART15        ; Bidir    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; RX_UART0         ; Bidir    ; --            ; (6) 873 ps    ; --                    ; --  ; --   ;
; RX_UART7         ; Bidir    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; TX_UART0         ; Bidir    ; --            ; (6) 873 ps    ; --                    ; --  ; --   ;
; TX_UART6         ; Bidir    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; TX_UART7         ; Bidir    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; TX_UART5         ; Bidir    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; RX_UART6         ; Bidir    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; RX_UART5         ; Bidir    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; RX_UART4         ; Bidir    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; TX_UART4         ; Bidir    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; TX_UART11        ; Bidir    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; RX_UART10        ; Bidir    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; RX_UART8         ; Bidir    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; TX_UART10        ; Bidir    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; TX_UART8         ; Bidir    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; TX_UART14        ; Bidir    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; TX_UART1         ; Bidir    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; RX_UART12        ; Bidir    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; RX_UART11        ; Bidir    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; RX_UART9         ; Bidir    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; RX_UART15        ; Bidir    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; RX_UART13        ; Bidir    ; --            ; (6) 868 ps    ; --                    ; --  ; --   ;
; RX_UART19        ; Bidir    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; RX_UART14        ; Bidir    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; TX_UART17        ; Bidir    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; TX_UART16        ; Bidir    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; RX_UART18        ; Bidir    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; RX_UART17        ; Bidir    ; --            ; (6) 868 ps    ; --                    ; --  ; --   ;
; TX_UART12        ; Bidir    ; --            ; (6) 868 ps    ; --                    ; --  ; --   ;
; TX_UART18        ; Bidir    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; TX_UART13        ; Bidir    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; RX_UART16        ; Bidir    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; FPGA_UART_SEL3   ; Input    ; --            ; (6) 868 ps    ; --                    ; --  ; --   ;
; FPGA_UART_SEL2   ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; FPGA_UART_SEL1   ; Input    ; --            ; (6) 868 ps    ; --                    ; --  ; --   ;
; FPGA_UART_SEL4   ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; MAX10_CLK_p(n)   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SMA_CLK_p(n)     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ADC_SYSREF_p(n)  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
+------------------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                    ;
+---------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                 ; Pad To Core Index ; Setting ;
+---------------------------------------------------------------------+-------------------+---------+
; FPGA_SPI_SEL0                                                       ;                   ;         ;
; CLK_50MHz                                                           ;                   ;         ;
; MAX10_CLK_p                                                         ;                   ;         ;
; FPGA_DONE                                                           ;                   ;         ;
; ModPwrGood                                                          ;                   ;         ;
; POR_N_LOAD_N                                                        ;                   ;         ;
; SRSTn                                                               ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[83]~feeder    ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[83]~feeder ; 0                 ; 6       ;
; FPGA_I2C_INTn                                                       ;                   ;         ;
; ModPwrEn                                                            ;                   ;         ;
; B1_1B_J5                                                            ;                   ;         ;
; JTAGEN                                                              ;                   ;         ;
; B1A_F4                                                              ;                   ;         ;
; B1A_F5                                                              ;                   ;         ;
; B1A_C3                                                              ;                   ;         ;
; B1A_C4                                                              ;                   ;         ;
; B1A_G5                                                              ;                   ;         ;
; B1A_H5                                                              ;                   ;         ;
; B1A_F2                                                              ;                   ;         ;
; B1A_E3                                                              ;                   ;         ;
; B1A_G2                                                              ;                   ;         ;
; B1A_B2                                                              ;                   ;         ;
; B1A_C2                                                              ;                   ;         ;
; B2_N1                                                               ;                   ;         ;
; B2_L3                                                               ;                   ;         ;
; B2_K2                                                               ;                   ;         ;
; B2_L1                                                               ;                   ;         ;
; B2_L2                                                               ;                   ;         ;
; B2_M2                                                               ;                   ;         ;
; B2_L6                                                               ;                   ;         ;
; B2_K5                                                               ;                   ;         ;
; B2_M1                                                               ;                   ;         ;
; FPGA_SPI_SEL1                                                       ;                   ;         ;
; B3_N5                                                               ;                   ;         ;
; B3_P4                                                               ;                   ;         ;
; FPGA_SMA_CLK                                                        ;                   ;         ;
; FPGA_SMA_TRIG                                                       ;                   ;         ;
; B3_L7                                                               ;                   ;         ;
; B3_M6                                                               ;                   ;         ;
; FPGA_SPI_SCLK                                                       ;                   ;         ;
; FPGA_SPI_SEL2                                                       ;                   ;         ;
; FPGA_SPI_SDOUT                                                      ;                   ;         ;
; FPGA_SPI_SDATA                                                      ;                   ;         ;
; B3_L8                                                               ;                   ;         ;
; B3_M7                                                               ;                   ;         ;
; B3_P6                                                               ;                   ;         ;
; FPGA_SPI_SEL4                                                       ;                   ;         ;
; FPGA_SPI_SEL6                                                       ;                   ;         ;
; FPGA_SPI_SEL5                                                       ;                   ;         ;
; B3_P8                                                               ;                   ;         ;
; B3_P9                                                               ;                   ;         ;
; MAX10_SPARE1                                                        ;                   ;         ;
; MAX10_SPARE0                                                        ;                   ;         ;
; B3_M9                                                               ;                   ;         ;
; B3_M8                                                               ;                   ;         ;
; MAX10_SPARE2                                                        ;                   ;         ;
; MAX10_SPARE3                                                        ;                   ;         ;
; FPGA_SPI_SEL3                                                       ;                   ;         ;
; MAX10_SPARE5                                                        ;                   ;         ;
; B4_P11                                                              ;                   ;         ;
; B4_P10                                                              ;                   ;         ;
; MAX10_SPARE6                                                        ;                   ;         ;
; MAX10_SPARE4                                                        ;                   ;         ;
; B4_L9                                                               ;                   ;         ;
; B4_M10                                                              ;                   ;         ;
; B4_L10                                                              ;                   ;         ;
; B4_M11                                                              ;                   ;         ;
; MAX10_SPARE7                                                        ;                   ;         ;
; B4_P12                                                              ;                   ;         ;
; MAX10_SPARE8                                                        ;                   ;         ;
; MAX10_SPARE12                                                       ;                   ;         ;
; B5_P14                                                              ;                   ;         ;
; MAX10_SPARE10                                                       ;                   ;         ;
; MAX10_SPARE9                                                        ;                   ;         ;
; MAX10_SPARE11                                                       ;                   ;         ;
; B5_L11                                                              ;                   ;         ;
; B5_L12                                                              ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]~feeder     ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]~feeder  ; 0                 ; 6       ;
; B5_N14                                                              ;                   ;         ;
; B5_P15                                                              ;                   ;         ;
; B5_M15                                                              ;                   ;         ;
; B5_N16                                                              ;                   ;         ;
; B5_K11                                                              ;                   ;         ;
; B5_K12                                                              ;                   ;         ;
; B5_K14                                                              ;                   ;         ;
; B5_L15                                                              ;                   ;         ;
; B5_M16                                                              ;                   ;         ;
; B5_L16                                                              ;                   ;         ;
; B5_M14                                                              ;                   ;         ;
; MAX10_SPARE13                                                       ;                   ;         ;
; SFP_MAX_SDA                                                         ;                   ;         ;
; SFP_MAC_SCL                                                         ;                   ;         ;
; B7_E11                                                              ;                   ;         ;
; B7_E10                                                              ;                   ;         ;
; CLNR_nINT                                                           ;                   ;         ;
; CLNR_GPIO0                                                          ;                   ;         ;
; SFP_LOS                                                             ;                   ;         ;
; CLNR_GPIO2                                                          ;                   ;         ;
; CLNR_GPIO3                                                          ;                   ;         ;
; FPGA_I2C_SCL                                                        ;                   ;         ;
; CLNR_GPIO1                                                          ;                   ;         ;
; SFP_ModDet                                                          ;                   ;         ;
; SFP_TX_Fault                                                        ;                   ;         ;
; SMA_TTL_CLK                                                         ;                   ;         ;
; FPGA_I2C_SDA                                                        ;                   ;         ;
; SMA_NIM_SYNC                                                        ;                   ;         ;
; SMA_RJ45_CLK_SEL                                                    ;                   ;         ;
; SMA_TTL_SYNC                                                        ;                   ;         ;
; SMA_NIM_CLK                                                         ;                   ;         ;
; CLNR_RESETn                                                         ;                   ;         ;
; FPGA_UART_TX                                                        ;                   ;         ;
;      - ShiftLeft0~0                                                 ; 0                 ; 6       ;
;      - ShiftLeft0~2                                                 ; 0                 ; 6       ;
;      - ShiftLeft0~5                                                 ; 0                 ; 6       ;
;      - ShiftLeft0~9                                                 ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[7]         ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[7]~feeder     ; 0                 ; 6       ;
; FPGA_UART_RX                                                        ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]~feeder     ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]~feeder  ; 1                 ; 6       ;
; FPGA_UART_SEL0                                                      ;                   ;         ;
;      - simple_mux:nios_uart_rx_mux|Mux0~1                           ; 0                 ; 6       ;
;      - simple_mux:nios_uart_rx_mux|Mux0~3                           ; 0                 ; 6       ;
;      - simple_mux:nios_uart_rx_mux|Mux0~5                           ; 0                 ; 6       ;
;      - simple_mux:nios_uart_rx_mux|Mux0~6                           ; 0                 ; 6       ;
;      - simple_mux:nios_uart_rx_mux|Mux0~7                           ; 0                 ; 6       ;
;      - simple_mux:nios_uart_rx_mux|Mux0~8                           ; 0                 ; 6       ;
;      - simple_mux:nios_uart_rx_mux|Mux0~10                          ; 0                 ; 6       ;
;      - ShiftLeft0~1                                                 ; 0                 ; 6       ;
;      - ShiftLeft0~3                                                 ; 0                 ; 6       ;
;      - ShiftLeft0~4                                                 ; 0                 ; 6       ;
;      - ShiftLeft0~6                                                 ; 0                 ; 6       ;
;      - ShiftLeft0~7                                                 ; 0                 ; 6       ;
;      - ShiftLeft0~8                                                 ; 0                 ; 6       ;
;      - ShiftLeft0~10                                                ; 0                 ; 6       ;
;      - ShiftLeft0~11                                                ; 0                 ; 6       ;
;      - ShiftLeft0~12                                                ; 0                 ; 6       ;
;      - ShiftLeft0~13                                                ; 0                 ; 6       ;
;      - ShiftLeft0~14                                                ; 0                 ; 6       ;
;      - ShiftLeft0~15                                                ; 0                 ; 6       ;
;      - ShiftLeft0~16                                                ; 0                 ; 6       ;
;      - ShiftLeft0~17                                                ; 0                 ; 6       ;
;      - ShiftLeft0~18                                                ; 0                 ; 6       ;
;      - ShiftLeft0~19                                                ; 0                 ; 6       ;
;      - ShiftLeft0~20                                                ; 0                 ; 6       ;
;      - ShiftLeft0~21                                                ; 0                 ; 6       ;
;      - ShiftLeft0~22                                                ; 0                 ; 6       ;
;      - ShiftLeft0~23                                                ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]            ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[68]        ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[68]           ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]~feeder  ; 0                 ; 6       ;
; TX_UART19                                                           ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[59]~feeder    ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[59]~feeder ; 0                 ; 6       ;
; RX_UART1                                                            ;                   ;         ;
;      - simple_mux:nios_uart_rx_mux|Mux0~8                           ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[19]        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[19]~feeder    ; 0                 ; 0       ;
; RX_UART3                                                            ;                   ;         ;
; RX_UART2                                                            ;                   ;         ;
;      - simple_mux:nios_uart_rx_mux|Mux0~7                           ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[20]~feeder    ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[20]~feeder ; 1                 ; 6       ;
; TX_UART3                                                            ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[61]~feeder    ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[61]~feeder ; 1                 ; 0       ;
; TX_UART2                                                            ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[60]        ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[60]~feeder    ; 0                 ; 6       ;
; TX_UART9                                                            ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[67]~feeder    ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[67]~feeder ; 1                 ; 6       ;
; TX_UART15                                                           ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[55]~feeder    ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[55]~feeder ; 0                 ; 6       ;
; RX_UART0                                                            ;                   ;         ;
;      - simple_mux:nios_uart_rx_mux|Mux0~7                           ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[8]            ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[8]~feeder  ; 1                 ; 6       ;
; RX_UART7                                                            ;                   ;         ;
;      - simple_mux:nios_uart_rx_mux|Mux0~6                           ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[25]~feeder    ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[25]~feeder ; 0                 ; 6       ;
; TX_UART0                                                            ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[48]~feeder    ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[48]~feeder ; 1                 ; 6       ;
; TX_UART6                                                            ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[64]        ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[64]~feeder    ; 0                 ; 6       ;
; TX_UART7                                                            ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[65]~feeder    ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[65]~feeder ; 0                 ; 6       ;
; TX_UART5                                                            ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[63]~feeder    ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[63]~feeder ; 0                 ; 6       ;
; RX_UART6                                                            ;                   ;         ;
;      - simple_mux:nios_uart_rx_mux|Mux0~5                           ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[24]        ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[24]~feeder    ; 0                 ; 6       ;
; RX_UART5                                                            ;                   ;         ;
;      - simple_mux:nios_uart_rx_mux|Mux0~6                           ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[23]~feeder    ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[23]~feeder ; 0                 ; 6       ;
; RX_UART4                                                            ;                   ;         ;
;      - simple_mux:nios_uart_rx_mux|Mux0~5                           ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[22]~feeder    ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[22]~feeder ; 0                 ; 6       ;
; TX_UART4                                                            ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[62]~feeder    ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[62]~feeder ; 0                 ; 6       ;
; TX_UART11                                                           ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[51]~feeder    ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[51]~feeder ; 0                 ; 6       ;
; RX_UART10                                                           ;                   ;         ;
;      - simple_mux:nios_uart_rx_mux|Mux0~4                           ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]~feeder     ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]~feeder  ; 0                 ; 6       ;
; RX_UART8                                                            ;                   ;         ;
;      - simple_mux:nios_uart_rx_mux|Mux0~3                           ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[26]           ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[26]~feeder ; 0                 ; 6       ;
; TX_UART10                                                           ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[50]        ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[50]~feeder    ; 0                 ; 6       ;
; TX_UART8                                                            ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[66]~feeder    ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[66]~feeder ; 0                 ; 6       ;
; TX_UART14                                                           ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[54]~feeder    ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[54]~feeder ; 0                 ; 6       ;
; TX_UART1                                                            ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[49]~feeder    ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[49]~feeder ; 0                 ; 6       ;
; RX_UART12                                                           ;                   ;         ;
;      - simple_mux:nios_uart_rx_mux|Mux0~10                          ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11]        ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[11]~feeder    ; 0                 ; 6       ;
; RX_UART11                                                           ;                   ;         ;
;      - simple_mux:nios_uart_rx_mux|Mux0~4                           ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10]~feeder ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]~feeder    ; 0                 ; 6       ;
; RX_UART9                                                            ;                   ;         ;
;      - simple_mux:nios_uart_rx_mux|Mux0~3                           ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[27]~feeder ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[27]~feeder    ; 0                 ; 6       ;
; RX_UART15                                                           ;                   ;         ;
;      - simple_mux:nios_uart_rx_mux|Mux0~11                          ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[14]~feeder    ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[14]~feeder ; 0                 ; 6       ;
; RX_UART13                                                           ;                   ;         ;
;      - simple_mux:nios_uart_rx_mux|Mux0~10                          ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12]~feeder ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]~feeder    ; 1                 ; 6       ;
; RX_UART19                                                           ;                   ;         ;
;      - simple_mux:nios_uart_rx_mux|Mux0~2                           ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[18]~feeder    ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[18]~feeder ; 0                 ; 6       ;
; RX_UART14                                                           ;                   ;         ;
;      - simple_mux:nios_uart_rx_mux|Mux0~11                          ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[13]        ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[13]           ; 0                 ; 6       ;
; TX_UART17                                                           ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]~feeder    ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[57]~feeder ; 0                 ; 6       ;
; TX_UART16                                                           ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[56]~feeder ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[56]~feeder    ; 0                 ; 6       ;
; RX_UART18                                                           ;                   ;         ;
;      - simple_mux:nios_uart_rx_mux|Mux0~2                           ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[17]~feeder ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]~feeder    ; 0                 ; 6       ;
; RX_UART17                                                           ;                   ;         ;
;      - simple_mux:nios_uart_rx_mux|Mux0~1                           ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[16]           ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[16]~feeder ; 1                 ; 6       ;
; TX_UART12                                                           ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[52]        ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[52]           ; 1                 ; 6       ;
; TX_UART18                                                           ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[58]        ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[58]           ; 0                 ; 6       ;
; TX_UART13                                                           ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[53]        ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[53]           ; 0                 ; 6       ;
; RX_UART16                                                           ;                   ;         ;
;      - simple_mux:nios_uart_rx_mux|Mux0~1                           ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[15]           ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[15]~feeder ; 0                 ; 6       ;
; FPGA_UART_SEL3                                                      ;                   ;         ;
;      - simple_mux:nios_uart_rx_mux|Mux0~0                           ; 1                 ; 6       ;
;      - simple_mux:nios_uart_rx_mux|Mux0~9                           ; 1                 ; 6       ;
;      - simple_mux:nios_uart_rx_mux|Mux0~12                          ; 1                 ; 6       ;
;      - ShiftLeft0~0                                                 ; 1                 ; 6       ;
;      - ShiftLeft0~2                                                 ; 1                 ; 6       ;
;      - ShiftLeft0~5                                                 ; 1                 ; 6       ;
;      - ShiftLeft0~9                                                 ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5]~feeder  ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]~feeder     ; 1                 ; 6       ;
; FPGA_UART_SEL2                                                      ;                   ;         ;
;      - simple_mux:nios_uart_rx_mux|Mux0~0                           ; 0                 ; 6       ;
;      - simple_mux:nios_uart_rx_mux|Mux0~9                           ; 0                 ; 6       ;
;      - ShiftLeft0~0                                                 ; 0                 ; 6       ;
;      - ShiftLeft0~2                                                 ; 0                 ; 6       ;
;      - ShiftLeft0~6                                                 ; 0                 ; 6       ;
;      - ShiftLeft0~7                                                 ; 0                 ; 6       ;
;      - ShiftLeft0~9                                                 ; 0                 ; 6       ;
;      - ShiftLeft0~14                                                ; 0                 ; 6       ;
;      - ShiftLeft0~15                                                ; 0                 ; 6       ;
;      - ShiftLeft0~16                                                ; 0                 ; 6       ;
;      - ShiftLeft0~17                                                ; 0                 ; 6       ;
;      - ShiftLeft0~21                                                ; 0                 ; 6       ;
;      - ShiftLeft0~23                                                ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4]~feeder  ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]~feeder     ; 0                 ; 6       ;
; FPGA_UART_SEL1                                                      ;                   ;         ;
;      - simple_mux:nios_uart_rx_mux|Mux0~1                           ; 1                 ; 6       ;
;      - simple_mux:nios_uart_rx_mux|Mux0~2                           ; 1                 ; 6       ;
;      - simple_mux:nios_uart_rx_mux|Mux0~3                           ; 1                 ; 6       ;
;      - simple_mux:nios_uart_rx_mux|Mux0~4                           ; 1                 ; 6       ;
;      - simple_mux:nios_uart_rx_mux|Mux0~5                           ; 1                 ; 6       ;
;      - simple_mux:nios_uart_rx_mux|Mux0~7                           ; 1                 ; 6       ;
;      - simple_mux:nios_uart_rx_mux|Mux0~10                          ; 1                 ; 6       ;
;      - simple_mux:nios_uart_rx_mux|Mux0~11                          ; 1                 ; 6       ;
;      - ShiftLeft0~1                                                 ; 1                 ; 6       ;
;      - ShiftLeft0~3                                                 ; 1                 ; 6       ;
;      - ShiftLeft0~4                                                 ; 1                 ; 6       ;
;      - ShiftLeft0~6                                                 ; 1                 ; 6       ;
;      - ShiftLeft0~7                                                 ; 1                 ; 6       ;
;      - ShiftLeft0~8                                                 ; 1                 ; 6       ;
;      - ShiftLeft0~10                                                ; 1                 ; 6       ;
;      - ShiftLeft0~11                                                ; 1                 ; 6       ;
;      - ShiftLeft0~12                                                ; 1                 ; 6       ;
;      - ShiftLeft0~13                                                ; 1                 ; 6       ;
;      - ShiftLeft0~14                                                ; 1                 ; 6       ;
;      - ShiftLeft0~15                                                ; 1                 ; 6       ;
;      - ShiftLeft0~16                                                ; 1                 ; 6       ;
;      - ShiftLeft0~17                                                ; 1                 ; 6       ;
;      - ShiftLeft0~18                                                ; 1                 ; 6       ;
;      - ShiftLeft0~19                                                ; 1                 ; 6       ;
;      - ShiftLeft0~20                                                ; 1                 ; 6       ;
;      - ShiftLeft0~21                                                ; 1                 ; 6       ;
;      - ShiftLeft0~22                                                ; 1                 ; 6       ;
;      - ShiftLeft0~23                                                ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]            ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]~feeder  ; 1                 ; 6       ;
; FPGA_UART_SEL4                                                      ;                   ;         ;
;      - simple_mux:nios_uart_rx_mux|Mux0~13                          ; 0                 ; 6       ;
;      - ShiftLeft0~0                                                 ; 0                 ; 6       ;
;      - ShiftLeft0~2                                                 ; 0                 ; 6       ;
;      - ShiftLeft0~5                                                 ; 0                 ; 6       ;
;      - ShiftLeft0~9                                                 ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]            ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]~feeder  ; 0                 ; 6       ;
; MAX10_CLK_p(n)                                                      ;                   ;         ;
+---------------------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                        ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; CLK_50MHz                                                                                                                                                                                                                                                                                                                                                   ; PIN_M3             ; 990     ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X10_Y11_N0    ; 608     ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X10_Y11_N0    ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                    ; FF_X14_Y10_N1      ; 27      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                         ; LCCOMB_X13_Y8_N12  ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                           ; LCCOMB_X13_Y8_N4   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                         ; LCCOMB_X14_Y10_N28 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1            ; LCCOMB_X15_Y8_N4   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0                            ; LCCOMB_X13_Y11_N18 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                              ; FF_X13_Y11_N17     ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                              ; FF_X13_Y11_N1      ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2                              ; LCCOMB_X12_Y11_N18 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15              ; LCCOMB_X13_Y8_N0   ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17              ; LCCOMB_X13_Y8_N14  ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                       ; LCCOMB_X14_Y10_N18 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]~17      ; LCCOMB_X13_Y8_N20  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~13 ; LCCOMB_X12_Y8_N30  ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~20 ; LCCOMB_X13_Y8_N28  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]         ; FF_X12_Y10_N25     ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]        ; FF_X12_Y10_N7      ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; FF_X12_Y10_N17     ; 36      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; FF_X14_Y10_N25     ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                  ; LCCOMB_X12_Y10_N12 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; FF_X11_Y10_N11     ; 34      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                      ; LCCOMB_X15_Y8_N12  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_3af:auto_generated|eq_node[0]~1                                                                                                                       ; LCCOMB_X20_Y11_N26 ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_3af:auto_generated|eq_node[1]~0                                                                                                                       ; LCCOMB_X20_Y11_N0  ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                                                                                    ; LCCOMB_X23_Y10_N22 ; 37      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                                                                                                     ; LCCOMB_X15_Y11_N26 ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1                                                                                                                                                                                                                                     ; LCCOMB_X15_Y11_N16 ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                       ; FF_X12_Y11_N11     ; 444     ; Async. clear               ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena_pipe_reg[1]                                                                                                                                                                                                               ; FF_X20_Y11_N11     ; 5       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[8]~1                                                                                                                                                                                               ; LCCOMB_X14_Y11_N0  ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                                                                                   ; LCCOMB_X22_Y11_N6  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0                                                                                                                                                       ; LCCOMB_X16_Y12_N24 ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                                                                             ; LCCOMB_X22_Y13_N2  ; 7       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_erh:auto_generated|counter_reg_bit[6]~0                                                         ; LCCOMB_X22_Y13_N4  ; 7       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_4rh:auto_generated|counter_reg_bit[3]~0                                                                        ; LCCOMB_X16_Y12_N18 ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_odi:auto_generated|counter_reg_bit[0]~0                                                                           ; LCCOMB_X16_Y12_N30 ; 1       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                                                                                   ; LCCOMB_X22_Y13_N12 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]~8                                                                                                                                                                                                              ; LCCOMB_X14_Y13_N18 ; 4       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]~9                                                                                                                                                                                                              ; LCCOMB_X14_Y13_N4  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]~5                                                                                                                                                                                                         ; LCCOMB_X14_Y13_N8  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~1                                                                                                                                                                                                                           ; LCCOMB_X19_Y11_N4  ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]~34                                                                                                                                                                                                                          ; LCCOMB_X14_Y11_N16 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]~1                                                                                                                                                                                                                      ; LCCOMB_X15_Y11_N2  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                               ; LCCOMB_X14_Y11_N12 ; 276     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                  ; Location        ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; CLK_50MHz                                                                                                             ; PIN_M3          ; 990     ; 4                                    ; Global Clock         ; GCLK2            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                          ; JTAG_X10_Y11_N0 ; 608     ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; FF_X12_Y11_N11  ; 444     ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location                                       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6g14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 128          ; 85           ; 128          ; 85           ; yes                    ; no                      ; yes                    ; no                      ; 10880 ; 128                         ; 85                          ; 128                         ; 85                          ; 10880               ; 3    ; None ; M9K_X26_Y16_N0, M9K_X26_Y12_N0, M9K_X26_Y14_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+------------------------------------------------+
; Routing Usage Summary                          ;
+-----------------------+------------------------+
; Routing Resource Type ; Usage                  ;
+-----------------------+------------------------+
; Block interconnects   ; 1,311 / 27,275 ( 5 % ) ;
; C16 interconnects     ; 35 / 1,240 ( 3 % )     ;
; C4 interconnects      ; 385 / 20,832 ( 2 % )   ;
; Direct links          ; 461 / 27,275 ( 2 % )   ;
; Global clocks         ; 3 / 10 ( 30 % )        ;
; Local interconnects   ; 1,353 / 8,064 ( 17 % ) ;
; R24 interconnects     ; 46 / 1,320 ( 3 % )     ;
; R4 interconnects      ; 554 / 28,560 ( 2 % )   ;
+-----------------------+------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.52) ; Number of LABs  (Total = 147) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 3                             ;
; 2                                           ; 3                             ;
; 3                                           ; 1                             ;
; 4                                           ; 0                             ;
; 5                                           ; 8                             ;
; 6                                           ; 5                             ;
; 7                                           ; 10                            ;
; 8                                           ; 5                             ;
; 9                                           ; 3                             ;
; 10                                          ; 1                             ;
; 11                                          ; 6                             ;
; 12                                          ; 6                             ;
; 13                                          ; 6                             ;
; 14                                          ; 15                            ;
; 15                                          ; 15                            ;
; 16                                          ; 60                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.93) ; Number of LABs  (Total = 147) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 69                            ;
; 1 Clock                            ; 86                            ;
; 1 Clock enable                     ; 54                            ;
; 1 Sync. clear                      ; 4                             ;
; 1 Sync. load                       ; 7                             ;
; 2 Async. clears                    ; 1                             ;
; 2 Clock enables                    ; 8                             ;
; 2 Clocks                           ; 54                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 21.27) ; Number of LABs  (Total = 147) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 1                             ;
; 2                                            ; 1                             ;
; 3                                            ; 1                             ;
; 4                                            ; 2                             ;
; 5                                            ; 2                             ;
; 6                                            ; 1                             ;
; 7                                            ; 0                             ;
; 8                                            ; 2                             ;
; 9                                            ; 4                             ;
; 10                                           ; 6                             ;
; 11                                           ; 2                             ;
; 12                                           ; 5                             ;
; 13                                           ; 4                             ;
; 14                                           ; 2                             ;
; 15                                           ; 4                             ;
; 16                                           ; 3                             ;
; 17                                           ; 3                             ;
; 18                                           ; 3                             ;
; 19                                           ; 3                             ;
; 20                                           ; 3                             ;
; 21                                           ; 9                             ;
; 22                                           ; 3                             ;
; 23                                           ; 10                            ;
; 24                                           ; 3                             ;
; 25                                           ; 7                             ;
; 26                                           ; 18                            ;
; 27                                           ; 8                             ;
; 28                                           ; 8                             ;
; 29                                           ; 10                            ;
; 30                                           ; 6                             ;
; 31                                           ; 2                             ;
; 32                                           ; 10                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 4.36) ; Number of LABs  (Total = 147) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 1                             ;
; 1                                               ; 26                            ;
; 2                                               ; 29                            ;
; 3                                               ; 25                            ;
; 4                                               ; 21                            ;
; 5                                               ; 9                             ;
; 6                                               ; 7                             ;
; 7                                               ; 5                             ;
; 8                                               ; 6                             ;
; 9                                               ; 5                             ;
; 10                                              ; 2                             ;
; 11                                              ; 0                             ;
; 12                                              ; 2                             ;
; 13                                              ; 2                             ;
; 14                                              ; 2                             ;
; 15                                              ; 0                             ;
; 16                                              ; 3                             ;
; 17                                              ; 0                             ;
; 18                                              ; 1                             ;
; 19                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+---------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 8.20) ; Number of LABs  (Total = 147) ;
+---------------------------------------------+-------------------------------+
; 0                                           ; 0                             ;
; 1                                           ; 1                             ;
; 2                                           ; 26                            ;
; 3                                           ; 14                            ;
; 4                                           ; 7                             ;
; 5                                           ; 4                             ;
; 6                                           ; 17                            ;
; 7                                           ; 10                            ;
; 8                                           ; 11                            ;
; 9                                           ; 7                             ;
; 10                                          ; 12                            ;
; 11                                          ; 3                             ;
; 12                                          ; 5                             ;
; 13                                          ; 1                             ;
; 14                                          ; 4                             ;
; 15                                          ; 2                             ;
; 16                                          ; 4                             ;
; 17                                          ; 3                             ;
; 18                                          ; 0                             ;
; 19                                          ; 3                             ;
; 20                                          ; 3                             ;
; 21                                          ; 0                             ;
; 22                                          ; 1                             ;
; 23                                          ; 1                             ;
; 24                                          ; 2                             ;
; 25                                          ; 2                             ;
; 26                                          ; 2                             ;
+---------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 14    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 16    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                      ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                    ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 160mA for row I/Os and 160mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                                             ; None     ; ----                                                                     ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination    ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 158          ; 0            ; 158          ; 0            ; 0            ; 164       ; 158          ; 0            ; 164       ; 164       ; 0            ; 67           ; 0            ; 0            ; 91           ; 0            ; 67           ; 91           ; 0            ; 0            ; 127          ; 67           ; 0            ; 0            ; 0            ; 0            ; 0            ; 164       ; 155          ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 6            ; 164          ; 6            ; 164          ; 164          ; 0         ; 6            ; 164          ; 0         ; 0         ; 164          ; 97           ; 164          ; 164          ; 73           ; 164          ; 97           ; 73           ; 164          ; 164          ; 37           ; 97           ; 164          ; 164          ; 164          ; 164          ; 164          ; 0         ; 9            ; 164          ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; FPGA_SPI_SEL0       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLK_50MHz           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MAX10_CLK_p         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; SMA_CLK_p           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; ADC_SYSREF_p        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; FPGA_DONE           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; ModPwrGood          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; POR_N_LOAD_N        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; SRSTn               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; FPGA_I2C_INTn       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; ModPwrEn            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; B1_1B_J5            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; JTAGEN              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; B1A_F4              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; B1A_F5              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; B1A_C3              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; B1A_C4              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; B1A_G5              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; B1A_H5              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; B1A_F2              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; B1A_E3              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; B1A_G2              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; B1A_B2              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; B1A_C2              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; B2_N1               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; B2_L3               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; B2_K2               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; B2_L1               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; B2_L2               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; B2_M2               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; B2_L6               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; B2_K5               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; B2_M1               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; FPGA_SPI_SEL1       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; B3_N5               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; B3_P4               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; FPGA_SMA_CLK        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; FPGA_SMA_TRIG       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; B3_L7               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; B3_M6               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; FPGA_SPI_SCLK       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; FPGA_SPI_SEL2       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; FPGA_SPI_SDOUT      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; FPGA_SPI_SDATA      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; B3_L8               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; B3_M7               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; B3_P6               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; FPGA_SPI_SEL4       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; FPGA_SPI_SEL6       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; FPGA_SPI_SEL5       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; B3_P8               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; B3_P9               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; MAX10_SPARE1        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; MAX10_SPARE0        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; B3_M9               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; B3_M8               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; MAX10_SPARE2        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; MAX10_SPARE3        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; FPGA_SPI_SEL3       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; MAX10_SPARE5        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; B4_P11              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; B4_P10              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; MAX10_SPARE6        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; MAX10_SPARE4        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; B4_L9               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; B4_M10              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; B4_L10              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; B4_M11              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; MAX10_SPARE7        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; B4_P12              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; MAX10_SPARE8        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; MAX10_SPARE12       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; B5_P14              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; MAX10_SPARE10       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; MAX10_SPARE9        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; MAX10_SPARE11       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; B5_L11              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; B5_L12              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; B5_N14              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; B5_P15              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; B5_M15              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; B5_N16              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; B5_K11              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; B5_K12              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; B5_K14              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; B5_L15              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; B5_M16              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; B5_L16              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; B5_M14              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; MAX10_SPARE13       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; SFP_MAX_SDA         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; SFP_MAC_SCL         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; B7_E11              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; B7_E10              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; CLNR_nINT           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; CLNR_GPIO0          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; SFP_LOS             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; CLNR_GPIO2          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; CLNR_GPIO3          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; FPGA_I2C_SCL        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; CLNR_GPIO1          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; SFP_ModDet          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; SFP_TX_Fault        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; SMA_TTL_CLK         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; FPGA_I2C_SDA        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; SMA_NIM_SYNC        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; SMA_RJ45_CLK_SEL    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; SMA_TTL_SYNC        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; SMA_NIM_CLK         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; CLNR_RESETn         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; FPGA_UART_TX        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; FPGA_UART_RX        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; FPGA_UART_SEL0      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; TX_UART19           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; RX_UART1            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; RX_UART3            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; RX_UART2            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; TX_UART3            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; TX_UART2            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; TX_UART9            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; TX_UART15           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; RX_UART0            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; RX_UART7            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; TX_UART0            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; TX_UART6            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; TX_UART7            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; TX_UART5            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; RX_UART6            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; RX_UART5            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; RX_UART4            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; TX_UART4            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; TX_UART11           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; RX_UART10           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; RX_UART8            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; TX_UART10           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; TX_UART8            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; TX_UART14           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; TX_UART1            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; RX_UART12           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; RX_UART11           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; RX_UART9            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; RX_UART15           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; RX_UART13           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; RX_UART19           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; RX_UART14           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; TX_UART17           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; TX_UART16           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; RX_UART18           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; RX_UART17           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; TX_UART12           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; TX_UART18           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; TX_UART13           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; RX_UART16           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; FPGA_UART_SEL3      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FPGA_UART_SEL2      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FPGA_UART_SEL1      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FPGA_UART_SEL4      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; MAX10_CLK_p(n)      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; SMA_CLK_p(n)        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; ADC_SYSREF_p(n)     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+-------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                     ;
+------------------------------------------------------------------+------------------------+
; Option                                                           ; Setting                ;
+------------------------------------------------------------------+------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                    ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                    ;
; Enable device-wide output enable (DEV_OE)                        ; Off                    ;
; Enable INIT_DONE output                                          ; Off                    ;
; Configuration scheme                                             ; Internal Configuration ;
; Enable Error Detection CRC_ERROR pin                             ; Off                    ;
; Enable open drain on CRC_ERROR pin                               ; Off                    ;
; Enable nCONFIG, nSTATUS, and CONF_DONE pins                      ; On                     ;
; Enable JTAG pin sharing                                          ; Off                    ;
; Enable nCE pin                                                   ; Off                    ;
; Enable CONFIG_SEL pin                                            ; On                     ;
; Enable input tri-state on active configuration pins in user mode ; Off                    ;
; Configuration Voltage Level                                      ; Auto                   ;
; Force Configuration Voltage Level                                ; Off                    ;
; Data[0]                                                          ; Unreserved             ;
; Data[1]/ASDO                                                     ; Unreserved             ;
; FLASH_nCE/nCSO                                                   ; Unreserved             ;
; DCLK                                                             ; Unreserved             ;
+------------------------------------------------------------------+------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+----------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                  ;
+---------------------+----------------------+-------------------+
; Source Clock(s)     ; Destination Clock(s) ; Delay Added in ns ;
+---------------------+----------------------+-------------------+
; CLK_50MHz           ; CLK_50MHz            ; 7.5               ;
; altera_reserved_tck ; altera_reserved_tck  ; 1.4               ;
+---------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                  ; Destination Register                                                                                                                                                                                                                    ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][8]                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6g14:auto_generated|ram_block1a8~porta_datain_reg0               ; 0.539             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][4]                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6g14:auto_generated|ram_block1a4~porta_datain_reg0               ; 0.537             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][43]                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6g14:auto_generated|ram_block1a43~porta_datain_reg0              ; 0.397             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][38]                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6g14:auto_generated|ram_block1a38~porta_datain_reg0              ; 0.396             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][42]                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6g14:auto_generated|ram_block1a42~porta_datain_reg0              ; 0.225             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][40]                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6g14:auto_generated|ram_block1a40~porta_datain_reg0              ; 0.225             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][52]                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6g14:auto_generated|ram_block1a52~porta_datain_reg0              ; 0.149             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][1]                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6g14:auto_generated|ram_block1a1~porta_datain_reg0               ; 0.149             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][84]                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6g14:auto_generated|ram_block1a84~porta_datain_reg0              ; 0.134             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][30]                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6g14:auto_generated|ram_block1a30~porta_datain_reg0              ; 0.134             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][15]                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6g14:auto_generated|ram_block1a15~porta_datain_reg0              ; 0.134             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                    ; 0.128             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                    ; 0.128             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                    ; 0.128             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                    ; 0.128             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                    ; 0.128             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                    ; 0.128             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                    ; 0.128             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][18]                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6g14:auto_generated|ram_block1a18~porta_datain_reg0              ; 0.117             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][12]                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6g14:auto_generated|ram_block1a36~porta_address_reg0             ; 0.116             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][13]                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6g14:auto_generated|ram_block1a36~porta_address_reg0             ; 0.116             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][14]                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6g14:auto_generated|ram_block1a36~porta_address_reg0             ; 0.116             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][8]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6g14:auto_generated|ram_block1a36~porta_address_reg0             ; 0.109             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][9]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6g14:auto_generated|ram_block1a36~porta_address_reg0             ; 0.109             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][10]                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6g14:auto_generated|ram_block1a36~porta_address_reg0             ; 0.109             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][11]                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6g14:auto_generated|ram_block1a36~porta_address_reg0             ; 0.109             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][57]                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6g14:auto_generated|ram_block1a57~porta_datain_reg0              ; 0.108             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][61]                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6g14:auto_generated|ram_block1a61~porta_datain_reg0              ; 0.107             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][59]                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6g14:auto_generated|ram_block1a59~porta_datain_reg0              ; 0.105             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][41]                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6g14:auto_generated|ram_block1a41~porta_datain_reg0              ; 0.105             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][37]                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6g14:auto_generated|ram_block1a37~porta_datain_reg0              ; 0.105             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][32]                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6g14:auto_generated|ram_block1a32~porta_datain_reg0              ; 0.105             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][31]                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6g14:auto_generated|ram_block1a31~porta_datain_reg0              ; 0.105             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][19]                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6g14:auto_generated|ram_block1a19~porta_datain_reg0              ; 0.105             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][79]                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6g14:auto_generated|ram_block1a79~porta_datain_reg0              ; 0.097             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][76]                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6g14:auto_generated|ram_block1a76~porta_datain_reg0              ; 0.097             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][60]                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6g14:auto_generated|ram_block1a60~porta_datain_reg0              ; 0.097             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][44]                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6g14:auto_generated|ram_block1a44~porta_datain_reg0              ; 0.095             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][36]                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6g14:auto_generated|ram_block1a36~porta_datain_reg0              ; 0.095             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][21]                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6g14:auto_generated|ram_block1a21~porta_datain_reg0              ; 0.095             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][81]                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6g14:auto_generated|ram_block1a81~porta_datain_reg0              ; 0.092             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7] ; 0.089             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6] ; 0.089             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5] ; 0.089             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4] ; 0.089             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3] ; 0.089             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; 0.089             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][2]                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6g14:auto_generated|ram_block1a2~porta_datain_reg0               ; 0.089             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][22]                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6g14:auto_generated|ram_block1a22~porta_datain_reg0              ; 0.088             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][82]                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6g14:auto_generated|ram_block1a82~porta_datain_reg0              ; 0.087             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][80]                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6g14:auto_generated|ram_block1a80~porta_datain_reg0              ; 0.085             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][75]                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6g14:auto_generated|ram_block1a75~porta_datain_reg0              ; 0.085             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][73]                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6g14:auto_generated|ram_block1a73~porta_datain_reg0              ; 0.085             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][72]                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6g14:auto_generated|ram_block1a72~porta_datain_reg0              ; 0.085             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][69]                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6g14:auto_generated|ram_block1a69~porta_datain_reg0              ; 0.084             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][17]                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6g14:auto_generated|ram_block1a17~porta_datain_reg0              ; 0.082             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][13]                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6g14:auto_generated|ram_block1a13~porta_datain_reg0              ; 0.082             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][7]                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6g14:auto_generated|ram_block1a7~porta_datain_reg0               ; 0.082             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][54]                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6g14:auto_generated|ram_block1a54~porta_datain_reg0              ; 0.080             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][33]                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6g14:auto_generated|ram_block1a33~porta_datain_reg0              ; 0.077             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][29]                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6g14:auto_generated|ram_block1a29~porta_datain_reg0              ; 0.077             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][28]                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6g14:auto_generated|ram_block1a28~porta_datain_reg0              ; 0.077             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][11]                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6g14:auto_generated|ram_block1a11~porta_datain_reg0              ; 0.077             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][10]                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6g14:auto_generated|ram_block1a10~porta_datain_reg0              ; 0.077             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][78]                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6g14:auto_generated|ram_block1a78~porta_datain_reg0              ; 0.076             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][77]                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6g14:auto_generated|ram_block1a77~porta_datain_reg0              ; 0.076             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][71]                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6g14:auto_generated|ram_block1a71~porta_datain_reg0              ; 0.074             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][64]                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6g14:auto_generated|ram_block1a64~porta_datain_reg0              ; 0.074             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][49]                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6g14:auto_generated|ram_block1a49~porta_datain_reg0              ; 0.070             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][25]                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6g14:auto_generated|ram_block1a25~porta_datain_reg0              ; 0.070             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][6]                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6g14:auto_generated|ram_block1a6~porta_datain_reg0               ; 0.070             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][47]                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6g14:auto_generated|ram_block1a47~porta_datain_reg0              ; 0.066             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][45]                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6g14:auto_generated|ram_block1a45~porta_datain_reg0              ; 0.066             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[1][20]                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6g14:auto_generated|ram_block1a20~porta_datain_reg0              ; 0.064             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 74 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (16303): High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 10M08DAF256C8G for design "NIOS_HyperRAM"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device 10M08DAF256C8GES is compatible
    Info (176445): Device 10M04DAF256C8G is compatible
    Info (176445): Device 10M16DAF256C8G is compatible
    Info (176445): Device 10M25DAF256C8G is compatible
    Info (176445): Device 10M50DAF256C8GES is compatible
    Info (176445): Device 10M50DAF256C8G is compatible
    Info (176445): Device 10M40DAF256C8G is compatible
Info (169124): Fitter converted 4 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_CONFIG_SEL~ is reserved at location F8
    Info (169125): Pin ~ALTERA_nCONFIG~ is reserved at location E8
    Info (169125): Pin ~ALTERA_nSTATUS~ is reserved at location F7
    Info (169125): Pin ~ALTERA_CONF_DONE~ is reserved at location E7
Warning (169133): Can't reserve pin ADC_SYSREF_p -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "ADC_SYSREF_p" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 178
Warning (169133): Can't reserve pin B1A_B2 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "B1A_B2" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 40
Warning (169133): Can't reserve pin B1A_C2 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "B1A_C2" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 41
Warning (169133): Can't reserve pin B1A_C3 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "B1A_C3" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 33
Warning (169133): Can't reserve pin B1A_C4 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "B1A_C4" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 34
Warning (169133): Can't reserve pin B1A_E3 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "B1A_E3" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 38
Warning (169133): Can't reserve pin B1A_F2 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "B1A_F2" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 37
Warning (169133): Can't reserve pin B1A_F4 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "B1A_F4" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 31
Warning (169133): Can't reserve pin B1A_F5 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "B1A_F5" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 32
Warning (169133): Can't reserve pin B1A_G2 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "B1A_G2" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 39
Warning (169133): Can't reserve pin B1A_G5 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "B1A_G5" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 35
Warning (169133): Can't reserve pin B1A_H5 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "B1A_H5" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 36
Warning (169133): Can't reserve pin B1_1B_J5 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "B1_1B_J5" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 29
Warning (169133): Can't reserve pin B2_K2 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "B2_K2" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 44
Warning (169133): Can't reserve pin B2_K5 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "B2_K5" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 49
Warning (169133): Can't reserve pin B2_L1 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "B2_L1" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 45
Warning (169133): Can't reserve pin B2_L2 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "B2_L2" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 46
Warning (169133): Can't reserve pin B2_L3 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "B2_L3" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 43
Warning (169133): Can't reserve pin B2_L6 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "B2_L6" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 48
Warning (169133): Can't reserve pin B2_M1 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "B2_M1" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 50
Warning (169133): Can't reserve pin B2_M2 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "B2_M2" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 47
Warning (169133): Can't reserve pin B2_N1 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "B2_N1" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 42
Warning (169133): Can't reserve pin B3_L7 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "B3_L7" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 56
Warning (169133): Can't reserve pin B3_L8 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "B3_L8" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 65
Warning (169133): Can't reserve pin B3_M6 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "B3_M6" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 57
Warning (169133): Can't reserve pin B3_M7 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "B3_M7" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 66
Warning (169133): Can't reserve pin B3_M8 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "B3_M8" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 76
Warning (169133): Can't reserve pin B3_M9 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "B3_M9" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 75
Warning (169133): Can't reserve pin B3_N5 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "B3_N5" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 52
Warning (169133): Can't reserve pin B3_P4 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "B3_P4" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 53
Warning (169133): Can't reserve pin B3_P6 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "B3_P6" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 67
Warning (169133): Can't reserve pin B3_P8 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "B3_P8" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 71
Warning (169133): Can't reserve pin B3_P9 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "B3_P9" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 72
Warning (169133): Can't reserve pin B4_L10 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "B4_L10" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 90
Warning (169133): Can't reserve pin B4_L9 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "B4_L9" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 88
Warning (169133): Can't reserve pin B4_M10 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "B4_M10" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 89
Warning (169133): Can't reserve pin B4_M11 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "B4_M11" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 91
Warning (169133): Can't reserve pin B4_P10 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "B4_P10" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 85
Warning (169133): Can't reserve pin B4_P11 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "B4_P11" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 84
Warning (169133): Can't reserve pin B4_P12 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "B4_P12" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 93
Warning (169133): Can't reserve pin B5_K11 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "B5_K11" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 106
Warning (169133): Can't reserve pin B5_K12 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "B5_K12" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 107
Warning (169133): Can't reserve pin B5_K14 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "B5_K14" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 108
Warning (169133): Can't reserve pin B5_L11 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "B5_L11" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 100
Warning (169133): Can't reserve pin B5_L12 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "B5_L12" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 101
Warning (169133): Can't reserve pin B5_L15 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "B5_L15" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 109
Warning (169133): Can't reserve pin B5_L16 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "B5_L16" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 111
Warning (169133): Can't reserve pin B5_M14 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "B5_M14" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 112
Warning (169133): Can't reserve pin B5_M15 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "B5_M15" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 104
Warning (169133): Can't reserve pin B5_M16 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "B5_M16" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 110
Warning (169133): Can't reserve pin B5_N14 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "B5_N14" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 102
Warning (169133): Can't reserve pin B5_N16 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "B5_N16" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 105
Warning (169133): Can't reserve pin B5_P14 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "B5_P14" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 96
Warning (169133): Can't reserve pin B5_P15 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "B5_P15" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 103
Warning (169133): Can't reserve pin B7_E10 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "B7_E10" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 146
Warning (169133): Can't reserve pin B7_E11 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "B7_E11" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 143
Warning (169133): Can't reserve pin CLK_50MHz -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "CLK_50MHz" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 174
Warning (169133): Can't reserve pin CLNR_GPIO0 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "CLNR_GPIO0" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 159
Warning (169133): Can't reserve pin CLNR_GPIO1 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "CLNR_GPIO1" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 164
Warning (169133): Can't reserve pin CLNR_GPIO2 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "CLNR_GPIO2" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 161
Warning (169133): Can't reserve pin CLNR_GPIO3 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "CLNR_GPIO3" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 162
Warning (169133): Can't reserve pin CLNR_RESETn -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "CLNR_RESETn" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 173
Warning (169133): Can't reserve pin CLNR_nINT -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "CLNR_nINT" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 151
Warning (169133): Can't reserve pin FPGA_DONE -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "FPGA_DONE" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 21
Warning (169133): Can't reserve pin FPGA_I2C_INTn -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "FPGA_I2C_INTn" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 27
Warning (169133): Can't reserve pin FPGA_I2C_SCL -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "FPGA_I2C_SCL" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 163
Warning (169133): Can't reserve pin FPGA_I2C_SDA -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "FPGA_I2C_SDA" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 168
Warning (169133): Can't reserve pin FPGA_SMA_CLK -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "FPGA_SMA_CLK" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 54
Warning (169133): Can't reserve pin FPGA_SMA_TRIG -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "FPGA_SMA_TRIG" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 55
Warning (169133): Can't reserve pin FPGA_SPI_SCLK -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "FPGA_SPI_SCLK" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 60
Warning (169133): Can't reserve pin FPGA_SPI_SDATA -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "FPGA_SPI_SDATA" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 64
Warning (169133): Can't reserve pin FPGA_SPI_SDOUT -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "FPGA_SPI_SDOUT" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 63
Warning (169133): Can't reserve pin FPGA_SPI_SEL0 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "FPGA_SPI_SEL0" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 82
Warning (169133): Can't reserve pin FPGA_SPI_SEL1 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "FPGA_SPI_SEL1" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 51
Warning (169133): Can't reserve pin FPGA_SPI_SEL2 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "FPGA_SPI_SEL2" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 62
Warning (169133): Can't reserve pin FPGA_SPI_SEL3 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "FPGA_SPI_SEL3" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 79
Warning (169133): Can't reserve pin FPGA_SPI_SEL4 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "FPGA_SPI_SEL4" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 68
Warning (169133): Can't reserve pin FPGA_SPI_SEL5 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "FPGA_SPI_SEL5" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 70
Warning (169133): Can't reserve pin FPGA_SPI_SEL6 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "FPGA_SPI_SEL6" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 69
Warning (169133): Can't reserve pin FPGA_UART_RX -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "FPGA_UART_RX" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 25
Warning (169133): Can't reserve pin FPGA_UART_SEL0 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "FPGA_UART_SEL0" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 61
Warning (169133): Can't reserve pin FPGA_UART_SEL1 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "FPGA_UART_SEL1" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 80
Warning (169133): Can't reserve pin FPGA_UART_SEL2 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "FPGA_UART_SEL2" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 59
Warning (169133): Can't reserve pin FPGA_UART_SEL3 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "FPGA_UART_SEL3" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 81
Warning (169133): Can't reserve pin FPGA_UART_SEL4 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "FPGA_UART_SEL4" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 58
Warning (169133): Can't reserve pin FPGA_UART_TX -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "FPGA_UART_TX" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 24
Warning (169133): Can't reserve pin JTAGEN -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "JTAGEN" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 30
Warning (169133): Can't reserve pin MAX10_SPARE0 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "MAX10_SPARE0" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 74
Warning (169133): Can't reserve pin MAX10_SPARE1 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "MAX10_SPARE1" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 73
Warning (169133): Can't reserve pin MAX10_SPARE10 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "MAX10_SPARE10" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 97
Warning (169133): Can't reserve pin MAX10_SPARE11 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "MAX10_SPARE11" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 99
Warning (169133): Can't reserve pin MAX10_SPARE12 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "MAX10_SPARE12" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 95
Warning (169133): Can't reserve pin MAX10_SPARE13 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "MAX10_SPARE13" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 113
Warning (169133): Can't reserve pin MAX10_SPARE2 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "MAX10_SPARE2" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 77
Warning (169133): Can't reserve pin MAX10_SPARE3 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "MAX10_SPARE3" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 78
Warning (169133): Can't reserve pin MAX10_SPARE4 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "MAX10_SPARE4" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 87
Warning (169133): Can't reserve pin MAX10_SPARE5 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "MAX10_SPARE5" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 83
Warning (169133): Can't reserve pin MAX10_SPARE6 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "MAX10_SPARE6" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 86
Warning (169133): Can't reserve pin MAX10_SPARE7 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "MAX10_SPARE7" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 92
Warning (169133): Can't reserve pin MAX10_SPARE8 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "MAX10_SPARE8" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 94
Warning (169133): Can't reserve pin MAX10_SPARE9 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "MAX10_SPARE9" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 98
Warning (169133): Can't reserve pin ModPwrEn -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "ModPwrEn" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 28
Warning (169133): Can't reserve pin ModPwrGood -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "ModPwrGood" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 22
Warning (169133): Can't reserve pin POR_N_LOAD_N -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "POR_N_LOAD_N" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 23
Warning (169133): Can't reserve pin RX_UART0 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "RX_UART0" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 124
Warning (169133): Can't reserve pin RX_UART1 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "RX_UART1" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 115
Warning (169133): Can't reserve pin RX_UART10 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "RX_UART10" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 135
Warning (169133): Can't reserve pin RX_UART11 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "RX_UART11" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 142
Warning (169133): Can't reserve pin RX_UART12 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "RX_UART12" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 141
Warning (169133): Can't reserve pin RX_UART13 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "RX_UART13" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 147
Warning (169133): Can't reserve pin RX_UART14 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "RX_UART14" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 149
Warning (169133): Can't reserve pin RX_UART15 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "RX_UART15" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 145
Warning (169133): Can't reserve pin RX_UART16 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "RX_UART16" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 158
Warning (169133): Can't reserve pin RX_UART17 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "RX_UART17" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 154
Warning (169133): Can't reserve pin RX_UART18 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "RX_UART18" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 153
Warning (169133): Can't reserve pin RX_UART19 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "RX_UART19" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 148
Warning (169133): Can't reserve pin RX_UART2 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "RX_UART2" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 117
Warning (169133): Can't reserve pin RX_UART3 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "RX_UART3" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 116
Warning (169133): Can't reserve pin RX_UART4 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "RX_UART4" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 132
Warning (169133): Can't reserve pin RX_UART5 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "RX_UART5" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 131
Warning (169133): Can't reserve pin RX_UART6 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "RX_UART6" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 130
Warning (169133): Can't reserve pin RX_UART7 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "RX_UART7" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 125
Warning (169133): Can't reserve pin RX_UART8 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "RX_UART8" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 136
Warning (169133): Can't reserve pin RX_UART9 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "RX_UART9" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 144
Warning (169133): Can't reserve pin SFP_LOS -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "SFP_LOS" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 160
Warning (169133): Can't reserve pin SFP_MAC_SCL -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "SFP_MAC_SCL" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 119
Warning (169133): Can't reserve pin SFP_MAX_SDA -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "SFP_MAX_SDA" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 118
Warning (169133): Can't reserve pin SFP_ModDet -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "SFP_ModDet" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 165
Warning (169133): Can't reserve pin SFP_TX_Fault -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "SFP_TX_Fault" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 166
Warning (169133): Can't reserve pin SMA_NIM_CLK -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "SMA_NIM_CLK" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 172
Warning (169133): Can't reserve pin SMA_NIM_SYNC -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "SMA_NIM_SYNC" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 169
Warning (169133): Can't reserve pin SMA_RJ45_CLK_SEL -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "SMA_RJ45_CLK_SEL" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 170
Warning (169133): Can't reserve pin SMA_TTL_CLK -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "SMA_TTL_CLK" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 167
Warning (169133): Can't reserve pin SMA_TTL_SYNC -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "SMA_TTL_SYNC" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 171
Warning (169133): Can't reserve pin SRSTn -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "SRSTn" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 26
Warning (169133): Can't reserve pin TX_UART0 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "TX_UART0" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 126
Warning (169133): Can't reserve pin TX_UART1 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "TX_UART1" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 140
Warning (169133): Can't reserve pin TX_UART10 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "TX_UART10" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 137
Warning (169133): Can't reserve pin TX_UART11 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "TX_UART11" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 134
Warning (169133): Can't reserve pin TX_UART12 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "TX_UART12" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 155
Warning (169133): Can't reserve pin TX_UART13 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "TX_UART13" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 157
Warning (169133): Can't reserve pin TX_UART14 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "TX_UART14" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 139
Warning (169133): Can't reserve pin TX_UART15 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "TX_UART15" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 123
Warning (169133): Can't reserve pin TX_UART16 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "TX_UART16" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 152
Warning (169133): Can't reserve pin TX_UART17 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "TX_UART17" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 150
Warning (169133): Can't reserve pin TX_UART18 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "TX_UART18" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 156
Warning (169133): Can't reserve pin TX_UART19 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "TX_UART19" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 114
Warning (169133): Can't reserve pin TX_UART2 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "TX_UART2" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 121
Warning (169133): Can't reserve pin TX_UART3 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "TX_UART3" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 120
Warning (169133): Can't reserve pin TX_UART4 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "TX_UART4" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 133
Warning (169133): Can't reserve pin TX_UART5 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "TX_UART5" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 129
Warning (169133): Can't reserve pin TX_UART6 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "TX_UART6" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 127
Warning (169133): Can't reserve pin TX_UART7 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "TX_UART7" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 128
Warning (169133): Can't reserve pin TX_UART8 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "TX_UART8" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 138
Warning (169133): Can't reserve pin TX_UART9 -- pin name is an illegal or unsupported format
Warning (169140): Reserve pin assignment ignored because of existing pin with name "TX_UART9" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 122
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning (176674): Following 3 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins.
    Warning (176118): Pin "MAX10_CLK_p" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "MAX10_CLK_p(n)" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 175
    Warning (176118): Pin "SMA_CLK_p" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "SMA_CLK_p(n)" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 176
    Warning (176118): Pin "ADC_SYSREF_p" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "ADC_SYSREF_p(n)" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 178
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'max10_nios_basetester/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc'
Warning (332174): Ignored filter at max10_nios_basetester_cpu_cpu.sdc(46): *max10_nios_basetester_cpu_cpu:*|max10_nios_basetester_cpu_cpu_nios2_oci:the_max10_nios_basetester_cpu_cpu_nios2_oci|max10_nios_basetester_cpu_cpu_nios2_oci_break:the_max10_nios_basetester_cpu_cpu_nios2_oci_break|break_readreg* could not be matched with a keeper File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc Line: 46
Warning (332174): Ignored filter at max10_nios_basetester_cpu_cpu.sdc(46): *max10_nios_basetester_cpu_cpu:*|max10_nios_basetester_cpu_cpu_nios2_oci:the_max10_nios_basetester_cpu_cpu_nios2_oci|max10_nios_basetester_cpu_cpu_debug_slave_wrapper:the_max10_nios_basetester_cpu_cpu_debug_slave_wrapper|max10_nios_basetester_cpu_cpu_debug_slave_tck:the_max10_nios_basetester_cpu_cpu_debug_slave_tck|*sr* could not be matched with a keeper File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc Line: 46
Warning (332049): Ignored set_false_path at max10_nios_basetester_cpu_cpu.sdc(46): Argument <from> is an empty collection File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc Line: 46
    Info (332050): set_false_path -from [get_keepers *$max10_nios_basetester_cpu_cpu_oci_break_path|break_readreg*] -to [get_keepers *$max10_nios_basetester_cpu_cpu_jtag_sr*] File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc Line: 46
Warning (332049): Ignored set_false_path at max10_nios_basetester_cpu_cpu.sdc(46): Argument <to> is an empty collection File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc Line: 46
Warning (332174): Ignored filter at max10_nios_basetester_cpu_cpu.sdc(47): *max10_nios_basetester_cpu_cpu:*|max10_nios_basetester_cpu_cpu_nios2_oci:the_max10_nios_basetester_cpu_cpu_nios2_oci|max10_nios_basetester_cpu_cpu_nios2_oci_debug:the_max10_nios_basetester_cpu_cpu_nios2_oci_debug|*resetlatch could not be matched with a keeper File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc Line: 47
Warning (332174): Ignored filter at max10_nios_basetester_cpu_cpu.sdc(47): *max10_nios_basetester_cpu_cpu:*|max10_nios_basetester_cpu_cpu_nios2_oci:the_max10_nios_basetester_cpu_cpu_nios2_oci|max10_nios_basetester_cpu_cpu_debug_slave_wrapper:the_max10_nios_basetester_cpu_cpu_debug_slave_wrapper|max10_nios_basetester_cpu_cpu_debug_slave_tck:the_max10_nios_basetester_cpu_cpu_debug_slave_tck|*sr[33] could not be matched with a keeper File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc Line: 47
Warning (332049): Ignored set_false_path at max10_nios_basetester_cpu_cpu.sdc(47): Argument <from> is an empty collection File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc Line: 47
    Info (332050): set_false_path -from [get_keepers *$max10_nios_basetester_cpu_cpu_oci_debug_path|*resetlatch]     -to [get_keepers *$max10_nios_basetester_cpu_cpu_jtag_sr[33]] File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc Line: 47
Warning (332049): Ignored set_false_path at max10_nios_basetester_cpu_cpu.sdc(47): Argument <to> is an empty collection File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc Line: 47
Warning (332174): Ignored filter at max10_nios_basetester_cpu_cpu.sdc(48): *max10_nios_basetester_cpu_cpu:*|max10_nios_basetester_cpu_cpu_nios2_oci:the_max10_nios_basetester_cpu_cpu_nios2_oci|max10_nios_basetester_cpu_cpu_nios2_oci_debug:the_max10_nios_basetester_cpu_cpu_nios2_oci_debug|monitor_ready could not be matched with a keeper File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc Line: 48
Warning (332174): Ignored filter at max10_nios_basetester_cpu_cpu.sdc(48): *max10_nios_basetester_cpu_cpu:*|max10_nios_basetester_cpu_cpu_nios2_oci:the_max10_nios_basetester_cpu_cpu_nios2_oci|max10_nios_basetester_cpu_cpu_debug_slave_wrapper:the_max10_nios_basetester_cpu_cpu_debug_slave_wrapper|max10_nios_basetester_cpu_cpu_debug_slave_tck:the_max10_nios_basetester_cpu_cpu_debug_slave_tck|*sr[0] could not be matched with a keeper File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc Line: 48
Warning (332049): Ignored set_false_path at max10_nios_basetester_cpu_cpu.sdc(48): Argument <from> is an empty collection File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc Line: 48
    Info (332050): set_false_path -from [get_keepers *$max10_nios_basetester_cpu_cpu_oci_debug_path|monitor_ready]  -to [get_keepers *$max10_nios_basetester_cpu_cpu_jtag_sr[0]] File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc Line: 48
Warning (332049): Ignored set_false_path at max10_nios_basetester_cpu_cpu.sdc(48): Argument <to> is an empty collection File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc Line: 48
Warning (332174): Ignored filter at max10_nios_basetester_cpu_cpu.sdc(49): *max10_nios_basetester_cpu_cpu:*|max10_nios_basetester_cpu_cpu_nios2_oci:the_max10_nios_basetester_cpu_cpu_nios2_oci|max10_nios_basetester_cpu_cpu_nios2_oci_debug:the_max10_nios_basetester_cpu_cpu_nios2_oci_debug|monitor_error could not be matched with a keeper File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc Line: 49
Warning (332174): Ignored filter at max10_nios_basetester_cpu_cpu.sdc(49): *max10_nios_basetester_cpu_cpu:*|max10_nios_basetester_cpu_cpu_nios2_oci:the_max10_nios_basetester_cpu_cpu_nios2_oci|max10_nios_basetester_cpu_cpu_debug_slave_wrapper:the_max10_nios_basetester_cpu_cpu_debug_slave_wrapper|max10_nios_basetester_cpu_cpu_debug_slave_tck:the_max10_nios_basetester_cpu_cpu_debug_slave_tck|*sr[34] could not be matched with a keeper File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc Line: 49
Warning (332049): Ignored set_false_path at max10_nios_basetester_cpu_cpu.sdc(49): Argument <from> is an empty collection File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc Line: 49
    Info (332050): set_false_path -from [get_keepers *$max10_nios_basetester_cpu_cpu_oci_debug_path|monitor_error]  -to [get_keepers *$max10_nios_basetester_cpu_cpu_jtag_sr[34]] File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc Line: 49
Warning (332049): Ignored set_false_path at max10_nios_basetester_cpu_cpu.sdc(49): Argument <to> is an empty collection File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc Line: 49
Warning (332174): Ignored filter at max10_nios_basetester_cpu_cpu.sdc(50): *max10_nios_basetester_cpu_cpu:*|max10_nios_basetester_cpu_cpu_nios2_oci:the_max10_nios_basetester_cpu_cpu_nios2_oci|max10_nios_basetester_cpu_cpu_nios2_ocimem:the_max10_nios_basetester_cpu_cpu_nios2_ocimem|*MonDReg* could not be matched with a keeper File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc Line: 50
Warning (332049): Ignored set_false_path at max10_nios_basetester_cpu_cpu.sdc(50): Argument <from> is an empty collection File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc Line: 50
    Info (332050): set_false_path -from [get_keepers *$max10_nios_basetester_cpu_cpu_ocimem_path|*MonDReg*] -to [get_keepers *$max10_nios_basetester_cpu_cpu_jtag_sr*] File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc Line: 50
Warning (332049): Ignored set_false_path at max10_nios_basetester_cpu_cpu.sdc(50): Argument <to> is an empty collection File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc Line: 50
Warning (332174): Ignored filter at max10_nios_basetester_cpu_cpu.sdc(51): *max10_nios_basetester_cpu_cpu:*|max10_nios_basetester_cpu_cpu_nios2_oci:the_max10_nios_basetester_cpu_cpu_nios2_oci|max10_nios_basetester_cpu_cpu_debug_slave_wrapper:the_max10_nios_basetester_cpu_cpu_debug_slave_wrapper|max10_nios_basetester_cpu_cpu_debug_slave_tck:the_max10_nios_basetester_cpu_cpu_debug_slave_tck|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc Line: 51
Warning (332174): Ignored filter at max10_nios_basetester_cpu_cpu.sdc(51): *max10_nios_basetester_cpu_cpu:*|max10_nios_basetester_cpu_cpu_nios2_oci:the_max10_nios_basetester_cpu_cpu_nios2_oci|max10_nios_basetester_cpu_cpu_debug_slave_wrapper:the_max10_nios_basetester_cpu_cpu_debug_slave_wrapper|max10_nios_basetester_cpu_cpu_debug_slave_sysclk:the_max10_nios_basetester_cpu_cpu_debug_slave_sysclk|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc Line: 51
Warning (332049): Ignored set_false_path at max10_nios_basetester_cpu_cpu.sdc(51): Argument <from> is not an object ID File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc Line: 51
    Info (332050): set_false_path -from *$max10_nios_basetester_cpu_cpu_jtag_sr*    -to *$max10_nios_basetester_cpu_cpu_jtag_sysclk_path|*jdo* File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc Line: 51
Warning (332049): Ignored set_false_path at max10_nios_basetester_cpu_cpu.sdc(51): Argument <to> is not an object ID File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc Line: 51
Warning (332174): Ignored filter at max10_nios_basetester_cpu_cpu.sdc(52): *max10_nios_basetester_cpu_cpu:*|max10_nios_basetester_cpu_cpu_nios2_oci:the_max10_nios_basetester_cpu_cpu_nios2_oci|max10_nios_basetester_cpu_cpu_debug_slave_wrapper:the_max10_nios_basetester_cpu_cpu_debug_slave_wrapper|max10_nios_basetester_cpu_cpu_debug_slave_sysclk:the_max10_nios_basetester_cpu_cpu_debug_slave_sysclk|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc Line: 52
Warning (332049): Ignored set_false_path at max10_nios_basetester_cpu_cpu.sdc(52): Argument <to> is not an object ID File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc Line: 52
    Info (332050): set_false_path -from sld_hub:*|irf_reg* -to *$max10_nios_basetester_cpu_cpu_jtag_sysclk_path|ir* File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc Line: 52
Warning (332174): Ignored filter at max10_nios_basetester_cpu_cpu.sdc(53): *max10_nios_basetester_cpu_cpu:*|max10_nios_basetester_cpu_cpu_nios2_oci:the_max10_nios_basetester_cpu_cpu_nios2_oci|max10_nios_basetester_cpu_cpu_nios2_oci_debug:the_max10_nios_basetester_cpu_cpu_nios2_oci_debug|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc Line: 53
Warning (332049): Ignored set_false_path at max10_nios_basetester_cpu_cpu.sdc(53): Argument <to> is not an object ID File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc Line: 53
    Info (332050): set_false_path -from sld_hub:*|sld_shadow_jsm:shadow_jsm|state[1] -to *$max10_nios_basetester_cpu_cpu_oci_debug_path|monitor_go File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.sdc Line: 53
Info (332104): Reading SDC File: 'timing_constraints.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: altera_internal_jtag  from: tck  to: tckutap
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 2 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
    Info (332111):   16.000    CLK_50MHz
Info (176353): Automatically promoted node CLK_50MHz~input (placed in PIN M3 (CLK0n, DIFFIO_RX_L18n, DIFFOUT_L18n, High_Speed)) File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 174
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all  File: c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd Line: 882
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 File: c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 356
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 File: c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 638
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset File: c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 638
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (128000): Starting physical synthesis optimizations for speed
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:01
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:03
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:02
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 2% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X21_Y13 to location X31_Y25
Info (170194): Fitter routing operations ending: elapsed time is 00:00:02
Info (11888): Total time spent on timing analysis during the Fitter is 1.04 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169177): 81 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin FPGA_DONE uses I/O standard 3.3-V LVTTL at J2 File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 21
    Info (169178): Pin ModPwrGood uses I/O standard 3.3-V LVTTL at J3 File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 22
    Info (169178): Pin POR_N_LOAD_N uses I/O standard 3.3-V LVTTL at J1 File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 23
    Info (169178): Pin SRSTn uses I/O standard 3.3-V LVTTL at E1 File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 26
    Info (169178): Pin FPGA_I2C_INTn uses I/O standard 3.3-V LVTTL at F1 File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 27
    Info (169178): Pin ModPwrEn uses I/O standard 3.3-V LVTTL at B1 File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 28
    Info (169178): Pin B1_1B_J5 uses I/O standard 3.3-V LVTTL at J5 File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 29
    Info (169178): Pin JTAGEN uses I/O standard 3.3-V LVTTL at G6 File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 30
    Info (169178): Pin B1A_F4 uses I/O standard 3.3-V LVTTL at F4 File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 31
    Info (169178): Pin B1A_F5 uses I/O standard 3.3-V LVTTL at F5 File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 32
    Info (169178): Pin B1A_C3 uses I/O standard 3.3-V LVTTL at C3 File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 33
    Info (169178): Pin B1A_C4 uses I/O standard 3.3-V LVTTL at C4 File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 34
    Info (169178): Pin B1A_G5 uses I/O standard 3.3-V LVTTL at G5 File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 35
    Info (169178): Pin B1A_H5 uses I/O standard 3.3-V LVTTL at H5 File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 36
    Info (169178): Pin B1A_F2 uses I/O standard 3.3-V LVTTL at F2 File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 37
    Info (169178): Pin B1A_E3 uses I/O standard 3.3-V LVTTL at E3 File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 38
    Info (169178): Pin B1A_G2 uses I/O standard 3.3-V LVTTL at G2 File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 39
    Info (169178): Pin B1A_B2 uses I/O standard 3.3-V LVTTL at H6 File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 40
    Info (169178): Pin B1A_C2 uses I/O standard 3.3-V LVTTL at C2 File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 41
    Info (169178): Pin SFP_MAX_SDA uses I/O standard 3.3-V LVTTL at K15 File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 118
    Info (169178): Pin SFP_MAC_SCL uses I/O standard 3.3-V LVTTL at J15 File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 119
    Info (169178): Pin B7_E11 uses I/O standard 3.3-V LVTTL at E11 File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 143
    Info (169178): Pin B7_E10 uses I/O standard 3.3-V LVTTL at E10 File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 146
    Info (169178): Pin CLNR_nINT uses I/O standard 3.3-V LVTTL at D9 File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 151
    Info (169178): Pin CLNR_GPIO0 uses I/O standard 3.3-V LVTTL at B8 File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 159
    Info (169178): Pin SFP_LOS uses I/O standard 3.3-V LVTTL at B7 File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 160
    Info (169178): Pin CLNR_GPIO2 uses I/O standard 3.3-V LVTTL at B9 File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 161
    Info (169178): Pin CLNR_GPIO3 uses I/O standard 3.3-V LVTTL at A8 File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 162
    Info (169178): Pin FPGA_I2C_SCL uses I/O standard 3.3-V LVTTL at B6 File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 163
    Info (169178): Pin CLNR_GPIO1 uses I/O standard 3.3-V LVTTL at A7 File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 164
    Info (169178): Pin SFP_ModDet uses I/O standard 3.3-V LVTTL at A6 File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 165
    Info (169178): Pin SFP_TX_Fault uses I/O standard 3.3-V LVTTL at B5 File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 166
    Info (169178): Pin SMA_TTL_CLK uses I/O standard 3.3-V LVTTL at B4 File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 167
    Info (169178): Pin FPGA_I2C_SDA uses I/O standard 3.3-V LVTTL at A5 File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 168
    Info (169178): Pin SMA_NIM_SYNC uses I/O standard 3.3-V LVTTL at A3 File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 169
    Info (169178): Pin SMA_RJ45_CLK_SEL uses I/O standard 3.3-V LVTTL at A2 File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 170
    Info (169178): Pin SMA_TTL_SYNC uses I/O standard 3.3-V LVTTL at B3 File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 171
    Info (169178): Pin SMA_NIM_CLK uses I/O standard 3.3-V LVTTL at A4 File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 172
    Info (169178): Pin CLNR_RESETn uses I/O standard 3.3-V LVTTL at A9 File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 173
    Info (169178): Pin FPGA_UART_TX uses I/O standard 3.3-V LVTTL at C1 File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 24
    Info (169178): Pin FPGA_UART_RX uses I/O standard 3.3-V LVTTL at D1 File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 25
    Info (169178): Pin TX_UART19 uses I/O standard 3.3-V LVTTL at B16 File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 114
    Info (169178): Pin RX_UART1 uses I/O standard 3.3-V LVTTL at J11 File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 115
    Info (169178): Pin RX_UART3 uses I/O standard 3.3-V LVTTL at J12 File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 116
    Info (169178): Pin RX_UART2 uses I/O standard 3.3-V LVTTL at J14 File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 117
    Info (169178): Pin TX_UART3 uses I/O standard 3.3-V LVTTL at J16 File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 120
    Info (169178): Pin TX_UART2 uses I/O standard 3.3-V LVTTL at H15 File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 121
    Info (169178): Pin TX_UART9 uses I/O standard 3.3-V LVTTL at D16 File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 122
    Info (169178): Pin TX_UART15 uses I/O standard 3.3-V LVTTL at C16 File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 123
    Info (169178): Pin RX_UART0 uses I/O standard 3.3-V LVTTL at H11 File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 124
    Info (169178): Pin RX_UART7 uses I/O standard 3.3-V LVTTL at H12 File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 125
    Info (169178): Pin TX_UART0 uses I/O standard 3.3-V LVTTL at G14 File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 126
    Info (169178): Pin TX_UART6 uses I/O standard 3.3-V LVTTL at G15 File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 127
    Info (169178): Pin TX_UART7 uses I/O standard 3.3-V LVTTL at G16 File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 128
    Info (169178): Pin TX_UART5 uses I/O standard 3.3-V LVTTL at F16 File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 129
    Info (169178): Pin RX_UART6 uses I/O standard 3.3-V LVTTL at G12 File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 130
    Info (169178): Pin RX_UART5 uses I/O standard 3.3-V LVTTL at F14 File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 131
    Info (169178): Pin RX_UART4 uses I/O standard 3.3-V LVTTL at E14 File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 132
    Info (169178): Pin TX_UART4 uses I/O standard 3.3-V LVTTL at E15 File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 133
    Info (169178): Pin TX_UART11 uses I/O standard 3.3-V LVTTL at E16 File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 134
    Info (169178): Pin RX_UART10 uses I/O standard 3.3-V LVTTL at D14 File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 135
    Info (169178): Pin RX_UART8 uses I/O standard 3.3-V LVTTL at C14 File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 136
    Info (169178): Pin TX_UART10 uses I/O standard 3.3-V LVTTL at D15 File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 137
    Info (169178): Pin TX_UART8 uses I/O standard 3.3-V LVTTL at C15 File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 138
    Info (169178): Pin TX_UART14 uses I/O standard 3.3-V LVTTL at B15 File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 139
    Info (169178): Pin TX_UART1 uses I/O standard 3.3-V LVTTL at H16 File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 140
    Info (169178): Pin RX_UART12 uses I/O standard 3.3-V LVTTL at A14 File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 141
    Info (169178): Pin RX_UART11 uses I/O standard 3.3-V LVTTL at D12 File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 142
    Info (169178): Pin RX_UART9 uses I/O standard 3.3-V LVTTL at C13 File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 144
    Info (169178): Pin RX_UART15 uses I/O standard 3.3-V LVTTL at C12 File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 145
    Info (169178): Pin RX_UART13 uses I/O standard 3.3-V LVTTL at B13 File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 147
    Info (169178): Pin RX_UART19 uses I/O standard 3.3-V LVTTL at A13 File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 148
    Info (169178): Pin RX_UART14 uses I/O standard 3.3-V LVTTL at A15 File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 149
    Info (169178): Pin TX_UART17 uses I/O standard 3.3-V LVTTL at A10 File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 150
    Info (169178): Pin TX_UART16 uses I/O standard 3.3-V LVTTL at C9 File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 152
    Info (169178): Pin RX_UART18 uses I/O standard 3.3-V LVTTL at B12 File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 153
    Info (169178): Pin RX_UART17 uses I/O standard 3.3-V LVTTL at B11 File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 154
    Info (169178): Pin TX_UART12 uses I/O standard 3.3-V LVTTL at C10 File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 155
    Info (169178): Pin TX_UART18 uses I/O standard 3.3-V LVTTL at B10 File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 156
    Info (169178): Pin TX_UART13 uses I/O standard 3.3-V LVTTL at A11 File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 157
    Info (169178): Pin RX_UART16 uses I/O standard 3.3-V LVTTL at A12 File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 158
Warning (169064): Following 148 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin FPGA_DONE has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 21
    Info (169065): Pin ModPwrGood has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 22
    Info (169065): Pin POR_N_LOAD_N has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 23
    Info (169065): Pin SRSTn has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 26
    Info (169065): Pin FPGA_I2C_INTn has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 27
    Info (169065): Pin ModPwrEn has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 28
    Info (169065): Pin B1_1B_J5 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 29
    Info (169065): Pin JTAGEN has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 30
    Info (169065): Pin B1A_F4 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 31
    Info (169065): Pin B1A_F5 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 32
    Info (169065): Pin B1A_C3 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 33
    Info (169065): Pin B1A_C4 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 34
    Info (169065): Pin B1A_G5 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 35
    Info (169065): Pin B1A_H5 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 36
    Info (169065): Pin B1A_F2 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 37
    Info (169065): Pin B1A_E3 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 38
    Info (169065): Pin B1A_G2 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 39
    Info (169065): Pin B1A_B2 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 40
    Info (169065): Pin B1A_C2 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 41
    Info (169065): Pin B2_N1 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 42
    Info (169065): Pin B2_L3 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 43
    Info (169065): Pin B2_K2 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 44
    Info (169065): Pin B2_L1 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 45
    Info (169065): Pin B2_L2 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 46
    Info (169065): Pin B2_M2 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 47
    Info (169065): Pin B2_L6 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 48
    Info (169065): Pin B2_K5 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 49
    Info (169065): Pin B2_M1 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 50
    Info (169065): Pin FPGA_SPI_SEL1 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 51
    Info (169065): Pin B3_N5 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 52
    Info (169065): Pin B3_P4 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 53
    Info (169065): Pin FPGA_SMA_CLK has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 54
    Info (169065): Pin FPGA_SMA_TRIG has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 55
    Info (169065): Pin B3_L7 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 56
    Info (169065): Pin B3_M6 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 57
    Info (169065): Pin FPGA_SPI_SCLK has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 60
    Info (169065): Pin FPGA_SPI_SEL2 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 62
    Info (169065): Pin FPGA_SPI_SDOUT has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 63
    Info (169065): Pin FPGA_SPI_SDATA has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 64
    Info (169065): Pin B3_L8 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 65
    Info (169065): Pin B3_M7 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 66
    Info (169065): Pin B3_P6 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 67
    Info (169065): Pin FPGA_SPI_SEL4 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 68
    Info (169065): Pin FPGA_SPI_SEL6 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 69
    Info (169065): Pin FPGA_SPI_SEL5 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 70
    Info (169065): Pin B3_P8 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 71
    Info (169065): Pin B3_P9 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 72
    Info (169065): Pin MAX10_SPARE1 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 73
    Info (169065): Pin MAX10_SPARE0 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 74
    Info (169065): Pin B3_M9 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 75
    Info (169065): Pin B3_M8 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 76
    Info (169065): Pin MAX10_SPARE2 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 77
    Info (169065): Pin MAX10_SPARE3 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 78
    Info (169065): Pin FPGA_SPI_SEL3 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 79
    Info (169065): Pin MAX10_SPARE5 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 83
    Info (169065): Pin B4_P11 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 84
    Info (169065): Pin B4_P10 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 85
    Info (169065): Pin MAX10_SPARE6 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 86
    Info (169065): Pin MAX10_SPARE4 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 87
    Info (169065): Pin B4_L9 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 88
    Info (169065): Pin B4_M10 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 89
    Info (169065): Pin B4_L10 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 90
    Info (169065): Pin B4_M11 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 91
    Info (169065): Pin MAX10_SPARE7 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 92
    Info (169065): Pin B4_P12 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 93
    Info (169065): Pin MAX10_SPARE8 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 94
    Info (169065): Pin MAX10_SPARE12 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 95
    Info (169065): Pin B5_P14 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 96
    Info (169065): Pin MAX10_SPARE10 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 97
    Info (169065): Pin MAX10_SPARE9 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 98
    Info (169065): Pin MAX10_SPARE11 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 99
    Info (169065): Pin B5_L11 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 100
    Info (169065): Pin B5_L12 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 101
    Info (169065): Pin B5_N14 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 102
    Info (169065): Pin B5_P15 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 103
    Info (169065): Pin B5_M15 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 104
    Info (169065): Pin B5_N16 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 105
    Info (169065): Pin B5_K11 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 106
    Info (169065): Pin B5_K12 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 107
    Info (169065): Pin B5_K14 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 108
    Info (169065): Pin B5_L15 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 109
    Info (169065): Pin B5_M16 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 110
    Info (169065): Pin B5_L16 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 111
    Info (169065): Pin B5_M14 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 112
    Info (169065): Pin MAX10_SPARE13 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 113
    Info (169065): Pin SFP_MAX_SDA has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 118
    Info (169065): Pin SFP_MAC_SCL has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 119
    Info (169065): Pin B7_E11 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 143
    Info (169065): Pin B7_E10 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 146
    Info (169065): Pin CLNR_nINT has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 151
    Info (169065): Pin CLNR_GPIO0 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 159
    Info (169065): Pin SFP_LOS has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 160
    Info (169065): Pin CLNR_GPIO2 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 161
    Info (169065): Pin CLNR_GPIO3 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 162
    Info (169065): Pin FPGA_I2C_SCL has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 163
    Info (169065): Pin CLNR_GPIO1 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 164
    Info (169065): Pin SFP_ModDet has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 165
    Info (169065): Pin SFP_TX_Fault has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 166
    Info (169065): Pin SMA_TTL_CLK has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 167
    Info (169065): Pin FPGA_I2C_SDA has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 168
    Info (169065): Pin SMA_NIM_SYNC has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 169
    Info (169065): Pin SMA_RJ45_CLK_SEL has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 170
    Info (169065): Pin SMA_TTL_SYNC has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 171
    Info (169065): Pin SMA_NIM_CLK has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 172
    Info (169065): Pin CLNR_RESETn has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 173
    Info (169065): Pin FPGA_UART_TX has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 24
    Info (169065): Pin FPGA_UART_RX has a permanently enabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 25
    Info (169065): Pin FPGA_UART_SEL0 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 61
    Info (169065): Pin TX_UART19 has a permanently enabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 114
    Info (169065): Pin RX_UART1 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 115
    Info (169065): Pin RX_UART3 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 116
    Info (169065): Pin RX_UART2 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 117
    Info (169065): Pin TX_UART3 has a permanently enabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 120
    Info (169065): Pin TX_UART2 has a permanently enabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 121
    Info (169065): Pin TX_UART9 has a permanently enabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 122
    Info (169065): Pin TX_UART15 has a permanently enabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 123
    Info (169065): Pin RX_UART0 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 124
    Info (169065): Pin RX_UART7 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 125
    Info (169065): Pin TX_UART0 has a permanently enabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 126
    Info (169065): Pin TX_UART6 has a permanently enabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 127
    Info (169065): Pin TX_UART7 has a permanently enabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 128
    Info (169065): Pin TX_UART5 has a permanently enabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 129
    Info (169065): Pin RX_UART6 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 130
    Info (169065): Pin RX_UART5 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 131
    Info (169065): Pin RX_UART4 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 132
    Info (169065): Pin TX_UART4 has a permanently enabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 133
    Info (169065): Pin TX_UART11 has a permanently enabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 134
    Info (169065): Pin RX_UART10 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 135
    Info (169065): Pin RX_UART8 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 136
    Info (169065): Pin TX_UART10 has a permanently enabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 137
    Info (169065): Pin TX_UART8 has a permanently enabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 138
    Info (169065): Pin TX_UART14 has a permanently enabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 139
    Info (169065): Pin TX_UART1 has a permanently enabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 140
    Info (169065): Pin RX_UART12 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 141
    Info (169065): Pin RX_UART11 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 142
    Info (169065): Pin RX_UART9 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 144
    Info (169065): Pin RX_UART15 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 145
    Info (169065): Pin RX_UART13 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 147
    Info (169065): Pin RX_UART19 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 148
    Info (169065): Pin RX_UART14 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 149
    Info (169065): Pin TX_UART17 has a permanently enabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 150
    Info (169065): Pin TX_UART16 has a permanently enabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 152
    Info (169065): Pin RX_UART18 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 153
    Info (169065): Pin RX_UART17 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 154
    Info (169065): Pin TX_UART12 has a permanently enabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 155
    Info (169065): Pin TX_UART18 has a permanently enabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 156
    Info (169065): Pin TX_UART13 has a permanently enabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 157
    Info (169065): Pin RX_UART16 has a permanently disabled output enable File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 158
Info (144001): Generated suppressed messages file C:/payne/payne2/tsb/ip/rtl/output_files/NIOS_HyperRAM.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 346 warnings
    Info: Peak virtual memory: 5691 megabytes
    Info: Processing ended: Wed Feb 12 14:01:08 2020
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:18


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/payne/payne2/tsb/ip/rtl/output_files/NIOS_HyperRAM.fit.smsg.


