<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="deney42002.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="deney42022vhdl.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="deney42022vhdl.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="deney42022vhdl.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="deney42022vhdl.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="deney42022vhdl.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="deney42022vhdl_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="deney42022vhdl_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="deney42022vhdl_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="deney4testbench22_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="deney4testbench22_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="deney4testbench22_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="deney4testbench22_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="deney4vhdl2022.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="deney4vhdl2022.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="deney4vhdl2022.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="deney4vhdl2022.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="deney4vhdl2022.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="deney4vhdl2022.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="deney4vhdl2022.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="deney4vhdl2022.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="deney4vhdl2022.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="deney4vhdl2022.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="deney4vhdl2022.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="deney4vhdl2022.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="deney4vhdl2022.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="deney4vhdl2022.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="deney4vhdl2022.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="deney4vhdl2022.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="deney4vhdl2022.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="deney4vhdl2022.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="deney4vhdl2022.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="deney4vhdl2022.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="deney4vhdl2022.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="deney4vhdl2022.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="deney4vhdl2022.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="deney4vhdl2022_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="deney4vhdl2022_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="deney4vhdl2022_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="deney4vhdl2022_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="deney4vhdl2022_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="deney4vhdl2022_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="deney4vhdl2022_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="deney4vhdl2022_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="deney4vhdl2022_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="deney4vhdl2022_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="deney4vhdl2022_par.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="deney4vhdl2022_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="deney4vhdl2022_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="deney4vhdl2022_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="deney4vhdl2022_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="deney4vhdl2022_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="deney4vhdl2022_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1681889910" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1681889910">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1681889910" xil_pn:in_ck="4057967975973723466" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1681889910">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="deney4testbench22.vhd"/>
      <outfile xil_pn:name="deney4vhdl2022.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1681889910" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-3863744004686833469" xil_pn:start_ts="1681889910">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1681889910" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-2147359167970170491" xil_pn:start_ts="1681889910">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1681889910" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-6015854748609029268" xil_pn:start_ts="1681889910">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1681889910" xil_pn:in_ck="4057967975973723466" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1681889910">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="deney4testbench22.vhd"/>
      <outfile xil_pn:name="deney4vhdl2022.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1681889912" xil_pn:in_ck="4057967975973723466" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-3965090792204663768" xil_pn:start_ts="1681889910">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="deney4testbench22_beh.prj"/>
      <outfile xil_pn:name="deney4testbench22_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1681889912" xil_pn:in_ck="3700975104489095868" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="3075608577995778357" xil_pn:start_ts="1681889912">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="deney4testbench22_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1681889860" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1681889860">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1681889860" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-26285728643439006" xil_pn:start_ts="1681889860">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1681889860" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-6015854748609029268" xil_pn:start_ts="1681889860">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1681889861" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1681889860">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1681889861" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3244593298929042912" xil_pn:start_ts="1681889861">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1681889861" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1681889861">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1681889861" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="7849513207469457782" xil_pn:start_ts="1681889861">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1681889869" xil_pn:in_ck="4717733074149652173" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-3367882004134294071" xil_pn:start_ts="1681889861">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="deney4vhdl2022.lso"/>
      <outfile xil_pn:name="deney4vhdl2022.ngc"/>
      <outfile xil_pn:name="deney4vhdl2022.ngr"/>
      <outfile xil_pn:name="deney4vhdl2022.prj"/>
      <outfile xil_pn:name="deney4vhdl2022.stx"/>
      <outfile xil_pn:name="deney4vhdl2022.syr"/>
      <outfile xil_pn:name="deney4vhdl2022.xst"/>
      <outfile xil_pn:name="deney4vhdl2022_stx_beh.prj"/>
      <outfile xil_pn:name="deney4vhdl2022_vhdl.prj"/>
      <outfile xil_pn:name="deney4vhdl2022_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1681889869" xil_pn:in_ck="-1021873029362451552" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8780041573540641195" xil_pn:start_ts="1681889869">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1681889875" xil_pn:in_ck="6301031477781608515" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="4457848833430131673" xil_pn:start_ts="1681889869">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="deney4vhdl2022.bld"/>
      <outfile xil_pn:name="deney4vhdl2022.ngd"/>
      <outfile xil_pn:name="deney4vhdl2022_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1681889879" xil_pn:in_ck="6301031477781608516" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="3236488012892527759" xil_pn:start_ts="1681889875">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="deney4vhdl2022.pcf"/>
      <outfile xil_pn:name="deney4vhdl2022_map.map"/>
      <outfile xil_pn:name="deney4vhdl2022_map.mrp"/>
      <outfile xil_pn:name="deney4vhdl2022_map.ncd"/>
      <outfile xil_pn:name="deney4vhdl2022_map.ngm"/>
      <outfile xil_pn:name="deney4vhdl2022_map.xrpt"/>
      <outfile xil_pn:name="deney4vhdl2022_summary.xml"/>
      <outfile xil_pn:name="deney4vhdl2022_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1681889886" xil_pn:in_ck="7781321622320417117" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="1934304854298957634" xil_pn:start_ts="1681889879">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="deney4vhdl2022.ncd"/>
      <outfile xil_pn:name="deney4vhdl2022.pad"/>
      <outfile xil_pn:name="deney4vhdl2022.par"/>
      <outfile xil_pn:name="deney4vhdl2022.ptwx"/>
      <outfile xil_pn:name="deney4vhdl2022.unroutes"/>
      <outfile xil_pn:name="deney4vhdl2022.xpi"/>
      <outfile xil_pn:name="deney4vhdl2022_pad.csv"/>
      <outfile xil_pn:name="deney4vhdl2022_pad.txt"/>
      <outfile xil_pn:name="deney4vhdl2022_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1681889889" xil_pn:in_ck="4717733074149643296" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1681889886">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="deney4vhdl2022.bgn"/>
      <outfile xil_pn:name="deney4vhdl2022.bit"/>
      <outfile xil_pn:name="deney4vhdl2022.drc"/>
      <outfile xil_pn:name="deney4vhdl2022.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1651147375" xil_pn:in_ck="4717733074149630442" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:prop_ck="1890673188639090495" xil_pn:start_ts="1651147374">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1649331848" xil_pn:in_ck="4717733074149630442" xil_pn:name="TRAN_genImpactFile" xil_pn:prop_ck="7121392639749839438" xil_pn:start_ts="1649331845">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1681889886" xil_pn:in_ck="6301031477781608384" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1681889884">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="deney4vhdl2022.twr"/>
      <outfile xil_pn:name="deney4vhdl2022.twx"/>
    </transform>
  </transforms>

</generated_project>
