# Copyright (C) 2020  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.

# Quartus Prime Version 20.1.1 Build 720 11/11/2020 Patches 1.49 SJ Lite Edition
# File: C:\FPGAProjects\ProjektSYCYF\ProjektSYCYF.csv
# Generated on: Sat Jun 05 01:09:02 2021

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
clk,Input,PIN_23,1,B1_N0,PIN_23,2.5 V,,,,,
divd,Output,PIN_84,5,B5_N0,PIN_84,2.5 V,,,,,
divp,Input,PIN_88,5,B5_N0,PIN_88,2.5 V,,,,,
enad,Output,PIN_86,5,B5_N0,PIN_86,2.5 V,,,,,
enap,Input,PIN_89,5,B5_N0,PIN_89,2.5 V,,,,,
kilop,Input,PIN_91,6,B6_N0,PIN_58,,,,,,
rdyd,Output,PIN_87,5,B5_N0,PIN_87,2.5 V,,,,,
rst,Input,PIN_25,2,B2_N0,PIN_25,2.5 V,,,,,
sel[3],Output,PIN_137,8,B8_N0,PIN_137,2.5 V,,,,,
sel[2],Output,PIN_136,8,B8_N0,PIN_136,2.5 V,,,,,
sel[1],Output,PIN_135,8,B8_N0,PIN_135,2.5 V,,,,,
sel[0],Output,PIN_133,8,B8_N0,PIN_133,2.5 V,,,,,
sgm[6],Output,PIN_124,7,B7_N0,PIN_124,2.5 V,,,,,
sgm[5],Output,PIN_126,7,B7_N0,PIN_126,2.5 V,,,,,
sgm[4],Output,PIN_132,8,B8_N0,PIN_132,2.5 V,,,,,
sgm[3],Output,PIN_129,8,B8_N0,PIN_129,2.5 V,,,,,
sgm[2],Output,PIN_125,7,B7_N0,PIN_125,2.5 V,,,,,
sgm[1],Output,PIN_121,7,B7_N0,PIN_121,2.5 V,,,,,
sgm[0],Output,PIN_128,8,B8_N0,PIN_128,2.5 V,,,,,
kilp,Unknown,,,,,,,,,,
