\# Program start time UTC 2015.05.28 09:31:44.847
\# Local time Thursday 28 May 2015, 2:31 am
\o Program:		@(#)$CDS: virtuoso version 6.1.6 01/19/2015 20:41 (sjfnl169) $
\o Hierarchy:		/apps/cadence/IC616/tools.lnx86/dfII/
\o Sub version:		sub-version  IC6.1.6.500.10  (32-bit addresses)
\# Command line:	/apps/cadence/IC616/tools.lnx86/dfII/bin/32bit/virtuoso -noautostart -mpssession virtuoso6000 -mpshost bull -davinciService DaVinciService_6000_1432789649 -log /root/Desktop/Cadence/logs_root/logs0/Job5.log -licenseLockFileName /root/Desktop/Cadence/.tmp_root/.bull_6000 -nograph -nostdin -axlChildIdFlag 5
\# Host name (type):	bull (x86_64)
\# Operating system:	Linux 2.6.32-504.16.2.el6.x86_64 #1 SMP Tue Mar 10 17:01:00 EDT 2015
\# Linux /etc/issue:	Red Hat Enterprise Linux Client release 6.6 (Santiago)
\# Linux /etc/issue:	Kernel \r on an \m
\# X display name (WxH):	bull:80 (1024x868)
\# Available geometry:			TL(0:0) BR(1023:867)
\# X server:			RealVNC Ltd (VNC nograph server, PID 29810)
\# Depth of Visual (Root):	16 (16)
\# Number of Planes Used:	16
\# X version:		11.0 (vendor release 3370)
\# X resource pool:	base 0x800000, mask 0x3fffff (4194303), shift 0
\# 			current id 0x0, current max 0x3ffffa (4194298)
\# Max data seg size:	     unlimited
\# Max process size:	     unlimited
\# Initial sbrk value:	        420 MB
\# Available memory:	     45,517 MB
\# System memory:	     48,512 MB
\# Maximum memory size:	      3,729 MB
\# Max mem available:	      3,729 MB
\# Initial memory used:	         53 MB
\#        process size:	        456 MB
\# Qt version:		4.7.2
\# Window Manager:	other
\# User Name:		root
\o Working Directory:	bull:/root/Desktop/Cadence
\# Process Id:		29811
\o 
\o COPYRIGHT © 1992-2014  CADENCE DESIGN SYSTEMS INC.  ALL RIGHTS RESERVED.
\o           © 1992-2014  UNIX SYSTEMS Laboratories INC.,
\o                          Reproduced with permission.
\o 
\o This Cadence Design Systems program and online documentation are
\o proprietary/confidential information and may be disclosed/used only
\o as authorized in a license agreement controlling such use and disclosure.
\o 
\o           RESTRICTED RIGHTS NOTICE (SHORT FORM)
\o Use/reproduction/disclosure is subject to restriction
\o set forth at FAR 1252.227-19 or its equivalent.
\o Loading geView.cxt 
\o Loading menuBuilder.cxt 
\o Loading schView.cxt 
\o Loading selectSv.cxt 
\o Loading LVS.cxt 
\o Loading layerProc.cxt 
\o Loading pte2.cxt 
\o Loading xlUI.cxt 
\o Loading auCore.cxt 
\o Loading vhdl.cxt 
\o Loading seismic.cxt 
\o Loading ci.cxt 
\o Loading ams.cxt 
\o Loading oasis.cxt 
\o Loading analog.cxt 
\o Loading asimenv.cxt 
\o Loading par.cxt 
\o Loading socket.cxt 
\o Loading alvs.cxt 
\o Loading awv.cxt 
\o Loading adexl.cxt 
\o *Info*    Exporting services from client ... 
\o 
\o 
\o ---------------------------------------------------------------------------
\o Welcome to the FreePDK 45nm Free, Open-Source Process Design Kit
\o ---------------------------------------------------------------------------
\o 
\o loading vars from .cdsenv for tool ddserv
\o loading vars from .cdsenv for tool license
\o loading vars from .cdsenv for tool asimenv
\o loading vars from ./.cdsenv for tool ddserv
\o loading vars from ./.cdsenv for tool license
\o loading vars from ./.cdsenv for tool asimenv
\o Loading spectrei.cxt 
\o Loading devCheck.cxt 
\o Loading relXpert.cxt 
\o Loading mmsimenv.cxt 
\o Loading spectreMixi.cxt 
\o *Info*    Client has finished starting ... 
\o 
\p > 
\o 
\o 
\o *Info*    Configuring the session ...
\o 
\o 	Library      = 16nm_Tests
\o 	Cell         = MC_6TWrite_Test
\o 	View         = ams_config
\o 	Simulator    = ams
\o 	State Path   = $AXL_SETUPDB_DIR/test_states
\o 	State Name   = 16nm_Tests:MC_6TWrite_Test:1_tmpstate.647933292_MonteCarlo.1
\o 	Results DB   = /net/bull/root/Desktop/Cadence/16nm_Tests/MC_6TWrite_Test/adexl/results/data/MonteCarlo.1.rdb
\o 	Results Dir  = /net/kafka/nfs/rstdenis/Cadence/simulation/16nm_Tests/MC_6TWrite_Test/adexl/results/data/MonteCarlo.1/1/16nm_Tests:MC_6TWrite_Test:1
\o 	Results Loc  = /net/kafka/nfs/rstdenis/Cadence/simulation/16nm_Tests/MC_6TWrite_Test/adexl/results/data
\o 	Project Dir  = /net/kafka/nfs/rstdenis/Cadence/simulation
\o 	Setup DB loc = /net/bull/root/Desktop/Cadence/16nm_Tests/MC_6TWrite_Test/adexl
\o 	File Encoding = 0
\o 
\o 
\o Loading simui.cxt 
\o Loading viva.cxt 
\o Loading hspiceD.cxt 
\o Loading spectreinl.cxt 
\o Loading msgHandler.cxt 
\o Loading UltraSim.cxt 
\o Loading AMSOSS.cxt 
\o Loading AMS.cxt 
\# Memory report: using         210 MB, process size 644 MB at UTC 2015.05.28 09:31:51.308
\o Simulation design variables differ from those on the cellView,
\o they have been saved in the file "/tmp/saved-design-variables".
\o To save future changes, copy variables to cellView before exiting.
\o Loading lce.cxt 
\o 
\o *Info*    Received signal SIGTERM.
\o 
\o 
