Partition Merge report for lab4
Fri Apr 07 17:14:20 2017
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Connections to In-System Debugging Instance "auto_signaltap_0"
  5. Partition Merge Partition Statistics
  6. Partition Merge Partition Pin Processing
  7. Partition Merge Resource Usage Summary
  8. Partition Merge RAM Summary
  9. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Partition Merge Summary                                                           ;
+---------------------------------+-------------------------------------------------+
; Partition Merge Status          ; Successful - Fri Apr 07 17:14:20 2017           ;
; Quartus Prime Version           ; 15.1.0 Build 185 10/21/2015 SJ Standard Edition ;
; Revision Name                   ; lab4                                            ;
; Top-level Entity Name           ; lab4                                            ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 10528                                           ;
; Total pins                      ; 189                                             ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 385,792                                         ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                            ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Netlist Type Requested ; Partition Contents             ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; Post-Fit               ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; Source File            ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                         ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                                                        ; Details ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; codec_dac_interface:codec_dac_inst|audioSample[0]                                                                                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|audioSample[0]                                                                                                        ; N/A     ;
; codec_dac_interface:codec_dac_inst|audioSample[0]                                                                                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|audioSample[0]                                                                                                        ; N/A     ;
; codec_dac_interface:codec_dac_inst|audioSample[10]                                                                                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|audioSample[10]                                                                                                       ; N/A     ;
; codec_dac_interface:codec_dac_inst|audioSample[10]                                                                                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|audioSample[10]                                                                                                       ; N/A     ;
; codec_dac_interface:codec_dac_inst|audioSample[11]                                                                                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|audioSample[11]                                                                                                       ; N/A     ;
; codec_dac_interface:codec_dac_inst|audioSample[11]                                                                                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|audioSample[11]                                                                                                       ; N/A     ;
; codec_dac_interface:codec_dac_inst|audioSample[12]                                                                                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|audioSample[12]                                                                                                       ; N/A     ;
; codec_dac_interface:codec_dac_inst|audioSample[12]                                                                                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|audioSample[12]                                                                                                       ; N/A     ;
; codec_dac_interface:codec_dac_inst|audioSample[13]                                                                                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|audioSample[13]                                                                                                       ; N/A     ;
; codec_dac_interface:codec_dac_inst|audioSample[13]                                                                                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|audioSample[13]                                                                                                       ; N/A     ;
; codec_dac_interface:codec_dac_inst|audioSample[14]                                                                                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|audioSample[14]                                                                                                       ; N/A     ;
; codec_dac_interface:codec_dac_inst|audioSample[14]                                                                                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|audioSample[14]                                                                                                       ; N/A     ;
; codec_dac_interface:codec_dac_inst|audioSample[15]                                                                                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|audioSample[15]                                                                                                       ; N/A     ;
; codec_dac_interface:codec_dac_inst|audioSample[15]                                                                                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|audioSample[15]                                                                                                       ; N/A     ;
; codec_dac_interface:codec_dac_inst|audioSample[16]                                                                                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|audioSample[16]                                                                                                       ; N/A     ;
; codec_dac_interface:codec_dac_inst|audioSample[16]                                                                                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|audioSample[16]                                                                                                       ; N/A     ;
; codec_dac_interface:codec_dac_inst|audioSample[17]                                                                                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|audioSample[17]                                                                                                       ; N/A     ;
; codec_dac_interface:codec_dac_inst|audioSample[17]                                                                                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|audioSample[17]                                                                                                       ; N/A     ;
; codec_dac_interface:codec_dac_inst|audioSample[18]                                                                                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|audioSample[18]                                                                                                       ; N/A     ;
; codec_dac_interface:codec_dac_inst|audioSample[18]                                                                                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|audioSample[18]                                                                                                       ; N/A     ;
; codec_dac_interface:codec_dac_inst|audioSample[19]                                                                                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|audioSample[19]                                                                                                       ; N/A     ;
; codec_dac_interface:codec_dac_inst|audioSample[19]                                                                                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|audioSample[19]                                                                                                       ; N/A     ;
; codec_dac_interface:codec_dac_inst|audioSample[1]                                                                                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|audioSample[1]                                                                                                        ; N/A     ;
; codec_dac_interface:codec_dac_inst|audioSample[1]                                                                                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|audioSample[1]                                                                                                        ; N/A     ;
; codec_dac_interface:codec_dac_inst|audioSample[20]                                                                                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|audioSample[20]                                                                                                       ; N/A     ;
; codec_dac_interface:codec_dac_inst|audioSample[20]                                                                                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|audioSample[20]                                                                                                       ; N/A     ;
; codec_dac_interface:codec_dac_inst|audioSample[21]                                                                                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|audioSample[21]                                                                                                       ; N/A     ;
; codec_dac_interface:codec_dac_inst|audioSample[21]                                                                                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|audioSample[21]                                                                                                       ; N/A     ;
; codec_dac_interface:codec_dac_inst|audioSample[22]                                                                                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|audioSample[22]                                                                                                       ; N/A     ;
; codec_dac_interface:codec_dac_inst|audioSample[22]                                                                                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|audioSample[22]                                                                                                       ; N/A     ;
; codec_dac_interface:codec_dac_inst|audioSample[23]                                                                                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|audioSample[23]                                                                                                       ; N/A     ;
; codec_dac_interface:codec_dac_inst|audioSample[23]                                                                                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|audioSample[23]                                                                                                       ; N/A     ;
; codec_dac_interface:codec_dac_inst|audioSample[24]                                                                                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|audioSample[24]                                                                                                       ; N/A     ;
; codec_dac_interface:codec_dac_inst|audioSample[24]                                                                                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|audioSample[24]                                                                                                       ; N/A     ;
; codec_dac_interface:codec_dac_inst|audioSample[25]                                                                                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|audioSample[25]                                                                                                       ; N/A     ;
; codec_dac_interface:codec_dac_inst|audioSample[25]                                                                                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|audioSample[25]                                                                                                       ; N/A     ;
; codec_dac_interface:codec_dac_inst|audioSample[26]                                                                                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|audioSample[26]                                                                                                       ; N/A     ;
; codec_dac_interface:codec_dac_inst|audioSample[26]                                                                                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|audioSample[26]                                                                                                       ; N/A     ;
; codec_dac_interface:codec_dac_inst|audioSample[27]                                                                                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|audioSample[27]                                                                                                       ; N/A     ;
; codec_dac_interface:codec_dac_inst|audioSample[27]                                                                                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|audioSample[27]                                                                                                       ; N/A     ;
; codec_dac_interface:codec_dac_inst|audioSample[28]                                                                                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|audioSample[28]                                                                                                       ; N/A     ;
; codec_dac_interface:codec_dac_inst|audioSample[28]                                                                                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|audioSample[28]                                                                                                       ; N/A     ;
; codec_dac_interface:codec_dac_inst|audioSample[29]                                                                                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|audioSample[29]                                                                                                       ; N/A     ;
; codec_dac_interface:codec_dac_inst|audioSample[29]                                                                                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|audioSample[29]                                                                                                       ; N/A     ;
; codec_dac_interface:codec_dac_inst|audioSample[2]                                                                                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|audioSample[2]                                                                                                        ; N/A     ;
; codec_dac_interface:codec_dac_inst|audioSample[2]                                                                                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|audioSample[2]                                                                                                        ; N/A     ;
; codec_dac_interface:codec_dac_inst|audioSample[30]                                                                                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|audioSample[30]                                                                                                       ; N/A     ;
; codec_dac_interface:codec_dac_inst|audioSample[30]                                                                                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|audioSample[30]                                                                                                       ; N/A     ;
; codec_dac_interface:codec_dac_inst|audioSample[31]                                                                                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|audioSample[31]                                                                                                       ; N/A     ;
; codec_dac_interface:codec_dac_inst|audioSample[31]                                                                                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|audioSample[31]                                                                                                       ; N/A     ;
; codec_dac_interface:codec_dac_inst|audioSample[3]                                                                                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|audioSample[3]                                                                                                        ; N/A     ;
; codec_dac_interface:codec_dac_inst|audioSample[3]                                                                                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|audioSample[3]                                                                                                        ; N/A     ;
; codec_dac_interface:codec_dac_inst|audioSample[4]                                                                                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|audioSample[4]                                                                                                        ; N/A     ;
; codec_dac_interface:codec_dac_inst|audioSample[4]                                                                                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|audioSample[4]                                                                                                        ; N/A     ;
; codec_dac_interface:codec_dac_inst|audioSample[5]                                                                                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|audioSample[5]                                                                                                        ; N/A     ;
; codec_dac_interface:codec_dac_inst|audioSample[5]                                                                                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|audioSample[5]                                                                                                        ; N/A     ;
; codec_dac_interface:codec_dac_inst|audioSample[6]                                                                                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|audioSample[6]                                                                                                        ; N/A     ;
; codec_dac_interface:codec_dac_inst|audioSample[6]                                                                                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|audioSample[6]                                                                                                        ; N/A     ;
; codec_dac_interface:codec_dac_inst|audioSample[7]                                                                                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|audioSample[7]                                                                                                        ; N/A     ;
; codec_dac_interface:codec_dac_inst|audioSample[7]                                                                                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|audioSample[7]                                                                                                        ; N/A     ;
; codec_dac_interface:codec_dac_inst|audioSample[8]                                                                                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|audioSample[8]                                                                                                        ; N/A     ;
; codec_dac_interface:codec_dac_inst|audioSample[8]                                                                                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|audioSample[8]                                                                                                        ; N/A     ;
; codec_dac_interface:codec_dac_inst|audioSample[9]                                                                                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|audioSample[9]                                                                                                        ; N/A     ;
; codec_dac_interface:codec_dac_inst|audioSample[9]                                                                                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|audioSample[9]                                                                                                        ; N/A     ;
; codec_dac_interface:codec_dac_inst|dataReq                                                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|dataReq                                                                                                               ; N/A     ;
; codec_dac_interface:codec_dac_inst|dataReq                                                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|dataReq                                                                                                               ; N/A     ;
; codec_dac_interface:codec_dac_inst|i_audioSample[0]                                                                                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[0]  ; N/A     ;
; codec_dac_interface:codec_dac_inst|i_audioSample[0]                                                                                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[0]  ; N/A     ;
; codec_dac_interface:codec_dac_inst|i_audioSample[10]                                                                                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[10] ; N/A     ;
; codec_dac_interface:codec_dac_inst|i_audioSample[10]                                                                                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[10] ; N/A     ;
; codec_dac_interface:codec_dac_inst|i_audioSample[11]                                                                                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[11] ; N/A     ;
; codec_dac_interface:codec_dac_inst|i_audioSample[11]                                                                                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[11] ; N/A     ;
; codec_dac_interface:codec_dac_inst|i_audioSample[12]                                                                                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[12] ; N/A     ;
; codec_dac_interface:codec_dac_inst|i_audioSample[12]                                                                                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[12] ; N/A     ;
; codec_dac_interface:codec_dac_inst|i_audioSample[13]                                                                                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[13] ; N/A     ;
; codec_dac_interface:codec_dac_inst|i_audioSample[13]                                                                                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[13] ; N/A     ;
; codec_dac_interface:codec_dac_inst|i_audioSample[14]                                                                                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[14] ; N/A     ;
; codec_dac_interface:codec_dac_inst|i_audioSample[14]                                                                                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[14] ; N/A     ;
; codec_dac_interface:codec_dac_inst|i_audioSample[15]                                                                                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[15] ; N/A     ;
; codec_dac_interface:codec_dac_inst|i_audioSample[15]                                                                                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[15] ; N/A     ;
; codec_dac_interface:codec_dac_inst|i_audioSample[16]                                                                                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[16] ; N/A     ;
; codec_dac_interface:codec_dac_inst|i_audioSample[16]                                                                                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[16] ; N/A     ;
; codec_dac_interface:codec_dac_inst|i_audioSample[17]                                                                                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[17] ; N/A     ;
; codec_dac_interface:codec_dac_inst|i_audioSample[17]                                                                                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[17] ; N/A     ;
; codec_dac_interface:codec_dac_inst|i_audioSample[18]                                                                                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[18] ; N/A     ;
; codec_dac_interface:codec_dac_inst|i_audioSample[18]                                                                                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[18] ; N/A     ;
; codec_dac_interface:codec_dac_inst|i_audioSample[19]                                                                                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[19] ; N/A     ;
; codec_dac_interface:codec_dac_inst|i_audioSample[19]                                                                                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[19] ; N/A     ;
; codec_dac_interface:codec_dac_inst|i_audioSample[1]                                                                                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[1]  ; N/A     ;
; codec_dac_interface:codec_dac_inst|i_audioSample[1]                                                                                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[1]  ; N/A     ;
; codec_dac_interface:codec_dac_inst|i_audioSample[20]                                                                                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[20] ; N/A     ;
; codec_dac_interface:codec_dac_inst|i_audioSample[20]                                                                                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[20] ; N/A     ;
; codec_dac_interface:codec_dac_inst|i_audioSample[21]                                                                                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[21] ; N/A     ;
; codec_dac_interface:codec_dac_inst|i_audioSample[21]                                                                                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[21] ; N/A     ;
; codec_dac_interface:codec_dac_inst|i_audioSample[22]                                                                                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[22] ; N/A     ;
; codec_dac_interface:codec_dac_inst|i_audioSample[22]                                                                                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[22] ; N/A     ;
; codec_dac_interface:codec_dac_inst|i_audioSample[23]                                                                                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[23] ; N/A     ;
; codec_dac_interface:codec_dac_inst|i_audioSample[23]                                                                                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[23] ; N/A     ;
; codec_dac_interface:codec_dac_inst|i_audioSample[24]                                                                                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[24] ; N/A     ;
; codec_dac_interface:codec_dac_inst|i_audioSample[24]                                                                                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[24] ; N/A     ;
; codec_dac_interface:codec_dac_inst|i_audioSample[25]                                                                                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[25] ; N/A     ;
; codec_dac_interface:codec_dac_inst|i_audioSample[25]                                                                                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[25] ; N/A     ;
; codec_dac_interface:codec_dac_inst|i_audioSample[26]                                                                                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[26] ; N/A     ;
; codec_dac_interface:codec_dac_inst|i_audioSample[26]                                                                                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[26] ; N/A     ;
; codec_dac_interface:codec_dac_inst|i_audioSample[27]                                                                                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[27] ; N/A     ;
; codec_dac_interface:codec_dac_inst|i_audioSample[27]                                                                                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[27] ; N/A     ;
; codec_dac_interface:codec_dac_inst|i_audioSample[28]                                                                                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[28] ; N/A     ;
; codec_dac_interface:codec_dac_inst|i_audioSample[28]                                                                                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[28] ; N/A     ;
; codec_dac_interface:codec_dac_inst|i_audioSample[29]                                                                                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[29] ; N/A     ;
; codec_dac_interface:codec_dac_inst|i_audioSample[29]                                                                                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[29] ; N/A     ;
; codec_dac_interface:codec_dac_inst|i_audioSample[2]                                                                                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[2]  ; N/A     ;
; codec_dac_interface:codec_dac_inst|i_audioSample[2]                                                                                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[2]  ; N/A     ;
; codec_dac_interface:codec_dac_inst|i_audioSample[30]                                                                                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[30] ; N/A     ;
; codec_dac_interface:codec_dac_inst|i_audioSample[30]                                                                                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[30] ; N/A     ;
; codec_dac_interface:codec_dac_inst|i_audioSample[31]                                                                                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[31] ; N/A     ;
; codec_dac_interface:codec_dac_inst|i_audioSample[31]                                                                                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[31] ; N/A     ;
; codec_dac_interface:codec_dac_inst|i_audioSample[3]                                                                                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[3]  ; N/A     ;
; codec_dac_interface:codec_dac_inst|i_audioSample[3]                                                                                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[3]  ; N/A     ;
; codec_dac_interface:codec_dac_inst|i_audioSample[4]                                                                                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[4]  ; N/A     ;
; codec_dac_interface:codec_dac_inst|i_audioSample[4]                                                                                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[4]  ; N/A     ;
; codec_dac_interface:codec_dac_inst|i_audioSample[5]                                                                                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[5]  ; N/A     ;
; codec_dac_interface:codec_dac_inst|i_audioSample[5]                                                                                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[5]  ; N/A     ;
; codec_dac_interface:codec_dac_inst|i_audioSample[6]                                                                                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[6]  ; N/A     ;
; codec_dac_interface:codec_dac_inst|i_audioSample[6]                                                                                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[6]  ; N/A     ;
; codec_dac_interface:codec_dac_inst|i_audioSample[7]                                                                                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[7]  ; N/A     ;
; codec_dac_interface:codec_dac_inst|i_audioSample[7]                                                                                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[7]  ; N/A     ;
; codec_dac_interface:codec_dac_inst|i_audioSample[8]                                                                                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[8]  ; N/A     ;
; codec_dac_interface:codec_dac_inst|i_audioSample[8]                                                                                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[8]  ; N/A     ;
; codec_dac_interface:codec_dac_inst|i_audioSample[9]                                                                                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[9]  ; N/A     ;
; codec_dac_interface:codec_dac_inst|i_audioSample[9]                                                                                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[9]  ; N/A     ;
; codec_dac_interface:codec_dac_inst|i_bclkRisingEdge                                                                                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bclkRisingEdge                                                                                                                                           ; N/A     ;
; codec_dac_interface:codec_dac_inst|i_bclkRisingEdge                                                                                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bclkRisingEdge                                                                                                                                           ; N/A     ;
; codec_dac_interface:codec_dac_inst|i_clk_50                                                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK2_50                                                                                                                                                ; N/A     ;
; codec_dac_interface:codec_dac_inst|i_clk_50                                                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK2_50                                                                                                                                                ; N/A     ;
; codec_dac_interface:codec_dac_inst|i_daclrckFallingEdge                                                                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; daclrckFallingEdge                                                                                                                                       ; N/A     ;
; codec_dac_interface:codec_dac_inst|i_daclrckFallingEdge                                                                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; daclrckFallingEdge                                                                                                                                       ; N/A     ;
; codec_dac_interface:codec_dac_inst|i_daclrckRisingEdge                                                                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; daclrckRisingEdge                                                                                                                                        ; N/A     ;
; codec_dac_interface:codec_dac_inst|i_daclrckRisingEdge                                                                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; daclrckRisingEdge                                                                                                                                        ; N/A     ;
; codec_dac_interface:codec_dac_inst|latchAudioSample                                                                                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|latchAudioSample                                                                                                      ; N/A     ;
; codec_dac_interface:codec_dac_inst|latchAudioSample                                                                                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|latchAudioSample                                                                                                      ; N/A     ;
; codec_dac_interface:codec_dac_inst|o_AUD_DACDAT                                                                                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|shiftReg[16]                                                                                                          ; N/A     ;
; codec_dac_interface:codec_dac_inst|o_AUD_DACDAT                                                                                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|shiftReg[16]                                                                                                          ; N/A     ;
; codec_dac_interface:codec_dac_inst|o_dataReq                                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|dataReq                                                                                                               ; N/A     ;
; codec_dac_interface:codec_dac_inst|o_dataReq                                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|dataReq                                                                                                               ; N/A     ;
; codec_dac_interface:codec_dac_inst|shiftReg[0]                                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|shiftReg[0]                                                                                                           ; N/A     ;
; codec_dac_interface:codec_dac_inst|shiftReg[0]                                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|shiftReg[0]                                                                                                           ; N/A     ;
; codec_dac_interface:codec_dac_inst|shiftReg[10]                                                                                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|shiftReg[10]                                                                                                          ; N/A     ;
; codec_dac_interface:codec_dac_inst|shiftReg[10]                                                                                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|shiftReg[10]                                                                                                          ; N/A     ;
; codec_dac_interface:codec_dac_inst|shiftReg[11]                                                                                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|shiftReg[11]                                                                                                          ; N/A     ;
; codec_dac_interface:codec_dac_inst|shiftReg[11]                                                                                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|shiftReg[11]                                                                                                          ; N/A     ;
; codec_dac_interface:codec_dac_inst|shiftReg[12]                                                                                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|shiftReg[12]                                                                                                          ; N/A     ;
; codec_dac_interface:codec_dac_inst|shiftReg[12]                                                                                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|shiftReg[12]                                                                                                          ; N/A     ;
; codec_dac_interface:codec_dac_inst|shiftReg[13]                                                                                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|shiftReg[13]                                                                                                          ; N/A     ;
; codec_dac_interface:codec_dac_inst|shiftReg[13]                                                                                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|shiftReg[13]                                                                                                          ; N/A     ;
; codec_dac_interface:codec_dac_inst|shiftReg[14]                                                                                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|shiftReg[14]                                                                                                          ; N/A     ;
; codec_dac_interface:codec_dac_inst|shiftReg[14]                                                                                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|shiftReg[14]                                                                                                          ; N/A     ;
; codec_dac_interface:codec_dac_inst|shiftReg[15]                                                                                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|shiftReg[15]                                                                                                          ; N/A     ;
; codec_dac_interface:codec_dac_inst|shiftReg[15]                                                                                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|shiftReg[15]                                                                                                          ; N/A     ;
; codec_dac_interface:codec_dac_inst|shiftReg[16]                                                                                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|shiftReg[16]                                                                                                          ; N/A     ;
; codec_dac_interface:codec_dac_inst|shiftReg[16]                                                                                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|shiftReg[16]                                                                                                          ; N/A     ;
; codec_dac_interface:codec_dac_inst|shiftReg[1]                                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|shiftReg[1]                                                                                                           ; N/A     ;
; codec_dac_interface:codec_dac_inst|shiftReg[1]                                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|shiftReg[1]                                                                                                           ; N/A     ;
; codec_dac_interface:codec_dac_inst|shiftReg[2]                                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|shiftReg[2]                                                                                                           ; N/A     ;
; codec_dac_interface:codec_dac_inst|shiftReg[2]                                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|shiftReg[2]                                                                                                           ; N/A     ;
; codec_dac_interface:codec_dac_inst|shiftReg[3]                                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|shiftReg[3]                                                                                                           ; N/A     ;
; codec_dac_interface:codec_dac_inst|shiftReg[3]                                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|shiftReg[3]                                                                                                           ; N/A     ;
; codec_dac_interface:codec_dac_inst|shiftReg[4]                                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|shiftReg[4]                                                                                                           ; N/A     ;
; codec_dac_interface:codec_dac_inst|shiftReg[4]                                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|shiftReg[4]                                                                                                           ; N/A     ;
; codec_dac_interface:codec_dac_inst|shiftReg[5]                                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|shiftReg[5]                                                                                                           ; N/A     ;
; codec_dac_interface:codec_dac_inst|shiftReg[5]                                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|shiftReg[5]                                                                                                           ; N/A     ;
; codec_dac_interface:codec_dac_inst|shiftReg[6]                                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|shiftReg[6]                                                                                                           ; N/A     ;
; codec_dac_interface:codec_dac_inst|shiftReg[6]                                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|shiftReg[6]                                                                                                           ; N/A     ;
; codec_dac_interface:codec_dac_inst|shiftReg[7]                                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|shiftReg[7]                                                                                                           ; N/A     ;
; codec_dac_interface:codec_dac_inst|shiftReg[7]                                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|shiftReg[7]                                                                                                           ; N/A     ;
; codec_dac_interface:codec_dac_inst|shiftReg[8]                                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|shiftReg[8]                                                                                                           ; N/A     ;
; codec_dac_interface:codec_dac_inst|shiftReg[8]                                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|shiftReg[8]                                                                                                           ; N/A     ;
; codec_dac_interface:codec_dac_inst|shiftReg[9]                                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|shiftReg[9]                                                                                                           ; N/A     ;
; codec_dac_interface:codec_dac_inst|shiftReg[9]                                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; codec_dac_interface:codec_dac_inst|shiftReg[9]                                                                                                           ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|bus_enable_d1                                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|bus_enable_d1                                                                                 ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|bus_enable_d1                                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|bus_enable_d1                                                                                 ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|bus_enable_d2                                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|bus_enable_d2                                                                                 ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|bus_enable_d2                                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|bus_enable_d2                                                                                 ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|clk                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK2_50                                                                                                                                                ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|clk                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK2_50                                                                                                                                                ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_addressWave[0]                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioSampleAddr[0]                                                                                                                                       ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_addressWave[0]                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioSampleAddr[0]                                                                                                                                       ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_addressWave[1]                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioSampleAddr[1]                                                                                                                                       ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_addressWave[1]                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioSampleAddr[1]                                                                                                                                       ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_addressWave[2]                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioSampleAddr[2]                                                                                                                                       ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_addressWave[2]                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioSampleAddr[2]                                                                                                                                       ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_addressWave[3]                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioSampleAddr[3]                                                                                                                                       ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_addressWave[3]                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioSampleAddr[3]                                                                                                                                       ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_addressWave[4]                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioSampleAddr[4]                                                                                                                                       ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_addressWave[4]                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioSampleAddr[4]                                                                                                                                       ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_addressWave[5]                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioSampleAddr[5]                                                                                                                                       ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_addressWave[5]                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioSampleAddr[5]                                                                                                                                       ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_addressWave[6]                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioSampleAddr[6]                                                                                                                                       ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_addressWave[6]                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioSampleAddr[6]                                                                                                                                       ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_addressWave[7]                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioSampleAddr[7]                                                                                                                                       ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_addressWave[7]                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioSampleAddr[7]                                                                                                                                       ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_address[0]                                                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_address[0]                                                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_address[10]                                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10]                                                                 ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_address[10]                                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10]                                                                 ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_address[1]                                                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_address[1]                                                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_address[2]                                                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[2]                                                                  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_address[2]                                                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[2]                                                                  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_address[3]                                                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[3]                                                                  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_address[3]                                                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[3]                                                                  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_address[4]                                                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[4]                                                                  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_address[4]                                                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[4]                                                                  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_address[5]                                                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[5]                                                                  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_address[5]                                                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[5]                                                                  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_address[6]                                                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]                                                                  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_address[6]                                                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]                                                                  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_address[7]                                                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]                                                                  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_address[7]                                                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]                                                                  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_address[8]                                                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[8]                                                                  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_address[8]                                                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[8]                                                                  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_address[9]                                                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[9]                                                                  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_address[9]                                                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[9]                                                                  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_bus_enable                                                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|bus_enable                                                                  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_bus_enable                                                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|bus_enable                                                                  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_byte_enable[0]                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[0]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_byte_enable[0]                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[0]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_byte_enable[1]                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[1]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_byte_enable[1]                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[1]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_byte_enable[2]                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[2]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_byte_enable[2]                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[2]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_byte_enable[3]                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[3]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_byte_enable[3]                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[3]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_rw_n                                                                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|rw                                                                          ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_rw_n                                                                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|rw                                                                          ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[0]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[0]                                                               ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[0]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[0]                                                               ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[10]                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[10]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[10]                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[10]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[11]                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[11]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[11]                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[11]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[12]                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[12]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[12]                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[12]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[13]                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[13]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[13]                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[13]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[14]                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[14]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[14]                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[14]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[15]                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[15]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[15]                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[15]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[16]                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[16]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[16]                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[16]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[17]                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[17]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[17]                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[17]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[18]                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[18]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[18]                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[18]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[19]                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[19]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[19]                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[19]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[1]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[1]                                                               ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[1]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[1]                                                               ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[20]                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[20]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[20]                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[20]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[21]                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[21]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[21]                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[21]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[22]                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[22]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[22]                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[22]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[23]                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[23]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[23]                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[23]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[24]                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[24]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[24]                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[24]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[25]                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[25]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[25]                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[25]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[26]                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[26]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[26]                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[26]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[27]                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[27]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[27]                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[27]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[28]                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[28]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[28]                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[28]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[29]                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[29]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[29]                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[29]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[2]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[2]                                                               ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[2]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[2]                                                               ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[30]                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[30]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[30]                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[30]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[31]                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[31]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[31]                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[31]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[3]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[3]                                                               ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[3]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[3]                                                               ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[4]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[4]                                                               ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[4]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[4]                                                               ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[5]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[5]                                                               ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[5]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[5]                                                               ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[6]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[6]                                                               ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[6]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[6]                                                               ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[7]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[7]                                                               ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[7]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[7]                                                               ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[8]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[8]                                                               ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[8]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[8]                                                               ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[9]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[9]                                                               ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|i_write_data[9]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[9]                                                               ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_acknowledge                                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_acknowledge                                                                                 ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_acknowledge                                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_acknowledge                                                                                 ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_acknowledge~reg0                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_acknowledge                                                                                 ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_acknowledge~reg0                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_acknowledge                                                                                 ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[0]                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[0]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[0]                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[0]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[10]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[10] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[10]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[10] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[11]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[11] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[11]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[11] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[12]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[12] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[12]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[12] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[13]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[13] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[13]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[13] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[14]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[14] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[14]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[14] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[15]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[15] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[15]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[15] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[16]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[16] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[16]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[16] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[17]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[17] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[17]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[17] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[18]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[18] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[18]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[18] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[19]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[19] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[19]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[19] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[1]                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[1]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[1]                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[1]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[20]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[20] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[20]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[20] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[21]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[21] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[21]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[21] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[22]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[22] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[22]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[22] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[23]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[23] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[23]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[23] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[24]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[24] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[24]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[24] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[25]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[25] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[25]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[25] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[26]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[26] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[26]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[26] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[27]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[27] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[27]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[27] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[28]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[28] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[28]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[28] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[29]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[29] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[29]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[29] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[2]                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[2]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[2]                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[2]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[30]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[30] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[30]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[30] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[31]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[31] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[31]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[31] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[3]                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[3]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[3]                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[3]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[4]                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[4]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[4]                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[4]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[5]                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[5]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[5]                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[5]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[6]                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[6]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[6]                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[6]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[7]                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[7]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[7]                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[7]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[8]                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[8]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[8]                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[8]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[9]                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[9]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_read_data[9]                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[9]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[0]                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[0]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[0]                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[0]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[10]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[10] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[10]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[10] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[11]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[11] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[11]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[11] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[12]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[12] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[12]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[12] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[13]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[13] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[13]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[13] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[14]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[14] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[14]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[14] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[15]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[15] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[15]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[15] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[16]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[16] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[16]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[16] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[17]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[17] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[17]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[17] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[18]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[18] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[18]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[18] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[19]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[19] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[19]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[19] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[1]                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[1]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[1]                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[1]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[20]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[20] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[20]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[20] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[21]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[21] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[21]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[21] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[22]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[22] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[22]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[22] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[23]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[23] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[23]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[23] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[24]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[24] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[24]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[24] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[25]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[25] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[25]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[25] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[26]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[26] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[26]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[26] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[27]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[27] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[27]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[27] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[28]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[28] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[28]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[28] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[29]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[29] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[29]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[29] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[2]                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[2]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[2]                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[2]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[30]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[30] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[30]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[30] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[31]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[31] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[31]                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[31] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[3]                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[3]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[3]                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[3]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[4]                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[4]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[4]                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[4]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[5]                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[5]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[5]                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[5]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[6]                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[6]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[6]                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[6]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[7]                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[7]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[7]                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[7]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[8]                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[8]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[8]                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[8]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[9]                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[9]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|o_wave_data[9]                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[9]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|reset_n                                                                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; synchronizer:synchronizer_inst|KEY_d2[0]                                                                                                                 ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|reset_n                                                                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; synchronizer:synchronizer_inst|KEY_d2[0]                                                                                                                 ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|address_a[0]                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[2]                                                                  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|address_a[0]                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[2]                                                                  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|address_a[1]                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[3]                                                                  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|address_a[1]                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[3]                                                                  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|address_a[2]                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[4]                                                                  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|address_a[2]                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[4]                                                                  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|address_a[3]                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[5]                                                                  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|address_a[3]                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[5]                                                                  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|address_a[4]                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]                                                                  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|address_a[4]                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]                                                                  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|address_a[5]                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]                                                                  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|address_a[5]                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]                                                                  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|address_a[6]                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[8]                                                                  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|address_a[6]                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[8]                                                                  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|address_a[7]                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[9]                                                                  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|address_a[7]                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[9]                                                                  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|address_a[8]                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10]                                                                 ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|address_a[8]                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10]                                                                 ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|address_a[9]                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|address_a[9]                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|address_b[0]                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioSampleAddr[0]                                                                                                                                       ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|address_b[0]                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioSampleAddr[0]                                                                                                                                       ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|address_b[1]                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioSampleAddr[1]                                                                                                                                       ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|address_b[1]                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioSampleAddr[1]                                                                                                                                       ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|address_b[2]                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioSampleAddr[2]                                                                                                                                       ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|address_b[2]                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioSampleAddr[2]                                                                                                                                       ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|address_b[3]                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioSampleAddr[3]                                                                                                                                       ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|address_b[3]                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioSampleAddr[3]                                                                                                                                       ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|address_b[4]                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioSampleAddr[4]                                                                                                                                       ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|address_b[4]                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioSampleAddr[4]                                                                                                                                       ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|address_b[5]                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioSampleAddr[5]                                                                                                                                       ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|address_b[5]                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioSampleAddr[5]                                                                                                                                       ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|address_b[6]                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioSampleAddr[6]                                                                                                                                       ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|address_b[6]                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioSampleAddr[6]                                                                                                                                       ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|address_b[7]                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioSampleAddr[7]                                                                                                                                       ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|address_b[7]                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioSampleAddr[7]                                                                                                                                       ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|address_b[8]                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|address_b[8]                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|address_b[9]                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|address_b[9]                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|aclr0                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|aclr0                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|aclr1                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|aclr1                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|address_a[0]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[2]                                                                  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|address_a[0]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[2]                                                                  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|address_a[1]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[3]                                                                  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|address_a[1]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[3]                                                                  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|address_a[2]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[4]                                                                  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|address_a[2]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[4]                                                                  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|address_a[3]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[5]                                                                  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|address_a[3]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[5]                                                                  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|address_a[4]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]                                                                  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|address_a[4]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]                                                                  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|address_a[5]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]                                                                  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|address_a[5]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]                                                                  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|address_a[6]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[8]                                                                  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|address_a[6]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[8]                                                                  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|address_a[7]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[9]                                                                  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|address_a[7]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[9]                                                                  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|address_a[8]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10]                                                                 ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|address_a[8]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10]                                                                 ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|address_a[9]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|address_a[9]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|address_b[0]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioSampleAddr[0]                                                                                                                                       ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|address_b[0]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioSampleAddr[0]                                                                                                                                       ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|address_b[1]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioSampleAddr[1]                                                                                                                                       ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|address_b[1]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioSampleAddr[1]                                                                                                                                       ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|address_b[2]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioSampleAddr[2]                                                                                                                                       ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|address_b[2]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioSampleAddr[2]                                                                                                                                       ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|address_b[3]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioSampleAddr[3]                                                                                                                                       ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|address_b[3]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioSampleAddr[3]                                                                                                                                       ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|address_b[4]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioSampleAddr[4]                                                                                                                                       ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|address_b[4]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioSampleAddr[4]                                                                                                                                       ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|address_b[5]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioSampleAddr[5]                                                                                                                                       ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|address_b[5]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioSampleAddr[5]                                                                                                                                       ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|address_b[6]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioSampleAddr[6]                                                                                                                                       ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|address_b[6]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioSampleAddr[6]                                                                                                                                       ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|address_b[7]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioSampleAddr[7]                                                                                                                                       ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|address_b[7]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioSampleAddr[7]                                                                                                                                       ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|address_b[8]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|address_b[8]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|address_b[9]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|address_b[9]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|addressstall_a                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|addressstall_a                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|addressstall_b                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|addressstall_b                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|address_a[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[2]                                                                  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|address_a[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[2]                                                                  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|address_a[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[3]                                                                  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|address_a[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[3]                                                                  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|address_a[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[4]                                                                  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|address_a[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[4]                                                                  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|address_a[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[5]                                                                  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|address_a[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[5]                                                                  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|address_a[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]                                                                  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|address_a[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]                                                                  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|address_a[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]                                                                  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|address_a[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]                                                                  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|address_a[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[8]                                                                  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|address_a[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[8]                                                                  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|address_a[7]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[9]                                                                  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|address_a[7]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[9]                                                                  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|address_a[8]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10]                                                                 ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|address_a[8]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10]                                                                 ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|address_a[9]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|address_a[9]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|address_b[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioSampleAddr[0]                                                                                                                                       ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|address_b[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioSampleAddr[0]                                                                                                                                       ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|address_b[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioSampleAddr[1]                                                                                                                                       ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|address_b[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioSampleAddr[1]                                                                                                                                       ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|address_b[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioSampleAddr[2]                                                                                                                                       ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|address_b[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioSampleAddr[2]                                                                                                                                       ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|address_b[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioSampleAddr[3]                                                                                                                                       ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|address_b[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioSampleAddr[3]                                                                                                                                       ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|address_b[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioSampleAddr[4]                                                                                                                                       ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|address_b[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioSampleAddr[4]                                                                                                                                       ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|address_b[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioSampleAddr[5]                                                                                                                                       ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|address_b[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioSampleAddr[5]                                                                                                                                       ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|address_b[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioSampleAddr[6]                                                                                                                                       ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|address_b[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioSampleAddr[6]                                                                                                                                       ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|address_b[7]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioSampleAddr[7]                                                                                                                                       ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|address_b[7]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audioSampleAddr[7]                                                                                                                                       ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|address_b[8]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|address_b[8]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|address_b[9]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|address_b[9]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|clock0                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK2_50                                                                                                                                                ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|clock0                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK2_50                                                                                                                                                ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_a[0]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[0]                                                               ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_a[0]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[0]                                                               ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_a[10]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[10]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_a[10]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[10]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_a[11]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[11]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_a[11]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[11]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_a[12]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[12]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_a[12]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[12]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_a[13]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[13]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_a[13]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[13]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_a[14]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[14]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_a[14]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[14]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_a[15]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[15]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_a[15]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[15]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_a[16]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[16]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_a[16]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[16]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_a[17]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[17]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_a[17]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[17]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_a[18]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[18]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_a[18]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[18]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_a[19]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[19]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_a[19]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[19]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_a[1]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[1]                                                               ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_a[1]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[1]                                                               ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_a[20]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[20]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_a[20]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[20]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_a[21]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[21]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_a[21]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[21]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_a[22]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[22]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_a[22]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[22]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_a[23]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[23]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_a[23]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[23]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_a[24]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[24]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_a[24]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[24]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_a[25]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[25]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_a[25]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[25]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_a[26]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[26]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_a[26]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[26]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_a[27]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[27]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_a[27]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[27]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_a[28]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[28]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_a[28]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[28]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_a[29]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[29]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_a[29]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[29]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_a[2]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[2]                                                               ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_a[2]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[2]                                                               ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_a[30]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[30]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_a[30]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[30]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_a[31]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[31]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_a[31]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[31]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_a[3]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[3]                                                               ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_a[3]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[3]                                                               ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_a[4]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[4]                                                               ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_a[4]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[4]                                                               ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_a[5]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[5]                                                               ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_a[5]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[5]                                                               ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_a[6]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[6]                                                               ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_a[6]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[6]                                                               ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_a[7]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[7]                                                               ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_a[7]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[7]                                                               ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_a[8]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[8]                                                               ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_a[8]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[8]                                                               ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_a[9]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[9]                                                               ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_a[9]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[9]                                                               ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_b[0]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_b[0]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_b[10]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_b[10]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_b[11]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_b[11]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_b[12]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_b[12]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_b[13]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_b[13]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_b[14]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_b[14]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_b[15]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_b[15]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_b[16]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_b[16]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_b[17]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_b[17]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_b[18]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_b[18]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_b[19]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_b[19]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_b[1]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_b[1]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_b[20]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_b[20]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_b[21]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_b[21]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_b[22]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_b[22]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_b[23]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_b[23]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_b[24]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_b[24]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_b[25]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_b[25]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_b[26]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_b[26]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_b[27]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_b[27]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_b[28]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_b[28]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_b[29]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_b[29]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_b[2]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_b[2]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_b[30]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_b[30]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_b[31]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_b[31]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_b[3]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_b[3]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_b[4]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_b[4]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_b[5]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_b[5]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_b[6]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_b[6]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_b[7]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_b[7]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_b[8]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_b[8]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_b[9]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|data_b[9]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[0]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[0]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[0]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[0]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[10]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[10] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[10]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[10] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[11]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[11] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[11]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[11] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[12]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[12] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[12]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[12] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[13]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[13] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[13]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[13] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[14]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[14] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[14]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[14] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[15]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[15] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[15]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[15] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[16]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[16] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[16]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[16] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[17]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[17] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[17]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[17] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[18]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[18] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[18]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[18] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[19]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[19] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[19]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[19] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[1]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[1]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[1]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[1]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[20]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[20] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[20]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[20] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[21]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[21] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[21]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[21] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[22]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[22] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[22]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[22] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[23]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[23] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[23]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[23] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[24]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[24] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[24]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[24] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[25]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[25] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[25]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[25] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[26]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[26] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[26]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[26] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[27]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[27] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[27]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[27] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[28]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[28] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[28]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[28] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[29]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[29] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[29]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[29] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[2]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[2]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[2]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[2]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[30]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[30] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[30]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[30] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[31]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[31] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[31]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[31] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[3]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[3]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[3]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[3]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[4]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[4]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[4]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[4]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[5]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[5]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[5]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[5]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[6]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[6]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[6]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[6]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[7]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[7]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[7]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[7]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[8]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[8]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[8]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[8]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[9]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[9]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[9]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[9]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[0]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[0]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[0]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[0]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[10]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[10] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[10]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[10] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[11]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[11] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[11]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[11] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[12]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[12] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[12]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[12] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[13]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[13] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[13]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[13] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[14]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[14] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[14]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[14] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[15]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[15] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[15]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[15] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[16]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[16] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[16]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[16] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[17]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[17] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[17]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[17] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[18]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[18] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[18]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[18] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[19]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[19] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[19]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[19] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[1]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[1]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[1]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[1]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[20]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[20] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[20]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[20] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[21]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[21] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[21]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[21] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[22]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[22] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[22]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[22] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[23]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[23] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[23]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[23] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[24]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[24] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[24]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[24] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[25]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[25] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[25]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[25] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[26]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[26] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[26]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[26] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[27]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[27] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[27]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[27] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[28]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[28] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[28]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[28] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[29]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[29] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[29]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[29] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[2]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[2]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[2]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[2]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[30]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[30] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[30]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[30] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[31]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[31] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[31]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[31] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[3]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[3]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[3]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[3]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[4]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[4]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[4]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[4]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[5]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[5]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[5]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[5]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[6]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[6]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[6]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[6]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[7]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[7]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[7]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[7]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[8]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[8]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[8]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[8]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[9]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[9]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[9]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[9]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a0                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[0]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a0                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[0]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a0~PORTBDATAOUT0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[0]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a0~PORTBDATAOUT0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[0]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a1                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[1]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a1                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[1]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a10               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[10] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a10               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[10] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a10~PORTBDATAOUT0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[10] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a10~PORTBDATAOUT0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[10] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a11               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[11] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a11               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[11] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a11~PORTBDATAOUT0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[11] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a11~PORTBDATAOUT0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[11] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a12               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[12] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a12               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[12] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a12~PORTBDATAOUT0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[12] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a12~PORTBDATAOUT0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[12] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a13               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[13] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a13               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[13] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a13~PORTBDATAOUT0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[13] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a13~PORTBDATAOUT0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[13] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a14               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[14] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a14               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[14] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a14~PORTBDATAOUT0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[14] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a14~PORTBDATAOUT0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[14] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a15               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[15] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a15               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[15] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a15~PORTBDATAOUT0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[15] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a15~PORTBDATAOUT0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[15] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a16               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[16] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a16               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[16] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a16~PORTBDATAOUT0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[16] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a16~PORTBDATAOUT0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[16] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a17               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[17] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a17               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[17] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a17~PORTBDATAOUT0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[17] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a17~PORTBDATAOUT0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[17] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a18               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[18] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a18               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[18] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a18~PORTBDATAOUT0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[18] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a18~PORTBDATAOUT0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[18] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a19               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[19] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a19               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[19] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a19~PORTBDATAOUT0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[19] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a19~PORTBDATAOUT0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[19] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a1~PORTBDATAOUT0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[1]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a1~PORTBDATAOUT0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[1]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a2                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[2]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a2                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[2]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a20               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[20] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a20               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[20] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a20~PORTBDATAOUT0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[20] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a20~PORTBDATAOUT0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[20] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a21               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[21] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a21               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[21] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a21~PORTBDATAOUT0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[21] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a21~PORTBDATAOUT0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[21] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a22               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[22] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a22               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[22] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a22~PORTBDATAOUT0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[22] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a22~PORTBDATAOUT0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[22] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a23               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[23] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a23               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[23] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a23~PORTBDATAOUT0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[23] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a23~PORTBDATAOUT0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[23] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a24               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[24] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a24               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[24] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a24~PORTBDATAOUT0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[24] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a24~PORTBDATAOUT0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[24] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a25               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[25] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a25               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[25] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a25~PORTBDATAOUT0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[25] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a25~PORTBDATAOUT0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[25] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a26               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[26] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a26               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[26] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a26~PORTBDATAOUT0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[26] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a26~PORTBDATAOUT0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[26] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a27               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[27] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a27               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[27] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a27~PORTBDATAOUT0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[27] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a27~PORTBDATAOUT0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[27] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a28               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[28] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a28               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[28] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a28~PORTBDATAOUT0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[28] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a28~PORTBDATAOUT0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[28] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a29               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[29] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a29               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[29] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a29~PORTBDATAOUT0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[29] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a29~PORTBDATAOUT0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[29] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a2~PORTBDATAOUT0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[2]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a2~PORTBDATAOUT0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[2]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a3                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[3]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a3                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[3]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a30               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[30] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a30               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[30] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a30~PORTBDATAOUT0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[30] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a30~PORTBDATAOUT0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[30] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a31               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[31] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a31               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[31] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a31~PORTBDATAOUT0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[31] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a31~PORTBDATAOUT0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[31] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a3~PORTBDATAOUT0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[3]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a3~PORTBDATAOUT0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[3]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a4                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[4]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a4                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[4]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a4~PORTBDATAOUT0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[4]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a4~PORTBDATAOUT0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[4]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a5                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[5]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a5                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[5]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a5~PORTBDATAOUT0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[5]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a5~PORTBDATAOUT0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[5]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a6                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[6]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a6                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[6]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a6~PORTBDATAOUT0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[6]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a6~PORTBDATAOUT0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[6]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a7                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[7]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a7                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[7]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a7~PORTBDATAOUT0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[7]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a7~PORTBDATAOUT0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[7]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a8                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[8]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a8                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[8]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a8~PORTBDATAOUT0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[8]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a8~PORTBDATAOUT0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[8]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a9                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[9]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a9                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[9]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a9~PORTBDATAOUT0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[9]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ram_block1a9~PORTBDATAOUT0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[9]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|wren_a                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wren_sig                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|wren_a                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wren_sig                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|wren_b                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wren_sig                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|wren_b                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wren_sig                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|byteena_a[0]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|byteena_a[0]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|byteena_b[0]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|byteena_b[0]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|clock0                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK2_50                                                                                                                                                ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|clock0                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK2_50                                                                                                                                                ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|clock1                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|clock1                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|clocken0                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|clocken0                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|clocken1                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|clocken1                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|clocken2                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|clocken2                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|clocken3                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|clocken3                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_a[0]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[0]                                                               ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_a[0]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[0]                                                               ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_a[10]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[10]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_a[10]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[10]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_a[11]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[11]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_a[11]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[11]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_a[12]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[12]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_a[12]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[12]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_a[13]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[13]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_a[13]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[13]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_a[14]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[14]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_a[14]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[14]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_a[15]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[15]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_a[15]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[15]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_a[16]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[16]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_a[16]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[16]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_a[17]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[17]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_a[17]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[17]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_a[18]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[18]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_a[18]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[18]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_a[19]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[19]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_a[19]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[19]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_a[1]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[1]                                                               ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_a[1]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[1]                                                               ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_a[20]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[20]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_a[20]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[20]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_a[21]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[21]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_a[21]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[21]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_a[22]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[22]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_a[22]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[22]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_a[23]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[23]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_a[23]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[23]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_a[24]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[24]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_a[24]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[24]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_a[25]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[25]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_a[25]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[25]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_a[26]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[26]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_a[26]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[26]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_a[27]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[27]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_a[27]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[27]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_a[28]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[28]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_a[28]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[28]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_a[29]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[29]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_a[29]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[29]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_a[2]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[2]                                                               ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_a[2]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[2]                                                               ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_a[30]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[30]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_a[30]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[30]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_a[31]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[31]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_a[31]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[31]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_a[3]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[3]                                                               ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_a[3]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[3]                                                               ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_a[4]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[4]                                                               ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_a[4]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[4]                                                               ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_a[5]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[5]                                                               ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_a[5]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[5]                                                               ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_a[6]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[6]                                                               ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_a[6]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[6]                                                               ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_a[7]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[7]                                                               ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_a[7]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[7]                                                               ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_a[8]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[8]                                                               ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_a[8]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[8]                                                               ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_a[9]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[9]                                                               ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_a[9]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[9]                                                               ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_b[0]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_b[0]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_b[10]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_b[10]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_b[11]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_b[11]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_b[12]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_b[12]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_b[13]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_b[13]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_b[14]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_b[14]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_b[15]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_b[15]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_b[16]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_b[16]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_b[17]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_b[17]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_b[18]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_b[18]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_b[19]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_b[19]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_b[1]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_b[1]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_b[20]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_b[20]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_b[21]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_b[21]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_b[22]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_b[22]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_b[23]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_b[23]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_b[24]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_b[24]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_b[25]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_b[25]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_b[26]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_b[26]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_b[27]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_b[27]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_b[28]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_b[28]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_b[29]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_b[29]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_b[2]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_b[2]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_b[30]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_b[30]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_b[31]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_b[31]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_b[3]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_b[3]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_b[4]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_b[4]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_b[5]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_b[5]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_b[6]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_b[6]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_b[7]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_b[7]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_b[8]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_b[8]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_b[9]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|data_b[9]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|eccstatus[0]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|eccstatus[0]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|eccstatus[1]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|eccstatus[1]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|eccstatus[2]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|eccstatus[2]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_a[0]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[0]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_a[0]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[0]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_a[10]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[10] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_a[10]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[10] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_a[11]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[11] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_a[11]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[11] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_a[12]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[12] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_a[12]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[12] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_a[13]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[13] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_a[13]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[13] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_a[14]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[14] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_a[14]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[14] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_a[15]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[15] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_a[15]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[15] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_a[16]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[16] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_a[16]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[16] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_a[17]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[17] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_a[17]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[17] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_a[18]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[18] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_a[18]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[18] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_a[19]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[19] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_a[19]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[19] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_a[1]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[1]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_a[1]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[1]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_a[20]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[20] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_a[20]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[20] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_a[21]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[21] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_a[21]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[21] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_a[22]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[22] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_a[22]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[22] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_a[23]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[23] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_a[23]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[23] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_a[24]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[24] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_a[24]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[24] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_a[25]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[25] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_a[25]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[25] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_a[26]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[26] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_a[26]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[26] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_a[27]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[27] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_a[27]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[27] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_a[28]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[28] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_a[28]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[28] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_a[29]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[29] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_a[29]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[29] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_a[2]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[2]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_a[2]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[2]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_a[30]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[30] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_a[30]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[30] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_a[31]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[31] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_a[31]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[31] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_a[3]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[3]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_a[3]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[3]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_a[4]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[4]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_a[4]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[4]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_a[5]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[5]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_a[5]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[5]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_a[6]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[6]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_a[6]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[6]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_a[7]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[7]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_a[7]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[7]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_a[8]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[8]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_a[8]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[8]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_a[9]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[9]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_a[9]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[9]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_b[0]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[0]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_b[0]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[0]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_b[10]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[10] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_b[10]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[10] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_b[11]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[11] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_b[11]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[11] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_b[12]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[12] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_b[12]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[12] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_b[13]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[13] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_b[13]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[13] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_b[14]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[14] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_b[14]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[14] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_b[15]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[15] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_b[15]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[15] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_b[16]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[16] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_b[16]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[16] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_b[17]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[17] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_b[17]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[17] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_b[18]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[18] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_b[18]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[18] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_b[19]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[19] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_b[19]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[19] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_b[1]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[1]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_b[1]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[1]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_b[20]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[20] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_b[20]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[20] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_b[21]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[21] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_b[21]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[21] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_b[22]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[22] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_b[22]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[22] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_b[23]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[23] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_b[23]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[23] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_b[24]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[24] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_b[24]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[24] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_b[25]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[25] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_b[25]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[25] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_b[26]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[26] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_b[26]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[26] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_b[27]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[27] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_b[27]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[27] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_b[28]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[28] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_b[28]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[28] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_b[29]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[29] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_b[29]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[29] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_b[2]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[2]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_b[2]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[2]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_b[30]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[30] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_b[30]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[30] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_b[31]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[31] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_b[31]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[31] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_b[3]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[3]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_b[3]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[3]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_b[4]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[4]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_b[4]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[4]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_b[5]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[5]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_b[5]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[5]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_b[6]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[6]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_b[6]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[6]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_b[7]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[7]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_b[7]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[7]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_b[8]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[8]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_b[8]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[8]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_b[9]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[9]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|q_b[9]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[9]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|rden_a                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|rden_a                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|rden_b                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|rden_b                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|wren_a                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wren_sig                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|wren_a                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wren_sig                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|wren_b                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wren_sig                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|wren_b                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wren_sig                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|clock                                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK2_50                                                                                                                                                ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|clock                                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK2_50                                                                                                                                                ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_a[0]                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[0]                                                               ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_a[0]                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[0]                                                               ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_a[10]                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[10]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_a[10]                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[10]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_a[11]                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[11]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_a[11]                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[11]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_a[12]                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[12]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_a[12]                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[12]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_a[13]                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[13]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_a[13]                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[13]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_a[14]                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[14]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_a[14]                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[14]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_a[15]                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[15]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_a[15]                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[15]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_a[16]                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[16]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_a[16]                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[16]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_a[17]                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[17]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_a[17]                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[17]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_a[18]                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[18]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_a[18]                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[18]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_a[19]                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[19]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_a[19]                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[19]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_a[1]                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[1]                                                               ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_a[1]                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[1]                                                               ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_a[20]                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[20]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_a[20]                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[20]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_a[21]                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[21]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_a[21]                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[21]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_a[22]                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[22]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_a[22]                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[22]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_a[23]                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[23]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_a[23]                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[23]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_a[24]                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[24]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_a[24]                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[24]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_a[25]                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[25]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_a[25]                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[25]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_a[26]                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[26]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_a[26]                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[26]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_a[27]                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[27]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_a[27]                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[27]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_a[28]                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[28]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_a[28]                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[28]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_a[29]                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[29]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_a[29]                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[29]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_a[2]                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[2]                                                               ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_a[2]                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[2]                                                               ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_a[30]                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[30]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_a[30]                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[30]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_a[31]                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[31]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_a[31]                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[31]                                                              ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_a[3]                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[3]                                                               ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_a[3]                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[3]                                                               ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_a[4]                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[4]                                                               ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_a[4]                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[4]                                                               ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_a[5]                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[5]                                                               ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_a[5]                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[5]                                                               ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_a[6]                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[6]                                                               ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_a[6]                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[6]                                                               ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_a[7]                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[7]                                                               ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_a[7]                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[7]                                                               ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_a[8]                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[8]                                                               ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_a[8]                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[8]                                                               ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_a[9]                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[9]                                                               ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_a[9]                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nios_system:u0|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[9]                                                               ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_b[0]                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_b[0]                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_b[10]                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_b[10]                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_b[11]                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_b[11]                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_b[12]                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_b[12]                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_b[13]                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_b[13]                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_b[14]                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_b[14]                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_b[15]                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_b[15]                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_b[16]                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_b[16]                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_b[17]                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_b[17]                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_b[18]                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_b[18]                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_b[19]                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_b[19]                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_b[1]                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_b[1]                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_b[20]                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_b[20]                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_b[21]                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_b[21]                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_b[22]                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_b[22]                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_b[23]                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_b[23]                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_b[24]                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_b[24]                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_b[25]                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_b[25]                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_b[26]                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_b[26]                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_b[27]                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_b[27]                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_b[28]                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_b[28]                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_b[29]                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_b[29]                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_b[2]                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_b[2]                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_b[30]                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_b[30]                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_b[31]                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_b[31]                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_b[3]                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_b[3]                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_b[4]                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_b[4]                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_b[5]                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_b[5]                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_b[6]                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_b[6]                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_b[7]                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_b[7]                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_b[8]                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_b[8]                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_b[9]                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|data_b[9]                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_a[0]                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[0]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_a[0]                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[0]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_a[10]                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[10] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_a[10]                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[10] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_a[11]                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[11] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_a[11]                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[11] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_a[12]                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[12] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_a[12]                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[12] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_a[13]                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[13] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_a[13]                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[13] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_a[14]                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[14] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_a[14]                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[14] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_a[15]                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[15] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_a[15]                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[15] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_a[16]                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[16] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_a[16]                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[16] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_a[17]                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[17] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_a[17]                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[17] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_a[18]                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[18] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_a[18]                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[18] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_a[19]                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[19] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_a[19]                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[19] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_a[1]                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[1]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_a[1]                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[1]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_a[20]                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[20] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_a[20]                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[20] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_a[21]                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[21] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_a[21]                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[21] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_a[22]                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[22] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_a[22]                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[22] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_a[23]                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[23] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_a[23]                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[23] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_a[24]                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[24] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_a[24]                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[24] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_a[25]                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[25] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_a[25]                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[25] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_a[26]                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[26] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_a[26]                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[26] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_a[27]                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[27] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_a[27]                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[27] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_a[28]                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[28] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_a[28]                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[28] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_a[29]                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[29] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_a[29]                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[29] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_a[2]                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[2]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_a[2]                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[2]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_a[30]                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[30] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_a[30]                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[30] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_a[31]                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[31] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_a[31]                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[31] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_a[3]                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[3]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_a[3]                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[3]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_a[4]                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[4]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_a[4]                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[4]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_a[5]                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[5]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_a[5]                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[5]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_a[6]                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[6]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_a[6]                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[6]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_a[7]                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[7]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_a[7]                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[7]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_a[8]                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[8]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_a[8]                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[8]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_a[9]                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[9]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_a[9]                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_a[9]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_b[0]                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[0]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_b[0]                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[0]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_b[10]                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[10] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_b[10]                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[10] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_b[11]                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[11] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_b[11]                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[11] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_b[12]                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[12] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_b[12]                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[12] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_b[13]                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[13] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_b[13]                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[13] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_b[14]                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[14] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_b[14]                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[14] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_b[15]                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[15] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_b[15]                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[15] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_b[16]                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[16] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_b[16]                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[16] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_b[17]                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[17] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_b[17]                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[17] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_b[18]                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[18] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_b[18]                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[18] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_b[19]                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[19] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_b[19]                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[19] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_b[1]                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[1]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_b[1]                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[1]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_b[20]                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[20] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_b[20]                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[20] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_b[21]                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[21] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_b[21]                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[21] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_b[22]                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[22] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_b[22]                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[22] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_b[23]                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[23] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_b[23]                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[23] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_b[24]                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[24] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_b[24]                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[24] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_b[25]                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[25] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_b[25]                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[25] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_b[26]                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[26] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_b[26]                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[26] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_b[27]                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[27] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_b[27]                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[27] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_b[28]                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[28] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_b[28]                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[28] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_b[29]                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[29] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_b[29]                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[29] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_b[2]                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[2]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_b[2]                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[2]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_b[30]                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[30] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_b[30]                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[30] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_b[31]                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[31] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_b[31]                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[31] ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_b[3]                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[3]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_b[3]                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[3]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_b[4]                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[4]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_b[4]                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[4]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_b[5]                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[5]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_b[5]                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[5]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_b[6]                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[6]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_b[6]                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[6]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_b[7]                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[7]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_b[7]                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[7]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_b[8]                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[8]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_b[8]                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[8]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_b[9]                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[9]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|q_b[9]                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|q_b[9]  ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|wren_a                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wren_sig                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|wren_a                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wren_sig                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|wren_b                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wren_sig                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|wren_b                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wren_sig                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wren_sig                                                                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wren_sig                                                                                      ; N/A     ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wren_sig                                                                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; peripheral_on_external_bus:peripheral_on_external_bus_inst|wren_sig                                                                                      ; N/A     ;
; CLOCK2_50~inputCLKENA0                                                                                                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; CLOCK2_50                                                                                                                                                ; N/A     ;
; auto_signaltap_0|gnd                                                                                                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                      ; N/A     ;
; auto_signaltap_0|gnd                                                                                                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                      ; N/A     ;
; auto_signaltap_0|gnd                                                                                                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                      ; N/A     ;
; auto_signaltap_0|gnd                                                                                                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                      ; N/A     ;
; auto_signaltap_0|gnd                                                                                                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                      ; N/A     ;
; auto_signaltap_0|gnd                                                                                                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                      ; N/A     ;
; auto_signaltap_0|gnd                                                                                                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                      ; N/A     ;
; auto_signaltap_0|gnd                                                                                                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                      ; N/A     ;
; auto_signaltap_0|gnd                                                                                                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                      ; N/A     ;
; auto_signaltap_0|gnd                                                                                                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                      ; N/A     ;
; auto_signaltap_0|gnd                                                                                                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                      ; N/A     ;
; auto_signaltap_0|gnd                                                                                                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc                                                                                                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc                                                                                                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc                                                                                                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc                                                                                                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc                                                                                                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc                                                                                                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc                                                                                                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc                                                                                                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc                                                                                                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc                                                                                                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc                                                                                                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc                                                                                                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc                                                                                                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc                                                                                                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc                                                                                                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc                                                                                                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc                                                                                                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc                                                                                                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc                                                                                                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
; auto_signaltap_0|vcc                                                                                                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                      ; N/A     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Statistics                                                                                                      ;
+---------------------------------------------+--------+------------------+--------------------------------+--------------------------------+
; Statistic                                   ; Top    ; sld_hub:auto_hub ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+---------------------------------------------+--------+------------------+--------------------------------+--------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 799    ; 83               ; 5215                           ; 0                              ;
;                                             ;        ;                  ;                                ;                                ;
; Combinational ALUT usage for logic          ; 1188   ; 123              ; 1522                           ; 0                              ;
;     -- 7 input functions                    ; 16     ; 2                ; 0                              ; 0                              ;
;     -- 6 input functions                    ; 211    ; 23               ; 1231                           ; 0                              ;
;     -- 5 input functions                    ; 264    ; 27               ; 43                             ; 0                              ;
;     -- 4 input functions                    ; 176    ; 16               ; 79                             ; 0                              ;
;     -- <=3 input functions                  ; 521    ; 55               ; 169                            ; 0                              ;
; Memory ALUT usage                           ; 0      ; 0                ; 0                              ; 0                              ;
;     -- 64-address deep                      ; 0      ; 0                ; 0                              ; 0                              ;
;     -- 32-address deep                      ; 0      ; 0                ; 0                              ; 0                              ;
;                                             ;        ;                  ;                                ;                                ;
; Dedicated logic registers                   ; 1047   ; 110              ; 9371                           ; 0                              ;
;                                             ;        ;                  ;                                ;                                ;
;                                             ;        ;                  ;                                ;                                ;
; I/O pins                                    ; 189    ; 0                ; 0                              ; 0                              ;
; I/O registers                               ; 0      ; 0                ; 0                              ; 0                              ;
; Total block memory bits                     ; 289792 ; 0                ; 96000                          ; 0                              ;
; Total block memory implementation bits      ; 0      ; 0                ; 0                              ; 0                              ;
; JTAG                                        ; 0      ; 0                ; 0                              ; 1                              ;
;                                             ;        ;                  ;                                ;                                ;
; Connections                                 ;        ;                  ;                                ;                                ;
;     -- Input Connections                    ; 384    ; 170              ; 13369                          ; 1                              ;
;     -- Registered Input Connections         ; 143    ; 127              ; 10891                          ; 0                              ;
;     -- Output Connections                   ; 7699   ; 1167             ; 34                             ; 5024                           ;
;     -- Registered Output Connections        ; 530    ; 1166             ; 0                              ; 0                              ;
;                                             ;        ;                  ;                                ;                                ;
; Internal Connections                        ;        ;                  ;                                ;                                ;
;     -- Total Connections                    ; 19327  ; 2064             ; 51031                          ; 5033                           ;
;     -- Registered Connections               ; 6415   ; 1801             ; 40345                          ; 0                              ;
;                                             ;        ;                  ;                                ;                                ;
; External Connections                        ;        ;                  ;                                ;                                ;
;     -- Top                                  ; 184    ; 201              ; 7601                           ; 97                             ;
;     -- sld_hub:auto_hub                     ; 201    ; 22               ; 962                            ; 152                            ;
;     -- sld_signaltap:auto_signaltap_0       ; 7601   ; 962              ; 64                             ; 4776                           ;
;     -- hard_block:auto_generated_inst       ; 97     ; 152              ; 4776                           ; 0                              ;
;                                             ;        ;                  ;                                ;                                ;
; Partition Interface                         ;        ;                  ;                                ;                                ;
;     -- Input Ports                          ; 70     ; 110              ; 2318                           ; 4                              ;
;     -- Output Ports                         ; 835    ; 128              ; 1515                           ; 9                              ;
;     -- Bidir Ports                          ; 92     ; 0                ; 0                              ; 0                              ;
;                                             ;        ;                  ;                                ;                                ;
; Registered Ports                            ;        ;                  ;                                ;                                ;
;     -- Registered Input Ports               ; 0      ; 11               ; 1505                           ; 0                              ;
;     -- Registered Output Ports              ; 0      ; 67               ; 1501                           ; 0                              ;
;                                             ;        ;                  ;                                ;                                ;
; Port Connectivity                           ;        ;                  ;                                ;                                ;
;     -- Input Ports driven by GND            ; 0      ; 2                ; 240                            ; 0                              ;
;     -- Output Ports driven by GND           ; 0      ; 45               ; 2                              ; 0                              ;
;     -- Input Ports driven by VCC            ; 0      ; 0                ; 38                             ; 0                              ;
;     -- Output Ports driven by VCC           ; 0      ; 0                ; 1                              ; 0                              ;
;     -- Input Ports with no Source           ; 0      ; 83               ; 753                            ; 0                              ;
;     -- Output Ports with no Source          ; 0      ; 0                ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout           ; 0      ; 88               ; 767                            ; 0                              ;
;     -- Output Ports with no Fanout          ; 0      ; 76               ; 1503                           ; 0                              ;
+---------------------------------------------+--------+------------------+--------------------------------+--------------------------------+
Note: Resource usage numbers presented for Partitions containing post-synthesis logic are estimates.  For Partitions containing post-fit logic, resource usage numbers are accurate based on previous placement information.  Actual Fitter results may vary depending on current Fitter Preservation Level assignments.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+---------------+----------+--------------------------------------------+
; Name                                                                                                                                                                                                                ; Partition ; Type          ; Location ; Status                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+---------------+----------+--------------------------------------------+
; AUD_ADCDAT                                                                                                                                                                                                          ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- AUD_ADCDAT                                                                                                                                                                                                   ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- AUD_ADCDAT~input                                                                                                                                                                                             ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; AUD_ADCLRCK                                                                                                                                                                                                         ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- AUD_ADCLRCK                                                                                                                                                                                                  ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- AUD_ADCLRCK~output                                                                                                                                                                                           ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; AUD_BCLK                                                                                                                                                                                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- AUD_BCLK                                                                                                                                                                                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- AUD_BCLK~output                                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; AUD_DACDAT                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- AUD_DACDAT                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- AUD_DACDAT~output                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; AUD_DACLRCK                                                                                                                                                                                                         ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- AUD_DACLRCK                                                                                                                                                                                                  ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- AUD_DACLRCK~output                                                                                                                                                                                           ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; AUD_XCK                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- AUD_XCK                                                                                                                                                                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- AUD_XCK~output                                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; CLOCK2_50                                                                                                                                                                                                           ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- CLOCK2_50                                                                                                                                                                                                    ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- CLOCK2_50~input                                                                                                                                                                                              ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; CLOCK3_50                                                                                                                                                                                                           ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- CLOCK3_50                                                                                                                                                                                                    ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- CLOCK3_50~input                                                                                                                                                                                              ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; CLOCK4_50                                                                                                                                                                                                           ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- CLOCK4_50                                                                                                                                                                                                    ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- CLOCK4_50~input                                                                                                                                                                                              ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; CLOCK_50                                                                                                                                                                                                            ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- CLOCK_50                                                                                                                                                                                                     ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- CLOCK_50~input                                                                                                                                                                                               ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; DRAM_ADDR[0]                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[0]                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[0]~output                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; DRAM_ADDR[10]                                                                                                                                                                                                       ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[10]                                                                                                                                                                                                ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[10]~output                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; DRAM_ADDR[11]                                                                                                                                                                                                       ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[11]                                                                                                                                                                                                ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[11]~output                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; DRAM_ADDR[12]                                                                                                                                                                                                       ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[12]                                                                                                                                                                                                ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[12]~output                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; DRAM_ADDR[1]                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[1]                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[1]~output                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; DRAM_ADDR[2]                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[2]                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[2]~output                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; DRAM_ADDR[3]                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[3]                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[3]~output                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; DRAM_ADDR[4]                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[4]                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[4]~output                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; DRAM_ADDR[5]                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[5]                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[5]~output                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; DRAM_ADDR[6]                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[6]                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[6]~output                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; DRAM_ADDR[7]                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[7]                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[7]~output                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; DRAM_ADDR[8]                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[8]                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[8]~output                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; DRAM_ADDR[9]                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[9]                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[9]~output                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; DRAM_BA[0]                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_BA[0]                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_BA[0]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; DRAM_BA[1]                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_BA[1]                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_BA[1]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; DRAM_CAS_N                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_CAS_N                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_CAS_N~output                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; DRAM_CKE                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_CKE                                                                                                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_CKE~output                                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; DRAM_CLK                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_CLK                                                                                                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_CLK~output                                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; DRAM_CS_N                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_CS_N                                                                                                                                                                                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_CS_N~output                                                                                                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; DRAM_DQ[0]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[0]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[0]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; DRAM_DQ[10]                                                                                                                                                                                                         ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[10]                                                                                                                                                                                                  ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[10]~output                                                                                                                                                                                           ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; DRAM_DQ[11]                                                                                                                                                                                                         ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[11]                                                                                                                                                                                                  ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[11]~output                                                                                                                                                                                           ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; DRAM_DQ[12]                                                                                                                                                                                                         ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[12]                                                                                                                                                                                                  ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[12]~output                                                                                                                                                                                           ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; DRAM_DQ[13]                                                                                                                                                                                                         ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[13]                                                                                                                                                                                                  ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[13]~output                                                                                                                                                                                           ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; DRAM_DQ[14]                                                                                                                                                                                                         ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[14]                                                                                                                                                                                                  ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[14]~output                                                                                                                                                                                           ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; DRAM_DQ[15]                                                                                                                                                                                                         ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[15]                                                                                                                                                                                                  ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[15]~output                                                                                                                                                                                           ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; DRAM_DQ[1]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[1]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[1]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; DRAM_DQ[2]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[2]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[2]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; DRAM_DQ[3]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[3]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[3]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; DRAM_DQ[4]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[4]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[4]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; DRAM_DQ[5]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[5]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[5]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; DRAM_DQ[6]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[6]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[6]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; DRAM_DQ[7]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[7]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[7]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; DRAM_DQ[8]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[8]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[8]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; DRAM_DQ[9]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[9]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[9]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; DRAM_LDQM                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_LDQM                                                                                                                                                                                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_LDQM~output                                                                                                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; DRAM_RAS_N                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_RAS_N                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_RAS_N~output                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; DRAM_UDQM                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_UDQM                                                                                                                                                                                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_UDQM~output                                                                                                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; DRAM_WE_N                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_WE_N                                                                                                                                                                                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_WE_N~output                                                                                                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; FPGA_I2C_SCLK                                                                                                                                                                                                       ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- FPGA_I2C_SCLK                                                                                                                                                                                                ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- FPGA_I2C_SCLK~output                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; FPGA_I2C_SDAT                                                                                                                                                                                                       ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- FPGA_I2C_SDAT                                                                                                                                                                                                ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- FPGA_I2C_SDAT~output                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; GPIO_0[0]                                                                                                                                                                                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[0]                                                                                                                                                                                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[0]~output                                                                                                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; GPIO_0[10]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[10]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[10]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; GPIO_0[11]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[11]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[11]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; GPIO_0[12]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[12]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[12]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; GPIO_0[13]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[13]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[13]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; GPIO_0[14]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[14]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[14]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; GPIO_0[15]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[15]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[15]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; GPIO_0[16]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[16]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[16]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; GPIO_0[17]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[17]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[17]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; GPIO_0[18]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[18]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[18]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; GPIO_0[19]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[19]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[19]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; GPIO_0[1]                                                                                                                                                                                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[1]                                                                                                                                                                                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[1]~output                                                                                                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; GPIO_0[20]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[20]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[20]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; GPIO_0[21]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[21]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[21]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; GPIO_0[22]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[22]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[22]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; GPIO_0[23]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[23]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[23]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; GPIO_0[24]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[24]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[24]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; GPIO_0[25]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[25]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[25]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; GPIO_0[26]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[26]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[26]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; GPIO_0[27]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[27]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[27]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; GPIO_0[28]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[28]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[28]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; GPIO_0[29]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[29]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[29]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; GPIO_0[2]                                                                                                                                                                                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[2]                                                                                                                                                                                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[2]~output                                                                                                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; GPIO_0[30]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[30]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[30]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; GPIO_0[31]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[31]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[31]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; GPIO_0[32]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[32]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[32]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; GPIO_0[33]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[33]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[33]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; GPIO_0[34]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[34]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[34]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; GPIO_0[35]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[35]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[35]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; GPIO_0[3]                                                                                                                                                                                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[3]                                                                                                                                                                                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[3]~output                                                                                                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; GPIO_0[4]                                                                                                                                                                                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[4]                                                                                                                                                                                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[4]~output                                                                                                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; GPIO_0[5]                                                                                                                                                                                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[5]                                                                                                                                                                                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[5]~output                                                                                                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; GPIO_0[6]                                                                                                                                                                                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[6]                                                                                                                                                                                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[6]~output                                                                                                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; GPIO_0[7]                                                                                                                                                                                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[7]                                                                                                                                                                                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[7]~output                                                                                                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; GPIO_0[8]                                                                                                                                                                                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[8]                                                                                                                                                                                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[8]~output                                                                                                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; GPIO_0[9]                                                                                                                                                                                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[9]                                                                                                                                                                                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[9]~output                                                                                                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; GPIO_1[0]                                                                                                                                                                                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[0]                                                                                                                                                                                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[0]~output                                                                                                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; GPIO_1[10]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[10]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[10]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; GPIO_1[11]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[11]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[11]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; GPIO_1[12]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[12]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[12]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; GPIO_1[13]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[13]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[13]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; GPIO_1[14]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[14]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[14]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; GPIO_1[15]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[15]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[15]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; GPIO_1[16]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[16]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[16]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; GPIO_1[17]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[17]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[17]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; GPIO_1[18]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[18]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[18]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; GPIO_1[19]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[19]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[19]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; GPIO_1[1]                                                                                                                                                                                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[1]                                                                                                                                                                                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[1]~output                                                                                                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; GPIO_1[20]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[20]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[20]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; GPIO_1[21]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[21]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[21]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; GPIO_1[22]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[22]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[22]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; GPIO_1[23]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[23]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[23]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; GPIO_1[24]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[24]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[24]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; GPIO_1[25]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[25]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[25]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; GPIO_1[26]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[26]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[26]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; GPIO_1[27]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[27]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[27]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; GPIO_1[28]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[28]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[28]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; GPIO_1[29]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[29]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[29]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; GPIO_1[2]                                                                                                                                                                                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[2]                                                                                                                                                                                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[2]~output                                                                                                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; GPIO_1[30]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[30]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[30]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; GPIO_1[31]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[31]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[31]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; GPIO_1[32]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[32]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[32]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; GPIO_1[33]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[33]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[33]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; GPIO_1[34]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[34]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[34]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; GPIO_1[35]                                                                                                                                                                                                          ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[35]                                                                                                                                                                                                   ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[35]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; GPIO_1[3]                                                                                                                                                                                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[3]                                                                                                                                                                                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[3]~output                                                                                                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; GPIO_1[4]                                                                                                                                                                                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[4]                                                                                                                                                                                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[4]~output                                                                                                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; GPIO_1[5]                                                                                                                                                                                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[5]                                                                                                                                                                                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[5]~output                                                                                                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; GPIO_1[6]                                                                                                                                                                                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[6]                                                                                                                                                                                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[6]~output                                                                                                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; GPIO_1[7]                                                                                                                                                                                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[7]                                                                                                                                                                                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[7]~output                                                                                                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; GPIO_1[8]                                                                                                                                                                                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[8]                                                                                                                                                                                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[8]~output                                                                                                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; GPIO_1[9]                                                                                                                                                                                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[9]                                                                                                                                                                                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[9]~output                                                                                                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; HEX0[0]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[0]                                                                                                                                                                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[0]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; HEX0[1]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[1]                                                                                                                                                                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[1]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; HEX0[2]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[2]                                                                                                                                                                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[2]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; HEX0[3]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[3]                                                                                                                                                                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[3]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; HEX0[4]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[4]                                                                                                                                                                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[4]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; HEX0[5]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[5]                                                                                                                                                                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[5]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; HEX0[6]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[6]                                                                                                                                                                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[6]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; HEX1[0]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[0]                                                                                                                                                                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[0]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; HEX1[1]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[1]                                                                                                                                                                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[1]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; HEX1[2]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[2]                                                                                                                                                                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[2]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; HEX1[3]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[3]                                                                                                                                                                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[3]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; HEX1[4]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[4]                                                                                                                                                                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[4]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; HEX1[5]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[5]                                                                                                                                                                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[5]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; HEX1[6]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[6]                                                                                                                                                                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[6]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; HEX2[0]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[0]                                                                                                                                                                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[0]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; HEX2[1]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[1]                                                                                                                                                                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[1]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; HEX2[2]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[2]                                                                                                                                                                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[2]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; HEX2[3]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[3]                                                                                                                                                                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[3]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; HEX2[4]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[4]                                                                                                                                                                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[4]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; HEX2[5]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[5]                                                                                                                                                                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[5]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; HEX2[6]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[6]                                                                                                                                                                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[6]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; HEX3[0]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[0]                                                                                                                                                                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[0]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; HEX3[1]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[1]                                                                                                                                                                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[1]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; HEX3[2]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[2]                                                                                                                                                                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[2]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; HEX3[3]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[3]                                                                                                                                                                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[3]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; HEX3[4]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[4]                                                                                                                                                                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[4]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; HEX3[5]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[5]                                                                                                                                                                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[5]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; HEX3[6]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[6]                                                                                                                                                                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[6]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; HEX4[0]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX4[0]                                                                                                                                                                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX4[0]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; HEX4[1]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX4[1]                                                                                                                                                                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX4[1]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; HEX4[2]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX4[2]                                                                                                                                                                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX4[2]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; HEX4[3]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX4[3]                                                                                                                                                                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX4[3]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; HEX4[4]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX4[4]                                                                                                                                                                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX4[4]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; HEX4[5]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX4[5]                                                                                                                                                                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX4[5]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; HEX4[6]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX4[6]                                                                                                                                                                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX4[6]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; HEX5[0]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX5[0]                                                                                                                                                                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX5[0]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; HEX5[1]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX5[1]                                                                                                                                                                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX5[1]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; HEX5[2]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX5[2]                                                                                                                                                                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX5[2]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; HEX5[3]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX5[3]                                                                                                                                                                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX5[3]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; HEX5[4]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX5[4]                                                                                                                                                                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX5[4]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; HEX5[5]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX5[5]                                                                                                                                                                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX5[5]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; HEX5[6]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX5[6]                                                                                                                                                                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX5[6]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; KEY[0]                                                                                                                                                                                                              ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- KEY[0]                                                                                                                                                                                                       ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- KEY[0]~input                                                                                                                                                                                                 ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; KEY[1]                                                                                                                                                                                                              ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- KEY[1]                                                                                                                                                                                                       ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- KEY[1]~input                                                                                                                                                                                                 ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; KEY[2]                                                                                                                                                                                                              ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- KEY[2]                                                                                                                                                                                                       ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- KEY[2]~input                                                                                                                                                                                                 ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; KEY[3]                                                                                                                                                                                                              ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- KEY[3]                                                                                                                                                                                                       ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- KEY[3]~input                                                                                                                                                                                                 ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; LEDR[0]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[0]                                                                                                                                                                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[0]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; LEDR[1]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[1]                                                                                                                                                                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[1]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; LEDR[2]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[2]                                                                                                                                                                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[2]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; LEDR[3]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[3]                                                                                                                                                                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[3]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; LEDR[4]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[4]                                                                                                                                                                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[4]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; LEDR[5]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[5]                                                                                                                                                                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[5]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; LEDR[6]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[6]                                                                                                                                                                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[6]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; LEDR[7]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[7]                                                                                                                                                                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[7]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; LEDR[8]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[8]                                                                                                                                                                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[8]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; LEDR[9]                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[9]                                                                                                                                                                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[9]~output                                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; SW[0]                                                                                                                                                                                                               ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- SW[0]                                                                                                                                                                                                        ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[0]~input                                                                                                                                                                                                  ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; SW[1]                                                                                                                                                                                                               ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- SW[1]                                                                                                                                                                                                        ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[1]~input                                                                                                                                                                                                  ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; SW[2]                                                                                                                                                                                                               ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- SW[2]                                                                                                                                                                                                        ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[2]~input                                                                                                                                                                                                  ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; SW[3]                                                                                                                                                                                                               ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- SW[3]                                                                                                                                                                                                        ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[3]~input                                                                                                                                                                                                  ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; SW[4]                                                                                                                                                                                                               ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- SW[4]                                                                                                                                                                                                        ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[4]~input                                                                                                                                                                                                  ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; SW[5]                                                                                                                                                                                                               ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- SW[5]                                                                                                                                                                                                        ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[5]~input                                                                                                                                                                                                  ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; SW[6]                                                                                                                                                                                                               ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- SW[6]                                                                                                                                                                                                        ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[6]~input                                                                                                                                                                                                  ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; SW[7]                                                                                                                                                                                                               ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- SW[7]                                                                                                                                                                                                        ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[7]~input                                                                                                                                                                                                  ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; SW[8]                                                                                                                                                                                                               ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- SW[8]                                                                                                                                                                                                        ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[8]~input                                                                                                                                                                                                  ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; SW[9]                                                                                                                                                                                                               ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- SW[9]                                                                                                                                                                                                        ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[9]~input                                                                                                                                                                                                  ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; altera_reserved_tck                                                                                                                                                                                                 ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tck                                                                                                                                                                                          ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tck~input                                                                                                                                                                                    ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; altera_reserved_tdi                                                                                                                                                                                                 ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tdi                                                                                                                                                                                          ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tdi~input                                                                                                                                                                                    ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; altera_reserved_tdo                                                                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- altera_reserved_tdo                                                                                                                                                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tdo~output                                                                                                                                                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; altera_reserved_tms                                                                                                                                                                                                 ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tms                                                                                                                                                                                          ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tms~input                                                                                                                                                                                    ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_0_                                                                                                                          ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_10_                                                                                                                         ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_11_                                                                                                                         ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_12_                                                                                                                         ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_13_                                                                                                                         ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_14_                                                                                                                         ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_15_                                                                                                                         ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_16_                                                                                                                         ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_17_                                                                                                                         ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_18_                                                                                                                         ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_19_                                                                                                                         ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_1_                                                                                                                          ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_20_                                                                                                                         ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_21_                                                                                                                         ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_22_                                                                                                                         ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_23_                                                                                                                         ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_2_                                                                                                                          ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_3_                                                                                                                          ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_4_                                                                                                                          ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_5_                                                                                                                          ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_6_                                                                                                                          ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_7_                                                                                                                          ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_8_                                                                                                                          ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_9_                                                                                                                          ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_send_0_                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_send_1_                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_send_2_                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_clr             ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ena             ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_in_0_        ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_in_1_        ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_out_0_       ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_out_1_       ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_cdr  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_cir  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e1dr ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e1ir ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e2dr ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e2ir ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_pdr  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_pir  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_rti  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sdr  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sdrs ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sir  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sirs ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_tlr  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_udr  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_uir  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_raw_tck         ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_raw_tms         ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_tdi             ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_tdo             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_usr1            ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.codec_dac_inst_audioSample_0_                                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.codec_dac_inst_audioSample_10_                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.codec_dac_inst_audioSample_11_                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.codec_dac_inst_audioSample_12_                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.codec_dac_inst_audioSample_13_                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.codec_dac_inst_audioSample_14_                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.codec_dac_inst_audioSample_15_                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.codec_dac_inst_audioSample_16_                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.codec_dac_inst_audioSample_17_                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.codec_dac_inst_audioSample_18_                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.codec_dac_inst_audioSample_19_                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.codec_dac_inst_audioSample_1_                                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.codec_dac_inst_audioSample_20_                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.codec_dac_inst_audioSample_21_                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.codec_dac_inst_audioSample_22_                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.codec_dac_inst_audioSample_23_                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.codec_dac_inst_audioSample_24_                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.codec_dac_inst_audioSample_25_                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.codec_dac_inst_audioSample_26_                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.codec_dac_inst_audioSample_27_                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.codec_dac_inst_audioSample_28_                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.codec_dac_inst_audioSample_29_                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.codec_dac_inst_audioSample_2_                                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.codec_dac_inst_audioSample_30_                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.codec_dac_inst_audioSample_31_                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.codec_dac_inst_audioSample_3_                                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.codec_dac_inst_audioSample_4_                                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.codec_dac_inst_audioSample_5_                                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.codec_dac_inst_audioSample_6_                                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.codec_dac_inst_audioSample_7_                                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.codec_dac_inst_audioSample_8_                                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.codec_dac_inst_audioSample_9_                                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.codec_dac_inst_dataReq                                                                                                                                                                                   ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.codec_dac_inst_i_audioSample_0_                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.codec_dac_inst_i_audioSample_10_                                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.codec_dac_inst_i_audioSample_11_                                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.codec_dac_inst_i_audioSample_12_                                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.codec_dac_inst_i_audioSample_13_                                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.codec_dac_inst_i_audioSample_14_                                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.codec_dac_inst_i_audioSample_15_                                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.codec_dac_inst_i_audioSample_16_                                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.codec_dac_inst_i_audioSample_17_                                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.codec_dac_inst_i_audioSample_18_                                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.codec_dac_inst_i_audioSample_19_                                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.codec_dac_inst_i_audioSample_1_                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.codec_dac_inst_i_audioSample_20_                                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.codec_dac_inst_i_audioSample_21_                                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.codec_dac_inst_i_audioSample_22_                                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.codec_dac_inst_i_audioSample_23_                                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.codec_dac_inst_i_audioSample_24_                                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.codec_dac_inst_i_audioSample_25_                                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.codec_dac_inst_i_audioSample_26_                                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.codec_dac_inst_i_audioSample_27_                                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.codec_dac_inst_i_audioSample_28_                                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.codec_dac_inst_i_audioSample_29_                                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.codec_dac_inst_i_audioSample_2_                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.codec_dac_inst_i_audioSample_30_                                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.codec_dac_inst_i_audioSample_31_                                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.codec_dac_inst_i_audioSample_3_                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.codec_dac_inst_i_audioSample_4_                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.codec_dac_inst_i_audioSample_5_                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.codec_dac_inst_i_audioSample_6_                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.codec_dac_inst_i_audioSample_7_                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.codec_dac_inst_i_audioSample_8_                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.codec_dac_inst_i_audioSample_9_                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.codec_dac_inst_i_bclkRisingEdge                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.codec_dac_inst_i_clk_50                                                                                                                                                                                  ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.codec_dac_inst_i_daclrckFallingEdge                                                                                                                                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.codec_dac_inst_i_daclrckRisingEdge                                                                                                                                                                       ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.codec_dac_inst_latchAudioSample                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.codec_dac_inst_o_AUD_DACDAT                                                                                                                                                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.codec_dac_inst_o_dataReq                                                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.codec_dac_inst_shiftReg_0_                                                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.codec_dac_inst_shiftReg_10_                                                                                                                                                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.codec_dac_inst_shiftReg_11_                                                                                                                                                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.codec_dac_inst_shiftReg_12_                                                                                                                                                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.codec_dac_inst_shiftReg_13_                                                                                                                                                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.codec_dac_inst_shiftReg_14_                                                                                                                                                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.codec_dac_inst_shiftReg_15_                                                                                                                                                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.codec_dac_inst_shiftReg_16_                                                                                                                                                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.codec_dac_inst_shiftReg_1_                                                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.codec_dac_inst_shiftReg_2_                                                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.codec_dac_inst_shiftReg_3_                                                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.codec_dac_inst_shiftReg_4_                                                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.codec_dac_inst_shiftReg_5_                                                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.codec_dac_inst_shiftReg_6_                                                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.codec_dac_inst_shiftReg_7_                                                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.codec_dac_inst_shiftReg_8_                                                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.codec_dac_inst_shiftReg_9_                                                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_bus_enable_d1                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_bus_enable_d2                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_clk                                                                                                                                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_addressWave_0_                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_addressWave_1_                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_addressWave_2_                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_addressWave_3_                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_addressWave_4_                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_addressWave_5_                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_addressWave_6_                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_addressWave_7_                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_address_0_                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_address_10_                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_address_1_                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_address_2_                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_address_3_                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_address_4_                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_address_5_                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_address_6_                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_address_7_                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_address_8_                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_address_9_                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_bus_enable                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_byte_enable_0_                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_byte_enable_1_                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_byte_enable_2_                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_byte_enable_3_                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_rw_n                                                                                                                                                                   ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_write_data_0_                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_write_data_10_                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_write_data_11_                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_write_data_12_                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_write_data_13_                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_write_data_14_                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_write_data_15_                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_write_data_16_                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_write_data_17_                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_write_data_18_                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_write_data_19_                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_write_data_1_                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_write_data_20_                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_write_data_21_                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_write_data_22_                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_write_data_23_                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_write_data_24_                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_write_data_25_                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_write_data_26_                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_write_data_27_                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_write_data_28_                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_write_data_29_                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_write_data_2_                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_write_data_30_                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_write_data_31_                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_write_data_3_                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_write_data_4_                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_write_data_5_                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_write_data_6_                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_write_data_7_                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_write_data_8_                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_i_write_data_9_                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_acknowledge                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_acknowledge~reg0                                                                                                                                                       ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_read_data_0_                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_read_data_10_                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_read_data_11_                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_read_data_12_                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_read_data_13_                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_read_data_14_                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_read_data_15_                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_read_data_16_                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_read_data_17_                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_read_data_18_                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_read_data_19_                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_read_data_1_                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_read_data_20_                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_read_data_21_                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_read_data_22_                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_read_data_23_                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_read_data_24_                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_read_data_25_                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_read_data_26_                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_read_data_27_                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_read_data_28_                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_read_data_29_                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_read_data_2_                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_read_data_30_                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_read_data_31_                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_read_data_3_                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_read_data_4_                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_read_data_5_                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_read_data_6_                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_read_data_7_                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_read_data_8_                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_read_data_9_                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_wave_data_0_                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_wave_data_10_                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_wave_data_11_                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_wave_data_12_                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_wave_data_13_                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_wave_data_14_                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_wave_data_15_                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_wave_data_16_                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_wave_data_17_                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_wave_data_18_                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_wave_data_19_                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_wave_data_1_                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_wave_data_20_                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_wave_data_21_                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_wave_data_22_                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_wave_data_23_                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_wave_data_24_                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_wave_data_25_                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_wave_data_26_                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_wave_data_27_                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_wave_data_28_                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_wave_data_29_                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_wave_data_2_                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_wave_data_30_                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_wave_data_31_                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_wave_data_3_                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_wave_data_4_                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_wave_data_5_                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_wave_data_6_                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_wave_data_7_                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_wave_data_8_                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_o_wave_data_9_                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_reset_n                                                                                                                                                                  ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_address_a_0_                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_address_a_1_                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_address_a_2_                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_address_a_3_                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_address_a_4_                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_address_a_5_                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_address_a_6_                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_address_a_7_                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_address_a_8_                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_address_a_9_                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_address_b_0_                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_address_b_1_                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_address_b_2_                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_address_b_3_                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_address_b_4_                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_address_b_5_                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_address_b_6_                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_address_b_7_                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_address_b_8_                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_address_b_9_                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_aclr0                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_aclr1                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_address_a_0_                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_address_a_1_                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_address_a_2_                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_address_a_3_                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_address_a_4_                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_address_a_5_                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_address_a_6_                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_address_a_7_                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_address_a_8_                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_address_a_9_                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_address_b_0_                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_address_b_1_                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_address_b_2_                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_address_b_3_                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_address_b_4_                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_address_b_5_                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_address_b_6_                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_address_b_7_                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_address_b_8_                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_address_b_9_                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_addressstall_a                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_addressstall_b                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_address_a_0_                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_address_a_1_                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_address_a_2_                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_address_a_3_                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_address_a_4_                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_address_a_5_                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_address_a_6_                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_address_a_7_                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_address_a_8_                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_address_a_9_                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_address_b_0_                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_address_b_1_                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_address_b_2_                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_address_b_3_                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_address_b_4_                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_address_b_5_                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_address_b_6_                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_address_b_7_                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_address_b_8_                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_address_b_9_                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_clock0                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_data_a_0_                                                                                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_data_a_10_                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_data_a_11_                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_data_a_12_                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_data_a_13_                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_data_a_14_                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_data_a_15_                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_data_a_16_                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_data_a_17_                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_data_a_18_                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_data_a_19_                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_data_a_1_                                                                                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_data_a_20_                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_data_a_21_                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_data_a_22_                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_data_a_23_                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_data_a_24_                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_data_a_25_                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_data_a_26_                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_data_a_27_                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_data_a_28_                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_data_a_29_                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_data_a_2_                                                                                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_data_a_30_                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_data_a_31_                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_data_a_3_                                                                                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_data_a_4_                                                                                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_data_a_5_                                                                                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_data_a_6_                                                                                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_data_a_7_                                                                                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_data_a_8_                                                                                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_data_a_9_                                                                                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_data_b_0_                                                                                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_data_b_10_                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_data_b_11_                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_data_b_12_                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_data_b_13_                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_data_b_14_                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_data_b_15_                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_data_b_16_                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_data_b_17_                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_data_b_18_                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_data_b_19_                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_data_b_1_                                                                                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_data_b_20_                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_data_b_21_                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_data_b_22_                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_data_b_23_                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_data_b_24_                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_data_b_25_                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_data_b_26_                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_data_b_27_                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_data_b_28_                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_data_b_29_                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_data_b_2_                                                                                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_data_b_30_                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_data_b_31_                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_data_b_3_                                                                                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_data_b_4_                                                                                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_data_b_5_                                                                                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_data_b_6_                                                                                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_data_b_7_                                                                                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_data_b_8_                                                                                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_data_b_9_                                                                                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_q_a_0_                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_q_a_10_                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_q_a_11_                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_q_a_12_                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_q_a_13_                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_q_a_14_                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_q_a_15_                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_q_a_16_                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_q_a_17_                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_q_a_18_                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_q_a_19_                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_q_a_1_                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_q_a_20_                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_q_a_21_                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_q_a_22_                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_q_a_23_                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_q_a_24_                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_q_a_25_                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_q_a_26_                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_q_a_27_                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_q_a_28_                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_q_a_29_                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_q_a_2_                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_q_a_30_                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_q_a_31_                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_q_a_3_                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_q_a_4_                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_q_a_5_                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_q_a_6_                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_q_a_7_                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_q_a_8_                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_q_a_9_                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_q_b_0_                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_q_b_10_                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_q_b_11_                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_q_b_12_                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_q_b_13_                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_q_b_14_                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_q_b_15_                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_q_b_16_                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_q_b_17_                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_q_b_18_                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_q_b_19_                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_q_b_1_                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_q_b_20_                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_q_b_21_                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_q_b_22_                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_q_b_23_                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_q_b_24_                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_q_b_25_                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_q_b_26_                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_q_b_27_                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_q_b_28_                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_q_b_29_                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_q_b_2_                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_q_b_30_                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_q_b_31_                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_q_b_3_                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_q_b_4_                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_q_b_5_                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_q_b_6_                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_q_b_7_                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_q_b_8_                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_q_b_9_                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_ram_block1a0                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_ram_block1a0~PORTBDATAOUT0                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_ram_block1a1                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_ram_block1a10                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_ram_block1a10~PORTBDATAOUT0                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_ram_block1a11                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_ram_block1a11~PORTBDATAOUT0                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_ram_block1a12                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_ram_block1a12~PORTBDATAOUT0                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_ram_block1a13                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_ram_block1a13~PORTBDATAOUT0                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_ram_block1a14                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_ram_block1a14~PORTBDATAOUT0                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_ram_block1a15                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_ram_block1a15~PORTBDATAOUT0                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_ram_block1a16                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_ram_block1a16~PORTBDATAOUT0                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_ram_block1a17                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_ram_block1a17~PORTBDATAOUT0                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_ram_block1a18                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_ram_block1a18~PORTBDATAOUT0                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_ram_block1a19                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_ram_block1a19~PORTBDATAOUT0                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_ram_block1a1~PORTBDATAOUT0                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_ram_block1a2                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_ram_block1a20                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_ram_block1a20~PORTBDATAOUT0                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_ram_block1a21                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_ram_block1a21~PORTBDATAOUT0                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_ram_block1a22                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_ram_block1a22~PORTBDATAOUT0                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_ram_block1a23                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_ram_block1a23~PORTBDATAOUT0                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_ram_block1a24                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_ram_block1a24~PORTBDATAOUT0                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_ram_block1a25                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_ram_block1a25~PORTBDATAOUT0                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_ram_block1a26                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_ram_block1a26~PORTBDATAOUT0                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_ram_block1a27                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_ram_block1a27~PORTBDATAOUT0                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_ram_block1a28                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_ram_block1a28~PORTBDATAOUT0                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_ram_block1a29                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_ram_block1a29~PORTBDATAOUT0                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_ram_block1a2~PORTBDATAOUT0                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_ram_block1a3                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_ram_block1a30                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_ram_block1a30~PORTBDATAOUT0                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_ram_block1a31                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_ram_block1a31~PORTBDATAOUT0                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_ram_block1a3~PORTBDATAOUT0                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_ram_block1a4                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_ram_block1a4~PORTBDATAOUT0                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_ram_block1a5                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_ram_block1a5~PORTBDATAOUT0                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_ram_block1a6                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_ram_block1a6~PORTBDATAOUT0                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_ram_block1a7                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_ram_block1a7~PORTBDATAOUT0                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_ram_block1a8                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_ram_block1a8~PORTBDATAOUT0                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_ram_block1a9                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_ram_block1a9~PORTBDATAOUT0                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_wren_a                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_auto_generated_wren_b                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_byteena_a_0_                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_byteena_b_0_                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_clock0                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_clock1                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_clocken0                                                                                                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_clocken1                                                                                                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_clocken2                                                                                                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_clocken3                                                                                                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_data_a_0_                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_data_a_10_                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_data_a_11_                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_data_a_12_                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_data_a_13_                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_data_a_14_                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_data_a_15_                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_data_a_16_                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_data_a_17_                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_data_a_18_                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_data_a_19_                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_data_a_1_                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_data_a_20_                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_data_a_21_                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_data_a_22_                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_data_a_23_                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_data_a_24_                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_data_a_25_                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_data_a_26_                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_data_a_27_                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_data_a_28_                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_data_a_29_                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_data_a_2_                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_data_a_30_                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_data_a_31_                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_data_a_3_                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_data_a_4_                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_data_a_5_                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_data_a_6_                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_data_a_7_                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_data_a_8_                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_data_a_9_                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_data_b_0_                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_data_b_10_                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_data_b_11_                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_data_b_12_                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_data_b_13_                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_data_b_14_                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_data_b_15_                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_data_b_16_                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_data_b_17_                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_data_b_18_                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_data_b_19_                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_data_b_1_                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_data_b_20_                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_data_b_21_                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_data_b_22_                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_data_b_23_                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_data_b_24_                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_data_b_25_                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_data_b_26_                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_data_b_27_                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_data_b_28_                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_data_b_29_                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_data_b_2_                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_data_b_30_                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_data_b_31_                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_data_b_3_                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_data_b_4_                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_data_b_5_                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_data_b_6_                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_data_b_7_                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_data_b_8_                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_data_b_9_                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_eccstatus_0_                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_eccstatus_1_                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_eccstatus_2_                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_q_a_0_                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_q_a_10_                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_q_a_11_                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_q_a_12_                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_q_a_13_                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_q_a_14_                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_q_a_15_                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_q_a_16_                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_q_a_17_                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_q_a_18_                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_q_a_19_                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_q_a_1_                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_q_a_20_                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_q_a_21_                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_q_a_22_                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_q_a_23_                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_q_a_24_                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_q_a_25_                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_q_a_26_                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_q_a_27_                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_q_a_28_                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_q_a_29_                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_q_a_2_                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_q_a_30_                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_q_a_31_                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_q_a_3_                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_q_a_4_                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_q_a_5_                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_q_a_6_                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_q_a_7_                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_q_a_8_                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_q_a_9_                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_q_b_0_                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_q_b_10_                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_q_b_11_                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_q_b_12_                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_q_b_13_                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_q_b_14_                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_q_b_15_                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_q_b_16_                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_q_b_17_                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_q_b_18_                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_q_b_19_                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_q_b_1_                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_q_b_20_                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_q_b_21_                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_q_b_22_                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_q_b_23_                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_q_b_24_                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_q_b_25_                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_q_b_26_                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_q_b_27_                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_q_b_28_                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_q_b_29_                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_q_b_2_                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_q_b_30_                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_q_b_31_                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_q_b_3_                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_q_b_4_                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_q_b_5_                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_q_b_6_                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_q_b_7_                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_q_b_8_                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_q_b_9_                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_rden_a                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_rden_b                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_wren_a                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_altsyncram_component_wren_b                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_clock                                                                                                                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_data_a_0_                                                                                                                                                  ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_data_a_10_                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_data_a_11_                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_data_a_12_                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_data_a_13_                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_data_a_14_                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_data_a_15_                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_data_a_16_                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_data_a_17_                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_data_a_18_                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_data_a_19_                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_data_a_1_                                                                                                                                                  ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_data_a_20_                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_data_a_21_                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_data_a_22_                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_data_a_23_                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_data_a_24_                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_data_a_25_                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_data_a_26_                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_data_a_27_                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_data_a_28_                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_data_a_29_                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_data_a_2_                                                                                                                                                  ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_data_a_30_                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_data_a_31_                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_data_a_3_                                                                                                                                                  ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_data_a_4_                                                                                                                                                  ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_data_a_5_                                                                                                                                                  ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_data_a_6_                                                                                                                                                  ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_data_a_7_                                                                                                                                                  ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_data_a_8_                                                                                                                                                  ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_data_a_9_                                                                                                                                                  ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_data_b_0_                                                                                                                                                  ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_data_b_10_                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_data_b_11_                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_data_b_12_                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_data_b_13_                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_data_b_14_                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_data_b_15_                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_data_b_16_                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_data_b_17_                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_data_b_18_                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_data_b_19_                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_data_b_1_                                                                                                                                                  ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_data_b_20_                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_data_b_21_                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_data_b_22_                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_data_b_23_                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_data_b_24_                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_data_b_25_                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_data_b_26_                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_data_b_27_                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_data_b_28_                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_data_b_29_                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_data_b_2_                                                                                                                                                  ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_data_b_30_                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_data_b_31_                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_data_b_3_                                                                                                                                                  ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_data_b_4_                                                                                                                                                  ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_data_b_5_                                                                                                                                                  ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_data_b_6_                                                                                                                                                  ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_data_b_7_                                                                                                                                                  ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_data_b_8_                                                                                                                                                  ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_data_b_9_                                                                                                                                                  ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_q_a_0_                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_q_a_10_                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_q_a_11_                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_q_a_12_                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_q_a_13_                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_q_a_14_                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_q_a_15_                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_q_a_16_                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_q_a_17_                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_q_a_18_                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_q_a_19_                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_q_a_1_                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_q_a_20_                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_q_a_21_                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_q_a_22_                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_q_a_23_                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_q_a_24_                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_q_a_25_                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_q_a_26_                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_q_a_27_                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_q_a_28_                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_q_a_29_                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_q_a_2_                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_q_a_30_                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_q_a_31_                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_q_a_3_                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_q_a_4_                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_q_a_5_                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_q_a_6_                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_q_a_7_                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_q_a_8_                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_q_a_9_                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_q_b_0_                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_q_b_10_                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_q_b_11_                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_q_b_12_                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_q_b_13_                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_q_b_14_                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_q_b_15_                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_q_b_16_                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_q_b_17_                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_q_b_18_                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_q_b_19_                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_q_b_1_                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_q_b_20_                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_q_b_21_                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_q_b_22_                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_q_b_23_                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_q_b_24_                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_q_b_25_                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_q_b_26_                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_q_b_27_                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_q_b_28_                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_q_b_29_                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_q_b_2_                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_q_b_30_                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_q_b_31_                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_q_b_3_                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_q_b_4_                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_q_b_5_                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_q_b_6_                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_q_b_7_                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_q_b_8_                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_q_b_9_                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_wren_a                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wave_ram_inst_wren_b                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
; pre_syn.bp.peripheral_on_external_bus_inst_wren_sig                                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                     ;           ;               ;          ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+---------------+----------+--------------------------------------------+


+---------------------------------------------------------------+
; Partition Merge Resource Usage Summary                        ;
+---------------------------------------------+-----------------+
; Resource                                    ; Usage           ;
+---------------------------------------------+-----------------+
; Estimate of Logic utilization (ALMs needed) ; 6101            ;
;                                             ;                 ;
; Combinational ALUT usage for logic          ; 2833            ;
;     -- 7 input functions                    ; 18              ;
;     -- 6 input functions                    ; 1465            ;
;     -- 5 input functions                    ; 334             ;
;     -- 4 input functions                    ; 271             ;
;     -- <=3 input functions                  ; 745             ;
;                                             ;                 ;
; Dedicated logic registers                   ; 10528           ;
;                                             ;                 ;
; I/O pins                                    ; 189             ;
; Total MLAB memory bits                      ; 0               ;
; Total block memory bits                     ; 385792          ;
;                                             ;                 ;
; Total DSP Blocks                            ; 0               ;
;                                             ;                 ;
; Maximum fan-out node                        ; CLOCK2_50~input ;
; Maximum fan-out                             ; 7238            ;
; Total fan-out                               ; 62647           ;
; Average fan-out                             ; 4.24            ;
+---------------------------------------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------+
; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                         ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                             ;
; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                         ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                             ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_kg91:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; None                             ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                             ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                             ;
; nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_aoj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                 ; AUTO ; Single Port      ; 8192         ; 32           ; --           ; --           ; 262144 ; nios_system_onchip_memory2_0.hex ;
; peripheral_on_external_bus:peripheral_on_external_bus_inst|wave_ram:wave_ram_inst|altsyncram:altsyncram_component|altsyncram_5c44:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                      ; AUTO ; True Dual Port   ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; audio_wvfrm_init.mif             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8884:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                            ; AUTO ; Simple Dual Port ; 128          ; 750          ; 128          ; 750          ; 96000  ; None                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Partition Merge
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition
    Info: Processing started: Fri Apr 07 17:14:15 2017
Info: Command: quartus_cdb --read_settings_files=off --write_settings_files=off lab4 -c lab4 --merge=on
Warning (35010): Previously generated Fitter netlist for partition "Top" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included
    Info (35011): Set the option to Ignore source file changes to force the Quartus Prime software to always use a previously generated Fitter netlist
Info (35007): Using synthesis netlist for partition "Top"
Info (35007): Using synthesis netlist for partition "sld_hub:auto_hub"
Info (35007): Using synthesis netlist for partition "sld_signaltap:auto_signaltap_0"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 1533 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35002): Resolved and merged 3 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 16 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd Line: 14
    Warning (15610): No output dependent on input pin "CLOCK_50" File: C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd Line: 22
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd Line: 24
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd Line: 25
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd Line: 53
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd Line: 53
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd Line: 59
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd Line: 59
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd Line: 59
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd Line: 59
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd Line: 59
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd Line: 59
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd Line: 59
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd Line: 59
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd Line: 59
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd Line: 59
Info (21057): Implemented 13714 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 22 input pins
    Info (21059): Implemented 79 output pins
    Info (21060): Implemented 92 bidirectional pins
    Info (21061): Implemented 12594 logic cells
    Info (21064): Implemented 926 RAM segments
Info: Quartus Prime Partition Merge was successful. 0 errors, 18 warnings
    Info: Peak virtual memory: 870 megabytes
    Info: Processing ended: Fri Apr 07 17:14:21 2017
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:05


