OpenROAD 24Q3-11661-g86b9236cdd 
Features included (+) or not (-): +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 32 thread(s).
read_liberty /OpenROAD-flow-scripts/flow/platforms/sky130hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
read_db ./results/sky130hd/ternary_cpu_system/base/5_1_grt.odb
detailed_route -output_drc ./reports/sky130hd/ternary_cpu_system/base/5_route_drc.rpt -output_maze ./results/sky130hd/ternary_cpu_system/base/maze.log -droute_end_iter 64 -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   ternary_cpu_system
Die area:                 ( 0 0 ) ( 76550 76550 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     389
Number of terminals:      111
Number of snets:          2
Number of nets:           404

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 53.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 7950.
[INFO DRT-0033] mcon shape region query size = 4628.
[INFO DRT-0033] met1 shape region query size = 1500.
[INFO DRT-0033] via shape region query size = 340.
[INFO DRT-0033] met2 shape region query size = 268.
[INFO DRT-0033] via2 shape region query size = 272.
[INFO DRT-0033] met3 shape region query size = 249.
[INFO DRT-0033] via3 shape region query size = 272.
[INFO DRT-0033] met4 shape region query size = 86.
[INFO DRT-0033] via4 shape region query size = 13.
[INFO DRT-0033] met5 shape region query size = 23.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 393 pins.
[INFO DRT-0081]   Complete 53 unique inst patterns.
[INFO DRT-0084]   Complete 211 groups.
#scanned instances     = 389
#unique  instances     = 53
#stdCellGenAp          = 2174
#stdCellValidPlanarAp  = 34
#stdCellValidViaAp     = 1180
#stdCellPinNoAp        = 6
#stdCellPinCnt         = 920
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:32, elapsed time = 00:00:06, memory = 175.78 (MB), peak = 175.78 (MB)

[INFO DRT-0157] Number of guides:     1903

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 11 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 11 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 625.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 480.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 245.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 47.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 1.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 176.03 (MB), peak = 176.03 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 871 vertical wires in 1 frboxes and 527 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 45 vertical wires in 1 frboxes and 89 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 180.53 (MB), peak = 180.53 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 180.78 (MB), peak = 180.78 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 195.89 (MB).
    Completing 50% with 8 violations.
    elapsed time = 00:00:00, memory = 212.39 (MB).
    Completing 70% with 11 violations.
    elapsed time = 00:00:01, memory = 232.89 (MB).
    Completing 100% with 21 violations.
    elapsed time = 00:00:01, memory = 242.64 (MB).
[INFO DRT-0199]   Number of violations = 24.
Viol/Layer        met1   met2
Metal Spacing        8      0
Recheck              3      0
Short               12      1
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:01, memory = 604.89 (MB), peak = 604.89 (MB)
Total wire length = 3543 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1768 um.
Total wire length on LAYER met2 = 1600 um.
Total wire length on LAYER met3 = 154 um.
Total wire length on LAYER met4 = 18 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1651.
Up-via summary (total 1651):

-----------------------
 FR_MASTERSLICE       0
            li1     856
           met1     744
           met2      49
           met3       2
           met4       0
-----------------------
               1651


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 20% with 24 violations.
    elapsed time = 00:00:00, memory = 619.89 (MB).
    Completing 50% with 27 violations.
    elapsed time = 00:00:00, memory = 642.14 (MB).
    Completing 70% with 22 violations.
    elapsed time = 00:00:00, memory = 664.14 (MB).
    Completing 100% with 12 violations.
    elapsed time = 00:00:01, memory = 689.64 (MB).
[INFO DRT-0199]   Number of violations = 12.
Viol/Layer        met1
Metal Spacing        8
Short                4
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:01, memory = 690.64 (MB), peak = 690.64 (MB)
Total wire length = 3500 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1729 um.
Total wire length on LAYER met2 = 1600 um.
Total wire length on LAYER met3 = 152 um.
Total wire length on LAYER met4 = 17 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1637.
Up-via summary (total 1637):

-----------------------
 FR_MASTERSLICE       0
            li1     854
           met1     734
           met2      47
           met3       2
           met4       0
-----------------------
               1637


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 12 violations.
    elapsed time = 00:00:00, memory = 690.64 (MB).
    Completing 20% with 12 violations.
    elapsed time = 00:00:00, memory = 690.64 (MB).
    Completing 30% with 12 violations.
    elapsed time = 00:00:00, memory = 690.64 (MB).
    Completing 40% with 12 violations.
    elapsed time = 00:00:00, memory = 690.64 (MB).
    Completing 50% with 12 violations.
    elapsed time = 00:00:00, memory = 690.64 (MB).
    Completing 60% with 12 violations.
    elapsed time = 00:00:00, memory = 699.64 (MB).
    Completing 70% with 12 violations.
    elapsed time = 00:00:00, memory = 699.64 (MB).
    Completing 80% with 12 violations.
    elapsed time = 00:00:00, memory = 699.64 (MB).
    Completing 100% with 19 violations.
    elapsed time = 00:00:01, memory = 725.12 (MB).
[INFO DRT-0199]   Number of violations = 19.
Viol/Layer        met1   met2
Metal Spacing        8      1
Short               10      0
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:01, memory = 725.12 (MB), peak = 758.39 (MB)
Total wire length = 3493 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1706 um.
Total wire length on LAYER met2 = 1599 um.
Total wire length on LAYER met3 = 168 um.
Total wire length on LAYER met4 = 17 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1645.
Up-via summary (total 1645):

-----------------------
 FR_MASTERSLICE       0
            li1     854
           met1     741
           met2      48
           met3       2
           met4       0
-----------------------
               1645


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 20% with 19 violations.
    elapsed time = 00:00:00, memory = 754.27 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:00, memory = 754.27 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:00, memory = 754.27 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 754.27 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:00, memory = 754.27 (MB), peak = 775.62 (MB)
Total wire length = 3496 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1688 um.
Total wire length on LAYER met2 = 1613 um.
Total wire length on LAYER met3 = 177 um.
Total wire length on LAYER met4 = 17 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1665.
Up-via summary (total 1665):

-----------------------
 FR_MASTERSLICE       0
            li1     853
           met1     758
           met2      52
           met3       2
           met4       0
-----------------------
               1665


[INFO DRT-0198] Complete detail routing.
Total wire length = 3496 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1688 um.
Total wire length on LAYER met2 = 1613 um.
Total wire length on LAYER met3 = 177 um.
Total wire length on LAYER met4 = 17 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1665.
Up-via summary (total 1665):

-----------------------
 FR_MASTERSLICE       0
            li1     853
           met1     758
           met2      52
           met3       2
           met4       0
-----------------------
               1665


[INFO DRT-0267] cpu time = 00:00:16, elapsed time = 00:00:05, memory = 754.27 (MB), peak = 775.62 (MB)

[INFO DRT-0180] Post processing.
Took 12 seconds: detailed_route -output_drc ./reports/sky130hd/ternary_cpu_system/base/5_route_drc.rpt -output_maze ./results/sky130hd/ternary_cpu_system/base/maze.log -droute_end_iter 64 -verbose 1 -drc_report_iter_step 5
[INFO GRT-0012] Found 0 antenna violations.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Report metrics stage 5, detailed route...

==========================================================================
detailed route report_design_area
--------------------------------------------------------------------------
Design area 2594 um^2 50% utilization.
Elapsed time: 0:12.37[h:]min:sec. CPU time: user 51.96 sys 0.90 (427%). Peak memory: 794232KB.
Log                        Elapsed/s Peak Memory/MB  sha1sum .odb [0:20)
5_2_route                         12            775 8176f8213e6080e89f98
