# RISC-V-SoC-TAPEOUT_OPENROAD
Editing stagewise and running the flow.tcl script accordingly for the designs(verilog_module)
