****************************************
Report : timing
	-path_type full
	-delay_type min
	-slack_lesser_than 10.000
	-max_paths 1000
	-sort_by slack
Design : axis_router
Version: T-2022.03-SP5-5
Date   : Wed Mar  5 16:13:55 2025
****************************************


  Startpoint: axis_in_tdata[7]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__7_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdata[7] (in)                                  0.008 &    0.108 r
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__7_/D (DFF_X1)
                                                         0.000 &    0.109 r
  data arrival time                                                 0.109

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__7_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.006      0.026
  data required time                                                0.026
  ------------------------------------------------------------------------------
  data required time                                                0.026
  data arrival time                                                -0.109
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.082


  Startpoint: axis_in_tdata[5]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[5] (in)                                  0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__5_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__5_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.082


  Startpoint: axis_in_tdata[5]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[5] (in)                                  0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__5_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__5_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.082


  Startpoint: axis_in_tdata[7]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__7_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdata[7] (in)                                  0.008 &    0.108 r
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__7_/D (DFF_X1)
                                                         0.000 &    0.109 r
  data arrival time                                                 0.109

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__7_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.006      0.026
  data required time                                                0.026
  ------------------------------------------------------------------------------
  data required time                                                0.026
  data arrival time                                                -0.109
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[7]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__7_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdata[7] (in)                                  0.008 &    0.108 r
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__7_/D (DFF_X1)
                                                         0.000 &    0.109 r
  data arrival time                                                 0.109

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__7_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.006      0.026
  data required time                                                0.026
  ------------------------------------------------------------------------------
  data required time                                                0.026
  data arrival time                                                -0.109
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[127]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__31_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[127] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__31_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__31_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[5]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[5] (in)                                  0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__5_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__5_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[7]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__7_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdata[7] (in)                                  0.008 &    0.108 r
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__7_/D (DFF_X1)
                                                         0.000 &    0.109 r
  data arrival time                                                 0.109

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__7_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.006      0.026
  data required time                                                0.026
  ------------------------------------------------------------------------------
  data required time                                                0.026
  data arrival time                                                -0.109
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[5]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[5] (in)                                  0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__5_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__5_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[127]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__31_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[127] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__31_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__31_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[9]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__9_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[9] (in)                                  0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__9_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__9_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[127]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__31_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[127] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__31_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__31_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[11]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__11_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[11] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__11_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__11_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[125]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__29_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[125] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__29_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__29_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[125]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__29_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[125] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__29_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__29_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[154]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__26_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[154] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__26_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__26_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[9]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__9_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[9] (in)                                  0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__9_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__9_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[127]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__31_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[127] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__31_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__31_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[141]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__13_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[141] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__13_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__13_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[125]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__29_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[125] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__29_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__29_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[153]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__25_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[153] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__25_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__25_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[11]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__11_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[11] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__11_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__11_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[89]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__25_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[89] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__25_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__25_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[125]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__29_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[125] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__29_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__29_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[9]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__9_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[9] (in)                                  0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__9_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__9_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[154]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__26_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[154] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__26_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__26_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[153]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__25_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[153] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__25_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__25_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[9]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__9_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[9] (in)                                  0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__9_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__9_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[11]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__11_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[11] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__11_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__11_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[26]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__26_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[26] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__26_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__26_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[26]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__26_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[26] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__26_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__26_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[11]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__11_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[11] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__11_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__11_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[27]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__27_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[27] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__27_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__27_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[27]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__27_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[27] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__27_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__27_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[155]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__27_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[155] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__27_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__27_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[153]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__25_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[153] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__25_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__25_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[141]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__13_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[141] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__13_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__13_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[153]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__25_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[153] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__25_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__25_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[26]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__26_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[26] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__26_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__26_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[154]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__26_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[154] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__26_/D (DFF_X1)
                                                         0.001 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__26_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[89]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__25_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[89] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__25_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__25_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[154]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__26_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[154] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__26_/D (DFF_X1)
                                                         0.001 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__26_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[142]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__14_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[142] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__14_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__14_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[26]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__26_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[26] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__26_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__26_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[27]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__27_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[27] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__27_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__27_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[8]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__8_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[8] (in)                                  0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__8_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__8_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[25]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__25_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[25] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__25_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__25_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[8]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__8_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[8] (in)                                  0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__8_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__8_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[8]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__8_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[8] (in)                                  0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__8_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__8_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[141]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__13_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[141] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__13_/D (DFF_X1)
                                                         0.001 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__13_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[8]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__8_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[8] (in)                                  0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__8_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__8_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[6]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[6] (in)                                  0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__6_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__6_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[141]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__13_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[141] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__13_/D (DFF_X1)
                                                         0.001 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__13_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[27]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__27_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[27] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__27_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__27_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[76]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__12_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[76] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__12_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__12_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[38]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[38] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__6_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__6_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[155]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__27_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[155] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__27_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__27_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[142]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__14_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[142] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__14_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__14_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[140]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__12_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[140] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__12_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__12_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[17]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__17_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[17] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__17_/D (DFF_X1)
                                                         0.001 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__17_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[89]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__25_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[89] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__25_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__25_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[89]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__25_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[89] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__25_/D (DFF_X1)
                                                         0.001 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__25_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[142]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__14_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[142] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__14_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__14_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[17]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__17_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[17] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__17_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__17_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[142]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__14_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[142] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__14_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__14_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[25]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__25_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[25] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__25_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__25_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[140]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__12_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[140] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__12_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__12_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[6]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[6] (in)                                  0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__6_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__6_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[25]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__25_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[25] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__25_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__25_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[17]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__17_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[17] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__17_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__17_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[25]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__25_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[25] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__25_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__25_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[6]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[6] (in)                                  0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__6_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__6_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[17]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__17_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[17] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__17_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__17_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[140]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__12_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[140] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__12_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__12_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[10]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__10_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[10] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__10_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__10_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[101]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[101] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__5_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__5_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[49]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__17_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[49] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__17_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__17_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[77]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__13_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[77] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__13_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__13_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[140]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__12_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[140] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__12_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__12_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[6]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[6] (in)                                  0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__6_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__6_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[55]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__23_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[55] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__23_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__23_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[38]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[38] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__6_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__6_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[76]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__12_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[76] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__12_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__12_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[70]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[70] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__6_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__6_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[23]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__23_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[23] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__23_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__23_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[10]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__10_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[10] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__10_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__10_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[155]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__27_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[155] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__27_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__27_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[143]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__15_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[143] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__15_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__15_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[49]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__17_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[49] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__17_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__17_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[36]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[36] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__4_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__4_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[155]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__27_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[155] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__27_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__27_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[66]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[66] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__2_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__2_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[93]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__29_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[93] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__29_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__29_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[55]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__23_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[55] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__23_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__23_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[23]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__23_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[23] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__23_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__23_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[96]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[96] (in)                                 0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__0_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__0_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[23]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__23_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[23] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__23_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__23_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[10]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__10_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[10] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__10_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__10_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[143]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__15_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[143] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__15_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__15_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[76]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__12_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[76] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__12_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__12_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[75]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__11_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[75] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__11_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__11_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[143]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__15_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[143] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__15_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__15_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[77]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__13_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[77] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__13_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__13_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[36]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[36] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__4_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__4_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[72]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__8_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[72] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__8_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__8_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[39]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__7_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[39] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__7_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__7_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[76]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__12_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[76] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__12_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__12_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[88]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__24_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[88] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__24_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__24_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[39]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__7_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[39] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__7_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__7_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[96]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[96] (in)                                 0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__0_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__0_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[98]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[98] (in)                                 0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__2_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__2_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[64]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[64] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__0_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__0_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[65]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[65] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__1_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__1_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[23]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__23_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[23] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__23_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__23_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[48]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__16_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[48] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__16_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__16_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[10]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__10_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[10] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__10_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__10_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[74]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__10_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[74] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__10_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__10_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[64]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[64] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__0_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__0_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[143]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__15_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[143] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__15_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__15_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[85]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__21_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[85] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__21_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__21_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[55]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__23_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[55] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__23_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__23_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[48]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__16_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[48] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__16_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__16_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[100]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[100] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__4_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__4_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[66]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[66] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__2_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__2_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[101]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[101] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__5_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__5_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[70]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[70] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__6_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__6_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[57]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__25_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[57] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__25_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__25_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[75]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__11_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[75] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__11_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__11_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[16]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__16_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[16] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__16_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__16_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[93]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__29_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[93] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__29_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__29_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[73]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__9_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[73] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__9_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__9_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[24]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__24_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[24] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__24_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__24_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[86]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__22_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[86] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__22_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__22_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[38]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[38] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__6_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__6_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[67]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[67] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__3_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__3_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[77]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__13_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[77] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__13_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__13_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[102]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[102] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__6_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__6_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[98]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[98] (in)                                 0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__2_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__2_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[138]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__10_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[138] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__10_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__10_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[97]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[97] (in)                                 0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__1_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__1_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[100]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[100] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__4_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__4_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[103]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__7_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[103] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__7_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__7_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[49]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__17_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[49] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__17_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__17_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[24]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__24_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[24] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__24_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__24_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[138]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__10_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[138] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__10_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__10_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[96]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[96] (in)                                 0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__0_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__0_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[50]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__18_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[50] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__18_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__18_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[57]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__25_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[57] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__25_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__25_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[49]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__17_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[49] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__17_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__17_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[103]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__7_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[103] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__7_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__7_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[96]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[96] (in)                                 0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__0_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__0_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[50]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__18_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[50] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__18_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__18_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[77]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__13_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[77] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__13_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__13_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[87]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__23_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[87] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__23_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__23_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[85]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__21_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[85] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__21_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__21_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[66]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[66] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__2_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__2_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[102]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[102] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__6_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__6_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[72]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__8_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[72] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__8_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__8_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[39]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__7_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[39] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__7_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__7_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[101]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[101] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__5_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__5_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[37]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[37] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__5_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__5_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[88]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__24_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[88] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__24_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__24_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[103]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__7_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[103] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__7_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__7_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[66]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[66] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__2_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__2_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[64]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[64] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__0_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__0_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[74]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__10_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[74] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__10_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__10_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[102]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[102] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__6_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__6_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[16]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__16_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[16] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__16_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__16_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[39]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__7_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[39] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__7_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__7_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[56]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__24_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[56] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__24_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__24_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[73]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__9_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[73] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__9_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__9_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[36]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[36] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__4_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__4_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[28]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__28_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[28] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__28_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__28_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[75]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__11_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[75] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__11_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__11_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[75]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__11_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[75] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__11_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__11_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[138]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__10_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[138] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__10_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__10_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[81]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__17_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[81] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__17_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__17_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[120]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__24_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[120] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__24_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__24_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[98]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[98] (in)                                 0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__2_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__2_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[24]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__24_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[24] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__24_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__24_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[138]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__10_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[138] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__10_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__10_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[4]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[4] (in)                                  0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__4_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__4_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[91]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__27_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[91] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__27_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__27_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[37]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[37] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__5_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__5_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[102]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[102] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__6_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__6_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[103]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__7_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[103] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__7_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__7_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[64]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[64] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__0_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__0_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[101]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[101] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__5_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__5_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[74]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__10_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[74] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__10_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__10_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[16]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__16_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[16] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__16_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__16_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[24]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__24_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[24] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__24_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__24_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[74]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__10_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[74] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__10_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__10_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[57]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__25_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[57] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__25_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__25_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[100]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[100] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__4_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__4_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[98]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[98] (in)                                 0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__2_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__2_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[16]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__16_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[16] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__16_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__16_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[100]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[100] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__4_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__4_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[80]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__16_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[80] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__16_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__16_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[93]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__29_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[93] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__29_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__29_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[4]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[4] (in)                                  0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__4_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__4_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[87]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__23_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[87] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__23_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__23_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[56]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__24_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[56] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__24_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__24_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[72]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__8_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[72] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__8_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__8_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[65]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[65] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__1_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__1_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[122]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__26_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[122] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__26_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__26_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[159]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__31_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[159] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__31_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__31_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[93]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__29_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[93] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__29_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__29_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[72]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__8_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[72] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__8_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__8_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[28]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__28_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[28] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__28_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__28_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[97]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[97] (in)                                 0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__1_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__1_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[91]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__27_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[91] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__27_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__27_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[85]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__21_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[85] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__21_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__21_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[73]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__9_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[73] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__9_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__9_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[28]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__28_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[28] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__28_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__28_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[4]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[4] (in)                                  0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__4_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__4_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[82]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__18_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[82] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__18_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__18_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[122]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__26_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[122] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__26_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__26_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[4]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[4] (in)                                  0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__4_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__4_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[122]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__26_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[122] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__26_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__26_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[41]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__9_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[41] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__9_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__9_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[50]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__18_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[50] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__18_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__18_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[124]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__28_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[124] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__28_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__28_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[56]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__24_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[56] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__24_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__24_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[1]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[1] (in)                                  0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__1_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__1_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[28]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__28_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[28] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__28_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__28_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[70]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[70] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__6_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__6_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[1]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[1] (in)                                  0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__1_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__1_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[78]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__14_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[78] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__14_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__14_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[86]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__22_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[86] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__22_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__22_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[70]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[70] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__6_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__6_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[124]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__28_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[124] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__28_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__28_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[94]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__30_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[94] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__30_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__30_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[73]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__9_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[73] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__9_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__9_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[81]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__17_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[81] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__17_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__17_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[88]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__24_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[88] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__24_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__24_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[95]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__31_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[95] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__31_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__31_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[85]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__21_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[85] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__21_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__21_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[56]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__24_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[56] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__24_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__24_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[48]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__16_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[48] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__16_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__16_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[79]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__15_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[79] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__15_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__15_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[159]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__31_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[159] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__31_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__31_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[97]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[97] (in)                                 0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__1_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__1_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[1]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[1] (in)                                  0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__1_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__1_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[97]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[97] (in)                                 0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__1_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__1_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[40]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__8_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[40] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__8_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__8_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[122]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__26_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[122] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__26_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__26_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[124]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__28_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[124] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__28_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__28_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[1]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[1] (in)                                  0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__1_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__1_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[33]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[33] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__1_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__1_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[68]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[68] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__4_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__4_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[88]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__24_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[88] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__24_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__24_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[65]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[65] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__1_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__1_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[120]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__24_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[120] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__24_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__24_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[65]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[65] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__1_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__1_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[69]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[69] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__5_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__5_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[67]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[67] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__3_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__3_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[124]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__28_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[124] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__28_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__28_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[29]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__29_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[29] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__29_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__29_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[92]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__28_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[92] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__28_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__28_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[119]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__23_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[119] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__23_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__23_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[31]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__31_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[31] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__31_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__31_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[3]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[3] (in)                                  0.005 &    0.105 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__3_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__3_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[139]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__11_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[139] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__11_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__11_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[87]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__23_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[87] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__23_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__23_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[32]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[32] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__0_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__0_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[80]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__16_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[80] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__16_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__16_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[94]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__30_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[94] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__30_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__30_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[35]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[35] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__3_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__3_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[33]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[33] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__1_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__1_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[0]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[0] (in)                                  0.005 &    0.105 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__0_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__0_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[139]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__11_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[139] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__11_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__11_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[156]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__28_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[156] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__28_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__28_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[120]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__24_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[120] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__24_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__24_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[159]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__31_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[159] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__31_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__31_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[86]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__22_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[86] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__22_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__22_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[159]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__31_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[159] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__31_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__31_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[29]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__29_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[29] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__29_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__29_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[71]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__7_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[71] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__7_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__7_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[87]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__23_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[87] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__23_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__23_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[45]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__13_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[45] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__13_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__13_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[139]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__11_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[139] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__11_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__11_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[90]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__26_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[90] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__26_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__26_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[86]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__22_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[86] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__22_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__22_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[42]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__10_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[42] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__10_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__10_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[79]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__15_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[79] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__15_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__15_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[40]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__8_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[40] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__8_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__8_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[67]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[67] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__3_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__3_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[67]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[67] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__3_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__3_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[139]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__11_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[139] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__11_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__11_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[68]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[68] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__4_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__4_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[81]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__17_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[81] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__17_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__17_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[41]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__9_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[41] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__9_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__9_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[37]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[37] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__5_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__5_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[63]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__31_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[63] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__31_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__31_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[120]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__24_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[120] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__24_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__24_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[42]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__10_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[42] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__10_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__10_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[14]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__14_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[14] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__14_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__14_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[158]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__30_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[158] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__30_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__30_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[81]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__17_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[81] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__17_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__17_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[99]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[99] (in)                                 0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__3_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__3_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[3]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[3] (in)                                  0.005 &    0.105 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__3_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__3_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[123]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__27_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[123] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__27_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__27_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[78]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__14_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[78] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__14_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__14_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[29]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__29_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[29] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__29_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__29_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[69]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[69] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__5_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__5_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.083


  Startpoint: axis_in_tdata[29]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__29_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[29] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__29_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__29_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[91]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__27_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[91] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__27_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__27_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[80]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__16_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[80] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__16_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__16_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[35]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[35] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__3_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__3_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[91]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__27_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[91] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__27_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__27_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[3]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[3] (in)                                  0.005 &    0.105 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__3_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__3_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[45]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__13_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[45] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__13_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__13_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[53]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__21_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[53] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__21_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__21_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[3]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[3] (in)                                  0.005 &    0.105 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__3_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__3_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[32]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[32] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__0_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__0_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[94]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__30_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[94] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__30_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__30_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[14]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__14_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[14] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__14_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__14_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[33]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[33] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__1_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__1_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[156]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__28_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[156] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__28_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__28_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[80]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__16_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[80] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__16_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__16_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[94]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__30_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[94] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__30_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__30_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[95]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__31_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[95] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__31_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__31_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[135]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__7_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[135] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__7_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__7_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[104]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__8_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[104] (in)                                0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__8_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__8_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[33]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[33] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__1_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__1_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[82]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__18_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[82] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__18_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__18_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[123]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__27_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[123] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__27_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__27_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[19]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__19_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[19] (in)                                 0.005 &    0.105 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__19_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__19_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[30]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__30_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[30] (in)                                 0.005 &    0.105 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__30_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__30_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[119]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__23_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[119] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__23_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__23_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[119]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__23_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[119] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__23_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__23_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[99]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[99] (in)                                 0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__3_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__3_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[99]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[99] (in)                                 0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__3_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__3_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[135]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__7_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[135] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__7_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__7_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[84]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__20_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[84] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__20_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__20_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[118]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__22_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[118] (in)                                0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__22_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__22_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[51]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__19_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[51] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__19_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__19_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[13]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__13_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[13] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__13_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__13_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[92]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__28_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[92] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__28_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__28_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[111]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__15_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[111] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__15_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__15_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[14]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__14_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[14] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__14_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__14_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[63]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__31_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[63] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__31_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__31_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[104]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__8_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[104] (in)                                0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__8_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__8_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[99]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[99] (in)                                 0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__3_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__3_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[14]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__14_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[14] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__14_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__14_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[51]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__19_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[51] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__19_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__19_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[84]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__20_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[84] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__20_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__20_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[112]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__16_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[112] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__16_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__16_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[104]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__8_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[104] (in)                                0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__8_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__8_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[158]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__30_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[158] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__30_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__30_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[78]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__14_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[78] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__14_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__14_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[110]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__14_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[110] (in)                                0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__14_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__14_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[2]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[2] (in)                                  0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__2_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__2_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[19]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__19_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[19] (in)                                 0.005 &    0.105 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__19_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__19_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[53]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__21_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[53] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__21_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__21_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[0]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[0] (in)                                  0.005 &    0.105 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__0_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__0_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[58]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__26_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[58] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__26_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__26_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[118]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__22_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[118] (in)                                0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__22_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__22_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[31]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__31_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[31] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__31_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__31_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[135]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__7_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[135] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__7_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__7_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[18]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__18_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[18] (in)                                 0.005 &    0.105 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__18_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__18_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[71]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__7_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[71] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__7_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__7_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[0]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[0] (in)                                  0.005 &    0.105 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__0_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__0_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[30]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__30_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[30] (in)                                 0.005 &    0.105 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__30_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__30_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[43]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__11_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[43] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__11_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__11_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[135]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__7_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[135] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__7_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__7_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[0]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[0] (in)                                  0.005 &    0.105 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__0_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__0_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[42]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__10_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[42] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__10_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__10_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[44]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__12_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[44] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__12_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__12_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[111]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__15_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[111] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__15_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__15_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[123]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__27_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[123] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__27_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__27_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[83]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__19_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[83] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__19_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__19_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[106]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__10_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[106] (in)                                0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__10_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__10_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[41]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__9_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[41] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__9_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__9_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[78]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__14_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[78] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__14_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__14_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[13]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__13_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[13] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__13_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__13_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[158]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__30_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[158] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__30_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__30_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[44]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__12_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[44] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__12_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__12_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[123]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__27_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[123] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__27_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__27_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[158]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__30_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[158] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__30_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__30_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[104]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__8_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[104] (in)                                0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__8_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__8_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[42]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__10_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[42] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__10_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__10_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[15]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__15_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[15] (in)                                 0.005 &    0.105 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__15_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__15_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[110]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__14_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[110] (in)                                0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__14_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__14_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[55]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__23_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[55] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__23_/D (DFF_X2)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__23_/CK (DFF_X2)
                                                                    0.020 r
  library hold time                                      0.001      0.021
  data required time                                                0.021
  ------------------------------------------------------------------------------
  data required time                                                0.021
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[92]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__28_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[92] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__28_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__28_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[19]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__19_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[19] (in)                                 0.005 &    0.105 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__19_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__19_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[2]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[2] (in)                                  0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__2_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__2_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[90]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__26_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[90] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__26_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__26_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[79]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__15_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[79] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__15_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__15_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[19]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__19_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[19] (in)                                 0.005 &    0.105 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__19_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__19_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[2]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[2] (in)                                  0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__2_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__2_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[2]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[2] (in)                                  0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__2_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__2_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[34]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[34] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__2_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__2_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[111]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__15_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[111] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__15_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__15_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[95]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__31_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[95] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__31_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__31_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[18]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__18_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[18] (in)                                 0.005 &    0.105 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__18_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__18_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[54]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__22_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[54] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__22_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__22_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[45]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__13_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[45] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__13_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__13_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[111]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__15_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[111] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__15_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__15_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[58]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__26_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[58] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__26_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__26_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[43]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__11_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[43] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__11_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__11_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[45]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__13_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[45] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__13_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__13_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[79]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__15_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[79] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__15_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__15_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[95]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__31_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[95] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__31_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__31_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[13]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__13_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[13] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__13_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__13_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[109]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__13_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[109] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__13_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__13_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[31]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__31_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[31] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__31_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__31_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[13]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__13_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[13] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__13_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__13_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[18]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__18_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[18] (in)                                 0.005 &    0.105 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__18_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__18_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[92]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__28_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[92] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__28_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__28_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[32]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[32] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__0_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__0_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[156]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__28_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[156] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__28_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__28_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[30]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__30_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[30] (in)                                 0.005 &    0.105 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__30_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__30_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[32]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[32] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__0_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__0_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[126]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__30_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[126] (in)                                0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__30_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__30_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[118]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__22_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[118] (in)                                0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__22_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__22_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[18]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__18_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[18] (in)                                 0.005 &    0.105 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__18_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__18_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[15]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__15_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[15] (in)                                 0.005 &    0.105 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__15_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__15_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[38]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[38] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__6_/D (DFF_X2)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__6_/CK (DFF_X2)
                                                                    0.020 r
  library hold time                                      0.001      0.021
  data required time                                                0.021
  ------------------------------------------------------------------------------
  data required time                                                0.021
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[35]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[35] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__3_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__3_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[156]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__28_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[156] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__28_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__28_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[68]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[68] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__4_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__4_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[30]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__30_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[30] (in)                                 0.005 &    0.105 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__30_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__30_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[82]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__18_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[82] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__18_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__18_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[40]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__8_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[40] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__8_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__8_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[118]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__22_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[118] (in)                                0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__22_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__22_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[82]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__18_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[82] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__18_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__18_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[68]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[68] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__4_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__4_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[112]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__16_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[112] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__16_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__16_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[35]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[35] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__3_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__3_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[106]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__10_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[106] (in)                                0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__10_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__10_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[47]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__15_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[47] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__15_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__15_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[54]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__22_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[54] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__22_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__22_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[113]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__17_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[113] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__17_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__17_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[112]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__16_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[112] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__16_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__16_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[112]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__16_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[112] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__16_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__16_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[34]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[34] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__2_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__2_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[84]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__20_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[84] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__20_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__20_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tid[3]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tid[3] (in)                                    0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__6_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__6_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[53]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__21_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[53] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__21_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__21_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[31]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__31_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[31] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__31_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__31_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[137]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__9_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[137] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__9_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__9_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[109]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__13_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[109] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__13_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__13_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[52]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__20_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[52] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__20_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__20_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[137]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__9_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[137] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__9_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__9_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[53]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__21_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[53] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__21_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__21_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[84]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__20_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[84] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__20_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__20_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[105]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__9_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[105] (in)                                0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__9_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__9_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[110]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__14_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[110] (in)                                0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__14_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__14_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[15]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__15_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[15] (in)                                 0.005 &    0.105 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__15_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__15_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[110]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__14_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[110] (in)                                0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__14_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__14_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[69]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[69] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__5_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__5_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[62]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__30_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[62] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__30_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__30_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[12]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__12_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[12] (in)                                 0.005 &    0.105 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__12_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__12_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[90]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__26_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[90] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__26_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__26_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[137]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__9_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[137] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__9_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__9_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[69]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[69] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__5_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__5_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[58]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__26_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[58] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__26_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__26_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[15]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__15_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[15] (in)                                 0.005 &    0.105 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__15_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__15_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[36]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[36] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__4_/D (DFF_X2)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__4_/CK (DFF_X2)
                                                                    0.020 r
  library hold time                                      0.001      0.021
  data required time                                                0.021
  ------------------------------------------------------------------------------
  data required time                                                0.021
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[83]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__19_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[83] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__19_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__19_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[71]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__7_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[71] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__7_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__7_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[157]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__29_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[157] (in)                                0.005 &    0.105 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__29_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__29_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[105]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__9_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[105] (in)                                0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__9_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__9_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[90]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__26_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[90] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__26_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__26_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[63]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__31_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[63] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__31_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__31_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[106]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__10_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[106] (in)                                0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__10_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__10_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[57]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__25_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[57] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__25_/D (DFF_X2)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__25_/CK (DFF_X2)
                                                                    0.020 r
  library hold time                                      0.001      0.021
  data required time                                                0.021
  ------------------------------------------------------------------------------
  data required time                                                0.021
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[105]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__9_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[105] (in)                                0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__9_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__9_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[109]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__13_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[109] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__13_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__13_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[106]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__10_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[106] (in)                                0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__10_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__10_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[109]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__13_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[109] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__13_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__13_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[71]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__7_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[71] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__7_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__7_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[137]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__9_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[137] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__9_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__9_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[60]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__28_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[60] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__28_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__28_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[44]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__12_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[44] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__12_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__12_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[47]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__15_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[47] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__15_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__15_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[105]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__9_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[105] (in)                                0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__9_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__9_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[113]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__17_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[113] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__17_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__17_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[60]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__28_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[60] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__28_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__28_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[43]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__11_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[43] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__11_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__11_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[12]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__12_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[12] (in)                                 0.005 &    0.105 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__12_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__12_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[52]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__20_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[52] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__20_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__20_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[43]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__11_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[43] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__11_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__11_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tid[3]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tid[3] (in)                                    0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__6_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__6_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[46]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__14_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[46] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__14_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__14_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[46]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__14_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[46] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__14_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__14_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[59]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__27_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[59] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__27_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__27_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[113]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__17_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[113] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__17_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__17_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[126]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__30_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[126] (in)                                0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__30_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__30_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[113]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__17_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[113] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__17_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__17_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[48]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__16_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[48] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__16_/D (DFF_X2)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__16_/CK (DFF_X2)
                                                                    0.020 r
  library hold time                                      0.001      0.021
  data required time                                                0.021
  ------------------------------------------------------------------------------
  data required time                                                0.021
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[12]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__12_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[12] (in)                                 0.005 &    0.105 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__12_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__12_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[34]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[34] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__2_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__2_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[61]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__29_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[61] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__29_/D (DFF_X1)
                                                         0.000 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__29_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[12]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__12_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[12] (in)                                 0.005 &    0.105 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__12_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__12_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[108]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__12_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[108] (in)                                0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__12_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__12_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[50]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__18_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[50] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__18_/D (DFF_X2)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__18_/CK (DFF_X2)
                                                                    0.020 r
  library hold time                                      0.001      0.021
  data required time                                                0.021
  ------------------------------------------------------------------------------
  data required time                                                0.021
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[126]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__30_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[126] (in)                                0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__30_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__30_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[157]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__29_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[157] (in)                                0.005 &    0.105 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__29_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__29_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[54]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__22_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[54] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__22_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__22_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[126]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__30_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[126] (in)                                0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__30_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__30_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[83]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__19_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[83] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__19_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__19_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[62]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__30_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[62] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__30_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__30_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[108]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__12_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[108] (in)                                0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__12_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__12_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[83]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__19_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[83] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__19_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__19_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tid[3]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tid[3] (in)                                    0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__6_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__6_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[51]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__19_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[51] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__19_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__19_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[147]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__19_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[147] (in)                                0.005 &    0.105 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__19_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__19_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tid[3]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tid[3] (in)                                    0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__6_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__6_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[157]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__29_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[157] (in)                                0.005 &    0.105 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__29_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__29_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[157]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__29_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[157] (in)                                0.005 &    0.105 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__29_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__29_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[108]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__12_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[108] (in)                                0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__12_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__12_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[59]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__27_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[59] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__27_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__27_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[147]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__19_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[147] (in)                                0.005 &    0.105 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__19_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__19_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[61]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__29_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[61] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__29_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__29_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[52]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__20_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[52] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__20_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__20_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[47]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__15_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[47] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__15_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__15_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[136]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__8_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[136] (in)                                0.005 &    0.105 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__8_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__8_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdest[5]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[5] (in)                                  0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__2_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__2_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[37]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[37] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__5_/D (DFF_X2)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__5_/CK (DFF_X2)
                                                                    0.020 r
  library hold time                                      0.001      0.021
  data required time                                                0.021
  ------------------------------------------------------------------------------
  data required time                                                0.021
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[22]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__22_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[22] (in)                                 0.005 &    0.105 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__22_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__22_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[21]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__21_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[21] (in)                                 0.005 &    0.105 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__21_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__21_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[147]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__19_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[147] (in)                                0.005 &    0.105 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__19_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__19_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[107]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__11_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[107] (in)                                0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__11_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__11_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[21]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__21_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[21] (in)                                 0.005 &    0.105 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__21_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__21_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[119]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__23_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[119] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__23_/D (DFF_X2)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__23_/CK (DFF_X2)
                                                                    0.020 r
  library hold time                                      0.001      0.021
  data required time                                                0.021
  ------------------------------------------------------------------------------
  data required time                                                0.021
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdest[5]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[5] (in)                                  0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__2_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__2_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[147]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__19_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[147] (in)                                0.005 &    0.105 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__19_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__19_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[21]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__21_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[21] (in)                                 0.005 &    0.105 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__21_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__21_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[21]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__21_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[21] (in)                                 0.005 &    0.105 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__21_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__21_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[20]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__20_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[20] (in)                                 0.005 &    0.105 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__20_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__20_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[46]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__14_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[46] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__14_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__14_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[22]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__22_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[22] (in)                                 0.005 &    0.105 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__22_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__22_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdest[5]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[5] (in)                                  0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__2_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__2_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[121]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__25_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[121] (in)                                0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__25_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__25_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[136]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__8_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[136] (in)                                0.005 &    0.105 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__8_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__8_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[115]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__19_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[115] (in)                                0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__19_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__19_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[121]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__25_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[121] (in)                                0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__25_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__25_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[136]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__8_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[136] (in)                                0.005 &    0.105 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__8_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__8_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[107]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__11_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[107] (in)                                0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__11_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__11_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[136]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__8_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[136] (in)                                0.005 &    0.105 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__8_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__8_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[20]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__20_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[20] (in)                                 0.005 &    0.105 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__20_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__20_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[22]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__22_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[22] (in)                                 0.005 &    0.105 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__22_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__22_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdest[7]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[7] (in)                                  0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__4_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__4_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[60]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__28_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[60] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__28_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__28_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[22]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__22_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[22] (in)                                 0.005 &    0.105 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__22_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__22_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[115]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__19_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[115] (in)                                0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__19_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__19_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[20]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__20_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[20] (in)                                 0.005 &    0.105 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__20_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__20_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[41]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__9_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[41] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__9_/D (DFF_X2)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__9_/CK (DFF_X2)
                                                                    0.020 r
  library hold time                                      0.001      0.021
  data required time                                                0.021
  ------------------------------------------------------------------------------
  data required time                                                0.021
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[117]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__21_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[117] (in)                                0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__21_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__21_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[20]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__20_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[20] (in)                                 0.005 &    0.105 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__20_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__20_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[121]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__25_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[121] (in)                                0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__25_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__25_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[117]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__21_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[117] (in)                                0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__21_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__21_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[146]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__18_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[146] (in)                                0.005 &    0.105 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__18_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__18_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[146]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__18_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[146] (in)                                0.005 &    0.105 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__18_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__18_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tid[2]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tid[2] (in)                                    0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__5_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__5_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[146]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__18_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[146] (in)                                0.005 &    0.105 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__18_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__18_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[107]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__11_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[107] (in)                                0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__11_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__11_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[107]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__11_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[107] (in)                                0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__11_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__11_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[146]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__18_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[146] (in)                                0.005 &    0.105 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__18_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__18_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[134]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[134] (in)                                0.005 &    0.105 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__6_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__6_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[134]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[134] (in)                                0.005 &    0.105 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__6_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__6_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[59]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__27_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[59] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__27_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__27_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[115]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__19_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[115] (in)                                0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__19_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__19_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[115]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__19_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[115] (in)                                0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__19_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__19_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[40]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__8_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[40] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__8_/D (DFF_X2)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__8_/CK (DFF_X2)
                                                                    0.020 r
  library hold time                                      0.001      0.021
  data required time                                                0.021
  ------------------------------------------------------------------------------
  data required time                                                0.021
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[62]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__30_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[62] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__30_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__30_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[117]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__21_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[117] (in)                                0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__21_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__21_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[117]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__21_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[117] (in)                                0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__21_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__21_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[134]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[134] (in)                                0.005 &    0.105 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__6_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__6_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdest[7]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[7] (in)                                  0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__4_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__4_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[134]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[134] (in)                                0.005 &    0.105 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__6_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__6_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdest[6]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[6] (in)                                  0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__3_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__3_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[62]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__30_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[62] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__30_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__30_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[58]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__26_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[58] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__26_/D (DFF_X2)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__26_/CK (DFF_X2)
                                                                    0.020 r
  library hold time                                      0.001      0.021
  data required time                                                0.021
  ------------------------------------------------------------------------------
  data required time                                                0.021
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[63]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__31_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[63] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__31_/D (DFF_X2)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__31_/CK (DFF_X2)
                                                                    0.020 r
  library hold time                                      0.001      0.021
  data required time                                                0.021
  ------------------------------------------------------------------------------
  data required time                                                0.021
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[44]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__12_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[44] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__12_/D (DFF_X2)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__12_/CK (DFF_X2)
                                                                    0.020 r
  library hold time                                      0.001      0.021
  data required time                                                0.021
  ------------------------------------------------------------------------------
  data required time                                                0.021
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdest[4]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[4] (in)                                  0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__1_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__1_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdest[4]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[4] (in)                                  0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__1_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__1_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tlast[3]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tlast[3] (in)                                  0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__0_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__0_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[108]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__12_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[108] (in)                                0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__12_/D (DFF_X2)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__12_/CK (DFF_X2)
                                                                    0.020 r
  library hold time                                      0.001      0.021
  data required time                                                0.021
  ------------------------------------------------------------------------------
  data required time                                                0.021
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tid[2]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tid[2] (in)                                    0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__5_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__5_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[54]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__22_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[54] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__22_/D (DFF_X2)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__22_/CK (DFF_X2)
                                                                    0.020 r
  library hold time                                      0.001      0.021
  data required time                                                0.021
  ------------------------------------------------------------------------------
  data required time                                                0.021
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdest[7]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[7] (in)                                  0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__4_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__4_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[34]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[34] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__2_/D (DFF_X2)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__2_/CK (DFF_X2)
                                                                    0.020 r
  library hold time                                      0.001      0.021
  data required time                                                0.021
  ------------------------------------------------------------------------------
  data required time                                                0.021
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tlast[3]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tlast[3] (in)                                  0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__0_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__0_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[61]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__29_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[61] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__29_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__29_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[61]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__29_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[61] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__29_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__29_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[152]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__24_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[152] (in)                                0.005 &    0.105 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__24_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__24_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdest[6]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[6] (in)                                  0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__3_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__3_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.084


  Startpoint: axis_in_tdata[51]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__19_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[51] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__19_/D (DFF_X2)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__19_/CK (DFF_X2)
                                                                    0.020 r
  library hold time                                      0.001      0.021
  data required time                                                0.021
  ------------------------------------------------------------------------------
  data required time                                                0.021
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.085


  Startpoint: axis_in_tlast[3]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tlast[3] (in)                                  0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__0_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__0_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.085


  Startpoint: axis_in_tlast[3]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tlast[3] (in)                                  0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__0_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__0_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.085


  Startpoint: axis_in_tid[2]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tid[2] (in)                                    0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__5_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__5_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.085


  Startpoint: axis_in_tdata[145]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__17_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[145] (in)                                0.005 &    0.105 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__17_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__17_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.085


  Startpoint: axis_in_tdata[116]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__20_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[116] (in)                                0.006 &    0.106 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__20_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__20_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.085


  Startpoint: axis_in_tdata[116]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__20_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[116] (in)                                0.006 &    0.106 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__20_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__20_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.085


  Startpoint: axis_in_tdata[145]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__17_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[145] (in)                                0.005 &    0.105 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__17_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__17_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.085


  Startpoint: axis_in_tdata[52]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__20_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[52] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__20_/D (DFF_X2)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__20_/CK (DFF_X2)
                                                                    0.020 r
  library hold time                                      0.001      0.021
  data required time                                                0.021
  ------------------------------------------------------------------------------
  data required time                                                0.021
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.085


  Startpoint: axis_in_tdata[129]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[129] (in)                                0.005 &    0.105 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__1_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__1_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.085


  Startpoint: axis_in_tdata[47]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__15_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[47] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__15_/D (DFF_X2)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__15_/CK (DFF_X2)
                                                                    0.020 r
  library hold time                                      0.001      0.021
  data required time                                                0.021
  ------------------------------------------------------------------------------
  data required time                                                0.021
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.085


  Startpoint: axis_in_tdest[6]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[6] (in)                                  0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__3_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__3_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.085


  Startpoint: axis_in_tdata[116]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__20_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[116] (in)                                0.006 &    0.106 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__20_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__20_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.085


  Startpoint: axis_in_tid[2]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tid[2] (in)                                    0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__5_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__5_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.085


  Startpoint: axis_in_tdest[6]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[6] (in)                                  0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__3_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__3_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.085


  Startpoint: axis_in_tdata[144]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__16_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[144] (in)                                0.005 &    0.105 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__16_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__16_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.085


  Startpoint: axis_in_tdata[145]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__17_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[145] (in)                                0.005 &    0.105 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__17_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__17_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.085


  Startpoint: axis_in_tdest[4]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[4] (in)                                  0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__1_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__1_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.085


  Startpoint: axis_in_tdata[132]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[132] (in)                                0.006 &    0.106 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__4_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__4_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.085


  Startpoint: axis_in_tdata[129]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[129] (in)                                0.005 &    0.105 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__1_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__1_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.085


  Startpoint: axis_in_tdata[150]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__22_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[150] (in)                                0.005 &    0.105 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__22_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__22_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.085


  Startpoint: axis_in_tdata[46]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__14_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[46] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__14_/D (DFF_X2)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__14_/CK (DFF_X2)
                                                                    0.020 r
  library hold time                                      0.001      0.021
  data required time                                                0.021
  ------------------------------------------------------------------------------
  data required time                                                0.021
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.085


  Startpoint: axis_in_tdest[5]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[5] (in)                                  0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__2_/D (DFF_X2)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__2_/CK (DFF_X2)
                                                                    0.020 r
  library hold time                                      0.001      0.021
  data required time                                                0.021
  ------------------------------------------------------------------------------
  data required time                                                0.021
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.085


  Startpoint: axis_in_tdata[145]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__17_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[145] (in)                                0.005 &    0.105 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__17_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__17_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.085


  Startpoint: axis_in_tdata[129]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[129] (in)                                0.005 &    0.105 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__1_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__1_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.085


  Startpoint: axis_in_tdata[144]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__16_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[144] (in)                                0.005 &    0.105 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__16_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__16_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.085


  Startpoint: axis_in_tdata[132]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[132] (in)                                0.006 &    0.106 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__4_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__4_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.085


  Startpoint: axis_in_tdata[152]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__24_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[152] (in)                                0.005 &    0.105 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__24_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__24_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.085


  Startpoint: axis_in_tdata[150]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__22_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[150] (in)                                0.005 &    0.105 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__22_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__22_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.085


  Startpoint: axis_in_tdata[60]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__28_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[60] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__28_/D (DFF_X2)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__28_/CK (DFF_X2)
                                                                    0.020 r
  library hold time                                      0.001      0.021
  data required time                                                0.021
  ------------------------------------------------------------------------------
  data required time                                                0.021
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.085


  Startpoint: axis_in_tdata[149]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__21_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[149] (in)                                0.006 &    0.106 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__21_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__21_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.085


  Startpoint: axis_in_tdata[149]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__21_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[149] (in)                                0.006 &    0.106 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__21_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__21_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.085


  Startpoint: axis_in_tdata[150]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__22_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[150] (in)                                0.005 &    0.105 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__22_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__22_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.085


  Startpoint: axis_in_tdata[114]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__18_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[114] (in)                                0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__18_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__18_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.085


  Startpoint: axis_in_tdata[148]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__20_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[148] (in)                                0.006 &    0.106 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__20_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__20_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.085


  Startpoint: axis_in_tdata[144]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__16_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[144] (in)                                0.005 &    0.105 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__16_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__16_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.085


  Startpoint: axis_in_tdata[121]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__25_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[121] (in)                                0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__25_/D (DFF_X2)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__25_/CK (DFF_X2)
                                                                    0.020 r
  library hold time                                      0.001      0.021
  data required time                                                0.021
  ------------------------------------------------------------------------------
  data required time                                                0.021
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.085


  Startpoint: axis_in_tdata[151]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__23_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[151] (in)                                0.006 &    0.106 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__23_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__23_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.085


  Startpoint: axis_in_tdata[144]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__16_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[144] (in)                                0.005 &    0.105 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__16_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__16_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.085


  Startpoint: axis_in_tdata[150]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__22_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[150] (in)                                0.005 &    0.105 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__22_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__22_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.085


  Startpoint: axis_in_tdata[114]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__18_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[114] (in)                                0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__18_/D (DFF_X1)
                                                         0.001 &    0.107 f
  data arrival time                                                 0.107

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__18_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.107
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.085


  Startpoint: axis_in_tdata[132]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[132] (in)                                0.006 &    0.106 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__4_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__4_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.085


  Startpoint: axis_in_tdata[152]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__24_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[152] (in)                                0.005 &    0.105 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__24_/D (DFF_X1)
                                                         0.001 &    0.107 f
  data arrival time                                                 0.107

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__24_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.107
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.085


  Startpoint: axis_in_tdata[148]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__20_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[148] (in)                                0.006 &    0.106 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__20_/D (DFF_X1)
                                                         0.001 &    0.107 f
  data arrival time                                                 0.107

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__20_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.107
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.085


  Startpoint: axis_in_tdata[152]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__24_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[152] (in)                                0.005 &    0.105 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__24_/D (DFF_X1)
                                                         0.001 &    0.107 f
  data arrival time                                                 0.107

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__24_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.107
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.085


  Startpoint: axis_in_tdata[59]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__27_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[59] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__27_/D (DFF_X2)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__27_/CK (DFF_X2)
                                                                    0.020 r
  library hold time                                      0.001      0.021
  data required time                                                0.021
  ------------------------------------------------------------------------------
  data required time                                                0.021
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.085


  Startpoint: axis_in_tdata[128]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[128] (in)                                0.006 &    0.106 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__0_/D (DFF_X1)
                                                         0.001 &    0.107 f
  data arrival time                                                 0.107

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__0_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.107
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.085


  Startpoint: axis_in_tdata[114]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__18_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[114] (in)                                0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__18_/D (DFF_X1)
                                                         0.002 &    0.107 f
  data arrival time                                                 0.107

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__18_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.107
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.085


  Startpoint: axis_in_tdata[151]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__23_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[151] (in)                                0.006 &    0.106 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__23_/D (DFF_X1)
                                                         0.001 &    0.107 f
  data arrival time                                                 0.107

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__23_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.107
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.085


  Startpoint: axis_in_tdata[148]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__20_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[148] (in)                                0.006 &    0.106 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__20_/D (DFF_X1)
                                                         0.001 &    0.107 f
  data arrival time                                                 0.107

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__20_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.107
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.085


  Startpoint: axis_in_tdata[128]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[128] (in)                                0.006 &    0.106 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__0_/D (DFF_X1)
                                                         0.001 &    0.107 f
  data arrival time                                                 0.107

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__0_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.107
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.085


  Startpoint: axis_in_tdata[148]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__20_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[148] (in)                                0.006 &    0.106 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__20_/D (DFF_X1)
                                                         0.001 &    0.107 f
  data arrival time                                                 0.107

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__20_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.107
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.085


  Startpoint: axis_in_tdest[7]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[7] (in)                                  0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__4_/D (DFF_X2)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__4_/CK (DFF_X2)
                                                                    0.020 r
  library hold time                                      0.001      0.021
  data required time                                                0.021
  ------------------------------------------------------------------------------
  data required time                                                0.021
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.085


  Startpoint: axis_in_tdata[149]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__21_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[149] (in)                                0.006 &    0.106 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__21_/D (DFF_X1)
                                                         0.001 &    0.107 f
  data arrival time                                                 0.107

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__21_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.107
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.085


  Startpoint: axis_in_tdata[128]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[128] (in)                                0.006 &    0.106 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__0_/D (DFF_X1)
                                                         0.001 &    0.107 f
  data arrival time                                                 0.107

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__0_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.107
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.085


  Startpoint: axis_in_tdata[128]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[128] (in)                                0.006 &    0.106 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__0_/D (DFF_X1)
                                                         0.001 &    0.107 f
  data arrival time                                                 0.107

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__0_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.107
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.085


  Startpoint: axis_in_tdata[131]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[131] (in)                                0.006 &    0.106 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__3_/D (DFF_X1)
                                                         0.001 &    0.107 f
  data arrival time                                                 0.107

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__3_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.107
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.085


  Startpoint: axis_in_tdata[149]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__21_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[149] (in)                                0.006 &    0.106 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__21_/D (DFF_X1)
                                                         0.001 &    0.107 f
  data arrival time                                                 0.107

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__21_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.107
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.085


  Startpoint: axis_in_tdata[114]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__18_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[114] (in)                                0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__18_/D (DFF_X1)
                                                         0.002 &    0.107 f
  data arrival time                                                 0.107

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__18_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.107
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.085


  Startpoint: axis_in_tdata[131]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[131] (in)                                0.006 &    0.106 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__3_/D (DFF_X1)
                                                         0.001 &    0.107 f
  data arrival time                                                 0.107

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__3_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.107
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.085


  Startpoint: axis_in_tdata[116]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__20_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[116] (in)                                0.006 &    0.106 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__20_/D (DFF_X2)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__20_/CK (DFF_X2)
                                                                    0.020 r
  library hold time                                      0.001      0.021
  data required time                                                0.021
  ------------------------------------------------------------------------------
  data required time                                                0.021
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.085


  Startpoint: axis_in_tdata[130]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[130] (in)                                0.006 &    0.106 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__2_/D (DFF_X1)
                                                         0.001 &    0.107 f
  data arrival time                                                 0.107

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__2_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.107
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.085


  Startpoint: axis_in_tdest[4]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[4] (in)                                  0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__1_/D (DFF_X2)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__1_/CK (DFF_X2)
                                                                    0.020 r
  library hold time                                      0.001      0.021
  data required time                                                0.021
  ------------------------------------------------------------------------------
  data required time                                                0.021
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.085


  Startpoint: axis_in_tdata[151]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__23_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[151] (in)                                0.006 &    0.106 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__23_/D (DFF_X1)
                                                         0.001 &    0.107 f
  data arrival time                                                 0.107

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__23_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.107
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.085


  Startpoint: axis_in_tdata[151]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__23_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[151] (in)                                0.006 &    0.106 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__23_/D (DFF_X1)
                                                         0.001 &    0.107 f
  data arrival time                                                 0.107

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__23_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.107
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.085


  Startpoint: axis_in_tdata[131]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[131] (in)                                0.006 &    0.106 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__3_/D (DFF_X1)
                                                         0.001 &    0.107 f
  data arrival time                                                 0.107

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__3_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.107
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.085


  Startpoint: axis_in_tdata[130]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[130] (in)                                0.006 &    0.106 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__2_/D (DFF_X1)
                                                         0.001 &    0.107 f
  data arrival time                                                 0.107

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__2_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.107
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.085


  Startpoint: axis_in_tdata[131]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[131] (in)                                0.006 &    0.106 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__3_/D (DFF_X1)
                                                         0.001 &    0.107 f
  data arrival time                                                 0.107

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__3_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.107
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.085


  Startpoint: axis_in_tdata[130]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[130] (in)                                0.006 &    0.106 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__2_/D (DFF_X1)
                                                         0.001 &    0.107 f
  data arrival time                                                 0.107

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__2_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.107
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.085


  Startpoint: axis_in_tdata[129]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[129] (in)                                0.005 &    0.105 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__1_/D (DFF_X2)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__1_/CK (DFF_X2)
                                                                    0.020 r
  library hold time                                      0.001      0.021
  data required time                                                0.021
  ------------------------------------------------------------------------------
  data required time                                                0.021
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.085


  Startpoint: axis_in_tdata[133]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[133] (in)                                0.006 &    0.106 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__5_/D (DFF_X1)
                                                         0.001 &    0.107 f
  data arrival time                                                 0.107

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__5_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.107
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.085


  Startpoint: axis_in_tdest[0]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[0] (in)                                  0.005 &    0.105 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__1_/D (DFF_X1)
                                                         0.002 &    0.107 f
  data arrival time                                                 0.107

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__1_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.107
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.085


  Startpoint: axis_in_tdata[133]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[133] (in)                                0.006 &    0.106 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__5_/D (DFF_X1)
                                                         0.001 &    0.107 f
  data arrival time                                                 0.107

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__5_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.107
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.085


  Startpoint: axis_in_tdata[132]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[132] (in)                                0.006 &    0.106 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__4_/D (DFF_X2)
                                                         0.001 &    0.107 f
  data arrival time                                                 0.107

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__4_/CK (DFF_X2)
                                                                    0.020 r
  library hold time                                      0.001      0.021
  data required time                                                0.021
  ------------------------------------------------------------------------------
  data required time                                                0.021
  data arrival time                                                -0.107
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.085


  Startpoint: axis_in_tdest[0]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[0] (in)                                  0.005 &    0.105 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__1_/D (DFF_X1)
                                                         0.002 &    0.107 f
  data arrival time                                                 0.107

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__1_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.107
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.085


  Startpoint: axis_in_tdest[0]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[0] (in)                                  0.005 &    0.105 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__1_/D (DFF_X1)
                                                         0.002 &    0.107 f
  data arrival time                                                 0.107

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__1_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.107
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.085


  Startpoint: axis_in_tdata[133]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[133] (in)                                0.006 &    0.106 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__5_/D (DFF_X1)
                                                         0.001 &    0.107 f
  data arrival time                                                 0.107

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__5_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.107
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.085


  Startpoint: axis_in_tdata[133]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[133] (in)                                0.006 &    0.106 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__5_/D (DFF_X1)
                                                         0.001 &    0.107 f
  data arrival time                                                 0.107

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__5_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.107
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.086


  Startpoint: axis_in_tdest[0]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[0] (in)                                  0.005 &    0.105 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__1_/D (DFF_X2)
                                                         0.002 &    0.107 f
  data arrival time                                                 0.107

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__1_/CK (DFF_X2)
                                                                    0.020 r
  library hold time                                      0.001      0.021
  data required time                                                0.021
  ------------------------------------------------------------------------------
  data required time                                                0.021
  data arrival time                                                -0.107
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.086


  Startpoint: axis_in_tdata[130]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[130] (in)                                0.006 &    0.106 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__2_/D (DFF_X2)
                                                         0.001 &    0.107 f
  data arrival time                                                 0.107

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__2_/CK (DFF_X2)
                                                                    0.020 r
  library hold time                                      0.001      0.021
  data required time                                                0.021
  ------------------------------------------------------------------------------
  data required time                                                0.021
  data arrival time                                                -0.107
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.086


  Startpoint: axis_in_tid[4]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tid[4] (in)                                    0.007 &    0.107 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__5_/D (DFF_X1)
                                                         0.001 &    0.108 f
  data arrival time                                                 0.108

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__5_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.108
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.086


  Startpoint: axis_in_tdest[10]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[10] (in)                                 0.006 &    0.106 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__3_/D (DFF_X1)
                                                         0.002 &    0.108 f
  data arrival time                                                 0.108

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__3_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.108
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.086


  Startpoint: axis_in_tdest[9]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[9] (in)                                  0.006 &    0.106 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__2_/D (DFF_X1)
                                                         0.002 &    0.108 f
  data arrival time                                                 0.108

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__2_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.108
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.086


  Startpoint: axis_in_tdest[9]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[9] (in)                                  0.006 &    0.106 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__2_/D (DFF_X1)
                                                         0.003 &    0.108 f
  data arrival time                                                 0.108

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__2_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.108
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.086


  Startpoint: axis_in_tdest[10]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[10] (in)                                 0.006 &    0.106 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__3_/D (DFF_X1)
                                                         0.003 &    0.108 f
  data arrival time                                                 0.108

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__3_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.108
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.086


  Startpoint: axis_in_tid[4]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tid[4] (in)                                    0.007 &    0.107 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__5_/D (DFF_X1)
                                                         0.001 &    0.108 f
  data arrival time                                                 0.108

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__5_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.108
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.086


  Startpoint: axis_in_tdest[11]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[11] (in)                                 0.006 &    0.106 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__4_/D (DFF_X1)
                                                         0.003 &    0.108 f
  data arrival time                                                 0.108

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__4_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.108
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.086


  Startpoint: axis_in_tid[4]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tid[4] (in)                                    0.007 &    0.107 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__5_/D (DFF_X1)
                                                         0.002 &    0.108 f
  data arrival time                                                 0.108

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__5_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.108
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.086


  Startpoint: axis_in_tdest[10]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[10] (in)                                 0.006 &    0.106 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__3_/D (DFF_X1)
                                                         0.003 &    0.108 f
  data arrival time                                                 0.108

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__3_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.108
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.086


  Startpoint: axis_in_tid[4]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tid[4] (in)                                    0.007 &    0.107 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__5_/D (DFF_X1)
                                                         0.002 &    0.108 f
  data arrival time                                                 0.108

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__5_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.108
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.087


  Startpoint: axis_in_tdest[10]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[10] (in)                                 0.006 &    0.106 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__3_/D (DFF_X1)
                                                         0.003 &    0.108 f
  data arrival time                                                 0.108

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__3_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.108
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.087


  Startpoint: axis_in_tdest[9]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[9] (in)                                  0.006 &    0.106 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__2_/D (DFF_X1)
                                                         0.003 &    0.108 f
  data arrival time                                                 0.108

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__2_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.108
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.087


  Startpoint: axis_in_tdest[11]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[11] (in)                                 0.006 &    0.106 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__4_/D (DFF_X1)
                                                         0.003 &    0.108 f
  data arrival time                                                 0.108

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__4_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.108
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.087


  Startpoint: axis_in_tdest[9]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[9] (in)                                  0.006 &    0.106 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__2_/D (DFF_X1)
                                                         0.003 &    0.108 f
  data arrival time                                                 0.108

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__2_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.108
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.087


  Startpoint: axis_in_tlast[2]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tlast[2] (in)                                  0.007 &    0.107 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__0_/D (DFF_X1)
                                                         0.001 &    0.108 f
  data arrival time                                                 0.108

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__0_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.108
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.087


  Startpoint: axis_in_tid[5]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tid[5] (in)                                    0.007 &    0.107 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__6_/D (DFF_X1)
                                                         0.001 &    0.108 f
  data arrival time                                                 0.108

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__6_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.108
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.087


  Startpoint: axis_in_tdest[11]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[11] (in)                                 0.006 &    0.106 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__4_/D (DFF_X1)
                                                         0.003 &    0.108 f
  data arrival time                                                 0.108

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__4_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.108
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.087


  Startpoint: axis_in_tdest[11]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[11] (in)                                 0.006 &    0.106 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__4_/D (DFF_X1)
                                                         0.003 &    0.108 f
  data arrival time                                                 0.108

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__4_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.108
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.087


  Startpoint: axis_in_tid[5]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tid[5] (in)                                    0.007 &    0.107 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__6_/D (DFF_X1)
                                                         0.001 &    0.109 f
  data arrival time                                                 0.109

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__6_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.109
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.087


  Startpoint: axis_in_tid[6]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tid[6] (in)                                    0.007 &    0.107 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__5_/D (DFF_X1)
                                                         0.001 &    0.109 f
  data arrival time                                                 0.109

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__5_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.109
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.087


  Startpoint: axis_in_tlast[2]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tlast[2] (in)                                  0.007 &    0.107 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__0_/D (DFF_X1)
                                                         0.002 &    0.109 f
  data arrival time                                                 0.109

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__0_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.109
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.087


  Startpoint: axis_in_tid[6]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tid[6] (in)                                    0.007 &    0.107 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__5_/D (DFF_X1)
                                                         0.001 &    0.109 f
  data arrival time                                                 0.109

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__5_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.109
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.087


  Startpoint: axis_in_tdest[15]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[15] (in)                                 0.007 &    0.107 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__4_/D (DFF_X1)
                                                         0.001 &    0.109 f
  data arrival time                                                 0.109

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__4_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.109
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.087


  Startpoint: axis_in_tid[5]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tid[5] (in)                                    0.007 &    0.107 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__6_/D (DFF_X1)
                                                         0.002 &    0.109 f
  data arrival time                                                 0.109

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__6_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.109
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.087


  Startpoint: axis_in_tid[5]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tid[5] (in)                                    0.007 &    0.107 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__6_/D (DFF_X1)
                                                         0.002 &    0.109 f
  data arrival time                                                 0.109

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__6_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.109
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.087


  Startpoint: axis_in_tid[6]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tid[6] (in)                                    0.007 &    0.107 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__5_/D (DFF_X1)
                                                         0.001 &    0.109 f
  data arrival time                                                 0.109

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__5_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.109
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.087


  Startpoint: axis_in_tlast[2]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tlast[2] (in)                                  0.007 &    0.107 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__0_/D (DFF_X1)
                                                         0.002 &    0.109 f
  data arrival time                                                 0.109

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__0_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.109
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.087


  Startpoint: axis_in_tdest[15]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[15] (in)                                 0.007 &    0.107 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__4_/D (DFF_X1)
                                                         0.002 &    0.109 f
  data arrival time                                                 0.109

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__4_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.109
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.087


  Startpoint: axis_in_tlast[2]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tlast[2] (in)                                  0.007 &    0.107 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__0_/D (DFF_X1)
                                                         0.002 &    0.109 f
  data arrival time                                                 0.109

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__0_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.109
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.087


  Startpoint: axis_in_tdest[15]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[15] (in)                                 0.007 &    0.107 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__4_/D (DFF_X1)
                                                         0.002 &    0.109 f
  data arrival time                                                 0.109

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__4_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.109
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.087


  Startpoint: axis_in_tdest[14]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[14] (in)                                 0.006 &    0.106 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__3_/D (DFF_X1)
                                                         0.003 &    0.109 f
  data arrival time                                                 0.109

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__3_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.109
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.087


  Startpoint: axis_in_tdest[12]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[12] (in)                                 0.006 &    0.106 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__1_/D (DFF_X1)
                                                         0.003 &    0.109 f
  data arrival time                                                 0.109

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__1_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.109
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.087


  Startpoint: axis_in_tdest[12]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[12] (in)                                 0.006 &    0.106 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__1_/D (DFF_X1)
                                                         0.003 &    0.109 f
  data arrival time                                                 0.109

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__1_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.109
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.087


  Startpoint: axis_in_tdest[14]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[14] (in)                                 0.006 &    0.106 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__3_/D (DFF_X1)
                                                         0.003 &    0.109 f
  data arrival time                                                 0.109

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__3_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.109
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.087


  Startpoint: axis_in_tdest[14]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[14] (in)                                 0.006 &    0.106 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__3_/D (DFF_X1)
                                                         0.003 &    0.109 f
  data arrival time                                                 0.109

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__3_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.109
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.087


  Startpoint: axis_in_tdest[12]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[12] (in)                                 0.006 &    0.106 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__1_/D (DFF_X1)
                                                         0.003 &    0.109 f
  data arrival time                                                 0.109

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__1_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.109
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.087


  Startpoint: axis_in_tdest[13]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[13] (in)                                 0.006 &    0.106 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__2_/D (DFF_X1)
                                                         0.003 &    0.109 f
  data arrival time                                                 0.109

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__2_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.109
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.087


  Startpoint: axis_in_tid[7]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tid[7] (in)                                    0.008 &    0.108 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__6_/D (DFF_X1)
                                                         0.002 &    0.109 f
  data arrival time                                                 0.109

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__6_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.109
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.087


  Startpoint: axis_in_tlast[1]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tlast[1] (in)                                  0.008 &    0.108 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__0_/D (DFF_X1)
                                                         0.002 &    0.109 f
  data arrival time                                                 0.109

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__0_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.109
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.087


  Startpoint: axis_in_tid[6]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tid[6] (in)                                    0.007 &    0.107 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__5_/D (DFF_X2)
                                                         0.001 &    0.109 f
  data arrival time                                                 0.109

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__5_/CK (DFF_X2)
                                                                    0.020 r
  library hold time                                      0.001      0.021
  data required time                                                0.021
  ------------------------------------------------------------------------------
  data required time                                                0.021
  data arrival time                                                -0.109
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.087


  Startpoint: axis_in_tid[7]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tid[7] (in)                                    0.008 &    0.108 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__6_/D (DFF_X1)
                                                         0.002 &    0.109 f
  data arrival time                                                 0.109

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__6_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.109
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.087


  Startpoint: axis_in_tdest[13]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[13] (in)                                 0.006 &    0.106 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__2_/D (DFF_X1)
                                                         0.003 &    0.109 f
  data arrival time                                                 0.109

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__2_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.109
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.087


  Startpoint: axis_in_tlast[1]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tlast[1] (in)                                  0.008 &    0.108 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__0_/D (DFF_X1)
                                                         0.002 &    0.109 f
  data arrival time                                                 0.109

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__0_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.109
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.087


  Startpoint: axis_in_tlast[1]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tlast[1] (in)                                  0.008 &    0.108 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__0_/D (DFF_X1)
                                                         0.002 &    0.109 f
  data arrival time                                                 0.109

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__0_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.109
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.088


  Startpoint: axis_in_tdest[8]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[8] (in)                                  0.007 &    0.107 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__1_/D (DFF_X1)
                                                         0.003 &    0.109 f
  data arrival time                                                 0.109

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__1_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.109
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.088


  Startpoint: axis_in_tdest[13]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[13] (in)                                 0.006 &    0.106 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__2_/D (DFF_X1)
                                                         0.003 &    0.109 f
  data arrival time                                                 0.109

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__2_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.109
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.088


  Startpoint: axis_in_tdest[15]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[15] (in)                                 0.007 &    0.107 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__4_/D (DFF_X2)
                                                         0.002 &    0.109 f
  data arrival time                                                 0.109

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__4_/CK (DFF_X2)
                                                                    0.020 r
  library hold time                                      0.001      0.021
  data required time                                                0.021
  ------------------------------------------------------------------------------
  data required time                                                0.021
  data arrival time                                                -0.109
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.088


  Startpoint: axis_in_tlast[1]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tlast[1] (in)                                  0.008 &    0.108 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__0_/D (DFF_X1)
                                                         0.002 &    0.109 f
  data arrival time                                                 0.109

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__0_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.109
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.088


  Startpoint: axis_in_tid[7]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tid[7] (in)                                    0.008 &    0.108 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__6_/D (DFF_X1)
                                                         0.002 &    0.109 f
  data arrival time                                                 0.109

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__6_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.109
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.088


  Startpoint: axis_in_tdest[8]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[8] (in)                                  0.007 &    0.107 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__1_/D (DFF_X1)
                                                         0.003 &    0.110 f
  data arrival time                                                 0.110

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__1_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.110
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.088


  Startpoint: axis_in_tdest[8]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[8] (in)                                  0.007 &    0.107 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__1_/D (DFF_X1)
                                                         0.003 &    0.110 f
  data arrival time                                                 0.110

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__1_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.110
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.088


  Startpoint: axis_in_tdest[8]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[8] (in)                                  0.007 &    0.107 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__1_/D (DFF_X1)
                                                         0.003 &    0.110 f
  data arrival time                                                 0.110

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__1_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.110
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.088


  Startpoint: axis_in_tdest[16]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[16] (in)                                 0.008 &    0.108 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__1_/D (DFF_X1)
                                                         0.002 &    0.110 f
  data arrival time                                                 0.110

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__1_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.110
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.088


  Startpoint: axis_in_tdest[16]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[16] (in)                                 0.008 &    0.108 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__1_/D (DFF_X1)
                                                         0.002 &    0.110 f
  data arrival time                                                 0.110

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__1_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.110
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.088


  Startpoint: axis_in_tdest[14]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[14] (in)                                 0.006 &    0.106 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__3_/D (DFF_X2)
                                                         0.003 &    0.109 f
  data arrival time                                                 0.109

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__3_/CK (DFF_X2)
                                                                    0.020 r
  library hold time                                      0.001      0.021
  data required time                                                0.021
  ------------------------------------------------------------------------------
  data required time                                                0.021
  data arrival time                                                -0.109
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.088


  Startpoint: axis_in_tdest[12]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[12] (in)                                 0.006 &    0.106 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__1_/D (DFF_X2)
                                                         0.003 &    0.109 f
  data arrival time                                                 0.109

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__1_/CK (DFF_X2)
                                                                    0.020 r
  library hold time                                      0.001      0.021
  data required time                                                0.021
  ------------------------------------------------------------------------------
  data required time                                                0.021
  data arrival time                                                -0.109
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.088


  Startpoint: axis_in_tdest[16]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[16] (in)                                 0.008 &    0.108 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__1_/D (DFF_X1)
                                                         0.002 &    0.110 f
  data arrival time                                                 0.110

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__1_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.110
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.088


  Startpoint: axis_in_tdest[16]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[16] (in)                                 0.008 &    0.108 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__1_/D (DFF_X1)
                                                         0.002 &    0.110 f
  data arrival time                                                 0.110

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__1_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.110
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.088


  Startpoint: axis_in_tdest[13]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[13] (in)                                 0.006 &    0.106 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__2_/D (DFF_X2)
                                                         0.003 &    0.109 f
  data arrival time                                                 0.109

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__2_/CK (DFF_X2)
                                                                    0.020 r
  library hold time                                      0.001      0.021
  data required time                                                0.021
  ------------------------------------------------------------------------------
  data required time                                                0.021
  data arrival time                                                -0.109
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.088


  Startpoint: axis_in_tid[7]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tid[7] (in)                                    0.008 &    0.108 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__6_/D (DFF_X2)
                                                         0.002 &    0.109 f
  data arrival time                                                 0.109

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__6_/CK (DFF_X2)
                                                                    0.020 r
  library hold time                                      0.001      0.021
  data required time                                                0.021
  ------------------------------------------------------------------------------
  data required time                                                0.021
  data arrival time                                                -0.109
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.088


  Startpoint: axis_in_tlast[0]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tlast[0] (in)                                  0.008 &    0.108 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__0_/D (DFF_X1)
                                                         0.002 &    0.110 f
  data arrival time                                                 0.110

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__0_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.110
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.088


  Startpoint: axis_in_tlast[0]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tlast[0] (in)                                  0.008 &    0.108 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__0_/D (DFF_X1)
                                                         0.002 &    0.110 f
  data arrival time                                                 0.110

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__0_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.110
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.088


  Startpoint: axis_in_tlast[0]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tlast[0] (in)                                  0.008 &    0.108 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__0_/D (DFF_X1)
                                                         0.002 &    0.110 f
  data arrival time                                                 0.110

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__0_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.110
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.088


  Startpoint: axis_in_tlast[0]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tlast[0] (in)                                  0.008 &    0.108 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__0_/D (DFF_X1)
                                                         0.002 &    0.110 f
  data arrival time                                                 0.110

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__0_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.110
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.088


  Startpoint: axis_in_tid[9]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tid[9] (in)                                    0.008 &    0.108 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__6_/D (DFF_X1)
                                                         0.002 &    0.110 f
  data arrival time                                                 0.110

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__6_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.110
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.088


  Startpoint: axis_in_tdest[17]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[17] (in)                                 0.008 &    0.108 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__2_/D (DFF_X1)
                                                         0.002 &    0.110 f
  data arrival time                                                 0.110

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__2_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.110
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.088


  Startpoint: axis_in_tdest[18]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[18] (in)                                 0.008 &    0.108 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__3_/D (DFF_X1)
                                                         0.002 &    0.110 f
  data arrival time                                                 0.110

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__3_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.110
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.088


  Startpoint: axis_in_tdest[17]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[17] (in)                                 0.008 &    0.108 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__2_/D (DFF_X1)
                                                         0.002 &    0.110 f
  data arrival time                                                 0.110

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__2_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.110
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.088


  Startpoint: axis_in_tid[9]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tid[9] (in)                                    0.008 &    0.108 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__6_/D (DFF_X1)
                                                         0.002 &    0.110 f
  data arrival time                                                 0.110

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__6_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.110
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.088


  Startpoint: axis_in_tid[9]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tid[9] (in)                                    0.008 &    0.108 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__6_/D (DFF_X1)
                                                         0.002 &    0.110 f
  data arrival time                                                 0.110

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__6_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.110
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.088


  Startpoint: axis_in_tdest[17]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[17] (in)                                 0.008 &    0.108 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__2_/D (DFF_X1)
                                                         0.002 &    0.110 f
  data arrival time                                                 0.110

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__2_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.110
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.089


  Startpoint: axis_in_tid[9]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tid[9] (in)                                    0.008 &    0.108 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__6_/D (DFF_X1)
                                                         0.002 &    0.110 f
  data arrival time                                                 0.110

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__6_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.110
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.089


  Startpoint: axis_in_tdest[17]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[17] (in)                                 0.008 &    0.108 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__2_/D (DFF_X1)
                                                         0.002 &    0.110 f
  data arrival time                                                 0.110

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__2_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.110
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.089


  Startpoint: axis_in_tdest[18]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[18] (in)                                 0.008 &    0.108 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__3_/D (DFF_X1)
                                                         0.002 &    0.111 f
  data arrival time                                                 0.111

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__3_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.111
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.089


  Startpoint: axis_in_tdest[19]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[19] (in)                                 0.008 &    0.108 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__4_/D (DFF_X1)
                                                         0.003 &    0.111 f
  data arrival time                                                 0.111

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__4_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.111
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.089


  Startpoint: axis_in_tdest[19]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[19] (in)                                 0.008 &    0.108 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__4_/D (DFF_X1)
                                                         0.003 &    0.111 f
  data arrival time                                                 0.111

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__4_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.111
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.089


  Startpoint: axis_in_tdest[18]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[18] (in)                                 0.008 &    0.108 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__3_/D (DFF_X1)
                                                         0.002 &    0.111 f
  data arrival time                                                 0.111

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__3_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.111
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.089


  Startpoint: axis_in_tdest[18]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[18] (in)                                 0.008 &    0.108 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__3_/D (DFF_X1)
                                                         0.002 &    0.111 f
  data arrival time                                                 0.111

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__3_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.111
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.089


  Startpoint: axis_in_tdest[19]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[19] (in)                                 0.008 &    0.108 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__4_/D (DFF_X1)
                                                         0.003 &    0.111 f
  data arrival time                                                 0.111

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__4_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.111
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.089


  Startpoint: axis_in_tdest[19]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[19] (in)                                 0.008 &    0.108 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__4_/D (DFF_X1)
                                                         0.003 &    0.111 f
  data arrival time                                                 0.111

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__4_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.111
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.089


  Startpoint: axis_in_tid[1]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tid[1] (in)                                    0.009 &    0.109 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__6_/D (DFF_X1)
                                                         0.002 &    0.111 f
  data arrival time                                                 0.111

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__6_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.111
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.089


  Startpoint: axis_in_tid[8]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tid[8] (in)                                    0.008 &    0.108 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__5_/D (DFF_X1)
                                                         0.003 &    0.111 f
  data arrival time                                                 0.111

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__5_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.111
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.089


  Startpoint: axis_in_tid[1]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tid[1] (in)                                    0.009 &    0.109 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__6_/D (DFF_X1)
                                                         0.002 &    0.111 f
  data arrival time                                                 0.111

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__6_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.111
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.089


  Startpoint: axis_in_tid[8]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tid[8] (in)                                    0.008 &    0.108 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__5_/D (DFF_X1)
                                                         0.003 &    0.111 f
  data arrival time                                                 0.111

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__5_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.111
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.089


  Startpoint: axis_in_tid[8]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tid[8] (in)                                    0.008 &    0.108 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__5_/D (DFF_X1)
                                                         0.003 &    0.111 f
  data arrival time                                                 0.111

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__5_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.111
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.089


  Startpoint: axis_in_tid[8]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tid[8] (in)                                    0.008 &    0.108 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__5_/D (DFF_X1)
                                                         0.003 &    0.111 f
  data arrival time                                                 0.111

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__5_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.111
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.089


  Startpoint: axis_in_tid[1]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tid[1] (in)                                    0.009 &    0.109 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__6_/D (DFF_X1)
                                                         0.003 &    0.111 f
  data arrival time                                                 0.111

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__6_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.111
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.089


  Startpoint: axis_in_tid[1]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tid[1] (in)                                    0.009 &    0.109 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__6_/D (DFF_X1)
                                                         0.003 &    0.111 f
  data arrival time                                                 0.111

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__6_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.111
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.089


  Startpoint: axis_in_tlast[4]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tlast[4] (in)                                  0.009 &    0.109 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__0_/D (DFF_X1)
                                                         0.003 &    0.112 f
  data arrival time                                                 0.112

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__0_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.112
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.090


  Startpoint: axis_in_tlast[4]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tlast[4] (in)                                  0.009 &    0.109 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__0_/D (DFF_X1)
                                                         0.003 &    0.112 f
  data arrival time                                                 0.112

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__0_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.112
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.090


  Startpoint: axis_in_tdest[2]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[2] (in)                                  0.007 &    0.107 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__3_/D (DFF_X1)
                                                         0.005 &    0.112 f
  data arrival time                                                 0.112

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__3_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.112
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.090


  Startpoint: axis_in_tlast[4]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tlast[4] (in)                                  0.009 &    0.109 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__0_/D (DFF_X1)
                                                         0.003 &    0.112 f
  data arrival time                                                 0.112

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__0_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.112
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.090


  Startpoint: axis_in_tlast[4]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tlast[4] (in)                                  0.009 &    0.109 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__0_/D (DFF_X1)
                                                         0.003 &    0.112 f
  data arrival time                                                 0.112

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__0_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.112
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.090


  Startpoint: axis_in_tdest[2]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[2] (in)                                  0.007 &    0.107 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__3_/D (DFF_X1)
                                                         0.005 &    0.112 f
  data arrival time                                                 0.112

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__3_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.112
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.090


  Startpoint: axis_in_tdest[2]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[2] (in)                                  0.007 &    0.107 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__3_/D (DFF_X1)
                                                         0.005 &    0.112 f
  data arrival time                                                 0.112

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__3_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.112
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.090


  Startpoint: axis_in_tdest[3]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[3] (in)                                  0.007 &    0.107 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__4_/D (DFF_X1)
                                                         0.005 &    0.112 f
  data arrival time                                                 0.112

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__4_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.112
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.090


  Startpoint: axis_in_tdest[1]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[1] (in)                                  0.007 &    0.107 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__2_/D (DFF_X1)
                                                         0.005 &    0.112 f
  data arrival time                                                 0.112

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__2_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.112
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.090


  Startpoint: axis_in_tdest[1]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[1] (in)                                  0.007 &    0.107 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__2_/D (DFF_X1)
                                                         0.005 &    0.112 f
  data arrival time                                                 0.112

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__2_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.112
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.090


  Startpoint: axis_in_tdest[3]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[3] (in)                                  0.007 &    0.107 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__4_/D (DFF_X1)
                                                         0.005 &    0.112 f
  data arrival time                                                 0.112

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__4_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.112
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.090


  Startpoint: axis_in_tdest[3]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[3] (in)                                  0.007 &    0.107 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__4_/D (DFF_X1)
                                                         0.005 &    0.112 f
  data arrival time                                                 0.112

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__4_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.112
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.090


  Startpoint: axis_in_tdest[1]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[1] (in)                                  0.007 &    0.107 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__2_/D (DFF_X1)
                                                         0.005 &    0.112 f
  data arrival time                                                 0.112

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__2_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.112
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.090


  Startpoint: axis_in_tdest[2]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[2] (in)                                  0.007 &    0.107 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__3_/D (DFF_X2)
                                                         0.005 &    0.112 f
  data arrival time                                                 0.112

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__3_/CK (DFF_X2)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.112
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.090


  Startpoint: axis_in_tid[0]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tid[0] (in)                                    0.007 &    0.107 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__5_/D (DFF_X1)
                                                         0.005 &    0.113 f
  data arrival time                                                 0.113

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__5_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.113
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.091


  Startpoint: axis_in_tdest[3]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[3] (in)                                  0.007 &    0.107 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__4_/D (DFF_X2)
                                                         0.005 &    0.112 f
  data arrival time                                                 0.112

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__4_/CK (DFF_X2)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.112
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.091


  Startpoint: axis_in_tdest[1]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[1] (in)                                  0.007 &    0.107 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__2_/D (DFF_X2)
                                                         0.005 &    0.112 f
  data arrival time                                                 0.112

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__2_/CK (DFF_X2)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.112
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.091


  Startpoint: axis_in_tid[0]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tid[0] (in)                                    0.007 &    0.107 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__5_/D (DFF_X1)
                                                         0.005 &    0.113 f
  data arrival time                                                 0.113

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__5_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.113
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.091


  Startpoint: axis_in_tid[0]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tid[0] (in)                                    0.007 &    0.107 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__5_/D (DFF_X1)
                                                         0.005 &    0.113 f
  data arrival time                                                 0.113

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__5_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.113
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.091


  Startpoint: axis_in_tid[0]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tid[0] (in)                                    0.007 &    0.107 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__5_/D (DFF_X1)
                                                         0.006 &    0.113 f
  data arrival time                                                 0.113

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__5_/CK (DFF_X1)
                                                                    0.020 r
  library hold time                                      0.002      0.022
  data required time                                                0.022
  ------------------------------------------------------------------------------
  data required time                                                0.022
  data arrival time                                                -0.113
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.091


  Startpoint: rst_n (input port clocked by ideal_clock)
  Endpoint: usr_sync/reset_async_reg_reg
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  rst_n (in)                                             0.003 &    0.103 f
  U2/ZN (INV_X1)                                         0.026 &    0.128 r
  usr_sync/reset_async_reg_reg/D (DFF_X1)                0.000 &    0.129 r
  data arrival time                                                 0.129

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  usr_sync/reset_async_reg_reg/CK (DFF_X1)                          0.020 r
  library hold time                                      0.009      0.029
  data required time                                                0.029
  ------------------------------------------------------------------------------
  data required time                                                0.029
  data arrival time                                                -0.129
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.099


  Startpoint: rst_n (input port clocked by ideal_clock)
  Endpoint: noc_sync/reset_async_reg_reg
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  rst_n (in)                                             0.003 &    0.103 f
  U2/ZN (INV_X1)                                         0.026 &    0.128 r
  noc_sync/reset_async_reg_reg/D (DFF_X1)                0.000 &    0.129 r
  data arrival time                                                 0.129

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  noc_sync/reset_async_reg_reg/CK (DFF_X1)                          0.020 r
  library hold time                                      0.009      0.029
  data required time                                                0.029
  ------------------------------------------------------------------------------
  data required time                                                0.029
  data arrival time                                                -0.129
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.099


  Startpoint: axis_out_tready[2]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_2__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_rd_ptr_bin_reg/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_out_tready[2] (in)                                0.003 &    0.103 r
  for_outputs_2__shim_out/cross_clock_gen_shim_inst/U4/ZN (AND2_X1)
                                                         0.038 &    0.141 r
  for_outputs_2__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U12/ZN (AOI21_X1)
                                                         0.016 &    0.158 f
  for_outputs_2__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U13/ZN (INV_X1)
                                                         0.010 &    0.167 r
  for_outputs_2__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_rd_ptr_bin_reg/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.167 r
  data arrival time                                                 0.167

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_outputs_2__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_rd_ptr_bin_reg/latch/CK (CLKGATETST_X1)
                                                                    0.020 r
  clock gating hold time                                -0.007      0.013
  data required time                                                0.013
  ------------------------------------------------------------------------------
  data required time                                                0.013
  data arrival time                                                -0.167
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.155


  Startpoint: axis_out_tready[1]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_1__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_rd_ptr_bin_reg/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_out_tready[1] (in)                                0.003 &    0.103 r
  for_outputs_1__shim_out/cross_clock_gen_shim_inst/U4/ZN (AND2_X1)
                                                         0.040 &    0.143 r
  for_outputs_1__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U12/ZN (AOI21_X1)
                                                         0.017 &    0.160 f
  for_outputs_1__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U13/ZN (INV_X1)
                                                         0.010 &    0.170 r
  for_outputs_1__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_rd_ptr_bin_reg/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.170 r
  data arrival time                                                 0.170

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_outputs_1__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_rd_ptr_bin_reg/latch/CK (CLKGATETST_X1)
                                                                    0.020 r
  clock gating hold time                                -0.007      0.013
  data required time                                                0.013
  ------------------------------------------------------------------------------
  data required time                                                0.013
  data arrival time                                                -0.170
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.158


  Startpoint: axis_out_tready[3]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_3__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_rd_ptr_bin_reg/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_out_tready[3] (in)                                0.004 &    0.104 r
  for_outputs_3__shim_out/cross_clock_gen_shim_inst/U4/ZN (AND2_X1)
                                                         0.043 &    0.147 r
  for_outputs_3__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U12/ZN (AOI21_X1)
                                                         0.019 &    0.166 f
  for_outputs_3__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U13/ZN (INV_X1)
                                                         0.010 &    0.176 r
  for_outputs_3__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_rd_ptr_bin_reg/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.176 r
  data arrival time                                                 0.176

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_outputs_3__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_rd_ptr_bin_reg/latch/CK (CLKGATETST_X1)
                                                                    0.020 r
  clock gating hold time                                -0.007      0.013
  data required time                                                0.013
  ------------------------------------------------------------------------------
  data required time                                                0.013
  data arrival time                                                -0.176
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.163


  Startpoint: axis_out_tready[4]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_4__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_rd_ptr_bin_reg/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_out_tready[4] (in)                                0.003 &    0.103 r
  for_outputs_4__shim_out/cross_clock_gen_shim_inst/U4/ZN (AND2_X1)
                                                         0.047 &    0.150 r
  for_outputs_4__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U12/ZN (AOI21_X1)
                                                         0.018 &    0.168 f
  for_outputs_4__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U13/ZN (INV_X1)
                                                         0.011 &    0.179 r
  for_outputs_4__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_rd_ptr_bin_reg/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.179 r
  data arrival time                                                 0.179

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_outputs_4__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_rd_ptr_bin_reg/latch/CK (CLKGATETST_X1)
                                                                    0.020 r
  clock gating hold time                                -0.007      0.013
  data required time                                                0.013
  ------------------------------------------------------------------------------
  data required time                                                0.013
  data arrival time                                                -0.179
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.166


  Startpoint: axis_out_tready[2]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_2__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/clk_gate_rd_ptr_bin_reg/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_out_tready[2] (in)                                0.003 &    0.103 r
  for_outputs_2__shim_out/cross_clock_gen_shim_inst/U4/ZN (AND2_X1)
                                                         0.038 &    0.141 r
  for_outputs_2__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U20/ZN (INV_X1)
                                                         0.010 &    0.151 f
  for_outputs_2__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U21/ZN (OAI21_X1)
                                                         0.031 &    0.183 r
  for_outputs_2__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/clk_gate_rd_ptr_bin_reg/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.183 r
  data arrival time                                                 0.183

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_outputs_2__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/clk_gate_rd_ptr_bin_reg/latch/CK (CLKGATETST_X1)
                                                                    0.020 r
  clock gating hold time                                -0.006      0.014
  data required time                                                0.014
  ------------------------------------------------------------------------------
  data required time                                                0.014
  data arrival time                                                -0.183
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.169


  Startpoint: axis_out_tready[1]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_1__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/clk_gate_rd_ptr_bin_reg/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_out_tready[1] (in)                                0.003 &    0.103 r
  for_outputs_1__shim_out/cross_clock_gen_shim_inst/U4/ZN (AND2_X1)
                                                         0.040 &    0.143 r
  for_outputs_1__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U20/ZN (INV_X1)
                                                         0.010 &    0.153 f
  for_outputs_1__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U21/ZN (OAI21_X1)
                                                         0.031 &    0.184 r
  for_outputs_1__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/clk_gate_rd_ptr_bin_reg/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.184 r
  data arrival time                                                 0.184

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_outputs_1__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/clk_gate_rd_ptr_bin_reg/latch/CK (CLKGATETST_X1)
                                                                    0.020 r
  clock gating hold time                                -0.006      0.014
  data required time                                                0.014
  ------------------------------------------------------------------------------
  data required time                                                0.014
  data arrival time                                                -0.184
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.170


  Startpoint: axis_out_tready[4]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_4__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/clk_gate_rd_ptr_bin_reg/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_out_tready[4] (in)                                0.003 &    0.103 r
  for_outputs_4__shim_out/cross_clock_gen_shim_inst/U4/ZN (AND2_X1)
                                                         0.047 &    0.150 r
  for_outputs_4__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U20/ZN (INV_X1)
                                                         0.010 &    0.160 f
  for_outputs_4__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U21/ZN (OAI21_X1)
                                                         0.028 &    0.189 r
  for_outputs_4__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/clk_gate_rd_ptr_bin_reg/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.189 r
  data arrival time                                                 0.189

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_outputs_4__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/clk_gate_rd_ptr_bin_reg/latch/CK (CLKGATETST_X1)
                                                                    0.020 r
  clock gating hold time                                -0.006      0.014
  data required time                                                0.014
  ------------------------------------------------------------------------------
  data required time                                                0.014
  data arrival time                                                -0.189
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.175


  Startpoint: axis_out_tready[3]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_3__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/clk_gate_rd_ptr_bin_reg/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_out_tready[3] (in)                                0.004 &    0.104 r
  for_outputs_3__shim_out/cross_clock_gen_shim_inst/U4/ZN (AND2_X1)
                                                         0.043 &    0.147 r
  for_outputs_3__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U20/ZN (INV_X1)
                                                         0.011 &    0.157 f
  for_outputs_3__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U21/ZN (OAI21_X1)
                                                         0.032 &    0.189 r
  for_outputs_3__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/clk_gate_rd_ptr_bin_reg/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.189 r
  data arrival time                                                 0.189

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_outputs_3__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/clk_gate_rd_ptr_bin_reg/latch/CK (CLKGATETST_X1)
                                                                    0.020 r
  clock gating hold time                                -0.006      0.014
  data required time                                                0.014
  ------------------------------------------------------------------------------
  data required time                                                0.014
  data arrival time                                                -0.189
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.176


  Startpoint: axis_in_tvalid[1]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_wr_ptr_bin_reg/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tvalid[1] (in)                                 0.002 &    0.102 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.051 &    0.152 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U44/ZN (NAND2_X1)
                                                         0.024 &    0.176 r
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U45/ZN (NAND2_X1)
                                                         0.014 &    0.190 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_wr_ptr_bin_reg/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.190 f
  data arrival time                                                 0.190

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_wr_ptr_bin_reg/latch/CK (CLKGATETST_X1)
                                                                    0.020 r
  clock gating hold time                                -0.032     -0.012
  data required time                                               -0.012
  ------------------------------------------------------------------------------
  data required time                                               -0.012
  data arrival time                                                -0.190
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.203


  Startpoint: axis_in_tvalid[2]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_wr_ptr_bin_reg/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tvalid[2] (in)                                 0.002 &    0.102 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.052 &    0.154 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U44/ZN (NAND2_X1)
                                                         0.027 &    0.181 r
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U45/ZN (NAND2_X1)
                                                         0.014 &    0.195 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_wr_ptr_bin_reg/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.195 f
  data arrival time                                                 0.195

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_wr_ptr_bin_reg/latch/CK (CLKGATETST_X1)
                                                                    0.020 r
  clock gating hold time                                -0.032     -0.012
  data required time                                               -0.012
  ------------------------------------------------------------------------------
  data required time                                               -0.012
  data arrival time                                                -0.195
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.207


  Startpoint: axis_in_tvalid[3]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_wr_ptr_bin_reg/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tvalid[3] (in)                                 0.003 &    0.103 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.052 &    0.154 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U44/ZN (NAND2_X1)
                                                         0.026 &    0.181 r
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U45/ZN (NAND2_X1)
                                                         0.014 &    0.195 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_wr_ptr_bin_reg/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.195 f
  data arrival time                                                 0.195

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_wr_ptr_bin_reg/latch/CK (CLKGATETST_X1)
                                                                    0.020 r
  clock gating hold time                                -0.032     -0.012
  data required time                                               -0.012
  ------------------------------------------------------------------------------
  data required time                                               -0.012
  data arrival time                                                -0.195
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.208


  Startpoint: axis_in_tvalid[4]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_wr_ptr_bin_reg/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tvalid[4] (in)                                 0.002 &    0.102 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.052 &    0.154 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U44/ZN (NAND2_X1)
                                                         0.031 &    0.186 r
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U45/ZN (NAND2_X1)
                                                         0.016 &    0.201 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_wr_ptr_bin_reg/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.201 f
  data arrival time                                                 0.201

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_wr_ptr_bin_reg/latch/CK (CLKGATETST_X1)
                                                                    0.020 r
  clock gating hold time                                -0.033     -0.013
  data required time                                               -0.013
  ------------------------------------------------------------------------------
  data required time                                               -0.013
  data arrival time                                                -0.201
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.214


  Startpoint: axis_in_tvalid[0]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_wr_ptr_bin_reg/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tvalid[0] (in)                                 0.002 &    0.102 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.056 &    0.158 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U42/ZN (NAND2_X1)
                                                         0.032 &    0.189 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U43/ZN (NAND2_X1)
                                                         0.015 &    0.204 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_wr_ptr_bin_reg/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.204 f
  data arrival time                                                 0.204

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_wr_ptr_bin_reg/latch/CK (CLKGATETST_X1)
                                                                    0.020 r
  clock gating hold time                                -0.032     -0.012
  data required time                                               -0.012
  ------------------------------------------------------------------------------
  data required time                                               -0.012
  data arrival time                                                -0.204
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.216


  Startpoint: axis_out_tready[0]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_rd_ptr_bin_reg/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_out_tready[0] (in)                                0.003 &    0.103 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.052 &    0.156 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U38/ZN (INV_X1)
                                                         0.032 &    0.188 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U39/ZN (OAI21_X1)
                                                         0.017 &    0.204 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_rd_ptr_bin_reg/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.204 f
  data arrival time                                                 0.204

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_rd_ptr_bin_reg/latch/CK (CLKGATETST_X1)
                                                                    0.020 r
  clock gating hold time                                -0.033     -0.013
  data required time                                               -0.013
  ------------------------------------------------------------------------------
  data required time                                               -0.013
  data arrival time                                                -0.204
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.217


  Startpoint: axis_out_tready[0]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/clk_gate_rd_ptr_bin_reg/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_out_tready[0] (in)                                0.003 &    0.103 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.052 &    0.156 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_DBTC11_n_4_net/ZN (INV_X1)
                                                         0.037 &    0.192 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U48/ZN (OAI21_X1)
                                                         0.019 &    0.211 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/clk_gate_rd_ptr_bin_reg/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.211 f
  data arrival time                                                 0.211

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/clk_gate_rd_ptr_bin_reg/latch/CK (CLKGATETST_X1)
                                                                    0.020 r
  clock gating hold time                                -0.033     -0.013
  data required time                                               -0.013
  ------------------------------------------------------------------------------
  data required time                                               -0.013
  data arrival time                                                -0.211
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.224


  Startpoint: axis_in_tvalid[1]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_2_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tvalid[1] (in)                                 0.002 &    0.102 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.051 &    0.152 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U34/ZN (NAND4_X1)
                                                         0.042 &    0.195 r
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U36/ZN (NOR3_X1)
                                                         0.015 &    0.209 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_2_/latch/E (CLKGATETST_X4)
                                                         0.000 &    0.209 f
  data arrival time                                                 0.209

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_2_/latch/CK (CLKGATETST_X4)
                                                                    0.020 r
  clock gating hold time                                -0.035     -0.015
  data required time                                               -0.015
  ------------------------------------------------------------------------------
  data required time                                               -0.015
  data arrival time                                                -0.209
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.224


  Startpoint: axis_in_tvalid[1]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_1_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tvalid[1] (in)                                 0.002 &    0.102 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.051 &    0.152 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U34/ZN (NAND4_X1)
                                                         0.042 &    0.195 r
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U37/ZN (NOR3_X1)
                                                         0.015 &    0.210 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_1_/latch/E (CLKGATETST_X4)
                                                         0.000 &    0.210 f
  data arrival time                                                 0.210

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_1_/latch/CK (CLKGATETST_X4)
                                                                    0.020 r
  clock gating hold time                                -0.035     -0.015
  data required time                                               -0.015
  ------------------------------------------------------------------------------
  data required time                                               -0.015
  data arrival time                                                -0.210
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.225


  Startpoint: axis_in_tvalid[3]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_3_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tvalid[3] (in)                                 0.003 &    0.103 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.052 &    0.154 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U34/ZN (NAND4_X1)
                                                         0.044 &    0.198 r
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U35/ZN (NOR3_X1)
                                                         0.014 &    0.212 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_3_/latch/E (CLKGATETST_X4)
                                                         0.000 &    0.212 f
  data arrival time                                                 0.212

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_3_/latch/CK (CLKGATETST_X4)
                                                                    0.020 r
  clock gating hold time                                -0.035     -0.015
  data required time                                               -0.015
  ------------------------------------------------------------------------------
  data required time                                               -0.015
  data arrival time                                                -0.212
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.227


  Startpoint: axis_in_tvalid[1]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_0_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tvalid[1] (in)                                 0.002 &    0.102 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.051 &    0.152 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U34/ZN (NAND4_X1)
                                                         0.042 &    0.195 r
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U38/ZN (NOR3_X1)
                                                         0.017 &    0.212 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_0_/latch/E (CLKGATETST_X4)
                                                         0.000 &    0.212 f
  data arrival time                                                 0.212

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_0_/latch/CK (CLKGATETST_X4)
                                                                    0.020 r
  clock gating hold time                                -0.035     -0.015
  data required time                                               -0.015
  ------------------------------------------------------------------------------
  data required time                                               -0.015
  data arrival time                                                -0.212
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.227


  Startpoint: axis_in_tvalid[1]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_3_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tvalid[1] (in)                                 0.002 &    0.102 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.051 &    0.152 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U34/ZN (NAND4_X1)
                                                         0.042 &    0.195 r
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U35/ZN (NOR3_X1)
                                                         0.017 &    0.212 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_3_/latch/E (CLKGATETST_X4)
                                                         0.000 &    0.212 f
  data arrival time                                                 0.212

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_3_/latch/CK (CLKGATETST_X4)
                                                                    0.020 r
  clock gating hold time                                -0.035     -0.015
  data required time                                               -0.015
  ------------------------------------------------------------------------------
  data required time                                               -0.015
  data arrival time                                                -0.212
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.228


  Startpoint: axis_in_tvalid[2]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_3_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tvalid[2] (in)                                 0.002 &    0.102 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.052 &    0.154 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U34/ZN (NAND4_X1)
                                                         0.047 &    0.200 r
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U35/ZN (NOR3_X1)
                                                         0.013 &    0.214 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_3_/latch/E (CLKGATETST_X4)
                                                         0.000 &    0.214 f
  data arrival time                                                 0.214

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_3_/latch/CK (CLKGATETST_X4)
                                                                    0.020 r
  clock gating hold time                                -0.035     -0.015
  data required time                                               -0.015
  ------------------------------------------------------------------------------
  data required time                                               -0.015
  data arrival time                                                -0.214
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.228


  Startpoint: axis_in_tvalid[3]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_0_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tvalid[3] (in)                                 0.003 &    0.103 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.052 &    0.154 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U34/ZN (NAND4_X1)
                                                         0.044 &    0.198 r
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U38/ZN (NOR3_X1)
                                                         0.016 &    0.214 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_0_/latch/E (CLKGATETST_X4)
                                                         0.000 &    0.214 f
  data arrival time                                                 0.214

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_0_/latch/CK (CLKGATETST_X4)
                                                                    0.020 r
  clock gating hold time                                -0.035     -0.015
  data required time                                               -0.015
  ------------------------------------------------------------------------------
  data required time                                               -0.015
  data arrival time                                                -0.214
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.230


  Startpoint: axis_in_tvalid[2]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_0_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tvalid[2] (in)                                 0.002 &    0.102 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.052 &    0.154 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U34/ZN (NAND4_X1)
                                                         0.047 &    0.200 r
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U38/ZN (NOR3_X1)
                                                         0.015 &    0.216 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_0_/latch/E (CLKGATETST_X4)
                                                         0.000 &    0.216 f
  data arrival time                                                 0.216

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_0_/latch/CK (CLKGATETST_X4)
                                                                    0.020 r
  clock gating hold time                                -0.035     -0.015
  data required time                                               -0.015
  ------------------------------------------------------------------------------
  data required time                                               -0.015
  data arrival time                                                -0.216
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.231


  Startpoint: axis_in_tvalid[3]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_2_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tvalid[3] (in)                                 0.003 &    0.103 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.052 &    0.154 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U34/ZN (NAND4_X1)
                                                         0.044 &    0.198 r
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U36/ZN (NOR3_X1)
                                                         0.017 &    0.216 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_2_/latch/E (CLKGATETST_X4)
                                                         0.000 &    0.216 f
  data arrival time                                                 0.216

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_2_/latch/CK (CLKGATETST_X4)
                                                                    0.020 r
  clock gating hold time                                -0.035     -0.015
  data required time                                               -0.015
  ------------------------------------------------------------------------------
  data required time                                               -0.015
  data arrival time                                                -0.216
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.231


  Startpoint: axis_in_tvalid[3]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_1_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tvalid[3] (in)                                 0.003 &    0.103 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.052 &    0.154 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U34/ZN (NAND4_X1)
                                                         0.044 &    0.198 r
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U37/ZN (NOR3_X1)
                                                         0.018 &    0.216 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_1_/latch/E (CLKGATETST_X4)
                                                         0.000 &    0.216 f
  data arrival time                                                 0.216

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_1_/latch/CK (CLKGATETST_X4)
                                                                    0.020 r
  clock gating hold time                                -0.036     -0.016
  data required time                                               -0.016
  ------------------------------------------------------------------------------
  data required time                                               -0.016
  data arrival time                                                -0.216
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.232


  Startpoint: axis_in_tvalid[2]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_1_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tvalid[2] (in)                                 0.002 &    0.102 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.052 &    0.154 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U34/ZN (NAND4_X1)
                                                         0.047 &    0.200 r
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U37/ZN (NOR3_X1)
                                                         0.016 &    0.216 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_1_/latch/E (CLKGATETST_X4)
                                                         0.000 &    0.217 f
  data arrival time                                                 0.217

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_1_/latch/CK (CLKGATETST_X4)
                                                                    0.020 r
  clock gating hold time                                -0.035     -0.015
  data required time                                               -0.015
  ------------------------------------------------------------------------------
  data required time                                               -0.015
  data arrival time                                                -0.217
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.232


  Startpoint: axis_in_tvalid[2]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_2_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tvalid[2] (in)                                 0.002 &    0.102 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.052 &    0.154 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U34/ZN (NAND4_X1)
                                                         0.047 &    0.200 r
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U36/ZN (NOR3_X1)
                                                         0.017 &    0.217 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_2_/latch/E (CLKGATETST_X4)
                                                         0.000 &    0.217 f
  data arrival time                                                 0.217

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_2_/latch/CK (CLKGATETST_X4)
                                                                    0.020 r
  clock gating hold time                                -0.035     -0.015
  data required time                                               -0.015
  ------------------------------------------------------------------------------
  data required time                                               -0.015
  data arrival time                                                -0.217
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.232


  Startpoint: axis_in_tvalid[4]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_0_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tvalid[4] (in)                                 0.002 &    0.102 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.052 &    0.154 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U34/ZN (NAND4_X1)
                                                         0.050 &    0.204 r
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U38/ZN (NOR3_X1)
                                                         0.015 &    0.219 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_0_/latch/E (CLKGATETST_X4)
                                                         0.000 &    0.220 f
  data arrival time                                                 0.220

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_0_/latch/CK (CLKGATETST_X4)
                                                                    0.020 r
  clock gating hold time                                -0.035     -0.015
  data required time                                               -0.015
  ------------------------------------------------------------------------------
  data required time                                               -0.015
  data arrival time                                                -0.220
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.235


  Startpoint: axis_in_tvalid[4]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_3_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tvalid[4] (in)                                 0.002 &    0.102 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.052 &    0.154 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U34/ZN (NAND4_X1)
                                                         0.050 &    0.204 r
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U35/ZN (NOR3_X1)
                                                         0.015 &    0.220 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_3_/latch/E (CLKGATETST_X4)
                                                         0.000 &    0.220 f
  data arrival time                                                 0.220

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_3_/latch/CK (CLKGATETST_X4)
                                                                    0.020 r
  clock gating hold time                                -0.035     -0.015
  data required time                                               -0.015
  ------------------------------------------------------------------------------
  data required time                                               -0.015
  data arrival time                                                -0.220
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.235


  Startpoint: axis_in_tvalid[4]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_1_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tvalid[4] (in)                                 0.002 &    0.102 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.052 &    0.154 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U34/ZN (NAND4_X1)
                                                         0.050 &    0.204 r
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U37/ZN (NOR3_X1)
                                                         0.016 &    0.220 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_1_/latch/E (CLKGATETST_X4)
                                                         0.000 &    0.220 f
  data arrival time                                                 0.220

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_1_/latch/CK (CLKGATETST_X4)
                                                                    0.020 r
  clock gating hold time                                -0.035     -0.015
  data required time                                               -0.015
  ------------------------------------------------------------------------------
  data required time                                               -0.015
  data arrival time                                                -0.220
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.236


  Startpoint: axis_in_tvalid[4]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_2_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tvalid[4] (in)                                 0.002 &    0.102 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.052 &    0.154 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U34/ZN (NAND4_X1)
                                                         0.050 &    0.204 r
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U36/ZN (NOR3_X1)
                                                         0.017 &    0.221 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_2_/latch/E (CLKGATETST_X4)
                                                         0.000 &    0.221 f
  data arrival time                                                 0.221

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_2_/latch/CK (CLKGATETST_X4)
                                                                    0.020 r
  clock gating hold time                                -0.035     -0.015
  data required time                                               -0.015
  ------------------------------------------------------------------------------
  data required time                                               -0.015
  data arrival time                                                -0.221
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.237


  Startpoint: axis_in_tvalid[0]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_1_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tvalid[0] (in)                                 0.002 &    0.102 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.056 &    0.158 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U32/ZN (NAND4_X1)
                                                         0.049 &    0.207 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U35/ZN (NOR3_X1)
                                                         0.016 &    0.223 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_1_/latch/E (CLKGATETST_X4)
                                                         0.000 &    0.223 f
  data arrival time                                                 0.223

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_1_/latch/CK (CLKGATETST_X4)
                                                                    0.020 r
  clock gating hold time                                -0.035     -0.015
  data required time                                               -0.015
  ------------------------------------------------------------------------------
  data required time                                               -0.015
  data arrival time                                                -0.223
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.238


  Startpoint: axis_in_tvalid[0]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_0_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tvalid[0] (in)                                 0.002 &    0.102 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.056 &    0.158 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U32/ZN (NAND4_X1)
                                                         0.049 &    0.207 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U36/ZN (NOR3_X1)
                                                         0.016 &    0.223 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_0_/latch/E (CLKGATETST_X4)
                                                         0.000 &    0.223 f
  data arrival time                                                 0.223

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_0_/latch/CK (CLKGATETST_X4)
                                                                    0.020 r
  clock gating hold time                                -0.035     -0.015
  data required time                                               -0.015
  ------------------------------------------------------------------------------
  data required time                                               -0.015
  data arrival time                                                -0.223
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.239


  Startpoint: axis_in_tvalid[0]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_3_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tvalid[0] (in)                                 0.002 &    0.102 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.056 &    0.158 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U32/ZN (NAND4_X1)
                                                         0.049 &    0.207 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U33/ZN (NOR3_X1)
                                                         0.016 &    0.224 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_3_/latch/E (CLKGATETST_X4)
                                                         0.000 &    0.224 f
  data arrival time                                                 0.224

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_3_/latch/CK (CLKGATETST_X4)
                                                                    0.020 r
  clock gating hold time                                -0.035     -0.015
  data required time                                               -0.015
  ------------------------------------------------------------------------------
  data required time                                               -0.015
  data arrival time                                                -0.224
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.239


  Startpoint: axis_in_tvalid[0]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_2_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tvalid[0] (in)                                 0.002 &    0.102 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.056 &    0.158 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U32/ZN (NAND4_X1)
                                                         0.049 &    0.207 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U34/ZN (NOR3_X1)
                                                         0.017 &    0.224 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_2_/latch/E (CLKGATETST_X4)
                                                         0.000 &    0.224 f
  data arrival time                                                 0.224

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_2_/latch/CK (CLKGATETST_X4)
                                                                    0.020 r
  clock gating hold time                                -0.035     -0.015
  data required time                                               -0.015
  ------------------------------------------------------------------------------
  data required time                                               -0.015
  data arrival time                                                -0.224
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.240


  Startpoint: axis_in_tvalid[1]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_wr_ptr_bin_reg/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tvalid[1] (in)                                 0.004 &    0.104 r
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.075 &    0.179 r
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U19/ZN (AND2_X1)
                                                         0.052 &    0.231 r
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U20/ZN (OR2_X1)
                                                         0.025 &    0.255 r
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_wr_ptr_bin_reg/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.255 r
  data arrival time                                                 0.255

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_wr_ptr_bin_reg/latch/CK (CLKGATETST_X1)
                                                                    0.020 r
  clock gating hold time                                -0.007      0.013
  data required time                                                0.013
  ------------------------------------------------------------------------------
  data required time                                                0.013
  data arrival time                                                -0.255
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.243


  Startpoint: axis_in_tvalid[2]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_wr_ptr_bin_reg/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tvalid[2] (in)                                 0.004 &    0.104 r
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.079 &    0.183 r
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U19/ZN (AND2_X1)
                                                         0.053 &    0.236 r
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U20/ZN (OR2_X1)
                                                         0.023 &    0.259 r
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_wr_ptr_bin_reg/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.259 r
  data arrival time                                                 0.259

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_wr_ptr_bin_reg/latch/CK (CLKGATETST_X1)
                                                                    0.020 r
  clock gating hold time                                -0.007      0.013
  data required time                                                0.013
  ------------------------------------------------------------------------------
  data required time                                                0.013
  data arrival time                                                -0.259
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.246


  Startpoint: axis_in_tvalid[3]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_wr_ptr_bin_reg/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tvalid[3] (in)                                 0.006 &    0.106 r
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.078 &    0.183 r
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U19/ZN (AND2_X1)
                                                         0.051 &    0.234 r
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U20/ZN (OR2_X1)
                                                         0.027 &    0.261 r
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_wr_ptr_bin_reg/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.261 r
  data arrival time                                                 0.261

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_wr_ptr_bin_reg/latch/CK (CLKGATETST_X1)
                                                                    0.020 r
  clock gating hold time                                -0.007      0.013
  data required time                                                0.013
  ------------------------------------------------------------------------------
  data required time                                                0.013
  data arrival time                                                -0.261
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.248


  Startpoint: axis_in_tvalid[1]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_0_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tvalid[1] (in)                                 0.002 &    0.102 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.051 &    0.152 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U19/ZN (AND2_X1)
                                                         0.044 &    0.196 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U26/ZN (NAND3_X1)
                                                         0.029 &    0.225 r
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U30/ZN (NOR3_X1)
                                                         0.013 &    0.238 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_0_/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.238 f
  data arrival time                                                 0.238

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_0_/latch/CK (CLKGATETST_X1)
                                                                    0.020 r
  clock gating hold time                                -0.032     -0.012
  data required time                                               -0.012
  ------------------------------------------------------------------------------
  data required time                                               -0.012
  data arrival time                                                -0.238
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.250


  Startpoint: axis_in_tvalid[1]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_2_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tvalid[1] (in)                                 0.002 &    0.102 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.051 &    0.152 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U19/ZN (AND2_X1)
                                                         0.044 &    0.196 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U26/ZN (NAND3_X1)
                                                         0.029 &    0.225 r
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U28/ZN (NOR3_X1)
                                                         0.013 &    0.238 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_2_/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.238 f
  data arrival time                                                 0.238

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_2_/latch/CK (CLKGATETST_X1)
                                                                    0.020 r
  clock gating hold time                                -0.032     -0.012
  data required time                                               -0.012
  ------------------------------------------------------------------------------
  data required time                                               -0.012
  data arrival time                                                -0.238
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.250


  Startpoint: axis_in_tvalid[1]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_1_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tvalid[1] (in)                                 0.002 &    0.102 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.051 &    0.152 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U19/ZN (AND2_X1)
                                                         0.044 &    0.196 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U26/ZN (NAND3_X1)
                                                         0.029 &    0.225 r
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U29/ZN (NOR3_X1)
                                                         0.013 &    0.238 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_1_/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.238 f
  data arrival time                                                 0.238

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_1_/latch/CK (CLKGATETST_X1)
                                                                    0.020 r
  clock gating hold time                                -0.033     -0.013
  data required time                                               -0.013
  ------------------------------------------------------------------------------
  data required time                                               -0.013
  data arrival time                                                -0.238
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.251


  Startpoint: axis_in_tvalid[1]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_3_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tvalid[1] (in)                                 0.002 &    0.102 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.051 &    0.152 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U19/ZN (AND2_X1)
                                                         0.044 &    0.196 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U26/ZN (NAND3_X1)
                                                         0.029 &    0.225 r
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U27/ZN (NOR3_X1)
                                                         0.014 &    0.239 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_3_/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.239 f
  data arrival time                                                 0.239

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_3_/latch/CK (CLKGATETST_X1)
                                                                    0.020 r
  clock gating hold time                                -0.032     -0.012
  data required time                                               -0.012
  ------------------------------------------------------------------------------
  data required time                                               -0.012
  data arrival time                                                -0.239
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.251


  Startpoint: axis_in_tvalid[2]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_1_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tvalid[2] (in)                                 0.002 &    0.102 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.052 &    0.154 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U19/ZN (AND2_X1)
                                                         0.046 &    0.200 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U26/ZN (NAND3_X1)
                                                         0.029 &    0.228 r
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U29/ZN (NOR3_X1)
                                                         0.013 &    0.241 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_1_/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.241 f
  data arrival time                                                 0.241

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_1_/latch/CK (CLKGATETST_X1)
                                                                    0.020 r
  clock gating hold time                                -0.032     -0.012
  data required time                                               -0.012
  ------------------------------------------------------------------------------
  data required time                                               -0.012
  data arrival time                                                -0.241
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.254


  Startpoint: axis_in_tvalid[3]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_0_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tvalid[3] (in)                                 0.003 &    0.103 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.052 &    0.154 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U19/ZN (AND2_X1)
                                                         0.044 &    0.198 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U26/ZN (NAND3_X1)
                                                         0.028 &    0.226 r
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U30/ZN (NOR3_X1)
                                                         0.014 &    0.241 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_0_/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.241 f
  data arrival time                                                 0.241

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_0_/latch/CK (CLKGATETST_X1)
                                                                    0.020 r
  clock gating hold time                                -0.033     -0.013
  data required time                                               -0.013
  ------------------------------------------------------------------------------
  data required time                                               -0.013
  data arrival time                                                -0.241
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.254


  Startpoint: axis_in_tvalid[3]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_3_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tvalid[3] (in)                                 0.003 &    0.103 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.052 &    0.154 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U19/ZN (AND2_X1)
                                                         0.044 &    0.198 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U26/ZN (NAND3_X1)
                                                         0.028 &    0.226 r
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U27/ZN (NOR3_X1)
                                                         0.015 &    0.241 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_3_/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.241 f
  data arrival time                                                 0.241

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_3_/latch/CK (CLKGATETST_X1)
                                                                    0.020 r
  clock gating hold time                                -0.033     -0.013
  data required time                                               -0.013
  ------------------------------------------------------------------------------
  data required time                                               -0.013
  data arrival time                                                -0.241
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.254


  Startpoint: axis_in_tvalid[2]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_2_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tvalid[2] (in)                                 0.002 &    0.102 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.052 &    0.154 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U19/ZN (AND2_X1)
                                                         0.046 &    0.200 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U26/ZN (NAND3_X1)
                                                         0.029 &    0.228 r
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U28/ZN (NOR3_X1)
                                                         0.013 &    0.242 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_2_/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.242 f
  data arrival time                                                 0.242

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_2_/latch/CK (CLKGATETST_X1)
                                                                    0.020 r
  clock gating hold time                                -0.032     -0.012
  data required time                                               -0.012
  ------------------------------------------------------------------------------
  data required time                                               -0.012
  data arrival time                                                -0.242
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.254


  Startpoint: axis_in_tvalid[3]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_2_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tvalid[3] (in)                                 0.003 &    0.103 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.052 &    0.154 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U19/ZN (AND2_X1)
                                                         0.044 &    0.198 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U26/ZN (NAND3_X1)
                                                         0.028 &    0.226 r
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U28/ZN (NOR3_X1)
                                                         0.015 &    0.242 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_2_/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.242 f
  data arrival time                                                 0.242

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_2_/latch/CK (CLKGATETST_X1)
                                                                    0.020 r
  clock gating hold time                                -0.033     -0.013
  data required time                                               -0.013
  ------------------------------------------------------------------------------
  data required time                                               -0.013
  data arrival time                                                -0.242
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.255


  Startpoint: axis_in_tvalid[4]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_wr_ptr_bin_reg/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tvalid[4] (in)                                 0.005 &    0.105 r
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.079 &    0.184 r
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U19/ZN (AND2_X1)
                                                         0.059 &    0.244 r
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U20/ZN (OR2_X1)
                                                         0.024 &    0.267 r
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_wr_ptr_bin_reg/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.267 r
  data arrival time                                                 0.267

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_wr_ptr_bin_reg/latch/CK (CLKGATETST_X1)
                                                                    0.020 r
  clock gating hold time                                -0.007      0.013
  data required time                                                0.013
  ------------------------------------------------------------------------------
  data required time                                                0.013
  data arrival time                                                -0.267
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.255


  Startpoint: axis_in_tvalid[2]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_0_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tvalid[2] (in)                                 0.002 &    0.102 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.052 &    0.154 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U19/ZN (AND2_X1)
                                                         0.046 &    0.200 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U26/ZN (NAND3_X1)
                                                         0.029 &    0.228 r
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U30/ZN (NOR3_X1)
                                                         0.014 &    0.242 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_0_/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.242 f
  data arrival time                                                 0.242

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_0_/latch/CK (CLKGATETST_X1)
                                                                    0.020 r
  clock gating hold time                                -0.033     -0.013
  data required time                                               -0.013
  ------------------------------------------------------------------------------
  data required time                                               -0.013
  data arrival time                                                -0.242
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.255


  Startpoint: axis_in_tvalid[2]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_3_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tvalid[2] (in)                                 0.002 &    0.102 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.052 &    0.154 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U19/ZN (AND2_X1)
                                                         0.046 &    0.200 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U26/ZN (NAND3_X1)
                                                         0.029 &    0.228 r
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U27/ZN (NOR3_X1)
                                                         0.014 &    0.243 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_3_/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.243 f
  data arrival time                                                 0.243

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_3_/latch/CK (CLKGATETST_X1)
                                                                    0.020 r
  clock gating hold time                                -0.033     -0.013
  data required time                                               -0.013
  ------------------------------------------------------------------------------
  data required time                                               -0.013
  data arrival time                                                -0.243
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.256


  Startpoint: axis_in_tvalid[3]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_1_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tvalid[3] (in)                                 0.003 &    0.103 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.052 &    0.154 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U19/ZN (AND2_X1)
                                                         0.044 &    0.198 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U26/ZN (NAND3_X1)
                                                         0.028 &    0.226 r
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U29/ZN (NOR3_X1)
                                                         0.016 &    0.243 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_1_/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.243 f
  data arrival time                                                 0.243

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_1_/latch/CK (CLKGATETST_X1)
                                                                    0.020 r
  clock gating hold time                                -0.033     -0.013
  data required time                                               -0.013
  ------------------------------------------------------------------------------
  data required time                                               -0.013
  data arrival time                                                -0.243
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.256


  Startpoint: axis_in_tvalid[4]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_0_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tvalid[4] (in)                                 0.002 &    0.102 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.052 &    0.154 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U19/ZN (AND2_X1)
                                                         0.051 &    0.205 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U26/ZN (NAND3_X1)
                                                         0.028 &    0.233 r
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U30/ZN (NOR3_X1)
                                                         0.013 &    0.246 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_0_/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.246 f
  data arrival time                                                 0.246

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_0_/latch/CK (CLKGATETST_X1)
                                                                    0.020 r
  clock gating hold time                                -0.032     -0.012
  data required time                                               -0.012
  ------------------------------------------------------------------------------
  data required time                                               -0.012
  data arrival time                                                -0.246
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.258


  Startpoint: axis_in_tvalid[4]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_3_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tvalid[4] (in)                                 0.002 &    0.102 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.052 &    0.154 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U19/ZN (AND2_X1)
                                                         0.051 &    0.205 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U26/ZN (NAND3_X1)
                                                         0.028 &    0.233 r
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U27/ZN (NOR3_X1)
                                                         0.014 &    0.247 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_3_/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.247 f
  data arrival time                                                 0.247

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_3_/latch/CK (CLKGATETST_X1)
                                                                    0.020 r
  clock gating hold time                                -0.032     -0.012
  data required time                                               -0.012
  ------------------------------------------------------------------------------
  data required time                                               -0.012
  data arrival time                                                -0.247
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.259


  Startpoint: axis_in_tvalid[4]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_2_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tvalid[4] (in)                                 0.002 &    0.102 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.052 &    0.154 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U19/ZN (AND2_X1)
                                                         0.051 &    0.205 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U26/ZN (NAND3_X1)
                                                         0.028 &    0.233 r
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U28/ZN (NOR3_X1)
                                                         0.014 &    0.247 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_2_/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.247 f
  data arrival time                                                 0.247

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_2_/latch/CK (CLKGATETST_X1)
                                                                    0.020 r
  clock gating hold time                                -0.032     -0.012
  data required time                                               -0.012
  ------------------------------------------------------------------------------
  data required time                                               -0.012
  data arrival time                                                -0.247
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.259


  Startpoint: axis_in_tvalid[4]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_1_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tvalid[4] (in)                                 0.002 &    0.102 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.052 &    0.154 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U19/ZN (AND2_X1)
                                                         0.051 &    0.205 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U26/ZN (NAND3_X1)
                                                         0.028 &    0.233 r
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U29/ZN (NOR3_X1)
                                                         0.014 &    0.248 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_1_/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.248 f
  data arrival time                                                 0.248

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_1_/latch/CK (CLKGATETST_X1)
                                                                    0.020 r
  clock gating hold time                                -0.033     -0.013
  data required time                                               -0.013
  ------------------------------------------------------------------------------
  data required time                                               -0.013
  data arrival time                                                -0.248
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.261


  Startpoint: axis_in_tvalid[0]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_wr_ptr_bin_reg/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tvalid[0] (in)                                 0.004 &    0.104 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.088 &    0.192 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U19/ZN (AND2_X1)
                                                         0.058 &    0.250 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U20/ZN (OR2_X1)
                                                         0.024 &    0.275 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_wr_ptr_bin_reg/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.275 r
  data arrival time                                                 0.275

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_wr_ptr_bin_reg/latch/CK (CLKGATETST_X1)
                                                                    0.020 r
  clock gating hold time                                -0.007      0.013
  data required time                                                0.013
  ------------------------------------------------------------------------------
  data required time                                                0.013
  data arrival time                                                -0.275
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.262


  Startpoint: axis_in_tvalid[0]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_3_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tvalid[0] (in)                                 0.002 &    0.102 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.056 &    0.158 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U19/ZN (AND2_X1)
                                                         0.052 &    0.210 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U24/ZN (NAND3_X1)
                                                         0.030 &    0.240 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U25/ZN (NOR3_X1)
                                                         0.014 &    0.254 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_3_/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.254 f
  data arrival time                                                 0.254

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_3_/latch/CK (CLKGATETST_X1)
                                                                    0.020 r
  clock gating hold time                                -0.032     -0.012
  data required time                                               -0.012
  ------------------------------------------------------------------------------
  data required time                                               -0.012
  data arrival time                                                -0.254
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.266


  Startpoint: axis_in_tvalid[0]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_0_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tvalid[0] (in)                                 0.002 &    0.102 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.056 &    0.158 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U19/ZN (AND2_X1)
                                                         0.052 &    0.210 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U24/ZN (NAND3_X1)
                                                         0.030 &    0.240 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U28/ZN (NOR3_X1)
                                                         0.014 &    0.253 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_0_/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.254 f
  data arrival time                                                 0.254

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_0_/latch/CK (CLKGATETST_X1)
                                                                    0.020 r
  clock gating hold time                                -0.033     -0.013
  data required time                                               -0.013
  ------------------------------------------------------------------------------
  data required time                                               -0.013
  data arrival time                                                -0.254
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.266


  Startpoint: axis_in_tvalid[0]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_1_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tvalid[0] (in)                                 0.002 &    0.102 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.056 &    0.158 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U19/ZN (AND2_X1)
                                                         0.052 &    0.210 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U24/ZN (NAND3_X1)
                                                         0.030 &    0.240 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U27/ZN (NOR3_X1)
                                                         0.014 &    0.254 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_1_/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.254 f
  data arrival time                                                 0.254

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_1_/latch/CK (CLKGATETST_X1)
                                                                    0.020 r
  clock gating hold time                                -0.033     -0.013
  data required time                                               -0.013
  ------------------------------------------------------------------------------
  data required time                                               -0.013
  data arrival time                                                -0.254
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.266


  Startpoint: axis_in_tvalid[0]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_2_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tvalid[0] (in)                                 0.002 &    0.102 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.056 &    0.158 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U19/ZN (AND2_X1)
                                                         0.052 &    0.210 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U24/ZN (NAND3_X1)
                                                         0.030 &    0.240 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U26/ZN (NOR3_X1)
                                                         0.015 &    0.255 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_2_/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.255 f
  data arrival time                                                 0.255

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_2_/latch/CK (CLKGATETST_X1)
                                                                    0.020 r
  clock gating hold time                                -0.033     -0.013
  data required time                                               -0.013
  ------------------------------------------------------------------------------
  data required time                                               -0.013
  data arrival time                                                -0.255
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.267


  Startpoint: axis_out_tready[0]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/q_reg_reg_0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_out_tready[0] (in)                                0.003 &    0.103 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.052 &    0.156 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U38/ZN (INV_X1)
                                                         0.032 &    0.188 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U44/ZN (AOI211_X1)
                                                         0.015 &    0.203 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/FE_OFC41_n66/Z (CLKBUF_X1)
                                                         0.054 &    0.257 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U57/ZN (AOI21_X1)
                                                         0.037 &    0.294 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/FE_PHC920_n13/Z (CLKBUF_X1)
                                                         0.028 &    0.322 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/FE_PHC349_n13/Z (CLKBUF_X1)
                                                         0.029 &    0.351 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/q_reg_reg_0_/SE (SDFFR_X1)
                                                         0.000 &    0.351 r
  data arrival time                                                 0.351

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/q_reg_reg_0_/CK (SDFFR_X1)
                                                                    0.020 r
  library hold time                                     -0.017      0.003
  data required time                                                0.003
  ------------------------------------------------------------------------------
  data required time                                                0.003
  data arrival time                                                -0.351
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.348


  Startpoint: axis_out_tready[0]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/q_reg_reg_6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_out_tready[0] (in)                                0.003 &    0.103 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.052 &    0.156 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U38/ZN (INV_X1)
                                                         0.032 &    0.188 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U44/ZN (AOI211_X1)
                                                         0.015 &    0.203 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/FE_OFC41_n66/Z (CLKBUF_X1)
                                                         0.054 &    0.257 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U75/ZN (AOI21_X1)
                                                         0.037 &    0.294 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/FE_PHC919_n1/Z (CLKBUF_X1)
                                                         0.029 &    0.323 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/FE_PHC332_n1/Z (CLKBUF_X1)
                                                         0.029 &    0.352 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/q_reg_reg_6_/SE (SDFFR_X1)
                                                         0.000 &    0.352 r
  data arrival time                                                 0.352

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/q_reg_reg_6_/CK (SDFFR_X1)
                                                                    0.020 r
  library hold time                                     -0.017      0.003
  data required time                                                0.003
  ------------------------------------------------------------------------------
  data required time                                                0.003
  data arrival time                                                -0.352
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.349


  Startpoint: axis_out_tready[0]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/q_reg_reg_5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_out_tready[0] (in)                                0.003 &    0.103 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.052 &    0.156 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U38/ZN (INV_X1)
                                                         0.032 &    0.188 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U44/ZN (AOI211_X1)
                                                         0.015 &    0.203 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/FE_OFC41_n66/Z (CLKBUF_X1)
                                                         0.054 &    0.257 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U72/ZN (AOI21_X1)
                                                         0.038 &    0.295 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/FE_PHC921_n3/Z (CLKBUF_X1)
                                                         0.028 &    0.323 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/FE_PHC291_n3/Z (CLKBUF_X1)
                                                         0.029 &    0.352 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/q_reg_reg_5_/SE (SDFFR_X1)
                                                         0.000 &    0.352 r
  data arrival time                                                 0.352

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/q_reg_reg_5_/CK (SDFFR_X1)
                                                                    0.020 r
  library hold time                                     -0.017      0.003
  data required time                                                0.003
  ------------------------------------------------------------------------------
  data required time                                                0.003
  data arrival time                                                -0.352
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.349


  Startpoint: axis_out_tready[0]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/q_reg_reg_4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_out_tready[0] (in)                                0.003 &    0.103 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.052 &    0.156 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U38/ZN (INV_X1)
                                                         0.032 &    0.188 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U44/ZN (AOI211_X1)
                                                         0.015 &    0.203 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/FE_OFC41_n66/Z (CLKBUF_X1)
                                                         0.054 &    0.257 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U69/ZN (AOI21_X1)
                                                         0.038 &    0.295 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/FE_PHC925_n5/Z (CLKBUF_X1)
                                                         0.029 &    0.323 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/FE_PHC246_n5/Z (CLKBUF_X1)
                                                         0.029 &    0.353 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/q_reg_reg_4_/SE (SDFFR_X1)
                                                         0.000 &    0.353 r
  data arrival time                                                 0.353

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/q_reg_reg_4_/CK (SDFFR_X1)
                                                                    0.020 r
  library hold time                                     -0.017      0.003
  data required time                                                0.003
  ------------------------------------------------------------------------------
  data required time                                                0.003
  data arrival time                                                -0.353
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.350


  Startpoint: axis_out_tready[0]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/q_reg_reg_2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_out_tready[0] (in)                                0.003 &    0.103 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.052 &    0.156 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U38/ZN (INV_X1)
                                                         0.032 &    0.188 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U44/ZN (AOI211_X1)
                                                         0.015 &    0.203 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/FE_OFC41_n66/Z (CLKBUF_X1)
                                                         0.054 &    0.257 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U63/ZN (AOI21_X1)
                                                         0.039 &    0.296 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/FE_PHC922_n9/Z (CLKBUF_X1)
                                                         0.029 &    0.325 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/FE_PHC322_n9/Z (CLKBUF_X1)
                                                         0.029 &    0.354 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/q_reg_reg_2_/SE (SDFFR_X1)
                                                         0.000 &    0.354 r
  data arrival time                                                 0.354

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/q_reg_reg_2_/CK (SDFFR_X1)
                                                                    0.020 r
  library hold time                                     -0.017      0.003
  data required time                                                0.003
  ------------------------------------------------------------------------------
  data required time                                                0.003
  data arrival time                                                -0.354
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.351


  Startpoint: axis_out_tready[0]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/q_reg_reg_3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_out_tready[0] (in)                                0.003 &    0.103 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.052 &    0.156 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U38/ZN (INV_X1)
                                                         0.032 &    0.188 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U44/ZN (AOI211_X1)
                                                         0.015 &    0.203 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/FE_OFC41_n66/Z (CLKBUF_X1)
                                                         0.054 &    0.257 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U66/ZN (AOI21_X1)
                                                         0.040 &    0.297 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/FE_PHC924_n7/Z (CLKBUF_X1)
                                                         0.030 &    0.327 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/FE_PHC275_n7/Z (CLKBUF_X1)
                                                         0.029 &    0.356 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/q_reg_reg_3_/SE (SDFFR_X1)
                                                         0.000 &    0.356 r
  data arrival time                                                 0.356

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/q_reg_reg_3_/CK (SDFFR_X1)
                                                                    0.020 r
  library hold time                                     -0.017      0.003
  data required time                                                0.003
  ------------------------------------------------------------------------------
  data required time                                                0.003
  data arrival time                                                -0.356
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.353


  Startpoint: axis_out_tready[0]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/q_reg_reg_1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_out_tready[0] (in)                                0.003 &    0.103 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.052 &    0.156 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U38/ZN (INV_X1)
                                                         0.032 &    0.188 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U44/ZN (AOI211_X1)
                                                         0.015 &    0.203 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/FE_OFC41_n66/Z (CLKBUF_X1)
                                                         0.054 &    0.257 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U60/ZN (AOI21_X1)
                                                         0.041 &    0.298 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/FE_PHC923_n11/Z (CLKBUF_X1)
                                                         0.030 &    0.328 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/FE_PHC274_n11/Z (CLKBUF_X1)
                                                         0.029 &    0.357 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/q_reg_reg_1_/SE (SDFFR_X1)
                                                         0.000 &    0.357 r
  data arrival time                                                 0.357

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/q_reg_reg_1_/CK (SDFFR_X1)
                                                                    0.020 r
  library hold time                                     -0.017      0.003
  data required time                                                0.003
  ------------------------------------------------------------------------------
  data required time                                                0.003
  data arrival time                                                -0.357
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.354


  Startpoint: axis_out_tready[0]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_15_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_out_tready[0] (in)                                0.003 &    0.103 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.052 &    0.156 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U64/ZN (OAI21_X1)
                                                         0.036 &    0.191 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC118_n58/Z (CLKBUF_X1)
                                                         0.095 &    0.287 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U127/ZN (OAI21_X1)
                                                         0.028 &    0.314 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U128/ZN (AOI21_X1)
                                                         0.034 &    0.348 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC512_n33/Z (CLKBUF_X1)
                                                         0.035 &    0.383 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_15_/SE (SDFFR_X1)
                                                         0.000 &    0.383 r
  data arrival time                                                 0.383

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_15_/CK (SDFFR_X1)
                                                                    0.020 r
  library hold time                                     -0.017      0.003
  data required time                                                0.003
  ------------------------------------------------------------------------------
  data required time                                                0.003
  data arrival time                                                -0.383
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.380


  Startpoint: axis_out_tready[0]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_31_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_out_tready[0] (in)                                0.003 &    0.103 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.052 &    0.156 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U64/ZN (OAI21_X1)
                                                         0.036 &    0.191 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC118_n58/Z (CLKBUF_X1)
                                                         0.095 &    0.287 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U179/ZN (OAI21_X1)
                                                         0.029 &    0.316 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U180/ZN (AOI21_X1)
                                                         0.033 &    0.349 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC497_n1/Z (CLKBUF_X1)
                                                         0.035 &    0.383 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_31_/SE (SDFFR_X1)
                                                         0.000 &    0.383 r
  data arrival time                                                 0.383

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_31_/CK (SDFFR_X1)
                                                                    0.020 r
  library hold time                                     -0.017      0.003
  data required time                                                0.003
  ------------------------------------------------------------------------------
  data required time                                                0.003
  data arrival time                                                -0.383
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.380


  Startpoint: axis_out_tready[0]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_14_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_out_tready[0] (in)                                0.003 &    0.103 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.052 &    0.156 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U64/ZN (OAI21_X1)
                                                         0.036 &    0.191 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC118_n58/Z (CLKBUF_X1)
                                                         0.095 &    0.287 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U124/ZN (OAI21_X1)
                                                         0.029 &    0.316 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U125/ZN (AOI21_X1)
                                                         0.027 &    0.343 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC795_n35/Z (CLKBUF_X1)
                                                         0.029 &    0.372 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC306_n35/Z (CLKBUF_X1)
                                                         0.030 &    0.402 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_14_/SE (SDFFR_X1)
                                                         0.000 &    0.402 r
  data arrival time                                                 0.402

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_14_/CK (SDFFR_X1)
                                                                    0.020 r
  library hold time                                     -0.017      0.003
  data required time                                                0.003
  ------------------------------------------------------------------------------
  data required time                                                0.003
  data arrival time                                                -0.402
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.399


  Startpoint: axis_out_tready[0]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_19_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_out_tready[0] (in)                                0.003 &    0.103 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.052 &    0.156 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U64/ZN (OAI21_X1)
                                                         0.036 &    0.191 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC118_n58/Z (CLKBUF_X1)
                                                         0.095 &    0.287 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U139/ZN (OAI21_X1)
                                                         0.027 &    0.314 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U140/ZN (AOI21_X1)
                                                         0.026 &    0.340 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC804_n25/Z (CLKBUF_X1)
                                                         0.029 &    0.369 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC239_n25/Z (CLKBUF_X1)
                                                         0.033 &    0.402 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_19_/SE (SDFFR_X1)
                                                         0.000 &    0.402 r
  data arrival time                                                 0.402

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_19_/CK (SDFFR_X1)
                                                                    0.020 r
  library hold time                                     -0.017      0.003
  data required time                                                0.003
  ------------------------------------------------------------------------------
  data required time                                                0.003
  data arrival time                                                -0.402
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.399


  Startpoint: axis_out_tready[0]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_25_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_out_tready[0] (in)                                0.003 &    0.103 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.052 &    0.156 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U64/ZN (OAI21_X1)
                                                         0.036 &    0.191 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC118_n58/Z (CLKBUF_X1)
                                                         0.095 &    0.287 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U157/ZN (OAI21_X1)
                                                         0.027 &    0.314 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U158/ZN (AOI21_X1)
                                                         0.027 &    0.340 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC813_n13/Z (CLKBUF_X1)
                                                         0.029 &    0.369 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC235_n13/Z (CLKBUF_X1)
                                                         0.033 &    0.403 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_25_/SE (SDFFR_X1)
                                                         0.000 &    0.403 r
  data arrival time                                                 0.403

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_25_/CK (SDFFR_X1)
                                                                    0.020 r
  library hold time                                     -0.017      0.003
  data required time                                                0.003
  ------------------------------------------------------------------------------
  data required time                                                0.003
  data arrival time                                                -0.403
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.400


  Startpoint: axis_out_tready[0]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_18_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_out_tready[0] (in)                                0.003 &    0.103 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.052 &    0.156 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U64/ZN (OAI21_X1)
                                                         0.036 &    0.191 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC118_n58/Z (CLKBUF_X1)
                                                         0.095 &    0.287 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U136/ZN (OAI21_X1)
                                                         0.025 &    0.312 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U137/ZN (AOI21_X1)
                                                         0.033 &    0.345 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC279_n270/Z (CLKBUF_X1)
                                                         0.031 &    0.375 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC807_n270/Z (CLKBUF_X1)
                                                         0.029 &    0.405 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_18_/SE (SDFFR_X1)
                                                         0.000 &    0.405 r
  data arrival time                                                 0.405

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_18_/CK (SDFFR_X1)
                                                                    0.020 r
  library hold time                                     -0.017      0.003
  data required time                                                0.003
  ------------------------------------------------------------------------------
  data required time                                                0.003
  data arrival time                                                -0.405
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.402


  Startpoint: axis_out_tready[0]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_20_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_out_tready[0] (in)                                0.003 &    0.103 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.052 &    0.156 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U64/ZN (OAI21_X1)
                                                         0.036 &    0.191 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC118_n58/Z (CLKBUF_X1)
                                                         0.095 &    0.287 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U142/ZN (OAI21_X1)
                                                         0.028 &    0.315 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U143/ZN (AOI21_X1)
                                                         0.026 &    0.341 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC820_n23/Z (CLKBUF_X1)
                                                         0.029 &    0.370 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC247_n23/Z (CLKBUF_X1)
                                                         0.035 &    0.405 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_20_/SE (SDFFR_X1)
                                                         0.000 &    0.405 r
  data arrival time                                                 0.405

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_20_/CK (SDFFR_X1)
                                                                    0.020 r
  library hold time                                     -0.017      0.003
  data required time                                                0.003
  ------------------------------------------------------------------------------
  data required time                                                0.003
  data arrival time                                                -0.405
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.403


  Startpoint: axis_out_tready[0]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_28_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_out_tready[0] (in)                                0.003 &    0.103 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.052 &    0.156 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U64/ZN (OAI21_X1)
                                                         0.036 &    0.191 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC118_n58/Z (CLKBUF_X1)
                                                         0.095 &    0.287 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U170/ZN (OAI21_X1)
                                                         0.029 &    0.316 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U171/ZN (AOI21_X1)
                                                         0.031 &    0.347 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC801_n7/Z (CLKBUF_X1)
                                                         0.030 &    0.377 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC335_n7/Z (CLKBUF_X1)
                                                         0.030 &    0.407 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_28_/SE (SDFFR_X1)
                                                         0.000 &    0.407 r
  data arrival time                                                 0.407

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_28_/CK (SDFFR_X1)
                                                                    0.020 r
  library hold time                                     -0.017      0.003
  data required time                                                0.003
  ------------------------------------------------------------------------------
  data required time                                                0.003
  data arrival time                                                -0.407
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.404


  Startpoint: axis_out_tready[0]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_23_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_out_tready[0] (in)                                0.003 &    0.103 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.052 &    0.156 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U64/ZN (OAI21_X1)
                                                         0.036 &    0.191 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC118_n58/Z (CLKBUF_X1)
                                                         0.095 &    0.287 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U151/ZN (OAI21_X1)
                                                         0.028 &    0.314 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U152/ZN (AOI21_X1)
                                                         0.027 &    0.341 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC833_n17/Z (CLKBUF_X1)
                                                         0.029 &    0.370 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC294_n17/Z (CLKBUF_X1)
                                                         0.036 &    0.407 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_23_/SE (SDFFR_X1)
                                                         0.000 &    0.407 r
  data arrival time                                                 0.407

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_23_/CK (SDFFR_X1)
                                                                    0.020 r
  library hold time                                     -0.018      0.002
  data required time                                                0.002
  ------------------------------------------------------------------------------
  data required time                                                0.002
  data arrival time                                                -0.407
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.404


  Startpoint: axis_out_tready[0]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_29_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_out_tready[0] (in)                                0.003 &    0.103 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.052 &    0.156 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U64/ZN (OAI21_X1)
                                                         0.036 &    0.191 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC118_n58/Z (CLKBUF_X1)
                                                         0.095 &    0.287 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U173/ZN (OAI21_X1)
                                                         0.029 &    0.315 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U174/ZN (AOI21_X1)
                                                         0.027 &    0.343 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC500_n5/Z (CLKBUF_X1)
                                                         0.034 &    0.376 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC1359_n5/Z (CLKBUF_X1)
                                                         0.031 &    0.407 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_29_/SE (SDFFR_X1)
                                                         0.000 &    0.407 r
  data arrival time                                                 0.407

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_29_/CK (SDFFR_X1)
                                                                    0.020 r
  library hold time                                     -0.017      0.003
  data required time                                                0.003
  ------------------------------------------------------------------------------
  data required time                                                0.003
  data arrival time                                                -0.407
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.405


  Startpoint: axis_out_tready[0]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_26_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_out_tready[0] (in)                                0.003 &    0.103 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.052 &    0.156 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U64/ZN (OAI21_X1)
                                                         0.036 &    0.191 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC118_n58/Z (CLKBUF_X1)
                                                         0.095 &    0.287 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U164/ZN (OAI21_X1)
                                                         0.031 &    0.318 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U165/ZN (AOI21_X1)
                                                         0.031 &    0.349 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC278_n11/Z (CLKBUF_X1)
                                                         0.030 &    0.379 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC1348_n11/Z (CLKBUF_X1)
                                                         0.029 &    0.408 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_26_/SE (SDFFR_X1)
                                                         0.000 &    0.408 r
  data arrival time                                                 0.408

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_26_/CK (SDFFR_X1)
                                                                    0.020 r
  library hold time                                     -0.017      0.003
  data required time                                                0.003
  ------------------------------------------------------------------------------
  data required time                                                0.003
  data arrival time                                                -0.408
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.405


  Startpoint: axis_out_tready[0]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_17_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_out_tready[0] (in)                                0.003 &    0.103 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.052 &    0.156 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U64/ZN (OAI21_X1)
                                                         0.036 &    0.191 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC118_n58/Z (CLKBUF_X1)
                                                         0.095 &    0.287 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U133/ZN (OAI21_X1)
                                                         0.029 &    0.316 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U134/ZN (AOI21_X1)
                                                         0.033 &    0.349 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC267_n290/Z (CLKBUF_X1)
                                                         0.030 &    0.379 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC1350_n290/Z (CLKBUF_X1)
                                                         0.030 &    0.408 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_17_/SE (SDFFR_X1)
                                                         0.000 &    0.409 r
  data arrival time                                                 0.409

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_17_/CK (SDFFR_X1)
                                                                    0.020 r
  library hold time                                     -0.017      0.003
  data required time                                                0.003
  ------------------------------------------------------------------------------
  data required time                                                0.003
  data arrival time                                                -0.409
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.406


  Startpoint: axis_out_tready[0]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_30_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_out_tready[0] (in)                                0.003 &    0.103 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.052 &    0.156 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U64/ZN (OAI21_X1)
                                                         0.036 &    0.191 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC118_n58/Z (CLKBUF_X1)
                                                         0.095 &    0.287 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U176/ZN (OAI21_X1)
                                                         0.028 &    0.314 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U177/ZN (AOI21_X1)
                                                         0.034 &    0.349 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC503_n3/Z (CLKBUF_X1)
                                                         0.031 &    0.380 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC1321_n3/Z (CLKBUF_X1)
                                                         0.029 &    0.409 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_30_/SE (SDFFR_X1)
                                                         0.000 &    0.409 r
  data arrival time                                                 0.409

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_30_/CK (SDFFR_X1)
                                                                    0.020 r
  library hold time                                     -0.017      0.003
  data required time                                                0.003
  ------------------------------------------------------------------------------
  data required time                                                0.003
  data arrival time                                                -0.409
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.406


  Startpoint: axis_out_tready[0]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_21_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_out_tready[0] (in)                                0.003 &    0.103 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.052 &    0.156 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U64/ZN (OAI21_X1)
                                                         0.036 &    0.191 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC118_n58/Z (CLKBUF_X1)
                                                         0.095 &    0.287 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U145/ZN (OAI21_X1)
                                                         0.029 &    0.316 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U146/ZN (AOI21_X1)
                                                         0.035 &    0.352 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC280_n21/Z (CLKBUF_X1)
                                                         0.031 &    0.383 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC1390_n21/Z (CLKBUF_X1)
                                                         0.029 &    0.412 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_21_/SE (SDFFR_X1)
                                                         0.000 &    0.412 r
  data arrival time                                                 0.412

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_21_/CK (SDFFR_X1)
                                                                    0.020 r
  library hold time                                     -0.017      0.003
  data required time                                                0.003
  ------------------------------------------------------------------------------
  data required time                                                0.003
  data arrival time                                                -0.412
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.410


  Startpoint: axis_out_tready[0]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_out_tready[0] (in)                                0.003 &    0.103 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.052 &    0.156 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U73/ZN (NAND2_X1)
                                                         0.031 &    0.187 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U74/ZN (OAI33_X1)
                                                         0.017 &    0.204 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC42_n70/Z (CLKBUF_X1)
                                                         0.095 &    0.299 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U92/ZN (AOI22_X1)
                                                         0.069 &    0.368 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U93/ZN (OAI21_X1)
                                                         0.019 &    0.387 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U94/ZN (AOI21_X1)
                                                         0.029 &    0.415 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC502_n53/Z (CLKBUF_X1)
                                                         0.036 &    0.452 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_5_/SE (SDFFR_X1)
                                                         0.000 &    0.452 r
  data arrival time                                                 0.452

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_5_/CK (SDFFR_X1)
                                                                    0.020 r
  library hold time                                     -0.017      0.003
  data required time                                                0.003
  ------------------------------------------------------------------------------
  data required time                                                0.003
  data arrival time                                                -0.452
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.449


  Startpoint: axis_out_tready[0]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_16_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_out_tready[0] (in)                                0.003 &    0.103 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.052 &    0.156 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U67/ZN (NOR4_X1)
                                                         0.079 &    0.234 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC120_n60/Z (CLKBUF_X1)
                                                         0.107 &    0.341 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U129/ZN (AOI22_X1)
                                                         0.029 &    0.370 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U130/ZN (OAI21_X1)
                                                         0.022 &    0.391 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U131/ZN (AOI21_X1)
                                                         0.012 &    0.403 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC927_n31/Z (CLKBUF_X1)
                                                         0.025 &    0.428 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC334_n31/Z (CLKBUF_X1)
                                                         0.029 &    0.457 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_16_/SE (SDFFR_X1)
                                                         0.000 &    0.457 f
  data arrival time                                                 0.457

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_16_/CK (SDFFR_X1)
                                                                    0.020 r
  library hold time                                     -0.020     -0.000
  data required time                                               -0.000
  ------------------------------------------------------------------------------
  data required time                                               -0.000
  data arrival time                                                -0.457
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.457


  Startpoint: axis_out_tready[0]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_24_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_out_tready[0] (in)                                0.003 &    0.103 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.052 &    0.156 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U67/ZN (NOR4_X1)
                                                         0.079 &    0.234 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC120_n60/Z (CLKBUF_X1)
                                                         0.107 &    0.341 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U153/ZN (AOI22_X1)
                                                         0.030 &    0.370 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U154/ZN (OAI21_X1)
                                                         0.021 &    0.391 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U155/ZN (AOI21_X1)
                                                         0.012 &    0.404 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC932_n15/Z (CLKBUF_X1)
                                                         0.026 &    0.430 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC345_n15/Z (CLKBUF_X1)
                                                         0.029 &    0.458 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_24_/SE (SDFFR_X1)
                                                         0.000 &    0.458 f
  data arrival time                                                 0.458

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_24_/CK (SDFFR_X1)
                                                                    0.020 r
  library hold time                                     -0.020     -0.000
  data required time                                               -0.000
  ------------------------------------------------------------------------------
  data required time                                               -0.000
  data arrival time                                                -0.458
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.459


  Startpoint: axis_out_tready[0]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_out_tready[0] (in)                                0.003 &    0.103 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.052 &    0.156 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U73/ZN (NAND2_X1)
                                                         0.031 &    0.187 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U74/ZN (OAI33_X1)
                                                         0.017 &    0.204 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC42_n70/Z (CLKBUF_X1)
                                                         0.095 &    0.299 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U89/ZN (AOI22_X1)
                                                         0.064 &    0.363 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U90/ZN (OAI21_X1)
                                                         0.019 &    0.382 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U91/ZN (AOI21_X1)
                                                         0.030 &    0.412 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC788_n55/Z (CLKBUF_X1)
                                                         0.029 &    0.441 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC277_n55/Z (CLKBUF_X1)
                                                         0.029 &    0.470 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_4_/SE (SDFFR_X1)
                                                         0.000 &    0.470 r
  data arrival time                                                 0.470

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_4_/CK (SDFFR_X1)
                                                                    0.020 r
  library hold time                                     -0.017      0.003
  data required time                                                0.003
  ------------------------------------------------------------------------------
  data required time                                                0.003
  data arrival time                                                -0.470
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.467


  Startpoint: axis_out_tready[0]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_12_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_out_tready[0] (in)                                0.003 &    0.103 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.052 &    0.156 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U73/ZN (NAND2_X1)
                                                         0.031 &    0.187 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U74/ZN (OAI33_X1)
                                                         0.017 &    0.204 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC42_n70/Z (CLKBUF_X1)
                                                         0.095 &    0.299 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U113/ZN (AOI22_X1)
                                                         0.066 &    0.365 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U114/ZN (OAI21_X1)
                                                         0.018 &    0.383 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U115/ZN (AOI21_X1)
                                                         0.029 &    0.412 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC929_n39/Z (CLKBUF_X1)
                                                         0.029 &    0.441 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC292_n39/Z (CLKBUF_X1)
                                                         0.029 &    0.470 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_12_/SE (SDFFR_X1)
                                                         0.000 &    0.470 r
  data arrival time                                                 0.470

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_12_/CK (SDFFR_X1)
                                                                    0.020 r
  library hold time                                     -0.017      0.003
  data required time                                                0.003
  ------------------------------------------------------------------------------
  data required time                                                0.003
  data arrival time                                                -0.470
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.467


  Startpoint: axis_out_tready[0]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_13_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_out_tready[0] (in)                                0.003 &    0.103 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.052 &    0.156 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U73/ZN (NAND2_X1)
                                                         0.031 &    0.187 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U74/ZN (OAI33_X1)
                                                         0.017 &    0.204 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC42_n70/Z (CLKBUF_X1)
                                                         0.095 &    0.299 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U120/ZN (AOI22_X1)
                                                         0.062 &    0.362 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U121/ZN (OAI21_X1)
                                                         0.018 &    0.379 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U122/ZN (AOI21_X1)
                                                         0.027 &    0.407 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC824_n37/Z (CLKBUF_X1)
                                                         0.028 &    0.435 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC258_n37/Z (CLKBUF_X1)
                                                         0.035 &    0.470 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_13_/SE (SDFFR_X1)
                                                         0.000 &    0.470 r
  data arrival time                                                 0.470

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_13_/CK (SDFFR_X1)
                                                                    0.020 r
  library hold time                                     -0.017      0.003
  data required time                                                0.003
  ------------------------------------------------------------------------------
  data required time                                                0.003
  data arrival time                                                -0.470
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.467


  Startpoint: axis_out_tready[0]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_11_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_out_tready[0] (in)                                0.003 &    0.103 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.052 &    0.156 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U73/ZN (NAND2_X1)
                                                         0.031 &    0.187 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U74/ZN (OAI33_X1)
                                                         0.017 &    0.204 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC42_n70/Z (CLKBUF_X1)
                                                         0.095 &    0.299 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U110/ZN (AOI22_X1)
                                                         0.067 &    0.366 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U111/ZN (OAI21_X1)
                                                         0.018 &    0.384 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U112/ZN (AOI21_X1)
                                                         0.027 &    0.411 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC806_n410/Z (CLKBUF_X1)
                                                         0.031 &    0.442 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC350_n410/Z (CLKBUF_X1)
                                                         0.030 &    0.472 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_11_/SE (SDFFR_X1)
                                                         0.000 &    0.472 r
  data arrival time                                                 0.472

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_11_/CK (SDFFR_X1)
                                                                    0.020 r
  library hold time                                     -0.017      0.003
  data required time                                                0.003
  ------------------------------------------------------------------------------
  data required time                                                0.003
  data arrival time                                                -0.472
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.469


  Startpoint: axis_out_tready[0]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_out_tready[0] (in)                                0.003 &    0.103 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.052 &    0.156 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U73/ZN (NAND2_X1)
                                                         0.031 &    0.187 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U74/ZN (OAI33_X1)
                                                         0.017 &    0.204 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC42_n70/Z (CLKBUF_X1)
                                                         0.095 &    0.299 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U86/ZN (AOI22_X1)
                                                         0.071 &    0.370 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U87/ZN (OAI21_X1)
                                                         0.020 &    0.389 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U88/ZN (AOI21_X1)
                                                         0.029 &    0.418 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC928_n570/Z (CLKBUF_X1)
                                                         0.030 &    0.448 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC323_n570/Z (CLKBUF_X1)
                                                         0.029 &    0.477 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_3_/SE (SDFFR_X1)
                                                         0.000 &    0.477 r
  data arrival time                                                 0.477

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_3_/CK (SDFFR_X1)
                                                                    0.020 r
  library hold time                                     -0.017      0.003
  data required time                                                0.003
  ------------------------------------------------------------------------------
  data required time                                                0.003
  data arrival time                                                -0.477
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.474


  Startpoint: axis_out_tready[0]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_10_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_out_tready[0] (in)                                0.003 &    0.103 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.052 &    0.156 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U73/ZN (NAND2_X1)
                                                         0.031 &    0.187 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U74/ZN (OAI33_X1)
                                                         0.017 &    0.204 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC42_n70/Z (CLKBUF_X1)
                                                         0.095 &    0.299 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U107/ZN (AOI22_X1)
                                                         0.067 &    0.367 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U108/ZN (OAI21_X1)
                                                         0.019 &    0.386 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U109/ZN (AOI21_X1)
                                                         0.033 &    0.418 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC506_n430/Z (CLKBUF_X1)
                                                         0.031 &    0.449 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC1323_n430/Z (CLKBUF_X1)
                                                         0.029 &    0.479 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_10_/SE (SDFFR_X1)
                                                         0.000 &    0.479 r
  data arrival time                                                 0.479

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_10_/CK (SDFFR_X1)
                                                                    0.020 r
  library hold time                                     -0.017      0.003
  data required time                                                0.003
  ------------------------------------------------------------------------------
  data required time                                                0.003
  data arrival time                                                -0.479
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.476


  Startpoint: axis_out_tready[0]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_22_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_out_tready[0] (in)                                0.003 &    0.103 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.052 &    0.156 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U64/ZN (OAI21_X1)
                                                         0.036 &    0.191 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC118_n58/Z (CLKBUF_X1)
                                                         0.095 &    0.287 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC119_n58/Z (CLKBUF_X1)
                                                         0.134 &    0.420 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U148/ZN (OAI21_X1)
                                                         0.026 &    0.446 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U149/ZN (AOI21_X1)
                                                         0.029 &    0.475 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC508_n19/Z (CLKBUF_X1)
                                                         0.033 &    0.509 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_22_/SE (SDFFR_X1)
                                                         0.000 &    0.509 r
  data arrival time                                                 0.509

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_22_/CK (SDFFR_X1)
                                                                    0.020 r
  library hold time                                     -0.017      0.003
  data required time                                                0.003
  ------------------------------------------------------------------------------
  data required time                                                0.003
  data arrival time                                                -0.509
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.506


  Startpoint: axis_out_tready[0]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_out_tready[0] (in)                                0.003 &    0.103 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.052 &    0.156 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U64/ZN (OAI21_X1)
                                                         0.036 &    0.191 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC118_n58/Z (CLKBUF_X1)
                                                         0.095 &    0.287 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC119_n58/Z (CLKBUF_X1)
                                                         0.134 &    0.420 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U84/ZN (OAI21_X1)
                                                         0.026 &    0.447 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U85/ZN (AOI21_X1)
                                                         0.027 &    0.473 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC495_n59/Z (CLKBUF_X1)
                                                         0.037 &    0.510 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_2_/SE (SDFFR_X1)
                                                         0.000 &    0.510 r
  data arrival time                                                 0.510

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_2_/CK (SDFFR_X1)
                                                                    0.020 r
  library hold time                                     -0.017      0.003
  data required time                                                0.003
  ------------------------------------------------------------------------------
  data required time                                                0.003
  data arrival time                                                -0.510
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.508


  Startpoint: axis_out_tready[0]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_27_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_out_tready[0] (in)                                0.003 &    0.103 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.052 &    0.156 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U64/ZN (OAI21_X1)
                                                         0.036 &    0.191 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC118_n58/Z (CLKBUF_X1)
                                                         0.095 &    0.287 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC119_n58/Z (CLKBUF_X1)
                                                         0.134 &    0.420 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U167/ZN (OAI21_X1)
                                                         0.023 &    0.444 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U168/ZN (AOI21_X1)
                                                         0.034 &    0.477 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC510_n9/Z (CLKBUF_X1)
                                                         0.035 &    0.512 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_27_/SE (SDFFR_X1)
                                                         0.000 &    0.512 r
  data arrival time                                                 0.512

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_27_/CK (SDFFR_X1)
                                                                    0.020 r
  library hold time                                     -0.017      0.003
  data required time                                                0.003
  ------------------------------------------------------------------------------
  data required time                                                0.003
  data arrival time                                                -0.512
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.509


  Startpoint: axis_out_tready[0]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_7_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_out_tready[0] (in)                                0.003 &    0.103 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.052 &    0.156 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U64/ZN (OAI21_X1)
                                                         0.036 &    0.191 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC118_n58/Z (CLKBUF_X1)
                                                         0.095 &    0.287 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC119_n58/Z (CLKBUF_X1)
                                                         0.134 &    0.420 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U99/ZN (OAI21_X1)
                                                         0.033 &    0.453 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U100/ZN (AOI21_X1)
                                                         0.030 &    0.484 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC304_n49/Z (CLKBUF_X1)
                                                         0.034 &    0.517 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_7_/SE (SDFFR_X1)
                                                         0.000 &    0.517 r
  data arrival time                                                 0.517

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_7_/CK (SDFFR_X1)
                                                                    0.020 r
  library hold time                                     -0.017      0.003
  data required time                                                0.003
  ------------------------------------------------------------------------------
  data required time                                                0.003
  data arrival time                                                -0.517
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.514


  Startpoint: axis_out_tready[0]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_8_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_out_tready[0] (in)                                0.003 &    0.103 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.052 &    0.156 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U64/ZN (OAI21_X1)
                                                         0.036 &    0.191 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC118_n58/Z (CLKBUF_X1)
                                                         0.095 &    0.287 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC119_n58/Z (CLKBUF_X1)
                                                         0.134 &    0.420 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U102/ZN (OAI21_X1)
                                                         0.024 &    0.445 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U103/ZN (AOI21_X1)
                                                         0.026 &    0.471 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC926_n47/Z (CLKBUF_X1)
                                                         0.028 &    0.499 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC344_n47/Z (CLKBUF_X1)
                                                         0.029 &    0.528 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_8_/SE (SDFFR_X1)
                                                         0.000 &    0.528 r
  data arrival time                                                 0.528

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_8_/CK (SDFFR_X1)
                                                                    0.020 r
  library hold time                                     -0.017      0.003
  data required time                                                0.003
  ------------------------------------------------------------------------------
  data required time                                                0.003
  data arrival time                                                -0.528
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.525


  Startpoint: axis_out_tready[0]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_9_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_out_tready[0] (in)                                0.003 &    0.103 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.052 &    0.156 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U64/ZN (OAI21_X1)
                                                         0.036 &    0.191 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC118_n58/Z (CLKBUF_X1)
                                                         0.095 &    0.287 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC119_n58/Z (CLKBUF_X1)
                                                         0.134 &    0.420 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U105/ZN (OAI21_X1)
                                                         0.025 &    0.446 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U106/ZN (AOI21_X1)
                                                         0.028 &    0.474 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC933_n450/Z (CLKBUF_X1)
                                                         0.029 &    0.503 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC197_n450/Z (CLKBUF_X1)
                                                         0.032 &    0.536 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_9_/SE (SDFFR_X1)
                                                         0.000 &    0.536 r
  data arrival time                                                 0.536

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_9_/CK (SDFFR_X1)
                                                                    0.020 r
  library hold time                                     -0.017      0.003
  data required time                                                0.003
  ------------------------------------------------------------------------------
  data required time                                                0.003
  data arrival time                                                -0.536
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.533


  Startpoint: axis_out_tready[0]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_out_tready[0] (in)                                0.003 &    0.103 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.052 &    0.156 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U64/ZN (OAI21_X1)
                                                         0.036 &    0.191 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC118_n58/Z (CLKBUF_X1)
                                                         0.095 &    0.287 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC119_n58/Z (CLKBUF_X1)
                                                         0.134 &    0.420 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U81/ZN (OAI21_X1)
                                                         0.029 &    0.449 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U82/ZN (AOI21_X1)
                                                         0.027 &    0.476 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC931_n61/Z (CLKBUF_X1)
                                                         0.028 &    0.504 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC206_n61/Z (CLKBUF_X1)
                                                         0.033 &    0.537 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_1_/SE (SDFFR_X1)
                                                         0.000 &    0.538 r
  data arrival time                                                 0.538

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_1_/CK (SDFFR_X1)
                                                                    0.020 r
  library hold time                                     -0.017      0.003
  data required time                                                0.003
  ------------------------------------------------------------------------------
  data required time                                                0.003
  data arrival time                                                -0.538
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.535


  Startpoint: axis_out_tready[0]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_out_tready[0] (in)                                0.003 &    0.103 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.052 &    0.156 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U64/ZN (OAI21_X1)
                                                         0.036 &    0.191 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC118_n58/Z (CLKBUF_X1)
                                                         0.095 &    0.287 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC119_n58/Z (CLKBUF_X1)
                                                         0.134 &    0.420 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U96/ZN (OAI21_X1)
                                                         0.028 &    0.448 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U97/ZN (AOI21_X1)
                                                         0.032 &    0.480 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC293_n51/Z (CLKBUF_X1)
                                                         0.031 &    0.511 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC797_n51/Z (CLKBUF_X1)
                                                         0.029 &    0.540 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_6_/SE (SDFFR_X1)
                                                         0.000 &    0.540 r
  data arrival time                                                 0.540

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_6_/CK (SDFFR_X1)
                                                                    0.020 r
  library hold time                                     -0.017      0.003
  data required time                                                0.003
  ------------------------------------------------------------------------------
  data required time                                                0.003
  data arrival time                                                -0.540
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.537


  Startpoint: axis_out_tready[0]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_out_tready[0] (in)                                0.003 &    0.103 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.052 &    0.156 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U64/ZN (OAI21_X1)
                                                         0.036 &    0.191 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC118_n58/Z (CLKBUF_X1)
                                                         0.095 &    0.287 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC119_n58/Z (CLKBUF_X1)
                                                         0.134 &    0.420 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U78/ZN (OAI21_X1)
                                                         0.027 &    0.448 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U79/ZN (AOI21_X1)
                                                         0.034 &    0.482 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC313_n63/Z (CLKBUF_X1)
                                                         0.031 &    0.513 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC1305_n63/Z (CLKBUF_X1)
                                                         0.030 &    0.543 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_0_/SE (SDFFR_X1)
                                                         0.000 &    0.543 r
  data arrival time                                                 0.543

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_0_/CK (SDFFR_X1)
                                                                    0.020 r
  library hold time                                     -0.017      0.003
  data required time                                                0.003
  ------------------------------------------------------------------------------
  data required time                                                0.003
  data arrival time                                                -0.543
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.540


1
