#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_000001a901504850 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001a901518400 .scope module, "tb" "tb" 3 43;
 .timescale -12 -12;
L_000001a901501c40 .functor NOT 1, L_000001a90156ddd0, C4<0>, C4<0>, C4<0>;
L_000001a9015022d0 .functor XOR 1, L_000001a90156eaf0, L_000001a90156ecd0, C4<0>, C4<0>;
L_000001a9015013f0 .functor XOR 1, L_000001a9015022d0, L_000001a90156f130, C4<0>, C4<0>;
v000001a90156de70_0 .net *"_ivl_10", 0 0, L_000001a90156f130;  1 drivers
v000001a90156e870_0 .net *"_ivl_12", 0 0, L_000001a9015013f0;  1 drivers
v000001a90156e2d0_0 .net *"_ivl_2", 0 0, L_000001a90156ee10;  1 drivers
v000001a90156e5f0_0 .net *"_ivl_4", 0 0, L_000001a90156eaf0;  1 drivers
v000001a90156d330_0 .net *"_ivl_6", 0 0, L_000001a90156ecd0;  1 drivers
v000001a90156e690_0 .net *"_ivl_8", 0 0, L_000001a9015022d0;  1 drivers
v000001a90156d650_0 .net "a", 0 0, v000001a9014fd6a0_0;  1 drivers
v000001a90156d6f0_0 .net "b", 0 0, v000001a9014fcd40_0;  1 drivers
v000001a90156e370_0 .net "c", 0 0, v000001a9014fd420_0;  1 drivers
v000001a90156d3d0_0 .var "clk", 0 0;
v000001a90156ea50_0 .net "out_dut", 0 0, L_000001a901502260;  1 drivers
v000001a90156e4b0_0 .net "out_ref", 0 0, L_000001a901501850;  1 drivers
v000001a90156ec30_0 .var/2u "stats1", 159 0;
v000001a90156e550_0 .var/2u "strobe", 0 0;
v000001a90156d970_0 .net "tb_match", 0 0, L_000001a90156ddd0;  1 drivers
v000001a90156eeb0_0 .net "tb_mismatch", 0 0, L_000001a901501c40;  1 drivers
v000001a90156e730_0 .net "wavedrom_enable", 0 0, v000001a90156dab0_0;  1 drivers
v000001a90156db50_0 .net "wavedrom_title", 511 0, v000001a90156dd30_0;  1 drivers
L_000001a90156ee10 .concat [ 1 0 0 0], L_000001a901501850;
L_000001a90156eaf0 .concat [ 1 0 0 0], L_000001a901501850;
L_000001a90156ecd0 .concat [ 1 0 0 0], L_000001a901502260;
L_000001a90156f130 .concat [ 1 0 0 0], L_000001a901501850;
L_000001a90156ddd0 .cmp/eeq 1, L_000001a90156ee10, L_000001a9015013f0;
S_000001a901503f30 .scope module, "good1" "RefModule" 3 86, 4 2 0, S_000001a901518400;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "out";
L_000001a901501700 .functor OR 1, v000001a9014fd6a0_0, v000001a9014fcd40_0, C4<0>, C4<0>;
L_000001a901501850 .functor OR 1, L_000001a901501700, v000001a9014fd420_0, C4<0>, C4<0>;
v000001a9014fc980_0 .net *"_ivl_0", 0 0, L_000001a901501700;  1 drivers
v000001a9014fd240_0 .net "a", 0 0, v000001a9014fd6a0_0;  alias, 1 drivers
v000001a9014fd2e0_0 .net "b", 0 0, v000001a9014fcd40_0;  alias, 1 drivers
v000001a9014fcb60_0 .net "c", 0 0, v000001a9014fd420_0;  alias, 1 drivers
v000001a9014fd380_0 .net "out", 0 0, L_000001a901501850;  alias, 1 drivers
S_000001a9015040c0 .scope module, "stim1" "stimulus_gen" 3 80, 3 6 0, S_000001a901518400;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v000001a9014fd6a0_0 .var "a", 0 0;
v000001a9014fcd40_0 .var "b", 0 0;
v000001a9014fd420_0 .var "c", 0 0;
v000001a9014fd600_0 .net "clk", 0 0, v000001a90156d3d0_0;  1 drivers
v000001a90156dab0_0 .var "wavedrom_enable", 0 0;
v000001a90156dd30_0 .var "wavedrom_title", 511 0;
S_000001a9014d2f30 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 27, 3 27 0, S_000001a9015040c0;
 .timescale -12 -12;
v000001a9014fd560_0 .var/2s "count", 31 0;
E_000001a9014fe7c0/0 .event negedge, v000001a9014fd600_0;
E_000001a9014fe7c0/1 .event posedge, v000001a9014fd600_0;
E_000001a9014fe7c0 .event/or E_000001a9014fe7c0/0, E_000001a9014fe7c0/1;
E_000001a9014fdfc0 .event posedge, v000001a9014fd600_0;
S_000001a9014d30c0 .scope task, "wavedrom_start" "wavedrom_start" 3 18, 3 18 0, S_000001a9015040c0;
 .timescale -12 -12;
v000001a9014fcc00_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_000001a9014d3250 .scope task, "wavedrom_stop" "wavedrom_stop" 3 21, 3 21 0, S_000001a9015040c0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_000001a9013ec480 .scope module, "top_module1" "TopModule" 3 92, 5 3 0, S_000001a901518400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "out";
L_000001a901501e00 .functor NOT 1, v000001a9014fd420_0, C4<0>, C4<0>, C4<0>;
L_000001a9015014d0 .functor AND 1, v000001a9014fcd40_0, L_000001a901501e00, C4<1>, C4<1>;
L_000001a901501ee0 .functor NOT 1, v000001a9014fcd40_0, C4<0>, C4<0>, C4<0>;
L_000001a901501f50 .functor AND 1, L_000001a901501ee0, v000001a9014fd420_0, C4<1>, C4<1>;
L_000001a901501fc0 .functor OR 1, L_000001a9015014d0, L_000001a901501f50, C4<0>, C4<0>;
L_000001a901501b60 .functor AND 1, v000001a9014fcd40_0, v000001a9014fd420_0, C4<1>, C4<1>;
L_000001a901501af0 .functor OR 1, L_000001a901501fc0, L_000001a901501b60, C4<0>, C4<0>;
L_000001a9015019a0 .functor AND 1, v000001a9014fd6a0_0, v000001a9014fcd40_0, C4<1>, C4<1>;
L_000001a901502030 .functor NOT 1, v000001a9014fd420_0, C4<0>, C4<0>, C4<0>;
L_000001a901501bd0 .functor AND 1, L_000001a9015019a0, L_000001a901502030, C4<1>, C4<1>;
L_000001a9015018c0 .functor OR 1, L_000001a901501af0, L_000001a901501bd0, C4<0>, C4<0>;
L_000001a901501cb0 .functor NOT 1, v000001a9014fcd40_0, C4<0>, C4<0>, C4<0>;
L_000001a9015020a0 .functor AND 1, v000001a9014fd6a0_0, L_000001a901501cb0, C4<1>, C4<1>;
L_000001a901502180 .functor AND 1, L_000001a9015020a0, v000001a9014fd420_0, C4<1>, C4<1>;
L_000001a901502110 .functor OR 1, L_000001a9015018c0, L_000001a901502180, C4<0>, C4<0>;
L_000001a9015021f0 .functor AND 1, v000001a9014fd6a0_0, v000001a9014fcd40_0, C4<1>, C4<1>;
L_000001a901501930 .functor AND 1, L_000001a9015021f0, v000001a9014fd420_0, C4<1>, C4<1>;
L_000001a901502260 .functor OR 1, L_000001a901502110, L_000001a901501930, C4<0>, C4<0>;
v000001a90156ed70_0 .net *"_ivl_0", 0 0, L_000001a901501e00;  1 drivers
v000001a90156dc90_0 .net *"_ivl_10", 0 0, L_000001a901501b60;  1 drivers
v000001a90156df10_0 .net *"_ivl_12", 0 0, L_000001a901501af0;  1 drivers
v000001a90156eff0_0 .net *"_ivl_14", 0 0, L_000001a9015019a0;  1 drivers
v000001a90156d5b0_0 .net *"_ivl_16", 0 0, L_000001a901502030;  1 drivers
v000001a90156e190_0 .net *"_ivl_18", 0 0, L_000001a901501bd0;  1 drivers
v000001a90156eb90_0 .net *"_ivl_2", 0 0, L_000001a9015014d0;  1 drivers
v000001a90156f090_0 .net *"_ivl_20", 0 0, L_000001a9015018c0;  1 drivers
v000001a90156d830_0 .net *"_ivl_22", 0 0, L_000001a901501cb0;  1 drivers
v000001a90156e410_0 .net *"_ivl_24", 0 0, L_000001a9015020a0;  1 drivers
v000001a90156d510_0 .net *"_ivl_26", 0 0, L_000001a901502180;  1 drivers
v000001a90156e910_0 .net *"_ivl_28", 0 0, L_000001a901502110;  1 drivers
v000001a90156e0f0_0 .net *"_ivl_30", 0 0, L_000001a9015021f0;  1 drivers
v000001a90156da10_0 .net *"_ivl_32", 0 0, L_000001a901501930;  1 drivers
v000001a90156e7d0_0 .net *"_ivl_4", 0 0, L_000001a901501ee0;  1 drivers
v000001a90156dbf0_0 .net *"_ivl_6", 0 0, L_000001a901501f50;  1 drivers
v000001a90156f1d0_0 .net *"_ivl_8", 0 0, L_000001a901501fc0;  1 drivers
v000001a90156d8d0_0 .net "a", 0 0, v000001a9014fd6a0_0;  alias, 1 drivers
v000001a90156e9b0_0 .net "b", 0 0, v000001a9014fcd40_0;  alias, 1 drivers
v000001a90156e230_0 .net "c", 0 0, v000001a9014fd420_0;  alias, 1 drivers
v000001a90156d470_0 .net "out", 0 0, L_000001a901502260;  alias, 1 drivers
S_000001a9013ec610 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 100, 3 100 0, S_000001a901518400;
 .timescale -12 -12;
E_000001a9014fe240 .event edge, v000001a90156e550_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v000001a90156e550_0;
    %nor/r;
    %assign/vec4 v000001a90156e550_0, 0;
    %wait E_000001a9014fe240;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_000001a9015040c0;
T_3 ;
    %fork t_1, S_000001a9014d2f30;
    %jmp t_0;
    .scope S_000001a9014d2f30;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a9014fd560_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v000001a9014fd420_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a9014fcd40_0, 0;
    %assign/vec4 v000001a9014fd6a0_0, 0;
    %pushi/vec4 10, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001a9014fdfc0;
    %load/vec4 v000001a9014fd560_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000001a9014fd560_0, 0, 32;
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v000001a9014fd420_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a9014fcd40_0, 0;
    %assign/vec4 v000001a9014fd6a0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_000001a9014d3250;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001a9014fe7c0;
    %vpi_func 3 36 "$urandom" 32 {0 0 0};
    %pad/u 3;
    %split/vec4 1;
    %assign/vec4 v000001a9014fd6a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a9014fcd40_0, 0;
    %assign/vec4 v000001a9014fd420_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 38 "$finish" {0 0 0};
    %end;
    .scope S_000001a9015040c0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_000001a901518400;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a90156d3d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a90156e550_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_000001a901518400;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v000001a90156d3d0_0;
    %inv;
    %store/vec4 v000001a90156d3d0_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_000001a901518400;
T_6 ;
    %vpi_call/w 3 72 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 73 "$dumpvars", 32'sb00000000000000000000000000000001, v000001a9014fd600_0, v000001a90156eeb0_0, v000001a90156d650_0, v000001a90156d6f0_0, v000001a90156e370_0, v000001a90156e4b0_0, v000001a90156ea50_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_000001a901518400;
T_7 ;
    %load/vec4 v000001a90156ec30_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %vpi_call/w 3 109 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", &PV<v000001a90156ec30_0, 64, 32>, &PV<v000001a90156ec30_0, 32, 32> {0 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 110 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %vpi_call/w 3 112 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v000001a90156ec30_0, 128, 32>, &PV<v000001a90156ec30_0, 0, 32> {0 0 0};
    %vpi_call/w 3 113 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 114 "$display", "Mismatches: %1d in %1d samples", &PV<v000001a90156ec30_0, 128, 32>, &PV<v000001a90156ec30_0, 0, 32> {0 0 0};
    %end;
    .thread T_7, $final;
    .scope S_000001a901518400;
T_8 ;
    %wait E_000001a9014fe7c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001a90156ec30_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a90156ec30_0, 4, 32;
    %load/vec4 v000001a90156d970_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v000001a90156ec30_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a90156ec30_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001a90156ec30_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a90156ec30_0, 4, 32;
T_8.0 ;
    %load/vec4 v000001a90156e4b0_0;
    %load/vec4 v000001a90156e4b0_0;
    %load/vec4 v000001a90156ea50_0;
    %xor;
    %load/vec4 v000001a90156e4b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v000001a90156ec30_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 129 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a90156ec30_0, 4, 32;
T_8.6 ;
    %load/vec4 v000001a90156ec30_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a90156ec30_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001a901518400;
T_9 ;
    %delay 1000000, 0;
    %vpi_call/w 3 137 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 138 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob050_kmap1_test.sv";
    "dataset_code-complete-iccad2023/Prob050_kmap1_ref.sv";
    "results\phi4_14b_0shot_temp0.0\Prob050_kmap1/Prob050_kmap1_sample01.sv";
