# vsim -c top 
# Start time: 16:10:42 on Nov 08,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.inf(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.pkg(fast)
# Loading work.top_sv_unit(fast)
# Loading work.top(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test par_wr_test...
# UVM_INFO wr_driver.sv(19) @ 10: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 0 | wdata = 254
# ** Info: Write Reset Pass
#    Time: 10 ns Started: 10 ns  Scope: top.vif File: interface.sv Line: 72
# ** Info: Write Clock Toggling Pass
#    Time: 10 ns Started: 10 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_driver.sv(18) @ 20: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Reset Pass
#    Time: 20 ns Started: 20 ns  Scope: top.vif File: interface.sv Line: 61
# ** Info: Read Clock Toggling Pass
#    Time: 20 ns Started: 20 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 30: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 30: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 0, wq2_rptr = 0
# UVM_INFO sequence.sv(104) @ 30: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [30] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 30: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 116
# ** Info: Valid Write Inputs Pass
#    Time: 30 ns Started: 30 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 30 ns Started: 30 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 50: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(60) @ 50: uvm_test_top.env.scb [scoreboard] WRITE : addr = 0, data = 116, memory  = '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 116}
# UVM_INFO scoreboard.sv(64) @ 50: uvm_test_top.env.scb [scoreboard] write_count = 1, wbin_next = 1, wgray_next = 1
# UVM_INFO scoreboard.sv(76) @ 50: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 0, wq2_rptr = 0
# UVM_INFO sequence.sv(104) @ 50: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [50] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 50: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 18
# ** Info: Valid Write Inputs Pass
#    Time: 50 ns Started: 50 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 50 ns Started: 50 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 60: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 116
# UVM_INFO scoreboard.sv(125) @ 60: uvm_test_top.env.scb [scoreboard] REMPTY Mismatch, Expected = 0, Actual = 1, rbin = 0, rq2_wptr = 0
# UVM_INFO sequence.sv(74) @ 60: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [60] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 60: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 60 ns Started: 60 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 70: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(60) @ 70: uvm_test_top.env.scb [scoreboard] WRITE : addr = 1, data = 18, memory  = '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 18, 116}
# UVM_INFO scoreboard.sv(64) @ 70: uvm_test_top.env.scb [scoreboard] write_count = 2, wbin_next = 2, wgray_next = 3
# UVM_INFO scoreboard.sv(76) @ 70: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 1, wq2_rptr = 0
# UVM_INFO sequence.sv(104) @ 70: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [70] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 70: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 216
# ** Info: Valid Write Inputs Pass
#    Time: 70 ns Started: 70 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 70 ns Started: 70 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 90: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(60) @ 90: uvm_test_top.env.scb [scoreboard] WRITE : addr = 2, data = 216, memory  = '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 216, 18, 116}
# UVM_INFO scoreboard.sv(64) @ 90: uvm_test_top.env.scb [scoreboard] write_count = 3, wbin_next = 3, wgray_next = 2
# UVM_INFO scoreboard.sv(76) @ 90: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 2, wq2_rptr = 0
# UVM_INFO sequence.sv(104) @ 90: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [90] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 90: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 84
# ** Info: Valid Write Inputs Pass
#    Time: 90 ns Started: 90 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 90 ns Started: 90 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 100: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 116
# UVM_INFO scoreboard.sv(121) @ 100: uvm_test_top.env.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 216, 18, 116}
# UVM_INFO scoreboard.sv(129) @ 100: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 100: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [100] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 100: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 100 ns Started: 100 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 110: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(60) @ 110: uvm_test_top.env.scb [scoreboard] WRITE : addr = 3, data = 84, memory  = '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 84, 216, 18, 116}
# UVM_INFO scoreboard.sv(64) @ 110: uvm_test_top.env.scb [scoreboard] write_count = 4, wbin_next = 4, wgray_next = 6
# UVM_INFO scoreboard.sv(76) @ 110: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 3, wq2_rptr = 0
# UVM_INFO sequence.sv(104) @ 110: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [110] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 110: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 56
# ** Info: Valid Write Inputs Pass
#    Time: 110 ns Started: 110 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 110 ns Started: 110 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 130: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(60) @ 130: uvm_test_top.env.scb [scoreboard] WRITE : addr = 4, data = 56, memory  = '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 56, 84, 216, 18, 116}
# UVM_INFO scoreboard.sv(64) @ 130: uvm_test_top.env.scb [scoreboard] write_count = 5, wbin_next = 5, wgray_next = 7
# UVM_INFO scoreboard.sv(76) @ 130: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 4, wq2_rptr = 0
# UVM_INFO sequence.sv(104) @ 130: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [130] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 130: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 171
# ** Info: Valid Write Inputs Pass
#    Time: 130 ns Started: 130 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 130 ns Started: 130 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 140: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 116
# UVM_INFO scoreboard.sv(121) @ 140: uvm_test_top.env.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 56, 84, 216, 18, 116}
# UVM_INFO scoreboard.sv(129) @ 140: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 140: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [140] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 140: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 140 ns Started: 140 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 150: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(60) @ 150: uvm_test_top.env.scb [scoreboard] WRITE : addr = 5, data = 171, memory  = '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 171, 56, 84, 216, 18, 116}
# UVM_INFO scoreboard.sv(64) @ 150: uvm_test_top.env.scb [scoreboard] write_count = 6, wbin_next = 6, wgray_next = 5
# UVM_INFO scoreboard.sv(76) @ 150: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 5, wq2_rptr = 0
# UVM_INFO sequence.sv(104) @ 150: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [150] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 150: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 112
# ** Info: Valid Write Inputs Pass
#    Time: 150 ns Started: 150 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 150 ns Started: 150 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 170: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(60) @ 170: uvm_test_top.env.scb [scoreboard] WRITE : addr = 6, data = 112, memory  = '{0, 0, 0, 0, 0, 0, 0, 0, 0, 112, 171, 56, 84, 216, 18, 116}
# UVM_INFO scoreboard.sv(64) @ 170: uvm_test_top.env.scb [scoreboard] write_count = 7, wbin_next = 7, wgray_next = 4
# UVM_INFO scoreboard.sv(76) @ 170: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 6, wq2_rptr = 0
# UVM_INFO sequence.sv(104) @ 170: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [170] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 170: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 58
# ** Info: Valid Write Inputs Pass
#    Time: 170 ns Started: 170 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 170 ns Started: 170 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 180: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 18
# UVM_INFO scoreboard.sv(102) @ 180: uvm_test_top.env.scb [scoreboard] READ: addr=0, expected=0, actual=116, Memory contents: '{0, 0, 0, 0, 0, 0, 0, 0, 0, 112, 171, 56, 84, 216, 18, 116}
# UVM_INFO scoreboard.sv(108) @ 180: uvm_test_top.env.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 180: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 180: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [180] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 180: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 180 ns Started: 180 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 190: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(60) @ 190: uvm_test_top.env.scb [scoreboard] WRITE : addr = 7, data = 58, memory  = '{0, 0, 0, 0, 0, 0, 0, 0, 58, 112, 171, 56, 84, 216, 18, 116}
# UVM_INFO scoreboard.sv(64) @ 190: uvm_test_top.env.scb [scoreboard] write_count = 8, wbin_next = 8, wgray_next = 12
# UVM_INFO scoreboard.sv(76) @ 190: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 7, wq2_rptr = 0
# UVM_INFO sequence.sv(104) @ 190: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [190] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 190: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 17
# ** Info: Valid Write Inputs Pass
#    Time: 190 ns Started: 190 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 190 ns Started: 190 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 210: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(60) @ 210: uvm_test_top.env.scb [scoreboard] WRITE : addr = 8, data = 17, memory  = '{0, 0, 0, 0, 0, 0, 0, 17, 58, 112, 171, 56, 84, 216, 18, 116}
# UVM_INFO scoreboard.sv(64) @ 210: uvm_test_top.env.scb [scoreboard] write_count = 9, wbin_next = 9, wgray_next = 13
# UVM_INFO scoreboard.sv(76) @ 210: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 8, wq2_rptr = 0
# UVM_INFO sequence.sv(104) @ 210: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [210] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 210: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 215
# ** Info: Valid Write Inputs Pass
#    Time: 210 ns Started: 210 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 210 ns Started: 210 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 220: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 216
# UVM_INFO scoreboard.sv(102) @ 220: uvm_test_top.env.scb [scoreboard] READ: addr=0, expected=116, actual=18, Memory contents: '{0, 0, 0, 0, 0, 0, 0, 17, 58, 112, 171, 56, 84, 216, 18, 116}
# UVM_INFO scoreboard.sv(108) @ 220: uvm_test_top.env.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 220: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 220: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [220] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 220: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 220 ns Started: 220 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 230: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(60) @ 230: uvm_test_top.env.scb [scoreboard] WRITE : addr = 9, data = 215, memory  = '{0, 0, 0, 0, 0, 0, 215, 17, 58, 112, 171, 56, 84, 216, 18, 116}
# UVM_INFO scoreboard.sv(64) @ 230: uvm_test_top.env.scb [scoreboard] write_count = 10, wbin_next = 10, wgray_next = 15
# UVM_INFO scoreboard.sv(76) @ 230: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 9, wq2_rptr = 1
# UVM_INFO sequence.sv(104) @ 230: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [230] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 230: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 138
# ** Info: Valid Write Inputs Pass
#    Time: 230 ns Started: 230 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 230 ns Started: 230 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 250: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(60) @ 250: uvm_test_top.env.scb [scoreboard] WRITE : addr = 10, data = 138, memory  = '{0, 0, 0, 0, 0, 138, 215, 17, 58, 112, 171, 56, 84, 216, 18, 116}
# UVM_INFO scoreboard.sv(64) @ 250: uvm_test_top.env.scb [scoreboard] write_count = 11, wbin_next = 11, wgray_next = 14
# UVM_INFO scoreboard.sv(76) @ 250: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 10, wq2_rptr = 1
# UVM_INFO sequence.sv(104) @ 250: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [250] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 250: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 179
# ** Info: Valid Write Inputs Pass
#    Time: 250 ns Started: 250 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 250 ns Started: 250 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 260: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 84
# UVM_INFO scoreboard.sv(102) @ 260: uvm_test_top.env.scb [scoreboard] READ: addr=1, expected=18, actual=216, Memory contents: '{0, 0, 0, 0, 0, 138, 215, 17, 58, 112, 171, 56, 84, 216, 18, 116}
# UVM_INFO scoreboard.sv(108) @ 260: uvm_test_top.env.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 260: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 260: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [260] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 260: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 260 ns Started: 260 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 270: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(60) @ 270: uvm_test_top.env.scb [scoreboard] WRITE : addr = 11, data = 179, memory  = '{0, 0, 0, 0, 179, 138, 215, 17, 58, 112, 171, 56, 84, 216, 18, 116}
# UVM_INFO scoreboard.sv(64) @ 270: uvm_test_top.env.scb [scoreboard] write_count = 12, wbin_next = 12, wgray_next = 10
# UVM_INFO scoreboard.sv(76) @ 270: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 11, wq2_rptr = 3
# UVM_INFO sequence.sv(104) @ 270: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [270] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 270: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 138
# ** Info: Valid Write Inputs Pass
#    Time: 270 ns Started: 270 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 270 ns Started: 270 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 290: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(60) @ 290: uvm_test_top.env.scb [scoreboard] WRITE : addr = 12, data = 138, memory  = '{0, 0, 0, 138, 179, 138, 215, 17, 58, 112, 171, 56, 84, 216, 18, 116}
# UVM_INFO scoreboard.sv(64) @ 290: uvm_test_top.env.scb [scoreboard] write_count = 13, wbin_next = 13, wgray_next = 11
# UVM_INFO scoreboard.sv(76) @ 290: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 12, wq2_rptr = 3
# UVM_INFO sequence.sv(104) @ 290: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [290] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 290: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 53
# ** Info: Valid Write Inputs Pass
#    Time: 290 ns Started: 290 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 290 ns Started: 290 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 300: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 56
# UVM_INFO scoreboard.sv(102) @ 300: uvm_test_top.env.scb [scoreboard] READ: addr=2, expected=216, actual=84, Memory contents: '{0, 0, 0, 138, 179, 138, 215, 17, 58, 112, 171, 56, 84, 216, 18, 116}
# UVM_INFO scoreboard.sv(108) @ 300: uvm_test_top.env.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 300: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 300: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [300] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 300: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 300 ns Started: 300 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 310: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(60) @ 310: uvm_test_top.env.scb [scoreboard] WRITE : addr = 13, data = 53, memory  = '{0, 0, 53, 138, 179, 138, 215, 17, 58, 112, 171, 56, 84, 216, 18, 116}
# UVM_INFO scoreboard.sv(64) @ 310: uvm_test_top.env.scb [scoreboard] write_count = 14, wbin_next = 14, wgray_next = 9
# UVM_INFO scoreboard.sv(76) @ 310: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 2
# UVM_INFO sequence.sv(104) @ 310: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [310] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 310: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 140
# ** Info: Valid Write Inputs Pass
#    Time: 310 ns Started: 310 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 310 ns Started: 310 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 330: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(60) @ 330: uvm_test_top.env.scb [scoreboard] WRITE : addr = 14, data = 140, memory  = '{0, 140, 53, 138, 179, 138, 215, 17, 58, 112, 171, 56, 84, 216, 18, 116}
# UVM_INFO scoreboard.sv(64) @ 330: uvm_test_top.env.scb [scoreboard] write_count = 15, wbin_next = 15, wgray_next = 8
# UVM_INFO scoreboard.sv(76) @ 330: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 14, wq2_rptr = 2
# UVM_INFO sequence.sv(104) @ 330: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [330] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 330: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 84
# ** Info: Valid Write Inputs Pass
#    Time: 330 ns Started: 330 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 330 ns Started: 330 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 340: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 171
# UVM_INFO scoreboard.sv(102) @ 340: uvm_test_top.env.scb [scoreboard] READ: addr=3, expected=84, actual=56, Memory contents: '{0, 140, 53, 138, 179, 138, 215, 17, 58, 112, 171, 56, 84, 216, 18, 116}
# UVM_INFO scoreboard.sv(108) @ 340: uvm_test_top.env.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 340: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 340: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [340] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 340: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 340 ns Started: 340 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 350: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(60) @ 350: uvm_test_top.env.scb [scoreboard] WRITE : addr = 15, data = 84, memory  = '{84, 140, 53, 138, 179, 138, 215, 17, 58, 112, 171, 56, 84, 216, 18, 116}
# UVM_INFO scoreboard.sv(64) @ 350: uvm_test_top.env.scb [scoreboard] write_count = 16, wbin_next = 16, wgray_next = 24
# UVM_INFO scoreboard.sv(76) @ 350: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 15, wq2_rptr = 6
# UVM_INFO sequence.sv(104) @ 350: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [350] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 350: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 232
# ** Info: Valid Write Inputs Pass
#    Time: 350 ns Started: 350 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 350 ns Started: 350 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 370: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(60) @ 370: uvm_test_top.env.scb [scoreboard] WRITE : addr = 0, data = 232, memory  = '{84, 140, 53, 138, 179, 138, 215, 17, 58, 112, 171, 56, 84, 216, 18, 232}
# UVM_INFO scoreboard.sv(64) @ 370: uvm_test_top.env.scb [scoreboard] write_count = 17, wbin_next = 17, wgray_next = 25
# UVM_INFO scoreboard.sv(76) @ 370: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 6
# UVM_INFO sequence.sv(104) @ 370: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [370] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 370: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 13
# ** Info: Valid Write Inputs Pass
#    Time: 370 ns Started: 370 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 370 ns Started: 370 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 380: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 112
# UVM_INFO scoreboard.sv(102) @ 380: uvm_test_top.env.scb [scoreboard] READ: addr=4, expected=56, actual=171, Memory contents: '{84, 140, 53, 138, 179, 138, 215, 17, 58, 112, 171, 56, 84, 216, 18, 232}
# UVM_INFO scoreboard.sv(108) @ 380: uvm_test_top.env.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 380: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 380: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [380] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 380: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 380 ns Started: 380 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 390: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(60) @ 390: uvm_test_top.env.scb [scoreboard] WRITE : addr = 1, data = 13, memory  = '{84, 140, 53, 138, 179, 138, 215, 17, 58, 112, 171, 56, 84, 216, 13, 232}
# UVM_INFO scoreboard.sv(64) @ 390: uvm_test_top.env.scb [scoreboard] write_count = 18, wbin_next = 18, wgray_next = 27
# UVM_INFO scoreboard.sv(76) @ 390: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 17, wq2_rptr = 7
# UVM_INFO sequence.sv(104) @ 390: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [390] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 390: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 232
# ** Info: Valid Write Inputs Pass
#    Time: 390 ns Started: 390 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 390 ns Started: 390 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 410: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(60) @ 410: uvm_test_top.env.scb [scoreboard] WRITE : addr = 2, data = 232, memory  = '{84, 140, 53, 138, 179, 138, 215, 17, 58, 112, 171, 56, 84, 232, 13, 232}
# UVM_INFO scoreboard.sv(64) @ 410: uvm_test_top.env.scb [scoreboard] write_count = 19, wbin_next = 19, wgray_next = 26
# UVM_INFO scoreboard.sv(76) @ 410: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 18, wq2_rptr = 7
# UVM_INFO sequence.sv(104) @ 410: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [410] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 410: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 155
# ** Info: Valid Write Inputs Pass
#    Time: 410 ns Started: 410 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 410 ns Started: 410 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 420: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 58
# UVM_INFO scoreboard.sv(102) @ 420: uvm_test_top.env.scb [scoreboard] READ: addr=5, expected=171, actual=112, Memory contents: '{84, 140, 53, 138, 179, 138, 215, 17, 58, 112, 171, 56, 84, 232, 13, 232}
# UVM_INFO scoreboard.sv(108) @ 420: uvm_test_top.env.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 420: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 420: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [420] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 420: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 420 ns Started: 420 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 430: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(60) @ 430: uvm_test_top.env.scb [scoreboard] WRITE : addr = 3, data = 155, memory  = '{84, 140, 53, 138, 179, 138, 215, 17, 58, 112, 171, 56, 155, 232, 13, 232}
# UVM_INFO scoreboard.sv(64) @ 430: uvm_test_top.env.scb [scoreboard] write_count = 20, wbin_next = 20, wgray_next = 30
# UVM_INFO scoreboard.sv(76) @ 430: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 19, wq2_rptr = 5
# UVM_INFO sequence.sv(104) @ 430: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [430] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 430: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 205
# ** Info: Valid Write Inputs Pass
#    Time: 430 ns Started: 430 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 430 ns Started: 430 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 450: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(60) @ 450: uvm_test_top.env.scb [scoreboard] WRITE : addr = 4, data = 205, memory  = '{84, 140, 53, 138, 179, 138, 215, 17, 58, 112, 171, 205, 155, 232, 13, 232}
# UVM_INFO scoreboard.sv(64) @ 450: uvm_test_top.env.scb [scoreboard] write_count = 21, wbin_next = 21, wgray_next = 31
# UVM_INFO scoreboard.sv(76) @ 450: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 20, wq2_rptr = 5
# UVM_INFO sequence.sv(104) @ 450: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [450] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 450: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 93
# ** Info: Valid Write Inputs Pass
#    Time: 450 ns Started: 450 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 450 ns Started: 450 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 460: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 17
# UVM_INFO scoreboard.sv(102) @ 460: uvm_test_top.env.scb [scoreboard] READ: addr=6, expected=112, actual=58, Memory contents: '{84, 140, 53, 138, 179, 138, 215, 17, 58, 112, 171, 205, 155, 232, 13, 232}
# UVM_INFO scoreboard.sv(108) @ 460: uvm_test_top.env.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 460: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 460: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [460] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 460: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 460 ns Started: 460 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 470: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(60) @ 470: uvm_test_top.env.scb [scoreboard] WRITE : addr = 5, data = 93, memory  = '{84, 140, 53, 138, 179, 138, 215, 17, 58, 112, 93, 205, 155, 232, 13, 232}
# UVM_INFO scoreboard.sv(64) @ 470: uvm_test_top.env.scb [scoreboard] write_count = 22, wbin_next = 22, wgray_next = 29
# UVM_INFO scoreboard.sv(76) @ 470: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 21, wq2_rptr = 4
# UVM_INFO sequence.sv(104) @ 470: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [470] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 470: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 202
# ** Info: Valid Write Inputs Pass
#    Time: 470 ns Started: 470 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 470 ns Started: 470 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 490: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(60) @ 490: uvm_test_top.env.scb [scoreboard] WRITE : addr = 6, data = 202, memory  = '{84, 140, 53, 138, 179, 138, 215, 17, 58, 202, 93, 205, 155, 232, 13, 232}
# UVM_INFO scoreboard.sv(64) @ 490: uvm_test_top.env.scb [scoreboard] write_count = 23, wbin_next = 23, wgray_next = 28
# UVM_INFO scoreboard.sv(76) @ 490: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 22, wq2_rptr = 4
# UVM_INFO sequence.sv(104) @ 490: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [490] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 490: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 226
# ** Info: Valid Write Inputs Pass
#    Time: 490 ns Started: 490 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 490 ns Started: 490 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 500: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 215
# UVM_INFO scoreboard.sv(102) @ 500: uvm_test_top.env.scb [scoreboard] READ: addr=7, expected=58, actual=17, Memory contents: '{84, 140, 53, 138, 179, 138, 215, 17, 58, 202, 93, 205, 155, 232, 13, 232}
# UVM_INFO scoreboard.sv(108) @ 500: uvm_test_top.env.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 500: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 500: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [500] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 500: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 500 ns Started: 500 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 510: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(68) @ 510: uvm_test_top.env.scb [scoreboard] FIFO FULL, memory : '{84, 140, 53, 138, 179, 138, 215, 17, 58, 202, 93, 205, 155, 232, 13, 232}
# UVM_INFO scoreboard.sv(76) @ 510: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 23, wq2_rptr = 12
# UVM_INFO sequence.sv(104) @ 510: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [510] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 510: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 236
# ** Info: Valid Write Inputs Pass
#    Time: 510 ns Started: 510 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 510 ns Started: 510 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 530: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(60) @ 530: uvm_test_top.env.scb [scoreboard] WRITE : addr = 7, data = 236, memory  = '{84, 140, 53, 138, 179, 138, 215, 17, 236, 202, 93, 205, 155, 232, 13, 232}
# UVM_INFO scoreboard.sv(64) @ 530: uvm_test_top.env.scb [scoreboard] write_count = 24, wbin_next = 24, wgray_next = 20
# UVM_INFO scoreboard.sv(76) @ 530: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 23, wq2_rptr = 12
# UVM_INFO sequence.sv(104) @ 530: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [530] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 530: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 70
# ** Info: Valid Write Inputs Pass
#    Time: 530 ns Started: 530 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 530 ns Started: 530 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 540: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 138
# UVM_INFO scoreboard.sv(102) @ 540: uvm_test_top.env.scb [scoreboard] READ: addr=8, expected=17, actual=215, Memory contents: '{84, 140, 53, 138, 179, 138, 215, 17, 236, 202, 93, 205, 155, 232, 13, 232}
# UVM_INFO scoreboard.sv(108) @ 540: uvm_test_top.env.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 540: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 540: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [540] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 540: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 540 ns Started: 540 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 550: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(68) @ 550: uvm_test_top.env.scb [scoreboard] FIFO FULL, memory : '{84, 140, 53, 138, 179, 138, 215, 17, 236, 202, 93, 205, 155, 232, 13, 232}
# UVM_INFO scoreboard.sv(76) @ 550: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 24, wq2_rptr = 13
# UVM_INFO sequence.sv(104) @ 550: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [550] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 550: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 123
# ** Info: Valid Write Inputs Pass
#    Time: 550 ns Started: 550 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 550 ns Started: 550 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 570: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(60) @ 570: uvm_test_top.env.scb [scoreboard] WRITE : addr = 8, data = 123, memory  = '{84, 140, 53, 138, 179, 138, 215, 123, 236, 202, 93, 205, 155, 232, 13, 232}
# UVM_INFO scoreboard.sv(64) @ 570: uvm_test_top.env.scb [scoreboard] write_count = 25, wbin_next = 25, wgray_next = 21
# UVM_INFO scoreboard.sv(76) @ 570: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 24, wq2_rptr = 13
# UVM_INFO sequence.sv(104) @ 570: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [570] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 570: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 221
# ** Info: Valid Write Inputs Pass
#    Time: 570 ns Started: 570 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 570 ns Started: 570 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 580: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 179
# UVM_INFO scoreboard.sv(102) @ 580: uvm_test_top.env.scb [scoreboard] READ: addr=9, expected=215, actual=138, Memory contents: '{84, 140, 53, 138, 179, 138, 215, 123, 236, 202, 93, 205, 155, 232, 13, 232}
# UVM_INFO scoreboard.sv(108) @ 580: uvm_test_top.env.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 580: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 580: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [580] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 580: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 580 ns Started: 580 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 590: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(68) @ 590: uvm_test_top.env.scb [scoreboard] FIFO FULL, memory : '{84, 140, 53, 138, 179, 138, 215, 123, 236, 202, 93, 205, 155, 232, 13, 232}
# UVM_INFO scoreboard.sv(76) @ 590: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 25, wq2_rptr = 15
# UVM_INFO sequence.sv(104) @ 590: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [590] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 590: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 201
# ** Info: Valid Write Inputs Pass
#    Time: 590 ns Started: 590 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 590 ns Started: 590 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 610: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(60) @ 610: uvm_test_top.env.scb [scoreboard] WRITE : addr = 9, data = 201, memory  = '{84, 140, 53, 138, 179, 138, 201, 123, 236, 202, 93, 205, 155, 232, 13, 232}
# UVM_INFO scoreboard.sv(64) @ 610: uvm_test_top.env.scb [scoreboard] write_count = 26, wbin_next = 26, wgray_next = 23
# UVM_INFO scoreboard.sv(76) @ 610: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 25, wq2_rptr = 15
# UVM_INFO sequence.sv(104) @ 610: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [610] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 610: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 236
# ** Info: Valid Write Inputs Pass
#    Time: 610 ns Started: 610 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 610 ns Started: 610 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 620: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 138
# UVM_INFO scoreboard.sv(102) @ 620: uvm_test_top.env.scb [scoreboard] READ: addr=10, expected=138, actual=179, Memory contents: '{84, 140, 53, 138, 179, 138, 201, 123, 236, 202, 93, 205, 155, 232, 13, 232}
# UVM_INFO scoreboard.sv(108) @ 620: uvm_test_top.env.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 620: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 620: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [620] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 620: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 620 ns Started: 620 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 630: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(68) @ 630: uvm_test_top.env.scb [scoreboard] FIFO FULL, memory : '{84, 140, 53, 138, 179, 138, 201, 123, 236, 202, 93, 205, 155, 232, 13, 232}
# UVM_INFO scoreboard.sv(76) @ 630: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 26, wq2_rptr = 14
# UVM_INFO sequence.sv(104) @ 630: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [630] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 630: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 34
# ** Info: Valid Write Inputs Pass
#    Time: 630 ns Started: 630 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 630 ns Started: 630 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 650: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(60) @ 650: uvm_test_top.env.scb [scoreboard] WRITE : addr = 10, data = 34, memory  = '{84, 140, 53, 138, 179, 34, 201, 123, 236, 202, 93, 205, 155, 232, 13, 232}
# UVM_INFO scoreboard.sv(64) @ 650: uvm_test_top.env.scb [scoreboard] write_count = 27, wbin_next = 27, wgray_next = 22
# UVM_INFO scoreboard.sv(76) @ 650: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 26, wq2_rptr = 14
# UVM_INFO sequence.sv(104) @ 650: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [650] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 650: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 3
# ** Info: Valid Write Inputs Pass
#    Time: 650 ns Started: 650 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 650 ns Started: 650 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 660: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 53
# UVM_INFO scoreboard.sv(102) @ 660: uvm_test_top.env.scb [scoreboard] READ: addr=11, expected=179, actual=138, Memory contents: '{84, 140, 53, 138, 179, 34, 201, 123, 236, 202, 93, 205, 155, 232, 13, 232}
# UVM_INFO scoreboard.sv(108) @ 660: uvm_test_top.env.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 660: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 660: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [660] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 660: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 660 ns Started: 660 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 670: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(68) @ 670: uvm_test_top.env.scb [scoreboard] FIFO FULL, memory : '{84, 140, 53, 138, 179, 34, 201, 123, 236, 202, 93, 205, 155, 232, 13, 232}
# UVM_INFO scoreboard.sv(76) @ 670: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 27, wq2_rptr = 10
# UVM_INFO sequence.sv(104) @ 670: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [670] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 670: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 64
# ** Info: Valid Write Inputs Pass
#    Time: 670 ns Started: 670 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 670 ns Started: 670 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 690: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(60) @ 690: uvm_test_top.env.scb [scoreboard] WRITE : addr = 11, data = 64, memory  = '{84, 140, 53, 138, 64, 34, 201, 123, 236, 202, 93, 205, 155, 232, 13, 232}
# UVM_INFO scoreboard.sv(64) @ 690: uvm_test_top.env.scb [scoreboard] write_count = 28, wbin_next = 28, wgray_next = 18
# UVM_INFO scoreboard.sv(76) @ 690: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 27, wq2_rptr = 10
# UVM_INFO sequence.sv(104) @ 690: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [690] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 690: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 187
# ** Info: Valid Write Inputs Pass
#    Time: 690 ns Started: 690 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 690 ns Started: 690 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 700: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 140
# UVM_INFO scoreboard.sv(102) @ 700: uvm_test_top.env.scb [scoreboard] READ: addr=12, expected=138, actual=53, Memory contents: '{84, 140, 53, 138, 64, 34, 201, 123, 236, 202, 93, 205, 155, 232, 13, 232}
# UVM_INFO scoreboard.sv(108) @ 700: uvm_test_top.env.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 700: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 700: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [700] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 700: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 700 ns Started: 700 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 710: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(68) @ 710: uvm_test_top.env.scb [scoreboard] FIFO FULL, memory : '{84, 140, 53, 138, 64, 34, 201, 123, 236, 202, 93, 205, 155, 232, 13, 232}
# UVM_INFO scoreboard.sv(76) @ 710: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 28, wq2_rptr = 11
# UVM_INFO sequence.sv(104) @ 710: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [710] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 710: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 199
# ** Info: Valid Write Inputs Pass
#    Time: 710 ns Started: 710 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 710 ns Started: 710 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 730: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(60) @ 730: uvm_test_top.env.scb [scoreboard] WRITE : addr = 12, data = 199, memory  = '{84, 140, 53, 199, 64, 34, 201, 123, 236, 202, 93, 205, 155, 232, 13, 232}
# UVM_INFO scoreboard.sv(64) @ 730: uvm_test_top.env.scb [scoreboard] write_count = 29, wbin_next = 29, wgray_next = 19
# UVM_INFO scoreboard.sv(76) @ 730: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 28, wq2_rptr = 11
# UVM_INFO sequence.sv(104) @ 730: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [730] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 730: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 61
# ** Info: Valid Write Inputs Pass
#    Time: 730 ns Started: 730 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 730 ns Started: 730 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 740: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 84
# UVM_INFO scoreboard.sv(102) @ 740: uvm_test_top.env.scb [scoreboard] READ: addr=13, expected=53, actual=140, Memory contents: '{84, 140, 53, 199, 64, 34, 201, 123, 236, 202, 93, 205, 155, 232, 13, 232}
# UVM_INFO scoreboard.sv(108) @ 740: uvm_test_top.env.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 740: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 740: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [740] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 740: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 740 ns Started: 740 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 750: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(68) @ 750: uvm_test_top.env.scb [scoreboard] FIFO FULL, memory : '{84, 140, 53, 199, 64, 34, 201, 123, 236, 202, 93, 205, 155, 232, 13, 232}
# UVM_INFO scoreboard.sv(76) @ 750: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 29, wq2_rptr = 9
# UVM_INFO sequence.sv(104) @ 750: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [750] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 750: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 187
# ** Info: Valid Write Inputs Pass
#    Time: 750 ns Started: 750 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 750 ns Started: 750 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 770: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(60) @ 770: uvm_test_top.env.scb [scoreboard] WRITE : addr = 13, data = 187, memory  = '{84, 140, 187, 199, 64, 34, 201, 123, 236, 202, 93, 205, 155, 232, 13, 232}
# UVM_INFO scoreboard.sv(64) @ 770: uvm_test_top.env.scb [scoreboard] write_count = 30, wbin_next = 30, wgray_next = 17
# UVM_INFO scoreboard.sv(76) @ 770: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 9
# UVM_INFO sequence.sv(104) @ 770: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [770] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 770: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 87
# ** Info: Valid Write Inputs Pass
#    Time: 770 ns Started: 770 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 770 ns Started: 770 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 780: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 232
# UVM_INFO scoreboard.sv(102) @ 780: uvm_test_top.env.scb [scoreboard] READ: addr=14, expected=140, actual=84, Memory contents: '{84, 140, 187, 199, 64, 34, 201, 123, 236, 202, 93, 205, 155, 232, 13, 232}
# UVM_INFO scoreboard.sv(108) @ 780: uvm_test_top.env.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 780: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 780: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [780] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 780: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 780 ns Started: 780 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 790: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(68) @ 790: uvm_test_top.env.scb [scoreboard] FIFO FULL, memory : '{84, 140, 187, 199, 64, 34, 201, 123, 236, 202, 93, 205, 155, 232, 13, 232}
# UVM_INFO scoreboard.sv(76) @ 790: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 30, wq2_rptr = 8
# UVM_INFO sequence.sv(104) @ 790: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [790] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 790: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 194
# ** Info: Valid Write Inputs Pass
#    Time: 790 ns Started: 790 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 790 ns Started: 790 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 810: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(60) @ 810: uvm_test_top.env.scb [scoreboard] WRITE : addr = 14, data = 194, memory  = '{84, 194, 187, 199, 64, 34, 201, 123, 236, 202, 93, 205, 155, 232, 13, 232}
# UVM_INFO scoreboard.sv(64) @ 810: uvm_test_top.env.scb [scoreboard] write_count = 31, wbin_next = 31, wgray_next = 16
# UVM_INFO scoreboard.sv(76) @ 810: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 30, wq2_rptr = 8
# UVM_INFO sequence.sv(104) @ 810: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [810] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 810: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 40
# ** Info: Valid Write Inputs Pass
#    Time: 810 ns Started: 810 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 810 ns Started: 810 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 820: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 13
# UVM_INFO scoreboard.sv(102) @ 820: uvm_test_top.env.scb [scoreboard] READ: addr=15, expected=84, actual=232, Memory contents: '{84, 194, 187, 199, 64, 34, 201, 123, 236, 202, 93, 205, 155, 232, 13, 232}
# UVM_INFO scoreboard.sv(108) @ 820: uvm_test_top.env.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 820: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 820: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [820] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 820: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 820 ns Started: 820 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 830: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(68) @ 830: uvm_test_top.env.scb [scoreboard] FIFO FULL, memory : '{84, 194, 187, 199, 64, 34, 201, 123, 236, 202, 93, 205, 155, 232, 13, 232}
# UVM_INFO scoreboard.sv(76) @ 830: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 31, wq2_rptr = 24
# UVM_INFO sequence.sv(104) @ 830: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [830] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 830: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 179
# ** Info: Valid Write Inputs Pass
#    Time: 830 ns Started: 830 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 830 ns Started: 830 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 850: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(60) @ 850: uvm_test_top.env.scb [scoreboard] WRITE : addr = 15, data = 179, memory  = '{179, 194, 187, 199, 64, 34, 201, 123, 236, 202, 93, 205, 155, 232, 13, 232}
# UVM_INFO scoreboard.sv(64) @ 850: uvm_test_top.env.scb [scoreboard] write_count = 32, wbin_next = 0, wgray_next = 0
# UVM_INFO scoreboard.sv(76) @ 850: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 31, wq2_rptr = 24
# UVM_INFO sequence.sv(104) @ 850: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [850] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 850: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 244
# ** Info: Valid Write Inputs Pass
#    Time: 850 ns Started: 850 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 850 ns Started: 850 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 860: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 232
# UVM_INFO scoreboard.sv(102) @ 860: uvm_test_top.env.scb [scoreboard] READ: addr=0, expected=232, actual=13, Memory contents: '{179, 194, 187, 199, 64, 34, 201, 123, 236, 202, 93, 205, 155, 232, 13, 232}
# UVM_INFO scoreboard.sv(108) @ 860: uvm_test_top.env.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 860: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 860: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [860] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 860: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 860 ns Started: 860 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 870: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(68) @ 870: uvm_test_top.env.scb [scoreboard] FIFO FULL, memory : '{179, 194, 187, 199, 64, 34, 201, 123, 236, 202, 93, 205, 155, 232, 13, 232}
# UVM_INFO scoreboard.sv(76) @ 870: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 0, wq2_rptr = 25
# UVM_INFO sequence.sv(104) @ 870: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [870] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 870: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 241
# ** Info: Valid Write Inputs Pass
#    Time: 870 ns Started: 870 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 870 ns Started: 870 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 890: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(60) @ 890: uvm_test_top.env.scb [scoreboard] WRITE : addr = 0, data = 241, memory  = '{179, 194, 187, 199, 64, 34, 201, 123, 236, 202, 93, 205, 155, 232, 13, 241}
# UVM_INFO scoreboard.sv(64) @ 890: uvm_test_top.env.scb [scoreboard] write_count = 33, wbin_next = 1, wgray_next = 1
# UVM_INFO scoreboard.sv(76) @ 890: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 0, wq2_rptr = 25
# UVM_INFO sequence.sv(104) @ 890: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [890] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 890: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 132
# ** Info: Valid Write Inputs Pass
#    Time: 890 ns Started: 890 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 890 ns Started: 890 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 900: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 155
# UVM_INFO scoreboard.sv(102) @ 900: uvm_test_top.env.scb [scoreboard] READ: addr=1, expected=13, actual=232, Memory contents: '{179, 194, 187, 199, 64, 34, 201, 123, 236, 202, 93, 205, 155, 232, 13, 241}
# UVM_INFO scoreboard.sv(108) @ 900: uvm_test_top.env.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 900: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 900: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [900] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 900: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 900 ns Started: 900 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 910: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(68) @ 910: uvm_test_top.env.scb [scoreboard] FIFO FULL, memory : '{179, 194, 187, 199, 64, 34, 201, 123, 236, 202, 93, 205, 155, 232, 13, 241}
# UVM_INFO scoreboard.sv(76) @ 910: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 1, wq2_rptr = 27
# UVM_INFO sequence.sv(104) @ 910: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [910] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 910: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 95
# ** Info: Valid Write Inputs Pass
#    Time: 910 ns Started: 910 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 910 ns Started: 910 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 930: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(60) @ 930: uvm_test_top.env.scb [scoreboard] WRITE : addr = 1, data = 95, memory  = '{179, 194, 187, 199, 64, 34, 201, 123, 236, 202, 93, 205, 155, 232, 95, 241}
# UVM_INFO scoreboard.sv(64) @ 930: uvm_test_top.env.scb [scoreboard] write_count = 34, wbin_next = 2, wgray_next = 3
# UVM_INFO scoreboard.sv(76) @ 930: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 1, wq2_rptr = 27
# UVM_INFO sequence.sv(104) @ 930: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [930] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 930: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 99
# ** Info: Valid Write Inputs Pass
#    Time: 930 ns Started: 930 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 930 ns Started: 930 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 940: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 205
# UVM_INFO scoreboard.sv(102) @ 940: uvm_test_top.env.scb [scoreboard] READ: addr=2, expected=232, actual=155, Memory contents: '{179, 194, 187, 199, 64, 34, 201, 123, 236, 202, 93, 205, 155, 232, 95, 241}
# UVM_INFO scoreboard.sv(108) @ 940: uvm_test_top.env.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 940: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 940: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [940] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 940: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 940 ns Started: 940 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 950: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(68) @ 950: uvm_test_top.env.scb [scoreboard] FIFO FULL, memory : '{179, 194, 187, 199, 64, 34, 201, 123, 236, 202, 93, 205, 155, 232, 95, 241}
# UVM_INFO scoreboard.sv(76) @ 950: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 2, wq2_rptr = 26
# UVM_INFO sequence.sv(104) @ 950: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [950] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 950: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 186
# ** Info: Valid Write Inputs Pass
#    Time: 950 ns Started: 950 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 950 ns Started: 950 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 970: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(60) @ 970: uvm_test_top.env.scb [scoreboard] WRITE : addr = 2, data = 186, memory  = '{179, 194, 187, 199, 64, 34, 201, 123, 236, 202, 93, 205, 155, 186, 95, 241}
# UVM_INFO scoreboard.sv(64) @ 970: uvm_test_top.env.scb [scoreboard] write_count = 35, wbin_next = 3, wgray_next = 2
# UVM_INFO scoreboard.sv(76) @ 970: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 2, wq2_rptr = 26
# UVM_INFO sequence.sv(104) @ 970: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [970] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 970: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 107
# ** Info: Valid Write Inputs Pass
#    Time: 970 ns Started: 970 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 970 ns Started: 970 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 980: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 93
# UVM_INFO scoreboard.sv(102) @ 980: uvm_test_top.env.scb [scoreboard] READ: addr=3, expected=155, actual=205, Memory contents: '{179, 194, 187, 199, 64, 34, 201, 123, 236, 202, 93, 205, 155, 186, 95, 241}
# UVM_INFO scoreboard.sv(108) @ 980: uvm_test_top.env.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 980: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 980: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [980] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 980: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 980 ns Started: 980 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 990: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(68) @ 990: uvm_test_top.env.scb [scoreboard] FIFO FULL, memory : '{179, 194, 187, 199, 64, 34, 201, 123, 236, 202, 93, 205, 155, 186, 95, 241}
# UVM_INFO scoreboard.sv(76) @ 990: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 3, wq2_rptr = 30
# UVM_INFO sequence.sv(104) @ 990: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [990] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 990: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 192
# ** Info: Valid Write Inputs Pass
#    Time: 990 ns Started: 990 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 990 ns Started: 990 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 1010: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(60) @ 1010: uvm_test_top.env.scb [scoreboard] WRITE : addr = 3, data = 192, memory  = '{179, 194, 187, 199, 64, 34, 201, 123, 236, 202, 93, 205, 192, 186, 95, 241}
# UVM_INFO scoreboard.sv(64) @ 1010: uvm_test_top.env.scb [scoreboard] write_count = 36, wbin_next = 4, wgray_next = 6
# UVM_INFO scoreboard.sv(76) @ 1010: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 3, wq2_rptr = 30
# UVM_INFO sequence.sv(104) @ 1010: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [1010] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 1010: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 233
# ** Info: Valid Write Inputs Pass
#    Time: 1010 ns Started: 1010 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1010 ns Started: 1010 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 1020: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 202
# UVM_INFO scoreboard.sv(102) @ 1020: uvm_test_top.env.scb [scoreboard] READ: addr=4, expected=205, actual=93, Memory contents: '{179, 194, 187, 199, 64, 34, 201, 123, 236, 202, 93, 205, 192, 186, 95, 241}
# UVM_INFO scoreboard.sv(108) @ 1020: uvm_test_top.env.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 1020: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 1020: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [1020] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 1020: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 1020 ns Started: 1020 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 1030: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(68) @ 1030: uvm_test_top.env.scb [scoreboard] FIFO FULL, memory : '{179, 194, 187, 199, 64, 34, 201, 123, 236, 202, 93, 205, 192, 186, 95, 241}
# UVM_INFO scoreboard.sv(76) @ 1030: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 4, wq2_rptr = 31
# UVM_INFO sequence.sv(104) @ 1030: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [1030] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 1030: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 76
# ** Info: Valid Write Inputs Pass
#    Time: 1030 ns Started: 1030 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1030 ns Started: 1030 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 1050: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(60) @ 1050: uvm_test_top.env.scb [scoreboard] WRITE : addr = 4, data = 76, memory  = '{179, 194, 187, 199, 64, 34, 201, 123, 236, 202, 93, 76, 192, 186, 95, 241}
# UVM_INFO scoreboard.sv(64) @ 1050: uvm_test_top.env.scb [scoreboard] write_count = 37, wbin_next = 5, wgray_next = 7
# UVM_INFO scoreboard.sv(76) @ 1050: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 4, wq2_rptr = 31
# UVM_INFO sequence.sv(104) @ 1050: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [1050] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 1050: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 161
# ** Info: Valid Write Inputs Pass
#    Time: 1050 ns Started: 1050 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1050 ns Started: 1050 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 1060: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 236
# UVM_INFO scoreboard.sv(102) @ 1060: uvm_test_top.env.scb [scoreboard] READ: addr=5, expected=93, actual=202, Memory contents: '{179, 194, 187, 199, 64, 34, 201, 123, 236, 202, 93, 76, 192, 186, 95, 241}
# UVM_INFO scoreboard.sv(108) @ 1060: uvm_test_top.env.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 1060: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 1060: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [1060] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 1060: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 1060 ns Started: 1060 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 1070: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(68) @ 1070: uvm_test_top.env.scb [scoreboard] FIFO FULL, memory : '{179, 194, 187, 199, 64, 34, 201, 123, 236, 202, 93, 76, 192, 186, 95, 241}
# UVM_INFO scoreboard.sv(76) @ 1070: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 5, wq2_rptr = 29
# UVM_INFO sequence.sv(104) @ 1070: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [1070] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 1070: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 66
# ** Info: Valid Write Inputs Pass
#    Time: 1070 ns Started: 1070 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1070 ns Started: 1070 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 1090: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(60) @ 1090: uvm_test_top.env.scb [scoreboard] WRITE : addr = 5, data = 66, memory  = '{179, 194, 187, 199, 64, 34, 201, 123, 236, 202, 66, 76, 192, 186, 95, 241}
# UVM_INFO scoreboard.sv(64) @ 1090: uvm_test_top.env.scb [scoreboard] write_count = 38, wbin_next = 6, wgray_next = 5
# UVM_INFO scoreboard.sv(76) @ 1090: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 5, wq2_rptr = 29
# UVM_INFO sequence.sv(104) @ 1090: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [1090] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 1090: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 254
# ** Info: Valid Write Inputs Pass
#    Time: 1090 ns Started: 1090 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1090 ns Started: 1090 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 1100: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 123
# UVM_INFO scoreboard.sv(102) @ 1100: uvm_test_top.env.scb [scoreboard] READ: addr=6, expected=202, actual=236, Memory contents: '{179, 194, 187, 199, 64, 34, 201, 123, 236, 202, 66, 76, 192, 186, 95, 241}
# UVM_INFO scoreboard.sv(108) @ 1100: uvm_test_top.env.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 1100: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 1100: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [1100] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 1100: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 1100 ns Started: 1100 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 1110: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(68) @ 1110: uvm_test_top.env.scb [scoreboard] FIFO FULL, memory : '{179, 194, 187, 199, 64, 34, 201, 123, 236, 202, 66, 76, 192, 186, 95, 241}
# UVM_INFO scoreboard.sv(76) @ 1110: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 6, wq2_rptr = 28
# UVM_INFO sequence.sv(104) @ 1110: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [1110] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 1110: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 204
# ** Info: Valid Write Inputs Pass
#    Time: 1110 ns Started: 1110 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1110 ns Started: 1110 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 1130: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(60) @ 1130: uvm_test_top.env.scb [scoreboard] WRITE : addr = 6, data = 204, memory  = '{179, 194, 187, 199, 64, 34, 201, 123, 236, 204, 66, 76, 192, 186, 95, 241}
# UVM_INFO scoreboard.sv(64) @ 1130: uvm_test_top.env.scb [scoreboard] write_count = 39, wbin_next = 7, wgray_next = 4
# UVM_INFO scoreboard.sv(76) @ 1130: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 6, wq2_rptr = 28
# UVM_INFO sequence.sv(104) @ 1130: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [1130] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 1130: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 113
# ** Info: Valid Write Inputs Pass
#    Time: 1130 ns Started: 1130 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1130 ns Started: 1130 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 1140: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 201
# UVM_INFO scoreboard.sv(102) @ 1140: uvm_test_top.env.scb [scoreboard] READ: addr=7, expected=236, actual=123, Memory contents: '{179, 194, 187, 199, 64, 34, 201, 123, 236, 204, 66, 76, 192, 186, 95, 241}
# UVM_INFO scoreboard.sv(108) @ 1140: uvm_test_top.env.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 1140: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 1140: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [1140] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 1140: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 1140 ns Started: 1140 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 1150: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(68) @ 1150: uvm_test_top.env.scb [scoreboard] FIFO FULL, memory : '{179, 194, 187, 199, 64, 34, 201, 123, 236, 204, 66, 76, 192, 186, 95, 241}
# UVM_INFO scoreboard.sv(76) @ 1150: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 7, wq2_rptr = 20
# UVM_INFO sequence.sv(104) @ 1150: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [1150] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 1150: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 151
# ** Info: Valid Write Inputs Pass
#    Time: 1150 ns Started: 1150 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1150 ns Started: 1150 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 1170: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(60) @ 1170: uvm_test_top.env.scb [scoreboard] WRITE : addr = 7, data = 151, memory  = '{179, 194, 187, 199, 64, 34, 201, 123, 151, 204, 66, 76, 192, 186, 95, 241}
# UVM_INFO scoreboard.sv(64) @ 1170: uvm_test_top.env.scb [scoreboard] write_count = 40, wbin_next = 8, wgray_next = 12
# UVM_INFO scoreboard.sv(76) @ 1170: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 7, wq2_rptr = 20
# UVM_INFO sequence.sv(104) @ 1170: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [1170] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 1170: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 22
# ** Info: Valid Write Inputs Pass
#    Time: 1170 ns Started: 1170 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1170 ns Started: 1170 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 1180: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 34
# UVM_INFO scoreboard.sv(102) @ 1180: uvm_test_top.env.scb [scoreboard] READ: addr=8, expected=123, actual=201, Memory contents: '{179, 194, 187, 199, 64, 34, 201, 123, 151, 204, 66, 76, 192, 186, 95, 241}
# UVM_INFO scoreboard.sv(108) @ 1180: uvm_test_top.env.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 1180: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 1180: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [1180] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 1180: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 1180 ns Started: 1180 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 1190: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(68) @ 1190: uvm_test_top.env.scb [scoreboard] FIFO FULL, memory : '{179, 194, 187, 199, 64, 34, 201, 123, 151, 204, 66, 76, 192, 186, 95, 241}
# UVM_INFO scoreboard.sv(76) @ 1190: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 8, wq2_rptr = 21
# UVM_INFO sequence.sv(104) @ 1190: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [1190] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 1190: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 197
# ** Info: Valid Write Inputs Pass
#    Time: 1190 ns Started: 1190 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1190 ns Started: 1190 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 1210: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(60) @ 1210: uvm_test_top.env.scb [scoreboard] WRITE : addr = 8, data = 197, memory  = '{179, 194, 187, 199, 64, 34, 201, 197, 151, 204, 66, 76, 192, 186, 95, 241}
# UVM_INFO scoreboard.sv(64) @ 1210: uvm_test_top.env.scb [scoreboard] write_count = 41, wbin_next = 9, wgray_next = 13
# UVM_INFO scoreboard.sv(76) @ 1210: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 8, wq2_rptr = 21
# UVM_INFO sequence.sv(104) @ 1210: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [1210] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 1210: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 63
# ** Info: Valid Write Inputs Pass
#    Time: 1210 ns Started: 1210 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1210 ns Started: 1210 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 1220: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 64
# UVM_INFO scoreboard.sv(102) @ 1220: uvm_test_top.env.scb [scoreboard] READ: addr=9, expected=201, actual=34, Memory contents: '{179, 194, 187, 199, 64, 34, 201, 197, 151, 204, 66, 76, 192, 186, 95, 241}
# UVM_INFO scoreboard.sv(108) @ 1220: uvm_test_top.env.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 1220: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 1220: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [1220] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 1220: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 1220 ns Started: 1220 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 1230: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(68) @ 1230: uvm_test_top.env.scb [scoreboard] FIFO FULL, memory : '{179, 194, 187, 199, 64, 34, 201, 197, 151, 204, 66, 76, 192, 186, 95, 241}
# UVM_INFO scoreboard.sv(76) @ 1230: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 9, wq2_rptr = 23
# UVM_INFO sequence.sv(104) @ 1230: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [1230] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 1230: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 85
# ** Info: Valid Write Inputs Pass
#    Time: 1230 ns Started: 1230 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1230 ns Started: 1230 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 1250: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(60) @ 1250: uvm_test_top.env.scb [scoreboard] WRITE : addr = 9, data = 85, memory  = '{179, 194, 187, 199, 64, 34, 85, 197, 151, 204, 66, 76, 192, 186, 95, 241}
# UVM_INFO scoreboard.sv(64) @ 1250: uvm_test_top.env.scb [scoreboard] write_count = 42, wbin_next = 10, wgray_next = 15
# UVM_INFO scoreboard.sv(76) @ 1250: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 9, wq2_rptr = 23
# UVM_INFO sequence.sv(104) @ 1250: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [1250] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 1250: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 112
# ** Info: Valid Write Inputs Pass
#    Time: 1250 ns Started: 1250 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1250 ns Started: 1250 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 1260: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 199
# UVM_INFO scoreboard.sv(102) @ 1260: uvm_test_top.env.scb [scoreboard] READ: addr=10, expected=34, actual=64, Memory contents: '{179, 194, 187, 199, 64, 34, 85, 197, 151, 204, 66, 76, 192, 186, 95, 241}
# UVM_INFO scoreboard.sv(108) @ 1260: uvm_test_top.env.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 1260: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 1260: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [1260] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 1260: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 1260 ns Started: 1260 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 1270: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(68) @ 1270: uvm_test_top.env.scb [scoreboard] FIFO FULL, memory : '{179, 194, 187, 199, 64, 34, 85, 197, 151, 204, 66, 76, 192, 186, 95, 241}
# UVM_INFO scoreboard.sv(76) @ 1270: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 10, wq2_rptr = 22
# UVM_INFO sequence.sv(104) @ 1270: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [1270] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 1270: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 241
# ** Info: Valid Write Inputs Pass
#    Time: 1270 ns Started: 1270 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1270 ns Started: 1270 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 1290: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(60) @ 1290: uvm_test_top.env.scb [scoreboard] WRITE : addr = 10, data = 241, memory  = '{179, 194, 187, 199, 64, 241, 85, 197, 151, 204, 66, 76, 192, 186, 95, 241}
# UVM_INFO scoreboard.sv(64) @ 1290: uvm_test_top.env.scb [scoreboard] write_count = 43, wbin_next = 11, wgray_next = 14
# UVM_INFO scoreboard.sv(76) @ 1290: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 10, wq2_rptr = 22
# UVM_INFO sequence.sv(104) @ 1290: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [1290] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 1290: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 48
# ** Info: Valid Write Inputs Pass
#    Time: 1290 ns Started: 1290 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1290 ns Started: 1290 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 1300: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 187
# UVM_INFO scoreboard.sv(102) @ 1300: uvm_test_top.env.scb [scoreboard] READ: addr=11, expected=64, actual=199, Memory contents: '{179, 194, 187, 199, 64, 241, 85, 197, 151, 204, 66, 76, 192, 186, 95, 241}
# UVM_INFO scoreboard.sv(108) @ 1300: uvm_test_top.env.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 1300: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 1300: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [1300] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 1300: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 1300 ns Started: 1300 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 1310: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(68) @ 1310: uvm_test_top.env.scb [scoreboard] FIFO FULL, memory : '{179, 194, 187, 199, 64, 241, 85, 197, 151, 204, 66, 76, 192, 186, 95, 241}
# UVM_INFO scoreboard.sv(76) @ 1310: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 11, wq2_rptr = 18
# UVM_INFO sequence.sv(104) @ 1310: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [1310] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 1310: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 230
# ** Info: Valid Write Inputs Pass
#    Time: 1310 ns Started: 1310 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1310 ns Started: 1310 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 1330: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(60) @ 1330: uvm_test_top.env.scb [scoreboard] WRITE : addr = 11, data = 230, memory  = '{179, 194, 187, 199, 230, 241, 85, 197, 151, 204, 66, 76, 192, 186, 95, 241}
# UVM_INFO scoreboard.sv(64) @ 1330: uvm_test_top.env.scb [scoreboard] write_count = 44, wbin_next = 12, wgray_next = 10
# UVM_INFO scoreboard.sv(76) @ 1330: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 11, wq2_rptr = 18
# UVM_INFO sequence.sv(104) @ 1330: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [1330] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 1330: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 167
# ** Info: Valid Write Inputs Pass
#    Time: 1330 ns Started: 1330 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1330 ns Started: 1330 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 1340: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 194
# UVM_INFO scoreboard.sv(102) @ 1340: uvm_test_top.env.scb [scoreboard] READ: addr=12, expected=199, actual=187, Memory contents: '{179, 194, 187, 199, 230, 241, 85, 197, 151, 204, 66, 76, 192, 186, 95, 241}
# UVM_INFO scoreboard.sv(108) @ 1340: uvm_test_top.env.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 1340: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 1340: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [1340] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 1340: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 1340 ns Started: 1340 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 1350: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(68) @ 1350: uvm_test_top.env.scb [scoreboard] FIFO FULL, memory : '{179, 194, 187, 199, 230, 241, 85, 197, 151, 204, 66, 76, 192, 186, 95, 241}
# UVM_INFO scoreboard.sv(76) @ 1350: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 12, wq2_rptr = 19
# UVM_INFO sequence.sv(104) @ 1350: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [1350] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 1350: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 195
# ** Info: Valid Write Inputs Pass
#    Time: 1350 ns Started: 1350 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1350 ns Started: 1350 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 1370: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(60) @ 1370: uvm_test_top.env.scb [scoreboard] WRITE : addr = 12, data = 195, memory  = '{179, 194, 187, 195, 230, 241, 85, 197, 151, 204, 66, 76, 192, 186, 95, 241}
# UVM_INFO scoreboard.sv(64) @ 1370: uvm_test_top.env.scb [scoreboard] write_count = 45, wbin_next = 13, wgray_next = 11
# UVM_INFO scoreboard.sv(76) @ 1370: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 12, wq2_rptr = 19
# UVM_INFO sequence.sv(104) @ 1370: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [1370] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 1370: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 195
# ** Info: Valid Write Inputs Pass
#    Time: 1370 ns Started: 1370 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1370 ns Started: 1370 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 1380: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 179
# UVM_INFO scoreboard.sv(102) @ 1380: uvm_test_top.env.scb [scoreboard] READ: addr=13, expected=187, actual=194, Memory contents: '{179, 194, 187, 195, 230, 241, 85, 197, 151, 204, 66, 76, 192, 186, 95, 241}
# UVM_INFO scoreboard.sv(108) @ 1380: uvm_test_top.env.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 1380: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 1380: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [1380] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 1380: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 1380 ns Started: 1380 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 1390: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(68) @ 1390: uvm_test_top.env.scb [scoreboard] FIFO FULL, memory : '{179, 194, 187, 195, 230, 241, 85, 197, 151, 204, 66, 76, 192, 186, 95, 241}
# UVM_INFO scoreboard.sv(76) @ 1390: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 13, wq2_rptr = 17
# UVM_INFO sequence.sv(104) @ 1390: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [1390] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 1390: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 122
# ** Info: Valid Write Inputs Pass
#    Time: 1390 ns Started: 1390 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1390 ns Started: 1390 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 1410: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(60) @ 1410: uvm_test_top.env.scb [scoreboard] WRITE : addr = 13, data = 122, memory  = '{179, 194, 122, 195, 230, 241, 85, 197, 151, 204, 66, 76, 192, 186, 95, 241}
# UVM_INFO scoreboard.sv(64) @ 1410: uvm_test_top.env.scb [scoreboard] write_count = 46, wbin_next = 14, wgray_next = 9
# UVM_INFO scoreboard.sv(76) @ 1410: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 17
# UVM_INFO sequence.sv(104) @ 1410: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [1410] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 1410: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 33
# ** Info: Valid Write Inputs Pass
#    Time: 1410 ns Started: 1410 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1410 ns Started: 1410 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 1420: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 241
# UVM_INFO scoreboard.sv(102) @ 1420: uvm_test_top.env.scb [scoreboard] READ: addr=14, expected=194, actual=179, Memory contents: '{179, 194, 122, 195, 230, 241, 85, 197, 151, 204, 66, 76, 192, 186, 95, 241}
# UVM_INFO scoreboard.sv(108) @ 1420: uvm_test_top.env.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 1420: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 1420: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [1420] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 1420: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 1420 ns Started: 1420 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 1430: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(68) @ 1430: uvm_test_top.env.scb [scoreboard] FIFO FULL, memory : '{179, 194, 122, 195, 230, 241, 85, 197, 151, 204, 66, 76, 192, 186, 95, 241}
# UVM_INFO scoreboard.sv(76) @ 1430: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 14, wq2_rptr = 16
# UVM_INFO sequence.sv(104) @ 1430: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [1430] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 1430: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 184
# ** Info: Valid Write Inputs Pass
#    Time: 1430 ns Started: 1430 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1430 ns Started: 1430 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 1450: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(60) @ 1450: uvm_test_top.env.scb [scoreboard] WRITE : addr = 14, data = 184, memory  = '{179, 184, 122, 195, 230, 241, 85, 197, 151, 204, 66, 76, 192, 186, 95, 241}
# UVM_INFO scoreboard.sv(64) @ 1450: uvm_test_top.env.scb [scoreboard] write_count = 47, wbin_next = 15, wgray_next = 8
# UVM_INFO scoreboard.sv(76) @ 1450: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 14, wq2_rptr = 16
# UVM_INFO sequence.sv(104) @ 1450: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [1450] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 1450: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 56
# ** Info: Valid Write Inputs Pass
#    Time: 1450 ns Started: 1450 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1450 ns Started: 1450 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 1460: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 95
# UVM_INFO scoreboard.sv(102) @ 1460: uvm_test_top.env.scb [scoreboard] READ: addr=15, expected=179, actual=241, Memory contents: '{179, 184, 122, 195, 230, 241, 85, 197, 151, 204, 66, 76, 192, 186, 95, 241}
# UVM_INFO scoreboard.sv(108) @ 1460: uvm_test_top.env.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 1460: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 1460: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [1460] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 1460: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 1460 ns Started: 1460 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 1470: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(68) @ 1470: uvm_test_top.env.scb [scoreboard] FIFO FULL, memory : '{179, 184, 122, 195, 230, 241, 85, 197, 151, 204, 66, 76, 192, 186, 95, 241}
# UVM_INFO scoreboard.sv(76) @ 1470: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 15, wq2_rptr = 0
# UVM_INFO sequence.sv(104) @ 1470: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [1470] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 1470: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 174
# ** Info: Valid Write Inputs Pass
#    Time: 1470 ns Started: 1470 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1470 ns Started: 1470 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 1490: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(60) @ 1490: uvm_test_top.env.scb [scoreboard] WRITE : addr = 15, data = 174, memory  = '{174, 184, 122, 195, 230, 241, 85, 197, 151, 204, 66, 76, 192, 186, 95, 241}
# UVM_INFO scoreboard.sv(64) @ 1490: uvm_test_top.env.scb [scoreboard] write_count = 48, wbin_next = 16, wgray_next = 24
# UVM_INFO scoreboard.sv(76) @ 1490: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 15, wq2_rptr = 0
# UVM_INFO sequence.sv(104) @ 1490: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [1490] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 1490: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 220
# ** Info: Valid Write Inputs Pass
#    Time: 1490 ns Started: 1490 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1490 ns Started: 1490 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 1500: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 186
# UVM_INFO scoreboard.sv(102) @ 1500: uvm_test_top.env.scb [scoreboard] READ: addr=0, expected=241, actual=95, Memory contents: '{174, 184, 122, 195, 230, 241, 85, 197, 151, 204, 66, 76, 192, 186, 95, 241}
# UVM_INFO scoreboard.sv(108) @ 1500: uvm_test_top.env.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 1500: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 1500: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [1500] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 1500: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 1500 ns Started: 1500 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 1510: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(68) @ 1510: uvm_test_top.env.scb [scoreboard] FIFO FULL, memory : '{174, 184, 122, 195, 230, 241, 85, 197, 151, 204, 66, 76, 192, 186, 95, 241}
# UVM_INFO scoreboard.sv(76) @ 1510: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 1
# UVM_INFO sequence.sv(104) @ 1510: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [1510] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 1510: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 16
# ** Info: Valid Write Inputs Pass
#    Time: 1510 ns Started: 1510 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1510 ns Started: 1510 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 1530: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(60) @ 1530: uvm_test_top.env.scb [scoreboard] WRITE : addr = 0, data = 16, memory  = '{174, 184, 122, 195, 230, 241, 85, 197, 151, 204, 66, 76, 192, 186, 95, 16}
# UVM_INFO scoreboard.sv(64) @ 1530: uvm_test_top.env.scb [scoreboard] write_count = 49, wbin_next = 17, wgray_next = 25
# UVM_INFO scoreboard.sv(76) @ 1530: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 16, wq2_rptr = 1
# UVM_INFO sequence.sv(104) @ 1530: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [1530] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 1530: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 99
# ** Info: Valid Write Inputs Pass
#    Time: 1530 ns Started: 1530 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1530 ns Started: 1530 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 1540: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 192
# UVM_INFO scoreboard.sv(102) @ 1540: uvm_test_top.env.scb [scoreboard] READ: addr=1, expected=95, actual=186, Memory contents: '{174, 184, 122, 195, 230, 241, 85, 197, 151, 204, 66, 76, 192, 186, 95, 16}
# UVM_INFO scoreboard.sv(108) @ 1540: uvm_test_top.env.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 1540: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 1540: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [1540] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 1540: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 1540 ns Started: 1540 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 1550: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(68) @ 1550: uvm_test_top.env.scb [scoreboard] FIFO FULL, memory : '{174, 184, 122, 195, 230, 241, 85, 197, 151, 204, 66, 76, 192, 186, 95, 16}
# UVM_INFO scoreboard.sv(76) @ 1550: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 17, wq2_rptr = 3
# UVM_INFO sequence.sv(104) @ 1550: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [1550] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 1550: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 107
# ** Info: Valid Write Inputs Pass
#    Time: 1550 ns Started: 1550 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1550 ns Started: 1550 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 1570: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(60) @ 1570: uvm_test_top.env.scb [scoreboard] WRITE : addr = 1, data = 107, memory  = '{174, 184, 122, 195, 230, 241, 85, 197, 151, 204, 66, 76, 192, 186, 107, 16}
# UVM_INFO scoreboard.sv(64) @ 1570: uvm_test_top.env.scb [scoreboard] write_count = 50, wbin_next = 18, wgray_next = 27
# UVM_INFO scoreboard.sv(76) @ 1570: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 17, wq2_rptr = 3
# UVM_INFO sequence.sv(104) @ 1570: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [1570] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 1570: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 229
# ** Info: Valid Write Inputs Pass
#    Time: 1570 ns Started: 1570 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1570 ns Started: 1570 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 1580: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 76
# UVM_INFO scoreboard.sv(102) @ 1580: uvm_test_top.env.scb [scoreboard] READ: addr=2, expected=186, actual=192, Memory contents: '{174, 184, 122, 195, 230, 241, 85, 197, 151, 204, 66, 76, 192, 186, 107, 16}
# UVM_INFO scoreboard.sv(108) @ 1580: uvm_test_top.env.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 1580: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 1580: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [1580] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 1580: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 1580 ns Started: 1580 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 1590: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(68) @ 1590: uvm_test_top.env.scb [scoreboard] FIFO FULL, memory : '{174, 184, 122, 195, 230, 241, 85, 197, 151, 204, 66, 76, 192, 186, 107, 16}
# UVM_INFO scoreboard.sv(76) @ 1590: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 18, wq2_rptr = 2
# UVM_INFO sequence.sv(104) @ 1590: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [1590] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 1590: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 157
# ** Info: Valid Write Inputs Pass
#    Time: 1590 ns Started: 1590 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1590 ns Started: 1590 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 1610: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(60) @ 1610: uvm_test_top.env.scb [scoreboard] WRITE : addr = 2, data = 157, memory  = '{174, 184, 122, 195, 230, 241, 85, 197, 151, 204, 66, 76, 192, 157, 107, 16}
# UVM_INFO scoreboard.sv(64) @ 1610: uvm_test_top.env.scb [scoreboard] write_count = 51, wbin_next = 19, wgray_next = 26
# UVM_INFO scoreboard.sv(76) @ 1610: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 18, wq2_rptr = 2
# UVM_INFO sequence.sv(104) @ 1610: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [1610] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 1610: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 103
# ** Info: Valid Write Inputs Pass
#    Time: 1610 ns Started: 1610 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1610 ns Started: 1610 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 1620: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 66
# UVM_INFO scoreboard.sv(102) @ 1620: uvm_test_top.env.scb [scoreboard] READ: addr=3, expected=192, actual=76, Memory contents: '{174, 184, 122, 195, 230, 241, 85, 197, 151, 204, 66, 76, 192, 157, 107, 16}
# UVM_INFO scoreboard.sv(108) @ 1620: uvm_test_top.env.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 1620: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 1620: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [1620] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 1620: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 1620 ns Started: 1620 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 1630: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(68) @ 1630: uvm_test_top.env.scb [scoreboard] FIFO FULL, memory : '{174, 184, 122, 195, 230, 241, 85, 197, 151, 204, 66, 76, 192, 157, 107, 16}
# UVM_INFO scoreboard.sv(76) @ 1630: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 19, wq2_rptr = 6
# UVM_INFO sequence.sv(104) @ 1630: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [1630] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 1630: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 69
# ** Info: Valid Write Inputs Pass
#    Time: 1630 ns Started: 1630 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1630 ns Started: 1630 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 1650: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(60) @ 1650: uvm_test_top.env.scb [scoreboard] WRITE : addr = 3, data = 69, memory  = '{174, 184, 122, 195, 230, 241, 85, 197, 151, 204, 66, 76, 69, 157, 107, 16}
# UVM_INFO scoreboard.sv(64) @ 1650: uvm_test_top.env.scb [scoreboard] write_count = 52, wbin_next = 20, wgray_next = 30
# UVM_INFO scoreboard.sv(76) @ 1650: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 19, wq2_rptr = 6
# UVM_INFO sequence.sv(104) @ 1650: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [1650] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 1650: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 111
# ** Info: Valid Write Inputs Pass
#    Time: 1650 ns Started: 1650 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1650 ns Started: 1650 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 1660: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 204
# UVM_INFO scoreboard.sv(102) @ 1660: uvm_test_top.env.scb [scoreboard] READ: addr=4, expected=76, actual=66, Memory contents: '{174, 184, 122, 195, 230, 241, 85, 197, 151, 204, 66, 76, 69, 157, 107, 16}
# UVM_INFO scoreboard.sv(108) @ 1660: uvm_test_top.env.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 1660: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 1660: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [1660] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 1660: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 1660 ns Started: 1660 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 1670: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(68) @ 1670: uvm_test_top.env.scb [scoreboard] FIFO FULL, memory : '{174, 184, 122, 195, 230, 241, 85, 197, 151, 204, 66, 76, 69, 157, 107, 16}
# UVM_INFO scoreboard.sv(76) @ 1670: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 20, wq2_rptr = 7
# UVM_INFO sequence.sv(104) @ 1670: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [1670] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 1670: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 59
# ** Info: Valid Write Inputs Pass
#    Time: 1670 ns Started: 1670 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1670 ns Started: 1670 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 1690: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(60) @ 1690: uvm_test_top.env.scb [scoreboard] WRITE : addr = 4, data = 59, memory  = '{174, 184, 122, 195, 230, 241, 85, 197, 151, 204, 66, 59, 69, 157, 107, 16}
# UVM_INFO scoreboard.sv(64) @ 1690: uvm_test_top.env.scb [scoreboard] write_count = 53, wbin_next = 21, wgray_next = 31
# UVM_INFO scoreboard.sv(76) @ 1690: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 20, wq2_rptr = 7
# UVM_INFO sequence.sv(104) @ 1690: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [1690] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 1690: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 115
# ** Info: Valid Write Inputs Pass
#    Time: 1690 ns Started: 1690 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1690 ns Started: 1690 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 1700: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 151
# UVM_INFO scoreboard.sv(102) @ 1700: uvm_test_top.env.scb [scoreboard] READ: addr=5, expected=66, actual=204, Memory contents: '{174, 184, 122, 195, 230, 241, 85, 197, 151, 204, 66, 59, 69, 157, 107, 16}
# UVM_INFO scoreboard.sv(108) @ 1700: uvm_test_top.env.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 1700: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 1700: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [1700] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 1700: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 1700 ns Started: 1700 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 1710: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(68) @ 1710: uvm_test_top.env.scb [scoreboard] FIFO FULL, memory : '{174, 184, 122, 195, 230, 241, 85, 197, 151, 204, 66, 59, 69, 157, 107, 16}
# UVM_INFO scoreboard.sv(76) @ 1710: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 21, wq2_rptr = 5
# UVM_INFO sequence.sv(104) @ 1710: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [1710] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 1710: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 53
# ** Info: Valid Write Inputs Pass
#    Time: 1710 ns Started: 1710 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1710 ns Started: 1710 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 1730: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(60) @ 1730: uvm_test_top.env.scb [scoreboard] WRITE : addr = 5, data = 53, memory  = '{174, 184, 122, 195, 230, 241, 85, 197, 151, 204, 53, 59, 69, 157, 107, 16}
# UVM_INFO scoreboard.sv(64) @ 1730: uvm_test_top.env.scb [scoreboard] write_count = 54, wbin_next = 22, wgray_next = 29
# UVM_INFO scoreboard.sv(76) @ 1730: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 21, wq2_rptr = 5
# UVM_INFO sequence.sv(104) @ 1730: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [1730] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 1730: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 23
# ** Info: Valid Write Inputs Pass
#    Time: 1730 ns Started: 1730 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1730 ns Started: 1730 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 1740: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 197
# UVM_INFO scoreboard.sv(102) @ 1740: uvm_test_top.env.scb [scoreboard] READ: addr=6, expected=204, actual=151, Memory contents: '{174, 184, 122, 195, 230, 241, 85, 197, 151, 204, 53, 59, 69, 157, 107, 16}
# UVM_INFO scoreboard.sv(108) @ 1740: uvm_test_top.env.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 1740: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 1740: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [1740] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 1740: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 1740 ns Started: 1740 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 1750: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(68) @ 1750: uvm_test_top.env.scb [scoreboard] FIFO FULL, memory : '{174, 184, 122, 195, 230, 241, 85, 197, 151, 204, 53, 59, 69, 157, 107, 16}
# UVM_INFO scoreboard.sv(76) @ 1750: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 22, wq2_rptr = 4
# UVM_INFO sequence.sv(104) @ 1750: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [1750] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 1750: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 5
# ** Info: Valid Write Inputs Pass
#    Time: 1750 ns Started: 1750 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1750 ns Started: 1750 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 1770: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(60) @ 1770: uvm_test_top.env.scb [scoreboard] WRITE : addr = 6, data = 5, memory  = '{174, 184, 122, 195, 230, 241, 85, 197, 151, 5, 53, 59, 69, 157, 107, 16}
# UVM_INFO scoreboard.sv(64) @ 1770: uvm_test_top.env.scb [scoreboard] write_count = 55, wbin_next = 23, wgray_next = 28
# UVM_INFO scoreboard.sv(76) @ 1770: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 22, wq2_rptr = 4
# UVM_INFO sequence.sv(104) @ 1770: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [1770] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 1770: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 82
# ** Info: Valid Write Inputs Pass
#    Time: 1770 ns Started: 1770 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1770 ns Started: 1770 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 1780: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 85
# UVM_INFO scoreboard.sv(102) @ 1780: uvm_test_top.env.scb [scoreboard] READ: addr=7, expected=151, actual=197, Memory contents: '{174, 184, 122, 195, 230, 241, 85, 197, 151, 5, 53, 59, 69, 157, 107, 16}
# UVM_INFO scoreboard.sv(108) @ 1780: uvm_test_top.env.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 1780: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 1780: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [1780] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 1780: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 1780 ns Started: 1780 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 1790: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(68) @ 1790: uvm_test_top.env.scb [scoreboard] FIFO FULL, memory : '{174, 184, 122, 195, 230, 241, 85, 197, 151, 5, 53, 59, 69, 157, 107, 16}
# UVM_INFO scoreboard.sv(76) @ 1790: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 23, wq2_rptr = 12
# UVM_INFO sequence.sv(104) @ 1790: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [1790] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 1790: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 181
# ** Info: Valid Write Inputs Pass
#    Time: 1790 ns Started: 1790 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1790 ns Started: 1790 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 1810: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(60) @ 1810: uvm_test_top.env.scb [scoreboard] WRITE : addr = 7, data = 181, memory  = '{174, 184, 122, 195, 230, 241, 85, 197, 181, 5, 53, 59, 69, 157, 107, 16}
# UVM_INFO scoreboard.sv(64) @ 1810: uvm_test_top.env.scb [scoreboard] write_count = 56, wbin_next = 24, wgray_next = 20
# UVM_INFO scoreboard.sv(76) @ 1810: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 23, wq2_rptr = 12
# UVM_INFO sequence.sv(104) @ 1810: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [1810] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 1810: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 107
# ** Info: Valid Write Inputs Pass
#    Time: 1810 ns Started: 1810 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1810 ns Started: 1810 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 1820: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 241
# UVM_INFO scoreboard.sv(102) @ 1820: uvm_test_top.env.scb [scoreboard] READ: addr=8, expected=197, actual=85, Memory contents: '{174, 184, 122, 195, 230, 241, 85, 197, 181, 5, 53, 59, 69, 157, 107, 16}
# UVM_INFO scoreboard.sv(108) @ 1820: uvm_test_top.env.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 1820: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 1820: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [1820] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 1820: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 1820 ns Started: 1820 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 1830: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(68) @ 1830: uvm_test_top.env.scb [scoreboard] FIFO FULL, memory : '{174, 184, 122, 195, 230, 241, 85, 197, 181, 5, 53, 59, 69, 157, 107, 16}
# UVM_INFO scoreboard.sv(76) @ 1830: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 24, wq2_rptr = 13
# UVM_INFO sequence.sv(104) @ 1830: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [1830] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 1830: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 241
# ** Info: Valid Write Inputs Pass
#    Time: 1830 ns Started: 1830 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1830 ns Started: 1830 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 1850: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(60) @ 1850: uvm_test_top.env.scb [scoreboard] WRITE : addr = 8, data = 241, memory  = '{174, 184, 122, 195, 230, 241, 85, 241, 181, 5, 53, 59, 69, 157, 107, 16}
# UVM_INFO scoreboard.sv(64) @ 1850: uvm_test_top.env.scb [scoreboard] write_count = 57, wbin_next = 25, wgray_next = 21
# UVM_INFO scoreboard.sv(76) @ 1850: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 24, wq2_rptr = 13
# UVM_INFO sequence.sv(104) @ 1850: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [1850] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 1850: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 139
# ** Info: Valid Write Inputs Pass
#    Time: 1850 ns Started: 1850 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1850 ns Started: 1850 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 1860: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 230
# UVM_INFO scoreboard.sv(102) @ 1860: uvm_test_top.env.scb [scoreboard] READ: addr=9, expected=85, actual=241, Memory contents: '{174, 184, 122, 195, 230, 241, 85, 241, 181, 5, 53, 59, 69, 157, 107, 16}
# UVM_INFO scoreboard.sv(108) @ 1860: uvm_test_top.env.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 1860: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 1860: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [1860] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 1860: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 1860 ns Started: 1860 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 1870: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(68) @ 1870: uvm_test_top.env.scb [scoreboard] FIFO FULL, memory : '{174, 184, 122, 195, 230, 241, 85, 241, 181, 5, 53, 59, 69, 157, 107, 16}
# UVM_INFO scoreboard.sv(76) @ 1870: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 25, wq2_rptr = 15
# UVM_INFO sequence.sv(104) @ 1870: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [1870] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 1870: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 224
# ** Info: Valid Write Inputs Pass
#    Time: 1870 ns Started: 1870 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1870 ns Started: 1870 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 1890: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(60) @ 1890: uvm_test_top.env.scb [scoreboard] WRITE : addr = 9, data = 224, memory  = '{174, 184, 122, 195, 230, 241, 224, 241, 181, 5, 53, 59, 69, 157, 107, 16}
# UVM_INFO scoreboard.sv(64) @ 1890: uvm_test_top.env.scb [scoreboard] write_count = 58, wbin_next = 26, wgray_next = 23
# UVM_INFO scoreboard.sv(76) @ 1890: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 25, wq2_rptr = 15
# UVM_INFO sequence.sv(104) @ 1890: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [1890] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 1890: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 126
# ** Info: Valid Write Inputs Pass
#    Time: 1890 ns Started: 1890 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1890 ns Started: 1890 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 1900: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 195
# UVM_INFO scoreboard.sv(102) @ 1900: uvm_test_top.env.scb [scoreboard] READ: addr=10, expected=241, actual=230, Memory contents: '{174, 184, 122, 195, 230, 241, 224, 241, 181, 5, 53, 59, 69, 157, 107, 16}
# UVM_INFO scoreboard.sv(108) @ 1900: uvm_test_top.env.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 1900: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 1900: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [1900] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 1900: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 1900 ns Started: 1900 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 1910: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(68) @ 1910: uvm_test_top.env.scb [scoreboard] FIFO FULL, memory : '{174, 184, 122, 195, 230, 241, 224, 241, 181, 5, 53, 59, 69, 157, 107, 16}
# UVM_INFO scoreboard.sv(76) @ 1910: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 26, wq2_rptr = 14
# UVM_INFO sequence.sv(104) @ 1910: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [1910] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 1910: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 1
# ** Info: Valid Write Inputs Pass
#    Time: 1910 ns Started: 1910 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1910 ns Started: 1910 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 1930: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(60) @ 1930: uvm_test_top.env.scb [scoreboard] WRITE : addr = 10, data = 1, memory  = '{174, 184, 122, 195, 230, 1, 224, 241, 181, 5, 53, 59, 69, 157, 107, 16}
# UVM_INFO scoreboard.sv(64) @ 1930: uvm_test_top.env.scb [scoreboard] write_count = 59, wbin_next = 27, wgray_next = 22
# UVM_INFO scoreboard.sv(76) @ 1930: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 26, wq2_rptr = 14
# UVM_INFO sequence.sv(104) @ 1930: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [1930] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 1930: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 28
# ** Info: Valid Write Inputs Pass
#    Time: 1930 ns Started: 1930 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1930 ns Started: 1930 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 1940: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 122
# UVM_INFO scoreboard.sv(102) @ 1940: uvm_test_top.env.scb [scoreboard] READ: addr=11, expected=230, actual=195, Memory contents: '{174, 184, 122, 195, 230, 1, 224, 241, 181, 5, 53, 59, 69, 157, 107, 16}
# UVM_INFO scoreboard.sv(108) @ 1940: uvm_test_top.env.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 1940: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 1940: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [1940] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 1940: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 1940 ns Started: 1940 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 1950: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(68) @ 1950: uvm_test_top.env.scb [scoreboard] FIFO FULL, memory : '{174, 184, 122, 195, 230, 1, 224, 241, 181, 5, 53, 59, 69, 157, 107, 16}
# UVM_INFO scoreboard.sv(76) @ 1950: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 27, wq2_rptr = 10
# UVM_INFO sequence.sv(104) @ 1950: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [1950] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 1950: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 143
# ** Info: Valid Write Inputs Pass
#    Time: 1950 ns Started: 1950 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1950 ns Started: 1950 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 1970: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(60) @ 1970: uvm_test_top.env.scb [scoreboard] WRITE : addr = 11, data = 143, memory  = '{174, 184, 122, 195, 143, 1, 224, 241, 181, 5, 53, 59, 69, 157, 107, 16}
# UVM_INFO scoreboard.sv(64) @ 1970: uvm_test_top.env.scb [scoreboard] write_count = 60, wbin_next = 28, wgray_next = 18
# UVM_INFO scoreboard.sv(76) @ 1970: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 27, wq2_rptr = 10
# UVM_INFO sequence.sv(104) @ 1970: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [1970] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 1970: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 52
# ** Info: Valid Write Inputs Pass
#    Time: 1970 ns Started: 1970 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1970 ns Started: 1970 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 1980: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 184
# UVM_INFO scoreboard.sv(102) @ 1980: uvm_test_top.env.scb [scoreboard] READ: addr=12, expected=195, actual=122, Memory contents: '{174, 184, 122, 195, 143, 1, 224, 241, 181, 5, 53, 59, 69, 157, 107, 16}
# UVM_INFO scoreboard.sv(108) @ 1980: uvm_test_top.env.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 1980: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 1980: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [1980] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 1980: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 1980 ns Started: 1980 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 1990: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(68) @ 1990: uvm_test_top.env.scb [scoreboard] FIFO FULL, memory : '{174, 184, 122, 195, 143, 1, 224, 241, 181, 5, 53, 59, 69, 157, 107, 16}
# UVM_INFO scoreboard.sv(76) @ 1990: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 28, wq2_rptr = 11
# UVM_INFO sequence.sv(104) @ 1990: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [1990] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 1990: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 115
# ** Info: Valid Write Inputs Pass
#    Time: 1990 ns Started: 1990 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 1990 ns Started: 1990 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 2010: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(60) @ 2010: uvm_test_top.env.scb [scoreboard] WRITE : addr = 12, data = 115, memory  = '{174, 184, 122, 115, 143, 1, 224, 241, 181, 5, 53, 59, 69, 157, 107, 16}
# UVM_INFO scoreboard.sv(64) @ 2010: uvm_test_top.env.scb [scoreboard] write_count = 61, wbin_next = 29, wgray_next = 19
# UVM_INFO scoreboard.sv(76) @ 2010: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 28, wq2_rptr = 11
# UVM_INFO sequence.sv(104) @ 2010: uvm_test_top.env.w_agnt.sqr@@p_write_seq [p_write_sequence] [2010] Write Transaction 0: winc=1
# UVM_INFO wr_driver.sv(19) @ 2010: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 133
# ** Info: Valid Write Inputs Pass
#    Time: 2010 ns Started: 2010 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2010 ns Started: 2010 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 2020: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 174
# UVM_INFO scoreboard.sv(102) @ 2020: uvm_test_top.env.scb [scoreboard] READ: addr=13, expected=122, actual=184, Memory contents: '{174, 184, 122, 115, 143, 1, 224, 241, 181, 5, 53, 59, 69, 157, 107, 16}
# UVM_INFO scoreboard.sv(108) @ 2020: uvm_test_top.env.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 2020: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 2020: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [2020] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 2020: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 2020 ns Started: 2020 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 2030: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(68) @ 2030: uvm_test_top.env.scb [scoreboard] FIFO FULL, memory : '{174, 184, 122, 115, 143, 1, 224, 241, 181, 5, 53, 59, 69, 157, 107, 16}
# UVM_INFO scoreboard.sv(76) @ 2030: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 29, wq2_rptr = 9
# UVM_INFO wr_driver.sv(19) @ 2030: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 0 | wdata = 243
# ** Info: Valid Write Inputs Pass
#    Time: 2030 ns Started: 2030 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2030 ns Started: 2030 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 2050: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 2050: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 9
# ** Info: Valid Write Inputs Pass
#    Time: 2050 ns Started: 2050 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2050 ns Started: 2050 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 2060: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 16
# UVM_INFO scoreboard.sv(102) @ 2060: uvm_test_top.env.scb [scoreboard] READ: addr=14, expected=184, actual=174, Memory contents: '{174, 184, 122, 115, 143, 1, 224, 241, 181, 5, 53, 59, 69, 157, 107, 16}
# UVM_INFO scoreboard.sv(108) @ 2060: uvm_test_top.env.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 2060: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 2060: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [2060] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 2060: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 2060 ns Started: 2060 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 2070: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 2070: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 8
# ** Info: Valid Write Inputs Pass
#    Time: 2070 ns Started: 2070 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2070 ns Started: 2070 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 2090: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 2090: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 8
# ** Info: Valid Write Inputs Pass
#    Time: 2090 ns Started: 2090 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2090 ns Started: 2090 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 2100: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 107
# UVM_INFO scoreboard.sv(102) @ 2100: uvm_test_top.env.scb [scoreboard] READ: addr=15, expected=174, actual=16, Memory contents: '{174, 184, 122, 115, 143, 1, 224, 241, 181, 5, 53, 59, 69, 157, 107, 16}
# UVM_INFO scoreboard.sv(108) @ 2100: uvm_test_top.env.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 2100: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 2100: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [2100] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 2100: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 2100 ns Started: 2100 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 2110: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 2110: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 2110 ns Started: 2110 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2110 ns Started: 2110 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 2130: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 2130: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 24
# ** Info: Valid Write Inputs Pass
#    Time: 2130 ns Started: 2130 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2130 ns Started: 2130 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 2140: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 157
# UVM_INFO scoreboard.sv(102) @ 2140: uvm_test_top.env.scb [scoreboard] READ: addr=0, expected=16, actual=107, Memory contents: '{174, 184, 122, 115, 143, 1, 224, 241, 181, 5, 53, 59, 69, 157, 107, 16}
# UVM_INFO scoreboard.sv(108) @ 2140: uvm_test_top.env.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 2140: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 2140: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [2140] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 2140: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 2140 ns Started: 2140 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 2150: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 2150: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 25
# ** Info: Valid Write Inputs Pass
#    Time: 2150 ns Started: 2150 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2150 ns Started: 2150 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 2170: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 2170: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 25
# ** Info: Valid Write Inputs Pass
#    Time: 2170 ns Started: 2170 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2170 ns Started: 2170 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 2180: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 69
# UVM_INFO scoreboard.sv(102) @ 2180: uvm_test_top.env.scb [scoreboard] READ: addr=1, expected=107, actual=157, Memory contents: '{174, 184, 122, 115, 143, 1, 224, 241, 181, 5, 53, 59, 69, 157, 107, 16}
# UVM_INFO scoreboard.sv(108) @ 2180: uvm_test_top.env.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 2180: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 2180: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [2180] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 2180: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 2180 ns Started: 2180 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 2190: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 2190: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 27
# ** Info: Valid Write Inputs Pass
#    Time: 2190 ns Started: 2190 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2190 ns Started: 2190 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 2210: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 2210: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 27
# ** Info: Valid Write Inputs Pass
#    Time: 2210 ns Started: 2210 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2210 ns Started: 2210 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 2220: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 59
# UVM_INFO scoreboard.sv(102) @ 2220: uvm_test_top.env.scb [scoreboard] READ: addr=2, expected=157, actual=69, Memory contents: '{174, 184, 122, 115, 143, 1, 224, 241, 181, 5, 53, 59, 69, 157, 107, 16}
# UVM_INFO scoreboard.sv(108) @ 2220: uvm_test_top.env.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 2220: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 2220: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [2220] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 2220: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 2220 ns Started: 2220 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 2230: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 2230: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 26
# ** Info: Valid Write Inputs Pass
#    Time: 2230 ns Started: 2230 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2230 ns Started: 2230 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 2250: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 2250: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 26
# ** Info: Valid Write Inputs Pass
#    Time: 2250 ns Started: 2250 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2250 ns Started: 2250 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 2260: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 53
# UVM_INFO scoreboard.sv(102) @ 2260: uvm_test_top.env.scb [scoreboard] READ: addr=3, expected=69, actual=59, Memory contents: '{174, 184, 122, 115, 143, 1, 224, 241, 181, 5, 53, 59, 69, 157, 107, 16}
# UVM_INFO scoreboard.sv(108) @ 2260: uvm_test_top.env.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 2260: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 2260: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [2260] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 2260: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 2260 ns Started: 2260 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 2270: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 2270: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 30
# ** Info: Valid Write Inputs Pass
#    Time: 2270 ns Started: 2270 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2270 ns Started: 2270 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 2290: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 2290: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 30
# ** Info: Valid Write Inputs Pass
#    Time: 2290 ns Started: 2290 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2290 ns Started: 2290 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 2300: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 5
# UVM_INFO scoreboard.sv(102) @ 2300: uvm_test_top.env.scb [scoreboard] READ: addr=4, expected=59, actual=53, Memory contents: '{174, 184, 122, 115, 143, 1, 224, 241, 181, 5, 53, 59, 69, 157, 107, 16}
# UVM_INFO scoreboard.sv(108) @ 2300: uvm_test_top.env.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 2300: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 2300: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [2300] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 2300: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 2300 ns Started: 2300 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 2310: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 2310: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 31
# ** Info: Valid Write Inputs Pass
#    Time: 2310 ns Started: 2310 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2310 ns Started: 2310 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 2330: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 2330: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 31
# ** Info: Valid Write Inputs Pass
#    Time: 2330 ns Started: 2330 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2330 ns Started: 2330 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 2340: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 181
# UVM_INFO scoreboard.sv(102) @ 2340: uvm_test_top.env.scb [scoreboard] READ: addr=5, expected=53, actual=5, Memory contents: '{174, 184, 122, 115, 143, 1, 224, 241, 181, 5, 53, 59, 69, 157, 107, 16}
# UVM_INFO scoreboard.sv(108) @ 2340: uvm_test_top.env.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 2340: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 2340: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [2340] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 2340: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 2340 ns Started: 2340 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 2350: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 2350: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 29
# ** Info: Valid Write Inputs Pass
#    Time: 2350 ns Started: 2350 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2350 ns Started: 2350 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 2370: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 2370: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 29
# ** Info: Valid Write Inputs Pass
#    Time: 2370 ns Started: 2370 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2370 ns Started: 2370 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 2380: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 241
# UVM_INFO scoreboard.sv(102) @ 2380: uvm_test_top.env.scb [scoreboard] READ: addr=6, expected=5, actual=181, Memory contents: '{174, 184, 122, 115, 143, 1, 224, 241, 181, 5, 53, 59, 69, 157, 107, 16}
# UVM_INFO scoreboard.sv(108) @ 2380: uvm_test_top.env.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 2380: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 2380: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [2380] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 2380: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 2380 ns Started: 2380 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 2390: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 2390: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 28
# ** Info: Valid Write Inputs Pass
#    Time: 2390 ns Started: 2390 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2390 ns Started: 2390 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 2410: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 2410: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 28
# ** Info: Valid Write Inputs Pass
#    Time: 2410 ns Started: 2410 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2410 ns Started: 2410 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 2420: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 224
# UVM_INFO scoreboard.sv(102) @ 2420: uvm_test_top.env.scb [scoreboard] READ: addr=7, expected=181, actual=241, Memory contents: '{174, 184, 122, 115, 143, 1, 224, 241, 181, 5, 53, 59, 69, 157, 107, 16}
# UVM_INFO scoreboard.sv(108) @ 2420: uvm_test_top.env.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 2420: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 2420: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [2420] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 2420: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 2420 ns Started: 2420 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 2430: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 2430: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 20
# ** Info: Valid Write Inputs Pass
#    Time: 2430 ns Started: 2430 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2430 ns Started: 2430 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 2450: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 2450: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 20
# ** Info: Valid Write Inputs Pass
#    Time: 2450 ns Started: 2450 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2450 ns Started: 2450 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 2460: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 1
# UVM_INFO scoreboard.sv(102) @ 2460: uvm_test_top.env.scb [scoreboard] READ: addr=8, expected=241, actual=224, Memory contents: '{174, 184, 122, 115, 143, 1, 224, 241, 181, 5, 53, 59, 69, 157, 107, 16}
# UVM_INFO scoreboard.sv(108) @ 2460: uvm_test_top.env.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 2460: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 2460: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [2460] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 2460: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 2460 ns Started: 2460 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 2470: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 2470: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 21
# ** Info: Valid Write Inputs Pass
#    Time: 2470 ns Started: 2470 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2470 ns Started: 2470 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 2490: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 2490: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 21
# ** Info: Valid Write Inputs Pass
#    Time: 2490 ns Started: 2490 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2490 ns Started: 2490 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 2500: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 143
# UVM_INFO scoreboard.sv(102) @ 2500: uvm_test_top.env.scb [scoreboard] READ: addr=9, expected=224, actual=1, Memory contents: '{174, 184, 122, 115, 143, 1, 224, 241, 181, 5, 53, 59, 69, 157, 107, 16}
# UVM_INFO scoreboard.sv(108) @ 2500: uvm_test_top.env.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 2500: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 2500: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [2500] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 2500: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 2500 ns Started: 2500 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 2510: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 2510: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 23
# ** Info: Valid Write Inputs Pass
#    Time: 2510 ns Started: 2510 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2510 ns Started: 2510 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 2530: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 2530: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 23
# ** Info: Valid Write Inputs Pass
#    Time: 2530 ns Started: 2530 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2530 ns Started: 2530 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 2540: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 115
# UVM_INFO scoreboard.sv(102) @ 2540: uvm_test_top.env.scb [scoreboard] READ: addr=10, expected=1, actual=143, Memory contents: '{174, 184, 122, 115, 143, 1, 224, 241, 181, 5, 53, 59, 69, 157, 107, 16}
# UVM_INFO scoreboard.sv(108) @ 2540: uvm_test_top.env.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 2540: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 2540: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [2540] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 2540: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 2540 ns Started: 2540 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 2550: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 2550: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 22
# ** Info: Valid Write Inputs Pass
#    Time: 2550 ns Started: 2550 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2550 ns Started: 2550 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 2570: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 2570: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 22
# ** Info: Valid Write Inputs Pass
#    Time: 2570 ns Started: 2570 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2570 ns Started: 2570 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 2580: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 122
# UVM_INFO scoreboard.sv(102) @ 2580: uvm_test_top.env.scb [scoreboard] READ: addr=11, expected=143, actual=115, Memory contents: '{174, 184, 122, 115, 143, 1, 224, 241, 181, 5, 53, 59, 69, 157, 107, 16}
# UVM_INFO scoreboard.sv(108) @ 2580: uvm_test_top.env.scb [scoreboard] Read Data pass
# UVM_INFO scoreboard.sv(129) @ 2580: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 2580: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [2580] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 2580: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 2580 ns Started: 2580 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 2590: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 2590: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 18
# ** Info: Valid Write Inputs Pass
#    Time: 2590 ns Started: 2590 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2590 ns Started: 2590 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 2610: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 2610: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 18
# ** Info: Valid Write Inputs Pass
#    Time: 2610 ns Started: 2610 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2610 ns Started: 2610 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 2620: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 122
# UVM_INFO scoreboard.sv(121) @ 2620: uvm_test_top.env.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{174, 184, 122, 115, 143, 1, 224, 241, 181, 5, 53, 59, 69, 157, 107, 16}
# UVM_INFO scoreboard.sv(129) @ 2620: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 2620: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [2620] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 2620: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 2620 ns Started: 2620 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 2630: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 2630: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 19
# ** Info: Valid Write Inputs Pass
#    Time: 2630 ns Started: 2630 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2630 ns Started: 2630 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 2650: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 2650: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 19
# ** Info: Valid Write Inputs Pass
#    Time: 2650 ns Started: 2650 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2650 ns Started: 2650 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 2660: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 122
# UVM_INFO scoreboard.sv(121) @ 2660: uvm_test_top.env.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{174, 184, 122, 115, 143, 1, 224, 241, 181, 5, 53, 59, 69, 157, 107, 16}
# UVM_INFO scoreboard.sv(129) @ 2660: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 2660: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [2660] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 2660: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 2660 ns Started: 2660 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 2670: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 2670: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 19
# ** Info: Valid Write Inputs Pass
#    Time: 2670 ns Started: 2670 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2670 ns Started: 2670 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 2690: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 2690: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 19
# ** Info: Valid Write Inputs Pass
#    Time: 2690 ns Started: 2690 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2690 ns Started: 2690 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 2700: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 122
# UVM_INFO scoreboard.sv(121) @ 2700: uvm_test_top.env.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{174, 184, 122, 115, 143, 1, 224, 241, 181, 5, 53, 59, 69, 157, 107, 16}
# UVM_INFO scoreboard.sv(129) @ 2700: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 2700: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [2700] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 2700: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 2700 ns Started: 2700 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 2710: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 2710: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 19
# ** Info: Valid Write Inputs Pass
#    Time: 2710 ns Started: 2710 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2710 ns Started: 2710 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 2730: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 2730: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 19
# ** Info: Valid Write Inputs Pass
#    Time: 2730 ns Started: 2730 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2730 ns Started: 2730 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 2740: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 122
# UVM_INFO scoreboard.sv(121) @ 2740: uvm_test_top.env.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{174, 184, 122, 115, 143, 1, 224, 241, 181, 5, 53, 59, 69, 157, 107, 16}
# UVM_INFO scoreboard.sv(129) @ 2740: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 2740: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [2740] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 2740: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 2740 ns Started: 2740 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 2750: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 2750: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 19
# ** Info: Valid Write Inputs Pass
#    Time: 2750 ns Started: 2750 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2750 ns Started: 2750 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 2770: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 2770: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 19
# ** Info: Valid Write Inputs Pass
#    Time: 2770 ns Started: 2770 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2770 ns Started: 2770 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 2780: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 122
# UVM_INFO scoreboard.sv(121) @ 2780: uvm_test_top.env.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{174, 184, 122, 115, 143, 1, 224, 241, 181, 5, 53, 59, 69, 157, 107, 16}
# UVM_INFO scoreboard.sv(129) @ 2780: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 2780: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [2780] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 2780: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 2780 ns Started: 2780 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 2790: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 2790: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 19
# ** Info: Valid Write Inputs Pass
#    Time: 2790 ns Started: 2790 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2790 ns Started: 2790 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 2810: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 2810: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 19
# ** Info: Valid Write Inputs Pass
#    Time: 2810 ns Started: 2810 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2810 ns Started: 2810 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 2820: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 122
# UVM_INFO scoreboard.sv(121) @ 2820: uvm_test_top.env.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{174, 184, 122, 115, 143, 1, 224, 241, 181, 5, 53, 59, 69, 157, 107, 16}
# UVM_INFO scoreboard.sv(129) @ 2820: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 2820: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [2820] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 2820: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 2820 ns Started: 2820 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 2830: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 2830: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 19
# ** Info: Valid Write Inputs Pass
#    Time: 2830 ns Started: 2830 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2830 ns Started: 2830 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 2850: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 2850: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 19
# ** Info: Valid Write Inputs Pass
#    Time: 2850 ns Started: 2850 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2850 ns Started: 2850 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 2860: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 122
# UVM_INFO scoreboard.sv(121) @ 2860: uvm_test_top.env.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{174, 184, 122, 115, 143, 1, 224, 241, 181, 5, 53, 59, 69, 157, 107, 16}
# UVM_INFO scoreboard.sv(129) @ 2860: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 2860: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [2860] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 2860: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 2860 ns Started: 2860 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 2870: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 2870: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 19
# ** Info: Valid Write Inputs Pass
#    Time: 2870 ns Started: 2870 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2870 ns Started: 2870 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 2890: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 2890: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 19
# ** Info: Valid Write Inputs Pass
#    Time: 2890 ns Started: 2890 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2890 ns Started: 2890 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 2900: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 122
# UVM_INFO scoreboard.sv(121) @ 2900: uvm_test_top.env.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{174, 184, 122, 115, 143, 1, 224, 241, 181, 5, 53, 59, 69, 157, 107, 16}
# UVM_INFO scoreboard.sv(129) @ 2900: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 2900: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [2900] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 2900: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 2900 ns Started: 2900 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 2910: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 2910: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 19
# ** Info: Valid Write Inputs Pass
#    Time: 2910 ns Started: 2910 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2910 ns Started: 2910 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 2930: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 2930: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 19
# ** Info: Valid Write Inputs Pass
#    Time: 2930 ns Started: 2930 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2930 ns Started: 2930 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 2940: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 122
# UVM_INFO scoreboard.sv(121) @ 2940: uvm_test_top.env.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{174, 184, 122, 115, 143, 1, 224, 241, 181, 5, 53, 59, 69, 157, 107, 16}
# UVM_INFO scoreboard.sv(129) @ 2940: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 2940: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [2940] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 2940: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 2940 ns Started: 2940 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 2950: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 2950: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 19
# ** Info: Valid Write Inputs Pass
#    Time: 2950 ns Started: 2950 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2950 ns Started: 2950 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 2970: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 2970: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 19
# ** Info: Valid Write Inputs Pass
#    Time: 2970 ns Started: 2970 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2970 ns Started: 2970 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 2980: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 122
# UVM_INFO scoreboard.sv(121) @ 2980: uvm_test_top.env.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{174, 184, 122, 115, 143, 1, 224, 241, 181, 5, 53, 59, 69, 157, 107, 16}
# UVM_INFO scoreboard.sv(129) @ 2980: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 2980: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [2980] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 2980: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 2980 ns Started: 2980 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 2990: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 2990: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 19
# ** Info: Valid Write Inputs Pass
#    Time: 2990 ns Started: 2990 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 2990 ns Started: 2990 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 3010: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 3010: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 19
# ** Info: Valid Write Inputs Pass
#    Time: 3010 ns Started: 3010 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3010 ns Started: 3010 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 3020: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 122
# UVM_INFO scoreboard.sv(121) @ 3020: uvm_test_top.env.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{174, 184, 122, 115, 143, 1, 224, 241, 181, 5, 53, 59, 69, 157, 107, 16}
# UVM_INFO scoreboard.sv(129) @ 3020: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 3020: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [3020] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 3020: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 3020 ns Started: 3020 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 3030: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 3030: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 19
# ** Info: Valid Write Inputs Pass
#    Time: 3030 ns Started: 3030 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3030 ns Started: 3030 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 3050: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 3050: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 19
# ** Info: Valid Write Inputs Pass
#    Time: 3050 ns Started: 3050 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3050 ns Started: 3050 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 3060: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 122
# UVM_INFO scoreboard.sv(121) @ 3060: uvm_test_top.env.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{174, 184, 122, 115, 143, 1, 224, 241, 181, 5, 53, 59, 69, 157, 107, 16}
# UVM_INFO scoreboard.sv(129) @ 3060: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 3060: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [3060] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 3060: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 3060 ns Started: 3060 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 3070: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 3070: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 19
# ** Info: Valid Write Inputs Pass
#    Time: 3070 ns Started: 3070 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3070 ns Started: 3070 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 3090: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 3090: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 19
# ** Info: Valid Write Inputs Pass
#    Time: 3090 ns Started: 3090 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3090 ns Started: 3090 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 3100: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 122
# UVM_INFO scoreboard.sv(121) @ 3100: uvm_test_top.env.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{174, 184, 122, 115, 143, 1, 224, 241, 181, 5, 53, 59, 69, 157, 107, 16}
# UVM_INFO scoreboard.sv(129) @ 3100: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 3100: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [3100] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 3100: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 3100 ns Started: 3100 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 3110: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 3110: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 19
# ** Info: Valid Write Inputs Pass
#    Time: 3110 ns Started: 3110 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3110 ns Started: 3110 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 3130: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 3130: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 19
# ** Info: Valid Write Inputs Pass
#    Time: 3130 ns Started: 3130 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3130 ns Started: 3130 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 3140: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 122
# UVM_INFO scoreboard.sv(121) @ 3140: uvm_test_top.env.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{174, 184, 122, 115, 143, 1, 224, 241, 181, 5, 53, 59, 69, 157, 107, 16}
# UVM_INFO scoreboard.sv(129) @ 3140: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 3140: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [3140] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 3140: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 3140 ns Started: 3140 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 3150: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 3150: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 19
# ** Info: Valid Write Inputs Pass
#    Time: 3150 ns Started: 3150 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3150 ns Started: 3150 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 3170: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 3170: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 19
# ** Info: Valid Write Inputs Pass
#    Time: 3170 ns Started: 3170 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3170 ns Started: 3170 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 3180: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 122
# UVM_INFO scoreboard.sv(121) @ 3180: uvm_test_top.env.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{174, 184, 122, 115, 143, 1, 224, 241, 181, 5, 53, 59, 69, 157, 107, 16}
# UVM_INFO scoreboard.sv(129) @ 3180: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 3180: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [3180] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 3180: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 3180 ns Started: 3180 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 3190: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 3190: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 19
# ** Info: Valid Write Inputs Pass
#    Time: 3190 ns Started: 3190 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3190 ns Started: 3190 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 3210: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 3210: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 19
# ** Info: Valid Write Inputs Pass
#    Time: 3210 ns Started: 3210 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3210 ns Started: 3210 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 3220: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 122
# UVM_INFO scoreboard.sv(121) @ 3220: uvm_test_top.env.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{174, 184, 122, 115, 143, 1, 224, 241, 181, 5, 53, 59, 69, 157, 107, 16}
# UVM_INFO scoreboard.sv(129) @ 3220: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 3220: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [3220] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 3220: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 3220 ns Started: 3220 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 3230: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 3230: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 19
# ** Info: Valid Write Inputs Pass
#    Time: 3230 ns Started: 3230 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3230 ns Started: 3230 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 3250: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 3250: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 19
# ** Info: Valid Write Inputs Pass
#    Time: 3250 ns Started: 3250 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3250 ns Started: 3250 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 3260: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 122
# UVM_INFO scoreboard.sv(121) @ 3260: uvm_test_top.env.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{174, 184, 122, 115, 143, 1, 224, 241, 181, 5, 53, 59, 69, 157, 107, 16}
# UVM_INFO scoreboard.sv(129) @ 3260: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 3260: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [3260] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 3260: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 3260 ns Started: 3260 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 3270: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 3270: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 19
# ** Info: Valid Write Inputs Pass
#    Time: 3270 ns Started: 3270 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3270 ns Started: 3270 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 3290: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 3290: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 19
# ** Info: Valid Write Inputs Pass
#    Time: 3290 ns Started: 3290 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3290 ns Started: 3290 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 3300: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 122
# UVM_INFO scoreboard.sv(121) @ 3300: uvm_test_top.env.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{174, 184, 122, 115, 143, 1, 224, 241, 181, 5, 53, 59, 69, 157, 107, 16}
# UVM_INFO scoreboard.sv(129) @ 3300: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 3300: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [3300] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 3300: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 3300 ns Started: 3300 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 3310: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 3310: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 19
# ** Info: Valid Write Inputs Pass
#    Time: 3310 ns Started: 3310 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3310 ns Started: 3310 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 3330: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 3330: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 19
# ** Info: Valid Write Inputs Pass
#    Time: 3330 ns Started: 3330 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3330 ns Started: 3330 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 3340: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 122
# UVM_INFO scoreboard.sv(121) @ 3340: uvm_test_top.env.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{174, 184, 122, 115, 143, 1, 224, 241, 181, 5, 53, 59, 69, 157, 107, 16}
# UVM_INFO scoreboard.sv(129) @ 3340: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 3340: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [3340] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 3340: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 3340 ns Started: 3340 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 3350: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 3350: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 19
# ** Info: Valid Write Inputs Pass
#    Time: 3350 ns Started: 3350 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3350 ns Started: 3350 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 3370: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 3370: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 19
# ** Info: Valid Write Inputs Pass
#    Time: 3370 ns Started: 3370 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3370 ns Started: 3370 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 3380: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 122
# UVM_INFO scoreboard.sv(121) @ 3380: uvm_test_top.env.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{174, 184, 122, 115, 143, 1, 224, 241, 181, 5, 53, 59, 69, 157, 107, 16}
# UVM_INFO scoreboard.sv(129) @ 3380: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 3380: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [3380] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 3380: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 3380 ns Started: 3380 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 3390: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 3390: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 19
# ** Info: Valid Write Inputs Pass
#    Time: 3390 ns Started: 3390 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3390 ns Started: 3390 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 3410: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 3410: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 19
# ** Info: Valid Write Inputs Pass
#    Time: 3410 ns Started: 3410 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3410 ns Started: 3410 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 3420: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 122
# UVM_INFO scoreboard.sv(121) @ 3420: uvm_test_top.env.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{174, 184, 122, 115, 143, 1, 224, 241, 181, 5, 53, 59, 69, 157, 107, 16}
# UVM_INFO scoreboard.sv(129) @ 3420: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 3420: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [3420] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 3420: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 3420 ns Started: 3420 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 3430: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 3430: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 19
# ** Info: Valid Write Inputs Pass
#    Time: 3430 ns Started: 3430 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3430 ns Started: 3430 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 3450: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 3450: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 19
# ** Info: Valid Write Inputs Pass
#    Time: 3450 ns Started: 3450 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3450 ns Started: 3450 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 3460: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 122
# UVM_INFO scoreboard.sv(121) @ 3460: uvm_test_top.env.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{174, 184, 122, 115, 143, 1, 224, 241, 181, 5, 53, 59, 69, 157, 107, 16}
# UVM_INFO scoreboard.sv(129) @ 3460: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 3460: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [3460] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 3460: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 3460 ns Started: 3460 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 3470: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 3470: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 19
# ** Info: Valid Write Inputs Pass
#    Time: 3470 ns Started: 3470 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3470 ns Started: 3470 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 3490: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 3490: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 19
# ** Info: Valid Write Inputs Pass
#    Time: 3490 ns Started: 3490 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3490 ns Started: 3490 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 3500: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 122
# UVM_INFO scoreboard.sv(121) @ 3500: uvm_test_top.env.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{174, 184, 122, 115, 143, 1, 224, 241, 181, 5, 53, 59, 69, 157, 107, 16}
# UVM_INFO scoreboard.sv(129) @ 3500: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 3500: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [3500] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 3500: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 3500 ns Started: 3500 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 3510: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 3510: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 19
# ** Info: Valid Write Inputs Pass
#    Time: 3510 ns Started: 3510 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3510 ns Started: 3510 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 3530: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 3530: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 19
# ** Info: Valid Write Inputs Pass
#    Time: 3530 ns Started: 3530 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3530 ns Started: 3530 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 3540: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 122
# UVM_INFO scoreboard.sv(121) @ 3540: uvm_test_top.env.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{174, 184, 122, 115, 143, 1, 224, 241, 181, 5, 53, 59, 69, 157, 107, 16}
# UVM_INFO scoreboard.sv(129) @ 3540: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 3540: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [3540] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 3540: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 3540 ns Started: 3540 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 3550: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 3550: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 19
# ** Info: Valid Write Inputs Pass
#    Time: 3550 ns Started: 3550 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3550 ns Started: 3550 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 3570: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 3570: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 19
# ** Info: Valid Write Inputs Pass
#    Time: 3570 ns Started: 3570 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3570 ns Started: 3570 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 3580: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 122
# UVM_INFO scoreboard.sv(121) @ 3580: uvm_test_top.env.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{174, 184, 122, 115, 143, 1, 224, 241, 181, 5, 53, 59, 69, 157, 107, 16}
# UVM_INFO scoreboard.sv(129) @ 3580: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 3580: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [3580] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 3580: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 3580 ns Started: 3580 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 3590: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 3590: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 19
# ** Info: Valid Write Inputs Pass
#    Time: 3590 ns Started: 3590 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3590 ns Started: 3590 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 3610: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 3610: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 19
# ** Info: Valid Write Inputs Pass
#    Time: 3610 ns Started: 3610 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3610 ns Started: 3610 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 3620: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 122
# UVM_INFO scoreboard.sv(121) @ 3620: uvm_test_top.env.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{174, 184, 122, 115, 143, 1, 224, 241, 181, 5, 53, 59, 69, 157, 107, 16}
# UVM_INFO scoreboard.sv(129) @ 3620: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 3620: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [3620] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 3620: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 3620 ns Started: 3620 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 3630: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 3630: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 19
# ** Info: Valid Write Inputs Pass
#    Time: 3630 ns Started: 3630 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3630 ns Started: 3630 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 3650: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 3650: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 19
# ** Info: Valid Write Inputs Pass
#    Time: 3650 ns Started: 3650 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3650 ns Started: 3650 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 3660: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 122
# UVM_INFO scoreboard.sv(121) @ 3660: uvm_test_top.env.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{174, 184, 122, 115, 143, 1, 224, 241, 181, 5, 53, 59, 69, 157, 107, 16}
# UVM_INFO scoreboard.sv(129) @ 3660: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 3660: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [3660] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 3660: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 3660 ns Started: 3660 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 3670: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 3670: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 19
# ** Info: Valid Write Inputs Pass
#    Time: 3670 ns Started: 3670 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3670 ns Started: 3670 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 3690: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 3690: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 19
# ** Info: Valid Write Inputs Pass
#    Time: 3690 ns Started: 3690 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3690 ns Started: 3690 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 3700: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 122
# UVM_INFO scoreboard.sv(121) @ 3700: uvm_test_top.env.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{174, 184, 122, 115, 143, 1, 224, 241, 181, 5, 53, 59, 69, 157, 107, 16}
# UVM_INFO scoreboard.sv(129) @ 3700: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 3700: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [3700] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 3700: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 3700 ns Started: 3700 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 3710: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 3710: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 19
# ** Info: Valid Write Inputs Pass
#    Time: 3710 ns Started: 3710 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3710 ns Started: 3710 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 3730: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 3730: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 19
# ** Info: Valid Write Inputs Pass
#    Time: 3730 ns Started: 3730 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3730 ns Started: 3730 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 3740: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 122
# UVM_INFO scoreboard.sv(121) @ 3740: uvm_test_top.env.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{174, 184, 122, 115, 143, 1, 224, 241, 181, 5, 53, 59, 69, 157, 107, 16}
# UVM_INFO scoreboard.sv(129) @ 3740: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 3740: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [3740] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 3740: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 3740 ns Started: 3740 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 3750: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 3750: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 19
# ** Info: Valid Write Inputs Pass
#    Time: 3750 ns Started: 3750 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3750 ns Started: 3750 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 3770: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 3770: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 19
# ** Info: Valid Write Inputs Pass
#    Time: 3770 ns Started: 3770 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3770 ns Started: 3770 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 3780: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 122
# UVM_INFO scoreboard.sv(121) @ 3780: uvm_test_top.env.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{174, 184, 122, 115, 143, 1, 224, 241, 181, 5, 53, 59, 69, 157, 107, 16}
# UVM_INFO scoreboard.sv(129) @ 3780: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 3780: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [3780] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 3780: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 3780 ns Started: 3780 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 3790: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 3790: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 19
# ** Info: Valid Write Inputs Pass
#    Time: 3790 ns Started: 3790 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3790 ns Started: 3790 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 3810: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 3810: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 19
# ** Info: Valid Write Inputs Pass
#    Time: 3810 ns Started: 3810 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3810 ns Started: 3810 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 3820: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 122
# UVM_INFO scoreboard.sv(121) @ 3820: uvm_test_top.env.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{174, 184, 122, 115, 143, 1, 224, 241, 181, 5, 53, 59, 69, 157, 107, 16}
# UVM_INFO scoreboard.sv(129) @ 3820: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 3820: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [3820] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 3820: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 3820 ns Started: 3820 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 3830: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 3830: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 19
# ** Info: Valid Write Inputs Pass
#    Time: 3830 ns Started: 3830 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3830 ns Started: 3830 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 3850: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 3850: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 19
# ** Info: Valid Write Inputs Pass
#    Time: 3850 ns Started: 3850 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3850 ns Started: 3850 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 3860: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 122
# UVM_INFO scoreboard.sv(121) @ 3860: uvm_test_top.env.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{174, 184, 122, 115, 143, 1, 224, 241, 181, 5, 53, 59, 69, 157, 107, 16}
# UVM_INFO scoreboard.sv(129) @ 3860: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 3860: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [3860] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 3860: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 3860 ns Started: 3860 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 3870: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 3870: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 19
# ** Info: Valid Write Inputs Pass
#    Time: 3870 ns Started: 3870 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3870 ns Started: 3870 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 3890: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 3890: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 19
# ** Info: Valid Write Inputs Pass
#    Time: 3890 ns Started: 3890 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3890 ns Started: 3890 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 3900: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 122
# UVM_INFO scoreboard.sv(121) @ 3900: uvm_test_top.env.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{174, 184, 122, 115, 143, 1, 224, 241, 181, 5, 53, 59, 69, 157, 107, 16}
# UVM_INFO scoreboard.sv(129) @ 3900: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 3900: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [3900] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 3900: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 3900 ns Started: 3900 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 3910: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 3910: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 19
# ** Info: Valid Write Inputs Pass
#    Time: 3910 ns Started: 3910 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3910 ns Started: 3910 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 3930: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 3930: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 19
# ** Info: Valid Write Inputs Pass
#    Time: 3930 ns Started: 3930 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3930 ns Started: 3930 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 3940: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 122
# UVM_INFO scoreboard.sv(121) @ 3940: uvm_test_top.env.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{174, 184, 122, 115, 143, 1, 224, 241, 181, 5, 53, 59, 69, 157, 107, 16}
# UVM_INFO scoreboard.sv(129) @ 3940: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 3940: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [3940] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 3940: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 3940 ns Started: 3940 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 3950: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 3950: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 19
# ** Info: Valid Write Inputs Pass
#    Time: 3950 ns Started: 3950 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3950 ns Started: 3950 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 3970: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 3970: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 19
# ** Info: Valid Write Inputs Pass
#    Time: 3970 ns Started: 3970 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3970 ns Started: 3970 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 3980: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 122
# UVM_INFO scoreboard.sv(121) @ 3980: uvm_test_top.env.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{174, 184, 122, 115, 143, 1, 224, 241, 181, 5, 53, 59, 69, 157, 107, 16}
# UVM_INFO scoreboard.sv(129) @ 3980: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 3980: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [3980] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 3980: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 3980 ns Started: 3980 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 3990: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 3990: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 19
# ** Info: Valid Write Inputs Pass
#    Time: 3990 ns Started: 3990 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 3990 ns Started: 3990 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 4010: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 4010: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 19
# ** Info: Valid Write Inputs Pass
#    Time: 4010 ns Started: 4010 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 4010 ns Started: 4010 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 4020: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 122
# UVM_INFO scoreboard.sv(121) @ 4020: uvm_test_top.env.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{174, 184, 122, 115, 143, 1, 224, 241, 181, 5, 53, 59, 69, 157, 107, 16}
# UVM_INFO scoreboard.sv(129) @ 4020: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(74) @ 4020: uvm_test_top.env.r_agnt.sqr@@p_read_seq [p_read_sequence] [4020] Read Transaction 0: rinc=1
# UVM_INFO rd_driver.sv(18) @ 4020: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 1
# ** Info: Read Clock Toggling Pass
#    Time: 4020 ns Started: 4020 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 4030: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 4030: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 19
# ** Info: Valid Write Inputs Pass
#    Time: 4030 ns Started: 4030 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 4030 ns Started: 4030 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 4050: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 4050: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 19
# ** Info: Valid Write Inputs Pass
#    Time: 4050 ns Started: 4050 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 4050 ns Started: 4050 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 4060: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 122
# UVM_INFO scoreboard.sv(121) @ 4060: uvm_test_top.env.scb [scoreboard] Read Blocked: Fifo empty, Memory : '{174, 184, 122, 115, 143, 1, 224, 241, 181, 5, 53, 59, 69, 157, 107, 16}
# UVM_INFO scoreboard.sv(129) @ 4060: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO rd_driver.sv(18) @ 4060: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 4060 ns Started: 4060 ns  Scope: top.vif File: interface.sv Line: 50
# UVM_INFO wr_monitor.sv(23) @ 4070: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 4070: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 19
# ** Info: Valid Write Inputs Pass
#    Time: 4070 ns Started: 4070 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 4070 ns Started: 4070 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 4090: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 0 | wfull = 0
# UVM_INFO scoreboard.sv(76) @ 4090: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 29, wq2_rptr = 19
# ** Info: Valid Write Inputs Pass
#    Time: 4090 ns Started: 4090 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 4090 ns Started: 4090 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 4100: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 122
# UVM_INFO scoreboard.sv(129) @ 4100: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 4100: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO coverage.sv(52) @ 4100: uvm_test_top.env.cov [COV] read coverage = 100.000000, write coverage = 100.000000
# UVM_INFO scoreboard.sv(145) @ 4100: uvm_test_top.env.scb [scoreboard] ==============================================
# UVM_INFO scoreboard.sv(146) @ 4100: uvm_test_top.env.scb [scoreboard]   Total Writes Operations =>    61
# UVM_INFO scoreboard.sv(147) @ 4100: uvm_test_top.env.scb [scoreboard]   Total Read Operations =>     61
# UVM_INFO scoreboard.sv(148) @ 4100: uvm_test_top.env.scb [scoreboard] ----------------------------------------------
# UVM_INFO scoreboard.sv(149) @ 4100: uvm_test_top.env.scb [scoreboard]   RDATA   =>   Pass=61, Fail=0
# UVM_INFO scoreboard.sv(150) @ 4100: uvm_test_top.env.scb [scoreboard]   WFULL   =>   Pass=204, Fail=0
# UVM_INFO scoreboard.sv(151) @ 4100: uvm_test_top.env.scb [scoreboard]   REMPTY  =>   Pass=101, Fail=0
# UVM_INFO scoreboard.sv(152) @ 4100: uvm_test_top.env.scb [scoreboard] ==============================================
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO : 1351
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [COV]     1
# [Questa UVM]     2
# [RD_DRV]   102
# [RNTST]     1
# [TEST_DONE]     1
# [WR_MON]   204
# [p_read_sequence]   100
# [p_write_sequence]   100
# [rd_monitor]   102
# [scoreboard]   636
# [wr_driver]   102
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 4100 ns  Iteration: 62  Instance: /top
# End time: 16:10:45 on Nov 08,2025, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
