//-----------------------------------------------------------------------------
// The confidential and proprietary information contained in this file may
// only be used by a person authorised under and to the extent permitted
// by a subsisting licensing agreement from ARM limited.
//
//            (C) COPYRIGHT 2006-2008 ARM limited.
//                ALL RIGHTS RESERVED
//
// This entire notice must be reproduced on all copies of this file
// and copies of this file may only be made by a person if such person is
// permitted to do so under the terms of a subsisting license agreement
// from ARM limited.
//
//      SVN Information
//
//      Checked In          : $Date: 2008-04-17 12:26:16 +0100 (Thu, 17 Apr 2008) $
//
//      Revision            : $Revision: 80952 $
//
//      Release Information : Cortex-M1-AT470-r1p0-00rel0
//-----------------------------------------------------------------------------
// Purpose : Remove defines from cm1_defs.v
//-----------------------------------------------------------------------------

`undef CM1_SHIFT_LSL
`undef CM1_SHIFT_LSR
`undef CM1_SHIFT_ROR
`undef CM1_SHIFT_ASR
`undef CM1_NOP
`undef CM1_LU_CTL_AND
`undef CM1_LU_CTL_ORR
`undef CM1_LU_CTL_XOR
`undef CM1_RF_MUX_CTL_AU
`undef CM1_RF_MUX_CTL_RD
`undef CM1_RF_MUX_CTL_MUL
`undef CM1_RF_MUX_CTL_RF1
`undef CM1_RF_MUX_CTL_LU
`undef CM1_RF_MUX_CTL_SHF
`undef CM1_RF_MUX_CTL_WD
`undef CM1_RF_MUX_CTL_HR1
`undef CM1_Z_MUX_CTL_AU
`undef CM1_Z_MUX_CTL_LU
`undef CM1_Z_MUX_CTL_SHF
`undef CM1_Z_MUX_CTL_MUL
`undef CM1_PC_MUX_CTL_FE
`undef CM1_PC_MUX_CTL_RD
`undef CM1_PC_MUX_CTL_DE
`undef CM1_PC_MUX_CTL_EX
`undef CM1_WD_MUX_CTL_WD
`undef CM1_WD_MUX_CTL_HR2
`undef CM1_WD_MUX_CTL_PSR
`undef CM1_WD_MUX_CTL_DBG
`undef CM1_CPUID
`undef CM1_CPUID_REV
`undef CM1_CPUID_VAR
`undef CM1_CPUIDBASEREG

