
image:     formato del fichero elf32-lm32

Secciones:
Ind Nombre        Tamaño    VMA       LMA       Desp fich Alin
  0 .text         000027e4  00000000  00000000  00000054  2**2
                  CONTENTS, ALLOC, LOAD, CODE
  1 .rodata       000004b4  000027e4  000027e4  00002838  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .data         00000028  00002c98  00002c98  00002cec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000090  00002cc0  00002cc0  00002d14  2**2
                  ALLOC
  4 .debug_abbrev 00000781  00000000  00000000  00002d14  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000038fe  00000000  00000000  00003495  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_line   00002d0f  00000000  00000000  00006d93  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_frame  000004d0  00000000  00000000  00009aa4  2**2
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00003631  00000000  00000000  00009f74  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_pubnames 00000526  00000000  00000000  0000d5a5  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_pubtypes 00000115  00000000  00000000  0000dacb  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000060  00000000  00000000  0000dbe0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    000009b8  00000000  00000000  0000dc40  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .comment      00000011  00000000  00000000  0000e5f8  2**0
                  CONTENTS, READONLY
 14 .debug_ranges 000009c0  00000000  00000000  0000e609  2**0
                  CONTENTS, READONLY, DEBUGGING

Desensamblado de la sección .text:

00000000 <_ftext>:
       0:	98 00 00 00 	xor r0,r0,r0
       4:	d0 00 00 00 	wcsr IE,r0
       8:	78 01 00 00 	mvhi r1,0x0
       c:	38 21 00 00 	ori r1,r1,0x0
      10:	d0 e1 00 00 	wcsr EBA,r1
      14:	f8 00 00 3b 	calli 100 <_crt0>
      18:	34 00 00 00 	nop
      1c:	34 00 00 00 	nop

00000020 <_breakpoint_handler>:
      20:	34 00 00 00 	nop
      24:	34 00 00 00 	nop
      28:	34 00 00 00 	nop
      2c:	34 00 00 00 	nop
      30:	34 00 00 00 	nop
      34:	34 00 00 00 	nop
      38:	34 00 00 00 	nop
      3c:	34 00 00 00 	nop

00000040 <_ibuserror_handler>:
      40:	34 00 00 00 	nop
      44:	34 00 00 00 	nop
      48:	34 00 00 00 	nop
      4c:	34 00 00 00 	nop
      50:	34 00 00 00 	nop
      54:	34 00 00 00 	nop
      58:	34 00 00 00 	nop
      5c:	34 00 00 00 	nop

00000060 <_watchpoint_handler>:
      60:	34 00 00 00 	nop
      64:	34 00 00 00 	nop
      68:	34 00 00 00 	nop
      6c:	34 00 00 00 	nop
      70:	34 00 00 00 	nop
      74:	34 00 00 00 	nop
      78:	34 00 00 00 	nop
      7c:	34 00 00 00 	nop

00000080 <_dbuserror_handler>:
      80:	34 00 00 00 	nop
      84:	34 00 00 00 	nop
      88:	34 00 00 00 	nop
      8c:	34 00 00 00 	nop
      90:	34 00 00 00 	nop
      94:	34 00 00 00 	nop
      98:	34 00 00 00 	nop
      9c:	34 00 00 00 	nop

000000a0 <_divzero_handler>:
      a0:	34 00 00 00 	nop
      a4:	34 00 00 00 	nop
      a8:	34 00 00 00 	nop
      ac:	34 00 00 00 	nop
      b0:	34 00 00 00 	nop
      b4:	34 00 00 00 	nop
      b8:	34 00 00 00 	nop
      bc:	34 00 00 00 	nop

000000c0 <_interrupt_handler>:
      c0:	5b 9d 00 00 	sw (sp+0),ra
      c4:	f8 00 00 2b 	calli 170 <_save_all>
      c8:	90 40 08 00 	rcsr r1,IP
      cc:	f8 00 00 cc 	calli 3fc <irq_handler>
      d0:	78 01 ff ff 	mvhi r1,0xffff
      d4:	38 21 ff ff 	ori r1,r1,0xffff
      d8:	d0 41 00 00 	wcsr IP,r1
      dc:	e0 00 00 38 	bi 1bc <_restore_all_and_eret>

000000e0 <_scall_handler>:
      e0:	34 00 00 00 	nop
      e4:	34 00 00 00 	nop
      e8:	34 00 00 00 	nop
      ec:	34 00 00 00 	nop
      f0:	34 00 00 00 	nop
      f4:	34 00 00 00 	nop
      f8:	34 00 00 00 	nop
      fc:	34 00 00 00 	nop

00000100 <_crt0>:
     100:	78 1c 00 00 	mvhi sp,0x0
     104:	3b 9c 2f fc 	ori sp,sp,0x2ffc
     108:	78 1a 00 00 	mvhi gp,0x0
     10c:	3b 5a 2c c0 	ori gp,gp,0x2cc0
     110:	78 01 00 00 	mvhi r1,0x0
     114:	38 21 2c c0 	ori r1,r1,0x2cc0
     118:	78 03 00 00 	mvhi r3,0x0
     11c:	38 63 2d 50 	ori r3,r3,0x2d50

00000120 <.clearBSS>:
     120:	44 23 00 04 	be r1,r3,130 <.callMain>
     124:	58 20 00 00 	sw (r1+0),r0
     128:	34 21 00 04 	addi r1,r1,4
     12c:	e3 ff ff fd 	bi 120 <.clearBSS>

00000130 <.callMain>:
     130:	34 01 00 00 	mvi r1,0
     134:	34 02 00 00 	mvi r2,0
     138:	34 03 00 00 	mvi r3,0
     13c:	f8 00 00 5f 	calli 2b8 <main>

00000140 <irq_enable>:
     140:	34 01 00 01 	mvi r1,1
     144:	d0 01 00 00 	wcsr IE,r1
     148:	c3 a0 00 00 	ret

0000014c <irq_disable>:
     14c:	34 01 00 00 	mvi r1,0
     150:	d0 01 00 00 	wcsr IE,r1
     154:	c3 a0 00 00 	ret

00000158 <irq_set_mask>:
     158:	d0 21 00 00 	wcsr IM,r1
     15c:	c3 a0 00 00 	ret

00000160 <irq_get_mask>:
     160:	90 20 08 00 	rcsr r1,IM
     164:	c3 a0 00 00 	ret

00000168 <jump>:
     168:	c0 20 00 00 	b r1

0000016c <halt>:
     16c:	e0 00 00 00 	bi 16c <halt>

00000170 <_save_all>:
     170:	37 9c ff 80 	addi sp,sp,-128
     174:	5b 81 00 04 	sw (sp+4),r1
     178:	5b 82 00 08 	sw (sp+8),r2
     17c:	5b 83 00 0c 	sw (sp+12),r3
     180:	5b 84 00 10 	sw (sp+16),r4
     184:	5b 85 00 14 	sw (sp+20),r5
     188:	5b 86 00 18 	sw (sp+24),r6
     18c:	5b 87 00 1c 	sw (sp+28),r7
     190:	5b 88 00 20 	sw (sp+32),r8
     194:	5b 89 00 24 	sw (sp+36),r9
     198:	5b 8a 00 28 	sw (sp+40),r10
     19c:	5b 9e 00 78 	sw (sp+120),ea
     1a0:	5b 9f 00 7c 	sw (sp+124),ba
     1a4:	2b 81 00 80 	lw r1,(sp+128)
     1a8:	5b 81 00 74 	sw (sp+116),r1
     1ac:	bb 80 08 00 	mv r1,sp
     1b0:	34 21 00 80 	addi r1,r1,128
     1b4:	5b 81 00 70 	sw (sp+112),r1
     1b8:	c3 a0 00 00 	ret

000001bc <_restore_all_and_eret>:
     1bc:	2b 81 00 04 	lw r1,(sp+4)
     1c0:	2b 82 00 08 	lw r2,(sp+8)
     1c4:	2b 83 00 0c 	lw r3,(sp+12)
     1c8:	2b 84 00 10 	lw r4,(sp+16)
     1cc:	2b 85 00 14 	lw r5,(sp+20)
     1d0:	2b 86 00 18 	lw r6,(sp+24)
     1d4:	2b 87 00 1c 	lw r7,(sp+28)
     1d8:	2b 88 00 20 	lw r8,(sp+32)
     1dc:	2b 89 00 24 	lw r9,(sp+36)
     1e0:	2b 8a 00 28 	lw r10,(sp+40)
     1e4:	2b 9d 00 74 	lw ra,(sp+116)
     1e8:	2b 9e 00 78 	lw ea,(sp+120)
     1ec:	2b 9f 00 7c 	lw ba,(sp+124)
     1f0:	2b 9c 00 70 	lw sp,(sp+112)
     1f4:	c3 c0 00 00 	eret

000001f8 <get_sp>:
     1f8:	bb 80 08 00 	mv r1,sp
     1fc:	c3 a0 00 00 	ret

00000200 <get_gp>:
     200:	bb 40 08 00 	mv r1,gp
     204:	c3 a0 00 00 	ret

00000208 <printdec2hex>:
#define A_R 0x46800000		//Ratio to Accelerometer, 16384 float32
#define G_R 0x43030000		//Ratio to Gyroscope, 131 float32
#define NEG 0xBF800000		//-1 float32
#define RtoD 0x42652ECC		//Rad_to_Deg float32

void printdec2hex(char l){
     208:	37 9c ff f8 	addi sp,sp,-8
     20c:	5b 8b 00 08 	sw (sp+8),r11
     210:	5b 9d 00 04 	sw (sp+4),ra
     214:	20 2b 00 ff 	andi r11,r1,0xff

        char t = ((l & 0xf0 )>>4)+0x30;
     218:	01 61 00 04 	srui r1,r11,4
	if (t > 0x39)
     21c:	34 02 00 39 	mvi r2,57
#define NEG 0xBF800000		//-1 float32
#define RtoD 0x42652ECC		//Rad_to_Deg float32

void printdec2hex(char l){

        char t = ((l & 0xf0 )>>4)+0x30;
     220:	34 21 00 30 	addi r1,r1,48
	if (t > 0x39)
     224:	50 41 00 02 	bgeu r2,r1,22c <printdec2hex+0x24>
		t+=0x07;
     228:	34 21 00 07 	addi r1,r1,7
	uart_putchar1(t);
     22c:	f8 00 01 60 	calli 7ac <uart_putchar1>
	t = (l & 0x0f)+0x30;
     230:	21 61 00 0f 	andi r1,r11,0xf
     234:	34 21 00 30 	addi r1,r1,48
	if (t > 0x39)
     238:	34 02 00 39 	mvi r2,57
     23c:	50 41 00 02 	bgeu r2,r1,244 <printdec2hex+0x3c>
		t+=0x07;
     240:	34 21 00 07 	addi r1,r1,7
	uart_putchar1(t);
     244:	f8 00 01 5a 	calli 7ac <uart_putchar1>

}
     248:	2b 9d 00 04 	lw ra,(sp+4)
     24c:	2b 8b 00 08 	lw r11,(sp+8)
     250:	37 9c 00 08 	addi sp,sp,8
     254:	c3 a0 00 00 	ret

00000258 <printxyz>:
void printxyz(int8_t AcH, char AcL){
     258:	37 9c ff f4 	addi sp,sp,-12
     25c:	5b 8b 00 0c 	sw (sp+12),r11
     260:	5b 8c 00 08 	sw (sp+8),r12
     264:	5b 9d 00 04 	sw (sp+4),ra
     268:	b0 20 58 00 	sextb r11,r1
     26c:	20 4c 00 ff 	andi r12,r2,0xff
		if(AcH<0){
     270:	4d 60 00 06 	bge r11,r0,288 <printxyz+0x30>
			uart_putchar1('-');
     274:	34 01 00 2d 	mvi r1,45
     278:	f8 00 01 4d 	calli 7ac <uart_putchar1>
			printdec2hex(AcH & 0X7F);
     27c:	21 61 00 7f 	andi r1,r11,0x7f
     280:	fb ff ff e2 	calli 208 <printdec2hex>
     284:	e0 00 00 03 	bi 290 <printxyz+0x38>
		}
		else		
			printdec2hex(AcH);
     288:	21 61 00 ff 	andi r1,r11,0xff
     28c:	fb ff ff df 	calli 208 <printdec2hex>
		
		printdec2hex(AcL);
     290:	b9 80 08 00 	mv r1,r12
     294:	fb ff ff dd 	calli 208 <printdec2hex>
		uart_putstr1(" ");
     298:	78 01 00 00 	mvhi r1,0x0
     29c:	38 21 27 e4 	ori r1,r1,0x27e4
     2a0:	f8 00 01 4c 	calli 7d0 <uart_putstr1>
}
     2a4:	2b 9d 00 04 	lw ra,(sp+4)
     2a8:	2b 8b 00 0c 	lw r11,(sp+12)
     2ac:	2b 8c 00 08 	lw r12,(sp+8)
     2b0:	37 9c 00 0c 	addi sp,sp,12
     2b4:	c3 a0 00 00 	ret

000002b8 <main>:

int main(){
     2b8:	37 9c ff e8 	addi sp,sp,-24
     2bc:	5b 8b 00 18 	sw (sp+24),r11
     2c0:	5b 8c 00 14 	sw (sp+20),r12
     2c4:	5b 8d 00 10 	sw (sp+16),r13
     2c8:	5b 8e 00 0c 	sw (sp+12),r14
     2cc:	5b 8f 00 08 	sw (sp+8),r15
     2d0:	5b 9d 00 04 	sw (sp+4),ra
	int8_t AcZh;		
	uint8_t AcZl;
	

	int i=0;
	setMotors();
     2d4:	f8 00 01 77 	calli 8b0 <setMotors>
	msleep(50);	
     2d8:	34 01 00 32 	mvi r1,50
     2dc:	f8 00 00 78 	calli 4bc <msleep>
	initImu();
     2e0:	f8 00 01 f5 	calli ab4 <initImu>
	msleep(50);
     2e4:	34 01 00 32 	mvi r1,50
     2e8:	f8 00 00 75 	calli 4bc <msleep>
	//init_wifi()
	//msleep(50);
	testMotos();
     2ec:	f8 00 01 86 	calli 904 <testMotos>
	uart_putchar(0);
     2f0:	34 01 00 00 	mvi r1,0
     2f4:	f8 00 00 dc 	calli 664 <uart_putchar>
	uart_putchar1(0);
     2f8:	34 01 00 00 	mvi r1,0
     2fc:	f8 00 01 2c 	calli 7ac <uart_putchar1>
	
	int32_t z=0x01;
	float32 a = int32_to_float32(z);	
     300:	34 01 00 01 	mvi r1,1
     304:	f8 00 04 5d 	calli 1478 <int32_to_float32>
		
		printdec2hex(AcL);
		uart_putstr1(" ");
}

int main(){
     308:	34 0b 00 05 	mvi r11,5
	
	int32_t z=0x01;
	float32 a = int32_to_float32(z);	
	for(;;){
		for(i=0;i<5;i++){
			AcZh = i2c_read (ADDRESS_I2C, ACCEL_ZOUT_H);
     30c:	34 02 00 3f 	mvi r2,63
     310:	34 01 00 68 	mvi r1,104
     314:	f8 00 01 c5 	calli a28 <i2c_read>
     318:	b8 20 68 00 	mv r13,r1
			sleep(1);
     31c:	35 6b ff ff 	addi r11,r11,-1
     320:	34 01 00 01 	mvi r1,1
     324:	f8 00 00 73 	calli 4f0 <sleep>
	uart_putchar1(0);
	
	int32_t z=0x01;
	float32 a = int32_to_float32(z);	
	for(;;){
		for(i=0;i<5;i++){
     328:	5d 60 ff f9 	bne r11,r0,30c <main+0x54>
     32c:	34 0b 00 05 	mvi r11,5
			AcZh = i2c_read (ADDRESS_I2C, ACCEL_ZOUT_H);
			sleep(1);
		}
		for(i=0;i<5;i++){
			AcZl = i2c_read (ADDRESS_I2C, ACCEL_ZOUT_L);
     330:	34 02 00 40 	mvi r2,64
     334:	34 01 00 68 	mvi r1,104
     338:	f8 00 01 bc 	calli a28 <i2c_read>
     33c:	20 2c 00 ff 	andi r12,r1,0xff
			sleep(1);
     340:	35 6b ff ff 	addi r11,r11,-1
     344:	34 01 00 01 	mvi r1,1
     348:	f8 00 00 6a 	calli 4f0 <sleep>
	for(;;){
		for(i=0;i<5;i++){
			AcZh = i2c_read (ADDRESS_I2C, ACCEL_ZOUT_H);
			sleep(1);
		}
		for(i=0;i<5;i++){
     34c:	5d 60 ff f9 	bne r11,r0,330 <main+0x78>
     350:	34 0b 00 05 	mvi r11,5
			AcZl = i2c_read (ADDRESS_I2C, ACCEL_ZOUT_L);
			sleep(1);
		}
		
		for(i=0;i<5;i++){			
			AcXh = i2c_read (ADDRESS_I2C, ACCEL_XOUT_H);
     354:	34 02 00 3b 	mvi r2,59
     358:	34 01 00 68 	mvi r1,104
     35c:	f8 00 01 b3 	calli a28 <i2c_read>
     360:	b8 20 78 00 	mv r15,r1
			sleep(1);
     364:	35 6b ff ff 	addi r11,r11,-1
     368:	34 01 00 01 	mvi r1,1
     36c:	f8 00 00 61 	calli 4f0 <sleep>
		for(i=0;i<5;i++){
			AcZl = i2c_read (ADDRESS_I2C, ACCEL_ZOUT_L);
			sleep(1);
		}
		
		for(i=0;i<5;i++){			
     370:	5d 60 ff f9 	bne r11,r0,354 <main+0x9c>
     374:	34 0b 00 05 	mvi r11,5
			AcXh = i2c_read (ADDRESS_I2C, ACCEL_XOUT_H);
			sleep(1);
		}
		
		for(i=0;i<5;i++){				
			AcXl = i2c_read (ADDRESS_I2C, ACCEL_XOUT_L);
     378:	34 02 00 3c 	mvi r2,60
     37c:	34 01 00 68 	mvi r1,104
     380:	f8 00 01 aa 	calli a28 <i2c_read>
     384:	20 2e 00 ff 	andi r14,r1,0xff
			sleep(1);
     388:	35 6b ff ff 	addi r11,r11,-1
     38c:	34 01 00 01 	mvi r1,1
     390:	f8 00 00 58 	calli 4f0 <sleep>
		for(i=0;i<5;i++){			
			AcXh = i2c_read (ADDRESS_I2C, ACCEL_XOUT_H);
			sleep(1);
		}
		
		for(i=0;i<5;i++){				
     394:	5d 60 ff f9 	bne r11,r0,378 <main+0xc0>
			AcXl = i2c_read (ADDRESS_I2C, ACCEL_XOUT_L);
			sleep(1);
		}	

		printxyz(AcXh, AcXl);
     398:	b9 e0 08 00 	mv r1,r15
     39c:	b9 c0 10 00 	mv r2,r14
     3a0:	fb ff ff ae 	calli 258 <printxyz>
		printxyz(AcZh, AcZl);
     3a4:	b9 80 10 00 	mv r2,r12
     3a8:	b9 a0 08 00 	mv r1,r13
     3ac:	fb ff ff ab 	calli 258 <printxyz>
		uart_putchar1(13);
     3b0:	34 01 00 0d 	mvi r1,13
     3b4:	f8 00 00 fe 	calli 7ac <uart_putchar1>
		uart_putchar1(10);
     3b8:	34 01 00 0a 	mvi r1,10
     3bc:	f8 00 00 fc 	calli 7ac <uart_putchar1>
		
		sleep(200);
     3c0:	34 01 00 c8 	mvi r1,200
     3c4:	f8 00 00 4b 	calli 4f0 <sleep>
	}
     3c8:	e3 ff ff d0 	bi 308 <main+0x50>

000003cc <isr_null>:
/***************************************************************************
 * IRQ handling
 */
void isr_null()
{
}
     3cc:	c3 a0 00 00 	ret

000003d0 <tic_isr>:
}
uint32_t tic_msec;

void tic_isr()
{
	tic_msec++;
     3d0:	78 01 00 00 	mvhi r1,0x0
     3d4:	38 21 2d 4c 	ori r1,r1,0x2d4c
     3d8:	28 23 00 00 	lw r3,(r1+0)
	timer0->tcr0     = TIMER_EN | TIMER_AR | TIMER_IRQEN;
     3dc:	78 02 00 00 	mvhi r2,0x0
     3e0:	38 42 2c 9c 	ori r2,r2,0x2c9c
     3e4:	28 42 00 00 	lw r2,(r2+0)
}
uint32_t tic_msec;

void tic_isr()
{
	tic_msec++;
     3e8:	34 63 00 01 	addi r3,r3,1
     3ec:	58 23 00 00 	sw (r1+0),r3
	timer0->tcr0     = TIMER_EN | TIMER_AR | TIMER_IRQEN;
     3f0:	34 01 00 0e 	mvi r1,14
     3f4:	58 41 00 00 	sw (r2+0),r1
}
     3f8:	c3 a0 00 00 	ret

000003fc <irq_handler>:
void isr_null()
{
}

void irq_handler(uint32_t pending)
{
     3fc:	37 9c ff f0 	addi sp,sp,-16
     400:	5b 8b 00 10 	sw (sp+16),r11
     404:	5b 8c 00 0c 	sw (sp+12),r12
     408:	5b 8d 00 08 	sw (sp+8),r13
     40c:	5b 9d 00 04 	sw (sp+4),ra
     410:	78 0b 00 00 	mvhi r11,0x0
     414:	39 6b 2c cc 	ori r11,r11,0x2ccc
     418:	b8 20 60 00 	mv r12,r1
 */
void isr_null()
{
}

void irq_handler(uint32_t pending)
     41c:	35 6d 00 80 	addi r13,r11,128
     420:	e0 00 00 04 	bi 430 <irq_handler+0x34>
{
	int i;

	for(i=0; i<32; i++) {
		if (pending & 0x01) (*isr_table[i])();
     424:	35 6b 00 04 	addi r11,r11,4

void irq_handler(uint32_t pending)
{
	int i;

	for(i=0; i<32; i++) {
     428:	45 6d 00 08 	be r11,r13,448 <irq_handler+0x4c>
		if (pending & 0x01) (*isr_table[i])();
		pending >>= 1;
     42c:	01 8c 00 01 	srui r12,r12,1
void irq_handler(uint32_t pending)
{
	int i;

	for(i=0; i<32; i++) {
		if (pending & 0x01) (*isr_table[i])();
     430:	21 81 00 01 	andi r1,r12,0x1
     434:	44 20 ff fc 	be r1,r0,424 <irq_handler+0x28>
     438:	29 61 00 00 	lw r1,(r11+0)
     43c:	35 6b 00 04 	addi r11,r11,4
     440:	d8 20 00 00 	call r1

void irq_handler(uint32_t pending)
{
	int i;

	for(i=0; i<32; i++) {
     444:	5d 6d ff fa 	bne r11,r13,42c <irq_handler+0x30>
		if (pending & 0x01) (*isr_table[i])();
		pending >>= 1;
	}
}
     448:	2b 9d 00 04 	lw ra,(sp+4)
     44c:	2b 8b 00 10 	lw r11,(sp+16)
     450:	2b 8c 00 0c 	lw r12,(sp+12)
     454:	2b 8d 00 08 	lw r13,(sp+8)
     458:	37 9c 00 10 	addi sp,sp,16
     45c:	c3 a0 00 00 	ret

00000460 <isr_init>:

void isr_init()
{
     460:	78 01 00 00 	mvhi r1,0x0
     464:	78 02 00 00 	mvhi r2,0x0
     468:	38 21 2c cc 	ori r1,r1,0x2ccc
     46c:	38 42 03 cc 	ori r2,r2,0x3cc
		if (pending & 0x01) (*isr_table[i])();
		pending >>= 1;
	}
}

void isr_init()
     470:	34 23 00 80 	addi r3,r1,128
{
	int i;
	for(i=0; i<32; i++)
		isr_table[i] = &isr_null;
     474:	58 22 00 00 	sw (r1+0),r2
     478:	34 21 00 04 	addi r1,r1,4
}

void isr_init()
{
	int i;
	for(i=0; i<32; i++)
     47c:	5c 23 ff fe 	bne r1,r3,474 <isr_init+0x14>
		isr_table[i] = &isr_null;
}
     480:	c3 a0 00 00 	ret

00000484 <isr_register>:

void isr_register(int irq, isr_ptr_t isr)
{
	isr_table[irq] = isr;
     484:	78 03 00 00 	mvhi r3,0x0
     488:	3c 21 00 02 	sli r1,r1,2
     48c:	38 63 2c cc 	ori r3,r3,0x2ccc
     490:	b4 61 18 00 	add r3,r3,r1
     494:	58 62 00 00 	sw (r3+0),r2
}
     498:	c3 a0 00 00 	ret

0000049c <isr_unregister>:

void isr_unregister(int irq)
{
	isr_table[irq] = &isr_null;
     49c:	78 03 00 00 	mvhi r3,0x0
     4a0:	3c 21 00 02 	sli r1,r1,2
     4a4:	38 63 2c cc 	ori r3,r3,0x2ccc
     4a8:	78 02 00 00 	mvhi r2,0x0
     4ac:	b4 61 18 00 	add r3,r3,r1
     4b0:	38 42 03 cc 	ori r2,r2,0x3cc
     4b4:	58 62 00 00 	sw (r3+0),r2
}
     4b8:	c3 a0 00 00 	ret

000004bc <msleep>:
void msleep(uint32_t msec)
{
	uint32_t tcr;

	// Use timer0.1
	timer0->compare1 = (FCPU/1000)*msec;
     4bc:	78 02 00 00 	mvhi r2,0x0
     4c0:	38 42 2c 9c 	ori r2,r2,0x2c9c
     4c4:	38 03 c3 50 	mvu r3,0xc350
     4c8:	28 42 00 00 	lw r2,(r2+0)
     4cc:	88 23 08 00 	mul r1,r1,r3
     4d0:	58 41 00 10 	sw (r2+16),r1
	timer0->counter1 = 0;
     4d4:	58 40 00 14 	sw (r2+20),r0
	timer0->tcr1 = TIMER_EN;
     4d8:	34 01 00 08 	mvi r1,8
     4dc:	58 41 00 0c 	sw (r2+12),r1
	// | TIMER_IRQEN;
	do {
		//halt();
		tcr = timer0->tcr1;
     4e0:	28 41 00 0c 	lw r1,(r2+12)
	} while ( ! (tcr & TIMER_TRIG) );
     4e4:	20 21 00 01 	andi r1,r1,0x1
     4e8:	44 20 ff fe 	be r1,r0,4e0 <msleep+0x24>
}
     4ec:	c3 a0 00 00 	ret

000004f0 <sleep>:
void sleep(int msec){

	uint32_t tcr;

	// Use timer0.1      
	timer0->compare1 = (100000*msec);
     4f0:	78 04 00 00 	mvhi r4,0x0
     4f4:	38 84 27 e8 	ori r4,r4,0x27e8
     4f8:	28 83 00 00 	lw r3,(r4+0)
     4fc:	78 02 00 00 	mvhi r2,0x0
     500:	38 42 2c 9c 	ori r2,r2,0x2c9c
     504:	28 42 00 00 	lw r2,(r2+0)
     508:	88 23 08 00 	mul r1,r1,r3
     50c:	58 41 00 10 	sw (r2+16),r1
	timer0->counter1 = 0;
     510:	58 40 00 14 	sw (r2+20),r0
	timer0->tcr1 = TIMER_EN | TIMER_IRQEN;
     514:	34 01 00 0a 	mvi r1,10
     518:	58 41 00 0c 	sw (r2+12),r1

	do {
		//halt();
		tcr = timer0->tcr1;
     51c:	28 41 00 0c 	lw r1,(r2+12)
	} while ( ! (tcr & TIMER_TRIG) );
     520:	20 21 00 01 	andi r1,r1,0x1
     524:	44 20 ff fe 	be r1,r0,51c <sleep+0x2c>
}
     528:	c3 a0 00 00 	ret

0000052c <nsleep>:
void nsleep(uint32_t nsec)
{
	uint32_t tcr;

	// Use timer0.1
	timer0->compare1 = (FCPU/1000000000)*nsec;
     52c:	78 01 00 00 	mvhi r1,0x0
     530:	38 21 2c 9c 	ori r1,r1,0x2c9c
     534:	28 21 00 00 	lw r1,(r1+0)
	timer0->counter1 = 0;
	timer0->tcr1 = TIMER_EN| TIMER_IRQEN;
     538:	34 02 00 0a 	mvi r2,10
void nsleep(uint32_t nsec)
{
	uint32_t tcr;

	// Use timer0.1
	timer0->compare1 = (FCPU/1000000000)*nsec;
     53c:	58 20 00 10 	sw (r1+16),r0
	timer0->counter1 = 0;
     540:	58 20 00 14 	sw (r1+20),r0
	timer0->tcr1 = TIMER_EN| TIMER_IRQEN;
     544:	58 22 00 0c 	sw (r1+12),r2

	do {
		//halt();
		tcr = timer0->tcr1;
     548:	28 22 00 0c 	lw r2,(r1+12)
	} while ( ! (tcr & TIMER_TRIG) );
     54c:	20 42 00 01 	andi r2,r2,0x1
     550:	44 40 ff fe 	be r2,r0,548 <nsleep+0x1c>
}
     554:	c3 a0 00 00 	ret

00000558 <tic_init>:
void tic_init()
{
	tic_msec = 0;

	// Setup timer0.0
	timer0->compare0 = (FCPU/10000);
     558:	78 01 00 00 	mvhi r1,0x0
     55c:	38 21 2c 9c 	ori r1,r1,0x2c9c
     560:	28 23 00 00 	lw r3,(r1+0)
     564:	34 02 13 88 	mvi r2,5000
	timer0->tcr0     = TIMER_EN | TIMER_AR | TIMER_IRQEN;
}

void tic_init()
{
	tic_msec = 0;
     568:	78 01 00 00 	mvhi r1,0x0

	// Setup timer0.0
	timer0->compare0 = (FCPU/10000);
     56c:	58 62 00 04 	sw (r3+4),r2
	timer0->tcr0     = TIMER_EN | TIMER_AR | TIMER_IRQEN;
}

void tic_init()
{
	tic_msec = 0;
     570:	38 21 2d 4c 	ori r1,r1,0x2d4c

	// Setup timer0.0
	timer0->compare0 = (FCPU/10000);
	timer0->counter0 = 0;
     574:	58 60 00 08 	sw (r3+8),r0
	timer0->tcr0     = TIMER_EN | TIMER_AR | TIMER_IRQEN;
}

void tic_init()
{
	tic_msec = 0;
     578:	58 20 00 00 	sw (r1+0),r0
		isr_table[i] = &isr_null;
}

void isr_register(int irq, isr_ptr_t isr)
{
	isr_table[irq] = isr;
     57c:	78 02 00 00 	mvhi r2,0x0
     580:	78 01 00 00 	mvhi r1,0x0
	tic_msec = 0;

	// Setup timer0.0
	timer0->compare0 = (FCPU/10000);
	timer0->counter0 = 0;
	timer0->tcr0     = TIMER_EN | TIMER_AR | TIMER_IRQEN;
     584:	34 04 00 0e 	mvi r4,14
     588:	58 64 00 00 	sw (r3+0),r4
		isr_table[i] = &isr_null;
}

void isr_register(int irq, isr_ptr_t isr)
{
	isr_table[irq] = isr;
     58c:	38 21 2c cc 	ori r1,r1,0x2ccc
     590:	38 42 03 d0 	ori r2,r2,0x3d0
     594:	58 22 00 04 	sw (r1+4),r2
	timer0->compare0 = (FCPU/10000);
	timer0->counter0 = 0;
	timer0->tcr0     = TIMER_EN | TIMER_AR | TIMER_IRQEN;

	isr_register(1, &tic_isr);
}
     598:	c3 a0 00 00 	ret

0000059c <wifi_getchar>:
			c = uart_getchar();
			return c;
			break;
		}
	}
	return '\n';
     59c:	78 01 00 00 	mvhi r1,0x0
     5a0:	38 21 2c 98 	ori r1,r1,0x2c98
     5a4:	28 22 00 00 	lw r2,(r1+0)
}

char wifi_getchar(){
	char c='\n';
	int i=0;
	for(i=0;i<20;i++){
     5a8:	34 03 00 00 	mvi r3,0
		c = uart_getchar();
		if (c ==':'){
     5ac:	34 04 00 3a 	mvi r4,58
}

char wifi_getchar(){
	char c='\n';
	int i=0;
	for(i=0;i<20;i++){
     5b0:	34 05 00 14 	mvi r5,20
	//uart0->div = (FCPU/(57600*16));
}

char uart_getchar()
{   
	while (! (uart0->ucr & UART_DR)) ;
     5b4:	28 41 00 00 	lw r1,(r2+0)
     5b8:	20 21 00 01 	andi r1,r1,0x1
     5bc:	44 20 ff fe 	be r1,r0,5b4 <wifi_getchar+0x18>
	return uart0->rxtx;
     5c0:	28 41 00 04 	lw r1,(r2+4)
}

char wifi_getchar(){
	char c='\n';
	int i=0;
	for(i=0;i<20;i++){
     5c4:	34 63 00 01 	addi r3,r3,1
		c = uart_getchar();
		if (c ==':'){
     5c8:	20 21 00 ff 	andi r1,r1,0xff
     5cc:	44 24 00 04 	be r1,r4,5dc <wifi_getchar+0x40>
}

char wifi_getchar(){
	char c='\n';
	int i=0;
	for(i=0;i<20;i++){
     5d0:	5c 65 ff f9 	bne r3,r5,5b4 <wifi_getchar+0x18>
			c = uart_getchar();
			return c;
			break;
		}
	}
	return '\n';
     5d4:	34 01 00 0a 	mvi r1,10

}
     5d8:	c3 a0 00 00 	ret
	//uart0->div = (FCPU/(57600*16));
}

char uart_getchar()
{   
	while (! (uart0->ucr & UART_DR)) ;
     5dc:	28 41 00 00 	lw r1,(r2+0)
     5e0:	20 21 00 01 	andi r1,r1,0x1
     5e4:	44 20 ff fe 	be r1,r0,5dc <wifi_getchar+0x40>
	return uart0->rxtx;
     5e8:	28 41 00 04 	lw r1,(r2+4)
     5ec:	20 21 00 ff 	andi r1,r1,0xff
	int i=0;
	for(i=0;i<20;i++){
		c = uart_getchar();
		if (c ==':'){
			c = uart_getchar();
			return c;
     5f0:	c3 a0 00 00 	ret

000005f4 <ok>:
		a=uart_getchar();
		if(a=='K'){
			return 1;
		}
	}
	return 0;
     5f4:	78 01 00 00 	mvhi r1,0x0
     5f8:	38 21 2c 98 	ori r1,r1,0x2c98
     5fc:	28 22 00 00 	lw r2,(r1+0)
}

int ok(){
	int i=0;
	char a;
	for(i=0;i<30;i++){
     600:	34 03 00 00 	mvi r3,0
		a=uart_getchar();
		if(a=='K'){
     604:	34 04 00 4b 	mvi r4,75
}

int ok(){
	int i=0;
	char a;
	for(i=0;i<30;i++){
     608:	34 05 00 1e 	mvi r5,30
	//uart0->div = (FCPU/(57600*16));
}

char uart_getchar()
{   
	while (! (uart0->ucr & UART_DR)) ;
     60c:	28 41 00 00 	lw r1,(r2+0)
     610:	20 21 00 01 	andi r1,r1,0x1
     614:	44 20 ff fe 	be r1,r0,60c <ok+0x18>
	return uart0->rxtx;
     618:	28 41 00 04 	lw r1,(r2+4)
}

int ok(){
	int i=0;
	char a;
	for(i=0;i<30;i++){
     61c:	34 63 00 01 	addi r3,r3,1
		a=uart_getchar();
		if(a=='K'){
     620:	20 21 00 ff 	andi r1,r1,0xff
     624:	44 24 00 04 	be r1,r4,634 <ok+0x40>
}

int ok(){
	int i=0;
	char a;
	for(i=0;i<30;i++){
     628:	5c 65 ff f9 	bne r3,r5,60c <ok+0x18>
		a=uart_getchar();
		if(a=='K'){
			return 1;
		}
	}
	return 0;
     62c:	34 01 00 00 	mvi r1,0
     630:	c3 a0 00 00 	ret
	int i=0;
	char a;
	for(i=0;i<30;i++){
		a=uart_getchar();
		if(a=='K'){
			return 1;
     634:	34 01 00 01 	mvi r1,1
		}
	}
	return 0;

}
     638:	c3 a0 00 00 	ret

0000063c <uart_init>:
	//uart0->lcr = 0x03;  // Line Control Register:    8N1
	//uart0->mcr = 0x00;  // Modem Control Register

	// Setup Divisor register (Fclk / Baud)
	//uart0->div = (FCPU/(57600*16));
}
     63c:	c3 a0 00 00 	ret

00000640 <uart_getchar>:

char uart_getchar()
{   
     640:	78 01 00 00 	mvhi r1,0x0
     644:	38 21 2c 98 	ori r1,r1,0x2c98
     648:	28 22 00 00 	lw r2,(r1+0)
	while (! (uart0->ucr & UART_DR)) ;
     64c:	28 41 00 00 	lw r1,(r2+0)
     650:	20 21 00 01 	andi r1,r1,0x1
     654:	44 20 ff fe 	be r1,r0,64c <uart_getchar+0xc>
	return uart0->rxtx;
     658:	28 41 00 04 	lw r1,(r2+4)
}
     65c:	20 21 00 ff 	andi r1,r1,0xff
     660:	c3 a0 00 00 	ret

00000664 <uart_putchar>:

void uart_putchar(char c)
{
     664:	78 02 00 00 	mvhi r2,0x0
     668:	38 42 2c 98 	ori r2,r2,0x2c98
     66c:	28 43 00 00 	lw r3,(r2+0)
     670:	20 21 00 ff 	andi r1,r1,0xff
	while (uart0->ucr & UART_BUSY) ;
     674:	28 62 00 00 	lw r2,(r3+0)
     678:	20 42 00 10 	andi r2,r2,0x10
     67c:	5c 40 ff fe 	bne r2,r0,674 <uart_putchar+0x10>
	uart0->rxtx = c;
     680:	58 61 00 04 	sw (r3+4),r1
}
     684:	c3 a0 00 00 	ret

00000688 <uart_putstr>:

void uart_putstr(char *str)
{
	char *c = str;
	while(*c) {
     688:	40 24 00 00 	lbu r4,(r1+0)
     68c:	44 80 00 0b 	be r4,r0,6b8 <uart_putstr+0x30>
     690:	78 02 00 00 	mvhi r2,0x0
     694:	38 42 2c 98 	ori r2,r2,0x2c98
     698:	28 43 00 00 	lw r3,(r2+0)
	return uart0->rxtx;
}

void uart_putchar(char c)
{
	while (uart0->ucr & UART_BUSY) ;
     69c:	28 62 00 00 	lw r2,(r3+0)
     6a0:	20 42 00 10 	andi r2,r2,0x10
     6a4:	5c 40 ff fe 	bne r2,r0,69c <uart_putstr+0x14>
	uart0->rxtx = c;
     6a8:	58 64 00 04 	sw (r3+4),r4
void uart_putstr(char *str)
{
	char *c = str;
	while(*c) {
		uart_putchar(*c);
		c++;
     6ac:	34 21 00 01 	addi r1,r1,1
}

void uart_putstr(char *str)
{
	char *c = str;
	while(*c) {
     6b0:	40 24 00 00 	lbu r4,(r1+0)
     6b4:	5c 82 ff fa 	bne r4,r2,69c <uart_putstr+0x14>
     6b8:	c3 a0 00 00 	ret

000006bc <wifi_putchar>:
		uart_putstr("AT+CIPSERVER=1,80\r\n");
		c = ok();
	}
}

void wifi_putchar(char a){
     6bc:	37 9c ff ec 	addi sp,sp,-20
     6c0:	5b 8b 00 14 	sw (sp+20),r11
     6c4:	5b 8c 00 10 	sw (sp+16),r12
     6c8:	5b 8d 00 0c 	sw (sp+12),r13
     6cc:	5b 8e 00 08 	sw (sp+8),r14
     6d0:	5b 9d 00 04 	sw (sp+4),ra
     6d4:	78 0d 00 00 	mvhi r13,0x0
     6d8:	78 0c 00 00 	mvhi r12,0x0
     6dc:	20 2e 00 ff 	andi r14,r1,0xff
     6e0:	39 ad 27 f4 	ori r13,r13,0x27f4
     6e4:	39 8c 2c 98 	ori r12,r12,0x2c98
	int c = 0; 	  
	while(c == 0){
		uart_putstr("AT+CIPSEND=0,1\r\n");
     6e8:	b9 a0 08 00 	mv r1,r13
     6ec:	fb ff ff e7 	calli 688 <uart_putstr>
     6f0:	29 82 00 00 	lw r2,(r12+0)
	return uart0->rxtx;
}

void uart_putchar(char c)
{
	while (uart0->ucr & UART_BUSY) ;
     6f4:	28 4b 00 00 	lw r11,(r2+0)
     6f8:	21 6b 00 10 	andi r11,r11,0x10
     6fc:	5d 60 ff fe 	bne r11,r0,6f4 <wifi_putchar+0x38>
	uart0->rxtx = c;
     700:	58 4e 00 04 	sw (r2+4),r14
void wifi_putchar(char a){
	int c = 0; 	  
	while(c == 0){
		uart_putstr("AT+CIPSEND=0,1\r\n");
		uart_putchar(a);
		c = ok();
     704:	fb ff ff bc 	calli 5f4 <ok>
	}
}

void wifi_putchar(char a){
	int c = 0; 	  
	while(c == 0){
     708:	44 2b ff f8 	be r1,r11,6e8 <wifi_putchar+0x2c>
		uart_putstr("AT+CIPSEND=0,1\r\n");
		uart_putchar(a);
		c = ok();
	}
}
     70c:	2b 9d 00 04 	lw ra,(sp+4)
     710:	2b 8b 00 14 	lw r11,(sp+20)
     714:	2b 8c 00 10 	lw r12,(sp+16)
     718:	2b 8d 00 0c 	lw r13,(sp+12)
     71c:	2b 8e 00 08 	lw r14,(sp+8)
     720:	37 9c 00 14 	addi sp,sp,20
     724:	c3 a0 00 00 	ret

00000728 <init_wifi>:
}
/***************************************************************************
 * WIFI ESP8266 Functions
 */

void init_wifi(){ //configurar el modulo como estación con puerto 80
     728:	37 9c ff f8 	addi sp,sp,-8
     72c:	5b 8b 00 08 	sw (sp+8),r11
     730:	5b 9d 00 04 	sw (sp+4),ra
	uart_putstr("AT+RST\r\n");
     734:	78 01 00 00 	mvhi r1,0x0
     738:	38 21 28 08 	ori r1,r1,0x2808
     73c:	fb ff ff d3 	calli 688 <uart_putstr>
	msleep(200);
     740:	34 01 00 c8 	mvi r1,200
     744:	78 0b 00 00 	mvhi r11,0x0
     748:	fb ff ff 5d 	calli 4bc <msleep>
     74c:	39 6b 28 14 	ori r11,r11,0x2814
	int c = 0;
	while(c==0){
		uart_putstr("AT+CIPMUX=1\r\n");
     750:	b9 60 08 00 	mv r1,r11
     754:	fb ff ff cd 	calli 688 <uart_putstr>
		c = ok();
     758:	fb ff ff a7 	calli 5f4 <ok>

void init_wifi(){ //configurar el modulo como estación con puerto 80
	uart_putstr("AT+RST\r\n");
	msleep(200);
	int c = 0;
	while(c==0){
     75c:	44 20 ff fd 	be r1,r0,750 <init_wifi+0x28>
     760:	78 0b 00 00 	mvhi r11,0x0
     764:	39 6b 28 24 	ori r11,r11,0x2824
		uart_putstr("AT+CIPMUX=1\r\n");
		c = ok();
	}
	c = 0;
	while (c==0){
		uart_putstr("AT+CIPSERVER=1,80\r\n");
     768:	b9 60 08 00 	mv r1,r11
     76c:	fb ff ff c7 	calli 688 <uart_putstr>
		c = ok();
     770:	fb ff ff a1 	calli 5f4 <ok>
	while(c==0){
		uart_putstr("AT+CIPMUX=1\r\n");
		c = ok();
	}
	c = 0;
	while (c==0){
     774:	44 20 ff fd 	be r1,r0,768 <init_wifi+0x40>
		uart_putstr("AT+CIPSERVER=1,80\r\n");
		c = ok();
	}
}
     778:	2b 9d 00 04 	lw ra,(sp+4)
     77c:	2b 8b 00 08 	lw r11,(sp+8)
     780:	37 9c 00 08 	addi sp,sp,8
     784:	c3 a0 00 00 	ret

00000788 <uart_getchar1>:
	}
}
//uart1

char uart_getchar1()
{   
     788:	78 01 00 00 	mvhi r1,0x0
     78c:	38 21 2c a8 	ori r1,r1,0x2ca8
     790:	28 22 00 00 	lw r2,(r1+0)
	while (! (uart1->ucr & UART_DR)) ;
     794:	28 41 00 00 	lw r1,(r2+0)
     798:	20 21 00 01 	andi r1,r1,0x1
     79c:	44 20 ff fe 	be r1,r0,794 <uart_getchar1+0xc>
	return uart1->rxtx;
     7a0:	28 41 00 04 	lw r1,(r2+4)
}
     7a4:	20 21 00 ff 	andi r1,r1,0xff
     7a8:	c3 a0 00 00 	ret

000007ac <uart_putchar1>:

void uart_putchar1(char c)
{
     7ac:	78 02 00 00 	mvhi r2,0x0
     7b0:	38 42 2c a8 	ori r2,r2,0x2ca8
     7b4:	28 43 00 00 	lw r3,(r2+0)
     7b8:	20 21 00 ff 	andi r1,r1,0xff
	while (uart1->ucr & UART_BUSY) ;
     7bc:	28 62 00 00 	lw r2,(r3+0)
     7c0:	20 42 00 10 	andi r2,r2,0x10
     7c4:	5c 40 ff fe 	bne r2,r0,7bc <uart_putchar1+0x10>
	uart1->rxtx = c;
     7c8:	58 61 00 04 	sw (r3+4),r1
}
     7cc:	c3 a0 00 00 	ret

000007d0 <uart_putstr1>:

void uart_putstr1(char *str)
{
	char *c = str;
	while(*c) {
     7d0:	40 24 00 00 	lbu r4,(r1+0)
     7d4:	44 80 00 0b 	be r4,r0,800 <uart_putstr1+0x30>
     7d8:	78 02 00 00 	mvhi r2,0x0
     7dc:	38 42 2c a8 	ori r2,r2,0x2ca8
     7e0:	28 43 00 00 	lw r3,(r2+0)
	return uart1->rxtx;
}

void uart_putchar1(char c)
{
	while (uart1->ucr & UART_BUSY) ;
     7e4:	28 62 00 00 	lw r2,(r3+0)
     7e8:	20 42 00 10 	andi r2,r2,0x10
     7ec:	5c 40 ff fe 	bne r2,r0,7e4 <uart_putstr1+0x14>
	uart1->rxtx = c;
     7f0:	58 64 00 04 	sw (r3+4),r4
void uart_putstr1(char *str)
{
	char *c = str;
	while(*c) {
		uart_putchar1(*c);
		c++;
     7f4:	34 21 00 01 	addi r1,r1,1
}

void uart_putstr1(char *str)
{
	char *c = str;
	while(*c) {
     7f8:	40 24 00 00 	lbu r4,(r1+0)
     7fc:	5c 82 ff fa 	bne r4,r2,7e4 <uart_putstr1+0x14>
     800:	c3 a0 00 00 	ret

00000804 <write_dir>:
 */


void write_dir(char dir)
{
	gpio0->gpio_dir=dir;
     804:	78 02 00 00 	mvhi r2,0x0
     808:	38 42 2c a0 	ori r2,r2,0x2ca0
     80c:	28 42 00 00 	lw r2,(r2+0)
 * GPIO Functions
 */


void write_dir(char dir)
{
     810:	20 21 00 ff 	andi r1,r1,0xff
	gpio0->gpio_dir=dir;
     814:	58 41 00 08 	sw (r2+8),r1

}
     818:	c3 a0 00 00 	ret

0000081c <write_data>:


void write_data(char data)
{
	gpio0->gpio_o=data; 
     81c:	78 02 00 00 	mvhi r2,0x0
     820:	38 42 2c a0 	ori r2,r2,0x2ca0
     824:	28 42 00 00 	lw r2,(r2+0)

}


void write_data(char data)
{
     828:	20 21 00 ff 	andi r1,r1,0xff
	gpio0->gpio_o=data; 
     82c:	58 41 00 04 	sw (r2+4),r1

}
     830:	c3 a0 00 00 	ret

00000834 <read_data>:


char read_data()
{
	return gpio0->gpio_i;
     834:	78 01 00 00 	mvhi r1,0x0
     838:	38 21 2c a0 	ori r1,r1,0x2ca0
     83c:	28 21 00 00 	lw r1,(r1+0)
     840:	28 21 00 00 	lw r1,(r1+0)

}
     844:	20 21 00 ff 	andi r1,r1,0xff
     848:	c3 a0 00 00 	ret

0000084c <set_period>:
/***************************************************************************
 * Functions PWM //FUNCIONES PRIMITIVAS
 */

void set_period(int p){
	pwm0->period=p;
     84c:	78 02 00 00 	mvhi r2,0x0
     850:	38 42 2c ac 	ori r2,r2,0x2cac
     854:	28 42 00 00 	lw r2,(r2+0)
     858:	58 41 00 00 	sw (r2+0),r1
}
     85c:	c3 a0 00 00 	ret

00000860 <set_motor1>:
void set_motor1(int wk){
	pwm0-> duty_m1=wk;
     860:	78 02 00 00 	mvhi r2,0x0
     864:	38 42 2c ac 	ori r2,r2,0x2cac
     868:	28 42 00 00 	lw r2,(r2+0)
     86c:	58 41 00 04 	sw (r2+4),r1
}
     870:	c3 a0 00 00 	ret

00000874 <set_motor2>:
void set_motor2(int wk){
	pwm0-> duty_m2=wk;
     874:	78 02 00 00 	mvhi r2,0x0
     878:	38 42 2c ac 	ori r2,r2,0x2cac
     87c:	28 42 00 00 	lw r2,(r2+0)
     880:	58 41 00 08 	sw (r2+8),r1
}
     884:	c3 a0 00 00 	ret

00000888 <set_motor3>:
void set_motor3(int wk){
	pwm0-> duty_m3=wk;
     888:	78 02 00 00 	mvhi r2,0x0
     88c:	38 42 2c ac 	ori r2,r2,0x2cac
     890:	28 42 00 00 	lw r2,(r2+0)
     894:	58 41 00 0c 	sw (r2+12),r1
}
     898:	c3 a0 00 00 	ret

0000089c <set_motor4>:
void set_motor4(int wk){
	pwm0-> duty_m4=wk;
     89c:	78 02 00 00 	mvhi r2,0x0
     8a0:	38 42 2c ac 	ori r2,r2,0x2cac
     8a4:	28 42 00 00 	lw r2,(r2+0)
     8a8:	58 41 00 10 	sw (r2+16),r1
}
     8ac:	c3 a0 00 00 	ret

000008b0 <setMotors>:
int velM1=0xEA60;
int velM2=0xEA60;
int velM3=0xEA60;
int velM4=0xEA60;

void setMotors(){
     8b0:	37 9c ff fc 	addi sp,sp,-4
     8b4:	5b 9d 00 04 	sw (sp+4),ra
/***************************************************************************
 * Functions PWM //FUNCIONES PRIMITIVAS
 */

void set_period(int p){
	pwm0->period=p;
     8b8:	78 01 00 00 	mvhi r1,0x0
     8bc:	78 05 00 00 	mvhi r5,0x0
     8c0:	38 a5 27 ec 	ori r5,r5,0x27ec
     8c4:	38 21 2c ac 	ori r1,r1,0x2cac
     8c8:	28 22 00 00 	lw r2,(r1+0)
     8cc:	28 a4 00 00 	lw r4,(r5+0)
}
void set_motor1(int wk){
	pwm0-> duty_m1=wk;
     8d0:	38 03 ea 60 	mvu r3,0xea60
	set_period(0x1E8480); //F=50Hz
	set_motor1(0xEA60);
	set_motor2(0xEA60);
	set_motor3(0xEA60);
	set_motor4(0xEA60);
	msleep(0x5E8);
     8d4:	34 01 05 e8 	mvi r1,1512
/***************************************************************************
 * Functions PWM //FUNCIONES PRIMITIVAS
 */

void set_period(int p){
	pwm0->period=p;
     8d8:	58 44 00 00 	sw (r2+0),r4
}
void set_motor1(int wk){
	pwm0-> duty_m1=wk;
     8dc:	58 43 00 04 	sw (r2+4),r3
}
void set_motor2(int wk){
	pwm0-> duty_m2=wk;
     8e0:	58 43 00 08 	sw (r2+8),r3
}
void set_motor3(int wk){
	pwm0-> duty_m3=wk;
     8e4:	58 43 00 0c 	sw (r2+12),r3
}
void set_motor4(int wk){
	pwm0-> duty_m4=wk;
     8e8:	58 43 00 10 	sw (r2+16),r3
	set_period(0x1E8480); //F=50Hz
	set_motor1(0xEA60);
	set_motor2(0xEA60);
	set_motor3(0xEA60);
	set_motor4(0xEA60);
	msleep(0x5E8);
     8ec:	fb ff fe f4 	calli 4bc <msleep>
}
     8f0:	2b 9d 00 04 	lw ra,(sp+4)
     8f4:	37 9c 00 04 	addi sp,sp,4
     8f8:	c3 a0 00 00 	ret

000008fc <forward_backward>:

void forward_backward(){}
     8fc:	c3 a0 00 00 	ret

00000900 <rght_lft>:
void rght_lft(){}
     900:	c3 a0 00 00 	ret

00000904 <testMotos>:
	
void testMotos(){
     904:	37 9c ff f8 	addi sp,sp,-8
     908:	5b 8b 00 08 	sw (sp+8),r11
     90c:	5b 9d 00 04 	sw (sp+4),ra

void set_period(int p){
	pwm0->period=p;
}
void set_motor1(int wk){
	pwm0-> duty_m1=wk;
     910:	78 0b 00 00 	mvhi r11,0x0
     914:	78 01 00 00 	mvhi r1,0x0
     918:	39 6b 2c ac 	ori r11,r11,0x2cac
     91c:	38 21 27 f0 	ori r1,r1,0x27f0
     920:	28 22 00 00 	lw r2,(r1+0)
     924:	29 63 00 00 	lw r3,(r11+0)
void testMotos(){
	set_motor1(0X5DC+0xFD20); //0x10FC=0X5DC+0xFD20
	set_motor2(0X5DC+0xFD20);
	set_motor3(0X5DC+0xFD20);
	set_motor4(0X5DC+0xFD20);
	msleep(3000);
     928:	34 01 0b b8 	mvi r1,3000

void set_period(int p){
	pwm0->period=p;
}
void set_motor1(int wk){
	pwm0-> duty_m1=wk;
     92c:	58 62 00 04 	sw (r3+4),r2
}
void set_motor2(int wk){
	pwm0-> duty_m2=wk;
     930:	58 62 00 08 	sw (r3+8),r2
}
void set_motor3(int wk){
	pwm0-> duty_m3=wk;
     934:	58 62 00 0c 	sw (r3+12),r2
}
void set_motor4(int wk){
	pwm0-> duty_m4=wk;
     938:	58 62 00 10 	sw (r3+16),r2
void testMotos(){
	set_motor1(0X5DC+0xFD20); //0x10FC=0X5DC+0xFD20
	set_motor2(0X5DC+0xFD20);
	set_motor3(0X5DC+0xFD20);
	set_motor4(0X5DC+0xFD20);
	msleep(3000);
     93c:	fb ff fe e0 	calli 4bc <msleep>

void set_period(int p){
	pwm0->period=p;
}
void set_motor1(int wk){
	pwm0-> duty_m1=wk;
     940:	29 61 00 00 	lw r1,(r11+0)
     944:	38 02 ea 60 	mvu r2,0xea60
     948:	58 22 00 04 	sw (r1+4),r2
}
void set_motor2(int wk){
	pwm0-> duty_m2=wk;
     94c:	58 22 00 08 	sw (r1+8),r2
}
void set_motor3(int wk){
	pwm0-> duty_m3=wk;
     950:	58 22 00 0c 	sw (r1+12),r2
}
void set_motor4(int wk){
	pwm0-> duty_m4=wk;
     954:	58 22 00 10 	sw (r1+16),r2
	msleep(3000);
	set_motor1(0xEA60); 
	set_motor2(0xEA60);
	set_motor3(0xEA60);
	set_motor4(0xEA60);
}
     958:	2b 9d 00 04 	lw ra,(sp+4)
     95c:	2b 8b 00 08 	lw r11,(sp+8)
     960:	37 9c 00 08 	addi sp,sp,8
     964:	c3 a0 00 00 	ret

00000968 <start_Read>:

/******************************************************************************
 * i2c Functons
 */
void start_Read (int r)
{  i2c0->startRead = r;
     968:	78 02 00 00 	mvhi r2,0x0
     96c:	38 42 2c a4 	ori r2,r2,0x2ca4
     970:	28 42 00 00 	lw r2,(r2+0)
     974:	58 41 00 14 	sw (r2+20),r1
}
     978:	c3 a0 00 00 	ret

0000097c <start_Write>:
void start_Write (int w)
{  i2c0->startWrite = w;
     97c:	78 02 00 00 	mvhi r2,0x0
     980:	38 42 2c a4 	ori r2,r2,0x2ca4
     984:	28 42 00 00 	lw r2,(r2+0)
     988:	58 41 00 18 	sw (r2+24),r1
}
     98c:	c3 a0 00 00 	ret

00000990 <rw>:
void rw(int data_rw){
	i2c0->rw = data_rw;
     990:	78 02 00 00 	mvhi r2,0x0
     994:	38 42 2c a4 	ori r2,r2,0x2ca4
     998:	28 42 00 00 	lw r2,(r2+0)
     99c:	58 41 00 0c 	sw (r2+12),r1
}
     9a0:	c3 a0 00 00 	ret

000009a4 <i2c_write>:

void i2c_write (int dirI2C, int dirIntern, int data)
{		
     9a4:	37 9c ff ec 	addi sp,sp,-20
     9a8:	5b 8b 00 14 	sw (sp+20),r11
     9ac:	5b 8c 00 10 	sw (sp+16),r12
     9b0:	5b 8d 00 0c 	sw (sp+12),r13
     9b4:	5b 8e 00 08 	sw (sp+8),r14
     9b8:	5b 9d 00 04 	sw (sp+4),ra
 */
void start_Read (int r)
{  i2c0->startRead = r;
}
void start_Write (int w)
{  i2c0->startWrite = w;
     9bc:	78 0b 00 00 	mvhi r11,0x0
     9c0:	39 6b 2c a4 	ori r11,r11,0x2ca4
     9c4:	29 64 00 00 	lw r4,(r11+0)
void rw(int data_rw){
	i2c0->rw = data_rw;
}

void i2c_write (int dirI2C, int dirIntern, int data)
{		
     9c8:	b8 20 68 00 	mv r13,r1
 */
void start_Read (int r)
{  i2c0->startRead = r;
}
void start_Write (int w)
{  i2c0->startWrite = w;
     9cc:	34 01 00 01 	mvi r1,1
     9d0:	58 81 00 18 	sw (r4+24),r1
}

void i2c_write (int dirI2C, int dirIntern, int data)
{		
	start_Write(1);
	msleep(10);
     9d4:	34 01 00 0a 	mvi r1,10
void rw(int data_rw){
	i2c0->rw = data_rw;
}

void i2c_write (int dirI2C, int dirIntern, int data)
{		
     9d8:	b8 40 70 00 	mv r14,r2
     9dc:	b8 60 60 00 	mv r12,r3
	start_Write(1);
	msleep(10);
     9e0:	fb ff fe b7 	calli 4bc <msleep>
 */
void start_Read (int r)
{  i2c0->startRead = r;
}
void start_Write (int w)
{  i2c0->startWrite = w;
     9e4:	29 64 00 00 	lw r4,(r11+0)
     9e8:	58 80 00 18 	sw (r4+24),r0
}
void rw(int data_rw){
	i2c0->rw = data_rw;
     9ec:	58 80 00 0c 	sw (r4+12),r0
{		
	start_Write(1);
	msleep(10);
	start_Write(0);
	rw(0); 
	while((i2c0->availWrite)==0x00);
     9f0:	28 85 00 04 	lw r5,(r4+4)
     9f4:	44 a0 ff ff 	be r5,r0,9f0 <i2c_write+0x4c>
	i2c0->data = ((dirI2C<<16)|(dirIntern<<8)|data);	
     9f8:	3d c2 00 08 	sli r2,r14,8
     9fc:	3d a5 00 10 	sli r5,r13,16
     a00:	b8 4c 08 00 	or r1,r2,r12
     a04:	b8 25 08 00 	or r1,r1,r5
     a08:	58 81 00 10 	sw (r4+16),r1

}
     a0c:	2b 9d 00 04 	lw ra,(sp+4)
     a10:	2b 8b 00 14 	lw r11,(sp+20)
     a14:	2b 8c 00 10 	lw r12,(sp+16)
     a18:	2b 8d 00 0c 	lw r13,(sp+12)
     a1c:	2b 8e 00 08 	lw r14,(sp+8)
     a20:	37 9c 00 14 	addi sp,sp,20
     a24:	c3 a0 00 00 	ret

00000a28 <i2c_read>:

int8_t i2c_read (int dirI2C, int dirIntern){  
     a28:	37 9c ff ec 	addi sp,sp,-20
     a2c:	5b 8b 00 14 	sw (sp+20),r11
     a30:	5b 8c 00 10 	sw (sp+16),r12
     a34:	5b 8d 00 0c 	sw (sp+12),r13
     a38:	5b 8e 00 08 	sw (sp+8),r14
     a3c:	5b 9d 00 04 	sw (sp+4),ra

/******************************************************************************
 * i2c Functons
 */
void start_Read (int r)
{  i2c0->startRead = r;
     a40:	78 0b 00 00 	mvhi r11,0x0
     a44:	39 6b 2c a4 	ori r11,r11,0x2ca4
     a48:	29 63 00 00 	lw r3,(r11+0)
     a4c:	34 0d 00 01 	mvi r13,1
	while((i2c0->availWrite)==0x00);
	i2c0->data = ((dirI2C<<16)|(dirIntern<<8)|data);	

}

int8_t i2c_read (int dirI2C, int dirIntern){  
     a50:	b8 20 60 00 	mv r12,r1

/******************************************************************************
 * i2c Functons
 */
void start_Read (int r)
{  i2c0->startRead = r;
     a54:	58 6d 00 14 	sw (r3+20),r13

}

int8_t i2c_read (int dirI2C, int dirIntern){  
	start_Read(1);
	msleep(10);
     a58:	34 01 00 0a 	mvi r1,10
	while((i2c0->availWrite)==0x00);
	i2c0->data = ((dirI2C<<16)|(dirIntern<<8)|data);	

}

int8_t i2c_read (int dirI2C, int dirIntern){  
     a5c:	b8 40 70 00 	mv r14,r2
	start_Read(1);
	msleep(10);
     a60:	fb ff fe 97 	calli 4bc <msleep>

/******************************************************************************
 * i2c Functons
 */
void start_Read (int r)
{  i2c0->startRead = r;
     a64:	29 63 00 00 	lw r3,(r11+0)
int8_t i2c_read (int dirI2C, int dirIntern){  
	start_Read(1);
	msleep(10);
	start_Read(0);
	rw(1);
	while((i2c0->availRead)==0x04);
     a68:	34 05 00 04 	mvi r5,4

/******************************************************************************
 * i2c Functons
 */
void start_Read (int r)
{  i2c0->startRead = r;
     a6c:	58 60 00 14 	sw (r3+20),r0
}
void start_Write (int w)
{  i2c0->startWrite = w;
}
void rw(int data_rw){
	i2c0->rw = data_rw;
     a70:	58 6d 00 0c 	sw (r3+12),r13
int8_t i2c_read (int dirI2C, int dirIntern){  
	start_Read(1);
	msleep(10);
	start_Read(0);
	rw(1);
	while((i2c0->availRead)==0x04);
     a74:	28 64 00 08 	lw r4,(r3+8)
     a78:	44 85 ff ff 	be r4,r5,a74 <i2c_read+0x4c>
	i2c0->data = ((dirI2C<<15)|(dirIntern<<7)|dirI2C);
     a7c:	3d 81 00 0f 	sli r1,r12,15
     a80:	3d c2 00 07 	sli r2,r14,7
     a84:	b8 2c 60 00 	or r12,r1,r12
     a88:	b9 82 60 00 	or r12,r12,r2
     a8c:	58 6c 00 10 	sw (r3+16),r12
	return i2c0->i2c_data_out;
     a90:	28 61 00 00 	lw r1,(r3+0)
}
     a94:	b0 20 08 00 	sextb r1,r1
     a98:	2b 9d 00 04 	lw ra,(sp+4)
     a9c:	2b 8b 00 14 	lw r11,(sp+20)
     aa0:	2b 8c 00 10 	lw r12,(sp+16)
     aa4:	2b 8d 00 0c 	lw r13,(sp+12)
     aa8:	2b 8e 00 08 	lw r14,(sp+8)
     aac:	37 9c 00 14 	addi sp,sp,20
     ab0:	c3 a0 00 00 	ret

00000ab4 <initImu>:

/******************************************************************************
 * mpu6050 Functions
 */
void initImu(){
     ab4:	37 9c ff fc 	addi sp,sp,-4
     ab8:	5b 9d 00 04 	sw (sp+4),ra
	//Reset device, reset all registers, clear gyro and accelerometer bias registers		
	i2c_write(ADDRESS_I2C,PWR_MGMT_1,0x80);
     abc:	34 02 00 6b 	mvi r2,107
     ac0:	34 03 00 80 	mvi r3,128
     ac4:	34 01 00 68 	mvi r1,104
     ac8:	fb ff ff b7 	calli 9a4 <i2c_write>
	sleep(100); 
     acc:	34 01 00 64 	mvi r1,100
     ad0:	fb ff fe 88 	calli 4f0 <sleep>
	//Get stable time source
	i2c_write(ADDRESS_I2C,PWR_MGMT_1,0x01);
     ad4:	34 01 00 68 	mvi r1,104
     ad8:	34 02 00 6b 	mvi r2,107
     adc:	34 03 00 01 	mvi r3,1
     ae0:	fb ff ff b1 	calli 9a4 <i2c_write>
	i2c_write(ADDRESS_I2C,PWR_MGMT_2,0x00);
     ae4:	34 02 00 6c 	mvi r2,108
     ae8:	34 03 00 00 	mvi r3,0
     aec:	34 01 00 68 	mvi r1,104
     af0:	fb ff ff ad 	calli 9a4 <i2c_write>
	sleep(200);
     af4:	34 01 00 c8 	mvi r1,200
     af8:	fb ff fe 7e 	calli 4f0 <sleep>
	// Configure device for bias calculation
	i2c_write(ADDRESS_I2C,INT_ENABLE,0x00);
     afc:	34 01 00 68 	mvi r1,104
     b00:	34 02 00 38 	mvi r2,56
     b04:	34 03 00 00 	mvi r3,0
     b08:	fb ff ff a7 	calli 9a4 <i2c_write>
	i2c_write(ADDRESS_I2C,FIFO_EN,0x00);
     b0c:	34 01 00 68 	mvi r1,104
     b10:	34 02 00 23 	mvi r2,35
     b14:	34 03 00 00 	mvi r3,0
     b18:	fb ff ff a3 	calli 9a4 <i2c_write>
	i2c_write(ADDRESS_I2C,PWR_MGMT_1,0x00);
     b1c:	34 01 00 68 	mvi r1,104
     b20:	34 02 00 6b 	mvi r2,107
     b24:	34 03 00 00 	mvi r3,0
     b28:	fb ff ff 9f 	calli 9a4 <i2c_write>
	i2c_write(ADDRESS_I2C,I2C_MST_CTRL,0x00);
     b2c:	34 01 00 68 	mvi r1,104
     b30:	34 02 00 24 	mvi r2,36
     b34:	34 03 00 00 	mvi r3,0
     b38:	fb ff ff 9b 	calli 9a4 <i2c_write>
	i2c_write(ADDRESS_I2C,USER_CTRL,0x00);
     b3c:	34 01 00 68 	mvi r1,104
     b40:	34 02 00 6a 	mvi r2,106
     b44:	34 03 00 00 	mvi r3,0
     b48:	fb ff ff 97 	calli 9a4 <i2c_write>
	i2c_write(ADDRESS_I2C,USER_CTRL,0x0C);
     b4c:	34 02 00 6a 	mvi r2,106
     b50:	34 03 00 0c 	mvi r3,12
     b54:	34 01 00 68 	mvi r1,104
     b58:	fb ff ff 93 	calli 9a4 <i2c_write>
	sleep(15);
     b5c:	34 01 00 0f 	mvi r1,15
     b60:	fb ff fe 64 	calli 4f0 <sleep>
	// Configure MPU6050 gyro and accelerometer for bias calculation
	i2c_write(ADDRESS_I2C,CONFIG,0x01);
     b64:	34 01 00 68 	mvi r1,104
     b68:	34 02 00 1a 	mvi r2,26
     b6c:	34 03 00 01 	mvi r3,1
     b70:	fb ff ff 8d 	calli 9a4 <i2c_write>
	i2c_write(ADDRESS_I2C,SMPLRT_DIV,0x00);
     b74:	34 01 00 68 	mvi r1,104
     b78:	34 02 00 19 	mvi r2,25
     b7c:	34 03 00 00 	mvi r3,0
     b80:	fb ff ff 89 	calli 9a4 <i2c_write>
	i2c_write(ADDRESS_I2C,GYRO_CONFIG,0x01);
     b84:	34 01 00 68 	mvi r1,104
     b88:	34 02 00 1b 	mvi r2,27
     b8c:	34 03 00 01 	mvi r3,1
     b90:	fb ff ff 85 	calli 9a4 <i2c_write>
	i2c_write(ADDRESS_I2C,ACCEL_CONFIG,0x00);
     b94:	34 01 00 68 	mvi r1,104
     b98:	34 02 00 1c 	mvi r2,28
     b9c:	34 03 00 00 	mvi r3,0
     ba0:	fb ff ff 81 	calli 9a4 <i2c_write>
	// Configure FIFO to capture accelerometer and gyro data for bias calculation
	i2c_write(ADDRESS_I2C,USER_CTRL,0x40);
     ba4:	34 01 00 68 	mvi r1,104
     ba8:	34 02 00 6a 	mvi r2,106
     bac:	34 03 00 40 	mvi r3,64
     bb0:	fb ff ff 7d 	calli 9a4 <i2c_write>
	i2c_write(ADDRESS_I2C,ACCEL_CONFIG,0x78);
     bb4:	34 02 00 1c 	mvi r2,28
     bb8:	34 03 00 78 	mvi r3,120
     bbc:	34 01 00 68 	mvi r1,104
     bc0:	fb ff ff 79 	calli 9a4 <i2c_write>
	sleep(80);
     bc4:	34 01 00 50 	mvi r1,80
     bc8:	fb ff fe 4a 	calli 4f0 <sleep>
}
     bcc:	2b 9d 00 04 	lw ra,(sp+4)
     bd0:	37 9c 00 04 	addi sp,sp,4
     bd4:	c3 a0 00 00 	ret

00000bd8 <getAcX>:

int getAcX(){
     bd8:	37 9c ff f4 	addi sp,sp,-12
     bdc:	5b 8b 00 0c 	sw (sp+12),r11
     be0:	5b 8c 00 08 	sw (sp+8),r12
     be4:	5b 9d 00 04 	sw (sp+4),ra
	int8_t AcXh = i2c_read (ADDRESS_I2C, ACCEL_XOUT_H);
     be8:	34 02 00 3b 	mvi r2,59
     bec:	34 01 00 68 	mvi r1,104
     bf0:	fb ff ff 8e 	calli a28 <i2c_read>
     bf4:	b8 20 60 00 	mv r12,r1
	sleep(1);
     bf8:	34 01 00 01 	mvi r1,1
     bfc:	fb ff fe 3d 	calli 4f0 <sleep>
	char AcXl = i2c_read (ADDRESS_I2C, ACCEL_XOUT_L);
     c00:	34 02 00 3c 	mvi r2,60
     c04:	34 01 00 68 	mvi r1,104
     c08:	fb ff ff 88 	calli a28 <i2c_read>
     c0c:	b8 20 58 00 	mv r11,r1
	sleep(1);
     c10:	34 01 00 01 	mvi r1,1
     c14:	fb ff fe 37 	calli 4f0 <sleep>
	int acX= (AcXh<<8)+AcXl;
     c18:	3d 82 00 08 	sli r2,r12,8
     c1c:	21 61 00 ff 	andi r1,r11,0xff
	return acX;
}
     c20:	b4 22 08 00 	add r1,r1,r2
     c24:	2b 9d 00 04 	lw ra,(sp+4)
     c28:	2b 8b 00 0c 	lw r11,(sp+12)
     c2c:	2b 8c 00 08 	lw r12,(sp+8)
     c30:	37 9c 00 0c 	addi sp,sp,12
     c34:	c3 a0 00 00 	ret

00000c38 <getAcY>:

int getAcY(){
     c38:	37 9c ff f4 	addi sp,sp,-12
     c3c:	5b 8b 00 0c 	sw (sp+12),r11
     c40:	5b 8c 00 08 	sw (sp+8),r12
     c44:	5b 9d 00 04 	sw (sp+4),ra
	int8_t AcYh = i2c_read (ADDRESS_I2C, ACCEL_YOUT_H);
     c48:	34 02 00 3d 	mvi r2,61
     c4c:	34 01 00 68 	mvi r1,104
     c50:	fb ff ff 76 	calli a28 <i2c_read>
     c54:	b8 20 60 00 	mv r12,r1
	sleep(1);
     c58:	34 01 00 01 	mvi r1,1
     c5c:	fb ff fe 25 	calli 4f0 <sleep>
	char AcYl = i2c_read (ADDRESS_I2C, ACCEL_YOUT_L);
     c60:	34 02 00 3e 	mvi r2,62
     c64:	34 01 00 68 	mvi r1,104
     c68:	fb ff ff 70 	calli a28 <i2c_read>
     c6c:	b8 20 58 00 	mv r11,r1
	sleep(1);
     c70:	34 01 00 01 	mvi r1,1
     c74:	fb ff fe 1f 	calli 4f0 <sleep>
	int acY= (AcYh<<8)+AcYl;
     c78:	3d 82 00 08 	sli r2,r12,8
     c7c:	21 61 00 ff 	andi r1,r11,0xff
	return acY;

}
     c80:	b4 22 08 00 	add r1,r1,r2
     c84:	2b 9d 00 04 	lw ra,(sp+4)
     c88:	2b 8b 00 0c 	lw r11,(sp+12)
     c8c:	2b 8c 00 08 	lw r12,(sp+8)
     c90:	37 9c 00 0c 	addi sp,sp,12
     c94:	c3 a0 00 00 	ret

00000c98 <getAcZ>:
int getAcZ(){
     c98:	37 9c ff f4 	addi sp,sp,-12
     c9c:	5b 8b 00 0c 	sw (sp+12),r11
     ca0:	5b 8c 00 08 	sw (sp+8),r12
     ca4:	5b 9d 00 04 	sw (sp+4),ra
	int8_t AcZh = i2c_read (ADDRESS_I2C, ACCEL_ZOUT_H);
     ca8:	34 02 00 3f 	mvi r2,63
     cac:	34 01 00 68 	mvi r1,104
     cb0:	fb ff ff 5e 	calli a28 <i2c_read>
     cb4:	b8 20 60 00 	mv r12,r1
	sleep(1);
     cb8:	34 01 00 01 	mvi r1,1
     cbc:	fb ff fe 0d 	calli 4f0 <sleep>
	char AcZl = i2c_read (ADDRESS_I2C, ACCEL_ZOUT_L);
     cc0:	34 02 00 40 	mvi r2,64
     cc4:	34 01 00 68 	mvi r1,104
     cc8:	fb ff ff 58 	calli a28 <i2c_read>
     ccc:	b8 20 58 00 	mv r11,r1
	sleep(1);
     cd0:	34 01 00 01 	mvi r1,1
     cd4:	fb ff fe 07 	calli 4f0 <sleep>
	int acZ= (AcZh<<8)+AcZl;
     cd8:	3d 82 00 08 	sli r2,r12,8
     cdc:	21 61 00 ff 	andi r1,r11,0xff
	return acZ;	
}
     ce0:	b4 22 08 00 	add r1,r1,r2
     ce4:	2b 9d 00 04 	lw ra,(sp+4)
     ce8:	2b 8b 00 0c 	lw r11,(sp+12)
     cec:	2b 8c 00 08 	lw r12,(sp+8)
     cf0:	37 9c 00 0c 	addi sp,sp,12
     cf4:	c3 a0 00 00 	ret

00000cf8 <propagateFloat32NaN>:
-------------------------------------------------------------------------------
*/
flag float32_is_signaling_nan( float32 a )
{

    return ( ( ( a>>22 ) & 0x1FF ) == 0x1FE ) && ( a & 0x003FFFFF );
     cf8:	00 24 00 16 	srui r4,r1,22
is a NaN, and returns the appropriate NaN result.  If either `a' or `b' is a
signaling NaN, the invalid exception is raised.
-------------------------------------------------------------------------------
*/
static float32 propagateFloat32NaN( float32 a, float32 b )
{
     cfc:	b8 20 18 00 	mv r3,r1
-------------------------------------------------------------------------------
*/
flag float32_is_nan( float32 a )
{

    return ( 0xFF000000 < (bits32) ( a<<1 ) );
     d00:	3c 26 00 01 	sli r6,r1,1
-------------------------------------------------------------------------------
*/
flag float32_is_signaling_nan( float32 a )
{

    return ( ( ( a>>22 ) & 0x1FF ) == 0x1FE ) && ( a & 0x003FFFFF );
     d04:	20 84 01 ff 	andi r4,r4,0x1ff
     d08:	34 01 01 fe 	mvi r1,510
     d0c:	34 05 00 00 	mvi r5,0
     d10:	44 81 00 1f 	be r4,r1,d8c <propagateFloat32NaN+0x94>
     d14:	00 47 00 16 	srui r7,r2,22
     d18:	34 04 01 fe 	mvi r4,510
     d1c:	20 e7 01 ff 	andi r7,r7,0x1ff
     d20:	34 01 00 00 	mvi r1,0
     d24:	44 e4 00 14 	be r7,r4,d74 <propagateFloat32NaN+0x7c>
    aIsSignalingNaN = float32_is_signaling_nan( a );
    bIsNaN = float32_is_nan( b );
    bIsSignalingNaN = float32_is_signaling_nan( b );
    a |= 0x00400000;
    b |= 0x00400000;
    if ( aIsSignalingNaN | bIsSignalingNaN ) float_raise( float_flag_invalid );
     d28:	b8 25 20 00 	or r4,r1,r5
    aIsNaN = float32_is_nan( a );
    aIsSignalingNaN = float32_is_signaling_nan( a );
    bIsNaN = float32_is_nan( b );
    bIsSignalingNaN = float32_is_signaling_nan( b );
    a |= 0x00400000;
    b |= 0x00400000;
     d2c:	78 01 00 40 	mvhi r1,0x40
     d30:	b8 41 08 00 	or r1,r2,r1
    if ( aIsSignalingNaN | bIsSignalingNaN ) float_raise( float_flag_invalid );
     d34:	44 80 00 06 	be r4,r0,d4c <propagateFloat32NaN+0x54>
-------------------------------------------------------------------------------
*/
void float_raise( int8 flags )
{

    float_exception_flags |= flags;
     d38:	78 04 00 00 	mvhi r4,0x0
     d3c:	38 84 2c c4 	ori r4,r4,0x2cc4
     d40:	28 87 00 00 	lw r7,(r4+0)
     d44:	38 e7 00 10 	ori r7,r7,0x10
     d48:	58 87 00 00 	sw (r4+0),r7
    bIsNaN = float32_is_nan( b );
    bIsSignalingNaN = float32_is_signaling_nan( b );
    a |= 0x00400000;
    b |= 0x00400000;
    if ( aIsSignalingNaN | bIsSignalingNaN ) float_raise( float_flag_invalid );
    if ( aIsNaN ) {
     d4c:	78 04 ff 00 	mvhi r4,0xff00
     d50:	50 86 00 05 	bgeu r4,r6,d64 <propagateFloat32NaN+0x6c>
-------------------------------------------------------------------------------
*/
flag float32_is_nan( float32 a )
{

    return ( 0xFF000000 < (bits32) ( a<<1 ) );
     d54:	3c 42 00 01 	sli r2,r2,1
     d58:	f4 44 20 00 	cmpgu r4,r2,r4
    bIsSignalingNaN = float32_is_signaling_nan( b );
    a |= 0x00400000;
    b |= 0x00400000;
    if ( aIsSignalingNaN | bIsSignalingNaN ) float_raise( float_flag_invalid );
    if ( aIsNaN ) {
        return ( aIsSignalingNaN & bIsNaN ) ? b : a;
     d5c:	a0 a4 28 00 	and r5,r5,r4
     d60:	44 a0 00 02 	be r5,r0,d68 <propagateFloat32NaN+0x70>
    }
    else {
        return b;
    }

}
     d64:	c3 a0 00 00 	ret

    aIsNaN = float32_is_nan( a );
    aIsSignalingNaN = float32_is_signaling_nan( a );
    bIsNaN = float32_is_nan( b );
    bIsSignalingNaN = float32_is_signaling_nan( b );
    a |= 0x00400000;
     d68:	78 01 00 40 	mvhi r1,0x40
     d6c:	b8 61 08 00 	or r1,r3,r1
    }
    else {
        return b;
    }

}
     d70:	c3 a0 00 00 	ret
-------------------------------------------------------------------------------
*/
flag float32_is_signaling_nan( float32 a )
{

    return ( ( ( a>>22 ) & 0x1FF ) == 0x1FE ) && ( a & 0x003FFFFF );
     d74:	78 04 00 00 	mvhi r4,0x0
     d78:	38 84 28 38 	ori r4,r4,0x2838
     d7c:	28 81 00 00 	lw r1,(r4+0)
     d80:	a0 41 08 00 	and r1,r2,r1
     d84:	7c 21 00 00 	cmpnei r1,r1,0
     d88:	e3 ff ff e8 	bi d28 <propagateFloat32NaN+0x30>
     d8c:	78 01 00 00 	mvhi r1,0x0
     d90:	38 21 28 38 	ori r1,r1,0x2838
     d94:	28 25 00 00 	lw r5,(r1+0)
     d98:	a0 65 28 00 	and r5,r3,r5
     d9c:	7c a5 00 00 	cmpnei r5,r5,0
     da0:	e3 ff ff dd 	bi d14 <propagateFloat32NaN+0x1c>

00000da4 <normalizeFloat32Subnormal>:
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
    };
    int8 shiftCount;
      
    shiftCount = 0;
    if ( a < 0x10000 ) {
     da4:	38 05 ff ff 	mvu r5,0xffff
     da8:	b8 20 20 00 	mv r4,r1
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
    };
    int8 shiftCount;
      
    shiftCount = 0;
     dac:	34 06 00 00 	mvi r6,0
    if ( a < 0x10000 ) {
     db0:	54 25 00 03 	bgu r1,r5,dbc <normalizeFloat32Subnormal+0x18>
        shiftCount += 16;
        a <<= 16;
     db4:	3c 24 00 10 	sli r4,r1,16
    };
    int8 shiftCount;
      
    shiftCount = 0;
    if ( a < 0x10000 ) {
        shiftCount += 16;
     db8:	34 06 00 10 	mvi r6,16
        a <<= 16;
    }
    if ( a < 0x1000000 ) {
     dbc:	78 07 00 00 	mvhi r7,0x0
     dc0:	38 e7 28 3c 	ori r7,r7,0x283c
     dc4:	28 e5 00 00 	lw r5,(r7+0)
     dc8:	54 85 00 03 	bgu r4,r5,dd4 <normalizeFloat32Subnormal+0x30>
        shiftCount += 8;
        a <<= 8;
     dcc:	3c 84 00 08 	sli r4,r4,8
    if ( a < 0x10000 ) {
        shiftCount += 16;
        a <<= 16;
    }
    if ( a < 0x1000000 ) {
        shiftCount += 8;
     dd0:	34 c6 00 08 	addi r6,r6,8
        a <<= 8;
    }
    shiftCount += countLeadingZerosHigh[ a>>24 ];
     dd4:	00 84 00 18 	srui r4,r4,24
     dd8:	78 05 00 00 	mvhi r5,0x0
     ddc:	3c 84 00 02 	sli r4,r4,2
     de0:	38 a5 28 58 	ori r5,r5,0x2858
     de4:	b4 a4 28 00 	add r5,r5,r4
static void
 normalizeFloat32Subnormal( bits32 aSig, int16 *zExpPtr, bits32 *zSigPtr )
{
    int8 shiftCount;

    shiftCount = countLeadingZeros32( aSig ) - 8;
     de8:	28 a4 00 00 	lw r4,(r5+0)
     dec:	34 c6 ff f8 	addi r6,r6,-8
     df0:	b4 c4 30 00 	add r6,r6,r4
    *zSigPtr = aSig<<shiftCount;
     df4:	bc 26 08 00 	sl r1,r1,r6
    *zExpPtr = 1 - shiftCount;
     df8:	34 04 00 01 	mvi r4,1
     dfc:	c8 86 30 00 	sub r6,r4,r6
 normalizeFloat32Subnormal( bits32 aSig, int16 *zExpPtr, bits32 *zSigPtr )
{
    int8 shiftCount;

    shiftCount = countLeadingZeros32( aSig ) - 8;
    *zSigPtr = aSig<<shiftCount;
     e00:	58 61 00 00 	sw (r3+0),r1
    *zExpPtr = 1 - shiftCount;
     e04:	58 46 00 00 	sw (r2+0),r6

}
     e08:	c3 a0 00 00 	ret

00000e0c <roundAndPackFloat32>:
    int8 roundingMode;
    flag roundNearestEven;
    int8 roundIncrement, roundBits;
    flag isTiny;

    roundingMode = float_rounding_mode;
     e0c:	78 04 00 00 	mvhi r4,0x0
     e10:	38 84 2c c0 	ori r4,r4,0x2cc0
     e14:	28 86 00 00 	lw r6,(r4+0)
    roundNearestEven = roundingMode == float_round_nearest_even;
    roundIncrement = 0x40;
     e18:	34 04 00 40 	mvi r4,64
    flag roundNearestEven;
    int8 roundIncrement, roundBits;
    flag isTiny;

    roundingMode = float_rounding_mode;
    roundNearestEven = roundingMode == float_round_nearest_even;
     e1c:	64 c5 00 00 	cmpei r5,r6,0
    roundIncrement = 0x40;
    if ( ! roundNearestEven ) {
     e20:	5c a0 00 08 	bne r5,r0,e40 <roundAndPackFloat32+0x34>
        if ( roundingMode == float_round_to_zero ) {
     e24:	34 07 00 01 	mvi r7,1
            roundIncrement = 0;
     e28:	34 04 00 00 	mvi r4,0

    roundingMode = float_rounding_mode;
    roundNearestEven = roundingMode == float_round_nearest_even;
    roundIncrement = 0x40;
    if ( ! roundNearestEven ) {
        if ( roundingMode == float_round_to_zero ) {
     e2c:	44 c7 00 05 	be r6,r7,e40 <roundAndPackFloat32+0x34>
            roundIncrement = 0;
        }
        else {
            roundIncrement = 0x7F;
            if ( zSign ) {
     e30:	44 25 00 37 	be r1,r5,f0c <roundAndPackFloat32+0x100>
    if ( ! roundNearestEven ) {
        if ( roundingMode == float_round_to_zero ) {
            roundIncrement = 0;
        }
        else {
            roundIncrement = 0x7F;
     e34:	7c c4 00 02 	cmpnei r4,r6,2
     e38:	c8 04 20 00 	sub r4,r0,r4
     e3c:	20 84 00 7f 	andi r4,r4,0x7f
                if ( roundingMode == float_round_down ) roundIncrement = 0;
            }
        }
    }
    roundBits = zSig & 0x7F;
    if ( 0xFD <= (bits16) zExp ) {
     e40:	20 47 ff ff 	andi r7,r2,0xffff
     e44:	34 09 00 fc 	mvi r9,252
            else {
                if ( roundingMode == float_round_down ) roundIncrement = 0;
            }
        }
    }
    roundBits = zSig & 0x7F;
     e48:	20 66 00 7f 	andi r6,r3,0x7f
-------------------------------------------------------------------------------
*/
void float_raise( int8 flags )
{

    float_exception_flags |= flags;
     e4c:	b4 83 40 00 	add r8,r4,r3
    if ( 0xFD <= (bits16) zExp ) {
     e50:	51 27 00 05 	bgeu r9,r7,e64 <roundAndPackFloat32+0x58>
        if (    ( 0xFD < zExp )
     e54:	34 07 00 fd 	mvi r7,253
     e58:	48 47 00 22 	bg r2,r7,ee0 <roundAndPackFloat32+0xd4>
             || (    ( zExp == 0xFD )
     e5c:	44 47 00 20 	be r2,r7,edc <roundAndPackFloat32+0xd0>
                  && ( (sbits32) ( zSig + roundIncrement ) < 0 ) )
           ) {
            float_raise( float_flag_overflow | float_flag_inexact );
            return packFloat32( zSign, 0xFF, 0 ) - ( roundIncrement == 0 );
        }
        if ( zExp < 0 ) {
     e60:	48 02 00 2f 	bg r0,r2,f1c <roundAndPackFloat32+0x110>
            zExp = 0;
            roundBits = zSig & 0x7F;
            if ( isTiny && roundBits ) float_raise( float_flag_underflow );
        }
    }
    if ( roundBits ) float_exception_flags |= float_flag_inexact;
     e64:	5c c0 00 11 	bne r6,r0,ea8 <roundAndPackFloat32+0x9c>
    zSig = ( zSig + roundIncrement )>>7;
    zSig &= ~ ( ( ( roundBits ^ 0x40 ) == 0 ) & roundNearestEven );
     e68:	64 c6 00 40 	cmpei r6,r6,64
            roundBits = zSig & 0x7F;
            if ( isTiny && roundBits ) float_raise( float_flag_underflow );
        }
    }
    if ( roundBits ) float_exception_flags |= float_flag_inexact;
    zSig = ( zSig + roundIncrement )>>7;
     e6c:	01 08 00 07 	srui r8,r8,7
    zSig &= ~ ( ( ( roundBits ^ 0x40 ) == 0 ) & roundNearestEven );
     e70:	a0 c5 28 00 	and r5,r6,r5
     e74:	a4 a0 28 00 	not r5,r5
     e78:	a0 a8 40 00 	and r8,r5,r8
    if ( zSig == 0 ) zExp = 0;
     e7c:	34 03 00 00 	mvi r3,0
     e80:	5d 00 00 05 	bne r8,r0,e94 <roundAndPackFloat32+0x88>
significand.
-------------------------------------------------------------------------------
*/
INLINE float32 packFloat32( flag zSign, int16 zExp, bits32 zSig )
{
    return ( ( (bits32) zSign )<<31 ) + ( ( (bits32) zExp )<<23 ) + zSig;
     e84:	3c 21 00 1f 	sli r1,r1,31
     e88:	b5 01 08 00 	add r1,r8,r1
     e8c:	b4 23 08 00 	add r1,r1,r3
    zSig = ( zSig + roundIncrement )>>7;
    zSig &= ~ ( ( ( roundBits ^ 0x40 ) == 0 ) & roundNearestEven );
    if ( zSig == 0 ) zExp = 0;
    return packFloat32( zSign, zExp, zSig );

}
     e90:	c3 a0 00 00 	ret
significand.
-------------------------------------------------------------------------------
*/
INLINE float32 packFloat32( flag zSign, int16 zExp, bits32 zSig )
{
    return ( ( (bits32) zSign )<<31 ) + ( ( (bits32) zExp )<<23 ) + zSig;
     e94:	3c 21 00 1f 	sli r1,r1,31
        }
    }
    if ( roundBits ) float_exception_flags |= float_flag_inexact;
    zSig = ( zSig + roundIncrement )>>7;
    zSig &= ~ ( ( ( roundBits ^ 0x40 ) == 0 ) & roundNearestEven );
    if ( zSig == 0 ) zExp = 0;
     e98:	3c 43 00 17 	sli r3,r2,23
significand.
-------------------------------------------------------------------------------
*/
INLINE float32 packFloat32( flag zSign, int16 zExp, bits32 zSig )
{
    return ( ( (bits32) zSign )<<31 ) + ( ( (bits32) zExp )<<23 ) + zSig;
     e9c:	b5 01 08 00 	add r1,r8,r1
     ea0:	b4 23 08 00 	add r1,r1,r3
    zSig = ( zSig + roundIncrement )>>7;
    zSig &= ~ ( ( ( roundBits ^ 0x40 ) == 0 ) & roundNearestEven );
    if ( zSig == 0 ) zExp = 0;
    return packFloat32( zSign, zExp, zSig );

}
     ea4:	c3 a0 00 00 	ret
            zExp = 0;
            roundBits = zSig & 0x7F;
            if ( isTiny && roundBits ) float_raise( float_flag_underflow );
        }
    }
    if ( roundBits ) float_exception_flags |= float_flag_inexact;
     ea8:	78 07 00 00 	mvhi r7,0x0
     eac:	38 e7 2c c4 	ori r7,r7,0x2cc4
     eb0:	28 e3 00 00 	lw r3,(r7+0)
    zSig = ( zSig + roundIncrement )>>7;
    zSig &= ~ ( ( ( roundBits ^ 0x40 ) == 0 ) & roundNearestEven );
     eb4:	64 c6 00 40 	cmpei r6,r6,64
            roundBits = zSig & 0x7F;
            if ( isTiny && roundBits ) float_raise( float_flag_underflow );
        }
    }
    if ( roundBits ) float_exception_flags |= float_flag_inexact;
    zSig = ( zSig + roundIncrement )>>7;
     eb8:	01 08 00 07 	srui r8,r8,7
    zSig &= ~ ( ( ( roundBits ^ 0x40 ) == 0 ) & roundNearestEven );
     ebc:	a0 c5 28 00 	and r5,r6,r5
            zExp = 0;
            roundBits = zSig & 0x7F;
            if ( isTiny && roundBits ) float_raise( float_flag_underflow );
        }
    }
    if ( roundBits ) float_exception_flags |= float_flag_inexact;
     ec0:	38 63 00 01 	ori r3,r3,0x1
    zSig = ( zSig + roundIncrement )>>7;
    zSig &= ~ ( ( ( roundBits ^ 0x40 ) == 0 ) & roundNearestEven );
     ec4:	a4 a0 28 00 	not r5,r5
            zExp = 0;
            roundBits = zSig & 0x7F;
            if ( isTiny && roundBits ) float_raise( float_flag_underflow );
        }
    }
    if ( roundBits ) float_exception_flags |= float_flag_inexact;
     ec8:	58 e3 00 00 	sw (r7+0),r3
    zSig = ( zSig + roundIncrement )>>7;
    zSig &= ~ ( ( ( roundBits ^ 0x40 ) == 0 ) & roundNearestEven );
     ecc:	a0 a8 40 00 	and r8,r5,r8
    if ( zSig == 0 ) zExp = 0;
     ed0:	34 03 00 00 	mvi r3,0
     ed4:	45 00 ff ec 	be r8,r0,e84 <roundAndPackFloat32+0x78>
     ed8:	e3 ff ff ef 	bi e94 <roundAndPackFloat32+0x88>
    }
    roundBits = zSig & 0x7F;
    if ( 0xFD <= (bits16) zExp ) {
        if (    ( 0xFD < zExp )
             || (    ( zExp == 0xFD )
                  && ( (sbits32) ( zSig + roundIncrement ) < 0 ) )
     edc:	4d 00 ff e2 	bge r8,r0,e64 <roundAndPackFloat32+0x58>
     ee0:	78 02 00 00 	mvhi r2,0x0
     ee4:	38 42 2c c4 	ori r2,r2,0x2cc4
     ee8:	28 43 00 00 	lw r3,(r2+0)
significand.
-------------------------------------------------------------------------------
*/
INLINE float32 packFloat32( flag zSign, int16 zExp, bits32 zSig )
{
    return ( ( (bits32) zSign )<<31 ) + ( ( (bits32) zExp )<<23 ) + zSig;
     eec:	3c 21 00 1f 	sli r1,r1,31
        if (    ( 0xFD < zExp )
             || (    ( zExp == 0xFD )
                  && ( (sbits32) ( zSig + roundIncrement ) < 0 ) )
           ) {
            float_raise( float_flag_overflow | float_flag_inexact );
            return packFloat32( zSign, 0xFF, 0 ) - ( roundIncrement == 0 );
     ef0:	64 84 00 00 	cmpei r4,r4,0
significand.
-------------------------------------------------------------------------------
*/
INLINE float32 packFloat32( flag zSign, int16 zExp, bits32 zSig )
{
    return ( ( (bits32) zSign )<<31 ) + ( ( (bits32) zExp )<<23 ) + zSig;
     ef4:	78 05 7f 80 	mvhi r5,0x7f80
     ef8:	38 63 00 09 	ori r3,r3,0x9
     efc:	b4 25 08 00 	add r1,r1,r5
     f00:	58 43 00 00 	sw (r2+0),r3
        if (    ( 0xFD < zExp )
             || (    ( zExp == 0xFD )
                  && ( (sbits32) ( zSig + roundIncrement ) < 0 ) )
           ) {
            float_raise( float_flag_overflow | float_flag_inexact );
            return packFloat32( zSign, 0xFF, 0 ) - ( roundIncrement == 0 );
     f04:	c8 24 08 00 	sub r1,r1,r4
     f08:	c3 a0 00 00 	ret
    if ( ! roundNearestEven ) {
        if ( roundingMode == float_round_to_zero ) {
            roundIncrement = 0;
        }
        else {
            roundIncrement = 0x7F;
     f0c:	7c c4 00 03 	cmpnei r4,r6,3
     f10:	c8 04 20 00 	sub r4,r0,r4
     f14:	20 84 00 7f 	andi r4,r4,0x7f
     f18:	e3 ff ff ca 	bi e40 <roundAndPackFloat32+0x34>
            float_raise( float_flag_overflow | float_flag_inexact );
            return packFloat32( zSign, 0xFF, 0 ) - ( roundIncrement == 0 );
        }
        if ( zExp < 0 ) {
            isTiny =
                   ( float_detect_tininess == float_tininess_before_rounding )
     f1c:	78 06 00 00 	mvhi r6,0x0
     f20:	38 c6 2c c8 	ori r6,r6,0x2cc8
     f24:	28 c6 00 00 	lw r6,(r6+0)
                || ( zExp < -1 )
     f28:	34 09 ff ff 	mvi r9,-1
     f2c:	e9 22 48 00 	cmpg r9,r9,r2
            float_raise( float_flag_overflow | float_flag_inexact );
            return packFloat32( zSign, 0xFF, 0 ) - ( roundIncrement == 0 );
        }
        if ( zExp < 0 ) {
            isTiny =
                   ( float_detect_tininess == float_tininess_before_rounding )
     f30:	64 c6 00 01 	cmpei r6,r6,1
           ) {
            float_raise( float_flag_overflow | float_flag_inexact );
            return packFloat32( zSign, 0xFF, 0 ) - ( roundIncrement == 0 );
        }
        if ( zExp < 0 ) {
            isTiny =
     f34:	34 07 00 01 	mvi r7,1
     f38:	b9 26 30 00 	or r6,r9,r6
     f3c:	44 c0 00 09 	be r6,r0,f60 <roundAndPackFloat32+0x154>
                   ( float_detect_tininess == float_tininess_before_rounding )
                || ( zExp < -1 )
                || ( zSig + roundIncrement < 0x80000000 );
            shift32RightJamming( zSig, - zExp, &zSig );
     f40:	c8 02 30 00 	sub r6,r0,r2
    bits32 z;

    if ( count == 0 ) {
        z = a;
    }
    else if ( count < 32 ) {
     f44:	34 08 00 1f 	mvi r8,31
     f48:	48 c8 00 08 	bg r6,r8,f68 <roundAndPackFloat32+0x15c>
        z = ( a>>count ) | ( ( a<<( ( - count ) & 31 ) ) != 0 );
     f4c:	bc 62 10 00 	sl r2,r3,r2
     f50:	80 66 30 00 	sru r6,r3,r6
     f54:	7c 43 00 00 	cmpnei r3,r2,0
     f58:	b8 66 18 00 	or r3,r3,r6
     f5c:	e0 00 00 04 	bi f6c <roundAndPackFloat32+0x160>
           ) {
            float_raise( float_flag_overflow | float_flag_inexact );
            return packFloat32( zSign, 0xFF, 0 ) - ( roundIncrement == 0 );
        }
        if ( zExp < 0 ) {
            isTiny =
     f60:	6d 07 00 00 	cmpgei r7,r8,0
     f64:	e3 ff ff f7 	bi f40 <roundAndPackFloat32+0x134>
    }
    else {
        z = ( a != 0 );
     f68:	7c 63 00 00 	cmpnei r3,r3,0
                   ( float_detect_tininess == float_tininess_before_rounding )
                || ( zExp < -1 )
                || ( zSig + roundIncrement < 0x80000000 );
            shift32RightJamming( zSig, - zExp, &zSig );
            zExp = 0;
            roundBits = zSig & 0x7F;
     f6c:	20 66 00 7f 	andi r6,r3,0x7f
            if ( isTiny && roundBits ) float_raise( float_flag_underflow );
     f70:	7c c2 00 00 	cmpnei r2,r6,0
     f74:	b4 64 40 00 	add r8,r3,r4
     f78:	a0 e2 38 00 	and r7,r7,r2
            isTiny =
                   ( float_detect_tininess == float_tininess_before_rounding )
                || ( zExp < -1 )
                || ( zSig + roundIncrement < 0x80000000 );
            shift32RightJamming( zSig, - zExp, &zSig );
            zExp = 0;
     f7c:	34 02 00 00 	mvi r2,0
            roundBits = zSig & 0x7F;
            if ( isTiny && roundBits ) float_raise( float_flag_underflow );
     f80:	44 e0 ff b9 	be r7,r0,e64 <roundAndPackFloat32+0x58>
     f84:	78 07 00 00 	mvhi r7,0x0
     f88:	38 e7 2c c4 	ori r7,r7,0x2cc4
     f8c:	28 e9 00 00 	lw r9,(r7+0)
     f90:	b4 83 40 00 	add r8,r4,r3
            isTiny =
                   ( float_detect_tininess == float_tininess_before_rounding )
                || ( zExp < -1 )
                || ( zSig + roundIncrement < 0x80000000 );
            shift32RightJamming( zSig, - zExp, &zSig );
            zExp = 0;
     f94:	34 02 00 00 	mvi r2,0
     f98:	39 23 00 04 	ori r3,r9,0x4
     f9c:	e3 ff ff c6 	bi eb4 <roundAndPackFloat32+0xa8>

00000fa0 <normalizeRoundAndPackFloat32>:
point exponent.
-------------------------------------------------------------------------------
*/
static float32
 normalizeRoundAndPackFloat32( flag zSign, int16 zExp, bits32 zSig )
{
     fa0:	37 9c ff fc 	addi sp,sp,-4
     fa4:	5b 9d 00 04 	sw (sp+4),ra
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
    };
    int8 shiftCount;
      
    shiftCount = 0;
    if ( a < 0x10000 ) {
     fa8:	38 05 ff ff 	mvu r5,0xffff
     fac:	b8 60 20 00 	mv r4,r3
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
    };
    int8 shiftCount;
      
    shiftCount = 0;
     fb0:	34 06 00 00 	mvi r6,0
    if ( a < 0x10000 ) {
     fb4:	54 65 00 03 	bgu r3,r5,fc0 <normalizeRoundAndPackFloat32+0x20>
        shiftCount += 16;
        a <<= 16;
     fb8:	3c 64 00 10 	sli r4,r3,16
    };
    int8 shiftCount;
      
    shiftCount = 0;
    if ( a < 0x10000 ) {
        shiftCount += 16;
     fbc:	34 06 00 10 	mvi r6,16
        a <<= 16;
    }
    if ( a < 0x1000000 ) {
     fc0:	78 07 00 00 	mvhi r7,0x0
     fc4:	38 e7 28 3c 	ori r7,r7,0x283c
     fc8:	28 e5 00 00 	lw r5,(r7+0)
     fcc:	54 85 00 03 	bgu r4,r5,fd8 <normalizeRoundAndPackFloat32+0x38>
        shiftCount += 8;
        a <<= 8;
     fd0:	3c 84 00 08 	sli r4,r4,8
    if ( a < 0x10000 ) {
        shiftCount += 16;
        a <<= 16;
    }
    if ( a < 0x1000000 ) {
        shiftCount += 8;
     fd4:	34 c6 00 08 	addi r6,r6,8
        a <<= 8;
    }
    shiftCount += countLeadingZerosHigh[ a>>24 ];
     fd8:	00 84 00 18 	srui r4,r4,24
     fdc:	78 05 00 00 	mvhi r5,0x0
     fe0:	3c 84 00 02 	sli r4,r4,2
     fe4:	38 a5 28 58 	ori r5,r5,0x2858
     fe8:	b4 a4 28 00 	add r5,r5,r4
    int8 shiftCount;
	
    shiftCount = countLeadingZeros32( zSig ) - 1;
     fec:	28 a4 00 00 	lw r4,(r5+0)
     ff0:	34 c6 ff ff 	addi r6,r6,-1
     ff4:	b4 c4 30 00 	add r6,r6,r4
    return roundAndPackFloat32( zSign, zExp - shiftCount, zSig<<shiftCount );
     ff8:	bc 66 18 00 	sl r3,r3,r6
     ffc:	c8 46 10 00 	sub r2,r2,r6
    1000:	fb ff ff 83 	calli e0c <roundAndPackFloat32>

}
    1004:	2b 9d 00 04 	lw ra,(sp+4)
    1008:	37 9c 00 04 	addi sp,sp,4
    100c:	c3 a0 00 00 	ret

00001010 <addFloat32Sigs>:
addition is performed according to the IEC/IEEE Standard for Binary
Floating-point Arithmetic.
-------------------------------------------------------------------------------
*/
static float32 addFloat32Sigs( float32 a, float32 b, flag zSign )
{
    1010:	37 9c ff fc 	addi sp,sp,-4
    1014:	5b 9d 00 04 	sw (sp+4),ra
-------------------------------------------------------------------------------
*/
INLINE bits32 extractFloat32Frac( float32 a )
{

    return a & 0x007FFFFF;
    1018:	78 05 00 00 	mvhi r5,0x0
    101c:	38 a5 28 40 	ori r5,r5,0x2840
    1020:	28 a7 00 00 	lw r7,(r5+0)
-------------------------------------------------------------------------------
*/
INLINE int16 extractFloat32Exp( float32 a )
{

    return ( a>>23 ) & 0xFF;
    1024:	00 48 00 17 	srui r8,r2,23
    1028:	00 25 00 17 	srui r5,r1,23
    102c:	21 08 00 ff 	andi r8,r8,0xff
    1030:	20 a5 00 ff 	andi r5,r5,0xff
-------------------------------------------------------------------------------
*/
INLINE bits32 extractFloat32Frac( float32 a )
{

    return a & 0x007FFFFF;
    1034:	a0 27 48 00 	and r9,r1,r7

    aSig = extractFloat32Frac( a );
    aExp = extractFloat32Exp( a );
    bSig = extractFloat32Frac( b );
    bExp = extractFloat32Exp( b );
    expDiff = aExp - bExp;
    1038:	c8 a8 30 00 	sub r6,r5,r8
-------------------------------------------------------------------------------
*/
INLINE bits32 extractFloat32Frac( float32 a )
{

    return a & 0x007FFFFF;
    103c:	a0 47 38 00 	and r7,r2,r7
addition is performed according to the IEC/IEEE Standard for Binary
Floating-point Arithmetic.
-------------------------------------------------------------------------------
*/
static float32 addFloat32Sigs( float32 a, float32 b, flag zSign )
{
    1040:	b8 20 20 00 	mv r4,r1
    aSig = extractFloat32Frac( a );
    aExp = extractFloat32Exp( a );
    bSig = extractFloat32Frac( b );
    bExp = extractFloat32Exp( b );
    expDiff = aExp - bExp;
    aSig <<= 6;
    1044:	3d 29 00 06 	sli r9,r9,6
    bSig <<= 6;
    1048:	3c e7 00 06 	sli r7,r7,6
    if ( 0 < expDiff ) {
    104c:	4c 06 00 20 	bge r0,r6,10cc <addFloat32Sigs+0xbc>
        if ( aExp == 0xFF ) {
    1050:	34 0a 00 ff 	mvi r10,255
    1054:	44 aa 00 27 	be r5,r10,10f0 <addFloat32Sigs+0xe0>
            if ( aSig ) return propagateFloat32NaN( a, b );
            return a;
        }
        if ( bExp == 0 ) {
    1058:	5d 00 00 12 	bne r8,r0,10a0 <addFloat32Sigs+0x90>
            --expDiff;
    105c:	34 c6 ff ff 	addi r6,r6,-1
*/
INLINE void shift32RightJamming( bits32 a, int16 count, bits32 *zPtr )
{
    bits32 z;

    if ( count == 0 ) {
    1060:	b8 a0 10 00 	mv r2,r5
    1064:	5c c8 00 11 	bne r6,r8,10a8 <addFloat32Sigs+0x98>
        if ( aExp == 0 ) return packFloat32( zSign, 0, ( aSig + bSig )>>6 );
        zSig = 0x40000000 + aSig + bSig;
        zExp = aExp;
        goto roundAndPack;
    }
    aSig |= 0x20000000;
    1068:	78 01 20 00 	mvhi r1,0x2000
    106c:	b9 21 48 00 	or r9,r9,r1
    zSig = ( aSig + bSig )<<1;
    1070:	b5 27 38 00 	add r7,r9,r7
    1074:	3c e4 00 01 	sli r4,r7,1
    --zExp;
    if ( (sbits32) zSig < 0 ) {
    1078:	48 04 00 34 	bg r0,r4,1148 <addFloat32Sigs+0x138>
        zExp = aExp;
        goto roundAndPack;
    }
    aSig |= 0x20000000;
    zSig = ( aSig + bSig )<<1;
    --zExp;
    107c:	34 42 ff ff 	addi r2,r2,-1
    if ( (sbits32) zSig < 0 ) {
        zSig = aSig + bSig;
        ++zExp;
    }
 roundAndPack:
    return roundAndPackFloat32( zSign, zExp, zSig );
    1080:	b8 60 08 00 	mv r1,r3
    1084:	b8 80 18 00 	mv r3,r4
    1088:	fb ff ff 61 	calli e0c <roundAndPackFloat32>
    108c:	b8 20 20 00 	mv r4,r1

}
    1090:	b8 80 08 00 	mv r1,r4
    1094:	2b 9d 00 04 	lw ra,(sp+4)
    1098:	37 9c 00 04 	addi sp,sp,4
    109c:	c3 a0 00 00 	ret
        }
        if ( bExp == 0 ) {
            --expDiff;
        }
        else {
            bSig |= 0x20000000;
    10a0:	78 01 20 00 	mvhi r1,0x2000
    10a4:	b8 e1 38 00 	or r7,r7,r1
        z = a;
    }
    else if ( count < 32 ) {
    10a8:	34 01 00 1f 	mvi r1,31
    10ac:	48 c1 00 15 	bg r6,r1,1100 <addFloat32Sigs+0xf0>
        z = ( a>>count ) | ( ( a<<( ( - count ) & 31 ) ) != 0 );
    10b0:	c8 06 08 00 	sub r1,r0,r6
    10b4:	bc e1 08 00 	sl r1,r7,r1
    10b8:	80 e6 30 00 	sru r6,r7,r6
    10bc:	7c 27 00 00 	cmpnei r7,r1,0
    10c0:	b8 a0 10 00 	mv r2,r5
    10c4:	b8 e6 38 00 	or r7,r7,r6
    10c8:	e3 ff ff e8 	bi 1068 <addFloat32Sigs+0x58>
        }
        shift32RightJamming( bSig, expDiff, &bSig );
        zExp = aExp;
    }
    else if ( expDiff < 0 ) {
    10cc:	5c c0 00 10 	bne r6,r0,110c <addFloat32Sigs+0xfc>
        }
        shift32RightJamming( aSig, - expDiff, &aSig );
        zExp = bExp;
    }
    else {
        if ( aExp == 0xFF ) {
    10d0:	34 06 00 ff 	mvi r6,255
    10d4:	44 a6 00 24 	be r5,r6,1164 <addFloat32Sigs+0x154>
            if ( aSig | bSig ) return propagateFloat32NaN( a, b );
            return a;
        }
        if ( aExp == 0 ) return packFloat32( zSign, 0, ( aSig + bSig )>>6 );
    10d8:	44 a0 00 1e 	be r5,r0,1150 <addFloat32Sigs+0x140>
        zSig = 0x40000000 + aSig + bSig;
    10dc:	78 04 40 00 	mvhi r4,0x4000
    10e0:	b5 24 48 00 	add r9,r9,r4
    10e4:	b5 27 20 00 	add r4,r9,r7
        zExp = aExp;
        goto roundAndPack;
    10e8:	b8 a0 10 00 	mv r2,r5
    10ec:	e3 ff ff e5 	bi 1080 <addFloat32Sigs+0x70>
    expDiff = aExp - bExp;
    aSig <<= 6;
    bSig <<= 6;
    if ( 0 < expDiff ) {
        if ( aExp == 0xFF ) {
            if ( aSig ) return propagateFloat32NaN( a, b );
    10f0:	45 20 ff e8 	be r9,r0,1090 <addFloat32Sigs+0x80>
        shift32RightJamming( aSig, - expDiff, &aSig );
        zExp = bExp;
    }
    else {
        if ( aExp == 0xFF ) {
            if ( aSig | bSig ) return propagateFloat32NaN( a, b );
    10f4:	fb ff ff 01 	calli cf8 <propagateFloat32NaN>
    10f8:	b8 20 20 00 	mv r4,r1
    10fc:	e3 ff ff e5 	bi 1090 <addFloat32Sigs+0x80>
    }
    else {
        z = ( a != 0 );
    1100:	7c e7 00 00 	cmpnei r7,r7,0
    1104:	b8 a0 10 00 	mv r2,r5
    1108:	e3 ff ff d8 	bi 1068 <addFloat32Sigs+0x58>
        }
        shift32RightJamming( bSig, expDiff, &bSig );
        zExp = aExp;
    }
    else if ( expDiff < 0 ) {
        if ( bExp == 0xFF ) {
    110c:	34 04 00 ff 	mvi r4,255
    1110:	45 04 00 1a 	be r8,r4,1178 <addFloat32Sigs+0x168>
            if ( bSig ) return propagateFloat32NaN( a, b );
            return packFloat32( zSign, 0xFF, 0 );
        }
        if ( aExp == 0 ) {
    1114:	44 a0 00 17 	be r5,r0,1170 <addFloat32Sigs+0x160>
            ++expDiff;
        }
        else {
            aSig |= 0x20000000;
    1118:	78 01 20 00 	mvhi r1,0x2000
    111c:	b9 21 48 00 	or r9,r9,r1
        }
        shift32RightJamming( aSig, - expDiff, &aSig );
    1120:	c8 06 08 00 	sub r1,r0,r6
*/
INLINE void shift32RightJamming( bits32 a, int16 count, bits32 *zPtr )
{
    bits32 z;

    if ( count == 0 ) {
    1124:	b9 00 10 00 	mv r2,r8
    1128:	44 20 ff d0 	be r1,r0,1068 <addFloat32Sigs+0x58>
        z = a;
    }
    else if ( count < 32 ) {
    112c:	34 04 00 1f 	mvi r4,31
    1130:	48 24 00 17 	bg r1,r4,118c <addFloat32Sigs+0x17c>
        z = ( a>>count ) | ( ( a<<( ( - count ) & 31 ) ) != 0 );
    1134:	bd 26 30 00 	sl r6,r9,r6
    1138:	81 21 08 00 	sru r1,r9,r1
    113c:	7c c9 00 00 	cmpnei r9,r6,0
    1140:	b9 21 48 00 	or r9,r9,r1
    1144:	e3 ff ff c9 	bi 1068 <addFloat32Sigs+0x58>
    }
    aSig |= 0x20000000;
    zSig = ( aSig + bSig )<<1;
    --zExp;
    if ( (sbits32) zSig < 0 ) {
        zSig = aSig + bSig;
    1148:	b8 e0 20 00 	mv r4,r7
    114c:	e3 ff ff cd 	bi 1080 <addFloat32Sigs+0x70>
    else {
        if ( aExp == 0xFF ) {
            if ( aSig | bSig ) return propagateFloat32NaN( a, b );
            return a;
        }
        if ( aExp == 0 ) return packFloat32( zSign, 0, ( aSig + bSig )>>6 );
    1150:	b4 e9 20 00 	add r4,r7,r9
    1154:	00 84 00 06 	srui r4,r4,6
significand.
-------------------------------------------------------------------------------
*/
INLINE float32 packFloat32( flag zSign, int16 zExp, bits32 zSig )
{
    return ( ( (bits32) zSign )<<31 ) + ( ( (bits32) zExp )<<23 ) + zSig;
    1158:	3c 63 00 1f 	sli r3,r3,31
    115c:	b4 83 20 00 	add r4,r4,r3
    else {
        if ( aExp == 0xFF ) {
            if ( aSig | bSig ) return propagateFloat32NaN( a, b );
            return a;
        }
        if ( aExp == 0 ) return packFloat32( zSign, 0, ( aSig + bSig )>>6 );
    1160:	e3 ff ff cc 	bi 1090 <addFloat32Sigs+0x80>
        shift32RightJamming( aSig, - expDiff, &aSig );
        zExp = bExp;
    }
    else {
        if ( aExp == 0xFF ) {
            if ( aSig | bSig ) return propagateFloat32NaN( a, b );
    1164:	b8 e9 38 00 	or r7,r7,r9
    1168:	44 e0 ff ca 	be r7,r0,1090 <addFloat32Sigs+0x80>
    116c:	e3 ff ff e2 	bi 10f4 <addFloat32Sigs+0xe4>
        if ( bExp == 0xFF ) {
            if ( bSig ) return propagateFloat32NaN( a, b );
            return packFloat32( zSign, 0xFF, 0 );
        }
        if ( aExp == 0 ) {
            ++expDiff;
    1170:	34 c6 00 01 	addi r6,r6,1
    1174:	e3 ff ff eb 	bi 1120 <addFloat32Sigs+0x110>
        shift32RightJamming( bSig, expDiff, &bSig );
        zExp = aExp;
    }
    else if ( expDiff < 0 ) {
        if ( bExp == 0xFF ) {
            if ( bSig ) return propagateFloat32NaN( a, b );
    1178:	5c e0 ff df 	bne r7,r0,10f4 <addFloat32Sigs+0xe4>
significand.
-------------------------------------------------------------------------------
*/
INLINE float32 packFloat32( flag zSign, int16 zExp, bits32 zSig )
{
    return ( ( (bits32) zSign )<<31 ) + ( ( (bits32) zExp )<<23 ) + zSig;
    117c:	3c 63 00 1f 	sli r3,r3,31
    1180:	78 01 7f 80 	mvhi r1,0x7f80
    1184:	b4 61 20 00 	add r4,r3,r1
        zExp = aExp;
    }
    else if ( expDiff < 0 ) {
        if ( bExp == 0xFF ) {
            if ( bSig ) return propagateFloat32NaN( a, b );
            return packFloat32( zSign, 0xFF, 0 );
    1188:	e3 ff ff c2 	bi 1090 <addFloat32Sigs+0x80>
    }
    else {
        z = ( a != 0 );
    118c:	7d 29 00 00 	cmpnei r9,r9,0
    1190:	e3 ff ff b6 	bi 1068 <addFloat32Sigs+0x58>

00001194 <subFloat32Sigs>:
result is a NaN.  The subtraction is performed according to the IEC/IEEE
Standard for Binary Floating-point Arithmetic.
-------------------------------------------------------------------------------
*/
static float32 subFloat32Sigs( float32 a, float32 b, flag zSign )
{
    1194:	37 9c ff fc 	addi sp,sp,-4
    1198:	5b 9d 00 04 	sw (sp+4),ra
-------------------------------------------------------------------------------
*/
INLINE bits32 extractFloat32Frac( float32 a )
{

    return a & 0x007FFFFF;
    119c:	78 05 00 00 	mvhi r5,0x0
    11a0:	38 a5 28 40 	ori r5,r5,0x2840
    11a4:	28 a8 00 00 	lw r8,(r5+0)
-------------------------------------------------------------------------------
*/
INLINE int16 extractFloat32Exp( float32 a )
{

    return ( a>>23 ) & 0xFF;
    11a8:	00 27 00 17 	srui r7,r1,23
    11ac:	00 49 00 17 	srui r9,r2,23
    11b0:	20 e7 00 ff 	andi r7,r7,0xff
    11b4:	21 29 00 ff 	andi r9,r9,0xff
-------------------------------------------------------------------------------
*/
INLINE bits32 extractFloat32Frac( float32 a )
{

    return a & 0x007FFFFF;
    11b8:	a0 28 28 00 	and r5,r1,r8
    11bc:	a0 48 30 00 	and r6,r2,r8

    aSig = extractFloat32Frac( a );
    aExp = extractFloat32Exp( a );
    bSig = extractFloat32Frac( b );
    bExp = extractFloat32Exp( b );
    expDiff = aExp - bExp;
    11c0:	c8 e9 40 00 	sub r8,r7,r9
result is a NaN.  The subtraction is performed according to the IEC/IEEE
Standard for Binary Floating-point Arithmetic.
-------------------------------------------------------------------------------
*/
static float32 subFloat32Sigs( float32 a, float32 b, flag zSign )
{
    11c4:	b8 20 20 00 	mv r4,r1
    aSig = extractFloat32Frac( a );
    aExp = extractFloat32Exp( a );
    bSig = extractFloat32Frac( b );
    bExp = extractFloat32Exp( b );
    expDiff = aExp - bExp;
    aSig <<= 7;
    11c8:	3c a5 00 07 	sli r5,r5,7
    bSig <<= 7;
    11cc:	3c c6 00 07 	sli r6,r6,7
    if ( 0 < expDiff ) goto aExpBigger;
    11d0:	49 00 00 0f 	bg r8,r0,120c <subFloat32Sigs+0x78>
    if ( expDiff < 0 ) goto bExpBigger;
    11d4:	5d 00 00 2f 	bne r8,r0,1290 <subFloat32Sigs+0xfc>
    if ( aExp == 0xFF ) {
    11d8:	34 04 00 ff 	mvi r4,255
    11dc:	44 e4 00 40 	be r7,r4,12dc <subFloat32Sigs+0x148>
        if ( aSig | bSig ) return propagateFloat32NaN( a, b );
        float_raise( float_flag_invalid );
        return float32_default_nan;
    }
    if ( aExp == 0 ) {
    11e0:	5c e0 00 03 	bne r7,r0,11ec <subFloat32Sigs+0x58>
        aExp = 1;
        bExp = 1;
    11e4:	34 09 00 01 	mvi r9,1
        if ( aSig | bSig ) return propagateFloat32NaN( a, b );
        float_raise( float_flag_invalid );
        return float32_default_nan;
    }
    if ( aExp == 0 ) {
        aExp = 1;
    11e8:	34 07 00 01 	mvi r7,1
        bExp = 1;
    }
    if ( bSig < aSig ) goto aBigger;
    11ec:	54 a6 00 0f 	bgu r5,r6,1228 <subFloat32Sigs+0x94>
    if ( aSig < bSig ) goto bBigger;
    11f0:	54 c5 00 37 	bgu r6,r5,12cc <subFloat32Sigs+0x138>
significand.
-------------------------------------------------------------------------------
*/
INLINE float32 packFloat32( flag zSign, int16 zExp, bits32 zSig )
{
    return ( ( (bits32) zSign )<<31 ) + ( ( (bits32) zExp )<<23 ) + zSig;
    11f4:	78 01 00 00 	mvhi r1,0x0
    11f8:	38 21 2c c0 	ori r1,r1,0x2cc0
    11fc:	28 24 00 00 	lw r4,(r1+0)
    1200:	64 84 00 03 	cmpei r4,r4,3
    1204:	3c 84 00 1f 	sli r4,r4,31
        aExp = 1;
        bExp = 1;
    }
    if ( bSig < aSig ) goto aBigger;
    if ( aSig < bSig ) goto bBigger;
    return packFloat32( float_rounding_mode == float_round_down, 0, 0 );
    1208:	e0 00 00 0e 	bi 1240 <subFloat32Sigs+0xac>
    zSig = bSig - aSig;
    zExp = bExp;
    zSign ^= 1;
    goto normalizeRoundAndPack;
 aExpBigger:
    if ( aExp == 0xFF ) {
    120c:	34 0a 00 ff 	mvi r10,255
    1210:	44 ea 00 1a 	be r7,r10,1278 <subFloat32Sigs+0xe4>
        if ( aSig ) return propagateFloat32NaN( a, b );
        return a;
    }
    if ( bExp == 0 ) {
    1214:	5d 20 00 0f 	bne r9,r0,1250 <subFloat32Sigs+0xbc>
        --expDiff;
    1218:	35 08 ff ff 	addi r8,r8,-1
*/
INLINE void shift32RightJamming( bits32 a, int16 count, bits32 *zPtr )
{
    bits32 z;

    if ( count == 0 ) {
    121c:	5d 09 00 0f 	bne r8,r9,1258 <subFloat32Sigs+0xc4>
    }
    else {
        bSig |= 0x40000000;
    }
    shift32RightJamming( bSig, expDiff, &bSig );
    aSig |= 0x40000000;
    1220:	78 01 40 00 	mvhi r1,0x4000
    1224:	b8 a1 28 00 	or r5,r5,r1
 aBigger:
    zSig = aSig - bSig;
    1228:	c8 a6 28 00 	sub r5,r5,r6
    zExp = aExp;
 normalizeRoundAndPack:
    --zExp;
    return normalizeRoundAndPackFloat32( zSign, zExp, zSig );
    122c:	b8 60 08 00 	mv r1,r3
    1230:	34 e2 ff ff 	addi r2,r7,-1
    1234:	b8 a0 18 00 	mv r3,r5
    1238:	fb ff ff 5a 	calli fa0 <normalizeRoundAndPackFloat32>
    123c:	b8 20 20 00 	mv r4,r1

}
    1240:	b8 80 08 00 	mv r1,r4
    1244:	2b 9d 00 04 	lw ra,(sp+4)
    1248:	37 9c 00 04 	addi sp,sp,4
    124c:	c3 a0 00 00 	ret
    }
    if ( bExp == 0 ) {
        --expDiff;
    }
    else {
        bSig |= 0x40000000;
    1250:	78 01 40 00 	mvhi r1,0x4000
    1254:	b8 c1 30 00 	or r6,r6,r1
        z = a;
    }
    else if ( count < 32 ) {
    1258:	34 01 00 1f 	mvi r1,31
    125c:	49 01 00 0b 	bg r8,r1,1288 <subFloat32Sigs+0xf4>
        z = ( a>>count ) | ( ( a<<( ( - count ) & 31 ) ) != 0 );
    1260:	c8 08 08 00 	sub r1,r0,r8
    1264:	bc c1 08 00 	sl r1,r6,r1
    1268:	80 c8 40 00 	sru r8,r6,r8
    126c:	7c 26 00 00 	cmpnei r6,r1,0
    1270:	b8 c8 30 00 	or r6,r6,r8
    1274:	e3 ff ff eb 	bi 1220 <subFloat32Sigs+0x8c>
    zExp = bExp;
    zSign ^= 1;
    goto normalizeRoundAndPack;
 aExpBigger:
    if ( aExp == 0xFF ) {
        if ( aSig ) return propagateFloat32NaN( a, b );
    1278:	44 a0 ff f2 	be r5,r0,1240 <subFloat32Sigs+0xac>
    127c:	fb ff fe 9f 	calli cf8 <propagateFloat32NaN>
    1280:	b8 20 20 00 	mv r4,r1
    1284:	e3 ff ff ef 	bi 1240 <subFloat32Sigs+0xac>
    }
    else {
        z = ( a != 0 );
    1288:	7c c6 00 00 	cmpnei r6,r6,0
    128c:	e3 ff ff e5 	bi 1220 <subFloat32Sigs+0x8c>
    }
    if ( bSig < aSig ) goto aBigger;
    if ( aSig < bSig ) goto bBigger;
    return packFloat32( float_rounding_mode == float_round_down, 0, 0 );
 bExpBigger:
    if ( bExp == 0xFF ) {
    1290:	34 04 00 ff 	mvi r4,255
    1294:	45 24 00 1d 	be r9,r4,1308 <subFloat32Sigs+0x174>
        if ( bSig ) return propagateFloat32NaN( a, b );
        return packFloat32( zSign ^ 1, 0xFF, 0 );
    }
    if ( aExp == 0 ) {
    1298:	44 e0 00 1a 	be r7,r0,1300 <subFloat32Sigs+0x16c>
        ++expDiff;
    }
    else {
        aSig |= 0x40000000;
    129c:	78 01 40 00 	mvhi r1,0x4000
    12a0:	b8 a1 28 00 	or r5,r5,r1
    }
    shift32RightJamming( aSig, - expDiff, &aSig );
    12a4:	c8 08 08 00 	sub r1,r0,r8
*/
INLINE void shift32RightJamming( bits32 a, int16 count, bits32 *zPtr )
{
    bits32 z;

    if ( count == 0 ) {
    12a8:	44 20 00 07 	be r1,r0,12c4 <subFloat32Sigs+0x130>
        z = a;
    }
    else if ( count < 32 ) {
    12ac:	34 02 00 1f 	mvi r2,31
    12b0:	48 22 00 1c 	bg r1,r2,1320 <subFloat32Sigs+0x18c>
        z = ( a>>count ) | ( ( a<<( ( - count ) & 31 ) ) != 0 );
    12b4:	bc a8 40 00 	sl r8,r5,r8
    12b8:	80 a1 08 00 	sru r1,r5,r1
    12bc:	7d 05 00 00 	cmpnei r5,r8,0
    12c0:	b8 a1 28 00 	or r5,r5,r1
    bSig |= 0x40000000;
    12c4:	78 01 40 00 	mvhi r1,0x4000
    12c8:	b8 c1 30 00 	or r6,r6,r1
 bBigger:
    zSig = bSig - aSig;
    12cc:	c8 c5 28 00 	sub r5,r6,r5
    zExp = bExp;
    zSign ^= 1;
    12d0:	18 63 00 01 	xori r3,r3,0x1
    }
    shift32RightJamming( aSig, - expDiff, &aSig );
    bSig |= 0x40000000;
 bBigger:
    zSig = bSig - aSig;
    zExp = bExp;
    12d4:	b9 20 38 00 	mv r7,r9
    zSign ^= 1;
    goto normalizeRoundAndPack;
    12d8:	e3 ff ff d5 	bi 122c <subFloat32Sigs+0x98>
    aSig <<= 7;
    bSig <<= 7;
    if ( 0 < expDiff ) goto aExpBigger;
    if ( expDiff < 0 ) goto bExpBigger;
    if ( aExp == 0xFF ) {
        if ( aSig | bSig ) return propagateFloat32NaN( a, b );
    12dc:	b8 c5 28 00 	or r5,r6,r5
    12e0:	5c a0 ff e7 	bne r5,r0,127c <subFloat32Sigs+0xe8>
    12e4:	78 01 00 00 	mvhi r1,0x0
    12e8:	38 21 2c c4 	ori r1,r1,0x2cc4
    12ec:	28 22 00 00 	lw r2,(r1+0)
        float_raise( float_flag_invalid );
        return float32_default_nan;
    12f0:	34 04 ff ff 	mvi r4,-1
    12f4:	38 42 00 10 	ori r2,r2,0x10
    12f8:	58 22 00 00 	sw (r1+0),r2
    12fc:	e3 ff ff d1 	bi 1240 <subFloat32Sigs+0xac>
    if ( bExp == 0xFF ) {
        if ( bSig ) return propagateFloat32NaN( a, b );
        return packFloat32( zSign ^ 1, 0xFF, 0 );
    }
    if ( aExp == 0 ) {
        ++expDiff;
    1300:	35 08 00 01 	addi r8,r8,1
    1304:	e3 ff ff e8 	bi 12a4 <subFloat32Sigs+0x110>
    if ( bSig < aSig ) goto aBigger;
    if ( aSig < bSig ) goto bBigger;
    return packFloat32( float_rounding_mode == float_round_down, 0, 0 );
 bExpBigger:
    if ( bExp == 0xFF ) {
        if ( bSig ) return propagateFloat32NaN( a, b );
    1308:	5c c0 ff dd 	bne r6,r0,127c <subFloat32Sigs+0xe8>
        return packFloat32( zSign ^ 1, 0xFF, 0 );
    130c:	18 63 00 01 	xori r3,r3,0x1
significand.
-------------------------------------------------------------------------------
*/
INLINE float32 packFloat32( flag zSign, int16 zExp, bits32 zSig )
{
    return ( ( (bits32) zSign )<<31 ) + ( ( (bits32) zExp )<<23 ) + zSig;
    1310:	3c 64 00 1f 	sli r4,r3,31
    1314:	78 01 7f 80 	mvhi r1,0x7f80
    1318:	b4 81 20 00 	add r4,r4,r1
    if ( aSig < bSig ) goto bBigger;
    return packFloat32( float_rounding_mode == float_round_down, 0, 0 );
 bExpBigger:
    if ( bExp == 0xFF ) {
        if ( bSig ) return propagateFloat32NaN( a, b );
        return packFloat32( zSign ^ 1, 0xFF, 0 );
    131c:	e3 ff ff c9 	bi 1240 <subFloat32Sigs+0xac>
    }
    else {
        z = ( a != 0 );
    1320:	7c a5 00 00 	cmpnei r5,r5,0
    1324:	e3 ff ff e8 	bi 12c4 <subFloat32Sigs+0x130>

00001328 <estimateDiv64To32.clone.0>:
zero, the approximation returned lies between q and q + 2 inclusive.  If
the exact quotient q is larger than 32 bits, the maximum positive 32-bit
unsigned integer is returned.
-------------------------------------------------------------------------------
*/
static bits32 estimateDiv64To32( bits32 a0, bits32 a1, bits32 b )
    1328:	37 9c ff fc 	addi sp,sp,-4
    132c:	5b 8b 00 04 	sw (sp+4),r11
{
    bits32 b0, b1;
    bits32 rem0, rem1, term0, term1;
    bits32 z;

    if ( b <= a0 ) return 0xFFFFFFFF;
    1330:	34 06 ff ff 	mvi r6,-1
    1334:	50 22 00 28 	bgeu r1,r2,13d4 <estimateDiv64To32.clone.0+0xac>
    b0 = b>>16;
    1338:	00 47 00 10 	srui r7,r2,16
    z = ( b0<<16 <= a0 ) ? 0xFFFF0000 : ( a0 / b0 )<<16;
    133c:	3c e8 00 10 	sli r8,r7,16
    1340:	55 01 00 29 	bgu r8,r1,13e4 <estimateDiv64To32.clone.0+0xbc>
    aLow = a;
    aHigh = a>>16;
    bLow = b;
    bHigh = b>>16;
    z1 = ( (bits32) aLow ) * bLow;
    zMiddleA = ( (bits32) aLow ) * bHigh;
    1344:	20 44 ff ff 	andi r4,r2,0xffff
    1348:	3c 85 00 10 	sli r5,r4,16
    zMiddleB = ( (bits32) aHigh ) * bLow;
    z0 = ( (bits32) aHigh ) * bHigh;
    134c:	c9 07 18 00 	sub r3,r8,r7
    aLow = a;
    aHigh = a>>16;
    bLow = b;
    bHigh = b>>16;
    z1 = ( (bits32) aLow ) * bLow;
    zMiddleA = ( (bits32) aLow ) * bHigh;
    1350:	c8 a4 20 00 	sub r4,r5,r4
    bits32 rem0, rem1, term0, term1;
    bits32 z;

    if ( b <= a0 ) return 0xFFFFFFFF;
    b0 = b>>16;
    z = ( b0<<16 <= a0 ) ? 0xFFFF0000 : ( a0 / b0 )<<16;
    1354:	78 06 ff ff 	mvhi r6,0xffff
    bLow = b;
    bHigh = b>>16;
    z1 = ( (bits32) aLow ) * bLow;
    zMiddleA = ( (bits32) aLow ) * bHigh;
    zMiddleB = ( (bits32) aHigh ) * bLow;
    z0 = ( (bits32) aHigh ) * bHigh;
    1358:	34 05 00 00 	mvi r5,0
    zMiddleA += zMiddleB;
    z0 += ( ( (bits32) ( zMiddleA < zMiddleB ) )<<16 ) + ( zMiddleA>>16 );
    135c:	34 0a 00 00 	mvi r10,0
    zMiddleA <<= 16;
    1360:	3c 89 00 10 	sli r9,r4,16
    z1 = ( (bits32) aLow ) * bLow;
    zMiddleA = ( (bits32) aLow ) * bHigh;
    zMiddleB = ( (bits32) aHigh ) * bLow;
    z0 = ( (bits32) aHigh ) * bHigh;
    zMiddleA += zMiddleB;
    z0 += ( ( (bits32) ( zMiddleA < zMiddleB ) )<<16 ) + ( zMiddleA>>16 );
    1364:	00 84 00 10 	srui r4,r4,16
    zMiddleA <<= 16;
    z1 += zMiddleA;
    1368:	b5 25 28 00 	add r5,r9,r5
    z1 = ( (bits32) aLow ) * bLow;
    zMiddleA = ( (bits32) aLow ) * bHigh;
    zMiddleB = ( (bits32) aHigh ) * bLow;
    z0 = ( (bits32) aHigh ) * bHigh;
    zMiddleA += zMiddleB;
    z0 += ( ( (bits32) ( zMiddleA < zMiddleB ) )<<16 ) + ( zMiddleA>>16 );
    136c:	c8 23 18 00 	sub r3,r1,r3
    zMiddleA <<= 16;
    z1 += zMiddleA;
    z0 += ( z1 < zMiddleA );
    1370:	f5 25 48 00 	cmpgu r9,r9,r5
    z1 = ( (bits32) aLow ) * bLow;
    zMiddleA = ( (bits32) aLow ) * bHigh;
    zMiddleB = ( (bits32) aHigh ) * bLow;
    z0 = ( (bits32) aHigh ) * bHigh;
    zMiddleA += zMiddleB;
    z0 += ( ( (bits32) ( zMiddleA < zMiddleB ) )<<16 ) + ( zMiddleA>>16 );
    1374:	c8 64 18 00 	sub r3,r3,r4
 sub64(
     bits32 a0, bits32 a1, bits32 b0, bits32 b1, bits32 *z0Ptr, bits32 *z1Ptr )
{

    *z1Ptr = a1 - b1;
    *z0Ptr = a0 - b0 - ( a1 < b1 );
    1378:	7c a1 00 00 	cmpnei r1,r5,0
    z0 = ( (bits32) aHigh ) * bHigh;
    zMiddleA += zMiddleB;
    z0 += ( ( (bits32) ( zMiddleA < zMiddleB ) )<<16 ) + ( zMiddleA>>16 );
    zMiddleA <<= 16;
    z1 += zMiddleA;
    z0 += ( z1 < zMiddleA );
    137c:	c8 69 18 00 	sub r3,r3,r9
 sub64(
     bits32 a0, bits32 a1, bits32 b0, bits32 b1, bits32 *z0Ptr, bits32 *z1Ptr )
{

    *z1Ptr = a1 - b1;
    *z0Ptr = a0 - b0 - ( a1 < b1 );
    1380:	c8 61 18 00 	sub r3,r3,r1
INLINE void
 sub64(
     bits32 a0, bits32 a1, bits32 b0, bits32 b1, bits32 *z0Ptr, bits32 *z1Ptr )
{

    *z1Ptr = a1 - b1;
    1384:	c8 05 28 00 	sub r5,r0,r5
    *z0Ptr = a0 - b0 - ( a1 < b1 );
    1388:	c8 6a 18 00 	sub r3,r3,r10
INLINE void
 sub64(
     bits32 a0, bits32 a1, bits32 b0, bits32 b1, bits32 *z0Ptr, bits32 *z1Ptr )
{

    *z1Ptr = a1 - b1;
    138c:	b8 a0 20 00 	mv r4,r5
    if ( b <= a0 ) return 0xFFFFFFFF;
    b0 = b>>16;
    z = ( b0<<16 <= a0 ) ? 0xFFFF0000 : ( a0 / b0 )<<16;
    mul32To64( b, z, &term0, &term1 );
    sub64( a0, a1, term0, term1, &rem0, &rem1 );
    while ( ( (sbits32) rem0 ) < 0 ) {
    1390:	4c 60 00 0a 	bge r3,r0,13b8 <estimateDiv64To32.clone.0+0x90>
    1394:	3c 42 00 10 	sli r2,r2,16
        z -= 0x10000;
    1398:	78 01 ff ff 	mvhi r1,0xffff
 add64(
     bits32 a0, bits32 a1, bits32 b0, bits32 b1, bits32 *z0Ptr, bits32 *z1Ptr )
{
    bits32 z1;

    z1 = a1 + b1;
    139c:	b4 a2 20 00 	add r4,r5,r2
    *z1Ptr = z1;
    *z0Ptr = a0 + b0 + ( z1 < a1 );
    13a0:	f4 a4 28 00 	cmpgu r5,r5,r4
    b0 = b>>16;
    z = ( b0<<16 <= a0 ) ? 0xFFFF0000 : ( a0 / b0 )<<16;
    mul32To64( b, z, &term0, &term1 );
    sub64( a0, a1, term0, term1, &rem0, &rem1 );
    while ( ( (sbits32) rem0 ) < 0 ) {
        z -= 0x10000;
    13a4:	b4 c1 30 00 	add r6,r6,r1
{
    bits32 z1;

    z1 = a1 + b1;
    *z1Ptr = z1;
    *z0Ptr = a0 + b0 + ( z1 < a1 );
    13a8:	b4 a7 28 00 	add r5,r5,r7
    13ac:	b4 65 18 00 	add r3,r3,r5
 add64(
     bits32 a0, bits32 a1, bits32 b0, bits32 b1, bits32 *z0Ptr, bits32 *z1Ptr )
{
    bits32 z1;

    z1 = a1 + b1;
    13b0:	b8 80 28 00 	mv r5,r4
    if ( b <= a0 ) return 0xFFFFFFFF;
    b0 = b>>16;
    z = ( b0<<16 <= a0 ) ? 0xFFFF0000 : ( a0 / b0 )<<16;
    mul32To64( b, z, &term0, &term1 );
    sub64( a0, a1, term0, term1, &rem0, &rem1 );
    while ( ( (sbits32) rem0 ) < 0 ) {
    13b4:	48 03 ff fa 	bg r0,r3,139c <estimateDiv64To32.clone.0+0x74>
        z -= 0x10000;
        b1 = b<<16;
        add64( rem0, rem1, b0, b1, &rem0, &rem1 );
    }
    rem0 = ( rem0<<16 ) | ( rem1>>16 );
    13b8:	00 84 00 10 	srui r4,r4,16
    13bc:	3c 63 00 10 	sli r3,r3,16
    z |= ( b0<<16 <= rem0 ) ? 0xFFFF : rem0 / b0;
    13c0:	38 01 ff ff 	mvu r1,0xffff
    while ( ( (sbits32) rem0 ) < 0 ) {
        z -= 0x10000;
        b1 = b<<16;
        add64( rem0, rem1, b0, b1, &rem0, &rem1 );
    }
    rem0 = ( rem0<<16 ) | ( rem1>>16 );
    13c4:	b8 83 18 00 	or r3,r4,r3
    z |= ( b0<<16 <= rem0 ) ? 0xFFFF : rem0 / b0;
    13c8:	50 68 00 02 	bgeu r3,r8,13d0 <estimateDiv64To32.clone.0+0xa8>
    13cc:	8c 67 08 00 	divu r1,r3,r7
    13d0:	b8 26 30 00 	or r6,r1,r6
    return z;

}
    13d4:	b8 c0 08 00 	mv r1,r6
    13d8:	2b 8b 00 04 	lw r11,(sp+4)
    13dc:	37 9c 00 04 	addi sp,sp,4
    13e0:	c3 a0 00 00 	ret
    bits32 rem0, rem1, term0, term1;
    bits32 z;

    if ( b <= a0 ) return 0xFFFFFFFF;
    b0 = b>>16;
    z = ( b0<<16 <= a0 ) ? 0xFFFF0000 : ( a0 / b0 )<<16;
    13e4:	8c 27 30 00 	divu r6,r1,r7
    13e8:	20 45 ff ff 	andi r5,r2,0xffff
    13ec:	3c c6 00 10 	sli r6,r6,16
    13f0:	20 e3 ff ff 	andi r3,r7,0xffff
    13f4:	00 c9 00 10 	srui r9,r6,16
    13f8:	20 cb ff ff 	andi r11,r6,0xffff
    13fc:	89 63 50 00 	mul r10,r11,r3
    aLow = a;
    aHigh = a>>16;
    bLow = b;
    bHigh = b>>16;
    z1 = ( (bits32) aLow ) * bLow;
    zMiddleA = ( (bits32) aLow ) * bHigh;
    1400:	88 a9 20 00 	mul r4,r5,r9
    zMiddleB = ( (bits32) aHigh ) * bLow;
    z0 = ( (bits32) aHigh ) * bHigh;
    1404:	89 23 18 00 	mul r3,r9,r3
    bits32 rem0, rem1, term0, term1;
    bits32 z;

    if ( b <= a0 ) return 0xFFFFFFFF;
    b0 = b>>16;
    z = ( b0<<16 <= a0 ) ? 0xFFFF0000 : ( a0 / b0 )<<16;
    1408:	89 65 28 00 	mul r5,r11,r5
    bHigh = b>>16;
    z1 = ( (bits32) aLow ) * bLow;
    zMiddleA = ( (bits32) aLow ) * bHigh;
    zMiddleB = ( (bits32) aHigh ) * bLow;
    z0 = ( (bits32) aHigh ) * bHigh;
    zMiddleA += zMiddleB;
    140c:	b4 8a 20 00 	add r4,r4,r10
    z0 += ( ( (bits32) ( zMiddleA < zMiddleB ) )<<16 ) + ( zMiddleA>>16 );
    1410:	f5 44 50 00 	cmpgu r10,r10,r4
    1414:	3d 4a 00 10 	sli r10,r10,16
    1418:	e3 ff ff d2 	bi 1360 <estimateDiv64To32.clone.0+0x38>

0000141c <float_raise>:
    141c:	78 02 00 00 	mvhi r2,0x0
    1420:	38 42 2c c4 	ori r2,r2,0x2cc4
    1424:	28 43 00 00 	lw r3,(r2+0)
    1428:	b8 23 08 00 	or r1,r1,r3
    142c:	58 41 00 00 	sw (r2+0),r1

}
    1430:	c3 a0 00 00 	ret

00001434 <float32_is_nan>:
-------------------------------------------------------------------------------
*/
flag float32_is_nan( float32 a )
{

    return ( 0xFF000000 < (bits32) ( a<<1 ) );
    1434:	3c 21 00 01 	sli r1,r1,1
    1438:	78 02 ff 00 	mvhi r2,0xff00

}
    143c:	f4 22 08 00 	cmpgu r1,r1,r2
    1440:	c3 a0 00 00 	ret

00001444 <float32_is_signaling_nan>:
-------------------------------------------------------------------------------
*/
flag float32_is_signaling_nan( float32 a )
{

    return ( ( ( a>>22 ) & 0x1FF ) == 0x1FE ) && ( a & 0x003FFFFF );
    1444:	00 24 00 16 	srui r4,r1,22
    1448:	34 03 01 fe 	mvi r3,510
    144c:	20 84 01 ff 	andi r4,r4,0x1ff
Returns 1 if the single-precision floating-point value `a' is a signaling
NaN; otherwise returns 0.
-------------------------------------------------------------------------------
*/
flag float32_is_signaling_nan( float32 a )
{
    1450:	b8 20 10 00 	mv r2,r1

    return ( ( ( a>>22 ) & 0x1FF ) == 0x1FE ) && ( a & 0x003FFFFF );
    1454:	34 01 00 00 	mvi r1,0
    1458:	44 83 00 02 	be r4,r3,1460 <float32_is_signaling_nan+0x1c>

}
    145c:	c3 a0 00 00 	ret
-------------------------------------------------------------------------------
*/
flag float32_is_signaling_nan( float32 a )
{

    return ( ( ( a>>22 ) & 0x1FF ) == 0x1FE ) && ( a & 0x003FFFFF );
    1460:	78 03 00 00 	mvhi r3,0x0
    1464:	38 63 28 38 	ori r3,r3,0x2838
    1468:	28 61 00 00 	lw r1,(r3+0)
    146c:	a0 41 08 00 	and r1,r2,r1
    1470:	7c 21 00 00 	cmpnei r1,r1,0

}
    1474:	c3 a0 00 00 	ret

00001478 <int32_to_float32>:
the single-precision floating-point format.  The conversion is performed
according to the IEC/IEEE Standard for Binary Floating-point Arithmetic.
-------------------------------------------------------------------------------
*/
float32 int32_to_float32( int32 a )
{
    1478:	37 9c ff fc 	addi sp,sp,-4
    147c:	5b 9d 00 04 	sw (sp+4),ra
    1480:	b8 20 18 00 	mv r3,r1
    flag zSign;

    if ( a == 0 ) return 0;
    1484:	34 01 00 00 	mvi r1,0
    1488:	44 60 00 08 	be r3,r0,14a8 <int32_to_float32+0x30>
    if ( a == 0x80000000 ) return packFloat32( 1, 0x9E, 0 );
    148c:	78 02 80 00 	mvhi r2,0x8000
    1490:	78 01 cf 00 	mvhi r1,0xcf00
    1494:	44 62 00 05 	be r3,r2,14a8 <int32_to_float32+0x30>
    zSign = ( a < 0 );
    1498:	00 61 00 1f 	srui r1,r3,31
    return normalizeRoundAndPackFloat32( zSign, 0x9C, zSign ? - a : a );
    149c:	5c 20 00 06 	bne r1,r0,14b4 <int32_to_float32+0x3c>
    14a0:	34 02 00 9c 	mvi r2,156
    14a4:	fb ff fe bf 	calli fa0 <normalizeRoundAndPackFloat32>

}
    14a8:	2b 9d 00 04 	lw ra,(sp+4)
    14ac:	37 9c 00 04 	addi sp,sp,4
    14b0:	c3 a0 00 00 	ret
    flag zSign;

    if ( a == 0 ) return 0;
    if ( a == 0x80000000 ) return packFloat32( 1, 0x9E, 0 );
    zSign = ( a < 0 );
    return normalizeRoundAndPackFloat32( zSign, 0x9C, zSign ? - a : a );
    14b4:	c8 03 18 00 	sub r3,r0,r3
    14b8:	e3 ff ff fa 	bi 14a0 <int32_to_float32+0x28>

000014bc <float32_to_int32>:
positive integer is returned.  Otherwise, if the conversion overflows, the
largest integer with the same sign as `a' is returned.
-------------------------------------------------------------------------------
*/
int32 float32_to_int32( float32 a )
{
    14bc:	b8 20 10 00 	mv r2,r1
-------------------------------------------------------------------------------
*/
INLINE int16 extractFloat32Exp( float32 a )
{

    return ( a>>23 ) & 0xFF;
    14c0:	00 23 00 17 	srui r3,r1,23
-------------------------------------------------------------------------------
*/
INLINE bits32 extractFloat32Frac( float32 a )
{

    return a & 0x007FFFFF;
    14c4:	78 01 00 00 	mvhi r1,0x0
    14c8:	38 21 28 40 	ori r1,r1,0x2840
    14cc:	28 26 00 00 	lw r6,(r1+0)
-------------------------------------------------------------------------------
*/
INLINE int16 extractFloat32Exp( float32 a )
{

    return ( a>>23 ) & 0xFF;
    14d0:	20 63 00 ff 	andi r3,r3,0xff
    int8 roundingMode;

    aSig = extractFloat32Frac( a );
    aExp = extractFloat32Exp( a );
    aSign = extractFloat32Sign( a );
    shiftCount = aExp - 0x96;
    14d4:	34 64 ff 6a 	addi r4,r3,-150
-------------------------------------------------------------------------------
*/
INLINE bits32 extractFloat32Frac( float32 a )
{

    return a & 0x007FFFFF;
    14d8:	a0 46 30 00 	and r6,r2,r6
-------------------------------------------------------------------------------
*/
INLINE flag extractFloat32Sign( float32 a )
{

    return a>>31;
    14dc:	00 45 00 1f 	srui r5,r2,31

    aSig = extractFloat32Frac( a );
    aExp = extractFloat32Exp( a );
    aSign = extractFloat32Sign( a );
    shiftCount = aExp - 0x96;
    if ( 0 <= shiftCount ) {
    14e0:	48 04 00 20 	bg r0,r4,1560 <float32_to_int32+0xa4>
        if ( 0x9E <= aExp ) {
    14e4:	34 01 00 9d 	mvi r1,157
    14e8:	4c 23 00 14 	bge r1,r3,1538 <float32_to_int32+0x7c>
            if ( a == 0xCF000000 ) return 0x80000000;
    14ec:	78 04 cf 00 	mvhi r4,0xcf00
    14f0:	78 01 80 00 	mvhi r1,0x8000
    14f4:	44 44 00 1a 	be r2,r4,155c <float32_to_int32+0xa0>
-------------------------------------------------------------------------------
*/
void float_raise( int8 flags )
{

    float_exception_flags |= flags;
    14f8:	78 02 00 00 	mvhi r2,0x0
    14fc:	38 42 2c c4 	ori r2,r2,0x2cc4
    1500:	28 44 00 00 	lw r4,(r2+0)
            float_raise( float_flag_invalid );
            if ( ! aSign || ( ( aExp == 0xFF ) && aSig ) ) return 0x7FFFFFFF;
    1504:	78 07 00 00 	mvhi r7,0x0
    1508:	38 e7 28 44 	ori r7,r7,0x2844
    150c:	38 84 00 10 	ori r4,r4,0x10
    1510:	58 44 00 00 	sw (r2+0),r4
    1514:	28 e1 00 00 	lw r1,(r7+0)
    1518:	44 a0 00 11 	be r5,r0,155c <float32_to_int32+0xa0>
    151c:	64 61 00 ff 	cmpei r1,r3,255
    1520:	7c c6 00 00 	cmpnei r6,r6,0
    1524:	28 e2 00 00 	lw r2,(r7+0)
    1528:	a0 26 08 00 	and r1,r1,r6
    152c:	64 21 00 00 	cmpei r1,r1,0
    1530:	b4 22 08 00 	add r1,r1,r2
    1534:	c3 a0 00 00 	ret
            return 0x80000000;
        }
        z = ( aSig | 0x00800000 )<<shiftCount;
    1538:	78 01 00 80 	mvhi r1,0x80
    153c:	b8 c1 08 00 	or r1,r6,r1
    1540:	bc 24 08 00 	sl r1,r1,r4
        if ( aSign ) z = - z;
    1544:	44 a0 00 06 	be r5,r0,155c <float32_to_int32+0xa0>
        }
        else {
            zExtra = ( zExtra != 0 );
            if ( aSign ) {
                z += ( roundingMode == float_round_down ) & zExtra;
                z = - z;
    1548:	c8 01 08 00 	sub r1,r0,r1
    154c:	c3 a0 00 00 	ret
            }
            else {
                z += ( roundingMode == float_round_up ) & zExtra;
    1550:	64 42 00 02 	cmpei r2,r2,2
    1554:	a0 62 18 00 	and r3,r3,r2
    1558:	b4 61 08 00 	add r1,r3,r1
            }
        }
    }
    return z;

}
    155c:	c3 a0 00 00 	ret
        }
        z = ( aSig | 0x00800000 )<<shiftCount;
        if ( aSign ) z = - z;
    }
    else {
        if ( aExp < 0x7E ) {
    1560:	34 01 00 7d 	mvi r1,125
    1564:	48 61 00 15 	bg r3,r1,15b8 <float32_to_int32+0xfc>
            zExtra = aExp | aSig;
    1568:	b8 66 18 00 	or r3,r3,r6
            z = 0;
    156c:	34 01 00 00 	mvi r1,0
        else {
            aSig |= 0x00800000;
            zExtra = aSig<<( shiftCount & 31 );
            z = aSig>>( - shiftCount );
        }
        if ( zExtra ) float_exception_flags |= float_flag_inexact;
    1570:	44 60 00 06 	be r3,r0,1588 <float32_to_int32+0xcc>
    1574:	78 02 00 00 	mvhi r2,0x0
    1578:	38 42 2c c4 	ori r2,r2,0x2cc4
    157c:	28 44 00 00 	lw r4,(r2+0)
    1580:	38 84 00 01 	ori r4,r4,0x1
    1584:	58 44 00 00 	sw (r2+0),r4
        roundingMode = float_rounding_mode;
    1588:	78 02 00 00 	mvhi r2,0x0
    158c:	38 42 2c c0 	ori r2,r2,0x2cc0
    1590:	28 42 00 00 	lw r2,(r2+0)
        if ( roundingMode == float_round_nearest_even ) {
    1594:	5c 40 00 0f 	bne r2,r0,15d0 <float32_to_int32+0x114>
            if ( (sbits32) zExtra < 0 ) {
    1598:	4c 62 00 06 	bge r3,r2,15b0 <float32_to_int32+0xf4>
                ++z;
                if ( (bits32) ( zExtra<<1 ) == 0 ) z &= ~1;
    159c:	3c 63 00 01 	sli r3,r3,1
        }
        if ( zExtra ) float_exception_flags |= float_flag_inexact;
        roundingMode = float_rounding_mode;
        if ( roundingMode == float_round_nearest_even ) {
            if ( (sbits32) zExtra < 0 ) {
                ++z;
    15a0:	34 21 00 01 	addi r1,r1,1
                if ( (bits32) ( zExtra<<1 ) == 0 ) z &= ~1;
    15a4:	5c 60 00 03 	bne r3,r0,15b0 <float32_to_int32+0xf4>
    15a8:	34 02 ff fe 	mvi r2,-2
    15ac:	a0 22 08 00 	and r1,r1,r2
            }
            if ( aSign ) z = - z;
    15b0:	44 a0 ff eb 	be r5,r0,155c <float32_to_int32+0xa0>
    15b4:	e3 ff ff e5 	bi 1548 <float32_to_int32+0x8c>
        if ( aExp < 0x7E ) {
            zExtra = aExp | aSig;
            z = 0;
        }
        else {
            aSig |= 0x00800000;
    15b8:	78 01 00 80 	mvhi r1,0x80
    15bc:	b8 c1 30 00 	or r6,r6,r1
            zExtra = aSig<<( shiftCount & 31 );
            z = aSig>>( - shiftCount );
    15c0:	c8 04 08 00 	sub r1,r0,r4
            zExtra = aExp | aSig;
            z = 0;
        }
        else {
            aSig |= 0x00800000;
            zExtra = aSig<<( shiftCount & 31 );
    15c4:	bc c4 18 00 	sl r3,r6,r4
            z = aSig>>( - shiftCount );
    15c8:	80 c1 08 00 	sru r1,r6,r1
    15cc:	e3 ff ff e9 	bi 1570 <float32_to_int32+0xb4>
                if ( (bits32) ( zExtra<<1 ) == 0 ) z &= ~1;
            }
            if ( aSign ) z = - z;
        }
        else {
            zExtra = ( zExtra != 0 );
    15d0:	7c 63 00 00 	cmpnei r3,r3,0
            if ( aSign ) {
    15d4:	44 a0 ff df 	be r5,r0,1550 <float32_to_int32+0x94>
                z += ( roundingMode == float_round_down ) & zExtra;
    15d8:	64 42 00 03 	cmpei r2,r2,3
    15dc:	a0 62 18 00 	and r3,r3,r2
    15e0:	b4 61 08 00 	add r1,r3,r1
    15e4:	e3 ff ff d9 	bi 1548 <float32_to_int32+0x8c>

000015e8 <float32_to_int32_round_to_zero>:
conversion overflows, the largest integer with the same sign as `a' is
returned.
-------------------------------------------------------------------------------
*/
int32 float32_to_int32_round_to_zero( float32 a )
{
    15e8:	b8 20 10 00 	mv r2,r1
-------------------------------------------------------------------------------
*/
INLINE int16 extractFloat32Exp( float32 a )
{

    return ( a>>23 ) & 0xFF;
    15ec:	00 23 00 17 	srui r3,r1,23
-------------------------------------------------------------------------------
*/
INLINE bits32 extractFloat32Frac( float32 a )
{

    return a & 0x007FFFFF;
    15f0:	78 01 00 00 	mvhi r1,0x0
    15f4:	38 21 28 40 	ori r1,r1,0x2840
    15f8:	28 25 00 00 	lw r5,(r1+0)
-------------------------------------------------------------------------------
*/
INLINE int16 extractFloat32Exp( float32 a )
{

    return ( a>>23 ) & 0xFF;
    15fc:	20 63 00 ff 	andi r3,r3,0xff
    int32 z;

    aSig = extractFloat32Frac( a );
    aExp = extractFloat32Exp( a );
    aSign = extractFloat32Sign( a );
    shiftCount = aExp - 0x9E;
    1600:	34 64 ff 62 	addi r4,r3,-158
-------------------------------------------------------------------------------
*/
INLINE bits32 extractFloat32Frac( float32 a )
{

    return a & 0x007FFFFF;
    1604:	a0 45 28 00 	and r5,r2,r5
-------------------------------------------------------------------------------
*/
INLINE flag extractFloat32Sign( float32 a )
{

    return a>>31;
    1608:	00 46 00 1f 	srui r6,r2,31

    aSig = extractFloat32Frac( a );
    aExp = extractFloat32Exp( a );
    aSign = extractFloat32Sign( a );
    shiftCount = aExp - 0x9E;
    if ( 0 <= shiftCount ) {
    160c:	48 04 00 14 	bg r0,r4,165c <float32_to_int32_round_to_zero+0x74>
        if ( a == 0xCF000000 ) return 0x80000000;
    1610:	78 04 cf 00 	mvhi r4,0xcf00
    1614:	78 01 80 00 	mvhi r1,0x8000
    1618:	44 44 00 2a 	be r2,r4,16c0 <float32_to_int32_round_to_zero+0xd8>
    161c:	78 02 00 00 	mvhi r2,0x0
    1620:	38 42 2c c4 	ori r2,r2,0x2cc4
    1624:	28 44 00 00 	lw r4,(r2+0)
        float_raise( float_flag_invalid );
        if ( ! aSign || ( ( aExp == 0xFF ) && aSig ) ) return 0x7FFFFFFF;
    1628:	78 07 00 00 	mvhi r7,0x0
    162c:	38 e7 28 44 	ori r7,r7,0x2844
    1630:	38 84 00 10 	ori r4,r4,0x10
    1634:	58 44 00 00 	sw (r2+0),r4
    1638:	28 e1 00 00 	lw r1,(r7+0)
    163c:	44 c0 00 21 	be r6,r0,16c0 <float32_to_int32_round_to_zero+0xd8>
    1640:	64 61 00 ff 	cmpei r1,r3,255
    1644:	7c a5 00 00 	cmpnei r5,r5,0
    1648:	28 e2 00 00 	lw r2,(r7+0)
    164c:	a0 25 08 00 	and r1,r1,r5
    1650:	64 21 00 00 	cmpei r1,r1,0
    1654:	b4 22 08 00 	add r1,r1,r2
    1658:	c3 a0 00 00 	ret
        return 0x80000000;
    }
    else if ( aExp <= 0x7E ) {
    165c:	34 01 00 7e 	mvi r1,126
    1660:	48 61 00 0a 	bg r3,r1,1688 <float32_to_int32_round_to_zero+0xa0>
        if ( aExp | aSig ) float_exception_flags |= float_flag_inexact;
    1664:	b8 65 18 00 	or r3,r3,r5
        return 0;
    1668:	34 01 00 00 	mvi r1,0
        float_raise( float_flag_invalid );
        if ( ! aSign || ( ( aExp == 0xFF ) && aSig ) ) return 0x7FFFFFFF;
        return 0x80000000;
    }
    else if ( aExp <= 0x7E ) {
        if ( aExp | aSig ) float_exception_flags |= float_flag_inexact;
    166c:	44 60 00 15 	be r3,r0,16c0 <float32_to_int32_round_to_zero+0xd8>
    1670:	78 02 00 00 	mvhi r2,0x0
    1674:	38 42 2c c4 	ori r2,r2,0x2cc4
    1678:	28 43 00 00 	lw r3,(r2+0)
    167c:	38 63 00 01 	ori r3,r3,0x1
    1680:	58 43 00 00 	sw (r2+0),r3
    1684:	c3 a0 00 00 	ret
        return 0;
    }
    aSig = ( aSig | 0x00800000 )<<8;
    1688:	78 01 00 80 	mvhi r1,0x80
    168c:	b8 a1 28 00 	or r5,r5,r1
    1690:	3c a5 00 08 	sli r5,r5,8
    z = aSig>>( - shiftCount );
    1694:	c8 04 08 00 	sub r1,r0,r4
    if ( (bits32) ( aSig<<( shiftCount & 31 ) ) ) {
    1698:	bc a4 20 00 	sl r4,r5,r4
    else if ( aExp <= 0x7E ) {
        if ( aExp | aSig ) float_exception_flags |= float_flag_inexact;
        return 0;
    }
    aSig = ( aSig | 0x00800000 )<<8;
    z = aSig>>( - shiftCount );
    169c:	80 a1 08 00 	sru r1,r5,r1
    if ( (bits32) ( aSig<<( shiftCount & 31 ) ) ) {
    16a0:	44 80 00 06 	be r4,r0,16b8 <float32_to_int32_round_to_zero+0xd0>
        float_exception_flags |= float_flag_inexact;
    16a4:	78 02 00 00 	mvhi r2,0x0
    16a8:	38 42 2c c4 	ori r2,r2,0x2cc4
    16ac:	28 43 00 00 	lw r3,(r2+0)
    16b0:	38 63 00 01 	ori r3,r3,0x1
    16b4:	58 43 00 00 	sw (r2+0),r3
    }
    return aSign ? - z : z;
    16b8:	44 c0 00 02 	be r6,r0,16c0 <float32_to_int32_round_to_zero+0xd8>
    16bc:	c8 01 08 00 	sub r1,r0,r1

}
    16c0:	c3 a0 00 00 	ret

000016c4 <float32_round_to_int>:
operation is performed according to the IEC/IEEE Standard for Binary
Floating-point Arithmetic.
-------------------------------------------------------------------------------
*/
float32 float32_round_to_int( float32 a )
{
    16c4:	37 9c ff fc 	addi sp,sp,-4
    16c8:	5b 9d 00 04 	sw (sp+4),ra
-------------------------------------------------------------------------------
*/
INLINE int16 extractFloat32Exp( float32 a )
{

    return ( a>>23 ) & 0xFF;
    16cc:	00 23 00 17 	srui r3,r1,23
    bits32 lastBitMask, roundBitsMask;
    int8 roundingMode;
    float32 z;

    aExp = extractFloat32Exp( a );
    if ( 0x96 <= aExp ) {
    16d0:	34 04 00 95 	mvi r4,149
-------------------------------------------------------------------------------
*/
INLINE int16 extractFloat32Exp( float32 a )
{

    return ( a>>23 ) & 0xFF;
    16d4:	20 63 00 ff 	andi r3,r3,0xff
operation is performed according to the IEC/IEEE Standard for Binary
Floating-point Arithmetic.
-------------------------------------------------------------------------------
*/
float32 float32_round_to_int( float32 a )
{
    16d8:	b8 20 10 00 	mv r2,r1
    bits32 lastBitMask, roundBitsMask;
    int8 roundingMode;
    float32 z;

    aExp = extractFloat32Exp( a );
    if ( 0x96 <= aExp ) {
    16dc:	4c 83 00 07 	bge r4,r3,16f8 <float32_round_to_int+0x34>
        if ( ( aExp == 0xFF ) && extractFloat32Frac( a ) ) {
    16e0:	34 04 00 ff 	mvi r4,255
    16e4:	44 64 00 35 	be r3,r4,17b8 <float32_round_to_int+0xf4>
    }
    z &= ~ roundBitsMask;
    if ( z != a ) float_exception_flags |= float_flag_inexact;
    return z;

}
    16e8:	b8 40 08 00 	mv r1,r2
    16ec:	2b 9d 00 04 	lw ra,(sp+4)
    16f0:	37 9c 00 04 	addi sp,sp,4
    16f4:	c3 a0 00 00 	ret
        if ( ( aExp == 0xFF ) && extractFloat32Frac( a ) ) {
            return propagateFloat32NaN( a, a );
        }
        return a;
    }
    if ( aExp <= 0x7E ) {
    16f8:	34 04 00 7e 	mvi r4,126
    16fc:	48 64 00 13 	bg r3,r4,1748 <float32_round_to_int+0x84>
        if ( (bits32) ( a<<1 ) == 0 ) return a;
    1700:	3c 21 00 01 	sli r1,r1,1
    1704:	44 20 ff f9 	be r1,r0,16e8 <float32_round_to_int+0x24>
        float_exception_flags |= float_flag_inexact;
    1708:	78 01 00 00 	mvhi r1,0x0
    170c:	38 21 2c c4 	ori r1,r1,0x2cc4
    1710:	28 26 00 00 	lw r6,(r1+0)
        aSign = extractFloat32Sign( a );
        switch ( float_rounding_mode ) {
    1714:	78 05 00 00 	mvhi r5,0x0
    1718:	38 a5 2c c0 	ori r5,r5,0x2cc0
    171c:	28 a5 00 00 	lw r5,(r5+0)
        }
        return a;
    }
    if ( aExp <= 0x7E ) {
        if ( (bits32) ( a<<1 ) == 0 ) return a;
        float_exception_flags |= float_flag_inexact;
    1720:	38 c6 00 01 	ori r6,r6,0x1
    1724:	58 26 00 00 	sw (r1+0),r6
        aSign = extractFloat32Sign( a );
        switch ( float_rounding_mode ) {
    1728:	34 06 00 02 	mvi r6,2
-------------------------------------------------------------------------------
*/
INLINE flag extractFloat32Sign( float32 a )
{

    return a>>31;
    172c:	00 41 00 1f 	srui r1,r2,31
    }
    if ( aExp <= 0x7E ) {
        if ( (bits32) ( a<<1 ) == 0 ) return a;
        float_exception_flags |= float_flag_inexact;
        aSign = extractFloat32Sign( a );
        switch ( float_rounding_mode ) {
    1730:	44 a6 00 41 	be r5,r6,1834 <float32_round_to_int+0x170>
    1734:	34 06 00 03 	mvi r6,3
    1738:	44 a6 00 39 	be r5,r6,181c <float32_round_to_int+0x158>
    173c:	44 a0 00 2e 	be r5,r0,17f4 <float32_round_to_int+0x130>
significand.
-------------------------------------------------------------------------------
*/
INLINE float32 packFloat32( flag zSign, int16 zExp, bits32 zSig )
{
    return ( ( (bits32) zSign )<<31 ) + ( ( (bits32) zExp )<<23 ) + zSig;
    1740:	3c 22 00 1f 	sli r2,r1,31
         case float_round_down:
            return aSign ? 0xBF800000 : 0;
         case float_round_up:
            return aSign ? 0x80000000 : 0x3F800000;
        }
        return packFloat32( aSign, 0, 0 );
    1744:	e3 ff ff e9 	bi 16e8 <float32_round_to_int+0x24>
    }
    lastBitMask = 1;
    lastBitMask <<= 0x96 - aExp;
    roundBitsMask = lastBitMask - 1;
    z = a;
    roundingMode = float_rounding_mode;
    1748:	78 01 00 00 	mvhi r1,0x0
            return aSign ? 0x80000000 : 0x3F800000;
        }
        return packFloat32( aSign, 0, 0 );
    }
    lastBitMask = 1;
    lastBitMask <<= 0x96 - aExp;
    174c:	34 04 00 96 	mvi r4,150
    roundBitsMask = lastBitMask - 1;
    z = a;
    roundingMode = float_rounding_mode;
    1750:	38 21 2c c0 	ori r1,r1,0x2cc0
            return aSign ? 0x80000000 : 0x3F800000;
        }
        return packFloat32( aSign, 0, 0 );
    }
    lastBitMask = 1;
    lastBitMask <<= 0x96 - aExp;
    1754:	c8 83 18 00 	sub r3,r4,r3
    1758:	34 06 00 01 	mvi r6,1
    roundBitsMask = lastBitMask - 1;
    z = a;
    roundingMode = float_rounding_mode;
    175c:	28 24 00 00 	lw r4,(r1+0)
            return aSign ? 0x80000000 : 0x3F800000;
        }
        return packFloat32( aSign, 0, 0 );
    }
    lastBitMask = 1;
    lastBitMask <<= 0x96 - aExp;
    1760:	bc c3 18 00 	sl r3,r6,r3
    roundBitsMask = lastBitMask - 1;
    1764:	34 65 ff ff 	addi r5,r3,-1
    z = a;
    roundingMode = float_rounding_mode;
    if ( roundingMode == float_round_nearest_even ) {
    1768:	44 80 00 1c 	be r4,r0,17d8 <float32_round_to_int+0x114>
        z += lastBitMask>>1;
        if ( ( z & roundBitsMask ) == 0 ) z &= ~ lastBitMask;
    }
    else if ( roundingMode != float_round_to_zero ) {
    176c:	b8 40 08 00 	mv r1,r2
    1770:	44 86 00 05 	be r4,r6,1784 <float32_round_to_int+0xc0>
        if ( extractFloat32Sign( z ) ^ ( roundingMode == float_round_up ) ) {
    1774:	64 84 00 02 	cmpei r4,r4,2
-------------------------------------------------------------------------------
*/
INLINE flag extractFloat32Sign( float32 a )
{

    return a>>31;
    1778:	00 43 00 1f 	srui r3,r2,31
    if ( roundingMode == float_round_nearest_even ) {
        z += lastBitMask>>1;
        if ( ( z & roundBitsMask ) == 0 ) z &= ~ lastBitMask;
    }
    else if ( roundingMode != float_round_to_zero ) {
        if ( extractFloat32Sign( z ) ^ ( roundingMode == float_round_up ) ) {
    177c:	44 83 00 02 	be r4,r3,1784 <float32_round_to_int+0xc0>
            z += roundBitsMask;
    1780:	b4 a2 08 00 	add r1,r5,r2
        }
    }
    z &= ~ roundBitsMask;
    1784:	a4 a0 28 00 	not r5,r5
    1788:	a0 25 08 00 	and r1,r1,r5
    if ( z != a ) float_exception_flags |= float_flag_inexact;
    178c:	44 22 ff d7 	be r1,r2,16e8 <float32_round_to_int+0x24>
    1790:	78 03 00 00 	mvhi r3,0x0
    1794:	38 63 2c c4 	ori r3,r3,0x2cc4
    1798:	28 64 00 00 	lw r4,(r3+0)
    179c:	b8 20 10 00 	mv r2,r1
    17a0:	38 81 00 01 	ori r1,r4,0x1
    17a4:	58 61 00 00 	sw (r3+0),r1
    return z;

}
    17a8:	b8 40 08 00 	mv r1,r2
    17ac:	2b 9d 00 04 	lw ra,(sp+4)
    17b0:	37 9c 00 04 	addi sp,sp,4
    17b4:	c3 a0 00 00 	ret
-------------------------------------------------------------------------------
*/
INLINE bits32 extractFloat32Frac( float32 a )
{

    return a & 0x007FFFFF;
    17b8:	78 04 00 00 	mvhi r4,0x0
    17bc:	38 84 28 40 	ori r4,r4,0x2840
    17c0:	28 83 00 00 	lw r3,(r4+0)
    17c4:	a0 23 18 00 	and r3,r1,r3
    int8 roundingMode;
    float32 z;

    aExp = extractFloat32Exp( a );
    if ( 0x96 <= aExp ) {
        if ( ( aExp == 0xFF ) && extractFloat32Frac( a ) ) {
    17c8:	44 60 ff c8 	be r3,r0,16e8 <float32_round_to_int+0x24>
            return propagateFloat32NaN( a, a );
    17cc:	fb ff fd 4b 	calli cf8 <propagateFloat32NaN>
    17d0:	b8 20 10 00 	mv r2,r1
    17d4:	e3 ff ff c5 	bi 16e8 <float32_round_to_int+0x24>
    lastBitMask <<= 0x96 - aExp;
    roundBitsMask = lastBitMask - 1;
    z = a;
    roundingMode = float_rounding_mode;
    if ( roundingMode == float_round_nearest_even ) {
        z += lastBitMask>>1;
    17d8:	00 61 00 01 	srui r1,r3,1
    17dc:	b4 22 08 00 	add r1,r1,r2
        if ( ( z & roundBitsMask ) == 0 ) z &= ~ lastBitMask;
    17e0:	a0 25 30 00 	and r6,r1,r5
    17e4:	5c c4 ff e8 	bne r6,r4,1784 <float32_round_to_int+0xc0>
    17e8:	a4 60 18 00 	not r3,r3
    17ec:	a0 23 08 00 	and r1,r1,r3
    17f0:	e3 ff ff e5 	bi 1784 <float32_round_to_int+0xc0>
        if ( (bits32) ( a<<1 ) == 0 ) return a;
        float_exception_flags |= float_flag_inexact;
        aSign = extractFloat32Sign( a );
        switch ( float_rounding_mode ) {
         case float_round_nearest_even:
            if ( ( aExp == 0x7E ) && extractFloat32Frac( a ) ) {
    17f4:	5c 64 ff d3 	bne r3,r4,1740 <float32_round_to_int+0x7c>
-------------------------------------------------------------------------------
*/
INLINE bits32 extractFloat32Frac( float32 a )
{

    return a & 0x007FFFFF;
    17f8:	78 04 00 00 	mvhi r4,0x0
    17fc:	38 84 28 40 	ori r4,r4,0x2840
    1800:	28 83 00 00 	lw r3,(r4+0)
    1804:	a0 43 10 00 	and r2,r2,r3
        if ( (bits32) ( a<<1 ) == 0 ) return a;
        float_exception_flags |= float_flag_inexact;
        aSign = extractFloat32Sign( a );
        switch ( float_rounding_mode ) {
         case float_round_nearest_even:
            if ( ( aExp == 0x7E ) && extractFloat32Frac( a ) ) {
    1808:	44 40 ff ce 	be r2,r0,1740 <float32_round_to_int+0x7c>
significand.
-------------------------------------------------------------------------------
*/
INLINE float32 packFloat32( flag zSign, int16 zExp, bits32 zSig )
{
    return ( ( (bits32) zSign )<<31 ) + ( ( (bits32) zExp )<<23 ) + zSig;
    180c:	3c 21 00 1f 	sli r1,r1,31
    1810:	78 02 3f 80 	mvhi r2,0x3f80
    1814:	b4 22 10 00 	add r2,r1,r2
        float_exception_flags |= float_flag_inexact;
        aSign = extractFloat32Sign( a );
        switch ( float_rounding_mode ) {
         case float_round_nearest_even:
            if ( ( aExp == 0x7E ) && extractFloat32Frac( a ) ) {
                return packFloat32( aSign, 0x7F, 0 );
    1818:	e3 ff ff b4 	bi 16e8 <float32_round_to_int+0x24>
            }
            break;
         case float_round_down:
            return aSign ? 0xBF800000 : 0;
    181c:	64 22 00 00 	cmpei r2,r1,0
    1820:	78 03 40 80 	mvhi r3,0x4080
    1824:	c8 02 10 00 	sub r2,r0,r2
    1828:	a0 43 10 00 	and r2,r2,r3
    182c:	c8 43 10 00 	sub r2,r2,r3
    1830:	e3 ff ff ae 	bi 16e8 <float32_round_to_int+0x24>
         case float_round_up:
            return aSign ? 0x80000000 : 0x3F800000;
    1834:	64 21 00 00 	cmpei r1,r1,0
    1838:	78 02 bf 80 	mvhi r2,0xbf80
    183c:	c8 01 08 00 	sub r1,r0,r1
    1840:	a0 22 10 00 	and r2,r1,r2
    1844:	78 01 80 00 	mvhi r1,0x8000
    1848:	b4 41 10 00 	add r2,r2,r1
    184c:	e3 ff ff a7 	bi 16e8 <float32_round_to_int+0x24>

00001850 <float32_add>:
and `b'.  The operation is performed according to the IEC/IEEE Standard for
Binary Floating-point Arithmetic.
-------------------------------------------------------------------------------
*/
float32 float32_add( float32 a, float32 b )
{
    1850:	37 9c ff fc 	addi sp,sp,-4
    1854:	5b 9d 00 04 	sw (sp+4),ra
-------------------------------------------------------------------------------
*/
INLINE flag extractFloat32Sign( float32 a )
{

    return a>>31;
    1858:	00 23 00 1f 	srui r3,r1,31
    185c:	00 44 00 1f 	srui r4,r2,31
{
    flag aSign, bSign;

    aSign = extractFloat32Sign( a );
    bSign = extractFloat32Sign( b );
    if ( aSign == bSign ) {
    1860:	44 64 00 05 	be r3,r4,1874 <float32_add+0x24>
        return addFloat32Sigs( a, b, aSign );
    }
    else {
        return subFloat32Sigs( a, b, aSign );
    1864:	fb ff fe 4c 	calli 1194 <subFloat32Sigs>
    }

}
    1868:	2b 9d 00 04 	lw ra,(sp+4)
    186c:	37 9c 00 04 	addi sp,sp,4
    1870:	c3 a0 00 00 	ret
    flag aSign, bSign;

    aSign = extractFloat32Sign( a );
    bSign = extractFloat32Sign( b );
    if ( aSign == bSign ) {
        return addFloat32Sigs( a, b, aSign );
    1874:	fb ff fd e7 	calli 1010 <addFloat32Sigs>
    }
    else {
        return subFloat32Sigs( a, b, aSign );
    }

}
    1878:	2b 9d 00 04 	lw ra,(sp+4)
    187c:	37 9c 00 04 	addi sp,sp,4
    1880:	c3 a0 00 00 	ret

00001884 <float32_sub>:
`a' and `b'.  The operation is performed according to the IEC/IEEE Standard
for Binary Floating-point Arithmetic.
-------------------------------------------------------------------------------
*/
float32 float32_sub( float32 a, float32 b )
{
    1884:	37 9c ff fc 	addi sp,sp,-4
    1888:	5b 9d 00 04 	sw (sp+4),ra
-------------------------------------------------------------------------------
*/
INLINE flag extractFloat32Sign( float32 a )
{

    return a>>31;
    188c:	00 23 00 1f 	srui r3,r1,31
    1890:	00 44 00 1f 	srui r4,r2,31
{
    flag aSign, bSign;

    aSign = extractFloat32Sign( a );
    bSign = extractFloat32Sign( b );
    if ( aSign == bSign ) {
    1894:	44 64 00 05 	be r3,r4,18a8 <float32_sub+0x24>
        return subFloat32Sigs( a, b, aSign );
    }
    else {
        return addFloat32Sigs( a, b, aSign );
    1898:	fb ff fd de 	calli 1010 <addFloat32Sigs>
    }

}
    189c:	2b 9d 00 04 	lw ra,(sp+4)
    18a0:	37 9c 00 04 	addi sp,sp,4
    18a4:	c3 a0 00 00 	ret
    flag aSign, bSign;

    aSign = extractFloat32Sign( a );
    bSign = extractFloat32Sign( b );
    if ( aSign == bSign ) {
        return subFloat32Sigs( a, b, aSign );
    18a8:	fb ff fe 3b 	calli 1194 <subFloat32Sigs>
    }
    else {
        return addFloat32Sigs( a, b, aSign );
    }

}
    18ac:	2b 9d 00 04 	lw ra,(sp+4)
    18b0:	37 9c 00 04 	addi sp,sp,4
    18b4:	c3 a0 00 00 	ret

000018b8 <float32_mul>:
`a' and `b'.  The operation is performed according to the IEC/IEEE Standard
for Binary Floating-point Arithmetic.
-------------------------------------------------------------------------------
*/
float32 float32_mul( float32 a, float32 b )
{
    18b8:	37 9c ff e8 	addi sp,sp,-24
    18bc:	5b 8b 00 08 	sw (sp+8),r11
    18c0:	5b 9d 00 04 	sw (sp+4),ra
-------------------------------------------------------------------------------
*/
INLINE bits32 extractFloat32Frac( float32 a )
{

    return a & 0x007FFFFF;
    18c4:	78 04 00 00 	mvhi r4,0x0
    18c8:	38 84 28 40 	ori r4,r4,0x2840
    18cc:	28 86 00 00 	lw r6,(r4+0)
-------------------------------------------------------------------------------
*/
INLINE int16 extractFloat32Exp( float32 a )
{

    return ( a>>23 ) & 0xFF;
    18d0:	00 27 00 17 	srui r7,r1,23
    18d4:	00 44 00 17 	srui r4,r2,23
-------------------------------------------------------------------------------
*/
INLINE bits32 extractFloat32Frac( float32 a )
{

    return a & 0x007FFFFF;
    18d8:	a0 26 40 00 	and r8,r1,r6
-------------------------------------------------------------------------------
*/
INLINE int16 extractFloat32Exp( float32 a )
{

    return ( a>>23 ) & 0xFF;
    18dc:	20 e7 00 ff 	andi r7,r7,0xff
-------------------------------------------------------------------------------
*/
INLINE bits32 extractFloat32Frac( float32 a )
{

    return a & 0x007FFFFF;
    18e0:	a0 46 30 00 	and r6,r2,r6
-------------------------------------------------------------------------------
*/
INLINE int16 extractFloat32Exp( float32 a )
{

    return ( a>>23 ) & 0xFF;
    18e4:	20 84 00 ff 	andi r4,r4,0xff
-------------------------------------------------------------------------------
*/
INLINE flag extractFloat32Sign( float32 a )
{

    return a>>31;
    18e8:	98 22 58 00 	xor r11,r1,r2
{
    flag aSign, bSign, zSign;
    int16 aExp, bExp, zExp;
    bits32 aSig, bSig, zSig0, zSig1;

    aSig = extractFloat32Frac( a );
    18ec:	5b 88 00 10 	sw (sp+16),r8
    aExp = extractFloat32Exp( a );
    18f0:	5b 87 00 18 	sw (sp+24),r7
    aSign = extractFloat32Sign( a );
    bSig = extractFloat32Frac( b );
    18f4:	5b 86 00 0c 	sw (sp+12),r6
    bExp = extractFloat32Exp( b );
    18f8:	5b 84 00 14 	sw (sp+20),r4
    bSign = extractFloat32Sign( b );
    zSign = aSign ^ bSign;
    if ( aExp == 0xFF ) {
    18fc:	34 09 00 ff 	mvi r9,255
`a' and `b'.  The operation is performed according to the IEC/IEEE Standard
for Binary Floating-point Arithmetic.
-------------------------------------------------------------------------------
*/
float32 float32_mul( float32 a, float32 b )
{
    1900:	b8 20 28 00 	mv r5,r1
    1904:	b8 40 18 00 	mv r3,r2
    aExp = extractFloat32Exp( a );
    aSign = extractFloat32Sign( a );
    bSig = extractFloat32Frac( b );
    bExp = extractFloat32Exp( b );
    bSign = extractFloat32Sign( b );
    zSign = aSign ^ bSign;
    1908:	01 6b 00 1f 	srui r11,r11,31
    if ( aExp == 0xFF ) {
    190c:	44 e9 00 3f 	be r7,r9,1a08 <float32_mul+0x150>
            float_raise( float_flag_invalid );
            return float32_default_nan;
        }
        return packFloat32( zSign, 0xFF, 0 );
    }
    if ( bExp == 0xFF ) {
    1910:	44 89 00 49 	be r4,r9,1a34 <float32_mul+0x17c>
            float_raise( float_flag_invalid );
            return float32_default_nan;
        }
        return packFloat32( zSign, 0xFF, 0 );
    }
    if ( aExp == 0 ) {
    1914:	5c e0 00 0d 	bne r7,r0,1948 <float32_mul+0x90>
        if ( aSig == 0 ) return packFloat32( zSign, 0, 0 );
    1918:	5d 07 00 06 	bne r8,r7,1930 <float32_mul+0x78>
significand.
-------------------------------------------------------------------------------
*/
INLINE float32 packFloat32( flag zSign, int16 zExp, bits32 zSig )
{
    return ( ( (bits32) zSign )<<31 ) + ( ( (bits32) zExp )<<23 ) + zSig;
    191c:	3d 61 00 1f 	sli r1,r11,31
        zSig0 <<= 1;
        --zExp;
    }
    return roundAndPackFloat32( zSign, zExp, zSig0 );

}
    1920:	2b 9d 00 04 	lw ra,(sp+4)
    1924:	2b 8b 00 08 	lw r11,(sp+8)
    1928:	37 9c 00 18 	addi sp,sp,24
    192c:	c3 a0 00 00 	ret
        }
        return packFloat32( zSign, 0xFF, 0 );
    }
    if ( aExp == 0 ) {
        if ( aSig == 0 ) return packFloat32( zSign, 0, 0 );
        normalizeFloat32Subnormal( aSig, &aExp, &aSig );
    1930:	b9 00 08 00 	mv r1,r8
    1934:	37 82 00 18 	addi r2,sp,24
    1938:	37 83 00 10 	addi r3,sp,16
    193c:	fb ff fd 1a 	calli da4 <normalizeFloat32Subnormal>
    1940:	2b 84 00 14 	lw r4,(sp+20)
    1944:	2b 86 00 0c 	lw r6,(sp+12)
    }
    if ( bExp == 0 ) {
    1948:	5c 80 00 08 	bne r4,r0,1968 <float32_mul+0xb0>
        if ( bSig == 0 ) return packFloat32( zSign, 0, 0 );
    194c:	44 c4 ff f4 	be r6,r4,191c <float32_mul+0x64>
        normalizeFloat32Subnormal( bSig, &bExp, &bSig );
    1950:	b8 c0 08 00 	mv r1,r6
    1954:	37 82 00 14 	addi r2,sp,20
    1958:	37 83 00 0c 	addi r3,sp,12
    195c:	fb ff fd 12 	calli da4 <normalizeFloat32Subnormal>
    1960:	2b 84 00 14 	lw r4,(sp+20)
    1964:	2b 86 00 0c 	lw r6,(sp+12)
    }
    zExp = aExp + bExp - 0x7F;
    aSig = ( aSig | 0x00800000 )<<7;
    1968:	2b 82 00 10 	lw r2,(sp+16)
    196c:	78 01 00 80 	mvhi r1,0x80
    bSig = ( bSig | 0x00800000 )<<8;
    1970:	b8 c1 30 00 	or r6,r6,r1
    if ( bExp == 0 ) {
        if ( bSig == 0 ) return packFloat32( zSign, 0, 0 );
        normalizeFloat32Subnormal( bSig, &bExp, &bSig );
    }
    zExp = aExp + bExp - 0x7F;
    aSig = ( aSig | 0x00800000 )<<7;
    1974:	b8 41 08 00 	or r1,r2,r1
    1978:	3c 21 00 07 	sli r1,r1,7
    bSig = ( bSig | 0x00800000 )<<8;
    197c:	3c c6 00 08 	sli r6,r6,8
    aHigh = a>>16;
    bLow = b;
    bHigh = b>>16;
    z1 = ( (bits32) aLow ) * bLow;
    zMiddleA = ( (bits32) aLow ) * bHigh;
    zMiddleB = ( (bits32) aHigh ) * bLow;
    1980:	00 25 00 10 	srui r5,r1,16
    aLow = a;
    aHigh = a>>16;
    bLow = b;
    bHigh = b>>16;
    z1 = ( (bits32) aLow ) * bLow;
    zMiddleA = ( (bits32) aLow ) * bHigh;
    1984:	00 c8 00 10 	srui r8,r6,16

    aLow = a;
    aHigh = a>>16;
    bLow = b;
    bHigh = b>>16;
    z1 = ( (bits32) aLow ) * bLow;
    1988:	20 c9 ff ff 	andi r9,r6,0xffff
    198c:	20 23 ff ff 	andi r3,r1,0xffff
    zMiddleA = ( (bits32) aLow ) * bHigh;
    zMiddleB = ( (bits32) aHigh ) * bLow;
    1990:	89 25 38 00 	mul r7,r9,r5
    aLow = a;
    aHigh = a>>16;
    bLow = b;
    bHigh = b>>16;
    z1 = ( (bits32) aLow ) * bLow;
    zMiddleA = ( (bits32) aLow ) * bHigh;
    1994:	89 03 10 00 	mul r2,r8,r3

    aLow = a;
    aHigh = a>>16;
    bLow = b;
    bHigh = b>>16;
    z1 = ( (bits32) aLow ) * bLow;
    1998:	89 23 18 00 	mul r3,r9,r3
    zMiddleA = ( (bits32) aLow ) * bHigh;
    zMiddleB = ( (bits32) aHigh ) * bLow;
    z0 = ( (bits32) aHigh ) * bHigh;
    199c:	89 05 40 00 	mul r8,r8,r5
    zMiddleA += zMiddleB;
    19a0:	b4 47 10 00 	add r2,r2,r7
    z0 += ( ( (bits32) ( zMiddleA < zMiddleB ) )<<16 ) + ( zMiddleA>>16 );
    zMiddleA <<= 16;
    19a4:	3c 45 00 10 	sli r5,r2,16
    z1 = ( (bits32) aLow ) * bLow;
    zMiddleA = ( (bits32) aLow ) * bHigh;
    zMiddleB = ( (bits32) aHigh ) * bLow;
    z0 = ( (bits32) aHigh ) * bHigh;
    zMiddleA += zMiddleB;
    z0 += ( ( (bits32) ( zMiddleA < zMiddleB ) )<<16 ) + ( zMiddleA>>16 );
    19a8:	f4 e2 38 00 	cmpgu r7,r7,r2
    zMiddleA <<= 16;
    z1 += zMiddleA;
    19ac:	b4 a3 18 00 	add r3,r5,r3
    z1 = ( (bits32) aLow ) * bLow;
    zMiddleA = ( (bits32) aLow ) * bHigh;
    zMiddleB = ( (bits32) aHigh ) * bLow;
    z0 = ( (bits32) aHigh ) * bHigh;
    zMiddleA += zMiddleB;
    z0 += ( ( (bits32) ( zMiddleA < zMiddleB ) )<<16 ) + ( zMiddleA>>16 );
    19b0:	00 42 00 10 	srui r2,r2,16
    zMiddleA <<= 16;
    z1 += zMiddleA;
    z0 += ( z1 < zMiddleA );
    19b4:	f4 a3 48 00 	cmpgu r9,r5,r3
    z1 = ( (bits32) aLow ) * bLow;
    zMiddleA = ( (bits32) aLow ) * bHigh;
    zMiddleB = ( (bits32) aHigh ) * bLow;
    z0 = ( (bits32) aHigh ) * bHigh;
    zMiddleA += zMiddleB;
    z0 += ( ( (bits32) ( zMiddleA < zMiddleB ) )<<16 ) + ( zMiddleA>>16 );
    19b8:	3c e7 00 10 	sli r7,r7,16
    19bc:	b4 48 28 00 	add r5,r2,r8
    mul32To64( aSig, bSig, &zSig0, &zSig1 );
    zSig0 |= ( zSig1 != 0 );
    19c0:	7c 63 00 00 	cmpnei r3,r3,0
    19c4:	b4 a9 28 00 	add r5,r5,r9
    zMiddleA <<= 16;
    z1 += zMiddleA;
    z0 += ( z1 < zMiddleA );
    19c8:	b4 a7 28 00 	add r5,r5,r7
    }
    if ( bExp == 0 ) {
        if ( bSig == 0 ) return packFloat32( zSign, 0, 0 );
        normalizeFloat32Subnormal( bSig, &bExp, &bSig );
    }
    zExp = aExp + bExp - 0x7F;
    19cc:	2b 82 00 18 	lw r2,(sp+24)
    aSig = ( aSig | 0x00800000 )<<7;
    bSig = ( bSig | 0x00800000 )<<8;
    mul32To64( aSig, bSig, &zSig0, &zSig1 );
    zSig0 |= ( zSig1 != 0 );
    19d0:	b8 a3 28 00 	or r5,r5,r3
    if ( 0 <= (sbits32) ( zSig0<<1 ) ) {
    19d4:	3c a3 00 01 	sli r3,r5,1
    }
    if ( bExp == 0 ) {
        if ( bSig == 0 ) return packFloat32( zSign, 0, 0 );
        normalizeFloat32Subnormal( bSig, &bExp, &bSig );
    }
    zExp = aExp + bExp - 0x7F;
    19d8:	34 42 ff 81 	addi r2,r2,-127
    aSig = ( aSig | 0x00800000 )<<7;
    19dc:	5b 81 00 10 	sw (sp+16),r1
    bSig = ( bSig | 0x00800000 )<<8;
    19e0:	5b 86 00 0c 	sw (sp+12),r6
    }
    if ( bExp == 0 ) {
        if ( bSig == 0 ) return packFloat32( zSign, 0, 0 );
        normalizeFloat32Subnormal( bSig, &bExp, &bSig );
    }
    zExp = aExp + bExp - 0x7F;
    19e4:	b4 44 10 00 	add r2,r2,r4
    aSig = ( aSig | 0x00800000 )<<7;
    bSig = ( bSig | 0x00800000 )<<8;
    mul32To64( aSig, bSig, &zSig0, &zSig1 );
    zSig0 |= ( zSig1 != 0 );
    if ( 0 <= (sbits32) ( zSig0<<1 ) ) {
    19e8:	48 03 00 27 	bg r0,r3,1a84 <float32_mul+0x1cc>
        zSig0 <<= 1;
        --zExp;
    19ec:	34 42 ff ff 	addi r2,r2,-1
    }
    return roundAndPackFloat32( zSign, zExp, zSig0 );
    19f0:	b9 60 08 00 	mv r1,r11
    19f4:	fb ff fd 06 	calli e0c <roundAndPackFloat32>

}
    19f8:	2b 9d 00 04 	lw ra,(sp+4)
    19fc:	2b 8b 00 08 	lw r11,(sp+8)
    1a00:	37 9c 00 18 	addi sp,sp,24
    1a04:	c3 a0 00 00 	ret
    bSig = extractFloat32Frac( b );
    bExp = extractFloat32Exp( b );
    bSign = extractFloat32Sign( b );
    zSign = aSign ^ bSign;
    if ( aExp == 0xFF ) {
        if ( aSig || ( ( bExp == 0xFF ) && bSig ) ) {
    1a08:	5d 00 00 18 	bne r8,r0,1a68 <float32_mul+0x1b0>
    1a0c:	64 82 00 ff 	cmpei r2,r4,255
    1a10:	7c c1 00 00 	cmpnei r1,r6,0
    1a14:	a0 41 08 00 	and r1,r2,r1
    1a18:	5c 28 00 14 	bne r1,r8,1a68 <float32_mul+0x1b0>
            return propagateFloat32NaN( a, b );
        }
        if ( ( bExp | bSig ) == 0 ) {
    1a1c:	b8 86 20 00 	or r4,r4,r6
    1a20:	44 81 00 08 	be r4,r1,1a40 <float32_mul+0x188>
significand.
-------------------------------------------------------------------------------
*/
INLINE float32 packFloat32( flag zSign, int16 zExp, bits32 zSig )
{
    return ( ( (bits32) zSign )<<31 ) + ( ( (bits32) zExp )<<23 ) + zSig;
    1a24:	3d 61 00 1f 	sli r1,r11,31
    1a28:	78 02 7f 80 	mvhi r2,0x7f80
    1a2c:	b4 22 08 00 	add r1,r1,r2
        if ( bSig ) return propagateFloat32NaN( a, b );
        if ( ( aExp | aSig ) == 0 ) {
            float_raise( float_flag_invalid );
            return float32_default_nan;
        }
        return packFloat32( zSign, 0xFF, 0 );
    1a30:	e3 ff ff bc 	bi 1920 <float32_mul+0x68>
            return float32_default_nan;
        }
        return packFloat32( zSign, 0xFF, 0 );
    }
    if ( bExp == 0xFF ) {
        if ( bSig ) return propagateFloat32NaN( a, b );
    1a34:	5c c0 00 16 	bne r6,r0,1a8c <float32_mul+0x1d4>
        if ( ( aExp | aSig ) == 0 ) {
    1a38:	b8 e8 38 00 	or r7,r7,r8
    1a3c:	5c e6 ff fa 	bne r7,r6,1a24 <float32_mul+0x16c>
    1a40:	78 02 00 00 	mvhi r2,0x0
    1a44:	38 42 2c c4 	ori r2,r2,0x2cc4
    1a48:	28 43 00 00 	lw r3,(r2+0)
            float_raise( float_flag_invalid );
            return float32_default_nan;
    1a4c:	34 01 ff ff 	mvi r1,-1
    1a50:	38 63 00 10 	ori r3,r3,0x10
    1a54:	58 43 00 00 	sw (r2+0),r3
        zSig0 <<= 1;
        --zExp;
    }
    return roundAndPackFloat32( zSign, zExp, zSig0 );

}
    1a58:	2b 9d 00 04 	lw ra,(sp+4)
    1a5c:	2b 8b 00 08 	lw r11,(sp+8)
    1a60:	37 9c 00 18 	addi sp,sp,24
    1a64:	c3 a0 00 00 	ret
    bExp = extractFloat32Exp( b );
    bSign = extractFloat32Sign( b );
    zSign = aSign ^ bSign;
    if ( aExp == 0xFF ) {
        if ( aSig || ( ( bExp == 0xFF ) && bSig ) ) {
            return propagateFloat32NaN( a, b );
    1a68:	b8 a0 08 00 	mv r1,r5
    1a6c:	b8 60 10 00 	mv r2,r3
    1a70:	fb ff fc a2 	calli cf8 <propagateFloat32NaN>
        zSig0 <<= 1;
        --zExp;
    }
    return roundAndPackFloat32( zSign, zExp, zSig0 );

}
    1a74:	2b 9d 00 04 	lw ra,(sp+4)
    1a78:	2b 8b 00 08 	lw r11,(sp+8)
    1a7c:	37 9c 00 18 	addi sp,sp,24
    1a80:	c3 a0 00 00 	ret
    }
    zExp = aExp + bExp - 0x7F;
    aSig = ( aSig | 0x00800000 )<<7;
    bSig = ( bSig | 0x00800000 )<<8;
    mul32To64( aSig, bSig, &zSig0, &zSig1 );
    zSig0 |= ( zSig1 != 0 );
    1a84:	b8 a0 18 00 	mv r3,r5
    1a88:	e3 ff ff da 	bi 19f0 <float32_mul+0x138>
            return float32_default_nan;
        }
        return packFloat32( zSign, 0xFF, 0 );
    }
    if ( bExp == 0xFF ) {
        if ( bSig ) return propagateFloat32NaN( a, b );
    1a8c:	fb ff fc 9b 	calli cf8 <propagateFloat32NaN>
    1a90:	e3 ff ff a4 	bi 1920 <float32_mul+0x68>

00001a94 <float32_div>:
by the corresponding value `b'.  The operation is performed according to
the IEC/IEEE Standard for Binary Floating-point Arithmetic.
-------------------------------------------------------------------------------
*/
float32 float32_div( float32 a, float32 b )
{
    1a94:	37 9c ff dc 	addi sp,sp,-36
    1a98:	5b 8b 00 14 	sw (sp+20),r11
    1a9c:	5b 8c 00 10 	sw (sp+16),r12
    1aa0:	5b 8d 00 0c 	sw (sp+12),r13
    1aa4:	5b 8e 00 08 	sw (sp+8),r14
    1aa8:	5b 9d 00 04 	sw (sp+4),ra
-------------------------------------------------------------------------------
*/
INLINE bits32 extractFloat32Frac( float32 a )
{

    return a & 0x007FFFFF;
    1aac:	78 03 00 00 	mvhi r3,0x0
    1ab0:	38 63 28 40 	ori r3,r3,0x2840
    1ab4:	28 68 00 00 	lw r8,(r3+0)
-------------------------------------------------------------------------------
*/
INLINE int16 extractFloat32Exp( float32 a )
{

    return ( a>>23 ) & 0xFF;
    1ab8:	00 47 00 17 	srui r7,r2,23
    1abc:	00 23 00 17 	srui r3,r1,23
-------------------------------------------------------------------------------
*/
INLINE bits32 extractFloat32Frac( float32 a )
{

    return a & 0x007FFFFF;
    1ac0:	a0 28 30 00 	and r6,r1,r8
-------------------------------------------------------------------------------
*/
INLINE int16 extractFloat32Exp( float32 a )
{

    return ( a>>23 ) & 0xFF;
    1ac4:	20 63 00 ff 	andi r3,r3,0xff
-------------------------------------------------------------------------------
*/
INLINE bits32 extractFloat32Frac( float32 a )
{

    return a & 0x007FFFFF;
    1ac8:	a0 48 40 00 	and r8,r2,r8
-------------------------------------------------------------------------------
*/
INLINE int16 extractFloat32Exp( float32 a )
{

    return ( a>>23 ) & 0xFF;
    1acc:	20 e7 00 ff 	andi r7,r7,0xff
-------------------------------------------------------------------------------
*/
INLINE flag extractFloat32Sign( float32 a )
{

    return a>>31;
    1ad0:	98 22 20 00 	xor r4,r1,r2
    int16 aExp, bExp, zExp;
    bits32 aSig, bSig, zSig;
    bits32 rem0, rem1;
    bits32 term0, term1;

    aSig = extractFloat32Frac( a );
    1ad4:	5b 86 00 1c 	sw (sp+28),r6
    aExp = extractFloat32Exp( a );
    1ad8:	5b 83 00 24 	sw (sp+36),r3
    aSign = extractFloat32Sign( a );
    bSig = extractFloat32Frac( b );
    1adc:	5b 88 00 18 	sw (sp+24),r8
    bExp = extractFloat32Exp( b );
    1ae0:	5b 87 00 20 	sw (sp+32),r7
    bSign = extractFloat32Sign( b );
    zSign = aSign ^ bSign;
    if ( aExp == 0xFF ) {
    1ae4:	34 09 00 ff 	mvi r9,255
    aExp = extractFloat32Exp( a );
    aSign = extractFloat32Sign( a );
    bSig = extractFloat32Frac( b );
    bExp = extractFloat32Exp( b );
    bSign = extractFloat32Sign( b );
    zSign = aSign ^ bSign;
    1ae8:	00 8c 00 1f 	srui r12,r4,31
    if ( aExp == 0xFF ) {
    1aec:	44 69 00 6d 	be r3,r9,1ca0 <float32_div+0x20c>
            float_raise( float_flag_invalid );
            return float32_default_nan;
        }
        return packFloat32( zSign, 0xFF, 0 );
    }
    if ( bExp == 0xFF ) {
    1af0:	44 e9 00 79 	be r7,r9,1cd4 <float32_div+0x240>
        if ( bSig ) return propagateFloat32NaN( a, b );
        return packFloat32( zSign, 0, 0 );
    }
    if ( bExp == 0 ) {
    1af4:	5c e0 00 18 	bne r7,r0,1b54 <float32_div+0xc0>
        if ( bSig == 0 ) {
    1af8:	5d 07 00 11 	bne r8,r7,1b3c <float32_div+0xa8>
            if ( ( aExp | aSig ) == 0 ) {
    1afc:	b8 66 18 00 	or r3,r3,r6
    1b00:	5c 68 00 85 	bne r3,r8,1d14 <float32_div+0x280>
    1b04:	78 01 00 00 	mvhi r1,0x0
    1b08:	38 21 2c c4 	ori r1,r1,0x2cc4
    1b0c:	28 22 00 00 	lw r2,(r1+0)
                float_raise( float_flag_invalid );
                return float32_default_nan;
    1b10:	34 03 ff ff 	mvi r3,-1
    1b14:	38 42 00 10 	ori r2,r2,0x10
    1b18:	58 22 00 00 	sw (r1+0),r2
        }
        zSig |= ( rem1 != 0 );
    }
    return roundAndPackFloat32( zSign, zExp, zSig );

}
    1b1c:	b8 60 08 00 	mv r1,r3
    1b20:	2b 9d 00 04 	lw ra,(sp+4)
    1b24:	2b 8b 00 14 	lw r11,(sp+20)
    1b28:	2b 8c 00 10 	lw r12,(sp+16)
    1b2c:	2b 8d 00 0c 	lw r13,(sp+12)
    1b30:	2b 8e 00 08 	lw r14,(sp+8)
    1b34:	37 9c 00 24 	addi sp,sp,36
    1b38:	c3 a0 00 00 	ret
                return float32_default_nan;
            }
            float_raise( float_flag_divbyzero );
            return packFloat32( zSign, 0xFF, 0 );
        }
        normalizeFloat32Subnormal( bSig, &bExp, &bSig );
    1b3c:	37 83 00 18 	addi r3,sp,24
    1b40:	b9 00 08 00 	mv r1,r8
    1b44:	37 82 00 20 	addi r2,sp,32
    1b48:	fb ff fc 97 	calli da4 <normalizeFloat32Subnormal>
    1b4c:	2b 83 00 24 	lw r3,(sp+36)
    1b50:	2b 86 00 1c 	lw r6,(sp+28)
    }
    if ( aExp == 0 ) {
    1b54:	5c 60 00 11 	bne r3,r0,1b98 <float32_div+0x104>
        if ( aSig == 0 ) return packFloat32( zSign, 0, 0 );
    1b58:	5c c3 00 0a 	bne r6,r3,1b80 <float32_div+0xec>
significand.
-------------------------------------------------------------------------------
*/
INLINE float32 packFloat32( flag zSign, int16 zExp, bits32 zSig )
{
    return ( ( (bits32) zSign )<<31 ) + ( ( (bits32) zExp )<<23 ) + zSig;
    1b5c:	3d 83 00 1f 	sli r3,r12,31
        }
        zSig |= ( rem1 != 0 );
    }
    return roundAndPackFloat32( zSign, zExp, zSig );

}
    1b60:	b8 60 08 00 	mv r1,r3
    1b64:	2b 9d 00 04 	lw ra,(sp+4)
    1b68:	2b 8b 00 14 	lw r11,(sp+20)
    1b6c:	2b 8c 00 10 	lw r12,(sp+16)
    1b70:	2b 8d 00 0c 	lw r13,(sp+12)
    1b74:	2b 8e 00 08 	lw r14,(sp+8)
    1b78:	37 9c 00 24 	addi sp,sp,36
    1b7c:	c3 a0 00 00 	ret
        }
        normalizeFloat32Subnormal( bSig, &bExp, &bSig );
    }
    if ( aExp == 0 ) {
        if ( aSig == 0 ) return packFloat32( zSign, 0, 0 );
        normalizeFloat32Subnormal( aSig, &aExp, &aSig );
    1b80:	b8 c0 08 00 	mv r1,r6
    1b84:	37 83 00 1c 	addi r3,sp,28
    1b88:	37 82 00 24 	addi r2,sp,36
    1b8c:	fb ff fc 86 	calli da4 <normalizeFloat32Subnormal>
    1b90:	2b 83 00 24 	lw r3,(sp+36)
    1b94:	2b 86 00 1c 	lw r6,(sp+28)
    }
    zExp = aExp - bExp + 0x7D;
    aSig = ( aSig | 0x00800000 )<<7;
    bSig = ( bSig | 0x00800000 )<<8;
    1b98:	2b 8b 00 18 	lw r11,(sp+24)
    if ( aExp == 0 ) {
        if ( aSig == 0 ) return packFloat32( zSign, 0, 0 );
        normalizeFloat32Subnormal( aSig, &aExp, &aSig );
    }
    zExp = aExp - bExp + 0x7D;
    aSig = ( aSig | 0x00800000 )<<7;
    1b9c:	78 01 00 80 	mvhi r1,0x80
    1ba0:	b8 c1 30 00 	or r6,r6,r1
    }
    if ( aExp == 0 ) {
        if ( aSig == 0 ) return packFloat32( zSign, 0, 0 );
        normalizeFloat32Subnormal( aSig, &aExp, &aSig );
    }
    zExp = aExp - bExp + 0x7D;
    1ba4:	2b 8e 00 20 	lw r14,(sp+32)
    aSig = ( aSig | 0x00800000 )<<7;
    bSig = ( bSig | 0x00800000 )<<8;
    1ba8:	b9 61 58 00 	or r11,r11,r1
    if ( aExp == 0 ) {
        if ( aSig == 0 ) return packFloat32( zSign, 0, 0 );
        normalizeFloat32Subnormal( aSig, &aExp, &aSig );
    }
    zExp = aExp - bExp + 0x7D;
    aSig = ( aSig | 0x00800000 )<<7;
    1bac:	3c cd 00 07 	sli r13,r6,7
    bSig = ( bSig | 0x00800000 )<<8;
    1bb0:	3d 6b 00 08 	sli r11,r11,8
    if ( bSig <= ( aSig + aSig ) ) {
    1bb4:	3c c6 00 08 	sli r6,r6,8
    }
    if ( aExp == 0 ) {
        if ( aSig == 0 ) return packFloat32( zSign, 0, 0 );
        normalizeFloat32Subnormal( aSig, &aExp, &aSig );
    }
    zExp = aExp - bExp + 0x7D;
    1bb8:	c8 6e 18 00 	sub r3,r3,r14
    aSig = ( aSig | 0x00800000 )<<7;
    1bbc:	5b 8d 00 1c 	sw (sp+28),r13
    bSig = ( bSig | 0x00800000 )<<8;
    1bc0:	5b 8b 00 18 	sw (sp+24),r11
    }
    if ( aExp == 0 ) {
        if ( aSig == 0 ) return packFloat32( zSign, 0, 0 );
        normalizeFloat32Subnormal( aSig, &aExp, &aSig );
    }
    zExp = aExp - bExp + 0x7D;
    1bc4:	34 6e 00 7d 	addi r14,r3,125
    aSig = ( aSig | 0x00800000 )<<7;
    bSig = ( bSig | 0x00800000 )<<8;
    if ( bSig <= ( aSig + aSig ) ) {
    1bc8:	55 66 00 04 	bgu r11,r6,1bd8 <float32_div+0x144>
        aSig >>= 1;
    1bcc:	01 ad 00 01 	srui r13,r13,1
        ++zExp;
    1bd0:	35 ce 00 01 	addi r14,r14,1
    }
    zExp = aExp - bExp + 0x7D;
    aSig = ( aSig | 0x00800000 )<<7;
    bSig = ( bSig | 0x00800000 )<<8;
    if ( bSig <= ( aSig + aSig ) ) {
        aSig >>= 1;
    1bd4:	5b 8d 00 1c 	sw (sp+28),r13
        ++zExp;
    }
    zSig = estimateDiv64To32( aSig, 0, bSig );
    1bd8:	b9 60 10 00 	mv r2,r11
    1bdc:	b9 a0 08 00 	mv r1,r13
    1be0:	fb ff fd d2 	calli 1328 <estimateDiv64To32.clone.0>
    1be4:	b8 20 18 00 	mv r3,r1
    if ( ( zSig & 0x3F ) <= 2 ) {
    1be8:	20 22 00 3f 	andi r2,r1,0x3f
    1bec:	34 01 00 02 	mvi r1,2
    1bf0:	54 41 00 20 	bgu r2,r1,1c70 <float32_div+0x1dc>
    aHigh = a>>16;
    bLow = b;
    bHigh = b>>16;
    z1 = ( (bits32) aLow ) * bLow;
    zMiddleA = ( (bits32) aLow ) * bHigh;
    zMiddleB = ( (bits32) aHigh ) * bLow;
    1bf4:	01 62 00 10 	srui r2,r11,16
    aLow = a;
    aHigh = a>>16;
    bLow = b;
    bHigh = b>>16;
    z1 = ( (bits32) aLow ) * bLow;
    zMiddleA = ( (bits32) aLow ) * bHigh;
    1bf8:	00 64 00 10 	srui r4,r3,16

    aLow = a;
    aHigh = a>>16;
    bLow = b;
    bHigh = b>>16;
    z1 = ( (bits32) aLow ) * bLow;
    1bfc:	21 65 ff ff 	andi r5,r11,0xffff
    1c00:	20 68 ff ff 	andi r8,r3,0xffff
    zMiddleA = ( (bits32) aLow ) * bHigh;
    zMiddleB = ( (bits32) aHigh ) * bLow;
    1c04:	89 02 30 00 	mul r6,r8,r2
    aLow = a;
    aHigh = a>>16;
    bLow = b;
    bHigh = b>>16;
    z1 = ( (bits32) aLow ) * bLow;
    zMiddleA = ( (bits32) aLow ) * bHigh;
    1c08:	88 85 08 00 	mul r1,r4,r5

    aLow = a;
    aHigh = a>>16;
    bLow = b;
    bHigh = b>>16;
    z1 = ( (bits32) aLow ) * bLow;
    1c0c:	89 05 40 00 	mul r8,r8,r5
    zMiddleA = ( (bits32) aLow ) * bHigh;
    zMiddleB = ( (bits32) aHigh ) * bLow;
    z0 = ( (bits32) aHigh ) * bHigh;
    1c10:	88 82 20 00 	mul r4,r4,r2
    zMiddleA += zMiddleB;
    1c14:	b4 26 08 00 	add r1,r1,r6
    z0 += ( ( (bits32) ( zMiddleA < zMiddleB ) )<<16 ) + ( zMiddleA>>16 );
    zMiddleA <<= 16;
    1c18:	3c 22 00 10 	sli r2,r1,16
    z1 = ( (bits32) aLow ) * bLow;
    zMiddleA = ( (bits32) aLow ) * bHigh;
    zMiddleB = ( (bits32) aHigh ) * bLow;
    z0 = ( (bits32) aHigh ) * bHigh;
    zMiddleA += zMiddleB;
    z0 += ( ( (bits32) ( zMiddleA < zMiddleB ) )<<16 ) + ( zMiddleA>>16 );
    1c1c:	00 27 00 10 	srui r7,r1,16
    zMiddleA <<= 16;
    z1 += zMiddleA;
    1c20:	b4 48 40 00 	add r8,r2,r8
    z1 = ( (bits32) aLow ) * bLow;
    zMiddleA = ( (bits32) aLow ) * bHigh;
    zMiddleB = ( (bits32) aHigh ) * bLow;
    z0 = ( (bits32) aHigh ) * bHigh;
    zMiddleA += zMiddleB;
    z0 += ( ( (bits32) ( zMiddleA < zMiddleB ) )<<16 ) + ( zMiddleA>>16 );
    1c24:	f4 c1 08 00 	cmpgu r1,r6,r1
 sub64(
     bits32 a0, bits32 a1, bits32 b0, bits32 b1, bits32 *z0Ptr, bits32 *z1Ptr )
{

    *z1Ptr = a1 - b1;
    *z0Ptr = a0 - b0 - ( a1 < b1 );
    1c28:	7d 05 00 00 	cmpnei r5,r8,0
    z1 = ( (bits32) aLow ) * bLow;
    zMiddleA = ( (bits32) aLow ) * bHigh;
    zMiddleB = ( (bits32) aHigh ) * bLow;
    z0 = ( (bits32) aHigh ) * bHigh;
    zMiddleA += zMiddleB;
    z0 += ( ( (bits32) ( zMiddleA < zMiddleB ) )<<16 ) + ( zMiddleA>>16 );
    1c2c:	c9 a4 68 00 	sub r13,r13,r4
    1c30:	c9 a7 68 00 	sub r13,r13,r7
    zMiddleA <<= 16;
    z1 += zMiddleA;
    z0 += ( z1 < zMiddleA );
    1c34:	f4 48 10 00 	cmpgu r2,r2,r8
    z1 = ( (bits32) aLow ) * bLow;
    zMiddleA = ( (bits32) aLow ) * bHigh;
    zMiddleB = ( (bits32) aHigh ) * bLow;
    z0 = ( (bits32) aHigh ) * bHigh;
    zMiddleA += zMiddleB;
    z0 += ( ( (bits32) ( zMiddleA < zMiddleB ) )<<16 ) + ( zMiddleA>>16 );
    1c38:	3c 21 00 10 	sli r1,r1,16
    zMiddleA <<= 16;
    z1 += zMiddleA;
    z0 += ( z1 < zMiddleA );
    1c3c:	c9 a5 30 00 	sub r6,r13,r5
 sub64(
     bits32 a0, bits32 a1, bits32 b0, bits32 b1, bits32 *z0Ptr, bits32 *z1Ptr )
{

    *z1Ptr = a1 - b1;
    *z0Ptr = a0 - b0 - ( a1 < b1 );
    1c40:	c8 c2 30 00 	sub r6,r6,r2
INLINE void
 sub64(
     bits32 a0, bits32 a1, bits32 b0, bits32 b1, bits32 *z0Ptr, bits32 *z1Ptr )
{

    *z1Ptr = a1 - b1;
    1c44:	c8 08 40 00 	sub r8,r0,r8
    *z0Ptr = a0 - b0 - ( a1 < b1 );
    1c48:	c8 c1 30 00 	sub r6,r6,r1
INLINE void
 sub64(
     bits32 a0, bits32 a1, bits32 b0, bits32 b1, bits32 *z0Ptr, bits32 *z1Ptr )
{

    *z1Ptr = a1 - b1;
    1c4c:	b9 00 38 00 	mv r7,r8
        mul32To64( bSig, zSig, &term0, &term1 );
        sub64( aSig, 0, term0, term1, &rem0, &rem1 );
        while ( (sbits32) rem0 < 0 ) {
    1c50:	4c c0 00 06 	bge r6,r0,1c68 <float32_div+0x1d4>
 add64(
     bits32 a0, bits32 a1, bits32 b0, bits32 b1, bits32 *z0Ptr, bits32 *z1Ptr )
{
    bits32 z1;

    z1 = a1 + b1;
    1c54:	b5 0b 38 00 	add r7,r8,r11
    *z1Ptr = z1;
    *z0Ptr = a0 + b0 + ( z1 < a1 );
    1c58:	f5 07 40 00 	cmpgu r8,r8,r7
            --zSig;
    1c5c:	34 63 ff ff 	addi r3,r3,-1
    1c60:	b4 c8 30 00 	add r6,r6,r8
    }
    zSig = estimateDiv64To32( aSig, 0, bSig );
    if ( ( zSig & 0x3F ) <= 2 ) {
        mul32To64( bSig, zSig, &term0, &term1 );
        sub64( aSig, 0, term0, term1, &rem0, &rem1 );
        while ( (sbits32) rem0 < 0 ) {
    1c64:	48 06 00 28 	bg r0,r6,1d04 <float32_div+0x270>
            --zSig;
            add64( rem0, rem1, 0, bSig, &rem0, &rem1 );
        }
        zSig |= ( rem1 != 0 );
    1c68:	7c e7 00 00 	cmpnei r7,r7,0
    1c6c:	b8 67 18 00 	or r3,r3,r7
    }
    return roundAndPackFloat32( zSign, zExp, zSig );
    1c70:	b9 80 08 00 	mv r1,r12
    1c74:	b9 c0 10 00 	mv r2,r14
    1c78:	fb ff fc 65 	calli e0c <roundAndPackFloat32>
    1c7c:	b8 20 18 00 	mv r3,r1

}
    1c80:	b8 60 08 00 	mv r1,r3
    1c84:	2b 9d 00 04 	lw ra,(sp+4)
    1c88:	2b 8b 00 14 	lw r11,(sp+20)
    1c8c:	2b 8c 00 10 	lw r12,(sp+16)
    1c90:	2b 8d 00 0c 	lw r13,(sp+12)
    1c94:	2b 8e 00 08 	lw r14,(sp+8)
    1c98:	37 9c 00 24 	addi sp,sp,36
    1c9c:	c3 a0 00 00 	ret
    bSig = extractFloat32Frac( b );
    bExp = extractFloat32Exp( b );
    bSign = extractFloat32Sign( b );
    zSign = aSign ^ bSign;
    if ( aExp == 0xFF ) {
        if ( aSig ) return propagateFloat32NaN( a, b );
    1ca0:	5c c0 00 0f 	bne r6,r0,1cdc <float32_div+0x248>
        if ( bExp == 0xFF ) {
    1ca4:	44 e3 00 1a 	be r7,r3,1d0c <float32_div+0x278>
significand.
-------------------------------------------------------------------------------
*/
INLINE float32 packFloat32( flag zSign, int16 zExp, bits32 zSig )
{
    return ( ( (bits32) zSign )<<31 ) + ( ( (bits32) zExp )<<23 ) + zSig;
    1ca8:	3d 83 00 1f 	sli r3,r12,31
    1cac:	78 01 7f 80 	mvhi r1,0x7f80
    1cb0:	b4 61 18 00 	add r3,r3,r1
        }
        zSig |= ( rem1 != 0 );
    }
    return roundAndPackFloat32( zSign, zExp, zSig );

}
    1cb4:	b8 60 08 00 	mv r1,r3
    1cb8:	2b 9d 00 04 	lw ra,(sp+4)
    1cbc:	2b 8b 00 14 	lw r11,(sp+20)
    1cc0:	2b 8c 00 10 	lw r12,(sp+16)
    1cc4:	2b 8d 00 0c 	lw r13,(sp+12)
    1cc8:	2b 8e 00 08 	lw r14,(sp+8)
    1ccc:	37 9c 00 24 	addi sp,sp,36
    1cd0:	c3 a0 00 00 	ret
significand.
-------------------------------------------------------------------------------
*/
INLINE float32 packFloat32( flag zSign, int16 zExp, bits32 zSig )
{
    return ( ( (bits32) zSign )<<31 ) + ( ( (bits32) zExp )<<23 ) + zSig;
    1cd4:	3d 83 00 1f 	sli r3,r12,31
            return float32_default_nan;
        }
        return packFloat32( zSign, 0xFF, 0 );
    }
    if ( bExp == 0xFF ) {
        if ( bSig ) return propagateFloat32NaN( a, b );
    1cd8:	45 00 ff ea 	be r8,r0,1c80 <float32_div+0x1ec>
    1cdc:	fb ff fc 07 	calli cf8 <propagateFloat32NaN>
    1ce0:	b8 20 18 00 	mv r3,r1
        }
        zSig |= ( rem1 != 0 );
    }
    return roundAndPackFloat32( zSign, zExp, zSig );

}
    1ce4:	b8 60 08 00 	mv r1,r3
    1ce8:	2b 9d 00 04 	lw ra,(sp+4)
    1cec:	2b 8b 00 14 	lw r11,(sp+20)
    1cf0:	2b 8c 00 10 	lw r12,(sp+16)
    1cf4:	2b 8d 00 0c 	lw r13,(sp+12)
    1cf8:	2b 8e 00 08 	lw r14,(sp+8)
    1cfc:	37 9c 00 24 	addi sp,sp,36
    1d00:	c3 a0 00 00 	ret
 add64(
     bits32 a0, bits32 a1, bits32 b0, bits32 b1, bits32 *z0Ptr, bits32 *z1Ptr )
{
    bits32 z1;

    z1 = a1 + b1;
    1d04:	b8 e0 40 00 	mv r8,r7
    1d08:	e3 ff ff d3 	bi 1c54 <float32_div+0x1c0>
    bSign = extractFloat32Sign( b );
    zSign = aSign ^ bSign;
    if ( aExp == 0xFF ) {
        if ( aSig ) return propagateFloat32NaN( a, b );
        if ( bExp == 0xFF ) {
            if ( bSig ) return propagateFloat32NaN( a, b );
    1d0c:	45 00 ff 7e 	be r8,r0,1b04 <float32_div+0x70>
    1d10:	e3 ff ff f3 	bi 1cdc <float32_div+0x248>
    1d14:	78 01 00 00 	mvhi r1,0x0
    1d18:	38 21 2c c4 	ori r1,r1,0x2cc4
    1d1c:	28 22 00 00 	lw r2,(r1+0)
significand.
-------------------------------------------------------------------------------
*/
INLINE float32 packFloat32( flag zSign, int16 zExp, bits32 zSig )
{
    return ( ( (bits32) zSign )<<31 ) + ( ( (bits32) zExp )<<23 ) + zSig;
    1d20:	3d 83 00 1f 	sli r3,r12,31
    1d24:	38 42 00 02 	ori r2,r2,0x2
    1d28:	58 22 00 00 	sw (r1+0),r2
    1d2c:	78 01 7f 80 	mvhi r1,0x7f80
    1d30:	b4 61 18 00 	add r3,r3,r1
            if ( ( aExp | aSig ) == 0 ) {
                float_raise( float_flag_invalid );
                return float32_default_nan;
            }
            float_raise( float_flag_divbyzero );
            return packFloat32( zSign, 0xFF, 0 );
    1d34:	e3 ff ff d3 	bi 1c80 <float32_div+0x1ec>

00001d38 <float32_rem>:
with respect to the corresponding value `b'.  The operation is performed
according to the IEC/IEEE Standard for Binary Floating-point Arithmetic.
-------------------------------------------------------------------------------
*/
float32 float32_rem( float32 a, float32 b )
{
    1d38:	37 9c ff d0 	addi sp,sp,-48
    1d3c:	5b 8b 00 20 	sw (sp+32),r11
    1d40:	5b 8c 00 1c 	sw (sp+28),r12
    1d44:	5b 8d 00 18 	sw (sp+24),r13
    1d48:	5b 8e 00 14 	sw (sp+20),r14
    1d4c:	5b 8f 00 10 	sw (sp+16),r15
    1d50:	5b 90 00 0c 	sw (sp+12),r16
    1d54:	5b 91 00 08 	sw (sp+8),r17
    1d58:	5b 9d 00 04 	sw (sp+4),ra
-------------------------------------------------------------------------------
*/
INLINE bits32 extractFloat32Frac( float32 a )
{

    return a & 0x007FFFFF;
    1d5c:	78 04 00 00 	mvhi r4,0x0
    1d60:	38 84 28 40 	ori r4,r4,0x2840
    1d64:	28 85 00 00 	lw r5,(r4+0)
-------------------------------------------------------------------------------
*/
INLINE int16 extractFloat32Exp( float32 a )
{

    return ( a>>23 ) & 0xFF;
    1d68:	00 2d 00 17 	srui r13,r1,23
    1d6c:	00 44 00 17 	srui r4,r2,23
-------------------------------------------------------------------------------
*/
INLINE bits32 extractFloat32Frac( float32 a )
{

    return a & 0x007FFFFF;
    1d70:	a0 25 58 00 	and r11,r1,r5
-------------------------------------------------------------------------------
*/
INLINE int16 extractFloat32Exp( float32 a )
{

    return ( a>>23 ) & 0xFF;
    1d74:	21 ad 00 ff 	andi r13,r13,0xff
-------------------------------------------------------------------------------
*/
INLINE bits32 extractFloat32Frac( float32 a )
{

    return a & 0x007FFFFF;
    1d78:	a0 45 28 00 	and r5,r2,r5
-------------------------------------------------------------------------------
*/
INLINE int16 extractFloat32Exp( float32 a )
{

    return ( a>>23 ) & 0xFF;
    1d7c:	20 84 00 ff 	andi r4,r4,0xff
    int16 aExp, bExp, expDiff;
    bits32 aSig, bSig;
    bits32 q, alternateASig;
    sbits32 sigMean;

    aSig = extractFloat32Frac( a );
    1d80:	5b 8b 00 28 	sw (sp+40),r11
    aExp = extractFloat32Exp( a );
    1d84:	5b 8d 00 30 	sw (sp+48),r13
    aSign = extractFloat32Sign( a );
    bSig = extractFloat32Frac( b );
    1d88:	5b 85 00 24 	sw (sp+36),r5
    bExp = extractFloat32Exp( b );
    1d8c:	5b 84 00 2c 	sw (sp+44),r4
    bSign = extractFloat32Sign( b );
    if ( aExp == 0xFF ) {
    1d90:	34 06 00 ff 	mvi r6,255
with respect to the corresponding value `b'.  The operation is performed
according to the IEC/IEEE Standard for Binary Floating-point Arithmetic.
-------------------------------------------------------------------------------
*/
float32 float32_rem( float32 a, float32 b )
{
    1d94:	b8 20 60 00 	mv r12,r1
    1d98:	b8 40 18 00 	mv r3,r2
    aExp = extractFloat32Exp( a );
    aSign = extractFloat32Sign( a );
    bSig = extractFloat32Frac( b );
    bExp = extractFloat32Exp( b );
    bSign = extractFloat32Sign( b );
    if ( aExp == 0xFF ) {
    1d9c:	45 a6 00 60 	be r13,r6,1f1c <float32_rem+0x1e4>
            return propagateFloat32NaN( a, b );
        }
        float_raise( float_flag_invalid );
        return float32_default_nan;
    }
    if ( bExp == 0xFF ) {
    1da0:	44 86 00 69 	be r4,r6,1f44 <float32_rem+0x20c>
        if ( bSig ) return propagateFloat32NaN( a, b );
        return a;
    }
    if ( bExp == 0 ) {
    1da4:	5c 80 00 19 	bne r4,r0,1e08 <float32_rem+0xd0>
        if ( bSig == 0 ) {
    1da8:	5c a4 00 12 	bne r5,r4,1df0 <float32_rem+0xb8>
    1dac:	78 01 00 00 	mvhi r1,0x0
    1db0:	38 21 2c c4 	ori r1,r1,0x2cc4
    1db4:	28 22 00 00 	lw r2,(r1+0)
            float_raise( float_flag_invalid );
            return float32_default_nan;
    1db8:	34 0c ff ff 	mvi r12,-1
    1dbc:	38 42 00 10 	ori r2,r2,0x10
    1dc0:	58 22 00 00 	sw (r1+0),r2
    }
    zSign = ( (sbits32) aSig < 0 );
    if ( zSign ) aSig = - aSig;
    return normalizeRoundAndPackFloat32( aSign ^ zSign, bExp, aSig );

}
    1dc4:	b9 80 08 00 	mv r1,r12
    1dc8:	2b 9d 00 04 	lw ra,(sp+4)
    1dcc:	2b 8b 00 20 	lw r11,(sp+32)
    1dd0:	2b 8c 00 1c 	lw r12,(sp+28)
    1dd4:	2b 8d 00 18 	lw r13,(sp+24)
    1dd8:	2b 8e 00 14 	lw r14,(sp+20)
    1ddc:	2b 8f 00 10 	lw r15,(sp+16)
    1de0:	2b 90 00 0c 	lw r16,(sp+12)
    1de4:	2b 91 00 08 	lw r17,(sp+8)
    1de8:	37 9c 00 30 	addi sp,sp,48
    1dec:	c3 a0 00 00 	ret
    if ( bExp == 0 ) {
        if ( bSig == 0 ) {
            float_raise( float_flag_invalid );
            return float32_default_nan;
        }
        normalizeFloat32Subnormal( bSig, &bExp, &bSig );
    1df0:	b8 a0 08 00 	mv r1,r5
    1df4:	37 82 00 2c 	addi r2,sp,44
    1df8:	37 83 00 24 	addi r3,sp,36
    1dfc:	fb ff fb ea 	calli da4 <normalizeFloat32Subnormal>
    1e00:	2b 8d 00 30 	lw r13,(sp+48)
    1e04:	2b 8b 00 28 	lw r11,(sp+40)
    }
    if ( aExp == 0 ) {
    1e08:	5d a0 00 08 	bne r13,r0,1e28 <float32_rem+0xf0>
        if ( aSig == 0 ) return a;
    1e0c:	45 6d ff ee 	be r11,r13,1dc4 <float32_rem+0x8c>
        normalizeFloat32Subnormal( aSig, &aExp, &aSig );
    1e10:	b9 60 08 00 	mv r1,r11
    1e14:	37 82 00 30 	addi r2,sp,48
    1e18:	37 83 00 28 	addi r3,sp,40
    1e1c:	fb ff fb e2 	calli da4 <normalizeFloat32Subnormal>
    1e20:	2b 8d 00 30 	lw r13,(sp+48)
    1e24:	2b 8b 00 28 	lw r11,(sp+40)
    }
    expDiff = aExp - bExp;
    1e28:	2b 91 00 2c 	lw r17,(sp+44)
    aSig = ( aSig | 0x00800000 )<<8;
    bSig = ( bSig | 0x00800000 )<<8;
    1e2c:	2b 8f 00 24 	lw r15,(sp+36)
    if ( aExp == 0 ) {
        if ( aSig == 0 ) return a;
        normalizeFloat32Subnormal( aSig, &aExp, &aSig );
    }
    expDiff = aExp - bExp;
    aSig = ( aSig | 0x00800000 )<<8;
    1e30:	78 01 00 80 	mvhi r1,0x80
    1e34:	b9 61 58 00 	or r11,r11,r1
    bSig = ( bSig | 0x00800000 )<<8;
    1e38:	b9 e1 78 00 	or r15,r15,r1
    }
    if ( aExp == 0 ) {
        if ( aSig == 0 ) return a;
        normalizeFloat32Subnormal( aSig, &aExp, &aSig );
    }
    expDiff = aExp - bExp;
    1e3c:	c9 b1 68 00 	sub r13,r13,r17
    aSig = ( aSig | 0x00800000 )<<8;
    1e40:	3d 6b 00 08 	sli r11,r11,8
    bSig = ( bSig | 0x00800000 )<<8;
    1e44:	3d ef 00 08 	sli r15,r15,8
    if ( expDiff < 0 ) {
    1e48:	4d a0 00 04 	bge r13,r0,1e58 <float32_rem+0x120>
        if ( expDiff < -1 ) return a;
    1e4c:	34 01 ff ff 	mvi r1,-1
    1e50:	5d a1 ff dd 	bne r13,r1,1dc4 <float32_rem+0x8c>
        aSig >>= 1;
    1e54:	01 6b 00 01 	srui r11,r11,1
    }
    q = ( bSig <= aSig );
    1e58:	f1 6f 20 00 	cmpgeu r4,r11,r15
    if ( q ) aSig -= bSig;
    1e5c:	44 80 00 02 	be r4,r0,1e64 <float32_rem+0x12c>
    1e60:	c9 6f 58 00 	sub r11,r11,r15
    expDiff -= 32;
    1e64:	35 ad ff e0 	addi r13,r13,-32
    while ( 0 < expDiff ) {
    1e68:	01 ee 00 02 	srui r14,r15,2
        q = estimateDiv64To32( aSig, 0, bSig );
        q = ( 2 < q ) ? q - 2 : 0;
    1e6c:	34 10 00 02 	mvi r16,2
        aSig >>= 1;
    }
    q = ( bSig <= aSig );
    if ( q ) aSig -= bSig;
    expDiff -= 32;
    while ( 0 < expDiff ) {
    1e70:	49 a0 00 39 	bg r13,r0,1f54 <float32_rem+0x21c>
        q = estimateDiv64To32( aSig, 0, bSig );
        q = ( 2 < q ) ? q - 2 : 0;
        aSig = - ( ( bSig>>2 ) * q );
        expDiff -= 30;
    }
    expDiff += 32;
    1e74:	35 ad 00 20 	addi r13,r13,32
    if ( 0 < expDiff ) {
    1e78:	4c 0d 00 49 	bge r0,r13,1f9c <float32_rem+0x264>
        q = estimateDiv64To32( aSig, 0, bSig );
    1e7c:	b9 e0 10 00 	mv r2,r15
    1e80:	b9 60 08 00 	mv r1,r11
    1e84:	fb ff fd 29 	calli 1328 <estimateDiv64To32.clone.0>
        q = ( 2 < q ) ? q - 2 : 0;
    1e88:	34 03 00 02 	mvi r3,2
    1e8c:	34 02 00 00 	mvi r2,0
    1e90:	34 04 00 00 	mvi r4,0
    1e94:	50 61 00 05 	bgeu r3,r1,1ea8 <float32_rem+0x170>
    1e98:	c8 0d 10 00 	sub r2,r0,r13
    1e9c:	34 21 ff fe 	addi r1,r1,-2
    1ea0:	80 22 20 00 	sru r4,r1,r2
    1ea4:	88 8e 10 00 	mul r2,r4,r14
        q >>= 32 - expDiff;
        bSig >>= 2;
        aSig = ( ( aSig>>1 )<<( expDiff - 1 ) ) - bSig * q;
    1ea8:	01 63 00 01 	srui r3,r11,1
    1eac:	35 ad ff ff 	addi r13,r13,-1
    1eb0:	bc 6d 18 00 	sl r3,r3,r13
    expDiff += 32;
    if ( 0 < expDiff ) {
        q = estimateDiv64To32( aSig, 0, bSig );
        q = ( 2 < q ) ? q - 2 : 0;
        q >>= 32 - expDiff;
        bSig >>= 2;
    1eb4:	5b 8e 00 24 	sw (sp+36),r14
        aSig = ( ( aSig>>1 )<<( expDiff - 1 ) ) - bSig * q;
    1eb8:	c8 62 18 00 	sub r3,r3,r2
Returns the remainder of the single-precision floating-point value `a'
with respect to the corresponding value `b'.  The operation is performed
according to the IEC/IEEE Standard for Binary Floating-point Arithmetic.
-------------------------------------------------------------------------------
*/
float32 float32_rem( float32 a, float32 b )
    1ebc:	c8 0e 40 00 	sub r8,r0,r14
    1ec0:	c8 6e 18 00 	sub r3,r3,r14
        aSig >>= 2;
        bSig >>= 2;
    }
    do {
        alternateASig = aSig;
        ++q;
    1ec4:	b4 68 08 00 	add r1,r3,r8
Returns the remainder of the single-precision floating-point value `a'
with respect to the corresponding value `b'.  The operation is performed
according to the IEC/IEEE Standard for Binary Floating-point Arithmetic.
-------------------------------------------------------------------------------
*/
float32 float32_rem( float32 a, float32 b )
    1ec8:	b4 2e 28 00 	add r5,r1,r14
    1ecc:	b4 6e 38 00 	add r7,r3,r14
        aSig >>= 2;
        bSig >>= 2;
    }
    do {
        alternateASig = aSig;
        ++q;
    1ed0:	b8 60 30 00 	mv r6,r3
    1ed4:	34 84 00 01 	addi r4,r4,1
        aSig -= bSig;
    } while ( 0 <= (sbits32) aSig );
    1ed8:	4c a0 00 2f 	bge r5,r0,1f94 <float32_rem+0x25c>
    1edc:	5b 83 00 28 	sw (sp+40),r3
    sigMean = aSig + alternateASig;
    1ee0:	b4 e3 08 00 	add r1,r7,r3
    if ( ( sigMean < 0 ) || ( ( sigMean == 0 ) && ( q & 1 ) ) ) {
    1ee4:	48 01 00 28 	bg r0,r1,1f84 <float32_rem+0x24c>
    1ee8:	5c 20 00 03 	bne r1,r0,1ef4 <float32_rem+0x1bc>
    1eec:	20 84 00 01 	andi r4,r4,0x1
    1ef0:	5c 81 00 25 	bne r4,r1,1f84 <float32_rem+0x24c>
        aSig = alternateASig;
    }
    zSign = ( (sbits32) aSig < 0 );
    1ef4:	00 c6 00 1f 	srui r6,r6,31
    if ( zSign ) aSig = - aSig;
    1ef8:	44 c0 00 03 	be r6,r0,1f04 <float32_rem+0x1cc>
    1efc:	c8 03 18 00 	sub r3,r0,r3
    1f00:	5b 83 00 28 	sw (sp+40),r3
-------------------------------------------------------------------------------
*/
INLINE flag extractFloat32Sign( float32 a )
{

    return a>>31;
    1f04:	01 81 00 1f 	srui r1,r12,31
    if ( ( sigMean < 0 ) || ( ( sigMean == 0 ) && ( q & 1 ) ) ) {
        aSig = alternateASig;
    }
    zSign = ( (sbits32) aSig < 0 );
    if ( zSign ) aSig = - aSig;
    return normalizeRoundAndPackFloat32( aSign ^ zSign, bExp, aSig );
    1f08:	ba 20 10 00 	mv r2,r17
    1f0c:	98 c1 08 00 	xor r1,r6,r1
    1f10:	fb ff fc 24 	calli fa0 <normalizeRoundAndPackFloat32>
    1f14:	b8 20 60 00 	mv r12,r1
    1f18:	e3 ff ff ab 	bi 1dc4 <float32_rem+0x8c>
    aSign = extractFloat32Sign( a );
    bSig = extractFloat32Frac( b );
    bExp = extractFloat32Exp( b );
    bSign = extractFloat32Sign( b );
    if ( aExp == 0xFF ) {
        if ( aSig || ( ( bExp == 0xFF ) && bSig ) ) {
    1f1c:	5d 60 00 05 	bne r11,r0,1f30 <float32_rem+0x1f8>
    1f20:	64 84 00 ff 	cmpei r4,r4,255
    1f24:	7c a5 00 00 	cmpnei r5,r5,0
    1f28:	a0 85 20 00 	and r4,r4,r5
    1f2c:	44 8b ff a0 	be r4,r11,1dac <float32_rem+0x74>
            return propagateFloat32NaN( a, b );
    1f30:	b9 80 08 00 	mv r1,r12
    1f34:	b8 60 10 00 	mv r2,r3
    1f38:	fb ff fb 70 	calli cf8 <propagateFloat32NaN>
    1f3c:	b8 20 60 00 	mv r12,r1
    1f40:	e3 ff ff a1 	bi 1dc4 <float32_rem+0x8c>
        }
        float_raise( float_flag_invalid );
        return float32_default_nan;
    }
    if ( bExp == 0xFF ) {
        if ( bSig ) return propagateFloat32NaN( a, b );
    1f44:	44 a0 ff a0 	be r5,r0,1dc4 <float32_rem+0x8c>
    1f48:	fb ff fb 6c 	calli cf8 <propagateFloat32NaN>
    1f4c:	b8 20 60 00 	mv r12,r1
    1f50:	e3 ff ff 9d 	bi 1dc4 <float32_rem+0x8c>
    }
    q = ( bSig <= aSig );
    if ( q ) aSig -= bSig;
    expDiff -= 32;
    while ( 0 < expDiff ) {
        q = estimateDiv64To32( aSig, 0, bSig );
    1f54:	b9 60 08 00 	mv r1,r11
    1f58:	b9 e0 10 00 	mv r2,r15
    1f5c:	fb ff fc f3 	calli 1328 <estimateDiv64To32.clone.0>
        q = ( 2 < q ) ? q - 2 : 0;
        aSig = - ( ( bSig>>2 ) * q );
        expDiff -= 30;
    1f60:	35 ad ff e2 	addi r13,r13,-30
    q = ( bSig <= aSig );
    if ( q ) aSig -= bSig;
    expDiff -= 32;
    while ( 0 < expDiff ) {
        q = estimateDiv64To32( aSig, 0, bSig );
        q = ( 2 < q ) ? q - 2 : 0;
    1f64:	34 0b 00 00 	mvi r11,0
    1f68:	34 04 00 00 	mvi r4,0
    1f6c:	52 01 00 04 	bgeu r16,r1,1f7c <float32_rem+0x244>
    1f70:	34 24 ff fe 	addi r4,r1,-2
    1f74:	88 8e 58 00 	mul r11,r4,r14
    1f78:	c8 0b 58 00 	sub r11,r0,r11
        aSig >>= 1;
    }
    q = ( bSig <= aSig );
    if ( q ) aSig -= bSig;
    expDiff -= 32;
    while ( 0 < expDiff ) {
    1f7c:	49 a0 ff f6 	bg r13,r0,1f54 <float32_rem+0x21c>
    1f80:	e3 ff ff bd 	bi 1e74 <float32_rem+0x13c>
        ++q;
        aSig -= bSig;
    } while ( 0 <= (sbits32) aSig );
    sigMean = aSig + alternateASig;
    if ( ( sigMean < 0 ) || ( ( sigMean == 0 ) && ( q & 1 ) ) ) {
        aSig = alternateASig;
    1f84:	b8 e0 30 00 	mv r6,r7
    1f88:	5b 87 00 28 	sw (sp+40),r7
    else {
        aSig >>= 2;
        bSig >>= 2;
    }
    do {
        alternateASig = aSig;
    1f8c:	b8 e0 18 00 	mv r3,r7
    1f90:	e3 ff ff d9 	bi 1ef4 <float32_rem+0x1bc>
        ++q;
        aSig -= bSig;
    } while ( 0 <= (sbits32) aSig );
    1f94:	b8 20 18 00 	mv r3,r1
    1f98:	e3 ff ff cb 	bi 1ec4 <float32_rem+0x18c>
        q >>= 32 - expDiff;
        bSig >>= 2;
        aSig = ( ( aSig>>1 )<<( expDiff - 1 ) ) - bSig * q;
    }
    else {
        aSig >>= 2;
    1f9c:	01 63 00 02 	srui r3,r11,2
        bSig >>= 2;
    1fa0:	5b 8e 00 24 	sw (sp+36),r14
    1fa4:	e3 ff ff c6 	bi 1ebc <float32_rem+0x184>

00001fa8 <float32_sqrt>:
The operation is performed according to the IEC/IEEE Standard for Binary
Floating-point Arithmetic.
-------------------------------------------------------------------------------
*/
float32 float32_sqrt( float32 a )
{
    1fa8:	37 9c ff e4 	addi sp,sp,-28
    1fac:	5b 8b 00 14 	sw (sp+20),r11
    1fb0:	5b 8c 00 10 	sw (sp+16),r12
    1fb4:	5b 8d 00 0c 	sw (sp+12),r13
    1fb8:	5b 8e 00 08 	sw (sp+8),r14
    1fbc:	5b 9d 00 04 	sw (sp+4),ra
-------------------------------------------------------------------------------
*/
INLINE bits32 extractFloat32Frac( float32 a )
{

    return a & 0x007FFFFF;
    1fc0:	78 05 00 00 	mvhi r5,0x0
    1fc4:	38 a5 28 40 	ori r5,r5,0x2840
    1fc8:	28 a4 00 00 	lw r4,(r5+0)
-------------------------------------------------------------------------------
*/
INLINE int16 extractFloat32Exp( float32 a )
{

    return ( a>>23 ) & 0xFF;
    1fcc:	00 23 00 17 	srui r3,r1,23
    bits32 term0, term1;

    aSig = extractFloat32Frac( a );
    aExp = extractFloat32Exp( a );
    aSign = extractFloat32Sign( a );
    if ( aExp == 0xFF ) {
    1fd0:	34 06 00 ff 	mvi r6,255
-------------------------------------------------------------------------------
*/
INLINE bits32 extractFloat32Frac( float32 a )
{

    return a & 0x007FFFFF;
    1fd4:	a0 24 20 00 	and r4,r1,r4
-------------------------------------------------------------------------------
*/
INLINE int16 extractFloat32Exp( float32 a )
{

    return ( a>>23 ) & 0xFF;
    1fd8:	20 63 00 ff 	andi r3,r3,0xff
    int16 aExp, zExp;
    bits32 aSig, zSig;
    bits32 rem0, rem1;
    bits32 term0, term1;

    aSig = extractFloat32Frac( a );
    1fdc:	5b 84 00 18 	sw (sp+24),r4
    aExp = extractFloat32Exp( a );
    1fe0:	5b 83 00 1c 	sw (sp+28),r3
The operation is performed according to the IEC/IEEE Standard for Binary
Floating-point Arithmetic.
-------------------------------------------------------------------------------
*/
float32 float32_sqrt( float32 a )
{
    1fe4:	b8 20 10 00 	mv r2,r1
-------------------------------------------------------------------------------
*/
INLINE flag extractFloat32Sign( float32 a )
{

    return a>>31;
    1fe8:	00 25 00 1f 	srui r5,r1,31
    bits32 term0, term1;

    aSig = extractFloat32Frac( a );
    aExp = extractFloat32Exp( a );
    aSign = extractFloat32Sign( a );
    if ( aExp == 0xFF ) {
    1fec:	44 66 00 4d 	be r3,r6,2120 <float32_sqrt+0x178>
        if ( aSig ) return propagateFloat32NaN( a, 0 );
        if ( ! aSign ) return a;
        float_raise( float_flag_invalid );
        return float32_default_nan;
    }
    if ( aSign ) {
    1ff0:	44 a0 00 11 	be r5,r0,2034 <float32_sqrt+0x8c>
        if ( ( aExp | aSig ) == 0 ) return a;
    1ff4:	b8 64 18 00 	or r3,r3,r4
    1ff8:	44 60 00 07 	be r3,r0,2014 <float32_sqrt+0x6c>
    1ffc:	78 01 00 00 	mvhi r1,0x0
    2000:	38 21 2c c4 	ori r1,r1,0x2cc4
    2004:	28 23 00 00 	lw r3,(r1+0)
        float_raise( float_flag_invalid );
        return float32_default_nan;
    2008:	34 02 ff ff 	mvi r2,-1
    200c:	38 63 00 10 	ori r3,r3,0x10
    2010:	58 23 00 00 	sw (r1+0),r3
        }
    }
    shift32RightJamming( zSig, 1, &zSig );
    return roundAndPackFloat32( 0, zExp, zSig );

}
    2014:	b8 40 08 00 	mv r1,r2
    2018:	2b 9d 00 04 	lw ra,(sp+4)
    201c:	2b 8b 00 14 	lw r11,(sp+20)
    2020:	2b 8c 00 10 	lw r12,(sp+16)
    2024:	2b 8d 00 0c 	lw r13,(sp+12)
    2028:	2b 8e 00 08 	lw r14,(sp+8)
    202c:	37 9c 00 1c 	addi sp,sp,28
    2030:	c3 a0 00 00 	ret
    if ( aSign ) {
        if ( ( aExp | aSig ) == 0 ) return a;
        float_raise( float_flag_invalid );
        return float32_default_nan;
    }
    if ( aExp == 0 ) {
    2034:	5c 65 00 09 	bne r3,r5,2058 <float32_sqrt+0xb0>
        if ( aSig == 0 ) return 0;
    2038:	34 02 00 00 	mvi r2,0
    203c:	44 83 ff f6 	be r4,r3,2014 <float32_sqrt+0x6c>
        normalizeFloat32Subnormal( aSig, &aExp, &aSig );
    2040:	b8 80 08 00 	mv r1,r4
    2044:	37 83 00 18 	addi r3,sp,24
    2048:	37 82 00 1c 	addi r2,sp,28
    204c:	fb ff fb 56 	calli da4 <normalizeFloat32Subnormal>
    2050:	2b 83 00 1c 	lw r3,(sp+28)
    2054:	2b 84 00 18 	lw r4,(sp+24)
    }
    zExp = ( ( aExp - 0x7F )>>1 ) + 0x7E;
    aSig = ( aSig | 0x00800000 )<<8;
    2058:	78 0b 00 80 	mvhi r11,0x80
    205c:	b8 8b 20 00 	or r4,r4,r11
    2060:	3c 8b 00 08 	sli r11,r4,8
    }
    if ( aExp == 0 ) {
        if ( aSig == 0 ) return 0;
        normalizeFloat32Subnormal( aSig, &aExp, &aSig );
    }
    zExp = ( ( aExp - 0x7F )>>1 ) + 0x7E;
    2064:	34 6e ff 81 	addi r14,r3,-127
    2068:	15 ce 00 01 	sri r14,r14,1
        0x0200, 0x0179, 0x0109, 0x00AF, 0x0068, 0x0034, 0x0012, 0x0002
    };
    int8 index;
    bits32 z;

    index = ( a>>27 ) & 15;
    206c:	01 62 00 1b 	srui r2,r11,27
    aSig = ( aSig | 0x00800000 )<<8;
    2070:	5b 8b 00 18 	sw (sp+24),r11
    if ( aExp & 1 ) {
    2074:	20 6d 00 01 	andi r13,r3,0x1
    }
    if ( aExp == 0 ) {
        if ( aSig == 0 ) return 0;
        normalizeFloat32Subnormal( aSig, &aExp, &aSig );
    }
    zExp = ( ( aExp - 0x7F )>>1 ) + 0x7E;
    2078:	35 ce 00 7e 	addi r14,r14,126
        0x0200, 0x0179, 0x0109, 0x00AF, 0x0068, 0x0034, 0x0012, 0x0002
    };
    int8 index;
    bits32 z;

    index = ( a>>27 ) & 15;
    207c:	20 42 00 0f 	andi r2,r2,0xf
    if ( aExp & 1 ) {
    2080:	5d a0 00 2b 	bne r13,r0,212c <float32_sqrt+0x184>
        z = 0x4000 + ( a>>17 ) - sqrtOddAdjustments[ index ];
        z = ( ( a / z )<<14 ) + ( z<<15 );
        a >>= 1;
    }
    else {
        z = 0x8000 + ( a>>17 ) - sqrtEvenAdjustments[ index ];
    2084:	3c 42 00 01 	sli r2,r2,1
    2088:	78 01 00 00 	mvhi r1,0x0
    208c:	38 21 2c 58 	ori r1,r1,0x2c58
    2090:	b4 22 08 00 	add r1,r1,r2
    2094:	2c 22 00 00 	lhu r2,(r1+0)
    2098:	01 63 00 11 	srui r3,r11,17
    209c:	38 01 80 00 	mvu r1,0x8000
    20a0:	b4 61 08 00 	add r1,r3,r1
    20a4:	c8 22 08 00 	sub r1,r1,r2
        z = a / z + z;
    20a8:	8d 61 10 00 	divu r2,r11,r1
        z = ( 0x20000 <= z ) ? 0xFFFF8000 : ( z<<15 );
    20ac:	78 03 00 00 	mvhi r3,0x0
    20b0:	38 63 28 48 	ori r3,r3,0x2848
        z = ( ( a / z )<<14 ) + ( z<<15 );
        a >>= 1;
    }
    else {
        z = 0x8000 + ( a>>17 ) - sqrtEvenAdjustments[ index ];
        z = a / z + z;
    20b4:	b4 41 08 00 	add r1,r2,r1
        z = ( 0x20000 <= z ) ? 0xFFFF8000 : ( z<<15 );
    20b8:	28 62 00 00 	lw r2,(r3+0)
    20bc:	34 0c 80 00 	mvi r12,-32768
    20c0:	54 22 00 02 	bgu r1,r2,20c8 <float32_sqrt+0x120>
    20c4:	3c 2c 00 0f 	sli r12,r1,15
        if ( z <= a ) return (bits32) ( ( (sbits32) a )>>1 );
    20c8:	b9 60 08 00 	mv r1,r11
    20cc:	55 8b 00 25 	bgu r12,r11,2160 <float32_sqrt+0x1b8>
    20d0:	15 61 00 01 	sri r1,r11,1
    aSig = ( aSig | 0x00800000 )<<8;
    zSig = estimateSqrt32( aExp, aSig ) + 2;
    20d4:	34 21 00 02 	addi r1,r1,2
    if ( ( zSig & 0x7F ) <= 5 ) {
    20d8:	20 22 00 7f 	andi r2,r1,0x7f
    20dc:	34 03 00 05 	mvi r3,5
    20e0:	50 62 00 26 	bgeu r3,r2,2178 <float32_sqrt+0x1d0>
                --zSig;
                shortShift64Left( 0, zSig, 1, &term0, &term1 );
                term1 |= 1;
                add64( rem0, rem1, term0, term1, &rem0, &rem1 );
            }
            zSig |= ( ( rem0 | rem1 ) != 0 );
    20e4:	00 22 00 01 	srui r2,r1,1
    20e8:	20 21 00 01 	andi r1,r1,0x1
    20ec:	b8 22 18 00 	or r3,r1,r2
        }
    }
    shift32RightJamming( zSig, 1, &zSig );
    return roundAndPackFloat32( 0, zExp, zSig );
    20f0:	b9 c0 10 00 	mv r2,r14
    20f4:	34 01 00 00 	mvi r1,0
    20f8:	fb ff fb 45 	calli e0c <roundAndPackFloat32>
    20fc:	b8 20 10 00 	mv r2,r1

}
    2100:	b8 40 08 00 	mv r1,r2
    2104:	2b 9d 00 04 	lw ra,(sp+4)
    2108:	2b 8b 00 14 	lw r11,(sp+20)
    210c:	2b 8c 00 10 	lw r12,(sp+16)
    2110:	2b 8d 00 0c 	lw r13,(sp+12)
    2114:	2b 8e 00 08 	lw r14,(sp+8)
    2118:	37 9c 00 1c 	addi sp,sp,28
    211c:	c3 a0 00 00 	ret

    aSig = extractFloat32Frac( a );
    aExp = extractFloat32Exp( a );
    aSign = extractFloat32Sign( a );
    if ( aExp == 0xFF ) {
        if ( aSig ) return propagateFloat32NaN( a, 0 );
    2120:	5c 80 00 40 	bne r4,r0,2220 <float32_sqrt+0x278>
        if ( ! aSign ) return a;
    2124:	5c a4 ff b6 	bne r5,r4,1ffc <float32_sqrt+0x54>
    2128:	e3 ff ff bb 	bi 2014 <float32_sqrt+0x6c>
    int8 index;
    bits32 z;

    index = ( a>>27 ) & 15;
    if ( aExp & 1 ) {
        z = 0x4000 + ( a>>17 ) - sqrtOddAdjustments[ index ];
    212c:	3c 42 00 01 	sli r2,r2,1
    2130:	78 04 00 00 	mvhi r4,0x0
    2134:	38 84 2c 78 	ori r4,r4,0x2c78
    2138:	b4 82 20 00 	add r4,r4,r2
    213c:	2c 83 00 00 	lhu r3,(r4+0)
    2140:	01 62 00 11 	srui r2,r11,17
        z = ( ( a / z )<<14 ) + ( z<<15 );
        a >>= 1;
    2144:	01 61 00 01 	srui r1,r11,1
    int8 index;
    bits32 z;

    index = ( a>>27 ) & 15;
    if ( aExp & 1 ) {
        z = 0x4000 + ( a>>17 ) - sqrtOddAdjustments[ index ];
    2148:	34 42 40 00 	addi r2,r2,16384
    214c:	c8 43 10 00 	sub r2,r2,r3
        z = ( ( a / z )<<14 ) + ( z<<15 );
    2150:	8d 62 60 00 	divu r12,r11,r2
    2154:	3c 42 00 0f 	sli r2,r2,15
    2158:	3d 8c 00 0e 	sli r12,r12,14
    215c:	b5 82 60 00 	add r12,r12,r2
        z = 0x8000 + ( a>>17 ) - sqrtEvenAdjustments[ index ];
        z = a / z + z;
        z = ( 0x20000 <= z ) ? 0xFFFF8000 : ( z<<15 );
        if ( z <= a ) return (bits32) ( ( (sbits32) a )>>1 );
    }
    return ( ( estimateDiv64To32( a, 0, z ) )>>1 ) + ( z>>1 );
    2160:	b9 80 10 00 	mv r2,r12
    2164:	fb ff fc 71 	calli 1328 <estimateDiv64To32.clone.0>
    2168:	00 21 00 01 	srui r1,r1,1
    216c:	01 8c 00 01 	srui r12,r12,1
    2170:	b5 81 08 00 	add r1,r12,r1
    2174:	e3 ff ff d8 	bi 20d4 <float32_sqrt+0x12c>
    }
    zExp = ( ( aExp - 0x7F )>>1 ) + 0x7E;
    aSig = ( aSig | 0x00800000 )<<8;
    zSig = estimateSqrt32( aExp, aSig ) + 2;
    if ( ( zSig & 0x7F ) <= 5 ) {
        if ( zSig < 2 ) {
    2178:	78 05 00 00 	mvhi r5,0x0
    217c:	38 a5 28 44 	ori r5,r5,0x2844
    2180:	34 02 00 01 	mvi r2,1
    2184:	28 a3 00 00 	lw r3,(r5+0)
    2188:	50 41 ff da 	bgeu r2,r1,20f0 <float32_sqrt+0x148>
    aLow = a;
    aHigh = a>>16;
    bLow = b;
    bHigh = b>>16;
    z1 = ( (bits32) aLow ) * bLow;
    zMiddleA = ( (bits32) aLow ) * bHigh;
    218c:	00 23 00 10 	srui r3,r1,16

    aLow = a;
    aHigh = a>>16;
    bLow = b;
    bHigh = b>>16;
    z1 = ( (bits32) aLow ) * bLow;
    2190:	20 25 ff ff 	andi r5,r1,0xffff
    zMiddleA = ( (bits32) aLow ) * bHigh;
    2194:	88 65 30 00 	mul r6,r3,r5

    aLow = a;
    aHigh = a>>16;
    bLow = b;
    bHigh = b>>16;
    z1 = ( (bits32) aLow ) * bLow;
    2198:	88 a5 28 00 	mul r5,r5,r5
    zMiddleA = ( (bits32) aLow ) * bHigh;
    zMiddleB = ( (bits32) aHigh ) * bLow;
    z0 = ( (bits32) aHigh ) * bHigh;
    219c:	88 63 18 00 	mul r3,r3,r3
    zMiddleA += zMiddleB;
    21a0:	3c c4 00 01 	sli r4,r6,1
    z0 += ( ( (bits32) ( zMiddleA < zMiddleB ) )<<16 ) + ( zMiddleA>>16 );
    zMiddleA <<= 16;
    21a4:	3c c2 00 11 	sli r2,r6,17
            zSig = 0xFFFFFFFF;
        }
        else {
            aSig >>= aExp & 1;
    21a8:	81 6d 58 00 	sru r11,r11,r13
    z1 += zMiddleA;
    21ac:	b4 45 28 00 	add r5,r2,r5
    z1 = ( (bits32) aLow ) * bLow;
    zMiddleA = ( (bits32) aLow ) * bHigh;
    zMiddleB = ( (bits32) aHigh ) * bLow;
    z0 = ( (bits32) aHigh ) * bHigh;
    zMiddleA += zMiddleB;
    z0 += ( ( (bits32) ( zMiddleA < zMiddleB ) )<<16 ) + ( zMiddleA>>16 );
    21b0:	00 88 00 10 	srui r8,r4,16
 sub64(
     bits32 a0, bits32 a1, bits32 b0, bits32 b1, bits32 *z0Ptr, bits32 *z1Ptr )
{

    *z1Ptr = a1 - b1;
    *z0Ptr = a0 - b0 - ( a1 < b1 );
    21b4:	7c a7 00 00 	cmpnei r7,r5,0
    z1 = ( (bits32) aLow ) * bLow;
    zMiddleA = ( (bits32) aLow ) * bHigh;
    zMiddleB = ( (bits32) aHigh ) * bLow;
    z0 = ( (bits32) aHigh ) * bHigh;
    zMiddleA += zMiddleB;
    z0 += ( ( (bits32) ( zMiddleA < zMiddleB ) )<<16 ) + ( zMiddleA>>16 );
    21b8:	f4 c4 20 00 	cmpgu r4,r6,r4
    21bc:	c9 63 18 00 	sub r3,r11,r3
    zMiddleA <<= 16;
    z1 += zMiddleA;
    z0 += ( z1 < zMiddleA );
    21c0:	f4 45 10 00 	cmpgu r2,r2,r5
    z1 = ( (bits32) aLow ) * bLow;
    zMiddleA = ( (bits32) aLow ) * bHigh;
    zMiddleB = ( (bits32) aHigh ) * bLow;
    z0 = ( (bits32) aHigh ) * bHigh;
    zMiddleA += zMiddleB;
    z0 += ( ( (bits32) ( zMiddleA < zMiddleB ) )<<16 ) + ( zMiddleA>>16 );
    21c4:	c8 68 18 00 	sub r3,r3,r8
    21c8:	3c 84 00 10 	sli r4,r4,16
    zMiddleA <<= 16;
    z1 += zMiddleA;
    z0 += ( z1 < zMiddleA );
    21cc:	c8 67 18 00 	sub r3,r3,r7
 sub64(
     bits32 a0, bits32 a1, bits32 b0, bits32 b1, bits32 *z0Ptr, bits32 *z1Ptr )
{

    *z1Ptr = a1 - b1;
    *z0Ptr = a0 - b0 - ( a1 < b1 );
    21d0:	c8 62 18 00 	sub r3,r3,r2
INLINE void
 sub64(
     bits32 a0, bits32 a1, bits32 b0, bits32 b1, bits32 *z0Ptr, bits32 *z1Ptr )
{

    *z1Ptr = a1 - b1;
    21d4:	c8 05 28 00 	sub r5,r0,r5
    *z0Ptr = a0 - b0 - ( a1 < b1 );
    21d8:	c8 64 18 00 	sub r3,r3,r4
    21dc:	5b 8b 00 18 	sw (sp+24),r11
INLINE void
 sub64(
     bits32 a0, bits32 a1, bits32 b0, bits32 b1, bits32 *z0Ptr, bits32 *z1Ptr )
{

    *z1Ptr = a1 - b1;
    21e0:	b8 a0 20 00 	mv r4,r5
            mul32To64( zSig, zSig, &term0, &term1 );
            sub64( aSig, 0, term0, term1, &rem0, &rem1 );
            while ( (sbits32) rem0 < 0 ) {
    21e4:	4c 60 00 0b 	bge r3,r0,2210 <float32_sqrt+0x268>
                --zSig;
    21e8:	34 21 ff ff 	addi r1,r1,-1
INLINE void
 shortShift64Left(
     bits32 a0, bits32 a1, int16 count, bits32 *z0Ptr, bits32 *z1Ptr )
{

    *z1Ptr = a1<<count;
    21ec:	3c 24 00 01 	sli r4,r1,1
    *z0Ptr =
        ( count == 0 ) ? a0 : ( a0<<count ) | ( a1>>( ( - count ) & 31 ) );
    21f0:	00 27 00 1f 	srui r7,r1,31
                shortShift64Left( 0, zSig, 1, &term0, &term1 );
                term1 |= 1;
    21f4:	38 84 00 01 	ori r4,r4,0x1
 add64(
     bits32 a0, bits32 a1, bits32 b0, bits32 b1, bits32 *z0Ptr, bits32 *z1Ptr )
{
    bits32 z1;

    z1 = a1 + b1;
    21f8:	b4 85 20 00 	add r4,r4,r5
    *z1Ptr = z1;
    *z0Ptr = a0 + b0 + ( z1 < a1 );
    21fc:	f4 a4 30 00 	cmpgu r6,r5,r4
 add64(
     bits32 a0, bits32 a1, bits32 b0, bits32 b1, bits32 *z0Ptr, bits32 *z1Ptr )
{
    bits32 z1;

    z1 = a1 + b1;
    2200:	b8 80 28 00 	mv r5,r4
    *z1Ptr = z1;
    *z0Ptr = a0 + b0 + ( z1 < a1 );
    2204:	b4 e6 30 00 	add r6,r7,r6
    2208:	b4 66 18 00 	add r3,r3,r6
        }
        else {
            aSig >>= aExp & 1;
            mul32To64( zSig, zSig, &term0, &term1 );
            sub64( aSig, 0, term0, term1, &rem0, &rem1 );
            while ( (sbits32) rem0 < 0 ) {
    220c:	48 03 ff f7 	bg r0,r3,21e8 <float32_sqrt+0x240>
                --zSig;
                shortShift64Left( 0, zSig, 1, &term0, &term1 );
                term1 |= 1;
                add64( rem0, rem1, term0, term1, &rem0, &rem1 );
            }
            zSig |= ( ( rem0 | rem1 ) != 0 );
    2210:	b8 64 18 00 	or r3,r3,r4
    2214:	7c 63 00 00 	cmpnei r3,r3,0
    2218:	b8 61 08 00 	or r1,r3,r1
    221c:	e3 ff ff b2 	bi 20e4 <float32_sqrt+0x13c>

    aSig = extractFloat32Frac( a );
    aExp = extractFloat32Exp( a );
    aSign = extractFloat32Sign( a );
    if ( aExp == 0xFF ) {
        if ( aSig ) return propagateFloat32NaN( a, 0 );
    2220:	34 02 00 00 	mvi r2,0
    2224:	fb ff fa b5 	calli cf8 <propagateFloat32NaN>
    2228:	b8 20 10 00 	mv r2,r1
    222c:	e3 ff ff 7a 	bi 2014 <float32_sqrt+0x6c>

00002230 <float32_eq>:
-------------------------------------------------------------------------------
*/
INLINE int16 extractFloat32Exp( float32 a )
{

    return ( a>>23 ) & 0xFF;
    2230:	00 24 00 17 	srui r4,r1,23
corresponding value `b', and 0 otherwise.  The comparison is performed
according to the IEC/IEEE Standard for Binary Floating-point Arithmetic.
-------------------------------------------------------------------------------
*/
flag float32_eq( float32 a, float32 b )
{
    2234:	b8 20 18 00 	mv r3,r1
-------------------------------------------------------------------------------
*/
INLINE int16 extractFloat32Exp( float32 a )
{

    return ( a>>23 ) & 0xFF;
    2238:	20 84 00 ff 	andi r4,r4,0xff
-------------------------------------------------------------------------------
*/
flag float32_eq( float32 a, float32 b )
{

    if (    ( ( extractFloat32Exp( a ) == 0xFF ) && extractFloat32Frac( a ) )
    223c:	34 01 00 ff 	mvi r1,255
    2240:	44 81 00 0b 	be r4,r1,226c <float32_eq+0x3c>
-------------------------------------------------------------------------------
*/
INLINE int16 extractFloat32Exp( float32 a )
{

    return ( a>>23 ) & 0xFF;
    2244:	00 44 00 17 	srui r4,r2,23
*/
flag float32_eq( float32 a, float32 b )
{

    if (    ( ( extractFloat32Exp( a ) == 0xFF ) && extractFloat32Frac( a ) )
         || ( ( extractFloat32Exp( b ) == 0xFF ) && extractFloat32Frac( b ) )
    2248:	34 01 00 ff 	mvi r1,255
-------------------------------------------------------------------------------
*/
INLINE int16 extractFloat32Exp( float32 a )
{

    return ( a>>23 ) & 0xFF;
    224c:	20 84 00 ff 	andi r4,r4,0xff
*/
flag float32_eq( float32 a, float32 b )
{

    if (    ( ( extractFloat32Exp( a ) == 0xFF ) && extractFloat32Frac( a ) )
         || ( ( extractFloat32Exp( b ) == 0xFF ) && extractFloat32Frac( b ) )
    2250:	44 81 00 16 	be r4,r1,22a8 <float32_eq+0x78>
        if ( float32_is_signaling_nan( a ) || float32_is_signaling_nan( b ) ) {
            float_raise( float_flag_invalid );
        }
        return 0;
    }
    return ( a == b ) || ( (bits32) ( ( a | b )<<1 ) == 0 );
    2254:	34 01 00 01 	mvi r1,1
    2258:	44 62 00 04 	be r3,r2,2268 <float32_eq+0x38>
    225c:	b8 43 08 00 	or r1,r2,r3
    2260:	3c 21 00 01 	sli r1,r1,1
         || ( ( extractFloat32Exp( b ) == 0xFF ) && extractFloat32Frac( b ) )
       ) {
        if ( float32_is_signaling_nan( a ) || float32_is_signaling_nan( b ) ) {
            float_raise( float_flag_invalid );
        }
        return 0;
    2264:	64 21 00 00 	cmpei r1,r1,0
    }
    return ( a == b ) || ( (bits32) ( ( a | b )<<1 ) == 0 );

}
    2268:	c3 a0 00 00 	ret
-------------------------------------------------------------------------------
*/
INLINE bits32 extractFloat32Frac( float32 a )
{

    return a & 0x007FFFFF;
    226c:	78 04 00 00 	mvhi r4,0x0
    2270:	38 84 28 40 	ori r4,r4,0x2840
    2274:	28 81 00 00 	lw r1,(r4+0)
    2278:	a0 61 08 00 	and r1,r3,r1
-------------------------------------------------------------------------------
*/
flag float32_eq( float32 a, float32 b )
{

    if (    ( ( extractFloat32Exp( a ) == 0xFF ) && extractFloat32Frac( a ) )
    227c:	44 20 ff f2 	be r1,r0,2244 <float32_eq+0x14>
-------------------------------------------------------------------------------
*/
flag float32_is_signaling_nan( float32 a )
{

    return ( ( ( a>>22 ) & 0x1FF ) == 0x1FE ) && ( a & 0x003FFFFF );
    2280:	00 64 00 16 	srui r4,r3,22
    2284:	34 01 01 fe 	mvi r1,510
    2288:	20 84 01 ff 	andi r4,r4,0x1ff
    228c:	44 81 00 10 	be r4,r1,22cc <float32_eq+0x9c>
    2290:	00 43 00 16 	srui r3,r2,22
    2294:	34 01 01 fe 	mvi r1,510
    2298:	20 63 01 ff 	andi r3,r3,0x1ff
    229c:	44 61 00 18 	be r3,r1,22fc <float32_eq+0xcc>
         || ( ( extractFloat32Exp( b ) == 0xFF ) && extractFloat32Frac( b ) )
       ) {
        if ( float32_is_signaling_nan( a ) || float32_is_signaling_nan( b ) ) {
            float_raise( float_flag_invalid );
        }
        return 0;
    22a0:	34 01 00 00 	mvi r1,0
    22a4:	c3 a0 00 00 	ret
-------------------------------------------------------------------------------
*/
INLINE bits32 extractFloat32Frac( float32 a )
{

    return a & 0x007FFFFF;
    22a8:	78 04 00 00 	mvhi r4,0x0
    22ac:	38 84 28 40 	ori r4,r4,0x2840
    22b0:	28 81 00 00 	lw r1,(r4+0)
    22b4:	a0 41 08 00 	and r1,r2,r1
*/
flag float32_eq( float32 a, float32 b )
{

    if (    ( ( extractFloat32Exp( a ) == 0xFF ) && extractFloat32Frac( a ) )
         || ( ( extractFloat32Exp( b ) == 0xFF ) && extractFloat32Frac( b ) )
    22b8:	44 20 ff e7 	be r1,r0,2254 <float32_eq+0x24>
    22bc:	00 64 00 16 	srui r4,r3,22
    22c0:	34 01 01 fe 	mvi r1,510
    22c4:	20 84 01 ff 	andi r4,r4,0x1ff
    22c8:	5c 81 ff f2 	bne r4,r1,2290 <float32_eq+0x60>
    22cc:	78 04 00 00 	mvhi r4,0x0
    22d0:	38 84 28 38 	ori r4,r4,0x2838
    22d4:	28 81 00 00 	lw r1,(r4+0)
    22d8:	a0 61 18 00 	and r3,r3,r1
    22dc:	44 60 ff ed 	be r3,r0,2290 <float32_eq+0x60>
-------------------------------------------------------------------------------
*/
void float_raise( int8 flags )
{

    float_exception_flags |= flags;
    22e0:	78 02 00 00 	mvhi r2,0x0
    22e4:	38 42 2c c4 	ori r2,r2,0x2cc4
    22e8:	28 43 00 00 	lw r3,(r2+0)
       ) {
        if ( float32_is_signaling_nan( a ) || float32_is_signaling_nan( b ) ) {
            float_raise( float_flag_invalid );
        }
        return 0;
    22ec:	34 01 00 00 	mvi r1,0
    22f0:	38 63 00 10 	ori r3,r3,0x10
    22f4:	58 43 00 00 	sw (r2+0),r3
    22f8:	c3 a0 00 00 	ret
-------------------------------------------------------------------------------
*/
flag float32_is_signaling_nan( float32 a )
{

    return ( ( ( a>>22 ) & 0x1FF ) == 0x1FE ) && ( a & 0x003FFFFF );
    22fc:	78 04 00 00 	mvhi r4,0x0
    2300:	38 84 28 38 	ori r4,r4,0x2838
    2304:	28 83 00 00 	lw r3,(r4+0)
    2308:	34 01 00 00 	mvi r1,0
    230c:	a0 43 10 00 	and r2,r2,r3
    2310:	44 40 ff d6 	be r2,r0,2268 <float32_eq+0x38>
    2314:	e3 ff ff f3 	bi 22e0 <float32_eq+0xb0>

00002318 <float32_le>:
-------------------------------------------------------------------------------
*/
INLINE int16 extractFloat32Exp( float32 a )
{

    return ( a>>23 ) & 0xFF;
    2318:	00 24 00 17 	srui r4,r1,23
performed according to the IEC/IEEE Standard for Binary Floating-point
Arithmetic.
-------------------------------------------------------------------------------
*/
flag float32_le( float32 a, float32 b )
{
    231c:	b8 20 18 00 	mv r3,r1
-------------------------------------------------------------------------------
*/
INLINE int16 extractFloat32Exp( float32 a )
{

    return ( a>>23 ) & 0xFF;
    2320:	20 84 00 ff 	andi r4,r4,0xff
*/
flag float32_le( float32 a, float32 b )
{
    flag aSign, bSign;

    if (    ( ( extractFloat32Exp( a ) == 0xFF ) && extractFloat32Frac( a ) )
    2324:	34 01 00 ff 	mvi r1,255
    2328:	44 81 00 13 	be r4,r1,2374 <float32_le+0x5c>
-------------------------------------------------------------------------------
*/
INLINE int16 extractFloat32Exp( float32 a )
{

    return ( a>>23 ) & 0xFF;
    232c:	00 44 00 17 	srui r4,r2,23
flag float32_le( float32 a, float32 b )
{
    flag aSign, bSign;

    if (    ( ( extractFloat32Exp( a ) == 0xFF ) && extractFloat32Frac( a ) )
         || ( ( extractFloat32Exp( b ) == 0xFF ) && extractFloat32Frac( b ) )
    2330:	34 01 00 ff 	mvi r1,255
-------------------------------------------------------------------------------
*/
INLINE int16 extractFloat32Exp( float32 a )
{

    return ( a>>23 ) & 0xFF;
    2334:	20 84 00 ff 	andi r4,r4,0xff
flag float32_le( float32 a, float32 b )
{
    flag aSign, bSign;

    if (    ( ( extractFloat32Exp( a ) == 0xFF ) && extractFloat32Frac( a ) )
         || ( ( extractFloat32Exp( b ) == 0xFF ) && extractFloat32Frac( b ) )
    2338:	44 81 00 1b 	be r4,r1,23a4 <float32_le+0x8c>
-------------------------------------------------------------------------------
*/
INLINE flag extractFloat32Sign( float32 a )
{

    return a>>31;
    233c:	00 64 00 1f 	srui r4,r3,31
    2340:	00 41 00 1f 	srui r1,r2,31
        float_raise( float_flag_invalid );
        return 0;
    }
    aSign = extractFloat32Sign( a );
    bSign = extractFloat32Sign( b );
    if ( aSign != bSign ) return aSign || ( (bits32) ( ( a | b )<<1 ) == 0 );
    2344:	44 81 00 07 	be r4,r1,2360 <float32_le+0x48>
    2348:	34 01 00 01 	mvi r1,1
    234c:	5c 80 00 09 	bne r4,r0,2370 <float32_le+0x58>
    2350:	b8 43 08 00 	or r1,r2,r3
    2354:	3c 21 00 01 	sli r1,r1,1

    if (    ( ( extractFloat32Exp( a ) == 0xFF ) && extractFloat32Frac( a ) )
         || ( ( extractFloat32Exp( b ) == 0xFF ) && extractFloat32Frac( b ) )
       ) {
        float_raise( float_flag_invalid );
        return 0;
    2358:	64 21 00 00 	cmpei r1,r1,0
    235c:	c3 a0 00 00 	ret
    }
    aSign = extractFloat32Sign( a );
    bSign = extractFloat32Sign( b );
    if ( aSign != bSign ) return aSign || ( (bits32) ( ( a | b )<<1 ) == 0 );
    return ( a == b ) || ( aSign ^ ( a < b ) );
    2360:	34 01 00 01 	mvi r1,1
    2364:	44 62 00 03 	be r3,r2,2370 <float32_le+0x58>
    2368:	f4 43 18 00 	cmpgu r3,r2,r3

    if (    ( ( extractFloat32Exp( a ) == 0xFF ) && extractFloat32Frac( a ) )
         || ( ( extractFloat32Exp( b ) == 0xFF ) && extractFloat32Frac( b ) )
       ) {
        float_raise( float_flag_invalid );
        return 0;
    236c:	fc 64 08 00 	cmpne r1,r3,r4
    aSign = extractFloat32Sign( a );
    bSign = extractFloat32Sign( b );
    if ( aSign != bSign ) return aSign || ( (bits32) ( ( a | b )<<1 ) == 0 );
    return ( a == b ) || ( aSign ^ ( a < b ) );

}
    2370:	c3 a0 00 00 	ret
-------------------------------------------------------------------------------
*/
INLINE bits32 extractFloat32Frac( float32 a )
{

    return a & 0x007FFFFF;
    2374:	78 04 00 00 	mvhi r4,0x0
    2378:	38 84 28 40 	ori r4,r4,0x2840
    237c:	28 81 00 00 	lw r1,(r4+0)
    2380:	a0 61 08 00 	and r1,r3,r1
*/
flag float32_le( float32 a, float32 b )
{
    flag aSign, bSign;

    if (    ( ( extractFloat32Exp( a ) == 0xFF ) && extractFloat32Frac( a ) )
    2384:	44 20 ff ea 	be r1,r0,232c <float32_le+0x14>
-------------------------------------------------------------------------------
*/
void float_raise( int8 flags )
{

    float_exception_flags |= flags;
    2388:	78 02 00 00 	mvhi r2,0x0
    238c:	38 42 2c c4 	ori r2,r2,0x2cc4
    2390:	28 43 00 00 	lw r3,(r2+0)
         || ( ( extractFloat32Exp( b ) == 0xFF ) && extractFloat32Frac( b ) )
       ) {
        float_raise( float_flag_invalid );
        return 0;
    2394:	34 01 00 00 	mvi r1,0
    2398:	38 63 00 10 	ori r3,r3,0x10
    239c:	58 43 00 00 	sw (r2+0),r3
    23a0:	c3 a0 00 00 	ret
-------------------------------------------------------------------------------
*/
INLINE bits32 extractFloat32Frac( float32 a )
{

    return a & 0x007FFFFF;
    23a4:	78 04 00 00 	mvhi r4,0x0
    23a8:	38 84 28 40 	ori r4,r4,0x2840
    23ac:	28 81 00 00 	lw r1,(r4+0)
    23b0:	a0 41 08 00 	and r1,r2,r1
flag float32_le( float32 a, float32 b )
{
    flag aSign, bSign;

    if (    ( ( extractFloat32Exp( a ) == 0xFF ) && extractFloat32Frac( a ) )
         || ( ( extractFloat32Exp( b ) == 0xFF ) && extractFloat32Frac( b ) )
    23b4:	44 20 ff e2 	be r1,r0,233c <float32_le+0x24>
    23b8:	e3 ff ff f4 	bi 2388 <float32_le+0x70>

000023bc <float32_lt>:
-------------------------------------------------------------------------------
*/
INLINE int16 extractFloat32Exp( float32 a )
{

    return ( a>>23 ) & 0xFF;
    23bc:	00 24 00 17 	srui r4,r1,23
the corresponding value `b', and 0 otherwise.  The comparison is performed
according to the IEC/IEEE Standard for Binary Floating-point Arithmetic.
-------------------------------------------------------------------------------
*/
flag float32_lt( float32 a, float32 b )
{
    23c0:	b8 20 18 00 	mv r3,r1
-------------------------------------------------------------------------------
*/
INLINE int16 extractFloat32Exp( float32 a )
{

    return ( a>>23 ) & 0xFF;
    23c4:	20 84 00 ff 	andi r4,r4,0xff
*/
flag float32_lt( float32 a, float32 b )
{
    flag aSign, bSign;

    if (    ( ( extractFloat32Exp( a ) == 0xFF ) && extractFloat32Frac( a ) )
    23c8:	34 01 00 ff 	mvi r1,255
    23cc:	44 81 00 13 	be r4,r1,2418 <float32_lt+0x5c>
-------------------------------------------------------------------------------
*/
INLINE int16 extractFloat32Exp( float32 a )
{

    return ( a>>23 ) & 0xFF;
    23d0:	00 44 00 17 	srui r4,r2,23
flag float32_lt( float32 a, float32 b )
{
    flag aSign, bSign;

    if (    ( ( extractFloat32Exp( a ) == 0xFF ) && extractFloat32Frac( a ) )
         || ( ( extractFloat32Exp( b ) == 0xFF ) && extractFloat32Frac( b ) )
    23d4:	34 01 00 ff 	mvi r1,255
-------------------------------------------------------------------------------
*/
INLINE int16 extractFloat32Exp( float32 a )
{

    return ( a>>23 ) & 0xFF;
    23d8:	20 84 00 ff 	andi r4,r4,0xff
flag float32_lt( float32 a, float32 b )
{
    flag aSign, bSign;

    if (    ( ( extractFloat32Exp( a ) == 0xFF ) && extractFloat32Frac( a ) )
         || ( ( extractFloat32Exp( b ) == 0xFF ) && extractFloat32Frac( b ) )
    23dc:	44 81 00 1b 	be r4,r1,2448 <float32_lt+0x8c>
-------------------------------------------------------------------------------
*/
INLINE flag extractFloat32Sign( float32 a )
{

    return a>>31;
    23e0:	00 64 00 1f 	srui r4,r3,31
    23e4:	00 41 00 1f 	srui r1,r2,31
        float_raise( float_flag_invalid );
        return 0;
    }
    aSign = extractFloat32Sign( a );
    bSign = extractFloat32Sign( b );
    if ( aSign != bSign ) return aSign && ( (bits32) ( ( a | b )<<1 ) != 0 );
    23e8:	44 81 00 07 	be r4,r1,2404 <float32_lt+0x48>
    23ec:	34 01 00 00 	mvi r1,0
    23f0:	44 80 00 09 	be r4,r0,2414 <float32_lt+0x58>
    23f4:	b8 43 08 00 	or r1,r2,r3
    23f8:	3c 21 00 01 	sli r1,r1,1
Returns 1 if the single-precision floating-point value `a' is less than
the corresponding value `b', and 0 otherwise.  The comparison is performed
according to the IEC/IEEE Standard for Binary Floating-point Arithmetic.
-------------------------------------------------------------------------------
*/
flag float32_lt( float32 a, float32 b )
    23fc:	7c 21 00 00 	cmpnei r1,r1,0
    2400:	c3 a0 00 00 	ret
        return 0;
    }
    aSign = extractFloat32Sign( a );
    bSign = extractFloat32Sign( b );
    if ( aSign != bSign ) return aSign && ( (bits32) ( ( a | b )<<1 ) != 0 );
    return ( a != b ) && ( aSign ^ ( a < b ) );
    2404:	34 01 00 00 	mvi r1,0
    2408:	44 62 00 03 	be r3,r2,2414 <float32_lt+0x58>
    240c:	f4 43 18 00 	cmpgu r3,r2,r3
Returns 1 if the single-precision floating-point value `a' is less than
the corresponding value `b', and 0 otherwise.  The comparison is performed
according to the IEC/IEEE Standard for Binary Floating-point Arithmetic.
-------------------------------------------------------------------------------
*/
flag float32_lt( float32 a, float32 b )
    2410:	fc 64 08 00 	cmpne r1,r3,r4
    aSign = extractFloat32Sign( a );
    bSign = extractFloat32Sign( b );
    if ( aSign != bSign ) return aSign && ( (bits32) ( ( a | b )<<1 ) != 0 );
    return ( a != b ) && ( aSign ^ ( a < b ) );

}
    2414:	c3 a0 00 00 	ret
-------------------------------------------------------------------------------
*/
INLINE bits32 extractFloat32Frac( float32 a )
{

    return a & 0x007FFFFF;
    2418:	78 04 00 00 	mvhi r4,0x0
    241c:	38 84 28 40 	ori r4,r4,0x2840
    2420:	28 81 00 00 	lw r1,(r4+0)
    2424:	a0 61 08 00 	and r1,r3,r1
*/
flag float32_lt( float32 a, float32 b )
{
    flag aSign, bSign;

    if (    ( ( extractFloat32Exp( a ) == 0xFF ) && extractFloat32Frac( a ) )
    2428:	44 20 ff ea 	be r1,r0,23d0 <float32_lt+0x14>
    242c:	78 02 00 00 	mvhi r2,0x0
    2430:	38 42 2c c4 	ori r2,r2,0x2cc4
    2434:	28 43 00 00 	lw r3,(r2+0)
         || ( ( extractFloat32Exp( b ) == 0xFF ) && extractFloat32Frac( b ) )
       ) {
        float_raise( float_flag_invalid );
        return 0;
    2438:	34 01 00 00 	mvi r1,0
    243c:	38 63 00 10 	ori r3,r3,0x10
    2440:	58 43 00 00 	sw (r2+0),r3
    2444:	c3 a0 00 00 	ret
-------------------------------------------------------------------------------
*/
INLINE bits32 extractFloat32Frac( float32 a )
{

    return a & 0x007FFFFF;
    2448:	78 04 00 00 	mvhi r4,0x0
    244c:	38 84 28 40 	ori r4,r4,0x2840
    2450:	28 81 00 00 	lw r1,(r4+0)
    2454:	a0 41 08 00 	and r1,r2,r1
flag float32_lt( float32 a, float32 b )
{
    flag aSign, bSign;

    if (    ( ( extractFloat32Exp( a ) == 0xFF ) && extractFloat32Frac( a ) )
         || ( ( extractFloat32Exp( b ) == 0xFF ) && extractFloat32Frac( b ) )
    2458:	44 20 ff e2 	be r1,r0,23e0 <float32_lt+0x24>
    245c:	e3 ff ff f4 	bi 242c <float32_lt+0x70>

00002460 <float32_eq_signaling>:
-------------------------------------------------------------------------------
*/
INLINE int16 extractFloat32Exp( float32 a )
{

    return ( a>>23 ) & 0xFF;
    2460:	00 24 00 17 	srui r4,r1,23
if either operand is a NaN.  Otherwise, the comparison is performed
according to the IEC/IEEE Standard for Binary Floating-point Arithmetic.
-------------------------------------------------------------------------------
*/
flag float32_eq_signaling( float32 a, float32 b )
{
    2464:	b8 20 18 00 	mv r3,r1
-------------------------------------------------------------------------------
*/
INLINE int16 extractFloat32Exp( float32 a )
{

    return ( a>>23 ) & 0xFF;
    2468:	20 84 00 ff 	andi r4,r4,0xff
-------------------------------------------------------------------------------
*/
flag float32_eq_signaling( float32 a, float32 b )
{

    if (    ( ( extractFloat32Exp( a ) == 0xFF ) && extractFloat32Frac( a ) )
    246c:	34 01 00 ff 	mvi r1,255
    2470:	44 81 00 0b 	be r4,r1,249c <float32_eq_signaling+0x3c>
-------------------------------------------------------------------------------
*/
INLINE int16 extractFloat32Exp( float32 a )
{

    return ( a>>23 ) & 0xFF;
    2474:	00 44 00 17 	srui r4,r2,23
*/
flag float32_eq_signaling( float32 a, float32 b )
{

    if (    ( ( extractFloat32Exp( a ) == 0xFF ) && extractFloat32Frac( a ) )
         || ( ( extractFloat32Exp( b ) == 0xFF ) && extractFloat32Frac( b ) )
    2478:	34 01 00 ff 	mvi r1,255
-------------------------------------------------------------------------------
*/
INLINE int16 extractFloat32Exp( float32 a )
{

    return ( a>>23 ) & 0xFF;
    247c:	20 84 00 ff 	andi r4,r4,0xff
*/
flag float32_eq_signaling( float32 a, float32 b )
{

    if (    ( ( extractFloat32Exp( a ) == 0xFF ) && extractFloat32Frac( a ) )
         || ( ( extractFloat32Exp( b ) == 0xFF ) && extractFloat32Frac( b ) )
    2480:	44 81 00 13 	be r4,r1,24cc <float32_eq_signaling+0x6c>
       ) {
        float_raise( float_flag_invalid );
        return 0;
    }
    return ( a == b ) || ( (bits32) ( ( a | b )<<1 ) == 0 );
    2484:	34 01 00 01 	mvi r1,1
    2488:	44 62 00 04 	be r3,r2,2498 <float32_eq_signaling+0x38>
    248c:	b8 43 08 00 	or r1,r2,r3
    2490:	3c 21 00 01 	sli r1,r1,1

    if (    ( ( extractFloat32Exp( a ) == 0xFF ) && extractFloat32Frac( a ) )
         || ( ( extractFloat32Exp( b ) == 0xFF ) && extractFloat32Frac( b ) )
       ) {
        float_raise( float_flag_invalid );
        return 0;
    2494:	64 21 00 00 	cmpei r1,r1,0
    }
    return ( a == b ) || ( (bits32) ( ( a | b )<<1 ) == 0 );

}
    2498:	c3 a0 00 00 	ret
-------------------------------------------------------------------------------
*/
INLINE bits32 extractFloat32Frac( float32 a )
{

    return a & 0x007FFFFF;
    249c:	78 04 00 00 	mvhi r4,0x0
    24a0:	38 84 28 40 	ori r4,r4,0x2840
    24a4:	28 81 00 00 	lw r1,(r4+0)
    24a8:	a0 61 08 00 	and r1,r3,r1
-------------------------------------------------------------------------------
*/
flag float32_eq_signaling( float32 a, float32 b )
{

    if (    ( ( extractFloat32Exp( a ) == 0xFF ) && extractFloat32Frac( a ) )
    24ac:	44 20 ff f2 	be r1,r0,2474 <float32_eq_signaling+0x14>
    24b0:	78 02 00 00 	mvhi r2,0x0
    24b4:	38 42 2c c4 	ori r2,r2,0x2cc4
    24b8:	28 43 00 00 	lw r3,(r2+0)
         || ( ( extractFloat32Exp( b ) == 0xFF ) && extractFloat32Frac( b ) )
       ) {
        float_raise( float_flag_invalid );
        return 0;
    24bc:	34 01 00 00 	mvi r1,0
    24c0:	38 63 00 10 	ori r3,r3,0x10
    24c4:	58 43 00 00 	sw (r2+0),r3
    24c8:	c3 a0 00 00 	ret
-------------------------------------------------------------------------------
*/
INLINE bits32 extractFloat32Frac( float32 a )
{

    return a & 0x007FFFFF;
    24cc:	78 04 00 00 	mvhi r4,0x0
    24d0:	38 84 28 40 	ori r4,r4,0x2840
    24d4:	28 81 00 00 	lw r1,(r4+0)
    24d8:	a0 41 08 00 	and r1,r2,r1
*/
flag float32_eq_signaling( float32 a, float32 b )
{

    if (    ( ( extractFloat32Exp( a ) == 0xFF ) && extractFloat32Frac( a ) )
         || ( ( extractFloat32Exp( b ) == 0xFF ) && extractFloat32Frac( b ) )
    24dc:	44 20 ff ea 	be r1,r0,2484 <float32_eq_signaling+0x24>
    24e0:	e3 ff ff f4 	bi 24b0 <float32_eq_signaling+0x50>

000024e4 <float32_le_quiet>:
-------------------------------------------------------------------------------
*/
INLINE int16 extractFloat32Exp( float32 a )
{

    return ( a>>23 ) & 0xFF;
    24e4:	00 24 00 17 	srui r4,r1,23
cause an exception.  Otherwise, the comparison is performed according to the
IEC/IEEE Standard for Binary Floating-point Arithmetic.
-------------------------------------------------------------------------------
*/
flag float32_le_quiet( float32 a, float32 b )
{
    24e8:	b8 20 18 00 	mv r3,r1
-------------------------------------------------------------------------------
*/
INLINE int16 extractFloat32Exp( float32 a )
{

    return ( a>>23 ) & 0xFF;
    24ec:	20 84 00 ff 	andi r4,r4,0xff
*/
flag float32_le_quiet( float32 a, float32 b )
{
    flag aSign, bSign;

    if (    ( ( extractFloat32Exp( a ) == 0xFF ) && extractFloat32Frac( a ) )
    24f0:	34 01 00 ff 	mvi r1,255
    24f4:	44 81 00 13 	be r4,r1,2540 <float32_le_quiet+0x5c>
-------------------------------------------------------------------------------
*/
INLINE int16 extractFloat32Exp( float32 a )
{

    return ( a>>23 ) & 0xFF;
    24f8:	00 44 00 17 	srui r4,r2,23
flag float32_le_quiet( float32 a, float32 b )
{
    flag aSign, bSign;

    if (    ( ( extractFloat32Exp( a ) == 0xFF ) && extractFloat32Frac( a ) )
         || ( ( extractFloat32Exp( b ) == 0xFF ) && extractFloat32Frac( b ) )
    24fc:	34 01 00 ff 	mvi r1,255
-------------------------------------------------------------------------------
*/
INLINE int16 extractFloat32Exp( float32 a )
{

    return ( a>>23 ) & 0xFF;
    2500:	20 84 00 ff 	andi r4,r4,0xff
flag float32_le_quiet( float32 a, float32 b )
{
    flag aSign, bSign;

    if (    ( ( extractFloat32Exp( a ) == 0xFF ) && extractFloat32Frac( a ) )
         || ( ( extractFloat32Exp( b ) == 0xFF ) && extractFloat32Frac( b ) )
    2504:	44 81 00 1e 	be r4,r1,257c <float32_le_quiet+0x98>
-------------------------------------------------------------------------------
*/
INLINE flag extractFloat32Sign( float32 a )
{

    return a>>31;
    2508:	00 64 00 1f 	srui r4,r3,31
    250c:	00 41 00 1f 	srui r1,r2,31
        }
        return 0;
    }
    aSign = extractFloat32Sign( a );
    bSign = extractFloat32Sign( b );
    if ( aSign != bSign ) return aSign || ( (bits32) ( ( a | b )<<1 ) == 0 );
    2510:	44 81 00 07 	be r4,r1,252c <float32_le_quiet+0x48>
    2514:	34 01 00 01 	mvi r1,1
    2518:	5c 80 00 09 	bne r4,r0,253c <float32_le_quiet+0x58>
    251c:	b8 43 08 00 	or r1,r2,r3
    2520:	3c 21 00 01 	sli r1,r1,1
         || ( ( extractFloat32Exp( b ) == 0xFF ) && extractFloat32Frac( b ) )
       ) {
        if ( float32_is_signaling_nan( a ) || float32_is_signaling_nan( b ) ) {
            float_raise( float_flag_invalid );
        }
        return 0;
    2524:	64 21 00 00 	cmpei r1,r1,0
    2528:	c3 a0 00 00 	ret
    }
    aSign = extractFloat32Sign( a );
    bSign = extractFloat32Sign( b );
    if ( aSign != bSign ) return aSign || ( (bits32) ( ( a | b )<<1 ) == 0 );
    return ( a == b ) || ( aSign ^ ( a < b ) );
    252c:	34 01 00 01 	mvi r1,1
    2530:	44 62 00 03 	be r3,r2,253c <float32_le_quiet+0x58>
    2534:	f4 43 18 00 	cmpgu r3,r2,r3
         || ( ( extractFloat32Exp( b ) == 0xFF ) && extractFloat32Frac( b ) )
       ) {
        if ( float32_is_signaling_nan( a ) || float32_is_signaling_nan( b ) ) {
            float_raise( float_flag_invalid );
        }
        return 0;
    2538:	fc 64 08 00 	cmpne r1,r3,r4
    aSign = extractFloat32Sign( a );
    bSign = extractFloat32Sign( b );
    if ( aSign != bSign ) return aSign || ( (bits32) ( ( a | b )<<1 ) == 0 );
    return ( a == b ) || ( aSign ^ ( a < b ) );

}
    253c:	c3 a0 00 00 	ret
-------------------------------------------------------------------------------
*/
INLINE bits32 extractFloat32Frac( float32 a )
{

    return a & 0x007FFFFF;
    2540:	78 04 00 00 	mvhi r4,0x0
    2544:	38 84 28 40 	ori r4,r4,0x2840
    2548:	28 81 00 00 	lw r1,(r4+0)
    254c:	a0 61 08 00 	and r1,r3,r1
*/
flag float32_le_quiet( float32 a, float32 b )
{
    flag aSign, bSign;

    if (    ( ( extractFloat32Exp( a ) == 0xFF ) && extractFloat32Frac( a ) )
    2550:	44 20 ff ea 	be r1,r0,24f8 <float32_le_quiet+0x14>
-------------------------------------------------------------------------------
*/
flag float32_is_signaling_nan( float32 a )
{

    return ( ( ( a>>22 ) & 0x1FF ) == 0x1FE ) && ( a & 0x003FFFFF );
    2554:	00 64 00 16 	srui r4,r3,22
    2558:	34 01 01 fe 	mvi r1,510
    255c:	20 84 01 ff 	andi r4,r4,0x1ff
    2560:	44 81 00 10 	be r4,r1,25a0 <float32_le_quiet+0xbc>
    2564:	00 43 00 16 	srui r3,r2,22
    2568:	34 01 01 fe 	mvi r1,510
    256c:	20 63 01 ff 	andi r3,r3,0x1ff
    2570:	44 61 00 18 	be r3,r1,25d0 <float32_le_quiet+0xec>
         || ( ( extractFloat32Exp( b ) == 0xFF ) && extractFloat32Frac( b ) )
       ) {
        if ( float32_is_signaling_nan( a ) || float32_is_signaling_nan( b ) ) {
            float_raise( float_flag_invalid );
        }
        return 0;
    2574:	34 01 00 00 	mvi r1,0
    2578:	c3 a0 00 00 	ret
-------------------------------------------------------------------------------
*/
INLINE bits32 extractFloat32Frac( float32 a )
{

    return a & 0x007FFFFF;
    257c:	78 04 00 00 	mvhi r4,0x0
    2580:	38 84 28 40 	ori r4,r4,0x2840
    2584:	28 81 00 00 	lw r1,(r4+0)
    2588:	a0 41 08 00 	and r1,r2,r1
flag float32_le_quiet( float32 a, float32 b )
{
    flag aSign, bSign;

    if (    ( ( extractFloat32Exp( a ) == 0xFF ) && extractFloat32Frac( a ) )
         || ( ( extractFloat32Exp( b ) == 0xFF ) && extractFloat32Frac( b ) )
    258c:	44 20 ff df 	be r1,r0,2508 <float32_le_quiet+0x24>
    2590:	00 64 00 16 	srui r4,r3,22
    2594:	34 01 01 fe 	mvi r1,510
    2598:	20 84 01 ff 	andi r4,r4,0x1ff
    259c:	5c 81 ff f2 	bne r4,r1,2564 <float32_le_quiet+0x80>
    25a0:	78 04 00 00 	mvhi r4,0x0
    25a4:	38 84 28 38 	ori r4,r4,0x2838
    25a8:	28 81 00 00 	lw r1,(r4+0)
    25ac:	a0 61 18 00 	and r3,r3,r1
    25b0:	44 60 ff ed 	be r3,r0,2564 <float32_le_quiet+0x80>
-------------------------------------------------------------------------------
*/
void float_raise( int8 flags )
{

    float_exception_flags |= flags;
    25b4:	78 02 00 00 	mvhi r2,0x0
    25b8:	38 42 2c c4 	ori r2,r2,0x2cc4
    25bc:	28 43 00 00 	lw r3,(r2+0)
       ) {
        if ( float32_is_signaling_nan( a ) || float32_is_signaling_nan( b ) ) {
            float_raise( float_flag_invalid );
        }
        return 0;
    25c0:	34 01 00 00 	mvi r1,0
    25c4:	38 63 00 10 	ori r3,r3,0x10
    25c8:	58 43 00 00 	sw (r2+0),r3
    25cc:	c3 a0 00 00 	ret
-------------------------------------------------------------------------------
*/
flag float32_is_signaling_nan( float32 a )
{

    return ( ( ( a>>22 ) & 0x1FF ) == 0x1FE ) && ( a & 0x003FFFFF );
    25d0:	78 04 00 00 	mvhi r4,0x0
    25d4:	38 84 28 38 	ori r4,r4,0x2838
    25d8:	28 83 00 00 	lw r3,(r4+0)
    25dc:	34 01 00 00 	mvi r1,0
    25e0:	a0 43 10 00 	and r2,r2,r3
    25e4:	44 40 ff d6 	be r2,r0,253c <float32_le_quiet+0x58>
    25e8:	e3 ff ff f3 	bi 25b4 <float32_le_quiet+0xd0>

000025ec <float32_lt_quiet>:
-------------------------------------------------------------------------------
*/
INLINE int16 extractFloat32Exp( float32 a )
{

    return ( a>>23 ) & 0xFF;
    25ec:	00 24 00 17 	srui r4,r1,23
exception.  Otherwise, the comparison is performed according to the IEC/IEEE
Standard for Binary Floating-point Arithmetic.
-------------------------------------------------------------------------------
*/
flag float32_lt_quiet( float32 a, float32 b )
{
    25f0:	b8 20 18 00 	mv r3,r1
-------------------------------------------------------------------------------
*/
INLINE int16 extractFloat32Exp( float32 a )
{

    return ( a>>23 ) & 0xFF;
    25f4:	20 84 00 ff 	andi r4,r4,0xff
*/
flag float32_lt_quiet( float32 a, float32 b )
{
    flag aSign, bSign;

    if (    ( ( extractFloat32Exp( a ) == 0xFF ) && extractFloat32Frac( a ) )
    25f8:	34 01 00 ff 	mvi r1,255
    25fc:	44 81 00 13 	be r4,r1,2648 <float32_lt_quiet+0x5c>
-------------------------------------------------------------------------------
*/
INLINE int16 extractFloat32Exp( float32 a )
{

    return ( a>>23 ) & 0xFF;
    2600:	00 44 00 17 	srui r4,r2,23
flag float32_lt_quiet( float32 a, float32 b )
{
    flag aSign, bSign;

    if (    ( ( extractFloat32Exp( a ) == 0xFF ) && extractFloat32Frac( a ) )
         || ( ( extractFloat32Exp( b ) == 0xFF ) && extractFloat32Frac( b ) )
    2604:	34 01 00 ff 	mvi r1,255
-------------------------------------------------------------------------------
*/
INLINE int16 extractFloat32Exp( float32 a )
{

    return ( a>>23 ) & 0xFF;
    2608:	20 84 00 ff 	andi r4,r4,0xff
flag float32_lt_quiet( float32 a, float32 b )
{
    flag aSign, bSign;

    if (    ( ( extractFloat32Exp( a ) == 0xFF ) && extractFloat32Frac( a ) )
         || ( ( extractFloat32Exp( b ) == 0xFF ) && extractFloat32Frac( b ) )
    260c:	44 81 00 1e 	be r4,r1,2684 <float32_lt_quiet+0x98>
-------------------------------------------------------------------------------
*/
INLINE flag extractFloat32Sign( float32 a )
{

    return a>>31;
    2610:	00 64 00 1f 	srui r4,r3,31
    2614:	00 41 00 1f 	srui r1,r2,31
        }
        return 0;
    }
    aSign = extractFloat32Sign( a );
    bSign = extractFloat32Sign( b );
    if ( aSign != bSign ) return aSign && ( (bits32) ( ( a | b )<<1 ) != 0 );
    2618:	44 81 00 07 	be r4,r1,2634 <float32_lt_quiet+0x48>
    261c:	34 01 00 00 	mvi r1,0
    2620:	44 80 00 09 	be r4,r0,2644 <float32_lt_quiet+0x58>
    2624:	b8 43 08 00 	or r1,r2,r3
    2628:	3c 21 00 01 	sli r1,r1,1
the corresponding value `b', and 0 otherwise.  Quiet NaNs do not cause an
exception.  Otherwise, the comparison is performed according to the IEC/IEEE
Standard for Binary Floating-point Arithmetic.
-------------------------------------------------------------------------------
*/
flag float32_lt_quiet( float32 a, float32 b )
    262c:	7c 21 00 00 	cmpnei r1,r1,0
    2630:	c3 a0 00 00 	ret
        return 0;
    }
    aSign = extractFloat32Sign( a );
    bSign = extractFloat32Sign( b );
    if ( aSign != bSign ) return aSign && ( (bits32) ( ( a | b )<<1 ) != 0 );
    return ( a != b ) && ( aSign ^ ( a < b ) );
    2634:	34 01 00 00 	mvi r1,0
    2638:	44 62 00 03 	be r3,r2,2644 <float32_lt_quiet+0x58>
    263c:	f4 43 18 00 	cmpgu r3,r2,r3
the corresponding value `b', and 0 otherwise.  Quiet NaNs do not cause an
exception.  Otherwise, the comparison is performed according to the IEC/IEEE
Standard for Binary Floating-point Arithmetic.
-------------------------------------------------------------------------------
*/
flag float32_lt_quiet( float32 a, float32 b )
    2640:	fc 64 08 00 	cmpne r1,r3,r4
    aSign = extractFloat32Sign( a );
    bSign = extractFloat32Sign( b );
    if ( aSign != bSign ) return aSign && ( (bits32) ( ( a | b )<<1 ) != 0 );
    return ( a != b ) && ( aSign ^ ( a < b ) );

}
    2644:	c3 a0 00 00 	ret
-------------------------------------------------------------------------------
*/
INLINE bits32 extractFloat32Frac( float32 a )
{

    return a & 0x007FFFFF;
    2648:	78 04 00 00 	mvhi r4,0x0
    264c:	38 84 28 40 	ori r4,r4,0x2840
    2650:	28 81 00 00 	lw r1,(r4+0)
    2654:	a0 61 08 00 	and r1,r3,r1
*/
flag float32_lt_quiet( float32 a, float32 b )
{
    flag aSign, bSign;

    if (    ( ( extractFloat32Exp( a ) == 0xFF ) && extractFloat32Frac( a ) )
    2658:	44 20 ff ea 	be r1,r0,2600 <float32_lt_quiet+0x14>
    265c:	00 64 00 16 	srui r4,r3,22
    2660:	34 01 01 fe 	mvi r1,510
    2664:	20 84 01 ff 	andi r4,r4,0x1ff
    2668:	44 81 00 10 	be r4,r1,26a8 <float32_lt_quiet+0xbc>
    266c:	00 43 00 16 	srui r3,r2,22
    2670:	34 01 01 fe 	mvi r1,510
    2674:	20 63 01 ff 	andi r3,r3,0x1ff
    2678:	44 61 00 18 	be r3,r1,26d8 <float32_lt_quiet+0xec>
         || ( ( extractFloat32Exp( b ) == 0xFF ) && extractFloat32Frac( b ) )
       ) {
        if ( float32_is_signaling_nan( a ) || float32_is_signaling_nan( b ) ) {
            float_raise( float_flag_invalid );
        }
        return 0;
    267c:	34 01 00 00 	mvi r1,0
    2680:	c3 a0 00 00 	ret
-------------------------------------------------------------------------------
*/
INLINE bits32 extractFloat32Frac( float32 a )
{

    return a & 0x007FFFFF;
    2684:	78 04 00 00 	mvhi r4,0x0
    2688:	38 84 28 40 	ori r4,r4,0x2840
    268c:	28 81 00 00 	lw r1,(r4+0)
    2690:	a0 41 08 00 	and r1,r2,r1
flag float32_lt_quiet( float32 a, float32 b )
{
    flag aSign, bSign;

    if (    ( ( extractFloat32Exp( a ) == 0xFF ) && extractFloat32Frac( a ) )
         || ( ( extractFloat32Exp( b ) == 0xFF ) && extractFloat32Frac( b ) )
    2694:	44 20 ff df 	be r1,r0,2610 <float32_lt_quiet+0x24>
    2698:	00 64 00 16 	srui r4,r3,22
    269c:	34 01 01 fe 	mvi r1,510
    26a0:	20 84 01 ff 	andi r4,r4,0x1ff
    26a4:	5c 81 ff f2 	bne r4,r1,266c <float32_lt_quiet+0x80>
    26a8:	78 04 00 00 	mvhi r4,0x0
    26ac:	38 84 28 38 	ori r4,r4,0x2838
    26b0:	28 81 00 00 	lw r1,(r4+0)
    26b4:	a0 61 18 00 	and r3,r3,r1
    26b8:	44 60 ff ed 	be r3,r0,266c <float32_lt_quiet+0x80>
-------------------------------------------------------------------------------
*/
void float_raise( int8 flags )
{

    float_exception_flags |= flags;
    26bc:	78 02 00 00 	mvhi r2,0x0
    26c0:	38 42 2c c4 	ori r2,r2,0x2cc4
    26c4:	28 43 00 00 	lw r3,(r2+0)
       ) {
        if ( float32_is_signaling_nan( a ) || float32_is_signaling_nan( b ) ) {
            float_raise( float_flag_invalid );
        }
        return 0;
    26c8:	34 01 00 00 	mvi r1,0
    26cc:	38 63 00 10 	ori r3,r3,0x10
    26d0:	58 43 00 00 	sw (r2+0),r3
    26d4:	c3 a0 00 00 	ret
-------------------------------------------------------------------------------
*/
flag float32_is_signaling_nan( float32 a )
{

    return ( ( ( a>>22 ) & 0x1FF ) == 0x1FE ) && ( a & 0x003FFFFF );
    26d8:	78 04 00 00 	mvhi r4,0x0
    26dc:	38 84 28 38 	ori r4,r4,0x2838
    26e0:	28 83 00 00 	lw r3,(r4+0)
    26e4:	34 01 00 00 	mvi r1,0
    26e8:	a0 43 10 00 	and r2,r2,r3
    26ec:	44 40 ff d6 	be r2,r0,2644 <float32_lt_quiet+0x58>
    26f0:	e3 ff ff f3 	bi 26bc <float32_lt_quiet+0xd0>

000026f4 <float32_abs>:
-------------------------------------------------------------------------------
This is an abs function
-------------------------------------------------------------------------------
*/
float32 float32_abs(float32 a)
{
    26f4:	37 9c ff fc 	addi sp,sp,-4
    26f8:	5b 9d 00 04 	sw (sp+4),ra
    26fc:	b8 20 10 00 	mv r2,r1
	if ( extractFloat32Sign( a )){
    2700:	4c 20 00 04 	bge r1,r0,2710 <float32_abs+0x1c>
	return float32_mul( a, 0xBF800000 ) ;
    2704:	78 02 bf 80 	mvhi r2,0xbf80
    2708:	fb ff fc 6c 	calli 18b8 <float32_mul>
    270c:	b8 20 10 00 	mv r2,r1
	}
	else {
	return a;
	}
}
    2710:	b8 40 08 00 	mv r1,r2
    2714:	2b 9d 00 04 	lw ra,(sp+4)
    2718:	37 9c 00 04 	addi sp,sp,4
    271c:	c3 a0 00 00 	ret

00002720 <float32_artan>:
This is an approximation of an arctan function, for values in the range [-1,1] 
Pi_4=0x3F490FD8,0.2447=0x3E7A92A3 , 0.0663=0x3D87C84B
-------------------------------------------------------------------------------
*/
float32 float32_artan( float32 a)
{
    2720:	37 9c ff f0 	addi sp,sp,-16
    2724:	5b 8b 00 10 	sw (sp+16),r11
    2728:	5b 8c 00 0c 	sw (sp+12),r12
    272c:	5b 8d 00 08 	sw (sp+8),r13
    2730:	5b 9d 00 04 	sw (sp+4),ra
	float32 b = float32_mul(0x3F490FD8,a);
    2734:	78 02 00 00 	mvhi r2,0x0
    2738:	38 42 28 4c 	ori r2,r2,0x284c
This is an approximation of an arctan function, for values in the range [-1,1] 
Pi_4=0x3F490FD8,0.2447=0x3E7A92A3 , 0.0663=0x3D87C84B
-------------------------------------------------------------------------------
*/
float32 float32_artan( float32 a)
{
    273c:	b8 20 58 00 	mv r11,r1
	float32 b = float32_mul(0x3F490FD8,a);
    2740:	28 41 00 00 	lw r1,(r2+0)
    2744:	b9 60 10 00 	mv r2,r11
    2748:	fb ff fc 5c 	calli 18b8 <float32_mul>
    274c:	b8 20 60 00 	mv r12,r1
	float32 i = float32_abs(a);
    2750:	b9 60 08 00 	mv r1,r11
    2754:	fb ff ff e8 	calli 26f4 <float32_abs>
	float32 c = float32_add(i,0xBF800000);
    2758:	78 02 bf 80 	mvhi r2,0xbf80
-------------------------------------------------------------------------------
*/
float32 float32_artan( float32 a)
{
	float32 b = float32_mul(0x3F490FD8,a);
	float32 i = float32_abs(a);
    275c:	b8 20 68 00 	mv r13,r1
	float32 c = float32_add(i,0xBF800000);
    2760:	fb ff fc 3c 	calli 1850 <float32_add>
    2764:	b8 20 10 00 	mv r2,r1
	float32 d = float32_mul(a,c);
    2768:	b9 60 08 00 	mv r1,r11
    276c:	fb ff fc 53 	calli 18b8 <float32_mul>
	float32 e = float32_mul(i,0x3D87C84B);
    2770:	78 03 00 00 	mvhi r3,0x0
    2774:	38 63 28 50 	ori r3,r3,0x2850
    2778:	28 62 00 00 	lw r2,(r3+0)
float32 float32_artan( float32 a)
{
	float32 b = float32_mul(0x3F490FD8,a);
	float32 i = float32_abs(a);
	float32 c = float32_add(i,0xBF800000);
	float32 d = float32_mul(a,c);
    277c:	b8 20 58 00 	mv r11,r1
	float32 e = float32_mul(i,0x3D87C84B);
    2780:	b9 a0 08 00 	mv r1,r13
    2784:	fb ff fc 4d 	calli 18b8 <float32_mul>
	float32 f = float32_add(0x3E7A92A3,e);
    2788:	78 03 00 00 	mvhi r3,0x0
    278c:	38 63 28 54 	ori r3,r3,0x2854
{
	float32 b = float32_mul(0x3F490FD8,a);
	float32 i = float32_abs(a);
	float32 c = float32_add(i,0xBF800000);
	float32 d = float32_mul(a,c);
	float32 e = float32_mul(i,0x3D87C84B);
    2790:	b8 20 10 00 	mv r2,r1
	float32 f = float32_add(0x3E7A92A3,e);
    2794:	28 61 00 00 	lw r1,(r3+0)
    2798:	fb ff fc 2e 	calli 1850 <float32_add>
	float32 g = float32_mul(f,d);
    279c:	b9 60 10 00 	mv r2,r11
    27a0:	fb ff fc 46 	calli 18b8 <float32_mul>
    27a4:	b8 20 10 00 	mv r2,r1
	//float32 j = float32_mul(g,0xBF800000);
	float32 h = float32_sub(b,g);
    27a8:	b9 80 08 00 	mv r1,r12
    27ac:	fb ff fc 36 	calli 1884 <float32_sub>
	return h;
}
    27b0:	2b 9d 00 04 	lw ra,(sp+4)
    27b4:	2b 8b 00 10 	lw r11,(sp+16)
    27b8:	2b 8c 00 0c 	lw r12,(sp+12)
    27bc:	2b 8d 00 08 	lw r13,(sp+8)
    27c0:	37 9c 00 10 	addi sp,sp,16
    27c4:	c3 a0 00 00 	ret

000027c8 <float32_pow2>:
-------------------------------------------------------------------------------
This is the square function
-------------------------------------------------------------------------------
*/
float32 float32_pow2( float32 a)
{
    27c8:	37 9c ff fc 	addi sp,sp,-4
    27cc:	5b 9d 00 04 	sw (sp+4),ra
	return float32_mul(a,a);
    27d0:	b8 20 10 00 	mv r2,r1
    27d4:	fb ff fc 39 	calli 18b8 <float32_mul>
}
    27d8:	2b 9d 00 04 	lw ra,(sp+4)
    27dc:	37 9c 00 04 	addi sp,sp,4
    27e0:	c3 a0 00 00 	ret
