Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 29 17:01:17 2020
| Host         : flamingo running 64-bit CentOS release 6.10 (Final)
| Command      : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
| Design       : top
| Device       : xcvu095ffva2104-2
| Design State : Synthesized
-------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs*                  | 2988 |     0 |    537600 |  0.56 |
|   LUT as Logic             | 1459 |     0 |    537600 |  0.27 |
|   LUT as Memory            | 1529 |     0 |     76800 |  1.99 |
|     LUT as Distributed RAM | 1288 |     0 |           |       |
|     LUT as Shift Register  |  241 |     0 |           |       |
| CLB Registers              | 3413 |     0 |   1075200 |  0.32 |
|   Register as Flip Flop    | 3413 |     0 |   1075200 |  0.32 |
|   Register as Latch        |    0 |     0 |   1075200 |  0.00 |
| CARRY8                     |  183 |     0 |     67200 |  0.27 |
| F7 Muxes                   |   68 |     0 |    268800 |  0.03 |
| F8 Muxes                   |   34 |     0 |    134400 |  0.03 |
| F9 Muxes                   |    0 |     0 |     67200 |  0.00 |
+----------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 196   |          Yes |           - |          Set |
| 489   |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 2728  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |      1728 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |      1728 |  0.00 |
|   RAMB18       |    0 |     0 |      3456 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   22 |     0 |       768 |  2.86 |
|   DSP48E2 only |   22 |       |           |       |
+----------------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |   42 |     0 |       832 |  5.05 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    1 |     0 |       960 |  0.10 |
|   BUFGCE             |    1 |     0 |       384 |  0.26 |
|   BUFGCE_DIV         |    0 |     0 |        64 |  0.00 |
|   BUFG_GT            |    0 |     0 |       384 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |       128 |  0.00 |
| PLLE3_ADV            |    0 |     0 |        32 |  0.00 |
| MMCME3_ADV           |    0 |     0 |        16 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMAC            |    0 |     0 |         4 |  0.00 |
| GTHE3_CHANNEL   |    0 |     0 |        28 |  0.00 |
| GTHE3_COMMON    |    0 |     0 |         7 |  0.00 |
| GTYE3_CHANNEL   |    0 |     0 |        24 |  0.00 |
| GTYE3_COMMON    |    0 |     0 |         6 |  0.00 |
| IBUFDS_GTE3     |    0 |     0 |        26 |  0.00 |
| ILKN            |    0 |     0 |         6 |  0.00 |
| OBUFDS_GTE3     |    0 |     0 |        26 |  0.00 |
| OBUFDS_GTE3_ADV |    0 |     0 |        26 |  0.00 |
| PCIE_3_1        |    0 |     0 |         4 |  0.00 |
| SYSMONE1        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE3 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 2728 |            Register |
| RAMD32   | 1004 |                 CLB |
| LUT2     |  802 |                 CLB |
| RAMD64E  |  704 |                 CLB |
| FDCE     |  489 |            Register |
| LUT3     |  302 |                 CLB |
| LUT4     |  285 |                 CLB |
| LUT1     |  265 |                 CLB |
| LUT6     |  251 |                 CLB |
| SRL16E   |  241 |                 CLB |
| FDPE     |  196 |            Register |
| CARRY8   |  183 |                 CLB |
| RAMS32   |  140 |                 CLB |
| MUXF7    |   68 |                 CLB |
| LUT5     |   51 |                 CLB |
| MUXF8    |   34 |                 CLB |
| DSP48E2  |   22 |          Arithmetic |
| OBUF     |   21 |                 I/O |
| INBUF    |   21 |                 I/O |
| IBUFCTRL |   21 |              Others |
| BUFGCE   |    1 |               Clock |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


