--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\eda\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s
3 -n 3 -fastpaths -xml poetic_circuit.twx poetic_circuit.ncd -o
poetic_circuit.twr poetic_circuit.pcf

Design file:              poetic_circuit.ncd
Physical constraint file: poetic_circuit.pcf
Device,package,speed:     xc6slx150,fgg484,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
ADC0_SDO    |    5.404(R)|      SLOW  |   -3.084(R)|      FAST  |clock_BUFGP       |   0.000|
USB_TX      |    5.177(R)|      SLOW  |   -1.306(R)|      FAST  |clock_BUFGP       |   0.000|
reset_N     |    0.121(R)|      FAST  |    0.938(R)|      SLOW  |clock_BUFGP       |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clock to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
ADC0_CS     |        11.797(R)|      SLOW  |         6.800(R)|      FAST  |clock_BUFGP       |   0.000|
ADC_SCLK    |        11.130(R)|      SLOW  |         6.480(R)|      FAST  |clock_BUFGP       |   0.000|
DAC_SCLK    |        15.674(R)|      SLOW  |         9.307(R)|      FAST  |clock_BUFGP       |   0.000|
DAC_SDO     |        13.700(R)|      SLOW  |         8.047(R)|      FAST  |clock_BUFGP       |   0.000|
DAC_SYNC    |        13.669(R)|      SLOW  |         8.017(R)|      FAST  |clock_BUFGP       |   0.000|
LED0_1      |        10.154(R)|      SLOW  |         5.938(R)|      FAST  |clock_BUFGP       |   0.000|
Sa_bot      |        16.083(R)|      SLOW  |         8.178(R)|      FAST  |clock_BUFGP       |   0.000|
Sa_top      |        19.186(R)|      SLOW  |        10.037(R)|      FAST  |clock_BUFGP       |   0.000|
Sb_bot      |        15.462(R)|      SLOW  |         7.825(R)|      FAST  |clock_BUFGP       |   0.000|
Sb_top      |        15.262(R)|      SLOW  |         7.680(R)|      FAST  |clock_BUFGP       |   0.000|
Sc_bot      |        14.516(R)|      SLOW  |         7.253(R)|      FAST  |clock_BUFGP       |   0.000|
Sc_top      |        14.189(R)|      SLOW  |         7.020(R)|      FAST  |clock_BUFGP       |   0.000|
USB_RX      |        15.967(R)|      SLOW  |         8.861(R)|      FAST  |clock_BUFGP       |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |   11.030|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
Hall_A         |Sb_bot         |    8.793|
Hall_A         |Sb_top         |    8.593|
Hall_A         |Sc_bot         |   10.712|
Hall_A         |Sc_top         |   10.385|
Hall_B         |Sa_bot         |    8.711|
Hall_B         |Sa_top         |   11.814|
Hall_B         |Sc_bot         |   10.681|
Hall_B         |Sc_top         |   10.354|
Hall_C         |Sa_bot         |    8.887|
Hall_C         |Sa_top         |   11.990|
Hall_C         |Sb_bot         |    8.698|
Hall_C         |Sb_top         |    8.498|
---------------+---------------+---------+


Analysis completed Fri Jul 30 11:35:46 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4796 MB



