m255
K3
13
cModel Technology
Z0 dC:\Documents and Settings\Greg Mefford\My Documents\My Dropbox\UC Stuff\VLSI System Design\git\vlsi681spring09\projects\LC3\modelsim
vALU
IhcfJed<Kz@b[A<BK?DN[W0
VB91[H4<zPHaMV<:ClAFWh1
Z1 dC:\Documents and Settings\Greg Mefford\My Documents\My Dropbox\UC Stuff\VLSI System Design\git\vlsi681spring09\projects\LC3
w1242663447
8C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/ALU.v
FC:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/ALU.v
L0 1
Z2 OV;L;6.4a;39
r1
31
Z3 o-work work -nocovercells -O0
n@a@l@u
!s100 afL8hI_CZEQ4_1OVjDZ^;2
!s85 0
vcontrol
I6h0WFS46IIhgXAZXN8h@S1
VnCmHM[0a]D?AoUTS=82^N0
R1
w1243567720
8C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/control.v
FC:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/control.v
L0 1
R2
r1
31
R3
!s100 M^_ePl?l:^m3[Dc@O=f5]3
!s85 0
vData
Ic=?kYoSW_4g=394]SUA:V1
VFRgQ?1K3oZZC6Mj4cZLn72
R1
w1243564143
8C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/Data.v
FC:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/Data.v
L0 1
R2
r1
31
R3
n@data
!s100 4Q[jjcEX;SIm<K;ojb7YZ3
!s85 0
vDataram
IQ>nA=;NjmAhlJl1]4<;el2
V7XSWV@jgU]iI@n:z8AFd42
R1
Z4 w1242374866
8C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/Dataram.v
FC:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/Dataram.v
L0 5
R2
r1
31
R3
n@dataram
!s100 4bB9UGhRLY3V1zSOE=iF50
!s85 0
veffective_address
IR7P^EzP5T`UBkm89eHRM53
VYNKjjI_b>hzeHD]Y34foL3
R1
w1242591347
8C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/effective_address.v
FC:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/effective_address.v
L0 1
R2
r1
31
R3
!s100 4@bOZMmUY6f[:j@]cAV_Y2
!s85 0
vExecution
I`<JEX@eCPMRnN1C31P;U=1
ViViiQ0TZ>aCUYALh:S2?S0
R1
w1243567958
8C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/Execution.v
FC:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/Execution.v
L0 1
R2
r1
31
R3
n@execution
!s100 JRWJTo@P5j4k914hnJCB90
!s85 0
vinc16
IUi=WnU?DGLTkndhnbKD[A3
VFoAoBXz9_YDoZizNC5_8n0
R1
w1242483164
8C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/inc16.v
FC:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/inc16.v
L0 1
R2
r1
31
R3
!s100 LUHn9bUI`Vi7_o3VgLTg52
!s85 0
vInstram
IzReAL>feR3kMeD:aDFD[z1
V0_5]c7]M^`2`VhYWnUa621
R1
R4
8C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/Instram.v
FC:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/Instram.v
L0 1
R2
r1
31
R3
n@instram
!s100 AQ?i1WUSTBA5jUYGDB^Ce2
!s85 0
vInstruction_Fetch
!s100 _KXV02JBJ9WWoO7D<=9LE0
I]@F?AWBm_O[lS96nTPbha1
ViNmnD4Qh]TUH@@z^TYbLL3
R1
w1243567857
8C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/Instruction_Fetch.v
FC:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/Instruction_Fetch.v
L0 1
R2
r1
!s85 0
31
R3
n@instruction_@fetch
vLC3
I2<?UXn]]0:]Yah:60kLGo3
VU;BWDM9QJ1=Kk<:RllUGf1
R1
w1243567896
8C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.v
FC:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.v
L0 1
R2
r1
31
R3
n@l@c3
!s100 dfS6oC3ao01GI5bVHDJJ91
!s85 0
vlpm_counter0
ISAbi7E4HcjTanlUig137M0
V;W6A_VfY_F<@HZMz@M0b30
R1
w1242501769
8C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/lpm_counter0_bb.v
FC:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/lpm_counter0_bb.v
L0 34
R2
r1
31
R3
!s100 zRfnj=D`9_9QRYQ`IijKE1
!s85 0
vmux16
IBi:=b4fJVLP2_AiP6P91P1
V8=[TP;g?P9a@6SV=e7ME;1
R1
w1241484736
8C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/mux16.v
FC:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/mux16.v
L0 1
R2
r1
31
R3
!s100 fLJ5=hMNcBl2noeXe[[Ec2
!s85 0
vRAM_data
I113DX=hihbigABdf89]i81
VI;lSf;AR]k2O[TS^HS_8_0
Z5 w1240882867
8C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/modelsim/RAM_data.v
FC:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/modelsim/RAM_data.v
L0 1
R2
r1
31
R3
n@r@a@m_data
!s100 DC9dPYL;V5koB@hFEMb_z0
!s85 0
vRAM_instruction
I9e<MEe?j0`XUi^U0^>60o2
VUjCbYjkZFoRdOYA[3Sf^T3
R5
8C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/modelsim/RAM_instruction.v
FC:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/modelsim/RAM_instruction.v
L0 1
R2
r1
31
R3
n@r@a@m_instruction
!s100 ofA@N<ZLzidAf8DoP5;Ra3
!s85 0
vreg16
IcSF`>GoaCnQjWC?RADzgd3
V2z4lZ5JIDMB42K62CekF11
R1
R5
8C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/reg16.v
FC:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/reg16.v
L0 1
R2
r1
31
R3
!s100 [hg?^zlLBDmGi[jVFVaG03
!s85 0
vregister_file
I>SjLCdm2zNBJFI^J:L=Y:3
Ve`86AKSLoVXlFL>SYg9Y<0
R1
w1243566374
8C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/register_file.v
FC:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/register_file.v
L0 1
R2
r1
31
R3
!s100 ZV<>:=8B]GVdlJcM@gQ3C1
!s85 0
vRegisters
IFgU:?5[=z2fJYMKQnkDzB0
VQI4gLhR]zGdRh=kGCz1GP3
R1
w1243566344
8C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/Registers.v
FC:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/Registers.v
L0 1
R2
r1
31
R3
n@registers
!s100 6UA8a660S?aM@`]n72Nhk2
!s85 0
vSE5
IYl5<3oEeI;87YbR:Gf0<@2
V7;C>52ZTGlMXi4CUZ2DdR1
R1
w1242485125
8C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/SE5.v
FC:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/SE5.v
L0 1
R2
r1
31
R3
n@s@e5
!s100 oh>ReI3V0>DCD<9:I[0Xg1
!s85 0
