{
  "instructions": [
    {
      "mnemonic": "ADD",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Predicated Integer Add",
      "syntax": "ADD Zd.S, Pg/M, Zd.S, Zm.S",
      "encoding": {
        "hex_opcode": "04200000",
        "visual_parts": []
      },
      "slug": "add",
      "rel_url": "armv9-a/add/",
      "operands": [],
      "linked_summary": "Predicated Integer Add",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "SUB",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Predicated Integer Subtract",
      "syntax": "SUB Zd.S, Pg/M, Zd.S, Zm.S",
      "encoding": {
        "hex_opcode": "04200400",
        "visual_parts": []
      },
      "slug": "sub",
      "rel_url": "armv9-a/sub/",
      "operands": [],
      "linked_summary": "Predicated Integer Subtract",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "MUL",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Predicated Integer Multiply",
      "syntax": "MUL Zd.S, Pg/M, Zd.S, Zm.S",
      "encoding": {
        "hex_opcode": "04200800",
        "visual_parts": []
      },
      "slug": "mul",
      "rel_url": "armv9-a/mul/",
      "operands": [],
      "linked_summary": "Predicated Integer Multiply",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "SDIV",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Signed Integer Divide",
      "syntax": "SDIV Zd.S, Pg/M, Zd.S, Zm.S",
      "encoding": {
        "hex_opcode": "04209000",
        "visual_parts": []
      },
      "slug": "sdiv",
      "rel_url": "armv9-a/sdiv/",
      "operands": [],
      "linked_summary": "Signed Integer Divide",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "UDIV",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Unsigned Integer Divide",
      "syntax": "UDIV Zd.S, Pg/M, Zd.S, Zm.S",
      "encoding": {
        "hex_opcode": "04209400",
        "visual_parts": []
      },
      "slug": "udiv",
      "rel_url": "armv9-a/udiv/",
      "operands": [],
      "linked_summary": "Unsigned Integer Divide",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "SDIVR",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Signed Integer Divide Reverse",
      "syntax": "SDIVR Zd.S, Pg/M, Zd.S, Zm.S",
      "encoding": {
        "hex_opcode": "04209800",
        "visual_parts": []
      },
      "slug": "sdivr",
      "rel_url": "armv9-a/sdivr/",
      "operands": [],
      "linked_summary": "Signed Integer Divide Reverse",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "UDIVR",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Unsigned Integer Divide Reverse",
      "syntax": "UDIVR Zd.S, Pg/M, Zd.S, Zm.S",
      "encoding": {
        "hex_opcode": "04209C00",
        "visual_parts": []
      },
      "slug": "udivr",
      "rel_url": "armv9-a/udivr/",
      "operands": [],
      "linked_summary": "Unsigned Integer Divide Reverse",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ASR",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Predicated Arithmetic Shift Right",
      "syntax": "ASR Zd.S, Pg/M, Zd.S, Zm.S",
      "encoding": {
        "hex_opcode": "04208000",
        "visual_parts": []
      },
      "slug": "asr",
      "rel_url": "armv9-a/asr/",
      "operands": [],
      "linked_summary": "Predicated Arithmetic Shift Right",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "LSL",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Predicated Logical Shift Left",
      "syntax": "LSL Zd.S, Pg/M, Zd.S, Zm.S",
      "encoding": {
        "hex_opcode": "04208400",
        "visual_parts": []
      },
      "slug": "lsl",
      "rel_url": "armv9-a/lsl/",
      "operands": [],
      "linked_summary": "Predicated Logical Shift Left",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "LSR",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Predicated Logical Shift Right",
      "syntax": "LSR Zd.S, Pg/M, Zd.S, Zm.S",
      "encoding": {
        "hex_opcode": "04208800",
        "visual_parts": []
      },
      "slug": "lsr",
      "rel_url": "armv9-a/lsr/",
      "operands": [],
      "linked_summary": "Predicated Logical Shift Right",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "AND",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Predicated Bitwise AND",
      "syntax": "AND Zd.D, Pg/M, Zd.D, Zm.D",
      "encoding": {
        "hex_opcode": "0420C000",
        "visual_parts": []
      },
      "slug": "and",
      "rel_url": "armv9-a/and/",
      "operands": [],
      "linked_summary": "Predicated Bitwise <a href=\"../../armv9-a/and_1/\">AND</a>",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ORR",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Predicated Bitwise OR",
      "syntax": "ORR Zd.D, Pg/M, Zd.D, Zm.D",
      "encoding": {
        "hex_opcode": "0420C400",
        "visual_parts": []
      },
      "slug": "orr",
      "rel_url": "armv9-a/orr/",
      "operands": [],
      "linked_summary": "Predicated Bitwise <a href=\"../../risc-v/or/\">OR</a>",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "EOR",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Predicated Bitwise Exclusive OR",
      "syntax": "EOR Zd.D, Pg/M, Zd.D, Zm.D",
      "encoding": {
        "hex_opcode": "0420C800",
        "visual_parts": []
      },
      "slug": "eor",
      "rel_url": "armv9-a/eor/",
      "operands": [],
      "linked_summary": "Predicated Bitwise Exclusive <a href=\"../../risc-v/or/\">OR</a>",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "BIC",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Predicated Bitwise Clear",
      "syntax": "BIC Zd.D, Pg/M, Zd.D, Zm.D",
      "encoding": {
        "hex_opcode": "0420CC00",
        "visual_parts": []
      },
      "slug": "bic",
      "rel_url": "armv9-a/bic/",
      "operands": [],
      "linked_summary": "Predicated Bitwise Clear",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "MLA",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Integer Multiply-Add",
      "syntax": "MLA Zd.S, Pg/M, Zn.S, Zm.S",
      "encoding": {
        "hex_opcode": "0420D000",
        "visual_parts": []
      },
      "slug": "mla",
      "rel_url": "armv9-a/mla/",
      "operands": [],
      "linked_summary": "Integer Multiply-Add",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "MLS",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Integer Multiply-Subtract",
      "syntax": "MLS Zd.S, Pg/M, Zn.S, Zm.S",
      "encoding": {
        "hex_opcode": "0420D400",
        "visual_parts": []
      },
      "slug": "mls",
      "rel_url": "armv9-a/mls/",
      "operands": [],
      "linked_summary": "Integer Multiply-Subtract",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "MAD",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Integer Multiply-Add (Destructive)",
      "syntax": "MAD Zd.S, Pg/M, Zn.S, Zm.S",
      "encoding": {
        "hex_opcode": "0420D800",
        "visual_parts": []
      },
      "slug": "mad",
      "rel_url": "armv9-a/mad/",
      "operands": [],
      "linked_summary": "Integer Multiply-Add (Destructive)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "MSB",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Integer Multiply-Subtract (Destructive)",
      "syntax": "MSB Zd.S, Pg/M, Zn.S, Zm.S",
      "encoding": {
        "hex_opcode": "0420DC00",
        "visual_parts": []
      },
      "slug": "msb",
      "rel_url": "armv9-a/msb/",
      "operands": [],
      "linked_summary": "Integer Multiply-Subtract (Destructive)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "FADD",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Predicated Floating-point Add",
      "syntax": "FADD Zd.S, Pg/M, Zd.S, Zm.S",
      "encoding": {
        "hex_opcode": "65000000",
        "visual_parts": []
      },
      "slug": "fadd",
      "rel_url": "armv9-a/fadd/",
      "operands": [],
      "linked_summary": "Predicated Floating-point Add",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "FSUB",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Predicated Floating-point Subtract",
      "syntax": "FSUB Zd.S, Pg/M, Zd.S, Zm.S",
      "encoding": {
        "hex_opcode": "65000400",
        "visual_parts": []
      },
      "slug": "fsub",
      "rel_url": "armv9-a/fsub/",
      "operands": [],
      "linked_summary": "Predicated Floating-point Subtract",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "FMUL",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Predicated Floating-point Multiply",
      "syntax": "FMUL Zd.S, Pg/M, Zd.S, Zm.S",
      "encoding": {
        "hex_opcode": "65000800",
        "visual_parts": []
      },
      "slug": "fmul",
      "rel_url": "armv9-a/fmul/",
      "operands": [],
      "linked_summary": "Predicated Floating-point Multiply",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "FDIV",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Predicated Floating-point Divide",
      "syntax": "FDIV Zd.S, Pg/M, Zd.S, Zm.S",
      "encoding": {
        "hex_opcode": "65000C00",
        "visual_parts": []
      },
      "slug": "fdiv",
      "rel_url": "armv9-a/fdiv/",
      "operands": [],
      "linked_summary": "Predicated Floating-point Divide",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "FMAX",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Predicated Floating-point Maximum",
      "syntax": "FMAX Zd.S, Pg/M, Zd.S, Zm.S",
      "encoding": {
        "hex_opcode": "65001000",
        "visual_parts": []
      },
      "slug": "fmax",
      "rel_url": "armv9-a/fmax/",
      "operands": [],
      "linked_summary": "Predicated Floating-point Maximum",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "FMIN",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Predicated Floating-point Minimum",
      "syntax": "FMIN Zd.S, Pg/M, Zd.S, Zm.S",
      "encoding": {
        "hex_opcode": "65001400",
        "visual_parts": []
      },
      "slug": "fmin",
      "rel_url": "armv9-a/fmin/",
      "operands": [],
      "linked_summary": "Predicated Floating-point Minimum",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "FMAXNM",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Predicated Floating-point Max Number",
      "syntax": "FMAXNM Zd.S, Pg/M, Zd.S, Zm.S",
      "encoding": {
        "hex_opcode": "65001800",
        "visual_parts": []
      },
      "slug": "fmaxnm",
      "rel_url": "armv9-a/fmaxnm/",
      "operands": [],
      "linked_summary": "Predicated Floating-point Max Number",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "FMINNM",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Predicated Floating-point Min Number",
      "syntax": "FMINNM Zd.S, Pg/M, Zd.S, Zm.S",
      "encoding": {
        "hex_opcode": "65001C00",
        "visual_parts": []
      },
      "slug": "fminnm",
      "rel_url": "armv9-a/fminnm/",
      "operands": [],
      "linked_summary": "Predicated Floating-point Min Number",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "FMLA",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Floating-point Multiply-Add",
      "syntax": "FMLA Zd.S, Pg/M, Zn.S, Zm.S",
      "encoding": {
        "hex_opcode": "65002000",
        "visual_parts": []
      },
      "slug": "fmla",
      "rel_url": "armv9-a/fmla/",
      "operands": [],
      "linked_summary": "Floating-point Multiply-Add",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "FMLS",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Floating-point Multiply-Subtract",
      "syntax": "FMLS Zd.S, Pg/M, Zn.S, Zm.S",
      "encoding": {
        "hex_opcode": "65002400",
        "visual_parts": []
      },
      "slug": "fmls",
      "rel_url": "armv9-a/fmls/",
      "operands": [],
      "linked_summary": "Floating-point Multiply-Subtract",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "FNMLA",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Floating-point Negated Multiply-Add",
      "syntax": "FNMLA Zd.S, Pg/M, Zn.S, Zm.S",
      "encoding": {
        "hex_opcode": "65002800",
        "visual_parts": []
      },
      "slug": "fnmla",
      "rel_url": "armv9-a/fnmla/",
      "operands": [],
      "linked_summary": "Floating-point Negated Multiply-Add",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "FNMLS",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Floating-point Negated Multiply-Subtract",
      "syntax": "FNMLS Zd.S, Pg/M, Zn.S, Zm.S",
      "encoding": {
        "hex_opcode": "65002C00",
        "visual_parts": []
      },
      "slug": "fnmls",
      "rel_url": "armv9-a/fnmls/",
      "operands": [],
      "linked_summary": "Floating-point Negated Multiply-Subtract",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "FSQRT",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Floating-point Square Root",
      "syntax": "FSQRT Zd.S, Pg/M, Zn.S",
      "encoding": {
        "hex_opcode": "6520E000",
        "visual_parts": []
      },
      "slug": "fsqrt",
      "rel_url": "armv9-a/fsqrt/",
      "operands": [],
      "linked_summary": "Floating-point Square Root",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "FRECPX",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Floating-point Reciprocal Exponent",
      "syntax": "FRECPX Zd.S, Pg/M, Zn.S",
      "encoding": {
        "hex_opcode": "6520F000",
        "visual_parts": []
      },
      "slug": "frecpx",
      "rel_url": "armv9-a/frecpx/",
      "operands": [],
      "linked_summary": "Floating-point Reciprocal Exponent",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "FSCALE",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Floating-point Scale",
      "syntax": "FSCALE Zd.S, Pg/M, Zd.S, Zm.S",
      "encoding": {
        "hex_opcode": "65005000",
        "visual_parts": []
      },
      "slug": "fscale",
      "rel_url": "armv9-a/fscale/",
      "operands": [],
      "linked_summary": "Floating-point Scale",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "FRINTN",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "FP Round to Integral (Nearest)",
      "syntax": "FRINTN Zd.S, Pg/M, Zn.S",
      "encoding": {
        "hex_opcode": "6520C000",
        "visual_parts": []
      },
      "slug": "frintn",
      "rel_url": "armv9-a/frintn/",
      "operands": [],
      "linked_summary": "FP Round to Integral (Nearest)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "FRINTP",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "FP Round to Integral (Plus Infinity)",
      "syntax": "FRINTP Zd.S, Pg/M, Zn.S",
      "encoding": {
        "hex_opcode": "6520C400",
        "visual_parts": []
      },
      "slug": "frintp",
      "rel_url": "armv9-a/frintp/",
      "operands": [],
      "linked_summary": "FP Round to Integral (Plus Infinity)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "FRINTM",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "FP Round to Integral (Minus Infinity)",
      "syntax": "FRINTM Zd.S, Pg/M, Zn.S",
      "encoding": {
        "hex_opcode": "6520C800",
        "visual_parts": []
      },
      "slug": "frintm",
      "rel_url": "armv9-a/frintm/",
      "operands": [],
      "linked_summary": "FP Round to Integral (Minus Infinity)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "FRINTZ",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "FP Round to Integral (Zero)",
      "syntax": "FRINTZ Zd.S, Pg/M, Zn.S",
      "encoding": {
        "hex_opcode": "6520CC00",
        "visual_parts": []
      },
      "slug": "frintz",
      "rel_url": "armv9-a/frintz/",
      "operands": [],
      "linked_summary": "FP Round to Integral (Zero)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "FRINTA",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "FP Round to Integral (Away)",
      "syntax": "FRINTA Zd.S, Pg/M, Zn.S",
      "encoding": {
        "hex_opcode": "6520D000",
        "visual_parts": []
      },
      "slug": "frinta",
      "rel_url": "armv9-a/frinta/",
      "operands": [],
      "linked_summary": "FP Round to Integral (Away)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "FRINTX",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "FP Round to Integral (Exact)",
      "syntax": "FRINTX Zd.S, Pg/M, Zn.S",
      "encoding": {
        "hex_opcode": "6520D400",
        "visual_parts": []
      },
      "slug": "frintx",
      "rel_url": "armv9-a/frintx/",
      "operands": [],
      "linked_summary": "FP Round to Integral (Exact)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "FRINTI",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "FP Round to Integral (Current)",
      "syntax": "FRINTI Zd.S, Pg/M, Zn.S",
      "encoding": {
        "hex_opcode": "6520D800",
        "visual_parts": []
      },
      "slug": "frinti",
      "rel_url": "armv9-a/frinti/",
      "operands": [],
      "linked_summary": "FP Round to Integral (Current)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "SABA",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Signed Absolute Difference Accumulate",
      "syntax": "SABA Zd.S, Zn.S, Zm.S",
      "encoding": {
        "hex_opcode": "4500D000",
        "visual_parts": []
      },
      "slug": "saba",
      "rel_url": "armv9-a/saba/",
      "operands": [],
      "linked_summary": "Signed Absolute Difference Accumulate",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "UABA",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Unsigned Absolute Difference Accumulate",
      "syntax": "UABA Zd.S, Zn.S, Zm.S",
      "encoding": {
        "hex_opcode": "4500D400",
        "visual_parts": []
      },
      "slug": "uaba",
      "rel_url": "armv9-a/uaba/",
      "operands": [],
      "linked_summary": "Unsigned Absolute Difference Accumulate",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "SABD",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Signed Absolute Difference",
      "syntax": "SABD Zd.S, Pg/M, Zn.S, Zm.S",
      "encoding": {
        "hex_opcode": "4500D800",
        "visual_parts": []
      },
      "slug": "sabd",
      "rel_url": "armv9-a/sabd/",
      "operands": [],
      "linked_summary": "Signed Absolute Difference",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "UABD",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Unsigned Absolute Difference",
      "syntax": "UABD Zd.S, Pg/M, Zn.S, Zm.S",
      "encoding": {
        "hex_opcode": "4500DC00",
        "visual_parts": []
      },
      "slug": "uabd",
      "rel_url": "armv9-a/uabd/",
      "operands": [],
      "linked_summary": "Unsigned Absolute Difference",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "SQABS",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Signed Saturating Absolute",
      "syntax": "SQABS Zd.S, Pg/M, Zn.S",
      "encoding": {
        "hex_opcode": "45207000",
        "visual_parts": []
      },
      "slug": "sqabs",
      "rel_url": "armv9-a/sqabs/",
      "operands": [],
      "linked_summary": "Signed Saturating Absolute",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "SQNEG",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Signed Saturating Negate",
      "syntax": "SQNEG Zd.S, Pg/M, Zn.S",
      "encoding": {
        "hex_opcode": "45207400",
        "visual_parts": []
      },
      "slug": "sqneg",
      "rel_url": "armv9-a/sqneg/",
      "operands": [],
      "linked_summary": "Signed Saturating Negate",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "FABS",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Floating-point Absolute",
      "syntax": "FABS Zd.S, Pg/M, Zn.S",
      "encoding": {
        "hex_opcode": "65208000",
        "visual_parts": []
      },
      "slug": "fabs",
      "rel_url": "armv9-a/fabs/",
      "operands": [],
      "linked_summary": "Floating-point Absolute",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "FNEG",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Floating-point Negate",
      "syntax": "FNEG Zd.S, Pg/M, Zn.S",
      "encoding": {
        "hex_opcode": "65208400",
        "visual_parts": []
      },
      "slug": "fneg",
      "rel_url": "armv9-a/fneg/",
      "operands": [],
      "linked_summary": "Floating-point Negate",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ANDS",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Predicate AND (Set Flags)",
      "syntax": "ANDS Pd.B, Pg/Z, Pn.B, Pm.B",
      "encoding": {
        "hex_opcode": "25004000",
        "visual_parts": []
      },
      "slug": "ands",
      "rel_url": "armv9-a/ands/",
      "operands": [],
      "linked_summary": "Predicate <a href=\"../../armv9-a/and_1/\">AND</a> (Set Flags)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ORRS",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Predicate OR (Set Flags)",
      "syntax": "ORRS Pd.B, Pg/Z, Pn.B, Pm.B",
      "encoding": {
        "hex_opcode": "25004400",
        "visual_parts": []
      },
      "slug": "orrs",
      "rel_url": "armv9-a/orrs/",
      "operands": [],
      "linked_summary": "Predicate <a href=\"../../risc-v/or/\">OR</a> (Set Flags)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "EORS",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Predicate XOR (Set Flags)",
      "syntax": "EORS Pd.B, Pg/Z, Pn.B, Pm.B",
      "encoding": {
        "hex_opcode": "25004800",
        "visual_parts": []
      },
      "slug": "eors",
      "rel_url": "armv9-a/eors/",
      "operands": [],
      "linked_summary": "Predicate <a href=\"../../risc-v/xor/\">XOR</a> (Set Flags)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "BICS",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Predicate Bitwise Clear (Set Flags)",
      "syntax": "BICS Pd.B, Pg/Z, Pn.B, Pm.B",
      "encoding": {
        "hex_opcode": "25004C00",
        "visual_parts": []
      },
      "slug": "bics",
      "rel_url": "armv9-a/bics/",
      "operands": [],
      "linked_summary": "Predicate Bitwise Clear (Set Flags)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "NAND",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Predicate NAND",
      "syntax": "NAND Pd.B, Pg/Z, Pn.B, Pm.B",
      "encoding": {
        "hex_opcode": "25005000",
        "visual_parts": []
      },
      "slug": "nand",
      "rel_url": "armv9-a/nand/",
      "operands": [],
      "linked_summary": "Predicate <a href=\"../../armv9-a/nand/\">NAND</a>",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "NOR",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Predicate NOR",
      "syntax": "NOR Pd.B, Pg/Z, Pn.B, Pm.B",
      "encoding": {
        "hex_opcode": "25005400",
        "visual_parts": []
      },
      "slug": "nor",
      "rel_url": "armv9-a/nor/",
      "operands": [],
      "linked_summary": "Predicate <a href=\"../../armv9-a/nor/\">NOR</a>",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ORN",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Predicate OR NOT",
      "syntax": "ORN Pd.B, Pg/Z, Pn.B, Pm.B",
      "encoding": {
        "hex_opcode": "25005800",
        "visual_parts": []
      },
      "slug": "orn",
      "rel_url": "armv9-a/orn/",
      "operands": [],
      "linked_summary": "Predicate <a href=\"../../risc-v/or/\">OR</a> <a href=\"../../armv9-a/not/\">NOT</a>",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "XNOR",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Predicate XNOR",
      "syntax": "XNOR Pd.B, Pg/Z, Pn.B, Pm.B",
      "encoding": {
        "hex_opcode": "25005C00",
        "visual_parts": []
      },
      "slug": "xnor",
      "rel_url": "armv9-a/xnor/",
      "operands": [],
      "linked_summary": "Predicate <a href=\"../../armv9-a/xnor/\">XNOR</a>",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "PTEST",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Test Predicate",
      "syntax": "PTEST Pg, Pn.B",
      "encoding": {
        "hex_opcode": "25188800",
        "visual_parts": []
      },
      "slug": "ptest",
      "rel_url": "armv9-a/ptest/",
      "operands": [],
      "linked_summary": "Test Predicate",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "PFIRST",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Set First Active Element",
      "syntax": "PFIRST Pd.B, Pg/Z, Pn.B",
      "encoding": {
        "hex_opcode": "25189000",
        "visual_parts": []
      },
      "slug": "pfirst",
      "rel_url": "armv9-a/pfirst/",
      "operands": [],
      "linked_summary": "Set First Active Element",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "PNEXT",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Find Next Active Element",
      "syntax": "PNEXT Pd.B, Pg/Z, Pn.B",
      "encoding": {
        "hex_opcode": "25189400",
        "visual_parts": []
      },
      "slug": "pnext",
      "rel_url": "armv9-a/pnext/",
      "operands": [],
      "linked_summary": "Find Next Active Element",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "REV",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Reverse Vector Elements",
      "syntax": "REV Zd.S, Zn.S",
      "encoding": {
        "hex_opcode": "05206800",
        "visual_parts": []
      },
      "slug": "rev",
      "rel_url": "armv9-a/rev/",
      "operands": [],
      "linked_summary": "Reverse Vector Elements",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "REVB",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Reverse Bytes in Elements",
      "syntax": "REVB Zd.S, Pg/M, Zn.S",
      "encoding": {
        "hex_opcode": "05207000",
        "visual_parts": []
      },
      "slug": "revb",
      "rel_url": "armv9-a/revb/",
      "operands": [],
      "linked_summary": "Reverse Bytes <a href=\"../../x86/in/\">in</a> Elements",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "REVH",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Reverse Halfwords in Elements",
      "syntax": "REVH Zd.S, Pg/M, Zn.S",
      "encoding": {
        "hex_opcode": "05207400",
        "visual_parts": []
      },
      "slug": "revh",
      "rel_url": "armv9-a/revh/",
      "operands": [],
      "linked_summary": "Reverse Halfwords <a href=\"../../x86/in/\">in</a> Elements",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "REVW",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Reverse Words in Elements",
      "syntax": "REVW Zd.D, Pg/M, Zn.D",
      "encoding": {
        "hex_opcode": "05207800",
        "visual_parts": []
      },
      "slug": "revw",
      "rel_url": "armv9-a/revw/",
      "operands": [],
      "linked_summary": "Reverse Words <a href=\"../../x86/in/\">in</a> Elements",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "EXT",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Extract Vector",
      "syntax": "EXT Zd.B, Zn.B, Zm.B, #&lt;imm&gt;",
      "encoding": {
        "hex_opcode": "05204000",
        "visual_parts": []
      },
      "slug": "ext",
      "rel_url": "armv9-a/ext/",
      "operands": [],
      "linked_summary": "Extract Vector",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "SEL",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Select Elements (Predicated)",
      "syntax": "SEL Zd.S, Pg, Zn.S, Zm.S",
      "encoding": {
        "hex_opcode": "0520C000",
        "visual_parts": []
      },
      "slug": "sel",
      "rel_url": "armv9-a/sel/",
      "operands": [],
      "linked_summary": "Select Elements (Predicated)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "MOV",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Move (Predicated)",
      "syntax": "MOV Zd.S, Pg/M, Zn.S",
      "encoding": {
        "hex_opcode": "0520C400",
        "visual_parts": []
      },
      "slug": "mov",
      "rel_url": "armv9-a/mov/",
      "operands": [],
      "linked_summary": "Move (Predicated)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "DUP",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Duplicate Immediate",
      "syntax": "DUP Zd.S, #&lt;imm&gt;",
      "encoding": {
        "hex_opcode": "05200000",
        "visual_parts": []
      },
      "slug": "dup",
      "rel_url": "armv9-a/dup/",
      "operands": [],
      "linked_summary": "Duplicate Immediate",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "LDR",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Load Vector",
      "syntax": "LDR Zt, [Xn, #&lt;imm&gt;]",
      "encoding": {
        "hex_opcode": "85800000",
        "visual_parts": []
      },
      "slug": "ldr",
      "rel_url": "armv9-a/ldr/",
      "operands": [],
      "linked_summary": "Load Vector",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "STR",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Store Vector",
      "syntax": "STR Zt, [Xn, #&lt;imm&gt;]",
      "encoding": {
        "hex_opcode": "E5800000",
        "visual_parts": []
      },
      "slug": "str",
      "rel_url": "armv9-a/str/",
      "operands": [],
      "linked_summary": "Store Vector",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "LDR (Pred)",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Load Predicate",
      "syntax": "LDR Pt, [Xn, #&lt;imm&gt;]",
      "encoding": {
        "hex_opcode": "85804000",
        "visual_parts": []
      },
      "slug": "ldr_(pred)",
      "rel_url": "armv9-a/ldr_(pred)/",
      "operands": [],
      "linked_summary": "Load Predicate",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "STR (Pred)",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Store Predicate",
      "syntax": "STR Pt, [Xn, #&lt;imm&gt;]",
      "encoding": {
        "hex_opcode": "E5804000",
        "visual_parts": []
      },
      "slug": "str_(pred)",
      "rel_url": "armv9-a/str_(pred)/",
      "operands": [],
      "linked_summary": "Store Predicate",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "SQDMULH",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Signed Saturating Doubling Multiply High",
      "syntax": "SQDMULH Zd.S, Zn.S, Zm.S",
      "encoding": {
        "hex_opcode": "44007000",
        "visual_parts": []
      },
      "slug": "sqdmulh",
      "rel_url": "armv9-a/sqdmulh/",
      "operands": [],
      "linked_summary": "Signed Saturating Doubling Multiply High",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "SQRDMULH",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Signed Saturating Rounding Doubling Multiply High",
      "syntax": "SQRDMULH Zd.S, Zn.S, Zm.S",
      "encoding": {
        "hex_opcode": "44007400",
        "visual_parts": []
      },
      "slug": "sqrdmulh",
      "rel_url": "armv9-a/sqrdmulh/",
      "operands": [],
      "linked_summary": "Signed Saturating Rounding Doubling Multiply High",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "FADDV",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Floating-point Add Reduction",
      "syntax": "FADDV Hd, Pg, Zn.H",
      "encoding": {
        "hex_opcode": "65000000",
        "visual_parts": []
      },
      "slug": "faddv",
      "rel_url": "armv9-a/faddv/",
      "operands": [],
      "linked_summary": "Floating-point Add Reduction",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "FMAXV",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Floating-point Max Reduction",
      "syntax": "FMAXV Hd, Pg, Zn.H",
      "encoding": {
        "hex_opcode": "65002000",
        "visual_parts": []
      },
      "slug": "fmaxv",
      "rel_url": "armv9-a/fmaxv/",
      "operands": [],
      "linked_summary": "Floating-point Max Reduction",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "FMINV",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Floating-point Min Reduction",
      "syntax": "FMINV Hd, Pg, Zn.H",
      "encoding": {
        "hex_opcode": "65004000",
        "visual_parts": []
      },
      "slug": "fminv",
      "rel_url": "armv9-a/fminv/",
      "operands": [],
      "linked_summary": "Floating-point Min Reduction",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "FMAXNMV",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Floating-point MaxNum Reduction",
      "syntax": "FMAXNMV Hd, Pg, Zn.H",
      "encoding": {
        "hex_opcode": "65006000",
        "visual_parts": []
      },
      "slug": "fmaxnmv",
      "rel_url": "armv9-a/fmaxnmv/",
      "operands": [],
      "linked_summary": "Floating-point MaxNum Reduction",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "FMINNMV",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Floating-point MinNum Reduction",
      "syntax": "FMINNMV Hd, Pg, Zn.H",
      "encoding": {
        "hex_opcode": "65008000",
        "visual_parts": []
      },
      "slug": "fminnmv",
      "rel_url": "armv9-a/fminnmv/",
      "operands": [],
      "linked_summary": "Floating-point MinNum Reduction",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ASRD",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Arithmetic Shift Right for Divide",
      "syntax": "ASRD Zd.S, Pg/M, Zd.S, #&lt;imm&gt;",
      "encoding": {
        "hex_opcode": "04209000",
        "visual_parts": []
      },
      "slug": "asrd",
      "rel_url": "armv9-a/asrd/",
      "operands": [],
      "linked_summary": "Arithmetic Shift Right for Divide",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "WRFFR",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Write First-Fault Register",
      "syntax": "WRFFR Pn.B",
      "encoding": {
        "hex_opcode": "25208000",
        "visual_parts": []
      },
      "slug": "wrffr",
      "rel_url": "armv9-a/wrffr/",
      "operands": [],
      "linked_summary": "Write First-Fault Register",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "FCVT",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Floating-point Convert Precision",
      "syntax": "FCVT Zd.D, Pg/M, Zn.S",
      "encoding": {
        "hex_opcode": "6520E000",
        "visual_parts": []
      },
      "slug": "fcvt",
      "rel_url": "armv9-a/fcvt/",
      "operands": [],
      "linked_summary": "Floating-point Convert Precision",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "add",
      "architecture": "ARMv9-A",
      "full_name": "Multi-vector Add",
      "summary": "Adds two or four vectors to two or four accumulators (SME2).",
      "syntax": "ADD { &lt;Zd1&gt;.S-&lt;Zd2&gt;.S }, { &lt;Zn1&gt;.S-&lt;Zn2&gt;.S }, { &lt;Zm1&gt;.S-&lt;Zm2&gt;.S }",
      "encoding": {
        "format": "SME2 Multi-vector",
        "binary_pattern": "11000001 | 00 | 1 | Zm | 000 | Zn | 00 | Zd",
        "hex_opcode": "0xC1800000",
        "visual_parts": [
          {
            "raw": "11000001",
            "clean": "11000001"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "Zd",
            "clean": "Zd"
          }
        ]
      },
      "operands": [
        {
          "name": "Zd",
          "desc": "Dest List"
        },
        {
          "name": "Zn",
          "desc": "Src1 List"
        },
        {
          "name": "Zm",
          "desc": "Src2 List"
        }
      ],
      "extension": "SME2",
      "slug": "add_1",
      "rel_url": "armv9-a/add_1/",
      "linked_summary": "Adds two <a href=\"../../powerisa/or/\">or</a> four vectors to two <a href=\"../../powerisa/or/\">or</a> four accumulators (SME2).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sub",
      "architecture": "ARMv9-A",
      "full_name": "Multi-vector Subtract",
      "summary": "Subtracts two or four vectors from accumulators (SME2).",
      "syntax": "SUB { &lt;Zd1&gt;.S-&lt;Zd2&gt;.S }, { &lt;Zn1&gt;.S-&lt;Zn2&gt;.S }, { &lt;Zm1&gt;.S-&lt;Zm2&gt;.S }",
      "encoding": {
        "format": "SME2 Multi-vector",
        "binary_pattern": "11000001 | 00 | 1 | Zm | 000 | Zn | 01 | Zd",
        "hex_opcode": "0xC1804000",
        "visual_parts": [
          {
            "raw": "11000001",
            "clean": "11000001"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "Zd",
            "clean": "Zd"
          }
        ]
      },
      "operands": [
        {
          "name": "Zd",
          "desc": "Dest List"
        },
        {
          "name": "Zn",
          "desc": "Src1 List"
        },
        {
          "name": "Zm",
          "desc": "Src2 List"
        }
      ],
      "extension": "SME2",
      "slug": "sub_1",
      "rel_url": "armv9-a/sub_1/",
      "linked_summary": "Subtracts two <a href=\"../../powerisa/or/\">or</a> four vectors from accumulators (SME2).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fmla",
      "architecture": "ARMv9-A",
      "full_name": "Multi-vector Floating-point Multiply-Accumulate",
      "summary": "Fused multiply-add on 2 or 4 vectors (SME2).",
      "syntax": "FMLA { &lt;Zd1&gt;.S-&lt;Zd4&gt;.S }, { &lt;Zn1&gt;.S-&lt;Zn4&gt;.S }, { &lt;Zm1&gt;.S-&lt;Zm4&gt;.S }",
      "encoding": {
        "format": "SME2 Multi-vector",
        "binary_pattern": "11000001 | 00 | 1 | Zm | 010 | Zn | 00 | Zd",
        "hex_opcode": "0xC1A00000",
        "visual_parts": [
          {
            "raw": "11000001",
            "clean": "11000001"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "010",
            "clean": "010"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "Zd",
            "clean": "Zd"
          }
        ]
      },
      "operands": [
        {
          "name": "Zd",
          "desc": "Dest List"
        },
        {
          "name": "Zn",
          "desc": "Src1 List"
        },
        {
          "name": "Zm",
          "desc": "Src2 List"
        }
      ],
      "extension": "SME2",
      "slug": "fmla_1",
      "rel_url": "armv9-a/fmla_1/",
      "linked_summary": "Fused multiply-<a href=\"../../armv8-a/add_8/\">add</a> on 2 <a href=\"../../powerisa/or/\">or</a> 4 vectors (SME2).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fmls",
      "architecture": "ARMv9-A",
      "full_name": "Multi-vector Floating-point Multiply-Subtract",
      "summary": "Fused multiply-subtract on 2 or 4 vectors (SME2).",
      "syntax": "FMLS { &lt;Zd1&gt;.S-&lt;Zd4&gt;.S }, { &lt;Zn1&gt;.S-&lt;Zn4&gt;.S }, { &lt;Zm1&gt;.S-&lt;Zm4&gt;.S }",
      "encoding": {
        "format": "SME2 Multi-vector",
        "binary_pattern": "11000001 | 00 | 1 | Zm | 010 | Zn | 01 | Zd",
        "hex_opcode": "0xC1A04000",
        "visual_parts": [
          {
            "raw": "11000001",
            "clean": "11000001"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "010",
            "clean": "010"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "Zd",
            "clean": "Zd"
          }
        ]
      },
      "operands": [
        {
          "name": "Zd",
          "desc": "Dest List"
        },
        {
          "name": "Zn",
          "desc": "Src1 List"
        },
        {
          "name": "Zm",
          "desc": "Src2 List"
        }
      ],
      "extension": "SME2",
      "slug": "fmls_1",
      "rel_url": "armv9-a/fmls_1/",
      "linked_summary": "Fused multiply-subtract on 2 <a href=\"../../powerisa/or/\">or</a> 4 vectors (SME2).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "luti2",
      "architecture": "ARMv9-A",
      "full_name": "Lookup Table Index (2-bit)",
      "summary": "Looks up values in ZT0 table using 2-bit indices (SME2).",
      "syntax": "LUTI2 &lt;Zd&gt;.B, ZT0, &lt;Zn&gt;.B[&lt;index&gt;]",
      "encoding": {
        "format": "SME2 LUT",
        "binary_pattern": "11000000 | 10 | 00 | 00 | 00 | Zn | Zd",
        "hex_opcode": "0xC0800000",
        "visual_parts": [
          {
            "raw": "11000000",
            "clean": "11000000"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Zd",
            "clean": "Zd"
          }
        ]
      },
      "operands": [
        {
          "name": "Zd",
          "desc": "Dest"
        },
        {
          "name": "ZT0",
          "desc": "Table"
        },
        {
          "name": "Zn",
          "desc": "Indices"
        }
      ],
      "extension": "SME2",
      "slug": "luti2",
      "rel_url": "armv9-a/luti2/",
      "linked_summary": "Looks up values <a href=\"../../x86/in/\">in</a> ZT0 table using 2-<a href=\"../../armv8-a/bit/\">bit</a> indices (SME2).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "luti4",
      "architecture": "ARMv9-A",
      "full_name": "Lookup Table Index (4-bit)",
      "summary": "Looks up values in ZT0 table using 4-bit indices (SME2).",
      "syntax": "LUTI4 &lt;Zd&gt;.B, ZT0, &lt;Zn&gt;.B[&lt;index&gt;]",
      "encoding": {
        "format": "SME2 LUT",
        "binary_pattern": "11000000 | 10 | 00 | 00 | 01 | Zn | Zd",
        "hex_opcode": "0xC0804000",
        "visual_parts": [
          {
            "raw": "11000000",
            "clean": "11000000"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Zd",
            "clean": "Zd"
          }
        ]
      },
      "operands": [
        {
          "name": "Zd",
          "desc": "Dest"
        },
        {
          "name": "ZT0",
          "desc": "Table"
        },
        {
          "name": "Zn",
          "desc": "Indices"
        }
      ],
      "extension": "SME2",
      "slug": "luti4",
      "rel_url": "armv9-a/luti4/",
      "linked_summary": "Looks up values <a href=\"../../x86/in/\">in</a> ZT0 table using 4-<a href=\"../../armv8-a/bit/\">bit</a> indices (SME2).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ld1w",
      "architecture": "ARMv9-A",
      "full_name": "Multi-vector Load Words",
      "summary": "Loads multiple vectors (2 or 4) from memory (SME2).",
      "syntax": "LD1W { &lt;Zd1&gt;.S-&lt;Zd4&gt;.S }, [&lt;Xn|SP&gt;]",
      "encoding": {
        "format": "SME2 Load",
        "binary_pattern": "11100001 | 00 | 10 | 000 | Rn | Zd",
        "hex_opcode": "0xE1400000",
        "visual_parts": [
          {
            "raw": "11100001",
            "clean": "11100001"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Zd",
            "clean": "Zd"
          }
        ]
      },
      "operands": [
        {
          "name": "Zd",
          "desc": "Dest List"
        },
        {
          "name": "Xn",
          "desc": "Base"
        }
      ],
      "extension": "SME2",
      "slug": "ld1w",
      "rel_url": "armv9-a/ld1w/",
      "linked_summary": "Loads multiple vectors (2 <a href=\"../../powerisa/or/\">or</a> 4) from memory (SME2).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "st1w",
      "architecture": "ARMv9-A",
      "full_name": "Multi-vector Store Words",
      "summary": "Stores multiple vectors (2 or 4) to memory (SME2).",
      "syntax": "ST1W { &lt;Zd1&gt;.S-&lt;Zd4&gt;.S }, [&lt;Xn|SP&gt;]",
      "encoding": {
        "format": "SME2 Store",
        "binary_pattern": "11100001 | 00 | 11 | 000 | Rn | Zd",
        "hex_opcode": "0xE1600000",
        "visual_parts": [
          {
            "raw": "11100001",
            "clean": "11100001"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Zd",
            "clean": "Zd"
          }
        ]
      },
      "operands": [
        {
          "name": "Zd",
          "desc": "Src List"
        },
        {
          "name": "Xn",
          "desc": "Base"
        }
      ],
      "extension": "SME2",
      "slug": "st1w",
      "rel_url": "armv9-a/st1w/",
      "linked_summary": "Stores multiple vectors (2 <a href=\"../../powerisa/or/\">or</a> 4) to memory (SME2).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "movt",
      "architecture": "ARMv9-A",
      "full_name": "Multi-vector Move (Transpose)",
      "summary": "Moves and transposes data between 2/4 vectors (SME2).",
      "syntax": "MOVT { &lt;Zd1&gt;.H-&lt;Zd2&gt;.H }, { &lt;Zn1&gt;.H-&lt;Zn2&gt;.H }",
      "encoding": {
        "format": "SME2 Move",
        "binary_pattern": "11000000 | 00 | 10 | 0000 | Zn | Zd",
        "hex_opcode": "0xC0200000",
        "visual_parts": [
          {
            "raw": "11000000",
            "clean": "11000000"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "0000",
            "clean": "0000"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Zd",
            "clean": "Zd"
          }
        ]
      },
      "operands": [
        {
          "name": "Zd",
          "desc": "Dest List"
        },
        {
          "name": "Zn",
          "desc": "Src List"
        }
      ],
      "extension": "SME2",
      "slug": "movt",
      "rel_url": "armv9-a/movt/",
      "linked_summary": "Moves <a href=\"../../armv8-a/and_6/\">and</a> transposes data between 2/4 vectors (SME2).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "zero",
      "architecture": "ARMv9-A",
      "full_name": "Zero ZT0",
      "summary": "Zeros the ZT0 lookup table register (SME2).",
      "syntax": "ZERO ZT0",
      "encoding": {
        "format": "SME2 Control",
        "binary_pattern": "11000000 | 00001000 | 00000000 | 01111111",
        "hex_opcode": "0xC008007F",
        "visual_parts": [
          {
            "raw": "11000000",
            "clean": "11000000"
          },
          {
            "raw": "00001000",
            "clean": "00001000"
          },
          {
            "raw": "00000000",
            "clean": "00000000"
          },
          {
            "raw": "01111111",
            "clean": "01111111"
          }
        ]
      },
      "operands": [
        {
          "name": "ZT0",
          "desc": "Table"
        }
      ],
      "extension": "SME2",
      "slug": "zero",
      "rel_url": "armv9-a/zero/",
      "linked_summary": "Zeros the ZT0 lookup table register (SME2).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "bfmopa",
      "architecture": "ARMv9-A",
      "full_name": "BFloat16 Sum of Outer Products Accumulate",
      "summary": "BFloat16 outer product accumulate (SME2).",
      "syntax": "BFMOPA &lt;ZAda&gt;.S, &lt;Zn&gt;.H, &lt;Zm&gt;.H",
      "encoding": {
        "format": "SME2 Matrix",
        "binary_pattern": "10000001 | 10 | 0 | 00000 | Zm | Zn | ZAda",
        "hex_opcode": "0x81800000",
        "visual_parts": [
          {
            "raw": "10000001",
            "clean": "10000001"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "00000",
            "clean": "00000"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "ZAda",
            "clean": "ZAda"
          }
        ]
      },
      "operands": [
        {
          "name": "ZAda",
          "desc": "Tile"
        },
        {
          "name": "Zn",
          "desc": "Col"
        },
        {
          "name": "Zm",
          "desc": "Row"
        }
      ],
      "extension": "SME2",
      "slug": "bfmopa",
      "rel_url": "armv9-a/bfmopa/",
      "linked_summary": "BFloat16 outer product accumulate (SME2).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "WHILEWR",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "While free of read-after-write conflicts",
      "syntax": "WHILEWR Pd.B, Xn, Xm",
      "pseudocode": "if !HaveSVE2() then UNDEFINED;\n// Generate predicate for conflict-free vectorization loops",
      "encoding": {
        "hex_opcode": "25200000",
        "pattern": "00100101001000000000000000000000",
        "visual_parts": [
          {
            "raw": "00100101001000000000000000000000",
            "clean": "00100101001000000000000000000000"
          }
        ],
        "binary_pattern": "00100101001000000000000000000000"
      },
      "pseudocode_html": "<pre><code class=\"language-clike\">if !HaveSVE2() then UNDEFINED;\n// Generate predicate for conflict-free vectorization loops</code></pre>",
      "slug": "whilewr",
      "rel_url": "armv9-a/whilewr/",
      "operands": [],
      "linked_summary": "While free of read-after-write conflicts",
      "linked_pseudocode": "if !HaveSVE2() then UNDEFINED;\n// Generate predicate for conflict-free vectorization loops"
    },
    {
      "mnemonic": "HISTCNT",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Histogram Count",
      "syntax": "HISTCNT Zn.S, Pg/Z, Zm.S",
      "pseudocode": "if !HaveSVE2() then UNDEFINED;\n// Count matching elements in a vector to build a histogram",
      "encoding": {
        "hex_opcode": "4520A000",
        "pattern": "01000101001000001010000000000000",
        "visual_parts": [
          {
            "raw": "01000101001000001010000000000000",
            "clean": "01000101001000001010000000000000"
          }
        ],
        "binary_pattern": "01000101001000001010000000000000"
      },
      "pseudocode_html": "<pre><code class=\"language-clike\">if !HaveSVE2() then UNDEFINED;\n// Count matching elements in a vector to build a histogram</code></pre>",
      "slug": "histcnt",
      "rel_url": "armv9-a/histcnt/",
      "operands": [],
      "linked_summary": "Histogram Count",
      "linked_pseudocode": "if !HaveSVE2() then UNDEFINED;\n// Count matching elements <a href=\"../../x86/in/\">in</a> a vector to build a histogram"
    },
    {
      "mnemonic": "MATCH",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Detect Matches in Vector",
      "syntax": "MATCH Pd.B, Pg/Z, Zn.B, Zm.B",
      "pseudocode": "if !HaveSVE2() then UNDEFINED;\n// Sets destination predicate true where Zn elements match Zm",
      "encoding": {
        "hex_opcode": "45208000",
        "pattern": "01000101001000001000000000000000",
        "visual_parts": [
          {
            "raw": "01000101001000001000000000000000",
            "clean": "01000101001000001000000000000000"
          }
        ],
        "binary_pattern": "01000101001000001000000000000000"
      },
      "pseudocode_html": "<pre><code class=\"language-clike\">if !HaveSVE2() then UNDEFINED;\n// Sets destination predicate true where Zn elements match Zm</code></pre>",
      "slug": "match",
      "rel_url": "armv9-a/match/",
      "operands": [],
      "linked_summary": "Detect Matches <a href=\"../../x86/in/\">in</a> Vector",
      "linked_pseudocode": "if !HaveSVE2() then UNDEFINED;\n// Sets destination predicate true where Zn elements <a href=\"../../armv9-a/match_2/\">match</a> Zm"
    },
    {
      "mnemonic": "XAR",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Exclusive OR and Rotate",
      "syntax": "XAR Zd.B, Zn.B, Zm.B, #&lt;imm&gt;",
      "pseudocode": "if !HaveSVE2() then UNDEFINED;\n// Bitwise XOR followed by a right rotation (SHA-3 helper)",
      "encoding": {
        "hex_opcode": "04203000",
        "pattern": "00000100001000000011000000000000",
        "visual_parts": [
          {
            "raw": "00000100001000000011000000000000",
            "clean": "00000100001000000011000000000000"
          }
        ],
        "binary_pattern": "00000100001000000011000000000000"
      },
      "pseudocode_html": "<pre><code class=\"language-clike\">if !HaveSVE2() then UNDEFINED;\n// Bitwise XOR followed by a right rotation (SHA-3 helper)</code></pre>",
      "slug": "xar",
      "rel_url": "armv9-a/xar/",
      "operands": [],
      "linked_summary": "Exclusive <a href=\"../../risc-v/or/\">OR</a> <a href=\"../../armv8-a/and_6/\">and</a> Rotate",
      "linked_pseudocode": "if !HaveSVE2() then UNDEFINED;\n// Bitwise <a href=\"../../risc-v/xor/\">XOR</a> followed by a right rotation (SHA-3 helper)"
    },
    {
      "mnemonic": "SM4E",
      "architecture": "ARMv9-A",
      "extension": "Crypto",
      "summary": "SM4 Encryption",
      "syntax": "SM4E Vd.4S, Vn.4S",
      "pseudocode": "if !HaveSM4() then UNDEFINED;\n// SM4 block cipher encryption round",
      "encoding": {
        "hex_opcode": "CEC08400",
        "pattern": "11001110110000001000010000000000",
        "visual_parts": [
          {
            "raw": "11001110110000001000010000000000",
            "clean": "11001110110000001000010000000000"
          }
        ],
        "binary_pattern": "11001110110000001000010000000000"
      },
      "pseudocode_html": "<pre><code class=\"language-clike\">if !HaveSM4() then UNDEFINED;\n// SM4 block cipher encryption round</code></pre>",
      "slug": "sm4e",
      "rel_url": "armv9-a/sm4e/",
      "operands": [],
      "linked_summary": "SM4 Encryption",
      "linked_pseudocode": "if !HaveSM4() then UNDEFINED;\n// SM4 block cipher encryption round"
    },
    {
      "mnemonic": "SM4EKEY",
      "architecture": "ARMv9-A",
      "extension": "Crypto",
      "summary": "SM4 Key Generation",
      "syntax": "SM4EKEY Vd.4S, Vn.4S, Vm.4S",
      "pseudocode": "if !HaveSM4() then UNDEFINED;\n// SM4 block cipher key generation round",
      "encoding": {
        "hex_opcode": "CEC0C800",
        "pattern": "11001110110000001100100000000000",
        "visual_parts": [
          {
            "raw": "11001110110000001100100000000000",
            "clean": "11001110110000001100100000000000"
          }
        ],
        "binary_pattern": "11001110110000001100100000000000"
      },
      "pseudocode_html": "<pre><code class=\"language-clike\">if !HaveSM4() then UNDEFINED;\n// SM4 block cipher key generation round</code></pre>",
      "slug": "sm4ekey",
      "rel_url": "armv9-a/sm4ekey/",
      "operands": [],
      "linked_summary": "SM4 Key Generation",
      "linked_pseudocode": "if !HaveSM4() then UNDEFINED;\n// SM4 block cipher key generation round"
    },
    {
      "mnemonic": "SM3PARTW1",
      "architecture": "ARMv9-A",
      "extension": "Crypto",
      "summary": "SM3 Hash Part 1",
      "syntax": "SM3PARTW1 Vd.4S, Vn.4S, Vm.4S",
      "pseudocode": "if !HaveSM3() then UNDEFINED;\n// SM3 cryptographic hash update (part 1)",
      "encoding": {
        "hex_opcode": "CEC0C000",
        "pattern": "11001110110000001100000000000000",
        "visual_parts": [
          {
            "raw": "11001110110000001100000000000000",
            "clean": "11001110110000001100000000000000"
          }
        ],
        "binary_pattern": "11001110110000001100000000000000"
      },
      "pseudocode_html": "<pre><code class=\"language-clike\">if !HaveSM3() then UNDEFINED;\n// SM3 cryptographic hash update (part 1)</code></pre>",
      "slug": "sm3partw1",
      "rel_url": "armv9-a/sm3partw1/",
      "operands": [],
      "linked_summary": "SM3 Hash Part 1",
      "linked_pseudocode": "if !HaveSM3() then UNDEFINED;\n// SM3 cryptographic hash update (part 1)"
    },
    {
      "mnemonic": "RAX1",
      "architecture": "ARMv9-A",
      "extension": "Crypto",
      "summary": "Rotate and XOR (SHA-3)",
      "syntax": "RAX1 Vd.2D, Vn.2D, Vm.2D",
      "pseudocode": "if !HaveSHA3() then UNDEFINED;\n// SHA-3 acceleration: Rotate and Exclusive OR",
      "encoding": {
        "hex_opcode": "CE608C00",
        "pattern": "11001110011000001000110000000000",
        "visual_parts": [
          {
            "raw": "11001110011000001000110000000000",
            "clean": "11001110011000001000110000000000"
          }
        ],
        "binary_pattern": "11001110011000001000110000000000"
      },
      "pseudocode_html": "<pre><code class=\"language-clike\">if !HaveSHA3() then UNDEFINED;\n// SHA-3 acceleration: Rotate and Exclusive OR</code></pre>",
      "slug": "rax1",
      "rel_url": "armv9-a/rax1/",
      "operands": [],
      "linked_summary": "Rotate <a href=\"../../armv8-a/and_6/\">and</a> <a href=\"../../risc-v/xor/\">XOR</a> (SHA-3)",
      "linked_pseudocode": "if !HaveSHA3() then UNDEFINED;\n// SHA-3 acceleration: Rotate <a href=\"../../armv8-a/and_6/\">and</a> Exclusive <a href=\"../../risc-v/or/\">OR</a>"
    },
    {
      "mnemonic": "BTI",
      "architecture": "ARMv9-A",
      "extension": "System",
      "summary": "Branch Target Identification",
      "syntax": "BTI &lt;target&gt;",
      "pseudocode": "if !HaveBTI() then UNDEFINED;\n// Mark a valid target for indirect branches (Guard against ROP/JOP)",
      "encoding": {
        "hex_opcode": "D5032400",
        "pattern": "11010101000000110010010000000000",
        "visual_parts": [
          {
            "raw": "11010101000000110010010000000000",
            "clean": "11010101000000110010010000000000"
          }
        ],
        "binary_pattern": "11010101000000110010010000000000"
      },
      "pseudocode_html": "<pre><code class=\"language-clike\">if !HaveBTI() then UNDEFINED;\n// Mark a valid target for indirect branches (Guard against ROP/JOP)</code></pre>",
      "slug": "bti",
      "rel_url": "armv9-a/bti/",
      "operands": [],
      "linked_summary": "Branch Target Identification",
      "linked_pseudocode": "if !HaveBTI() then UNDEFINED;\n// Mark a valid target for indirect branches (Guard against ROP/JOP)"
    },
    {
      "mnemonic": "WFET",
      "architecture": "ARMv9-A",
      "extension": "System",
      "summary": "Wait For Event with Timeout",
      "syntax": "WFET Xn",
      "pseudocode": "if !HaveFEAT_WFxT() then UNDEFINED;\n// Wait for event or until timeout counter expires",
      "encoding": {
        "hex_opcode": "D5031000",
        "pattern": "11010101000000110001000000000000",
        "visual_parts": [
          {
            "raw": "11010101000000110001000000000000",
            "clean": "11010101000000110001000000000000"
          }
        ],
        "binary_pattern": "11010101000000110001000000000000"
      },
      "pseudocode_html": "<pre><code class=\"language-clike\">if !HaveFEAT_WFxT() then UNDEFINED;\n// Wait for event or until timeout counter expires</code></pre>",
      "slug": "wfet",
      "rel_url": "armv9-a/wfet/",
      "operands": [],
      "linked_summary": "Wait For Event with Timeout",
      "linked_pseudocode": "if !HaveFEAT_WFxT() then UNDEFINED;\n// Wait for event <a href=\"../../powerisa/or/\">or</a> until timeout counter expires"
    },
    {
      "mnemonic": "PACGA",
      "architecture": "ARMv9-A",
      "extension": "PAC",
      "summary": "Pointer Auth Code, Generic Address",
      "syntax": "PACGA Xd, Xn, Xm",
      "pseudocode": "if !HavePAC() then UNDEFINED;\n// Computes a pointer authentication code for a generic address",
      "encoding": {
        "hex_opcode": "9AC03000",
        "pattern": "10011010110000000011000000000000",
        "visual_parts": [
          {
            "raw": "10011010110000000011000000000000",
            "clean": "10011010110000000011000000000000"
          }
        ],
        "binary_pattern": "10011010110000000011000000000000"
      },
      "pseudocode_html": "<pre><code class=\"language-clike\">if !HavePAC() then UNDEFINED;\n// Computes a pointer authentication code for a generic address</code></pre>",
      "slug": "pacga",
      "rel_url": "armv9-a/pacga/",
      "operands": [],
      "linked_summary": "Pointer Auth Code, Generic Address",
      "linked_pseudocode": "if !HavePAC() then UNDEFINED;\n// Computes a pointer authentication code for a generic address"
    },
    {
      "mnemonic": "FMLAL",
      "architecture": "ARMv9-A",
      "extension": "Float",
      "summary": "Fused Multiply-Add Long (FP16)",
      "syntax": "FMLAL Vd.4S, Vn.4H, Vm.4H",
      "pseudocode": "if !HaveFP16() then UNDEFINED;\n// Widening multiply-add of FP16 elements into FP32 destination",
      "encoding": {
        "hex_opcode": "0E20E000",
        "pattern": "00001110001000001110000000000000",
        "visual_parts": [
          {
            "raw": "00001110001000001110000000000000",
            "clean": "00001110001000001110000000000000"
          }
        ],
        "binary_pattern": "00001110001000001110000000000000"
      },
      "pseudocode_html": "<pre><code class=\"language-clike\">if !HaveFP16() then UNDEFINED;\n// Widening multiply-add of FP16 elements into FP32 destination</code></pre>",
      "slug": "fmlal",
      "rel_url": "armv9-a/fmlal/",
      "operands": [],
      "linked_summary": "Fused Multiply-Add Long (FP16)",
      "linked_pseudocode": "if !HaveFP16() then UNDEFINED;\n// Widening multiply-<a href=\"../../armv8-a/add_8/\">add</a> of FP16 elements into FP32 destination"
    },
    {
      "mnemonic": "rmpadjust",
      "architecture": "ARMv9-A",
      "full_name": "Realm Management Pointer Adjust",
      "summary": "Adjusts the RMP entry for a physical address (Realm Management).",
      "syntax": "RMPADJUST &lt;Xt&gt;, &lt;Xn&gt;, &lt;Xm&gt;",
      "encoding": {
        "format": "System",
        "binary_pattern": "1100100000 | 001 | Xm | 0000 | Xn | Xt",
        "hex_opcode": "0xC8200000",
        "visual_parts": [
          {
            "raw": "1100100000",
            "clean": "1100100000"
          },
          {
            "raw": "001",
            "clean": "001"
          },
          {
            "raw": "Xm",
            "clean": "Xm"
          },
          {
            "raw": "0000",
            "clean": "0000"
          },
          {
            "raw": "Xn",
            "clean": "Xn"
          },
          {
            "raw": "Xt",
            "clean": "Xt"
          }
        ]
      },
      "operands": [
        {
          "name": "Xt",
          "desc": "Target PA"
        },
        {
          "name": "Xn",
          "desc": "New Attrs"
        },
        {
          "name": "Xm",
          "desc": "Flags"
        }
      ],
      "extension": "FEAT_RME (Realm)",
      "slug": "rmpadjust",
      "rel_url": "armv9-a/rmpadjust/",
      "linked_summary": "Adjusts the RMP entry for a physical address (Realm Management).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "rmpread",
      "architecture": "ARMv9-A",
      "full_name": "Realm Management Pointer Read",
      "summary": "Reads the RMP entry for a physical address.",
      "syntax": "RMPREAD &lt;Xt&gt;, &lt;Xn&gt;",
      "encoding": {
        "format": "System",
        "binary_pattern": "1100100000 | 001 | 11111 | 0001 | Xn | Xt",
        "hex_opcode": "0xC83F1000",
        "visual_parts": [
          {
            "raw": "1100100000",
            "clean": "1100100000"
          },
          {
            "raw": "001",
            "clean": "001"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "0001",
            "clean": "0001"
          },
          {
            "raw": "Xn",
            "clean": "Xn"
          },
          {
            "raw": "Xt",
            "clean": "Xt"
          }
        ]
      },
      "operands": [
        {
          "name": "Xt",
          "desc": "Dest Data"
        },
        {
          "name": "Xn",
          "desc": "Target PA"
        }
      ],
      "extension": "FEAT_RME (Realm)",
      "slug": "rmpread",
      "rel_url": "armv9-a/rmpread/",
      "linked_summary": "Reads the RMP entry for a physical address.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "rmpinit",
      "architecture": "ARMv9-A",
      "full_name": "Realm Management Pointer Initialize",
      "summary": "Initializes the Realm Management Pointer table.",
      "syntax": "RMPINIT",
      "encoding": {
        "format": "System",
        "binary_pattern": "11010101000000110010000100011111",
        "hex_opcode": "0xD503211F",
        "visual_parts": [
          {
            "raw": "11010101000000110010000100011111",
            "clean": "11010101000000110010000100011111"
          }
        ]
      },
      "operands": [],
      "extension": "FEAT_RME (Realm)",
      "slug": "rmpinit",
      "rel_url": "armv9-a/rmpinit/",
      "linked_summary": "Initializes the Realm Management Pointer table.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "dvmp",
      "architecture": "ARMv9-A",
      "full_name": "Data Value Memory Permission",
      "summary": "Broadcasts permission checking for data values (Realm).",
      "syntax": "DVMP &lt;Xt&gt;",
      "encoding": {
        "format": "System",
        "binary_pattern": "11010101000000110010000100100000 | Rt",
        "hex_opcode": "0xD5032120",
        "visual_parts": [
          {
            "raw": "11010101000000110010000100100000",
            "clean": "11010101000000110010000100100000"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Xt",
          "desc": "Address"
        }
      ],
      "extension": "FEAT_RME (Realm)",
      "slug": "dvmp",
      "rel_url": "armv9-a/dvmp/",
      "linked_summary": "Broadcasts permission checking for data values (Realm).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "tlbi",
      "architecture": "ARMv9-A",
      "full_name": "TLB Invalidate (Realm IPA)",
      "summary": "Invalidates TLB entries for a Realm Intermediate Physical Address.",
      "syntax": "TLBI RIPAS2E1, &lt;Xt&gt;",
      "encoding": {
        "format": "System",
        "binary_pattern": "11010101000010001001001001100000 | Rt",
        "hex_opcode": "0xD5089260",
        "visual_parts": [
          {
            "raw": "11010101000010001001001001100000",
            "clean": "11010101000010001001001001100000"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Xt",
          "desc": "IPA"
        }
      ],
      "extension": "FEAT_RME (Realm)",
      "slug": "tlbi",
      "rel_url": "armv9-a/tlbi/",
      "linked_summary": "Invalidates TLB entries for a Realm Intermediate Physical Address.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "tlbi",
      "architecture": "ARMv9-A",
      "full_name": "TLB Invalidate (Realm PA)",
      "summary": "Invalidates TLB entries by Realm Physical Address.",
      "syntax": "TLBI RVAE1, &lt;Xt&gt;",
      "encoding": {
        "format": "System",
        "binary_pattern": "11010101000010001001011000100000 | Rt",
        "hex_opcode": "0xD5089620",
        "visual_parts": [
          {
            "raw": "11010101000010001001011000100000",
            "clean": "11010101000010001001011000100000"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Xt",
          "desc": "PA"
        }
      ],
      "extension": "FEAT_RME (Realm)",
      "slug": "tlbi_1",
      "rel_url": "armv9-a/tlbi_1/",
      "linked_summary": "Invalidates TLB entries by Realm Physical Address.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "brbinj",
      "architecture": "ARMv9-A",
      "full_name": "Branch Record Buffer Inject",
      "summary": "Injects a record into the Branch Record Buffer.",
      "syntax": "BRBINJ &lt;Xt&gt;",
      "encoding": {
        "format": "System",
        "binary_pattern": "11010101000000110010000101000000 | Rt",
        "hex_opcode": "0xD5032140",
        "visual_parts": [
          {
            "raw": "11010101000000110010000101000000",
            "clean": "11010101000000110010000101000000"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Xt",
          "desc": "Data"
        }
      ],
      "extension": "FEAT_BRBE (Debug)",
      "slug": "brbinj",
      "rel_url": "armv9-a/brbinj/",
      "linked_summary": "Injects a record into the Branch Record Buffer.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "brbto",
      "architecture": "ARMv9-A",
      "full_name": "Branch Record Buffer Trap Overflow",
      "summary": "Manages overflow behavior for the Branch Record Buffer.",
      "syntax": "BRBTO",
      "encoding": {
        "format": "System",
        "binary_pattern": "11010101000000110010000101101111",
        "hex_opcode": "0xD503216F",
        "visual_parts": [
          {
            "raw": "11010101000000110010000101101111",
            "clean": "11010101000000110010000101101111"
          }
        ]
      },
      "operands": [],
      "extension": "FEAT_BRBE (Debug)",
      "slug": "brbto",
      "rel_url": "armv9-a/brbto/",
      "linked_summary": "Manages overflow behavior for the Branch Record Buffer.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "cpyfp",
      "architecture": "ARMv9-A",
      "full_name": "Memory Copy Forward Prologue (MOPS)",
      "summary": "Optimized memory copy prologue (Forward).",
      "syntax": "CPYFP [&lt;Xd&gt;]!, [&lt;Xn&gt;]!, &lt;Xm&gt;!",
      "encoding": {
        "format": "MOPS",
        "binary_pattern": "00011001000000000100000000000000 | Rn | Rd",
        "hex_opcode": "0x19000400",
        "visual_parts": [
          {
            "raw": "00011001000000000100000000000000",
            "clean": "00011001000000000100000000000000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Xd",
          "desc": "Dest"
        },
        {
          "name": "Xn",
          "desc": "Src"
        },
        {
          "name": "Xm",
          "desc": "Size"
        }
      ],
      "extension": "FEAT_MOPS",
      "slug": "cpyfp",
      "rel_url": "armv9-a/cpyfp/",
      "linked_summary": "Optimized memory <a href=\"../../powerisa/copy/\">copy</a> prologue (Forward).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "cpyfm",
      "architecture": "ARMv9-A",
      "full_name": "Memory Copy Forward Main (MOPS)",
      "summary": "Optimized memory copy main loop (Forward).",
      "syntax": "CPYFM [&lt;Xd&gt;]!, [&lt;Xn&gt;]!, &lt;Xm&gt;!",
      "encoding": {
        "format": "MOPS",
        "binary_pattern": "00011001010000000100000000000000 | Rn | Rd",
        "hex_opcode": "0x19400400",
        "visual_parts": [
          {
            "raw": "00011001010000000100000000000000",
            "clean": "00011001010000000100000000000000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Xd",
          "desc": "Dest"
        },
        {
          "name": "Xn",
          "desc": "Src"
        },
        {
          "name": "Xm",
          "desc": "Size"
        }
      ],
      "extension": "FEAT_MOPS",
      "slug": "cpyfm",
      "rel_url": "armv9-a/cpyfm/",
      "linked_summary": "Optimized memory <a href=\"../../powerisa/copy/\">copy</a> main <a href=\"../../x86/loop_1/\">loop</a> (Forward).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "cpyfe",
      "architecture": "ARMv9-A",
      "full_name": "Memory Copy Forward Epilogue (MOPS)",
      "summary": "Optimized memory copy epilogue (Forward).",
      "syntax": "CPYFE [&lt;Xd&gt;]!, [&lt;Xn&gt;]!, &lt;Xm&gt;!",
      "encoding": {
        "format": "MOPS",
        "binary_pattern": "00011001100000000100000000000000 | Rn | Rd",
        "hex_opcode": "0x19800400",
        "visual_parts": [
          {
            "raw": "00011001100000000100000000000000",
            "clean": "00011001100000000100000000000000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Xd",
          "desc": "Dest"
        },
        {
          "name": "Xn",
          "desc": "Src"
        },
        {
          "name": "Xm",
          "desc": "Size"
        }
      ],
      "extension": "FEAT_MOPS",
      "slug": "cpyfe",
      "rel_url": "armv9-a/cpyfe/",
      "linked_summary": "Optimized memory <a href=\"../../powerisa/copy/\">copy</a> epilogue (Forward).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "setp",
      "architecture": "ARMv9-A",
      "full_name": "Memory Set Prologue (MOPS)",
      "summary": "Optimized memory set prologue.",
      "syntax": "SETP [&lt;Xd&gt;]!, &lt;Xn&gt;!, &lt;Xm&gt;",
      "encoding": {
        "format": "MOPS",
        "binary_pattern": "00011001001100000100000000000000 | Rn | Rd",
        "hex_opcode": "0x19300400",
        "visual_parts": [
          {
            "raw": "00011001001100000100000000000000",
            "clean": "00011001001100000100000000000000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Xd",
          "desc": "Dest"
        },
        {
          "name": "Xn",
          "desc": "Size"
        },
        {
          "name": "Xm",
          "desc": "Val"
        }
      ],
      "extension": "FEAT_MOPS",
      "slug": "setp",
      "rel_url": "armv9-a/setp/",
      "linked_summary": "Optimized memory set prologue.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "setm",
      "architecture": "ARMv9-A",
      "full_name": "Memory Set Main (MOPS)",
      "summary": "Optimized memory set main loop.",
      "syntax": "SETM [&lt;Xd&gt;]!, &lt;Xn&gt;!, &lt;Xm&gt;",
      "encoding": {
        "format": "MOPS",
        "binary_pattern": "00011001011100000100000000000000 | Rn | Rd",
        "hex_opcode": "0x19700400",
        "visual_parts": [
          {
            "raw": "00011001011100000100000000000000",
            "clean": "00011001011100000100000000000000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Xd",
          "desc": "Dest"
        },
        {
          "name": "Xn",
          "desc": "Size"
        },
        {
          "name": "Xm",
          "desc": "Val"
        }
      ],
      "extension": "FEAT_MOPS",
      "slug": "setm",
      "rel_url": "armv9-a/setm/",
      "linked_summary": "Optimized memory set main <a href=\"../../x86/loop_1/\">loop</a>.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sete",
      "architecture": "ARMv9-A",
      "full_name": "Memory Set Epilogue (MOPS)",
      "summary": "Optimized memory set epilogue.",
      "syntax": "SETE [&lt;Xd&gt;]!, &lt;Xn&gt;!, &lt;Xm&gt;",
      "encoding": {
        "format": "MOPS",
        "binary_pattern": "00011001101100000100000000000000 | Rn | Rd",
        "hex_opcode": "0x19B00400",
        "visual_parts": [
          {
            "raw": "00011001101100000100000000000000",
            "clean": "00011001101100000100000000000000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Xd",
          "desc": "Dest"
        },
        {
          "name": "Xn",
          "desc": "Size"
        },
        {
          "name": "Xm",
          "desc": "Val"
        }
      ],
      "extension": "FEAT_MOPS",
      "slug": "sete",
      "rel_url": "armv9-a/sete/",
      "linked_summary": "Optimized memory set epilogue.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "addpt",
      "architecture": "ARMv9-A",
      "full_name": "Add Checked Pointer",
      "summary": "Adds offset to pointer with tag check (Checked Pointer Arithmetic).",
      "syntax": "ADDPT &lt;Xd|SP&gt;, &lt;Xn|SP&gt;, &lt;Xm&gt;",
      "encoding": {
        "format": "Data Processing",
        "binary_pattern": "10011011001 | Xm | 000000 | Xn | Xd",
        "hex_opcode": "0x9B200000",
        "visual_parts": [
          {
            "raw": "10011011001",
            "clean": "10011011001"
          },
          {
            "raw": "Xm",
            "clean": "Xm"
          },
          {
            "raw": "000000",
            "clean": "000000"
          },
          {
            "raw": "Xn",
            "clean": "Xn"
          },
          {
            "raw": "Xd",
            "clean": "Xd"
          }
        ]
      },
      "operands": [
        {
          "name": "Xd",
          "desc": "Dest"
        },
        {
          "name": "Xn",
          "desc": "Ptr"
        },
        {
          "name": "Xm",
          "desc": "Offset"
        }
      ],
      "extension": "FEAT_CPA (v9.5)",
      "slug": "addpt",
      "rel_url": "armv9-a/addpt/",
      "linked_summary": "Adds offset to pointer with tag check (Checked Pointer Arithmetic).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "subpt",
      "architecture": "ARMv9-A",
      "full_name": "Subtract Checked Pointer",
      "summary": "Subtracts offset from pointer with tag check (Checked Pointer Arithmetic).",
      "syntax": "SUBPT &lt;Xd|SP&gt;, &lt;Xn|SP&gt;, &lt;Xm&gt;",
      "encoding": {
        "format": "Data Processing",
        "binary_pattern": "11011011001 | Xm | 000000 | Xn | Xd",
        "hex_opcode": "0xDB200000",
        "visual_parts": [
          {
            "raw": "11011011001",
            "clean": "11011011001"
          },
          {
            "raw": "Xm",
            "clean": "Xm"
          },
          {
            "raw": "000000",
            "clean": "000000"
          },
          {
            "raw": "Xn",
            "clean": "Xn"
          },
          {
            "raw": "Xd",
            "clean": "Xd"
          }
        ]
      },
      "operands": [
        {
          "name": "Xd",
          "desc": "Dest"
        },
        {
          "name": "Xn",
          "desc": "Ptr"
        },
        {
          "name": "Xm",
          "desc": "Offset"
        }
      ],
      "extension": "FEAT_CPA (v9.5)",
      "slug": "subpt",
      "rel_url": "armv9-a/subpt/",
      "linked_summary": "Subtracts offset from pointer with tag check (Checked Pointer Arithmetic).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "maddpt",
      "architecture": "ARMv9-A",
      "full_name": "Multiply Add Checked Pointer",
      "summary": "Calculates Ptr + (A * B) with tag check.",
      "syntax": "MADDPT &lt;Xd&gt;, &lt;Xn&gt;, &lt;Xm&gt;, &lt;Xa&gt;",
      "encoding": {
        "format": "Data Processing",
        "binary_pattern": "10011011001 | Xm | 100000 | Xn | Xd",
        "hex_opcode": "0x9B208000",
        "visual_parts": [
          {
            "raw": "10011011001",
            "clean": "10011011001"
          },
          {
            "raw": "Xm",
            "clean": "Xm"
          },
          {
            "raw": "100000",
            "clean": "100000"
          },
          {
            "raw": "Xn",
            "clean": "Xn"
          },
          {
            "raw": "Xd",
            "clean": "Xd"
          }
        ]
      },
      "operands": [
        {
          "name": "Xd",
          "desc": "Dest"
        },
        {
          "name": "Xn",
          "desc": "A"
        },
        {
          "name": "Xm",
          "desc": "B"
        },
        {
          "name": "Xa",
          "desc": "Ptr"
        }
      ],
      "extension": "FEAT_CPA (v9.5)",
      "slug": "maddpt",
      "rel_url": "armv9-a/maddpt/",
      "linked_summary": "Calculates Ptr + (A * B) with tag check.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "msubpt",
      "architecture": "ARMv9-A",
      "full_name": "Multiply Subtract Checked Pointer",
      "summary": "Calculates Ptr - (A * B) with tag check.",
      "syntax": "MSUBPT &lt;Xd&gt;, &lt;Xn&gt;, &lt;Xm&gt;, &lt;Xa&gt;",
      "encoding": {
        "format": "Data Processing",
        "binary_pattern": "10011011001 | Xm | 100001 | Xn | Xd",
        "hex_opcode": "0x9B208400",
        "visual_parts": [
          {
            "raw": "10011011001",
            "clean": "10011011001"
          },
          {
            "raw": "Xm",
            "clean": "Xm"
          },
          {
            "raw": "100001",
            "clean": "100001"
          },
          {
            "raw": "Xn",
            "clean": "Xn"
          },
          {
            "raw": "Xd",
            "clean": "Xd"
          }
        ]
      },
      "operands": [
        {
          "name": "Xd",
          "desc": "Dest"
        },
        {
          "name": "Xn",
          "desc": "A"
        },
        {
          "name": "Xm",
          "desc": "B"
        },
        {
          "name": "Xa",
          "desc": "Ptr"
        }
      ],
      "extension": "FEAT_CPA (v9.5)",
      "slug": "msubpt",
      "rel_url": "armv9-a/msubpt/",
      "linked_summary": "Calculates Ptr - (A * B) with tag check.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fclamp",
      "architecture": "ARMv9-A",
      "full_name": "Floating-Point Clamp",
      "summary": "Clamps floating-point elements between min and max (SVE2.1).",
      "syntax": "FCLAMP &lt;Zdn&gt;.&lt;T&gt;, &lt;Zn&gt;.&lt;T&gt;, &lt;Zm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE2.1",
        "binary_pattern": "01100100 | sz | 0 | 01100 | Zm | Zn | Zdn",
        "hex_opcode": "0x640C0000",
        "visual_parts": [
          {
            "raw": "01100100",
            "clean": "01100100"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "01100",
            "clean": "01100"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          }
        ]
      },
      "operands": [
        {
          "name": "Zdn",
          "desc": "Dest/Src"
        },
        {
          "name": "Zn",
          "desc": "Min"
        },
        {
          "name": "Zm",
          "desc": "Max"
        }
      ],
      "extension": "SVE2p1",
      "slug": "fclamp",
      "rel_url": "armv9-a/fclamp/",
      "linked_summary": "Clamps floating-point elements between min <a href=\"../../armv8-a/and_6/\">and</a> max (SVE2.1).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sclamp",
      "architecture": "ARMv9-A",
      "full_name": "Signed Integer Clamp",
      "summary": "Clamps signed integer elements between min and max (SVE2.1).",
      "syntax": "SCLAMP &lt;Zdn&gt;.&lt;T&gt;, &lt;Zn&gt;.&lt;T&gt;, &lt;Zm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE2.1",
        "binary_pattern": "01000100 | sz | 0 | 01100 | Zm | Zn | Zdn",
        "hex_opcode": "0x440C0000",
        "visual_parts": [
          {
            "raw": "01000100",
            "clean": "01000100"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "01100",
            "clean": "01100"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          }
        ]
      },
      "operands": [
        {
          "name": "Zdn",
          "desc": "Dest/Src"
        },
        {
          "name": "Zn",
          "desc": "Min"
        },
        {
          "name": "Zm",
          "desc": "Max"
        }
      ],
      "extension": "SVE2p1",
      "slug": "sclamp",
      "rel_url": "armv9-a/sclamp/",
      "linked_summary": "Clamps signed integer elements between min <a href=\"../../armv8-a/and_6/\">and</a> max (SVE2.1).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "uclamp",
      "architecture": "ARMv9-A",
      "full_name": "Unsigned Integer Clamp",
      "summary": "Clamps unsigned integer elements between min and max (SVE2.1).",
      "syntax": "UCLAMP &lt;Zdn&gt;.&lt;T&gt;, &lt;Zn&gt;.&lt;T&gt;, &lt;Zm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE2.1",
        "binary_pattern": "01000100 | sz | 0 | 01101 | Zm | Zn | Zdn",
        "hex_opcode": "0x440D0000",
        "visual_parts": [
          {
            "raw": "01000100",
            "clean": "01000100"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "01101",
            "clean": "01101"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          }
        ]
      },
      "operands": [
        {
          "name": "Zdn",
          "desc": "Dest/Src"
        },
        {
          "name": "Zn",
          "desc": "Min"
        },
        {
          "name": "Zm",
          "desc": "Max"
        }
      ],
      "extension": "SVE2p1",
      "slug": "uclamp",
      "rel_url": "armv9-a/uclamp/",
      "linked_summary": "Clamps unsigned integer elements between min <a href=\"../../armv8-a/and_6/\">and</a> max (SVE2.1).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "psel",
      "architecture": "ARMv9-A",
      "full_name": "Predicate Select",
      "summary": "Selects a predicate register based on a boolean condition (SME2).",
      "syntax": "PSEL &lt;Pd&gt;, &lt;Pn&gt;, &lt;Pm&gt;.&lt;T&gt;[&lt;imm&gt;]",
      "encoding": {
        "format": "SME2",
        "binary_pattern": "00100101 | 00 | 100000 | Pm | Pn | Pd",
        "hex_opcode": "0x25200000",
        "visual_parts": [
          {
            "raw": "00100101",
            "clean": "00100101"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "100000",
            "clean": "100000"
          },
          {
            "raw": "Pm",
            "clean": "Pm"
          },
          {
            "raw": "Pn",
            "clean": "Pn"
          },
          {
            "raw": "Pd",
            "clean": "Pd"
          }
        ]
      },
      "operands": [
        {
          "name": "Pd",
          "desc": "Dest"
        },
        {
          "name": "Pn",
          "desc": "True"
        },
        {
          "name": "Pm",
          "desc": "Predicate Array"
        }
      ],
      "extension": "SME2",
      "slug": "psel",
      "rel_url": "armv9-a/psel/",
      "linked_summary": "Selects a predicate register based on a boolean condition (SME2).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "revd",
      "architecture": "ARMv9-A",
      "full_name": "Reverse Doublewords",
      "summary": "Reverses 64-bit doublewords within 128-bit quadwords (SVE2).",
      "syntax": "REVD &lt;Zd&gt;.&lt;T&gt;, &lt;Pg&gt;/M, &lt;Zn&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE2",
        "binary_pattern": "00000101 | sz | 00010 | 10 | Pg | Zn | Zd",
        "hex_opcode": "0x05220000",
        "visual_parts": [
          {
            "raw": "00000101",
            "clean": "00000101"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "00010",
            "clean": "00010"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Zd",
            "clean": "Zd"
          }
        ]
      },
      "operands": [
        {
          "name": "Zd",
          "desc": "Dest"
        },
        {
          "name": "Pg",
          "desc": "Mask"
        },
        {
          "name": "Zn",
          "desc": "Src"
        }
      ],
      "extension": "SVE2",
      "slug": "revd",
      "rel_url": "armv9-a/revd/",
      "linked_summary": "Reverses 64-<a href=\"../../armv8-a/bit/\">bit</a> doublewords within 128-<a href=\"../../armv8-a/bit/\">bit</a> quadwords (SVE2).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "tstart",
      "architecture": "ARMv9-A",
      "full_name": "Transaction Start",
      "summary": "Starts a new memory transaction (TME).",
      "syntax": "TSTART &lt;Xt&gt;",
      "encoding": {
        "format": "System",
        "binary_pattern": "11010101001 | 00011 | 0011 | 0011 | 001 | Rt",
        "hex_opcode": "0xD52B3320",
        "visual_parts": [
          {
            "raw": "11010101001",
            "clean": "11010101001"
          },
          {
            "raw": "00011",
            "clean": "00011"
          },
          {
            "raw": "0011",
            "clean": "0011"
          },
          {
            "raw": "0011",
            "clean": "0011"
          },
          {
            "raw": "001",
            "clean": "001"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Xt",
          "desc": "Status Dest"
        }
      ],
      "extension": "FEAT_TME (Transactional)",
      "slug": "tstart",
      "rel_url": "armv9-a/tstart/",
      "linked_summary": "Starts a new memory transaction (TME).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "tcommit",
      "architecture": "ARMv9-A",
      "full_name": "Transaction Commit",
      "summary": "Commits the current memory transaction.",
      "syntax": "TCOMMIT",
      "encoding": {
        "format": "System",
        "binary_pattern": "11010101000000110011001101011111",
        "hex_opcode": "0xD503335F",
        "visual_parts": [
          {
            "raw": "11010101000000110011001101011111",
            "clean": "11010101000000110011001101011111"
          }
        ]
      },
      "operands": [],
      "extension": "FEAT_TME (Transactional)",
      "slug": "tcommit",
      "rel_url": "armv9-a/tcommit/",
      "linked_summary": "Commits the current memory transaction.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "tcancel",
      "architecture": "ARMv9-A",
      "full_name": "Transaction Cancel",
      "summary": "Cancels the current transaction.",
      "syntax": "TCANCEL #&lt;imm&gt;",
      "encoding": {
        "format": "System",
        "binary_pattern": "11010100010 | imm16 | 00000",
        "hex_opcode": "0xD4400000",
        "visual_parts": [
          {
            "raw": "11010100010",
            "clean": "11010100010"
          },
          {
            "raw": "imm16",
            "clean": "imm16"
          },
          {
            "raw": "00000",
            "clean": "00000"
          }
        ]
      },
      "operands": [
        {
          "name": "imm",
          "desc": "Reason"
        }
      ],
      "extension": "FEAT_TME (Transactional)",
      "slug": "tcancel",
      "rel_url": "armv9-a/tcancel/",
      "linked_summary": "Cancels the current transaction.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ttest",
      "architecture": "ARMv9-A",
      "full_name": "Transaction Test",
      "summary": "Tests the transaction depth.",
      "syntax": "TTEST &lt;Xt&gt;",
      "encoding": {
        "format": "System",
        "binary_pattern": "11010101001 | 00011 | 0011 | 0011 | 100 | Rt",
        "hex_opcode": "0xD52B3380",
        "visual_parts": [
          {
            "raw": "11010101001",
            "clean": "11010101001"
          },
          {
            "raw": "00011",
            "clean": "00011"
          },
          {
            "raw": "0011",
            "clean": "0011"
          },
          {
            "raw": "0011",
            "clean": "0011"
          },
          {
            "raw": "100",
            "clean": "100"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Xt",
          "desc": "Depth Dest"
        }
      ],
      "extension": "FEAT_TME (Transactional)",
      "slug": "ttest",
      "rel_url": "armv9-a/ttest/",
      "linked_summary": "Tests the transaction depth.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "SQADD",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Signed Saturating Add",
      "syntax": "SQADD Zd.S, Zn.S, Zm.S",
      "encoding": {
        "hex_opcode": "44000000",
        "visual_parts": []
      },
      "slug": "sqadd",
      "rel_url": "armv9-a/sqadd/",
      "operands": [],
      "linked_summary": "Signed Saturating Add",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "UQADD",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Unsigned Saturating Add",
      "syntax": "UQADD Zd.S, Zn.S, Zm.S",
      "encoding": {
        "hex_opcode": "44000400",
        "visual_parts": []
      },
      "slug": "uqadd",
      "rel_url": "armv9-a/uqadd/",
      "operands": [],
      "linked_summary": "Unsigned Saturating Add",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "SQSUB",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Signed Saturating Subtract",
      "syntax": "SQSUB Zd.S, Zn.S, Zm.S",
      "encoding": {
        "hex_opcode": "44000800",
        "visual_parts": []
      },
      "slug": "sqsub",
      "rel_url": "armv9-a/sqsub/",
      "operands": [],
      "linked_summary": "Signed Saturating Subtract",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "UQSUB",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Unsigned Saturating Subtract",
      "syntax": "UQSUB Zd.S, Zn.S, Zm.S",
      "encoding": {
        "hex_opcode": "44000C00",
        "visual_parts": []
      },
      "slug": "uqsub",
      "rel_url": "armv9-a/uqsub/",
      "operands": [],
      "linked_summary": "Unsigned Saturating Subtract",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "SRSHL",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Signed Rounding Shift Left",
      "syntax": "SRSHL Zd.S, Pn/M, Zn.S, Zm.S",
      "encoding": {
        "hex_opcode": "44005000",
        "visual_parts": []
      },
      "slug": "srshl",
      "rel_url": "armv9-a/srshl/",
      "operands": [],
      "linked_summary": "Signed Rounding Shift Left",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "URSHL",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Unsigned Rounding Shift Left",
      "syntax": "URSHL Zd.S, Pn/M, Zn.S, Zm.S",
      "encoding": {
        "hex_opcode": "44005400",
        "visual_parts": []
      },
      "slug": "urshl",
      "rel_url": "armv9-a/urshl/",
      "operands": [],
      "linked_summary": "Unsigned Rounding Shift Left",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "SQRSHL",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Signed Saturating Rounding Shift Left",
      "syntax": "SQRSHL Zd.S, Pn/M, Zn.S, Zm.S",
      "encoding": {
        "hex_opcode": "44005800",
        "visual_parts": []
      },
      "slug": "sqrshl",
      "rel_url": "armv9-a/sqrshl/",
      "operands": [],
      "linked_summary": "Signed Saturating Rounding Shift Left",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "UQRSHL",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Unsigned Saturating Rounding Shift Left",
      "syntax": "UQRSHL Zd.S, Pn/M, Zn.S, Zm.S",
      "encoding": {
        "hex_opcode": "44005C00",
        "visual_parts": []
      },
      "slug": "uqrshl",
      "rel_url": "armv9-a/uqrshl/",
      "operands": [],
      "linked_summary": "Unsigned Saturating Rounding Shift Left",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "SMULH",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Signed Multiply High",
      "syntax": "SMULH Zd.S, Pn/M, Zn.S, Zm.S",
      "encoding": {
        "hex_opcode": "44006000",
        "visual_parts": []
      },
      "slug": "smulh",
      "rel_url": "armv9-a/smulh/",
      "operands": [],
      "linked_summary": "Signed Multiply High",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "UMULH",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Unsigned Multiply High",
      "syntax": "UMULH Zd.S, Pn/M, Zn.S, Zm.S",
      "encoding": {
        "hex_opcode": "44006400",
        "visual_parts": []
      },
      "slug": "umulh",
      "rel_url": "armv9-a/umulh/",
      "operands": [],
      "linked_summary": "Unsigned Multiply High",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ADR",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Compute Vector of Addresses",
      "syntax": "ADR Zd.D, [Xn, Zm.D]",
      "encoding": {
        "hex_opcode": "04200000",
        "visual_parts": []
      },
      "slug": "adr",
      "rel_url": "armv9-a/adr/",
      "operands": [],
      "linked_summary": "Compute Vector of Addresses",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "INDEX",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Create Index Vector",
      "syntax": "INDEX Zd.S, Wn, Wm",
      "encoding": {
        "hex_opcode": "04205000",
        "visual_parts": []
      },
      "slug": "index",
      "rel_url": "armv9-a/index/",
      "operands": [],
      "linked_summary": "Create Index Vector",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "LDFF1B",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Load First-Faulting (Byte)",
      "syntax": "LDFF1B { Zt.B }, Pg/Z, [Xn]",
      "encoding": {
        "hex_opcode": "A400A000",
        "visual_parts": []
      },
      "slug": "ldff1b",
      "rel_url": "armv9-a/ldff1b/",
      "operands": [],
      "linked_summary": "Load First-Faulting (Byte)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "LDFF1H",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Load First-Faulting (Half)",
      "syntax": "LDFF1H { Zt.H }, Pg/Z, [Xn]",
      "encoding": {
        "hex_opcode": "A400A400",
        "visual_parts": []
      },
      "slug": "ldff1h",
      "rel_url": "armv9-a/ldff1h/",
      "operands": [],
      "linked_summary": "Load First-Faulting (Half)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "LDFF1W",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Load First-Faulting (Word)",
      "syntax": "LDFF1W { Zt.S }, Pg/Z, [Xn]",
      "encoding": {
        "hex_opcode": "A400A800",
        "visual_parts": []
      },
      "slug": "ldff1w",
      "rel_url": "armv9-a/ldff1w/",
      "operands": [],
      "linked_summary": "Load First-Faulting (Word)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "LDFF1D",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Load First-Faulting (Double)",
      "syntax": "LDFF1D { Zt.D }, Pg/Z, [Xn]",
      "encoding": {
        "hex_opcode": "A400AC00",
        "visual_parts": []
      },
      "slug": "ldff1d",
      "rel_url": "armv9-a/ldff1d/",
      "operands": [],
      "linked_summary": "Load First-Faulting (Double)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "LD1B",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Gather Load (Byte)",
      "syntax": "LD1B { Zt.S }, Pg/Z, [Xn, Zm.S, UXTW]",
      "encoding": {
        "hex_opcode": "84000000",
        "visual_parts": []
      },
      "slug": "ld1b",
      "rel_url": "armv9-a/ld1b/",
      "operands": [],
      "linked_summary": "Gather Load (Byte)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "LD1H",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Gather Load (Half)",
      "syntax": "LD1H { Zt.S }, Pg/Z, [Xn, Zm.S, UXTW #1]",
      "encoding": {
        "hex_opcode": "84002000",
        "visual_parts": []
      },
      "slug": "ld1h",
      "rel_url": "armv9-a/ld1h/",
      "operands": [],
      "linked_summary": "Gather Load (Half)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "LD1W",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Gather Load (Word)",
      "syntax": "LD1W { Zt.S }, Pg/Z, [Xn, Zm.S, UXTW #2]",
      "encoding": {
        "hex_opcode": "84004000",
        "visual_parts": []
      },
      "slug": "ld1w_1",
      "rel_url": "armv9-a/ld1w_1/",
      "operands": [],
      "linked_summary": "Gather Load (Word)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "LD1D",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Gather Load (Double)",
      "syntax": "LD1D { Zt.D }, Pg/Z, [Xn, Zm.D, LSL #3]",
      "encoding": {
        "hex_opcode": "C4004000",
        "visual_parts": []
      },
      "slug": "ld1d",
      "rel_url": "armv9-a/ld1d/",
      "operands": [],
      "linked_summary": "Gather Load (Double)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ST1B",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Scatter Store (Byte)",
      "syntax": "ST1B { Zt.S }, Pg, [Xn, Zm.S, UXTW]",
      "encoding": {
        "hex_opcode": "C4000000",
        "visual_parts": []
      },
      "slug": "st1b",
      "rel_url": "armv9-a/st1b/",
      "operands": [],
      "linked_summary": "Scatter Store (Byte)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ST1H",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Scatter Store (Half)",
      "syntax": "ST1H { Zt.S }, Pg, [Xn, Zm.S, UXTW #1]",
      "encoding": {
        "hex_opcode": "C4002000",
        "visual_parts": []
      },
      "slug": "st1h",
      "rel_url": "armv9-a/st1h/",
      "operands": [],
      "linked_summary": "Scatter Store (Half)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ST1W",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Scatter Store (Word)",
      "syntax": "ST1W { Zt.S }, Pg, [Xn, Zm.S, UXTW #2]",
      "encoding": {
        "hex_opcode": "C4004000",
        "visual_parts": []
      },
      "slug": "st1w_1",
      "rel_url": "armv9-a/st1w_1/",
      "operands": [],
      "linked_summary": "Scatter Store (Word)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ST1D",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Scatter Store (Double)",
      "syntax": "ST1D { Zt.D }, Pg, [Xn, Zm.D, LSL #3]",
      "encoding": {
        "hex_opcode": "E4004000",
        "visual_parts": []
      },
      "slug": "st1d",
      "rel_url": "armv9-a/st1d/",
      "operands": [],
      "linked_summary": "Scatter Store (Double)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "PRFB",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Prefetch Gather (Byte)",
      "syntax": "PRFB &lt;prfop&gt;, Pg, [Xn, Zm.S, UXTW]",
      "encoding": {
        "hex_opcode": "84200000",
        "visual_parts": []
      },
      "slug": "prfb",
      "rel_url": "armv9-a/prfb/",
      "operands": [],
      "linked_summary": "Prefetch Gather (Byte)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "PRFH",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Prefetch Gather (Half)",
      "syntax": "PRFH &lt;prfop&gt;, Pg, [Xn, Zm.S, UXTW #1]",
      "encoding": {
        "hex_opcode": "84202000",
        "visual_parts": []
      },
      "slug": "prfh",
      "rel_url": "armv9-a/prfh/",
      "operands": [],
      "linked_summary": "Prefetch Gather (Half)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "PRFW",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Prefetch Gather (Word)",
      "syntax": "PRFW &lt;prfop&gt;, Pg, [Xn, Zm.S, UXTW #2]",
      "encoding": {
        "hex_opcode": "84204000",
        "visual_parts": []
      },
      "slug": "prfw",
      "rel_url": "armv9-a/prfw/",
      "operands": [],
      "linked_summary": "Prefetch Gather (Word)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "PRFD",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Prefetch Gather (Double)",
      "syntax": "PRFD &lt;prfop&gt;, Pg, [Xn, Zm.D, LSL #3]",
      "encoding": {
        "hex_opcode": "C4204000",
        "visual_parts": []
      },
      "slug": "prfd",
      "rel_url": "armv9-a/prfd/",
      "operands": [],
      "linked_summary": "Prefetch Gather (Double)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "FCADD",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Floating-point Complex Add with Rotate",
      "syntax": "FCADD Zd.S, Pg/M, Zn.S, Zm.S, #&lt;rot&gt;",
      "encoding": {
        "hex_opcode": "6400E000",
        "visual_parts": []
      },
      "slug": "fcadd",
      "rel_url": "armv9-a/fcadd/",
      "operands": [],
      "linked_summary": "Floating-point Complex Add with Rotate",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "FCMLA",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Floating-point Complex Multiply-Add with Rotate",
      "syntax": "FCMLA Zd.S, Pg/M, Zn.S, Zm.S, #&lt;rot&gt;",
      "encoding": {
        "hex_opcode": "6400E400",
        "visual_parts": []
      },
      "slug": "fcmla",
      "rel_url": "armv9-a/fcmla/",
      "operands": [],
      "linked_summary": "Floating-point Complex Multiply-Add with Rotate",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "FADDA",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Floating-point Add Across Vector",
      "syntax": "FADDA Vd, Pg, Vn, Zm.S",
      "encoding": {
        "hex_opcode": "65003000",
        "visual_parts": []
      },
      "slug": "fadda",
      "rel_url": "armv9-a/fadda/",
      "operands": [],
      "linked_summary": "Floating-point Add Across Vector",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "FADD",
      "architecture": "ARMv9-A",
      "extension": "SME2",
      "summary": "Multi-vector Floating-point Add",
      "syntax": "FADD { Zd1.S-Zd2.S }, { Zn1.S-Zn2.S }, { Zm1.S-Zm2.S }",
      "encoding": {
        "hex_opcode": "C1300000",
        "visual_parts": []
      },
      "slug": "fadd_1",
      "rel_url": "armv9-a/fadd_1/",
      "operands": [],
      "linked_summary": "Multi-vector Floating-point Add",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "FSUB",
      "architecture": "ARMv9-A",
      "extension": "SME2",
      "summary": "Multi-vector Floating-point Subtract",
      "syntax": "FSUB { Zd1.S-Zd2.S }, { Zn1.S-Zn2.S }, { Zm1.S-Zm2.S }",
      "encoding": {
        "hex_opcode": "C1300400",
        "visual_parts": []
      },
      "slug": "fsub_1",
      "rel_url": "armv9-a/fsub_1/",
      "operands": [],
      "linked_summary": "Multi-vector Floating-point Subtract",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "FMUL",
      "architecture": "ARMv9-A",
      "extension": "SME2",
      "summary": "Multi-vector Floating-point Multiply",
      "syntax": "FMUL { Zd1.S-Zd2.S }, { Zn1.S-Zn2.S }, { Zm1.S-Zm2.S }",
      "encoding": {
        "hex_opcode": "C1300800",
        "visual_parts": []
      },
      "slug": "fmul_1",
      "rel_url": "armv9-a/fmul_1/",
      "operands": [],
      "linked_summary": "Multi-vector Floating-point Multiply",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "FMLA",
      "architecture": "ARMv9-A",
      "extension": "SME2",
      "summary": "Multi-vector Floating-point Multiply-Add",
      "syntax": "FMLA { Zd1.S-Zd2.S }, { Zn1.S-Zn2.S }, { Zm1.S-Zm2.S }",
      "encoding": {
        "hex_opcode": "C1300C00",
        "visual_parts": []
      },
      "slug": "fmla_2",
      "rel_url": "armv9-a/fmla_2/",
      "operands": [],
      "linked_summary": "Multi-vector Floating-point Multiply-Add",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "FMLS",
      "architecture": "ARMv9-A",
      "extension": "SME2",
      "summary": "Multi-vector Floating-point Multiply-Subtract",
      "syntax": "FMLS { Zd1.S-Zd2.S }, { Zn1.S-Zn2.S }, { Zm1.S-Zm2.S }",
      "encoding": {
        "hex_opcode": "C1301000",
        "visual_parts": []
      },
      "slug": "fmls_2",
      "rel_url": "armv9-a/fmls_2/",
      "operands": [],
      "linked_summary": "Multi-vector Floating-point Multiply-Subtract",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ADD",
      "architecture": "ARMv9-A",
      "extension": "SME2",
      "summary": "Multi-vector Integer Add",
      "syntax": "ADD { Zd1.S-Zd2.S }, { Zn1.S-Zn2.S }, { Zm1.S-Zm2.S }",
      "encoding": {
        "hex_opcode": "C1200000",
        "visual_parts": []
      },
      "slug": "add_2",
      "rel_url": "armv9-a/add_2/",
      "operands": [],
      "linked_summary": "Multi-vector Integer Add",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "SUB",
      "architecture": "ARMv9-A",
      "extension": "SME2",
      "summary": "Multi-vector Integer Subtract",
      "syntax": "SUB { Zd1.S-Zd2.S }, { Zn1.S-Zn2.S }, { Zm1.S-Zm2.S }",
      "encoding": {
        "hex_opcode": "C1200400",
        "visual_parts": []
      },
      "slug": "sub_2",
      "rel_url": "armv9-a/sub_2/",
      "operands": [],
      "linked_summary": "Multi-vector Integer Subtract",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "MUL",
      "architecture": "ARMv9-A",
      "extension": "SME2",
      "summary": "Multi-vector Integer Multiply",
      "syntax": "MUL { Zd1.S-Zd2.S }, { Zn1.S-Zn2.S }, { Zm1.S-Zm2.S }",
      "encoding": {
        "hex_opcode": "C1200800",
        "visual_parts": []
      },
      "slug": "mul_1",
      "rel_url": "armv9-a/mul_1/",
      "operands": [],
      "linked_summary": "Multi-vector Integer Multiply",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "SMMLA",
      "architecture": "ARMv9-A",
      "extension": "SME2",
      "summary": "Multi-vector Signed Matrix Multiply-Add",
      "syntax": "SMMLA { Zd1.S-Zd2.S }, { Zn1.S-Zn2.S }, { Zm1.S-Zm2.S }",
      "encoding": {
        "hex_opcode": "C1201000",
        "visual_parts": []
      },
      "slug": "smmla",
      "rel_url": "armv9-a/smmla/",
      "operands": [],
      "linked_summary": "Multi-vector Signed Matrix Multiply-Add",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "UMMLA",
      "architecture": "ARMv9-A",
      "extension": "SME2",
      "summary": "Multi-vector Unsigned Matrix Multiply-Add",
      "syntax": "UMMLA { Zd1.S-Zd2.S }, { Zn1.S-Zn2.S }, { Zm1.S-Zm2.S }",
      "encoding": {
        "hex_opcode": "C1201400",
        "visual_parts": []
      },
      "slug": "ummla",
      "rel_url": "armv9-a/ummla/",
      "operands": [],
      "linked_summary": "Multi-vector Unsigned Matrix Multiply-Add",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "USMMLA",
      "architecture": "ARMv9-A",
      "extension": "SME2",
      "summary": "Multi-vector Mixed Matrix Multiply-Add",
      "syntax": "USMMLA { Zd1.S-Zd2.S }, { Zn1.S-Zn2.S }, { Zm1.S-Zm2.S }",
      "encoding": {
        "hex_opcode": "C1201800",
        "visual_parts": []
      },
      "slug": "usmmla",
      "rel_url": "armv9-a/usmmla/",
      "operands": [],
      "linked_summary": "Multi-vector Mixed Matrix Multiply-Add",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "BFMLA",
      "architecture": "ARMv9-A",
      "extension": "SME2",
      "summary": "Multi-vector BFloat16 Multiply-Add",
      "syntax": "BFMLA { Zd1.S-Zd2.S }, { Zn1.S-Zn2.S }, { Zm1.S-Zm2.S }",
      "encoding": {
        "hex_opcode": "C1302000",
        "visual_parts": []
      },
      "slug": "bfmla",
      "rel_url": "armv9-a/bfmla/",
      "operands": [],
      "linked_summary": "Multi-vector BFloat16 Multiply-Add",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "PTRUE",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Initialize Predicate True",
      "syntax": "PTRUE Pd.S, &lt;pattern&gt;",
      "encoding": {
        "hex_opcode": "2518E000",
        "visual_parts": []
      },
      "slug": "ptrue",
      "rel_url": "armv9-a/ptrue/",
      "operands": [],
      "linked_summary": "Initialize Predicate True",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "PFALSE",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Initialize Predicate False",
      "syntax": "PFALSE Pd",
      "encoding": {
        "hex_opcode": "2518E400",
        "visual_parts": []
      },
      "slug": "pfalse",
      "rel_url": "armv9-a/pfalse/",
      "operands": [],
      "linked_summary": "Initialize Predicate False",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "RDVL",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Read Vector Length",
      "syntax": "RDVL Xd, #&lt;imm&gt;",
      "encoding": {
        "hex_opcode": "04BF5000",
        "visual_parts": []
      },
      "slug": "rdvl",
      "rel_url": "armv9-a/rdvl/",
      "operands": [],
      "linked_summary": "Read Vector Length",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "RDFFR",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Read First-Fault Register",
      "syntax": "RDFFR Pd.B",
      "encoding": {
        "hex_opcode": "2519F000",
        "visual_parts": []
      },
      "slug": "rdffr",
      "rel_url": "armv9-a/rdffr/",
      "operands": [],
      "linked_summary": "Read First-Fault Register",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "SETFFR",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Set First-Fault Register",
      "syntax": "SETFFR",
      "encoding": {
        "hex_opcode": "2519F400",
        "visual_parts": []
      },
      "slug": "setffr",
      "rel_url": "armv9-a/setffr/",
      "operands": [],
      "linked_summary": "Set First-Fault Register",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "BRKA",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Break After First True Condition",
      "syntax": "BRKA Pd.B, Pg/Z, Pn.B",
      "encoding": {
        "hex_opcode": "25188000",
        "visual_parts": []
      },
      "slug": "brka",
      "rel_url": "armv9-a/brka/",
      "operands": [],
      "linked_summary": "Break After First True Condition",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "BRKB",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Break Before First True Condition",
      "syntax": "BRKB Pd.B, Pg/Z, Pn.B",
      "encoding": {
        "hex_opcode": "25188400",
        "visual_parts": []
      },
      "slug": "brkb",
      "rel_url": "armv9-a/brkb/",
      "operands": [],
      "linked_summary": "Break Before First True Condition",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "BRKN",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Break to Next Partition",
      "syntax": "BRKN Pd.B, Pg/Z, Pn.B, Pm.B",
      "encoding": {
        "hex_opcode": "25188800",
        "visual_parts": []
      },
      "slug": "brkn",
      "rel_url": "armv9-a/brkn/",
      "operands": [],
      "linked_summary": "Break to Next Partition",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "CNTP",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Count Active Elements in Predicate",
      "syntax": "CNTP Xd, Pg, Pn.S",
      "encoding": {
        "hex_opcode": "2518C000",
        "visual_parts": []
      },
      "slug": "cntp",
      "rel_url": "armv9-a/cntp/",
      "operands": [],
      "linked_summary": "Count Active Elements <a href=\"../../x86/in/\">in</a> Predicate",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "CNTB",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Count Bytes in Vector",
      "syntax": "CNTB Xd",
      "encoding": {
        "hex_opcode": "0420E000",
        "visual_parts": []
      },
      "slug": "cntb",
      "rel_url": "armv9-a/cntb/",
      "operands": [],
      "linked_summary": "Count Bytes <a href=\"../../x86/in/\">in</a> Vector",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "CNTH",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Count Halfwords in Vector",
      "syntax": "CNTH Xd",
      "encoding": {
        "hex_opcode": "0420E400",
        "visual_parts": []
      },
      "slug": "cnth",
      "rel_url": "armv9-a/cnth/",
      "operands": [],
      "linked_summary": "Count Halfwords <a href=\"../../x86/in/\">in</a> Vector",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "CNTW",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Count Words in Vector",
      "syntax": "CNTW Xd",
      "encoding": {
        "hex_opcode": "0420E800",
        "visual_parts": []
      },
      "slug": "cntw",
      "rel_url": "armv9-a/cntw/",
      "operands": [],
      "linked_summary": "Count Words <a href=\"../../x86/in/\">in</a> Vector",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "CNTD",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Count Doublewords in Vector",
      "syntax": "CNTD Xd",
      "encoding": {
        "hex_opcode": "0420EC00",
        "visual_parts": []
      },
      "slug": "cntd",
      "rel_url": "armv9-a/cntd/",
      "operands": [],
      "linked_summary": "Count Doublewords <a href=\"../../x86/in/\">in</a> Vector",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "INSR",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Insert Scalar into Vector",
      "syntax": "INSR Zd.S, Wn",
      "encoding": {
        "hex_opcode": "05203800",
        "visual_parts": []
      },
      "slug": "insr",
      "rel_url": "armv9-a/insr/",
      "operands": [],
      "linked_summary": "Insert Scalar into Vector",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "TRN1",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Transpose Vectors (Part 1)",
      "syntax": "TRN1 Zd.S, Zn.S, Zm.S",
      "encoding": {
        "hex_opcode": "05202800",
        "visual_parts": []
      },
      "slug": "trn1",
      "rel_url": "armv9-a/trn1/",
      "operands": [],
      "linked_summary": "Transpose Vectors (Part 1)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "TRN2",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Transpose Vectors (Part 2)",
      "syntax": "TRN2 Zd.S, Zn.S, Zm.S",
      "encoding": {
        "hex_opcode": "05202C00",
        "visual_parts": []
      },
      "slug": "trn2",
      "rel_url": "armv9-a/trn2/",
      "operands": [],
      "linked_summary": "Transpose Vectors (Part 2)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "UZP1",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Unzip Vectors (Part 1)",
      "syntax": "UZP1 Zd.S, Zn.S, Zm.S",
      "encoding": {
        "hex_opcode": "05201800",
        "visual_parts": []
      },
      "slug": "uzp1",
      "rel_url": "armv9-a/uzp1/",
      "operands": [],
      "linked_summary": "Unzip Vectors (Part 1)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "UZP2",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Unzip Vectors (Part 2)",
      "syntax": "UZP2 Zd.S, Zn.S, Zm.S",
      "encoding": {
        "hex_opcode": "05201C00",
        "visual_parts": []
      },
      "slug": "uzp2",
      "rel_url": "armv9-a/uzp2/",
      "operands": [],
      "linked_summary": "Unzip Vectors (Part 2)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ZIP1",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Zip Vectors (Part 1)",
      "syntax": "ZIP1 Zd.S, Zn.S, Zm.S",
      "encoding": {
        "hex_opcode": "05200800",
        "visual_parts": []
      },
      "slug": "zip1",
      "rel_url": "armv9-a/zip1/",
      "operands": [],
      "linked_summary": "Zip Vectors (Part 1)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ZIP2",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Zip Vectors (Part 2)",
      "syntax": "ZIP2 Zd.S, Zn.S, Zm.S",
      "encoding": {
        "hex_opcode": "05200C00",
        "visual_parts": []
      },
      "slug": "zip2",
      "rel_url": "armv9-a/zip2/",
      "operands": [],
      "linked_summary": "Zip Vectors (Part 2)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ORV",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Bitwise OR Reduction",
      "syntax": "ORV Sd, Pg, Zn.S",
      "encoding": {
        "hex_opcode": "04818000",
        "visual_parts": []
      },
      "slug": "orv",
      "rel_url": "armv9-a/orv/",
      "operands": [],
      "linked_summary": "Bitwise <a href=\"../../risc-v/or/\">OR</a> Reduction",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "EORV",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Bitwise Exclusive OR Reduction",
      "syntax": "EORV Sd, Pg, Zn.S",
      "encoding": {
        "hex_opcode": "04818400",
        "visual_parts": []
      },
      "slug": "eorv",
      "rel_url": "armv9-a/eorv/",
      "operands": [],
      "linked_summary": "Bitwise Exclusive <a href=\"../../risc-v/or/\">OR</a> Reduction",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ANDV",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Bitwise AND Reduction",
      "syntax": "ANDV Sd, Pg, Zn.S",
      "encoding": {
        "hex_opcode": "04818800",
        "visual_parts": []
      },
      "slug": "andv",
      "rel_url": "armv9-a/andv/",
      "operands": [],
      "linked_summary": "Bitwise <a href=\"../../armv9-a/and_1/\">AND</a> Reduction",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "SADDV",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Signed Add Reduction",
      "syntax": "SADDV Dd, Pg, Zn.S",
      "encoding": {
        "hex_opcode": "04819000",
        "visual_parts": []
      },
      "slug": "saddv",
      "rel_url": "armv9-a/saddv/",
      "operands": [],
      "linked_summary": "Signed Add Reduction",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "UADDV",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Unsigned Add Reduction",
      "syntax": "UADDV Dd, Pg, Zn.S",
      "encoding": {
        "hex_opcode": "04819400",
        "visual_parts": []
      },
      "slug": "uaddv",
      "rel_url": "armv9-a/uaddv/",
      "operands": [],
      "linked_summary": "Unsigned Add Reduction",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "SMAXV",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Signed Maximum Reduction",
      "syntax": "SMAXV Sd, Pg, Zn.S",
      "encoding": {
        "hex_opcode": "0481A000",
        "visual_parts": []
      },
      "slug": "smaxv",
      "rel_url": "armv9-a/smaxv/",
      "operands": [],
      "linked_summary": "Signed Maximum Reduction",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "UMAXV",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Unsigned Maximum Reduction",
      "syntax": "UMAXV Sd, Pg, Zn.S",
      "encoding": {
        "hex_opcode": "0481A400",
        "visual_parts": []
      },
      "slug": "umaxv",
      "rel_url": "armv9-a/umaxv/",
      "operands": [],
      "linked_summary": "Unsigned Maximum Reduction",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "SMINV",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Signed Minimum Reduction",
      "syntax": "SMINV Sd, Pg, Zn.S",
      "encoding": {
        "hex_opcode": "0481A800",
        "visual_parts": []
      },
      "slug": "sminv",
      "rel_url": "armv9-a/sminv/",
      "operands": [],
      "linked_summary": "Signed Minimum Reduction",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "UMINV",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Unsigned Minimum Reduction",
      "syntax": "UMINV Sd, Pg, Zn.S",
      "encoding": {
        "hex_opcode": "0481AC00",
        "visual_parts": []
      },
      "slug": "uminv",
      "rel_url": "armv9-a/uminv/",
      "operands": [],
      "linked_summary": "Unsigned Minimum Reduction",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "CLASTA",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Conditionally Extract Last Element (After)",
      "syntax": "CLASTA Wd, Pg, Wd, Zn.S",
      "encoding": {
        "hex_opcode": "0520C000",
        "visual_parts": []
      },
      "slug": "clasta",
      "rel_url": "armv9-a/clasta/",
      "operands": [],
      "linked_summary": "Conditionally Extract Last Element (After)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "CLASTB",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Conditionally Extract Last Element (Before)",
      "syntax": "CLASTB Wd, Pg, Wd, Zn.S",
      "encoding": {
        "hex_opcode": "0520C400",
        "visual_parts": []
      },
      "slug": "clastb",
      "rel_url": "armv9-a/clastb/",
      "operands": [],
      "linked_summary": "Conditionally Extract Last Element (Before)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "PUNPKLO",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Unpack Predicate Low",
      "syntax": "PUNPKLO Pd.H, Pn.B",
      "encoding": {
        "hex_opcode": "25201000",
        "visual_parts": []
      },
      "slug": "punpklo",
      "rel_url": "armv9-a/punpklo/",
      "operands": [],
      "linked_summary": "Unpack Predicate Low",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "PUNPKHI",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Unpack Predicate High",
      "syntax": "PUNPKHI Pd.H, Pn.B",
      "encoding": {
        "hex_opcode": "25201400",
        "visual_parts": []
      },
      "slug": "punpkhi",
      "rel_url": "armv9-a/punpkhi/",
      "operands": [],
      "linked_summary": "Unpack Predicate High",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "SUNPKLO",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Signed Unpack Low",
      "syntax": "SUNPKLO Zd.H, Zn.B",
      "encoding": {
        "hex_opcode": "45206000",
        "visual_parts": []
      },
      "slug": "sunpklo",
      "rel_url": "armv9-a/sunpklo/",
      "operands": [],
      "linked_summary": "Signed Unpack Low",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "SUNPKHI",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Signed Unpack High",
      "syntax": "SUNPKHI Zd.H, Zn.B",
      "encoding": {
        "hex_opcode": "45206400",
        "visual_parts": []
      },
      "slug": "sunpkhi",
      "rel_url": "armv9-a/sunpkhi/",
      "operands": [],
      "linked_summary": "Signed Unpack High",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "UUNPKLO",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Unsigned Unpack Low",
      "syntax": "UUNPKLO Zd.H, Zn.B",
      "encoding": {
        "hex_opcode": "45206800",
        "visual_parts": []
      },
      "slug": "uunpklo",
      "rel_url": "armv9-a/uunpklo/",
      "operands": [],
      "linked_summary": "Unsigned Unpack Low",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "UUNPKHI",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Unsigned Unpack High",
      "syntax": "UUNPKHI Zd.H, Zn.B",
      "encoding": {
        "hex_opcode": "45206C00",
        "visual_parts": []
      },
      "slug": "uunpkhi",
      "rel_url": "armv9-a/uunpkhi/",
      "operands": [],
      "linked_summary": "Unsigned Unpack High",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "NOT",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Bitwise NOT",
      "syntax": "NOT Zd.S, Pg/M, Zn.S",
      "encoding": {
        "hex_opcode": "04201800",
        "visual_parts": []
      },
      "slug": "not",
      "rel_url": "armv9-a/not/",
      "operands": [],
      "linked_summary": "Bitwise <a href=\"../../armv9-a/not/\">NOT</a>",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "CNOT",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Logical Negate (Condition)",
      "syntax": "CNOT Zd.S, Pg/M, Zn.S",
      "encoding": {
        "hex_opcode": "04201C00",
        "visual_parts": []
      },
      "slug": "cnot",
      "rel_url": "armv9-a/cnot/",
      "operands": [],
      "linked_summary": "Logical Negate (Condition)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "CLS",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Count Leading Sign Bits",
      "syntax": "CLS Zd.S, Pg/M, Zn.S",
      "encoding": {
        "hex_opcode": "04202000",
        "visual_parts": []
      },
      "slug": "cls",
      "rel_url": "armv9-a/cls/",
      "operands": [],
      "linked_summary": "Count Leading Sign Bits",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "CLZ",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Count Leading Zeros",
      "syntax": "CLZ Zd.S, Pg/M, Zn.S",
      "encoding": {
        "hex_opcode": "04202400",
        "visual_parts": []
      },
      "slug": "clz",
      "rel_url": "armv9-a/clz/",
      "operands": [],
      "linked_summary": "Count Leading Zeros",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ABS",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Absolute Value",
      "syntax": "ABS Zd.S, Pg/M, Zn.S",
      "encoding": {
        "hex_opcode": "04200800",
        "visual_parts": []
      },
      "slug": "abs",
      "rel_url": "armv9-a/abs/",
      "operands": [],
      "linked_summary": "Absolute Value",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "NEG",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Negate",
      "syntax": "NEG Zd.S, Pg/M, Zn.S",
      "encoding": {
        "hex_opcode": "04200C00",
        "visual_parts": []
      },
      "slug": "neg",
      "rel_url": "armv9-a/neg/",
      "operands": [],
      "linked_summary": "Negate",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "SMAX",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Signed Maximum",
      "syntax": "SMAX Zd.S, Pg/M, Zn.S, Zm.S",
      "encoding": {
        "hex_opcode": "04008000",
        "visual_parts": []
      },
      "slug": "smax",
      "rel_url": "armv9-a/smax/",
      "operands": [],
      "linked_summary": "Signed Maximum",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "SMIN",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Signed Minimum",
      "syntax": "SMIN Zd.S, Pg/M, Zn.S, Zm.S",
      "encoding": {
        "hex_opcode": "04008400",
        "visual_parts": []
      },
      "slug": "smin",
      "rel_url": "armv9-a/smin/",
      "operands": [],
      "linked_summary": "Signed Minimum",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "UMAX",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Unsigned Maximum",
      "syntax": "UMAX Zd.S, Pg/M, Zn.S, Zm.S",
      "encoding": {
        "hex_opcode": "04008800",
        "visual_parts": []
      },
      "slug": "umax",
      "rel_url": "armv9-a/umax/",
      "operands": [],
      "linked_summary": "Unsigned Maximum",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "UMIN",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Unsigned Minimum",
      "syntax": "UMIN Zd.S, Pg/M, Zn.S, Zm.S",
      "encoding": {
        "hex_opcode": "04008C00",
        "visual_parts": []
      },
      "slug": "umin",
      "rel_url": "armv9-a/umin/",
      "operands": [],
      "linked_summary": "Unsigned Minimum",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "SXTB",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Sign Extend Byte",
      "syntax": "SXTB Zd.H, Pg/M, Zn.B",
      "encoding": {
        "hex_opcode": "04203000",
        "visual_parts": []
      },
      "slug": "sxtb",
      "rel_url": "armv9-a/sxtb/",
      "operands": [],
      "linked_summary": "Sign Extend Byte",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "SXTH",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Sign Extend Halfword",
      "syntax": "SXTH Zd.S, Pg/M, Zn.H",
      "encoding": {
        "hex_opcode": "04203400",
        "visual_parts": []
      },
      "slug": "sxth",
      "rel_url": "armv9-a/sxth/",
      "operands": [],
      "linked_summary": "Sign Extend Halfword",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "SXTW",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Sign Extend Word",
      "syntax": "SXTW Zd.D, Pg/M, Zn.S",
      "encoding": {
        "hex_opcode": "04203800",
        "visual_parts": []
      },
      "slug": "sxtw",
      "rel_url": "armv9-a/sxtw/",
      "operands": [],
      "linked_summary": "Sign Extend Word",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "UXTB",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Unsigned Extend Byte",
      "syntax": "UXTB Zd.H, Pg/M, Zn.B",
      "encoding": {
        "hex_opcode": "04203C00",
        "visual_parts": []
      },
      "slug": "uxtb",
      "rel_url": "armv9-a/uxtb/",
      "operands": [],
      "linked_summary": "Unsigned Extend Byte",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "UXTH",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Unsigned Extend Halfword",
      "syntax": "UXTH Zd.S, Pg/M, Zn.H",
      "encoding": {
        "hex_opcode": "04204000",
        "visual_parts": []
      },
      "slug": "uxth",
      "rel_url": "armv9-a/uxth/",
      "operands": [],
      "linked_summary": "Unsigned Extend Halfword",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "UXTW",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Unsigned Extend Word",
      "syntax": "UXTW Zd.D, Pg/M, Zn.S",
      "encoding": {
        "hex_opcode": "04204400",
        "visual_parts": []
      },
      "slug": "uxtw",
      "rel_url": "armv9-a/uxtw/",
      "operands": [],
      "linked_summary": "Unsigned Extend Word",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "cpyfp",
      "architecture": "ARMv9-A",
      "full_name": "Memory Copy Forward (Prologue)",
      "summary": "First step of a hardware-accelerated memcpy (Forward direction).",
      "syntax": "CPYFP [&lt;Wd&gt;|SP]!, [&lt;Wn&gt;|SP]!, &lt;Xn&gt;!",
      "encoding": {
        "format": "MOPS",
        "binary_pattern": "00011001 | 00 | 000000 | 01 | Rn | Rd",
        "hex_opcode": "0x19004000",
        "visual_parts": [
          {
            "raw": "00011001",
            "clean": "00011001"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "000000",
            "clean": "000000"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Wd",
          "desc": "Dest"
        },
        {
          "name": "Wn",
          "desc": "Src"
        },
        {
          "name": "Xn",
          "desc": "Size"
        }
      ],
      "extension": "FEAT_MOPS",
      "slug": "cpyfp_1",
      "rel_url": "armv9-a/cpyfp_1/",
      "linked_summary": "First step of a hardware-accelerated memcpy (Forward direction).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "cpyfm",
      "architecture": "ARMv9-A",
      "full_name": "Memory Copy Forward (Main)",
      "summary": "Main loop of a hardware-accelerated memcpy (Forward direction).",
      "syntax": "CPYFM [&lt;Wd&gt;|SP]!, [&lt;Wn&gt;|SP]!, &lt;Xn&gt;!",
      "encoding": {
        "format": "MOPS",
        "binary_pattern": "00011001 | 01 | 000000 | 01 | Rn | Rd",
        "hex_opcode": "0x19404000",
        "visual_parts": [
          {
            "raw": "00011001",
            "clean": "00011001"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "000000",
            "clean": "000000"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Wd",
          "desc": "Dest"
        },
        {
          "name": "Wn",
          "desc": "Src"
        },
        {
          "name": "Xn",
          "desc": "Size"
        }
      ],
      "extension": "FEAT_MOPS",
      "slug": "cpyfm_1",
      "rel_url": "armv9-a/cpyfm_1/",
      "linked_summary": "Main <a href=\"../../x86/loop_1/\">loop</a> of a hardware-accelerated memcpy (Forward direction).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "cpyfe",
      "architecture": "ARMv9-A",
      "full_name": "Memory Copy Forward (Epilogue)",
      "summary": "Final step of a hardware-accelerated memcpy (Forward direction).",
      "syntax": "CPYFE [&lt;Wd&gt;|SP]!, [&lt;Wn&gt;|SP]!, &lt;Xn&gt;!",
      "encoding": {
        "format": "MOPS",
        "binary_pattern": "00011001 | 10 | 000000 | 01 | Rn | Rd",
        "hex_opcode": "0x19804000",
        "visual_parts": [
          {
            "raw": "00011001",
            "clean": "00011001"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "000000",
            "clean": "000000"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Wd",
          "desc": "Dest"
        },
        {
          "name": "Wn",
          "desc": "Src"
        },
        {
          "name": "Xn",
          "desc": "Size"
        }
      ],
      "extension": "FEAT_MOPS",
      "slug": "cpyfe_1",
      "rel_url": "armv9-a/cpyfe_1/",
      "linked_summary": "Final step of a hardware-accelerated memcpy (Forward direction).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "setp",
      "architecture": "ARMv9-A",
      "full_name": "Memory Set (Prologue)",
      "summary": "First step of a hardware-accelerated memset.",
      "syntax": "SETP [&lt;Wd&gt;|SP]!, &lt;Xn&gt;!, &lt;Xm&gt;",
      "encoding": {
        "format": "MOPS",
        "binary_pattern": "00011001 | 00 | 110000 | 01 | Rn | Rd",
        "hex_opcode": "0x19304000",
        "visual_parts": [
          {
            "raw": "00011001",
            "clean": "00011001"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "110000",
            "clean": "110000"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Wd",
          "desc": "Dest"
        },
        {
          "name": "Xn",
          "desc": "Size"
        },
        {
          "name": "Xm",
          "desc": "Value"
        }
      ],
      "extension": "FEAT_MOPS",
      "slug": "setp_1",
      "rel_url": "armv9-a/setp_1/",
      "linked_summary": "First step of a hardware-accelerated memset.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "setm",
      "architecture": "ARMv9-A",
      "full_name": "Memory Set (Main)",
      "summary": "Main loop of a hardware-accelerated memset.",
      "syntax": "SETM [&lt;Wd&gt;|SP]!, &lt;Xn&gt;!, &lt;Xm&gt;",
      "encoding": {
        "format": "MOPS",
        "binary_pattern": "00011001 | 01 | 110000 | 01 | Rn | Rd",
        "hex_opcode": "0x19704000",
        "visual_parts": [
          {
            "raw": "00011001",
            "clean": "00011001"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "110000",
            "clean": "110000"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Wd",
          "desc": "Dest"
        },
        {
          "name": "Xn",
          "desc": "Size"
        },
        {
          "name": "Xm",
          "desc": "Value"
        }
      ],
      "extension": "FEAT_MOPS",
      "slug": "setm_1",
      "rel_url": "armv9-a/setm_1/",
      "linked_summary": "Main <a href=\"../../x86/loop_1/\">loop</a> of a hardware-accelerated memset.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sete",
      "architecture": "ARMv9-A",
      "full_name": "Memory Set (Epilogue)",
      "summary": "Final step of a hardware-accelerated memset.",
      "syntax": "SETE [&lt;Wd&gt;|SP]!, &lt;Xn&gt;!, &lt;Xm&gt;",
      "encoding": {
        "format": "MOPS",
        "binary_pattern": "00011001 | 10 | 110000 | 01 | Rn | Rd",
        "hex_opcode": "0x19B04000",
        "visual_parts": [
          {
            "raw": "00011001",
            "clean": "00011001"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "110000",
            "clean": "110000"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Wd",
          "desc": "Dest"
        },
        {
          "name": "Xn",
          "desc": "Size"
        },
        {
          "name": "Xm",
          "desc": "Value"
        }
      ],
      "extension": "FEAT_MOPS",
      "slug": "sete_1",
      "rel_url": "armv9-a/sete_1/",
      "linked_summary": "Final step of a hardware-accelerated memset.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "gcsstr",
      "architecture": "ARMv9-A",
      "full_name": "Guarded Control Stack Store",
      "summary": "Stores a value to the GCS (Control Flow Integrity).",
      "syntax": "GCSSTR &lt;Xd&gt;, [&lt;Xn|SP&gt;]",
      "encoding": {
        "format": "Load/Store",
        "binary_pattern": "11011001 | 000 | 11111 | 00 | Rn | Rt",
        "hex_opcode": "0xD91F0000",
        "visual_parts": [
          {
            "raw": "11011001",
            "clean": "11011001"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Xd",
          "desc": "Src"
        },
        {
          "name": "Xn",
          "desc": "Base"
        }
      ],
      "extension": "FEAT_GCS",
      "slug": "gcsstr",
      "rel_url": "armv9-a/gcsstr/",
      "linked_summary": "Stores a value to the GCS (Control Flow Integrity).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "gcspushm",
      "architecture": "ARMv9-A",
      "full_name": "Guarded Control Stack Push",
      "summary": "Pushes the Link Register (LR) onto the Guarded Control Stack.",
      "syntax": "GCSPUSHM",
      "encoding": {
        "format": "System",
        "binary_pattern": "11010101 | 001 | 00011 | 0010 | 0100 | 00 | 11111",
        "hex_opcode": "0xD52B243F",
        "visual_parts": [
          {
            "raw": "11010101",
            "clean": "11010101"
          },
          {
            "raw": "001",
            "clean": "001"
          },
          {
            "raw": "00011",
            "clean": "00011"
          },
          {
            "raw": "0010",
            "clean": "0010"
          },
          {
            "raw": "0100",
            "clean": "0100"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "11111",
            "clean": "11111"
          }
        ]
      },
      "operands": [],
      "extension": "FEAT_GCS",
      "slug": "gcspushm",
      "rel_url": "armv9-a/gcspushm/",
      "linked_summary": "Pushes the Link Register (LR) onto the Guarded Control Stack.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "SHRNB",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Shift Right Narrow (Bottom)",
      "syntax": "SHRNB Zd.B, Zn.H, #&lt;imm&gt;",
      "encoding": {
        "hex_opcode": "45009000",
        "visual_parts": []
      },
      "slug": "shrnb",
      "rel_url": "armv9-a/shrnb/",
      "operands": [],
      "linked_summary": "Shift Right Narrow (Bottom)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "SHRNT",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Shift Right Narrow (Top)",
      "syntax": "SHRNT Zd.B, Zn.H, #&lt;imm&gt;",
      "encoding": {
        "hex_opcode": "45009400",
        "visual_parts": []
      },
      "slug": "shrnt",
      "rel_url": "armv9-a/shrnt/",
      "operands": [],
      "linked_summary": "Shift Right Narrow (Top)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "RSHRNB",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Rounding Shift Right Narrow (Bottom)",
      "syntax": "RSHRNB Zd.B, Zn.H, #&lt;imm&gt;",
      "encoding": {
        "hex_opcode": "45009800",
        "visual_parts": []
      },
      "slug": "rshrnb",
      "rel_url": "armv9-a/rshrnb/",
      "operands": [],
      "linked_summary": "Rounding Shift Right Narrow (Bottom)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "RSHRNT",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Rounding Shift Right Narrow (Top)",
      "syntax": "RSHRNT Zd.B, Zn.H, #&lt;imm&gt;",
      "encoding": {
        "hex_opcode": "45009C00",
        "visual_parts": []
      },
      "slug": "rshrnt",
      "rel_url": "armv9-a/rshrnt/",
      "operands": [],
      "linked_summary": "Rounding Shift Right Narrow (Top)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "SQSHRNB",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Signed Saturating Shift Right Narrow (Bottom)",
      "syntax": "SQSHRNB Zd.B, Zn.H, #&lt;imm&gt;",
      "encoding": {
        "hex_opcode": "4500A000",
        "visual_parts": []
      },
      "slug": "sqshrnb",
      "rel_url": "armv9-a/sqshrnb/",
      "operands": [],
      "linked_summary": "Signed Saturating Shift Right Narrow (Bottom)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "SQSHRNT",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Signed Saturating Shift Right Narrow (Top)",
      "syntax": "SQSHRNT Zd.B, Zn.H, #&lt;imm&gt;",
      "encoding": {
        "hex_opcode": "4500A400",
        "visual_parts": []
      },
      "slug": "sqshrnt",
      "rel_url": "armv9-a/sqshrnt/",
      "operands": [],
      "linked_summary": "Signed Saturating Shift Right Narrow (Top)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "SQRSHRNB",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Signed Saturating Rounding Shift Right Narrow (Bottom)",
      "syntax": "SQRSHRNB Zd.B, Zn.H, #&lt;imm&gt;",
      "encoding": {
        "hex_opcode": "4500A800",
        "visual_parts": []
      },
      "slug": "sqrshrnb",
      "rel_url": "armv9-a/sqrshrnb/",
      "operands": [],
      "linked_summary": "Signed Saturating Rounding Shift Right Narrow (Bottom)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "SQRSHRNT",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Signed Saturating Rounding Shift Right Narrow (Top)",
      "syntax": "SQRSHRNT Zd.B, Zn.H, #&lt;imm&gt;",
      "encoding": {
        "hex_opcode": "4500AC00",
        "visual_parts": []
      },
      "slug": "sqrshrnt",
      "rel_url": "armv9-a/sqrshrnt/",
      "operands": [],
      "linked_summary": "Signed Saturating Rounding Shift Right Narrow (Top)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "UQSHRNB",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Unsigned Saturating Shift Right Narrow (Bottom)",
      "syntax": "UQSHRNB Zd.B, Zn.H, #&lt;imm&gt;",
      "encoding": {
        "hex_opcode": "4500B000",
        "visual_parts": []
      },
      "slug": "uqshrnb",
      "rel_url": "armv9-a/uqshrnb/",
      "operands": [],
      "linked_summary": "Unsigned Saturating Shift Right Narrow (Bottom)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "UQSHRNT",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Unsigned Saturating Shift Right Narrow (Top)",
      "syntax": "UQSHRNT Zd.B, Zn.H, #&lt;imm&gt;",
      "encoding": {
        "hex_opcode": "4500B400",
        "visual_parts": []
      },
      "slug": "uqshrnt",
      "rel_url": "armv9-a/uqshrnt/",
      "operands": [],
      "linked_summary": "Unsigned Saturating Shift Right Narrow (Top)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "UQRSHRNB",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Unsigned Saturating Rounding Shift Right Narrow (Bottom)",
      "syntax": "UQRSHRNB Zd.B, Zn.H, #&lt;imm&gt;",
      "encoding": {
        "hex_opcode": "4500B800",
        "visual_parts": []
      },
      "slug": "uqrshrnb",
      "rel_url": "armv9-a/uqrshrnb/",
      "operands": [],
      "linked_summary": "Unsigned Saturating Rounding Shift Right Narrow (Bottom)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "UQRSHRNT",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Unsigned Saturating Rounding Shift Right Narrow (Top)",
      "syntax": "UQRSHRNT Zd.B, Zn.H, #&lt;imm&gt;",
      "encoding": {
        "hex_opcode": "4500BC00",
        "visual_parts": []
      },
      "slug": "uqrshrnt",
      "rel_url": "armv9-a/uqrshrnt/",
      "operands": [],
      "linked_summary": "Unsigned Saturating Rounding Shift Right Narrow (Top)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "SQSHRUNB",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Signed Saturating Shift Right Unsigned Narrow (Bottom)",
      "syntax": "SQSHRUNB Zd.B, Zn.H, #&lt;imm&gt;",
      "encoding": {
        "hex_opcode": "4500C000",
        "visual_parts": []
      },
      "slug": "sqshrunb",
      "rel_url": "armv9-a/sqshrunb/",
      "operands": [],
      "linked_summary": "Signed Saturating Shift Right Unsigned Narrow (Bottom)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "SQSHRUNT",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Signed Saturating Shift Right Unsigned Narrow (Top)",
      "syntax": "SQSHRUNT Zd.B, Zn.H, #&lt;imm&gt;",
      "encoding": {
        "hex_opcode": "4500C400",
        "visual_parts": []
      },
      "slug": "sqshrunt",
      "rel_url": "armv9-a/sqshrunt/",
      "operands": [],
      "linked_summary": "Signed Saturating Shift Right Unsigned Narrow (Top)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "SQRSHRUNB",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Signed Saturating Rounding Shift Right Unsigned Narrow (Bottom)",
      "syntax": "SQRSHRUNB Zd.B, Zn.H, #&lt;imm&gt;",
      "encoding": {
        "hex_opcode": "4500C800",
        "visual_parts": []
      },
      "slug": "sqrshrunb",
      "rel_url": "armv9-a/sqrshrunb/",
      "operands": [],
      "linked_summary": "Signed Saturating Rounding Shift Right Unsigned Narrow (Bottom)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "SQRSHRUNT",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Signed Saturating Rounding Shift Right Unsigned Narrow (Top)",
      "syntax": "SQRSHRUNT Zd.B, Zn.H, #&lt;imm&gt;",
      "encoding": {
        "hex_opcode": "4500CC00",
        "visual_parts": []
      },
      "slug": "sqrshrunt",
      "rel_url": "armv9-a/sqrshrunt/",
      "operands": [],
      "linked_summary": "Signed Saturating Rounding Shift Right Unsigned Narrow (Top)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "SSHLLB",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Signed Shift Left Long (Bottom)",
      "syntax": "SSHLLB Zd.H, Zn.B, #&lt;imm&gt;",
      "encoding": {
        "hex_opcode": "4500D000",
        "visual_parts": []
      },
      "slug": "sshllb",
      "rel_url": "armv9-a/sshllb/",
      "operands": [],
      "linked_summary": "Signed Shift Left Long (Bottom)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "SSHLLT",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Signed Shift Left Long (Top)",
      "syntax": "SSHLLT Zd.H, Zn.B, #&lt;imm&gt;",
      "encoding": {
        "hex_opcode": "4500D400",
        "visual_parts": []
      },
      "slug": "sshllt",
      "rel_url": "armv9-a/sshllt/",
      "operands": [],
      "linked_summary": "Signed Shift Left Long (Top)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "USHLLB",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Unsigned Shift Left Long (Bottom)",
      "syntax": "USHLLB Zd.H, Zn.B, #&lt;imm&gt;",
      "encoding": {
        "hex_opcode": "4500D800",
        "visual_parts": []
      },
      "slug": "ushllb",
      "rel_url": "armv9-a/ushllb/",
      "operands": [],
      "linked_summary": "Unsigned Shift Left Long (Bottom)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "USHLLT",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Unsigned Shift Left Long (Top)",
      "syntax": "USHLLT Zd.H, Zn.B, #&lt;imm&gt;",
      "encoding": {
        "hex_opcode": "4500DC00",
        "visual_parts": []
      },
      "slug": "ushllt",
      "rel_url": "armv9-a/ushllt/",
      "operands": [],
      "linked_summary": "Unsigned Shift Left Long (Top)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "SCLAMP",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Signed Clamp",
      "syntax": "SCLAMP Zd.S, Zn.S, Zm.S",
      "encoding": {
        "hex_opcode": "4400C000",
        "visual_parts": []
      },
      "slug": "sclamp_1",
      "rel_url": "armv9-a/sclamp_1/",
      "operands": [],
      "linked_summary": "Signed Clamp",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "UCLAMP",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Unsigned Clamp",
      "syntax": "UCLAMP Zd.S, Zn.S, Zm.S",
      "encoding": {
        "hex_opcode": "4400C400",
        "visual_parts": []
      },
      "slug": "uclamp_1",
      "rel_url": "armv9-a/uclamp_1/",
      "operands": [],
      "linked_summary": "Unsigned Clamp",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "FCLAMP",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Floating-point Clamp",
      "syntax": "FCLAMP Zd.S, Zn.S, Zm.S",
      "encoding": {
        "hex_opcode": "6400C000",
        "visual_parts": []
      },
      "slug": "fclamp_1",
      "rel_url": "armv9-a/fclamp_1/",
      "operands": [],
      "linked_summary": "Floating-point Clamp",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "AESD",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "AES Decryption",
      "syntax": "AESD Zd.B, Zd.B, Zn.B",
      "encoding": {
        "hex_opcode": "4520E000",
        "visual_parts": []
      },
      "slug": "aesd",
      "rel_url": "armv9-a/aesd/",
      "operands": [],
      "linked_summary": "AES Decryption",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "AESE",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "AES Encryption",
      "syntax": "AESE Zd.B, Zd.B, Zn.B",
      "encoding": {
        "hex_opcode": "4520E400",
        "visual_parts": []
      },
      "slug": "aese",
      "rel_url": "armv9-a/aese/",
      "operands": [],
      "linked_summary": "AES Encryption",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "AESMC",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "AES Mix Columns",
      "syntax": "AESMC Zd.B, Zd.B",
      "encoding": {
        "hex_opcode": "4520E800",
        "visual_parts": []
      },
      "slug": "aesmc",
      "rel_url": "armv9-a/aesmc/",
      "operands": [],
      "linked_summary": "AES Mix Columns",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "AESIMC",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "AES Inverse Mix Columns",
      "syntax": "AESIMC Zd.B, Zd.B",
      "encoding": {
        "hex_opcode": "4520EC00",
        "visual_parts": []
      },
      "slug": "aesimc",
      "rel_url": "armv9-a/aesimc/",
      "operands": [],
      "linked_summary": "AES Inverse Mix Columns",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "HISTSEG",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Histogram Segment",
      "syntax": "HISTSEG Zd.B, Zn.B, Zm.B",
      "encoding": {
        "hex_opcode": "4520F000",
        "visual_parts": []
      },
      "slug": "histseg",
      "rel_url": "armv9-a/histseg/",
      "operands": [],
      "linked_summary": "Histogram Segment",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "LD2B",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Load 2-element Structure (Byte)",
      "syntax": "LD2B { Zt1.B, Zt2.B }, Pg/Z, [Xn]",
      "encoding": {
        "hex_opcode": "A4000000",
        "visual_parts": []
      },
      "slug": "ld2b",
      "rel_url": "armv9-a/ld2b/",
      "operands": [],
      "linked_summary": "Load 2-element Structure (Byte)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "LD2H",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Load 2-element Structure (Half)",
      "syntax": "LD2H { Zt1.H, Zt2.H }, Pg/Z, [Xn]",
      "encoding": {
        "hex_opcode": "A4000400",
        "visual_parts": []
      },
      "slug": "ld2h",
      "rel_url": "armv9-a/ld2h/",
      "operands": [],
      "linked_summary": "Load 2-element Structure (Half)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "LD2W",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Load 2-element Structure (Word)",
      "syntax": "LD2W { Zt1.S, Zt2.S }, Pg/Z, [Xn]",
      "encoding": {
        "hex_opcode": "A4000800",
        "visual_parts": []
      },
      "slug": "ld2w",
      "rel_url": "armv9-a/ld2w/",
      "operands": [],
      "linked_summary": "Load 2-element Structure (Word)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "LD2D",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Load 2-element Structure (Double)",
      "syntax": "LD2D { Zt1.D, Zt2.D }, Pg/Z, [Xn]",
      "encoding": {
        "hex_opcode": "A4000C00",
        "visual_parts": []
      },
      "slug": "ld2d",
      "rel_url": "armv9-a/ld2d/",
      "operands": [],
      "linked_summary": "Load 2-element Structure (Double)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "LD3B",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Load 3-element Structure (Byte)",
      "syntax": "LD3B { Zt1.B, Zt2.B, Zt3.B }, Pg/Z, [Xn]",
      "encoding": {
        "hex_opcode": "A4002000",
        "visual_parts": []
      },
      "slug": "ld3b",
      "rel_url": "armv9-a/ld3b/",
      "operands": [],
      "linked_summary": "Load 3-element Structure (Byte)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "LD3H",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Load 3-element Structure (Half)",
      "syntax": "LD3H { Zt1.H, Zt2.H, Zt3.H }, Pg/Z, [Xn]",
      "encoding": {
        "hex_opcode": "A4002400",
        "visual_parts": []
      },
      "slug": "ld3h",
      "rel_url": "armv9-a/ld3h/",
      "operands": [],
      "linked_summary": "Load 3-element Structure (Half)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "LD3W",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Load 3-element Structure (Word)",
      "syntax": "LD3W { Zt1.S, Zt2.S, Zt3.S }, Pg/Z, [Xn]",
      "encoding": {
        "hex_opcode": "A4002800",
        "visual_parts": []
      },
      "slug": "ld3w",
      "rel_url": "armv9-a/ld3w/",
      "operands": [],
      "linked_summary": "Load 3-element Structure (Word)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "LD3D",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Load 3-element Structure (Double)",
      "syntax": "LD3D { Zt1.D, Zt2.D, Zt3.D }, Pg/Z, [Xn]",
      "encoding": {
        "hex_opcode": "A4002C00",
        "visual_parts": []
      },
      "slug": "ld3d",
      "rel_url": "armv9-a/ld3d/",
      "operands": [],
      "linked_summary": "Load 3-element Structure (Double)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "LD4B",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Load 4-element Structure (Byte)",
      "syntax": "LD4B { Zt1.B-Zt4.B }, Pg/Z, [Xn]",
      "encoding": {
        "hex_opcode": "A4004000",
        "visual_parts": []
      },
      "slug": "ld4b",
      "rel_url": "armv9-a/ld4b/",
      "operands": [],
      "linked_summary": "Load 4-element Structure (Byte)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "LD4H",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Load 4-element Structure (Half)",
      "syntax": "LD4H { Zt1.H-Zt4.H }, Pg/Z, [Xn]",
      "encoding": {
        "hex_opcode": "A4004400",
        "visual_parts": []
      },
      "slug": "ld4h",
      "rel_url": "armv9-a/ld4h/",
      "operands": [],
      "linked_summary": "Load 4-element Structure (Half)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "LD4W",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Load 4-element Structure (Word)",
      "syntax": "LD4W { Zt1.S-Zt4.S }, Pg/Z, [Xn]",
      "encoding": {
        "hex_opcode": "A4004800",
        "visual_parts": []
      },
      "slug": "ld4w",
      "rel_url": "armv9-a/ld4w/",
      "operands": [],
      "linked_summary": "Load 4-element Structure (Word)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "LD4D",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Load 4-element Structure (Double)",
      "syntax": "LD4D { Zt1.D-Zt4.D }, Pg/Z, [Xn]",
      "encoding": {
        "hex_opcode": "A4004C00",
        "visual_parts": []
      },
      "slug": "ld4d",
      "rel_url": "armv9-a/ld4d/",
      "operands": [],
      "linked_summary": "Load 4-element Structure (Double)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ST2B",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Store 2-element Structure (Byte)",
      "syntax": "ST2B { Zt1.B, Zt2.B }, Pg/Z, [Xn]",
      "encoding": {
        "hex_opcode": "E4000000",
        "visual_parts": []
      },
      "slug": "st2b",
      "rel_url": "armv9-a/st2b/",
      "operands": [],
      "linked_summary": "Store 2-element Structure (Byte)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ST2H",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Store 2-element Structure (Half)",
      "syntax": "ST2H { Zt1.H, Zt2.H }, Pg/Z, [Xn]",
      "encoding": {
        "hex_opcode": "E4000400",
        "visual_parts": []
      },
      "slug": "st2h",
      "rel_url": "armv9-a/st2h/",
      "operands": [],
      "linked_summary": "Store 2-element Structure (Half)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ST2W",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Store 2-element Structure (Word)",
      "syntax": "ST2W { Zt1.S, Zt2.S }, Pg/Z, [Xn]",
      "encoding": {
        "hex_opcode": "E4000800",
        "visual_parts": []
      },
      "slug": "st2w",
      "rel_url": "armv9-a/st2w/",
      "operands": [],
      "linked_summary": "Store 2-element Structure (Word)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ST2D",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Store 2-element Structure (Double)",
      "syntax": "ST2D { Zt1.D, Zt2.D }, Pg/Z, [Xn]",
      "encoding": {
        "hex_opcode": "E4000C00",
        "visual_parts": []
      },
      "slug": "st2d",
      "rel_url": "armv9-a/st2d/",
      "operands": [],
      "linked_summary": "Store 2-element Structure (Double)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ST3B",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Store 3-element Structure (Byte)",
      "syntax": "ST3B { Zt1.B, Zt2.B, Zt3.B }, Pg/Z, [Xn]",
      "encoding": {
        "hex_opcode": "E4002000",
        "visual_parts": []
      },
      "slug": "st3b",
      "rel_url": "armv9-a/st3b/",
      "operands": [],
      "linked_summary": "Store 3-element Structure (Byte)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ST3H",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Store 3-element Structure (Half)",
      "syntax": "ST3H { Zt1.H, Zt2.H, Zt3.H }, Pg/Z, [Xn]",
      "encoding": {
        "hex_opcode": "E4002400",
        "visual_parts": []
      },
      "slug": "st3h",
      "rel_url": "armv9-a/st3h/",
      "operands": [],
      "linked_summary": "Store 3-element Structure (Half)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ST3W",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Store 3-element Structure (Word)",
      "syntax": "ST3W { Zt1.S, Zt2.S, Zt3.S }, Pg/Z, [Xn]",
      "encoding": {
        "hex_opcode": "E4002800",
        "visual_parts": []
      },
      "slug": "st3w",
      "rel_url": "armv9-a/st3w/",
      "operands": [],
      "linked_summary": "Store 3-element Structure (Word)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ST3D",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Store 3-element Structure (Double)",
      "syntax": "ST3D { Zt1.D, Zt2.D, Zt3.D }, Pg/Z, [Xn]",
      "encoding": {
        "hex_opcode": "E4002C00",
        "visual_parts": []
      },
      "slug": "st3d",
      "rel_url": "armv9-a/st3d/",
      "operands": [],
      "linked_summary": "Store 3-element Structure (Double)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ST4B",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Store 4-element Structure (Byte)",
      "syntax": "ST4B { Zt1.B-Zt4.B }, Pg/Z, [Xn]",
      "encoding": {
        "hex_opcode": "E4004000",
        "visual_parts": []
      },
      "slug": "st4b",
      "rel_url": "armv9-a/st4b/",
      "operands": [],
      "linked_summary": "Store 4-element Structure (Byte)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ST4H",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Store 4-element Structure (Half)",
      "syntax": "ST4H { Zt1.H-Zt4.H }, Pg/Z, [Xn]",
      "encoding": {
        "hex_opcode": "E4004400",
        "visual_parts": []
      },
      "slug": "st4h",
      "rel_url": "armv9-a/st4h/",
      "operands": [],
      "linked_summary": "Store 4-element Structure (Half)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ST4W",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Store 4-element Structure (Word)",
      "syntax": "ST4W { Zt1.S-Zt4.S }, Pg/Z, [Xn]",
      "encoding": {
        "hex_opcode": "E4004800",
        "visual_parts": []
      },
      "slug": "st4w",
      "rel_url": "armv9-a/st4w/",
      "operands": [],
      "linked_summary": "Store 4-element Structure (Word)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ST4D",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Store 4-element Structure (Double)",
      "syntax": "ST4D { Zt1.D-Zt4.D }, Pg/Z, [Xn]",
      "encoding": {
        "hex_opcode": "E4004C00",
        "visual_parts": []
      },
      "slug": "st4d",
      "rel_url": "armv9-a/st4d/",
      "operands": [],
      "linked_summary": "Store 4-element Structure (Double)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "LDNT1B",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Load Non-Temporal (Byte)",
      "syntax": "LDNT1B { Zt.B }, Pg/Z, [Xn]",
      "encoding": {
        "hex_opcode": "A4008000",
        "visual_parts": []
      },
      "slug": "ldnt1b",
      "rel_url": "armv9-a/ldnt1b/",
      "operands": [],
      "linked_summary": "Load Non-Temporal (Byte)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "LDNT1H",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Load Non-Temporal (Half)",
      "syntax": "LDNT1H { Zt.H }, Pg/Z, [Xn]",
      "encoding": {
        "hex_opcode": "A4008400",
        "visual_parts": []
      },
      "slug": "ldnt1h",
      "rel_url": "armv9-a/ldnt1h/",
      "operands": [],
      "linked_summary": "Load Non-Temporal (Half)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "LDNT1W",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Load Non-Temporal (Word)",
      "syntax": "LDNT1W { Zt.S }, Pg/Z, [Xn]",
      "encoding": {
        "hex_opcode": "A4008800",
        "visual_parts": []
      },
      "slug": "ldnt1w",
      "rel_url": "armv9-a/ldnt1w/",
      "operands": [],
      "linked_summary": "Load Non-Temporal (Word)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "LDNT1D",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Load Non-Temporal (Double)",
      "syntax": "LDNT1D { Zt.D }, Pg/Z, [Xn]",
      "encoding": {
        "hex_opcode": "A4008C00",
        "visual_parts": []
      },
      "slug": "ldnt1d",
      "rel_url": "armv9-a/ldnt1d/",
      "operands": [],
      "linked_summary": "Load Non-Temporal (Double)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "STNT1B",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Store Non-Temporal (Byte)",
      "syntax": "STNT1B { Zt.B }, Pg/Z, [Xn]",
      "encoding": {
        "hex_opcode": "E4008000",
        "visual_parts": []
      },
      "slug": "stnt1b",
      "rel_url": "armv9-a/stnt1b/",
      "operands": [],
      "linked_summary": "Store Non-Temporal (Byte)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "STNT1H",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Store Non-Temporal (Half)",
      "syntax": "STNT1H { Zt.H }, Pg/Z, [Xn]",
      "encoding": {
        "hex_opcode": "E4008400",
        "visual_parts": []
      },
      "slug": "stnt1h",
      "rel_url": "armv9-a/stnt1h/",
      "operands": [],
      "linked_summary": "Store Non-Temporal (Half)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "STNT1W",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Store Non-Temporal (Word)",
      "syntax": "STNT1W { Zt.S }, Pg/Z, [Xn]",
      "encoding": {
        "hex_opcode": "E4008800",
        "visual_parts": []
      },
      "slug": "stnt1w",
      "rel_url": "armv9-a/stnt1w/",
      "operands": [],
      "linked_summary": "Store Non-Temporal (Word)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "STNT1D",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Store Non-Temporal (Double)",
      "syntax": "STNT1D { Zt.D }, Pg/Z, [Xn]",
      "encoding": {
        "hex_opcode": "E4008C00",
        "visual_parts": []
      },
      "slug": "stnt1d",
      "rel_url": "armv9-a/stnt1d/",
      "operands": [],
      "linked_summary": "Store Non-Temporal (Double)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "SPLICE",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Splice Two Vectors",
      "syntax": "SPLICE Zd.B, Pg, Zn.B, Zm.B",
      "encoding": {
        "hex_opcode": "0520C000",
        "visual_parts": []
      },
      "slug": "splice",
      "rel_url": "armv9-a/splice/",
      "operands": [],
      "linked_summary": "Splice Two Vectors",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "COMPACT",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Compact Vector Elements",
      "syntax": "COMPACT Zd.S, Pg, Zn.S",
      "encoding": {
        "hex_opcode": "0520C400",
        "visual_parts": []
      },
      "slug": "compact",
      "rel_url": "armv9-a/compact/",
      "operands": [],
      "linked_summary": "Compact Vector Elements",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "URECPE",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Unsigned Reciprocal Estimate",
      "syntax": "URECPE Zd.S, Zn.S",
      "encoding": {
        "hex_opcode": "04206000",
        "visual_parts": []
      },
      "slug": "urecpe",
      "rel_url": "armv9-a/urecpe/",
      "operands": [],
      "linked_summary": "Unsigned Reciprocal Estimate",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "URSQRTE",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Unsigned Reciprocal Sqrt Estimate",
      "syntax": "URSQRTE Zd.S, Zn.S",
      "encoding": {
        "hex_opcode": "04206400",
        "visual_parts": []
      },
      "slug": "ursqrte",
      "rel_url": "armv9-a/ursqrte/",
      "operands": [],
      "linked_summary": "Unsigned Reciprocal Sqrt Estimate",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "FRECPE",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Floating-point Reciprocal Estimate",
      "syntax": "FRECPE Zd.S, Zn.S",
      "encoding": {
        "hex_opcode": "65206000",
        "visual_parts": []
      },
      "slug": "frecpe",
      "rel_url": "armv9-a/frecpe/",
      "operands": [],
      "linked_summary": "Floating-point Reciprocal Estimate",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "FRSQRTE",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Floating-point Reciprocal Sqrt Estimate",
      "syntax": "FRSQRTE Zd.S, Zn.S",
      "encoding": {
        "hex_opcode": "65206400",
        "visual_parts": []
      },
      "slug": "frsqrte",
      "rel_url": "armv9-a/frsqrte/",
      "operands": [],
      "linked_summary": "Floating-point Reciprocal Sqrt Estimate",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "FRECPS",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Floating-point Reciprocal Step",
      "syntax": "FRECPS Zd.S, Zn.S, Zm.S",
      "encoding": {
        "hex_opcode": "6500E000",
        "visual_parts": []
      },
      "slug": "frecps",
      "rel_url": "armv9-a/frecps/",
      "operands": [],
      "linked_summary": "Floating-point Reciprocal Step",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "FRSQRTS",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Floating-point Reciprocal Sqrt Step",
      "syntax": "FRSQRTS Zd.S, Zn.S, Zm.S",
      "encoding": {
        "hex_opcode": "6500E400",
        "visual_parts": []
      },
      "slug": "frsqrts",
      "rel_url": "armv9-a/frsqrts/",
      "operands": [],
      "linked_summary": "Floating-point Reciprocal Sqrt Step",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "LUTI2",
      "architecture": "ARMv9-A",
      "extension": "SME2",
      "summary": "Lookup Table (2-bit Index)",
      "syntax": "LUTI2 Zd.B, ZT0, Zn[&lt;index&gt;]",
      "encoding": {
        "hex_opcode": "C0800000",
        "visual_parts": []
      },
      "slug": "luti2_1",
      "rel_url": "armv9-a/luti2_1/",
      "operands": [],
      "linked_summary": "Lookup Table (2-<a href=\"../../armv8-a/bit/\">bit</a> Index)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "LUTI4",
      "architecture": "ARMv9-A",
      "extension": "SME2",
      "summary": "Lookup Table (4-bit Index)",
      "syntax": "LUTI4 Zd.B, ZT0, Zn[&lt;index&gt;]",
      "encoding": {
        "hex_opcode": "C0800400",
        "visual_parts": []
      },
      "slug": "luti4_1",
      "rel_url": "armv9-a/luti4_1/",
      "operands": [],
      "linked_summary": "Lookup Table (4-<a href=\"../../armv8-a/bit/\">bit</a> Index)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "WHILELO",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "While Lower (Unsigned)",
      "syntax": "WHILELO Pd.B, Xn, Xm",
      "encoding": {
        "hex_opcode": "25200400",
        "visual_parts": []
      },
      "slug": "whilelo",
      "rel_url": "armv9-a/whilelo/",
      "operands": [],
      "linked_summary": "While Lower (Unsigned)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "WHILEHS",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "While Higher or Same (Unsigned)",
      "syntax": "WHILEHS Pd.B, Xn, Xm",
      "encoding": {
        "hex_opcode": "25200800",
        "visual_parts": []
      },
      "slug": "whilehs",
      "rel_url": "armv9-a/whilehs/",
      "operands": [],
      "linked_summary": "While Higher <a href=\"../../powerisa/or/\">or</a> Same (Unsigned)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "PSEL",
      "architecture": "ARMv9-A",
      "extension": "SME",
      "summary": "Predicate Select",
      "syntax": "PSEL Pd, Pn, Pm.S[&lt;index&gt;]",
      "encoding": {
        "hex_opcode": "25204000",
        "visual_parts": []
      },
      "slug": "psel_1",
      "rel_url": "armv9-a/psel_1/",
      "operands": [],
      "linked_summary": "Predicate Select",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "REVD",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Reverse Doublewords in Vector",
      "syntax": "REVD Zd.Q, Pg/M, Zn.Q",
      "encoding": {
        "hex_opcode": "05206000",
        "visual_parts": []
      },
      "slug": "revd_1",
      "rel_url": "armv9-a/revd_1/",
      "operands": [],
      "linked_summary": "Reverse Doublewords <a href=\"../../x86/in/\">in</a> Vector",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "SCVTF",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Signed Int to Float Conversion",
      "syntax": "SCVTF Zd.S, Pg/M, Zn.S",
      "encoding": {
        "hex_opcode": "6520A000",
        "visual_parts": []
      },
      "slug": "scvtf",
      "rel_url": "armv9-a/scvtf/",
      "operands": [],
      "linked_summary": "Signed Int to Float Conversion",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "UCVTF",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Unsigned Int to Float Conversion",
      "syntax": "UCVTF Zd.S, Pg/M, Zn.S",
      "encoding": {
        "hex_opcode": "6520A400",
        "visual_parts": []
      },
      "slug": "ucvtf",
      "rel_url": "armv9-a/ucvtf/",
      "operands": [],
      "linked_summary": "Unsigned Int to Float Conversion",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "FCVTZS",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Float to Signed Int (Round towards Zero)",
      "syntax": "FCVTZS Zd.S, Pg/M, Zn.S",
      "encoding": {
        "hex_opcode": "6520B000",
        "visual_parts": []
      },
      "slug": "fcvtzs",
      "rel_url": "armv9-a/fcvtzs/",
      "operands": [],
      "linked_summary": "Float to Signed Int (Round towards Zero)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "FCVTZU",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Float to Unsigned Int (Round towards Zero)",
      "syntax": "FCVTZU Zd.S, Pg/M, Zn.S",
      "encoding": {
        "hex_opcode": "6520B400",
        "visual_parts": []
      },
      "slug": "fcvtzu",
      "rel_url": "armv9-a/fcvtzu/",
      "operands": [],
      "linked_summary": "Float to Unsigned Int (Round towards Zero)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "FCMGT",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Floating-point Compare Greater Than",
      "syntax": "FCMGT Pd.S, Pg/Z, Zn.S, Zm.S",
      "encoding": {
        "hex_opcode": "6500F000",
        "visual_parts": []
      },
      "slug": "fcmgt",
      "rel_url": "armv9-a/fcmgt/",
      "operands": [],
      "linked_summary": "Floating-point Compare Greater Than",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "FCMGE",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Floating-point Compare Greater Equal",
      "syntax": "FCMGE Pd.S, Pg/Z, Zn.S, Zm.S",
      "encoding": {
        "hex_opcode": "6500F400",
        "visual_parts": []
      },
      "slug": "fcmge",
      "rel_url": "armv9-a/fcmge/",
      "operands": [],
      "linked_summary": "Floating-point Compare Greater Equal",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "FCMEQ",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Floating-point Compare Equal",
      "syntax": "FCMEQ Pd.S, Pg/Z, Zn.S, Zm.S",
      "encoding": {
        "hex_opcode": "6500F800",
        "visual_parts": []
      },
      "slug": "fcmeq",
      "rel_url": "armv9-a/fcmeq/",
      "operands": [],
      "linked_summary": "Floating-point Compare Equal",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "FCMNE",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Floating-point Compare Not Equal",
      "syntax": "FCMNE Pd.S, Pg/Z, Zn.S, Zm.S",
      "encoding": {
        "hex_opcode": "6500FC00",
        "visual_parts": []
      },
      "slug": "fcmne",
      "rel_url": "armv9-a/fcmne/",
      "operands": [],
      "linked_summary": "Floating-point Compare Not Equal",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "FCMLT",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Floating-point Compare Less Than",
      "syntax": "FCMLT Pd.S, Pg/Z, Zn.S, Zm.S",
      "encoding": {
        "hex_opcode": "6500E800",
        "visual_parts": []
      },
      "slug": "fcmlt",
      "rel_url": "armv9-a/fcmlt/",
      "operands": [],
      "linked_summary": "Floating-point Compare Less Than",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "FCMLE",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Floating-point Compare Less Equal",
      "syntax": "FCMLE Pd.S, Pg/Z, Zn.S, Zm.S",
      "encoding": {
        "hex_opcode": "6500EC00",
        "visual_parts": []
      },
      "slug": "fcmle",
      "rel_url": "armv9-a/fcmle/",
      "operands": [],
      "linked_summary": "Floating-point Compare Less Equal",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "CMPEQ",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Integer Compare Equal",
      "syntax": "CMPEQ Pd.S, Pg/Z, Zn.S, Zm.S",
      "encoding": {
        "hex_opcode": "45009000",
        "visual_parts": []
      },
      "slug": "cmpeq",
      "rel_url": "armv9-a/cmpeq/",
      "operands": [],
      "linked_summary": "Integer Compare Equal",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "CMPNE",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Integer Compare Not Equal",
      "syntax": "CMPNE Pd.S, Pg/Z, Zn.S, Zm.S",
      "encoding": {
        "hex_opcode": "45009400",
        "visual_parts": []
      },
      "slug": "cmpne",
      "rel_url": "armv9-a/cmpne/",
      "operands": [],
      "linked_summary": "Integer Compare Not Equal",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "CMPGE",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Integer Compare Greater Equal",
      "syntax": "CMPGE Pd.S, Pg/Z, Zn.S, Zm.S",
      "encoding": {
        "hex_opcode": "45009800",
        "visual_parts": []
      },
      "slug": "cmpge",
      "rel_url": "armv9-a/cmpge/",
      "operands": [],
      "linked_summary": "Integer Compare Greater Equal",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "CMPGT",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Integer Compare Greater Than",
      "syntax": "CMPGT Pd.S, Pg/Z, Zn.S, Zm.S",
      "encoding": {
        "hex_opcode": "45009C00",
        "visual_parts": []
      },
      "slug": "cmpgt",
      "rel_url": "armv9-a/cmpgt/",
      "operands": [],
      "linked_summary": "Integer Compare Greater Than",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "CMPLE",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Integer Compare Less Equal",
      "syntax": "CMPLE Pd.S, Pg/Z, Zn.S, Zm.S",
      "encoding": {
        "hex_opcode": "4500A000",
        "visual_parts": []
      },
      "slug": "cmple",
      "rel_url": "armv9-a/cmple/",
      "operands": [],
      "linked_summary": "Integer Compare Less Equal",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "CMPLT",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Integer Compare Less Than",
      "syntax": "CMPLT Pd.S, Pg/Z, Zn.S, Zm.S",
      "encoding": {
        "hex_opcode": "4500A400",
        "visual_parts": []
      },
      "slug": "cmplt",
      "rel_url": "armv9-a/cmplt/",
      "operands": [],
      "linked_summary": "Integer Compare Less Than",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "AND",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Bitwise AND (Vector)",
      "syntax": "AND Zd.D, Zn.D, Zm.D",
      "encoding": {
        "hex_opcode": "04203000",
        "visual_parts": []
      },
      "slug": "and_1",
      "rel_url": "armv9-a/and_1/",
      "operands": [],
      "linked_summary": "Bitwise <a href=\"../../armv9-a/and_1/\">AND</a> (Vector)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ORR",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Bitwise OR (Vector)",
      "syntax": "ORR Zd.D, Zn.D, Zm.D",
      "encoding": {
        "hex_opcode": "04203400",
        "visual_parts": []
      },
      "slug": "orr_1",
      "rel_url": "armv9-a/orr_1/",
      "operands": [],
      "linked_summary": "Bitwise <a href=\"../../risc-v/or/\">OR</a> (Vector)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "EOR",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Bitwise Exclusive OR (Vector)",
      "syntax": "EOR Zd.D, Zn.D, Zm.D",
      "encoding": {
        "hex_opcode": "04203800",
        "visual_parts": []
      },
      "slug": "eor_1",
      "rel_url": "armv9-a/eor_1/",
      "operands": [],
      "linked_summary": "Bitwise Exclusive <a href=\"../../risc-v/or/\">OR</a> (Vector)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "BIC",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Bitwise Clear (Vector)",
      "syntax": "BIC Zd.D, Zn.D, Zm.D",
      "encoding": {
        "hex_opcode": "04203C00",
        "visual_parts": []
      },
      "slug": "bic_1",
      "rel_url": "armv9-a/bic_1/",
      "operands": [],
      "linked_summary": "Bitwise Clear (Vector)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "LSL",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Logical Shift Left (Vector)",
      "syntax": "LSL Zd.D, Zn.D, Zm.D",
      "encoding": {
        "hex_opcode": "04204000",
        "visual_parts": []
      },
      "slug": "lsl_1",
      "rel_url": "armv9-a/lsl_1/",
      "operands": [],
      "linked_summary": "Logical Shift Left (Vector)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "LSR",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Logical Shift Right (Vector)",
      "syntax": "LSR Zd.D, Zn.D, Zm.D",
      "encoding": {
        "hex_opcode": "04204400",
        "visual_parts": []
      },
      "slug": "lsr_1",
      "rel_url": "armv9-a/lsr_1/",
      "operands": [],
      "linked_summary": "Logical Shift Right (Vector)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ASR",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Arithmetic Shift Right (Vector)",
      "syntax": "ASR Zd.D, Zn.D, Zm.D",
      "encoding": {
        "hex_opcode": "04204800",
        "visual_parts": []
      },
      "slug": "asr_1",
      "rel_url": "armv9-a/asr_1/",
      "operands": [],
      "linked_summary": "Arithmetic Shift Right (Vector)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "SEL",
      "architecture": "ARMv9-A",
      "extension": "SVE",
      "summary": "Select Elements (Vector)",
      "syntax": "SEL Zd.D, Pg, Zn.D, Zm.D",
      "encoding": {
        "hex_opcode": "0520C800",
        "visual_parts": []
      },
      "slug": "sel_1",
      "rel_url": "armv9-a/sel_1/",
      "operands": [],
      "linked_summary": "Select Elements (Vector)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "SMOPA",
      "architecture": "ARMv9-A",
      "extension": "SME",
      "summary": "Streaming SVE Matrix Outer Product Accumulate (Floating-point)",
      "syntax": "SMOPA ZA.S[Wv, &lt;imm&gt;], Pm.M, Pn.M, Zn.S, Zm.S",
      "pseudocode": "if !HaveSME() then UNDEFINED;\nCheckSMEEnabled();\n// Compute outer product of Zn and Zm\n// Accumulate into Tile ZA",
      "encoding": {
        "hex_opcode": "A0000000",
        "pattern": "10100000000000000000000000000000",
        "visual_parts": [
          {
            "raw": "10100000000000000000000000000000",
            "clean": "10100000000000000000000000000000"
          }
        ],
        "binary_pattern": "10100000000000000000000000000000"
      },
      "pseudocode_html": "<pre><code class=\"language-clike\">if !HaveSME() then UNDEFINED;\nCheckSMEEnabled();\n// Compute outer product of Zn and Zm\n// Accumulate into Tile ZA</code></pre>",
      "slug": "smopa",
      "rel_url": "armv9-a/smopa/",
      "operands": [],
      "linked_summary": "Streaming SVE Matrix Outer Product Accumulate (Floating-point)",
      "linked_pseudocode": "if !HaveSME() then UNDEFINED;\nCheckSMEEnabled();\n// Compute outer product of Zn <a href=\"../../armv8-a/and_6/\">and</a> Zm\n// Accumulate into Tile ZA"
    },
    {
      "mnemonic": "SUMOPA",
      "architecture": "ARMv9-A",
      "extension": "SME",
      "summary": "Streaming SVE Signed/Unsigned Integer Matrix Outer Product",
      "syntax": "SUMOPA ZA.S[Wv, &lt;imm&gt;], Pm.M, Pn.M, Zn.S, Zm.S",
      "pseudocode": "if !HaveSME() then UNDEFINED;\n// Signed * Unsigned outer product accumulation",
      "encoding": {
        "hex_opcode": "A0000001",
        "pattern": "10100000010000000000000000000000",
        "visual_parts": [
          {
            "raw": "10100000010000000000000000000000",
            "clean": "10100000010000000000000000000000"
          }
        ],
        "binary_pattern": "10100000010000000000000000000000"
      },
      "pseudocode_html": "<pre><code class=\"language-clike\">if !HaveSME() then UNDEFINED;\n// Signed * Unsigned outer product accumulation</code></pre>",
      "slug": "sumopa",
      "rel_url": "armv9-a/sumopa/",
      "operands": [],
      "linked_summary": "Streaming SVE Signed/Unsigned Integer Matrix Outer Product",
      "linked_pseudocode": "if !HaveSME() then UNDEFINED;\n// Signed * Unsigned outer product accumulation"
    },
    {
      "mnemonic": "MOVA",
      "architecture": "ARMv9-A",
      "extension": "SME",
      "summary": "Move Vector to/from Tile Slice",
      "syntax": "MOVA ZA.S[Wv, &lt;imm&gt;], Pg/M, Zn.S",
      "pseudocode": "if !HaveSME() then UNDEFINED;\n// Move data between SVE Z-registers and SME Matrix Tiles",
      "encoding": {
        "hex_opcode": "C0000000",
        "pattern": "11000000000000000000000000000000",
        "visual_parts": [
          {
            "raw": "11000000000000000000000000000000",
            "clean": "11000000000000000000000000000000"
          }
        ],
        "binary_pattern": "11000000000000000000000000000000"
      },
      "pseudocode_html": "<pre><code class=\"language-clike\">if !HaveSME() then UNDEFINED;\n// Move data between SVE Z-registers and SME Matrix Tiles</code></pre>",
      "slug": "mova",
      "rel_url": "armv9-a/mova/",
      "operands": [],
      "linked_summary": "Move Vector to/from Tile Slice",
      "linked_pseudocode": "if !HaveSME() then UNDEFINED;\n// Move data between SVE Z-registers <a href=\"../../armv8-a/and_6/\">and</a> SME Matrix Tiles"
    },
    {
      "mnemonic": "ZERO",
      "architecture": "ARMv9-A",
      "extension": "SME",
      "summary": "Zero a list of 64-bit element tiles",
      "syntax": "ZERO { &lt;tile_list&gt; }",
      "pseudocode": "if !HaveSME() then UNDEFINED;\nCheckSMEEnabled();\n// Clear specified ZA tiles to zero",
      "encoding": {
        "hex_opcode": "C0080000",
        "pattern": "11000000000010000000000000000000",
        "visual_parts": [
          {
            "raw": "11000000000010000000000000000000",
            "clean": "11000000000010000000000000000000"
          }
        ],
        "binary_pattern": "11000000000010000000000000000000"
      },
      "pseudocode_html": "<pre><code class=\"language-clike\">if !HaveSME() then UNDEFINED;\nCheckSMEEnabled();\n// Clear specified ZA tiles to zero</code></pre>",
      "slug": "zero_1",
      "rel_url": "armv9-a/zero_1/",
      "operands": [],
      "linked_summary": "Zero a list of 64-<a href=\"../../armv8-a/bit/\">bit</a> element tiles",
      "linked_pseudocode": "if !HaveSME() then UNDEFINED;\nCheckSMEEnabled();\n// Clear specified ZA tiles to <a href=\"../../armv9-a/zero_2/\">zero</a>"
    },
    {
      "mnemonic": "LDR (Tile)",
      "architecture": "ARMv9-A",
      "extension": "SME",
      "summary": "Load Multiple Vectors to Tile",
      "syntax": "LDR ZA[&lt;Wv&gt;, &lt;imm&gt;], [Xn, #&lt;imm&gt;, MUL VL]",
      "pseudocode": "if !HaveSME() then UNDEFINED;\n// Load data from memory directly into ZA Matrix Tile",
      "encoding": {
        "hex_opcode": "E1000000",
        "pattern": "11100001000000000000000000000000",
        "visual_parts": [
          {
            "raw": "11100001000000000000000000000000",
            "clean": "11100001000000000000000000000000"
          }
        ],
        "binary_pattern": "11100001000000000000000000000000"
      },
      "pseudocode_html": "<pre><code class=\"language-clike\">if !HaveSME() then UNDEFINED;\n// Load data from memory directly into ZA Matrix Tile</code></pre>",
      "slug": "ldr_(tile)",
      "rel_url": "armv9-a/ldr_(tile)/",
      "operands": [],
      "linked_summary": "Load Multiple Vectors to Tile",
      "linked_pseudocode": "if !HaveSME() then UNDEFINED;\n// Load data from memory directly into ZA Matrix Tile"
    },
    {
      "mnemonic": "STR (Tile)",
      "architecture": "ARMv9-A",
      "extension": "SME",
      "summary": "Store Multiple Vectors from Tile",
      "syntax": "STR ZA[&lt;Wv&gt;, &lt;imm&gt;], [Xn, #&lt;imm&gt;, MUL VL]",
      "pseudocode": "if !HaveSME() then UNDEFINED;\n// Store data from ZA Matrix Tile to memory",
      "encoding": {
        "hex_opcode": "E1200000",
        "pattern": "11100001001000000000000000000000",
        "visual_parts": [
          {
            "raw": "11100001001000000000000000000000",
            "clean": "11100001001000000000000000000000"
          }
        ],
        "binary_pattern": "11100001001000000000000000000000"
      },
      "pseudocode_html": "<pre><code class=\"language-clike\">if !HaveSME() then UNDEFINED;\n// Store data from ZA Matrix Tile to memory</code></pre>",
      "slug": "str_(tile)",
      "rel_url": "armv9-a/str_(tile)/",
      "operands": [],
      "linked_summary": "Store Multiple Vectors from Tile",
      "linked_pseudocode": "if !HaveSME() then UNDEFINED;\n// Store data from ZA Matrix Tile to memory"
    },
    {
      "mnemonic": "IRG",
      "architecture": "ARMv9-A",
      "extension": "MTE",
      "summary": "Insert Random Tag",
      "syntax": "IRG Xd, Xn, {Xm}",
      "pseudocode": "if !HaveMTE() then UNDEFINED;\n// Inserts a random Logical Address Tag into Xd",
      "encoding": {
        "hex_opcode": "9AC01000",
        "pattern": "10011010110000000001000000000000",
        "visual_parts": [
          {
            "raw": "10011010110000000001000000000000",
            "clean": "10011010110000000001000000000000"
          }
        ],
        "binary_pattern": "10011010110000000001000000000000"
      },
      "pseudocode_html": "<pre><code class=\"language-clike\">if !HaveMTE() then UNDEFINED;\n// Inserts a random Logical Address Tag into Xd</code></pre>",
      "slug": "irg",
      "rel_url": "armv9-a/irg/",
      "operands": [],
      "linked_summary": "Insert Random Tag",
      "linked_pseudocode": "if !HaveMTE() then UNDEFINED;\n// Inserts a random Logical Address Tag into Xd"
    },
    {
      "mnemonic": "GMI",
      "architecture": "ARMv9-A",
      "extension": "MTE",
      "summary": "Tag Mask Insert",
      "syntax": "GMI Xd, Xn, Xm",
      "pseudocode": "if !HaveMTE() then UNDEFINED;\n// Manipulate excluded tags for IRG generation",
      "encoding": {
        "hex_opcode": "9AC01001",
        "pattern": "10011010110000000001000000000001",
        "visual_parts": [
          {
            "raw": "10011010110000000001000000000001",
            "clean": "10011010110000000001000000000001"
          }
        ],
        "binary_pattern": "10011010110000000001000000000001"
      },
      "pseudocode_html": "<pre><code class=\"language-clike\">if !HaveMTE() then UNDEFINED;\n// Manipulate excluded tags for IRG generation</code></pre>",
      "slug": "gmi",
      "rel_url": "armv9-a/gmi/",
      "operands": [],
      "linked_summary": "Tag Mask Insert",
      "linked_pseudocode": "if !HaveMTE() then UNDEFINED;\n// Manipulate excluded tags for <a href=\"../../armv9-a/irg/\">IRG</a> generation"
    },
    {
      "mnemonic": "LDG",
      "architecture": "ARMv9-A",
      "extension": "MTE",
      "summary": "Load Allocation Tag",
      "syntax": "LDG Xt, [Xn, #&lt;simm&gt;]",
      "pseudocode": "if !HaveMTE() then UNDEFINED;\n// Load the Allocation Tag from memory corresponding to the address",
      "encoding": {
        "hex_opcode": "D9600000",
        "pattern": "11011001011000000000000000000000",
        "visual_parts": [
          {
            "raw": "11011001011000000000000000000000",
            "clean": "11011001011000000000000000000000"
          }
        ],
        "binary_pattern": "11011001011000000000000000000000"
      },
      "pseudocode_html": "<pre><code class=\"language-clike\">if !HaveMTE() then UNDEFINED;\n// Load the Allocation Tag from memory corresponding to the address</code></pre>",
      "slug": "ldg",
      "rel_url": "armv9-a/ldg/",
      "operands": [],
      "linked_summary": "Load Allocation Tag",
      "linked_pseudocode": "if !HaveMTE() then UNDEFINED;\n// Load the Allocation Tag from memory corresponding to the address"
    },
    {
      "mnemonic": "STG",
      "architecture": "ARMv9-A",
      "extension": "MTE",
      "summary": "Store Allocation Tag",
      "syntax": "STG Xt, [Xn, #&lt;simm&gt;]",
      "pseudocode": "if !HaveMTE() then UNDEFINED;\n// Writes the Allocation Tag to granule memory",
      "encoding": {
        "hex_opcode": "D9200000",
        "pattern": "11011001001000000000000000000000",
        "visual_parts": [
          {
            "raw": "11011001001000000000000000000000",
            "clean": "11011001001000000000000000000000"
          }
        ],
        "binary_pattern": "11011001001000000000000000000000"
      },
      "pseudocode_html": "<pre><code class=\"language-clike\">if !HaveMTE() then UNDEFINED;\n// Writes the Allocation Tag to granule memory</code></pre>",
      "slug": "stg",
      "rel_url": "armv9-a/stg/",
      "operands": [],
      "linked_summary": "Store Allocation Tag",
      "linked_pseudocode": "if !HaveMTE() then UNDEFINED;\n// Writes the Allocation Tag to granule memory"
    },
    {
      "mnemonic": "STZ2G",
      "architecture": "ARMv9-A",
      "extension": "MTE",
      "summary": "Store Zero and Two Allocation Tags",
      "syntax": "STZ2G Xt, [Xn, #&lt;simm&gt;]",
      "pseudocode": "if !HaveMTE() then UNDEFINED;\n// Zeroes memory and writes tags for two granules",
      "encoding": {
        "hex_opcode": "D9200400",
        "pattern": "11011001001000000000010000000000",
        "visual_parts": [
          {
            "raw": "11011001001000000000010000000000",
            "clean": "11011001001000000000010000000000"
          }
        ],
        "binary_pattern": "11011001001000000000010000000000"
      },
      "pseudocode_html": "<pre><code class=\"language-clike\">if !HaveMTE() then UNDEFINED;\n// Zeroes memory and writes tags for two granules</code></pre>",
      "slug": "stz2g",
      "rel_url": "armv9-a/stz2g/",
      "operands": [],
      "linked_summary": "Store Zero <a href=\"../../armv8-a/and_6/\">and</a> Two Allocation Tags",
      "linked_pseudocode": "if !HaveMTE() then UNDEFINED;\n// Zeroes memory <a href=\"../../armv8-a/and_6/\">and</a> writes tags for two granules"
    },
    {
      "mnemonic": "SUBP",
      "architecture": "ARMv9-A",
      "extension": "MTE",
      "summary": "Subtract Pointer",
      "syntax": "SUBP Xd, Xn, Xm",
      "pseudocode": "if !HaveMTE() then UNDEFINED;\n// Subtracts addresses ignoring the tags",
      "encoding": {
        "hex_opcode": "9AC00000",
        "pattern": "10011010110000000000000000000000",
        "visual_parts": [
          {
            "raw": "10011010110000000000000000000000",
            "clean": "10011010110000000000000000000000"
          }
        ],
        "binary_pattern": "10011010110000000000000000000000"
      },
      "pseudocode_html": "<pre><code class=\"language-clike\">if !HaveMTE() then UNDEFINED;\n// Subtracts addresses ignoring the tags</code></pre>",
      "slug": "subp",
      "rel_url": "armv9-a/subp/",
      "operands": [],
      "linked_summary": "Subtract Pointer",
      "linked_pseudocode": "if !HaveMTE() then UNDEFINED;\n// Subtracts addresses ignoring the tags"
    },
    {
      "mnemonic": "TSTART",
      "architecture": "ARMv9-A",
      "extension": "TME",
      "summary": "Transaction Start",
      "syntax": "TSTART Xd",
      "pseudocode": "if !HaveTME() then UNDEFINED;\n// Starts a new transaction. Returns 0 on success.",
      "encoding": {
        "hex_opcode": "D503305F",
        "pattern": "11010101000000110011000001011111",
        "visual_parts": [
          {
            "raw": "11010101000000110011000001011111",
            "clean": "11010101000000110011000001011111"
          }
        ],
        "binary_pattern": "11010101000000110011000001011111"
      },
      "pseudocode_html": "<pre><code class=\"language-clike\">if !HaveTME() then UNDEFINED;\n// Starts a new transaction. Returns 0 on success.</code></pre>",
      "slug": "tstart_1",
      "rel_url": "armv9-a/tstart_1/",
      "operands": [],
      "linked_summary": "Transaction Start",
      "linked_pseudocode": "if !HaveTME() then UNDEFINED;\n// Starts a new transaction. Returns 0 on success."
    },
    {
      "mnemonic": "TCOMMIT",
      "architecture": "ARMv9-A",
      "extension": "TME",
      "summary": "Transaction Commit",
      "syntax": "TCOMMIT",
      "pseudocode": "if !HaveTME() then UNDEFINED;\n// Commits the current transaction",
      "encoding": {
        "hex_opcode": "D503309F",
        "pattern": "11010101000000110011000010011111",
        "visual_parts": [
          {
            "raw": "11010101000000110011000010011111",
            "clean": "11010101000000110011000010011111"
          }
        ],
        "binary_pattern": "11010101000000110011000010011111"
      },
      "pseudocode_html": "<pre><code class=\"language-clike\">if !HaveTME() then UNDEFINED;\n// Commits the current transaction</code></pre>",
      "slug": "tcommit_1",
      "rel_url": "armv9-a/tcommit_1/",
      "operands": [],
      "linked_summary": "Transaction Commit",
      "linked_pseudocode": "if !HaveTME() then UNDEFINED;\n// Commits the current transaction"
    },
    {
      "mnemonic": "TCANCEL",
      "architecture": "ARMv9-A",
      "extension": "TME",
      "summary": "Transaction Cancel",
      "syntax": "TCANCEL #&lt;imm&gt;",
      "pseudocode": "if !HaveTME() then UNDEFINED;\n// Cancels the current transaction and reverts state",
      "encoding": {
        "hex_opcode": "D50330DF",
        "pattern": "11010101000000110011000011011111",
        "visual_parts": [
          {
            "raw": "11010101000000110011000011011111",
            "clean": "11010101000000110011000011011111"
          }
        ],
        "binary_pattern": "11010101000000110011000011011111"
      },
      "pseudocode_html": "<pre><code class=\"language-clike\">if !HaveTME() then UNDEFINED;\n// Cancels the current transaction and reverts state</code></pre>",
      "slug": "tcancel_1",
      "rel_url": "armv9-a/tcancel_1/",
      "operands": [],
      "linked_summary": "Transaction Cancel",
      "linked_pseudocode": "if !HaveTME() then UNDEFINED;\n// Cancels the current transaction <a href=\"../../armv8-a/and_6/\">and</a> reverts state"
    },
    {
      "mnemonic": "ABS",
      "architecture": "ARMv9-A",
      "extension": "CSSC",
      "summary": "Absolute Value",
      "syntax": "ABS Wd, Wn",
      "pseudocode": "if !HaveCSSC() then UNDEFINED;\n// Computes absolute value of signed integer",
      "encoding": {
        "hex_opcode": "1AC00000",
        "pattern": "00011010110000000000000000000000",
        "visual_parts": [
          {
            "raw": "00011010110000000000000000000000",
            "clean": "00011010110000000000000000000000"
          }
        ],
        "binary_pattern": "00011010110000000000000000000000"
      },
      "pseudocode_html": "<pre><code class=\"language-clike\">if !HaveCSSC() then UNDEFINED;\n// Computes absolute value of signed integer</code></pre>",
      "slug": "abs_1",
      "rel_url": "armv9-a/abs_1/",
      "operands": [],
      "linked_summary": "Absolute Value",
      "linked_pseudocode": "if !HaveCSSC() then UNDEFINED;\n// Computes absolute value of signed integer"
    },
    {
      "mnemonic": "CNT",
      "architecture": "ARMv9-A",
      "extension": "CSSC",
      "summary": "Population Count (Scalar)",
      "syntax": "CNT Wd, Wn",
      "pseudocode": "if !HaveCSSC() then UNDEFINED;\n// Counts the number of bits set to 1 (PopCount) in scalar register",
      "encoding": {
        "hex_opcode": "1AC06000",
        "pattern": "00011010110000000110000000000000",
        "visual_parts": [
          {
            "raw": "00011010110000000110000000000000",
            "clean": "00011010110000000110000000000000"
          }
        ],
        "binary_pattern": "00011010110000000110000000000000"
      },
      "pseudocode_html": "<pre><code class=\"language-clike\">if !HaveCSSC() then UNDEFINED;\n// Counts the number of bits set to 1 (PopCount) in scalar register</code></pre>",
      "slug": "cnt",
      "rel_url": "armv9-a/cnt/",
      "operands": [],
      "linked_summary": "Population Count (Scalar)",
      "linked_pseudocode": "if !HaveCSSC() then UNDEFINED;\n// Counts the number of bits set to 1 (PopCount) <a href=\"../../x86/in/\">in</a> scalar register"
    },
    {
      "mnemonic": "CTZ",
      "architecture": "ARMv9-A",
      "extension": "CSSC",
      "summary": "Count Trailing Zeros",
      "syntax": "CTZ Wd, Wn",
      "pseudocode": "if !HaveCSSC() then UNDEFINED;\n// Counts trailing zero bits starting from LSB",
      "encoding": {
        "hex_opcode": "1AC05800",
        "pattern": "00011010110000000101100000000000",
        "visual_parts": [
          {
            "raw": "00011010110000000101100000000000",
            "clean": "00011010110000000101100000000000"
          }
        ],
        "binary_pattern": "00011010110000000101100000000000"
      },
      "pseudocode_html": "<pre><code class=\"language-clike\">if !HaveCSSC() then UNDEFINED;\n// Counts trailing zero bits starting from LSB</code></pre>",
      "slug": "ctz",
      "rel_url": "armv9-a/ctz/",
      "operands": [],
      "linked_summary": "Count Trailing Zeros",
      "linked_pseudocode": "if !HaveCSSC() then UNDEFINED;\n// Counts trailing <a href=\"../../armv9-a/zero_2/\">zero</a> bits starting from LSB"
    },
    {
      "mnemonic": "SMAX",
      "architecture": "ARMv9-A",
      "extension": "CSSC",
      "summary": "Signed Maximum",
      "syntax": "SMAX Wd, Wn, Wm",
      "pseudocode": "if !HaveCSSC() then UNDEFINED;\n// Writes the larger of two signed integer values to Wd",
      "encoding": {
        "hex_opcode": "1AC06400",
        "pattern": "00011010110000000110010000000000",
        "visual_parts": [
          {
            "raw": "00011010110000000110010000000000",
            "clean": "00011010110000000110010000000000"
          }
        ],
        "binary_pattern": "00011010110000000110010000000000"
      },
      "pseudocode_html": "<pre><code class=\"language-clike\">if !HaveCSSC() then UNDEFINED;\n// Writes the larger of two signed integer values to Wd</code></pre>",
      "slug": "smax_1",
      "rel_url": "armv9-a/smax_1/",
      "operands": [],
      "linked_summary": "Signed Maximum",
      "linked_pseudocode": "if !HaveCSSC() then UNDEFINED;\n// Writes the larger of two signed integer values to Wd"
    },
    {
      "mnemonic": "SMIN",
      "architecture": "ARMv9-A",
      "extension": "CSSC",
      "summary": "Signed Minimum",
      "syntax": "SMIN Wd, Wn, Wm",
      "pseudocode": "if !HaveCSSC() then UNDEFINED;\n// Writes the smaller of two signed integer values to Wd",
      "encoding": {
        "hex_opcode": "1AC06800",
        "pattern": "00011010110000000110100000000000",
        "visual_parts": [
          {
            "raw": "00011010110000000110100000000000",
            "clean": "00011010110000000110100000000000"
          }
        ],
        "binary_pattern": "00011010110000000110100000000000"
      },
      "pseudocode_html": "<pre><code class=\"language-clike\">if !HaveCSSC() then UNDEFINED;\n// Writes the smaller of two signed integer values to Wd</code></pre>",
      "slug": "smin_1",
      "rel_url": "armv9-a/smin_1/",
      "operands": [],
      "linked_summary": "Signed Minimum",
      "linked_pseudocode": "if !HaveCSSC() then UNDEFINED;\n// Writes the smaller of two signed integer values to Wd"
    },
    {
      "mnemonic": "UMAX",
      "architecture": "ARMv9-A",
      "extension": "CSSC",
      "summary": "Unsigned Maximum",
      "syntax": "UMAX Wd, Wn, Wm",
      "pseudocode": "if !HaveCSSC() then UNDEFINED;\n// Writes the larger of two unsigned integer values to Wd",
      "encoding": {
        "hex_opcode": "1AC06C00",
        "pattern": "00011010110000000110110000000000",
        "visual_parts": [
          {
            "raw": "00011010110000000110110000000000",
            "clean": "00011010110000000110110000000000"
          }
        ],
        "binary_pattern": "00011010110000000110110000000000"
      },
      "pseudocode_html": "<pre><code class=\"language-clike\">if !HaveCSSC() then UNDEFINED;\n// Writes the larger of two unsigned integer values to Wd</code></pre>",
      "slug": "umax_1",
      "rel_url": "armv9-a/umax_1/",
      "operands": [],
      "linked_summary": "Unsigned Maximum",
      "linked_pseudocode": "if !HaveCSSC() then UNDEFINED;\n// Writes the larger of two unsigned integer values to Wd"
    },
    {
      "mnemonic": "UMIN",
      "architecture": "ARMv9-A",
      "extension": "CSSC",
      "summary": "Unsigned Minimum",
      "syntax": "UMIN Wd, Wn, Wm",
      "pseudocode": "if !HaveCSSC() then UNDEFINED;\n// Writes the smaller of two unsigned integer values to Wd",
      "encoding": {
        "hex_opcode": "1AC07000",
        "pattern": "00011010110000000111000000000000",
        "visual_parts": [
          {
            "raw": "00011010110000000111000000000000",
            "clean": "00011010110000000111000000000000"
          }
        ],
        "binary_pattern": "00011010110000000111000000000000"
      },
      "pseudocode_html": "<pre><code class=\"language-clike\">if !HaveCSSC() then UNDEFINED;\n// Writes the smaller of two unsigned integer values to Wd</code></pre>",
      "slug": "umin_1",
      "rel_url": "armv9-a/umin_1/",
      "operands": [],
      "linked_summary": "Unsigned Minimum",
      "linked_pseudocode": "if !HaveCSSC() then UNDEFINED;\n// Writes the smaller of two unsigned integer values to Wd"
    },
    {
      "mnemonic": "CPYP",
      "architecture": "ARMv9-A",
      "extension": "MOPS",
      "summary": "Memory Copy Prologue",
      "syntax": "CPYP [Xd]!, [Xn]!, Xm!",
      "pseudocode": "if !HaveMOPS() then UNDEFINED;\n// First instruction in a hardware-accelerated memcpy sequence",
      "encoding": {
        "hex_opcode": "19010400",
        "pattern": "00011001000000010000010000000000",
        "visual_parts": [
          {
            "raw": "00011001000000010000010000000000",
            "clean": "00011001000000010000010000000000"
          }
        ],
        "binary_pattern": "00011001000000010000010000000000"
      },
      "pseudocode_html": "<pre><code class=\"language-clike\">if !HaveMOPS() then UNDEFINED;\n// First instruction in a hardware-accelerated memcpy sequence</code></pre>",
      "slug": "cpyp",
      "rel_url": "armv9-a/cpyp/",
      "operands": [],
      "linked_summary": "Memory Copy Prologue",
      "linked_pseudocode": "if !HaveMOPS() then UNDEFINED;\n// First instruction <a href=\"../../x86/in/\">in</a> a hardware-accelerated memcpy sequence"
    },
    {
      "mnemonic": "CPYM",
      "architecture": "ARMv9-A",
      "extension": "MOPS",
      "summary": "Memory Copy Main",
      "syntax": "CPYM [Xd]!, [Xn]!, Xm!",
      "pseudocode": "if !HaveMOPS() then UNDEFINED;\n// Main instruction in a hardware-accelerated memcpy sequence",
      "encoding": {
        "hex_opcode": "19410400",
        "pattern": "00011001010000010000010000000000",
        "visual_parts": [
          {
            "raw": "00011001010000010000010000000000",
            "clean": "00011001010000010000010000000000"
          }
        ],
        "binary_pattern": "00011001010000010000010000000000"
      },
      "pseudocode_html": "<pre><code class=\"language-clike\">if !HaveMOPS() then UNDEFINED;\n// Main instruction in a hardware-accelerated memcpy sequence</code></pre>",
      "slug": "cpym",
      "rel_url": "armv9-a/cpym/",
      "operands": [],
      "linked_summary": "Memory Copy Main",
      "linked_pseudocode": "if !HaveMOPS() then UNDEFINED;\n// Main instruction <a href=\"../../x86/in/\">in</a> a hardware-accelerated memcpy sequence"
    },
    {
      "mnemonic": "CPYE",
      "architecture": "ARMv9-A",
      "extension": "MOPS",
      "summary": "Memory Copy Epilogue",
      "syntax": "CPYE [Xd]!, [Xn]!, Xm!",
      "pseudocode": "if !HaveMOPS() then UNDEFINED;\n// Final instruction in a hardware-accelerated memcpy sequence",
      "encoding": {
        "hex_opcode": "19810400",
        "pattern": "00011001100000010000010000000000",
        "visual_parts": [
          {
            "raw": "00011001100000010000010000000000",
            "clean": "00011001100000010000010000000000"
          }
        ],
        "binary_pattern": "00011001100000010000010000000000"
      },
      "pseudocode_html": "<pre><code class=\"language-clike\">if !HaveMOPS() then UNDEFINED;\n// Final instruction in a hardware-accelerated memcpy sequence</code></pre>",
      "slug": "cpye",
      "rel_url": "armv9-a/cpye/",
      "operands": [],
      "linked_summary": "Memory Copy Epilogue",
      "linked_pseudocode": "if !HaveMOPS() then UNDEFINED;\n// Final instruction <a href=\"../../x86/in/\">in</a> a hardware-accelerated memcpy sequence"
    },
    {
      "mnemonic": "SETP",
      "architecture": "ARMv9-A",
      "extension": "MOPS",
      "summary": "Memory Set Prologue",
      "syntax": "SETP [Xd]!, Xn!, Xm",
      "pseudocode": "if !HaveMOPS() then UNDEFINED;\n// First instruction in a hardware-accelerated memset sequence",
      "encoding": {
        "hex_opcode": "19C10400",
        "pattern": "00011001110000010000010000000000",
        "visual_parts": [
          {
            "raw": "00011001110000010000010000000000",
            "clean": "00011001110000010000010000000000"
          }
        ],
        "binary_pattern": "00011001110000010000010000000000"
      },
      "pseudocode_html": "<pre><code class=\"language-clike\">if !HaveMOPS() then UNDEFINED;\n// First instruction in a hardware-accelerated memset sequence</code></pre>",
      "slug": "setp_2",
      "rel_url": "armv9-a/setp_2/",
      "operands": [],
      "linked_summary": "Memory Set Prologue",
      "linked_pseudocode": "if !HaveMOPS() then UNDEFINED;\n// First instruction <a href=\"../../x86/in/\">in</a> a hardware-accelerated memset sequence"
    },
    {
      "mnemonic": "SETM",
      "architecture": "ARMv9-A",
      "extension": "MOPS",
      "summary": "Memory Set Main",
      "syntax": "SETM [Xd]!, Xn!, Xm",
      "pseudocode": "if !HaveMOPS() then UNDEFINED;\n// Main instruction in a hardware-accelerated memset sequence",
      "encoding": {
        "hex_opcode": "19411400",
        "pattern": "00011001010000010001010000000000",
        "visual_parts": [
          {
            "raw": "00011001010000010001010000000000",
            "clean": "00011001010000010001010000000000"
          }
        ],
        "binary_pattern": "00011001010000010001010000000000"
      },
      "pseudocode_html": "<pre><code class=\"language-clike\">if !HaveMOPS() then UNDEFINED;\n// Main instruction in a hardware-accelerated memset sequence</code></pre>",
      "slug": "setm_2",
      "rel_url": "armv9-a/setm_2/",
      "operands": [],
      "linked_summary": "Memory Set Main",
      "linked_pseudocode": "if !HaveMOPS() then UNDEFINED;\n// Main instruction <a href=\"../../x86/in/\">in</a> a hardware-accelerated memset sequence"
    },
    {
      "mnemonic": "LD64B",
      "architecture": "ARMv9-A",
      "extension": "LS64",
      "summary": "Single-copy Atomic Load (64-byte)",
      "syntax": "LD64B Wd, [Xn]",
      "pseudocode": "if !HaveLS64() then UNDEFINED;\n// Atomic load of a 64-byte block of data to consecutive registers",
      "encoding": {
        "hex_opcode": "19200000",
        "pattern": "00011001001000000000000000000000",
        "visual_parts": [
          {
            "raw": "00011001001000000000000000000000",
            "clean": "00011001001000000000000000000000"
          }
        ],
        "binary_pattern": "00011001001000000000000000000000"
      },
      "pseudocode_html": "<pre><code class=\"language-clike\">if !HaveLS64() then UNDEFINED;\n// Atomic load of a 64-byte block of data to consecutive registers</code></pre>",
      "slug": "ld64b",
      "rel_url": "armv9-a/ld64b/",
      "operands": [],
      "linked_summary": "Single-<a href=\"../../powerisa/copy/\">copy</a> Atomic Load (64-byte)",
      "linked_pseudocode": "if !HaveLS64() then UNDEFINED;\n// Atomic load of a 64-byte block of data to consecutive registers"
    },
    {
      "mnemonic": "ST64B",
      "architecture": "ARMv9-A",
      "extension": "LS64",
      "summary": "Single-copy Atomic Store (64-byte)",
      "syntax": "ST64B Ws, [Xn]",
      "pseudocode": "if !HaveLS64() then UNDEFINED;\n// Atomic store of a 64-byte block of data from consecutive registers",
      "encoding": {
        "hex_opcode": "19A00000",
        "pattern": "00011001101000000000000000000000",
        "visual_parts": [
          {
            "raw": "00011001101000000000000000000000",
            "clean": "00011001101000000000000000000000"
          }
        ],
        "binary_pattern": "00011001101000000000000000000000"
      },
      "pseudocode_html": "<pre><code class=\"language-clike\">if !HaveLS64() then UNDEFINED;\n// Atomic store of a 64-byte block of data from consecutive registers</code></pre>",
      "slug": "st64b",
      "rel_url": "armv9-a/st64b/",
      "operands": [],
      "linked_summary": "Single-<a href=\"../../powerisa/copy/\">copy</a> Atomic Store (64-byte)",
      "linked_pseudocode": "if !HaveLS64() then UNDEFINED;\n// Atomic store of a 64-byte block of data from consecutive registers"
    },
    {
      "mnemonic": "ST64BV",
      "architecture": "ARMv9-A",
      "extension": "LS64",
      "summary": "Atomic Store 64-byte with Status",
      "syntax": "ST64BV Ws, Wd, [Xn]",
      "pseudocode": "if !HaveLS64() then UNDEFINED;\n// Atomic store 64-byte with success/failure status returned in Wd",
      "encoding": {
        "hex_opcode": "19A02000",
        "pattern": "00011001101000000010000000000000",
        "visual_parts": [
          {
            "raw": "00011001101000000010000000000000",
            "clean": "00011001101000000010000000000000"
          }
        ],
        "binary_pattern": "00011001101000000010000000000000"
      },
      "pseudocode_html": "<pre><code class=\"language-clike\">if !HaveLS64() then UNDEFINED;\n// Atomic store 64-byte with success/failure status returned in Wd</code></pre>",
      "slug": "st64bv",
      "rel_url": "armv9-a/st64bv/",
      "operands": [],
      "linked_summary": "Atomic Store 64-byte with Status",
      "linked_pseudocode": "if !HaveLS64() then UNDEFINED;\n// Atomic store 64-byte with success/failure status returned <a href=\"../../x86/in/\">in</a> Wd"
    },
    {
      "mnemonic": "WFIT",
      "architecture": "ARMv9-A",
      "extension": "System",
      "summary": "Wait For Interrupt with Timeout",
      "syntax": "WFIT Xn",
      "pseudocode": "if !HaveFEAT_WFxT() then UNDEFINED;\n// Wait for interrupt or until timeout counter expires",
      "encoding": {
        "hex_opcode": "D5031020",
        "pattern": "11010101000000110001000000100000",
        "visual_parts": [
          {
            "raw": "11010101000000110001000000100000",
            "clean": "11010101000000110001000000100000"
          }
        ],
        "binary_pattern": "11010101000000110001000000100000"
      },
      "pseudocode_html": "<pre><code class=\"language-clike\">if !HaveFEAT_WFxT() then UNDEFINED;\n// Wait for interrupt or until timeout counter expires</code></pre>",
      "slug": "wfit",
      "rel_url": "armv9-a/wfit/",
      "operands": [],
      "linked_summary": "Wait For Interrupt with Timeout",
      "linked_pseudocode": "if !HaveFEAT_WFxT() then UNDEFINED;\n// Wait for interrupt <a href=\"../../powerisa/or/\">or</a> until timeout counter expires"
    },
    {
      "mnemonic": "histcnt",
      "architecture": "ARMv9-A",
      "full_name": "Histogram Count (SVE2)",
      "summary": "Counts matching elements in a vector to build a histogram.",
      "syntax": "HISTCNT &lt;Zd&gt;.&lt;T&gt;, &lt;Pg&gt;/Z, &lt;Zn&gt;.&lt;T&gt;, &lt;Zm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE2 Histogram",
        "binary_pattern": "01000101 | sz | 0 | 1 | 01000 | Zm | Pg | Zn | Zd",
        "hex_opcode": "0x45208000",
        "visual_parts": [
          {
            "raw": "01000101",
            "clean": "01000101"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "01000",
            "clean": "01000"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Zd",
            "clean": "Zd"
          }
        ]
      },
      "operands": [
        {
          "name": "Zd",
          "desc": "Dest (Counts)"
        },
        {
          "name": "Zn",
          "desc": "Input"
        },
        {
          "name": "Zm",
          "desc": "Reference"
        }
      ],
      "extension": "SVE2",
      "slug": "histcnt_1",
      "rel_url": "armv9-a/histcnt_1/",
      "linked_summary": "Counts matching elements <a href=\"../../x86/in/\">in</a> a vector to build a histogram.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "histseg",
      "architecture": "ARMv9-A",
      "full_name": "Histogram Segment (SVE2)",
      "summary": "Counts matching elements in segments of a vector.",
      "syntax": "HISTSEG &lt;Zd&gt;.B, &lt;Zn&gt;.B, &lt;Zm&gt;.B",
      "encoding": {
        "format": "SVE2 Histogram",
        "binary_pattern": "01000101 | 00 | 0 | 0 | 01010 | Zm | Zn | Zd",
        "hex_opcode": "0x4500A000",
        "visual_parts": [
          {
            "raw": "01000101",
            "clean": "01000101"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "01010",
            "clean": "01010"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Zd",
            "clean": "Zd"
          }
        ]
      },
      "operands": [
        {
          "name": "Zd",
          "desc": "Dest"
        },
        {
          "name": "Zn",
          "desc": "Input"
        },
        {
          "name": "Zm",
          "desc": "Reference"
        }
      ],
      "extension": "SVE2",
      "slug": "histseg_1",
      "rel_url": "armv9-a/histseg_1/",
      "linked_summary": "Counts matching elements <a href=\"../../x86/in/\">in</a> segments of a vector.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "match",
      "architecture": "ARMv9-A",
      "full_name": "Detect Matches (SVE2)",
      "summary": "Detects matches between vector elements and sets a predicate (String processing).",
      "syntax": "MATCH &lt;Pd&gt;.&lt;T&gt;, &lt;Pg&gt;/Z, &lt;Zn&gt;.&lt;T&gt;, &lt;Zm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE2 String",
        "binary_pattern": "01000101 | sz | 0 | 1 | 00000 | Zm | Pg | Zn | Pd",
        "hex_opcode": "0x45200000",
        "visual_parts": [
          {
            "raw": "01000101",
            "clean": "01000101"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "00000",
            "clean": "00000"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Pd",
            "clean": "Pd"
          }
        ]
      },
      "operands": [
        {
          "name": "Pd",
          "desc": "Dest Mask"
        },
        {
          "name": "Zn",
          "desc": "Needle"
        },
        {
          "name": "Zm",
          "desc": "Haystack"
        }
      ],
      "extension": "SVE2",
      "slug": "match_1",
      "rel_url": "armv9-a/match_1/",
      "linked_summary": "Detects matches between vector elements <a href=\"../../armv8-a/and_6/\">and</a> <a href=\"../../x86/sets/\">sets</a> a predicate (String processing).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "nmatch",
      "architecture": "ARMv9-A",
      "full_name": "Detect No Matches (SVE2)",
      "summary": "Detects mismatches between vector elements (String processing).",
      "syntax": "NMATCH &lt;Pd&gt;.&lt;T&gt;, &lt;Pg&gt;/Z, &lt;Zn&gt;.&lt;T&gt;, &lt;Zm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE2 String",
        "binary_pattern": "01000101 | sz | 0 | 1 | 00001 | Zm | Pg | Zn | Pd",
        "hex_opcode": "0x45201000",
        "visual_parts": [
          {
            "raw": "01000101",
            "clean": "01000101"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "00001",
            "clean": "00001"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Pd",
            "clean": "Pd"
          }
        ]
      },
      "operands": [
        {
          "name": "Pd",
          "desc": "Dest Mask"
        },
        {
          "name": "Zn",
          "desc": "Needle"
        },
        {
          "name": "Zm",
          "desc": "Haystack"
        }
      ],
      "extension": "SVE2",
      "slug": "nmatch",
      "rel_url": "armv9-a/nmatch/",
      "linked_summary": "Detects mismatches between vector elements (String processing).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "aese",
      "architecture": "ARMv9-A",
      "full_name": "AES Encrypt (SVE2)",
      "summary": "AES single round encryption on SVE vectors.",
      "syntax": "AESE &lt;Zdn&gt;.B, &lt;Zm&gt;.B",
      "encoding": {
        "format": "SVE2 Crypto",
        "binary_pattern": "01000101 | 00 | 0 | 00111 | 00100 | Zm | Zdn",
        "hex_opcode": "0x45072000",
        "visual_parts": [
          {
            "raw": "01000101",
            "clean": "01000101"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "00111",
            "clean": "00111"
          },
          {
            "raw": "00100",
            "clean": "00100"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          }
        ]
      },
      "operands": [
        {
          "name": "Zdn",
          "desc": "State/Key"
        },
        {
          "name": "Zm",
          "desc": "Round Key"
        }
      ],
      "extension": "SVE2 (AES)",
      "slug": "aese_1",
      "rel_url": "armv9-a/aese_1/",
      "linked_summary": "AES single round encryption on SVE vectors.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "aesd",
      "architecture": "ARMv9-A",
      "full_name": "AES Decrypt (SVE2)",
      "summary": "AES single round decryption on SVE vectors.",
      "syntax": "AESD &lt;Zdn&gt;.B, &lt;Zm&gt;.B",
      "encoding": {
        "format": "SVE2 Crypto",
        "binary_pattern": "01000101 | 00 | 0 | 00111 | 00101 | Zm | Zdn",
        "hex_opcode": "0x45072800",
        "visual_parts": [
          {
            "raw": "01000101",
            "clean": "01000101"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "00111",
            "clean": "00111"
          },
          {
            "raw": "00101",
            "clean": "00101"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          }
        ]
      },
      "operands": [
        {
          "name": "Zdn",
          "desc": "State/Key"
        },
        {
          "name": "Zm",
          "desc": "Round Key"
        }
      ],
      "extension": "SVE2 (AES)",
      "slug": "aesd_1",
      "rel_url": "armv9-a/aesd_1/",
      "linked_summary": "AES single round decryption on SVE vectors.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sm4e",
      "architecture": "ARMv9-A",
      "full_name": "SM4 Encrypt (SVE2)",
      "summary": "SM4 block cipher encryption on SVE vectors.",
      "syntax": "SM4E &lt;Zdn&gt;.S, &lt;Zm&gt;.S",
      "encoding": {
        "format": "SVE2 Crypto",
        "binary_pattern": "01000101 | 00 | 0 | 00111 | 00110 | Zm | Zdn",
        "hex_opcode": "0x45073000",
        "visual_parts": [
          {
            "raw": "01000101",
            "clean": "01000101"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "00111",
            "clean": "00111"
          },
          {
            "raw": "00110",
            "clean": "00110"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          }
        ]
      },
      "operands": [
        {
          "name": "Zdn",
          "desc": "Data"
        },
        {
          "name": "Zm",
          "desc": "Key"
        }
      ],
      "extension": "SVE2 (SM4)",
      "slug": "sm4e_1",
      "rel_url": "armv9-a/sm4e_1/",
      "linked_summary": "SM4 block cipher encryption on SVE vectors.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "rax1",
      "architecture": "ARMv9-A",
      "full_name": "Rotate and Exclusive OR (SVE2)",
      "summary": "Rotates source by 1 and XORs (SHA3 acceleration).",
      "syntax": "RAX1 &lt;Zdn&gt;.D, &lt;Zn&gt;.D, &lt;Zm&gt;.D",
      "encoding": {
        "format": "SVE2 Crypto",
        "binary_pattern": "01000101 | 00 | 0 | 01110 | Zm | Zn | Zdn",
        "hex_opcode": "0x450E0000",
        "visual_parts": [
          {
            "raw": "01000101",
            "clean": "01000101"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "01110",
            "clean": "01110"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          }
        ]
      },
      "operands": [
        {
          "name": "Zdn",
          "desc": "Dest"
        },
        {
          "name": "Zn",
          "desc": "Src 1"
        },
        {
          "name": "Zm",
          "desc": "Src 2"
        }
      ],
      "extension": "SVE2 (SHA3)",
      "slug": "rax1_1",
      "rel_url": "armv9-a/rax1_1/",
      "linked_summary": "Rotates source by 1 <a href=\"../../armv8-a/and_6/\">and</a> XORs (SHA3 acceleration).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fadd",
      "architecture": "ARMv9-A",
      "full_name": "Multi-vector Floating-point Add (SME2)",
      "summary": "Adds 2 or 4 FP vectors.",
      "syntax": "FADD { &lt;Zd1&gt;.S-&lt;Zd2&gt;.S }, { &lt;Zn1&gt;.S-&lt;Zn2&gt;.S }, { &lt;Zm1&gt;.S-&lt;Zm2&gt;.S }",
      "encoding": {
        "format": "SME2 Float",
        "binary_pattern": "11000001 | 00 | 1 | Zm | 001 | Zn | 00 | Zd",
        "hex_opcode": "0xC1900000",
        "visual_parts": [
          {
            "raw": "11000001",
            "clean": "11000001"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "001",
            "clean": "001"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "Zd",
            "clean": "Zd"
          }
        ]
      },
      "operands": [
        {
          "name": "Zd",
          "desc": "Dest List"
        },
        {
          "name": "Zn",
          "desc": "Src 1"
        },
        {
          "name": "Zm",
          "desc": "Src 2"
        }
      ],
      "extension": "SME2",
      "slug": "fadd_2",
      "rel_url": "armv9-a/fadd_2/",
      "linked_summary": "Adds 2 <a href=\"../../powerisa/or/\">or</a> 4 FP vectors.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fsub",
      "architecture": "ARMv9-A",
      "full_name": "Multi-vector Floating-point Subtract (SME2)",
      "summary": "Subtracts 2 or 4 FP vectors.",
      "syntax": "FSUB { &lt;Zd1&gt;.S-&lt;Zd2&gt;.S }, { &lt;Zn1&gt;.S-&lt;Zn2&gt;.S }, { &lt;Zm1&gt;.S-&lt;Zm2&gt;.S }",
      "encoding": {
        "format": "SME2 Float",
        "binary_pattern": "11000001 | 00 | 1 | Zm | 001 | Zn | 01 | Zd",
        "hex_opcode": "0xC1904000",
        "visual_parts": [
          {
            "raw": "11000001",
            "clean": "11000001"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "001",
            "clean": "001"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "Zd",
            "clean": "Zd"
          }
        ]
      },
      "operands": [
        {
          "name": "Zd",
          "desc": "Dest List"
        },
        {
          "name": "Zn",
          "desc": "Src 1"
        },
        {
          "name": "Zm",
          "desc": "Src 2"
        }
      ],
      "extension": "SME2",
      "slug": "fsub_2",
      "rel_url": "armv9-a/fsub_2/",
      "linked_summary": "Subtracts 2 <a href=\"../../powerisa/or/\">or</a> 4 FP vectors.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fmax",
      "architecture": "ARMv9-A",
      "full_name": "Multi-vector Floating-point Maximum (SME2)",
      "summary": "Maximum of 2 or 4 FP vectors.",
      "syntax": "FMAX { &lt;Zd1&gt;.S-&lt;Zd2&gt;.S }, { &lt;Zn1&gt;.S-&lt;Zn2&gt;.S }, { &lt;Zm1&gt;.S-&lt;Zm2&gt;.S }",
      "encoding": {
        "format": "SME2 Float",
        "binary_pattern": "11000001 | 00 | 1 | Zm | 011 | Zn | 00 | Zd",
        "hex_opcode": "0xC1B00000",
        "visual_parts": [
          {
            "raw": "11000001",
            "clean": "11000001"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "011",
            "clean": "011"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "Zd",
            "clean": "Zd"
          }
        ]
      },
      "operands": [
        {
          "name": "Zd",
          "desc": "Dest List"
        },
        {
          "name": "Zn",
          "desc": "Src 1"
        },
        {
          "name": "Zm",
          "desc": "Src 2"
        }
      ],
      "extension": "SME2",
      "slug": "fmax_1",
      "rel_url": "armv9-a/fmax_1/",
      "linked_summary": "Maximum of 2 <a href=\"../../powerisa/or/\">or</a> 4 FP vectors.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fmin",
      "architecture": "ARMv9-A",
      "full_name": "Multi-vector Floating-point Minimum (SME2)",
      "summary": "Minimum of 2 or 4 FP vectors.",
      "syntax": "FMIN { &lt;Zd1&gt;.S-&lt;Zd2&gt;.S }, { &lt;Zn1&gt;.S-&lt;Zn2&gt;.S }, { &lt;Zm1&gt;.S-&lt;Zm2&gt;.S }",
      "encoding": {
        "format": "SME2 Float",
        "binary_pattern": "11000001 | 00 | 1 | Zm | 011 | Zn | 01 | Zd",
        "hex_opcode": "0xC1B04000",
        "visual_parts": [
          {
            "raw": "11000001",
            "clean": "11000001"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "011",
            "clean": "011"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "Zd",
            "clean": "Zd"
          }
        ]
      },
      "operands": [
        {
          "name": "Zd",
          "desc": "Dest List"
        },
        {
          "name": "Zn",
          "desc": "Src 1"
        },
        {
          "name": "Zm",
          "desc": "Src 2"
        }
      ],
      "extension": "SME2",
      "slug": "fmin_1",
      "rel_url": "armv9-a/fmin_1/",
      "linked_summary": "Minimum of 2 <a href=\"../../powerisa/or/\">or</a> 4 FP vectors.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fmul",
      "architecture": "ARMv9-A",
      "full_name": "Multi-vector Floating-point Multiply (SME2)",
      "summary": "Multiplies 2 or 4 FP vectors.",
      "syntax": "FMUL { &lt;Zd1&gt;.S-&lt;Zd2&gt;.S }, { &lt;Zn1&gt;.S-&lt;Zn2&gt;.S }, { &lt;Zm1&gt;.S-&lt;Zm2&gt;.S }",
      "encoding": {
        "format": "SME2 Float",
        "binary_pattern": "11000001 | 00 | 1 | Zm | 010 | Zn | 10 | Zd",
        "hex_opcode": "0xC1A08000",
        "visual_parts": [
          {
            "raw": "11000001",
            "clean": "11000001"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "010",
            "clean": "010"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "Zd",
            "clean": "Zd"
          }
        ]
      },
      "operands": [
        {
          "name": "Zd",
          "desc": "Dest List"
        },
        {
          "name": "Zn",
          "desc": "Src 1"
        },
        {
          "name": "Zm",
          "desc": "Src 2"
        }
      ],
      "extension": "SME2",
      "slug": "fmul_2",
      "rel_url": "armv9-a/fmul_2/",
      "linked_summary": "Multiplies 2 <a href=\"../../powerisa/or/\">or</a> 4 FP vectors.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "smax",
      "architecture": "ARMv9-A",
      "full_name": "Multi-vector Signed Maximum (SME2)",
      "summary": "Signed maximum of 2 or 4 vectors.",
      "syntax": "SMAX { &lt;Zd1&gt;.S-&lt;Zd2&gt;.S }, { &lt;Zn1&gt;.S-&lt;Zn2&gt;.S }, { &lt;Zm1&gt;.S-&lt;Zm2&gt;.S }",
      "encoding": {
        "format": "SME2 Int",
        "binary_pattern": "11000001 | 00 | 1 | Zm | 000 | Zn | 10 | Zd",
        "hex_opcode": "0xC1808000",
        "visual_parts": [
          {
            "raw": "11000001",
            "clean": "11000001"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "Zd",
            "clean": "Zd"
          }
        ]
      },
      "operands": [
        {
          "name": "Zd",
          "desc": "Dest List"
        },
        {
          "name": "Zn",
          "desc": "Src 1"
        },
        {
          "name": "Zm",
          "desc": "Src 2"
        }
      ],
      "extension": "SME2",
      "slug": "smax_2",
      "rel_url": "armv9-a/smax_2/",
      "linked_summary": "Signed maximum of 2 <a href=\"../../powerisa/or/\">or</a> 4 vectors.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "smin",
      "architecture": "ARMv9-A",
      "full_name": "Multi-vector Signed Minimum (SME2)",
      "summary": "Signed minimum of 2 or 4 vectors.",
      "syntax": "SMIN { &lt;Zd1&gt;.S-&lt;Zd2&gt;.S }, { &lt;Zn1&gt;.S-&lt;Zn2&gt;.S }, { &lt;Zm1&gt;.S-&lt;Zm2&gt;.S }",
      "encoding": {
        "format": "SME2 Int",
        "binary_pattern": "11000001 | 00 | 1 | Zm | 000 | Zn | 11 | Zd",
        "hex_opcode": "0xC180C000",
        "visual_parts": [
          {
            "raw": "11000001",
            "clean": "11000001"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "Zd",
            "clean": "Zd"
          }
        ]
      },
      "operands": [
        {
          "name": "Zd",
          "desc": "Dest List"
        },
        {
          "name": "Zn",
          "desc": "Src 1"
        },
        {
          "name": "Zm",
          "desc": "Src 2"
        }
      ],
      "extension": "SME2",
      "slug": "smin_2",
      "rel_url": "armv9-a/smin_2/",
      "linked_summary": "Signed minimum of 2 <a href=\"../../powerisa/or/\">or</a> 4 vectors.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "umax",
      "architecture": "ARMv9-A",
      "full_name": "Multi-vector Unsigned Maximum (SME2)",
      "summary": "Unsigned maximum of 2 or 4 vectors.",
      "syntax": "UMAX { &lt;Zd1&gt;.S-&lt;Zd2&gt;.S }, { &lt;Zn1&gt;.S-&lt;Zn2&gt;.S }, { &lt;Zm1&gt;.S-&lt;Zm2&gt;.S }",
      "encoding": {
        "format": "SME2 Int",
        "binary_pattern": "11000001 | 00 | 1 | Zm | 001 | Zn | 10 | Zd",
        "hex_opcode": "0xC1908000",
        "visual_parts": [
          {
            "raw": "11000001",
            "clean": "11000001"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "001",
            "clean": "001"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "Zd",
            "clean": "Zd"
          }
        ]
      },
      "operands": [
        {
          "name": "Zd",
          "desc": "Dest List"
        },
        {
          "name": "Zn",
          "desc": "Src 1"
        },
        {
          "name": "Zm",
          "desc": "Src 2"
        }
      ],
      "extension": "SME2",
      "slug": "umax_2",
      "rel_url": "armv9-a/umax_2/",
      "linked_summary": "Unsigned maximum of 2 <a href=\"../../powerisa/or/\">or</a> 4 vectors.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "umin",
      "architecture": "ARMv9-A",
      "full_name": "Multi-vector Unsigned Minimum (SME2)",
      "summary": "Unsigned minimum of 2 or 4 vectors.",
      "syntax": "UMIN { &lt;Zd1&gt;.S-&lt;Zd2&gt;.S }, { &lt;Zn1&gt;.S-&lt;Zn2&gt;.S }, { &lt;Zm1&gt;.S-&lt;Zm2&gt;.S }",
      "encoding": {
        "format": "SME2 Int",
        "binary_pattern": "11000001 | 00 | 1 | Zm | 001 | Zn | 11 | Zd",
        "hex_opcode": "0xC190C000",
        "visual_parts": [
          {
            "raw": "11000001",
            "clean": "11000001"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "001",
            "clean": "001"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "Zd",
            "clean": "Zd"
          }
        ]
      },
      "operands": [
        {
          "name": "Zd",
          "desc": "Dest List"
        },
        {
          "name": "Zn",
          "desc": "Src 1"
        },
        {
          "name": "Zm",
          "desc": "Src 2"
        }
      ],
      "extension": "SME2",
      "slug": "umin_2",
      "rel_url": "armv9-a/umin_2/",
      "linked_summary": "Unsigned minimum of 2 <a href=\"../../powerisa/or/\">or</a> 4 vectors.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fmopa",
      "architecture": "ARMv9-A",
      "full_name": "Floating-point Outer Product Accumulate (Non-widening)",
      "summary": "Non-widening floating-point outer product (SME2).",
      "syntax": "FMOPA &lt;ZAda&gt;.S, &lt;Zn&gt;.S, &lt;Zm&gt;.S",
      "encoding": {
        "format": "SME2 Matrix",
        "binary_pattern": "10000000 | 10 | 0 | 00000 | Zm | Zn | ZAda",
        "hex_opcode": "0x80800000",
        "visual_parts": [
          {
            "raw": "10000000",
            "clean": "10000000"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "00000",
            "clean": "00000"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "ZAda",
            "clean": "ZAda"
          }
        ]
      },
      "operands": [
        {
          "name": "ZAda",
          "desc": "Tile"
        },
        {
          "name": "Zn",
          "desc": "Col"
        },
        {
          "name": "Zm",
          "desc": "Row"
        }
      ],
      "extension": "SME2",
      "slug": "fmopa",
      "rel_url": "armv9-a/fmopa/",
      "linked_summary": "Non-widening floating-point outer product (SME2).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "smopa",
      "architecture": "ARMv9-A",
      "full_name": "Signed Integer Outer Product Accumulate (Non-widening)",
      "summary": "Non-widening signed integer outer product (SME2).",
      "syntax": "SMOPA &lt;ZAda&gt;.S, &lt;Zn&gt;.S, &lt;Zm&gt;.S",
      "encoding": {
        "format": "SME2 Matrix",
        "binary_pattern": "10100000 | 10 | 0 | 00000 | Zm | Zn | ZAda",
        "hex_opcode": "0xA0800000",
        "visual_parts": [
          {
            "raw": "10100000",
            "clean": "10100000"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "00000",
            "clean": "00000"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "ZAda",
            "clean": "ZAda"
          }
        ]
      },
      "operands": [
        {
          "name": "ZAda",
          "desc": "Tile"
        },
        {
          "name": "Zn",
          "desc": "Col"
        },
        {
          "name": "Zm",
          "desc": "Row"
        }
      ],
      "extension": "SME2",
      "slug": "smopa_1",
      "rel_url": "armv9-a/smopa_1/",
      "linked_summary": "Non-widening signed integer outer product (SME2).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "umopa",
      "architecture": "ARMv9-A",
      "full_name": "Unsigned Integer Outer Product Accumulate (Non-widening)",
      "summary": "Non-widening unsigned integer outer product (SME2).",
      "syntax": "UMOPA &lt;ZAda&gt;.S, &lt;Zn&gt;.S, &lt;Zm&gt;.S",
      "encoding": {
        "format": "SME2 Matrix",
        "binary_pattern": "10100000 | 10 | 0 | 10000 | Zm | Zn | ZAda",
        "hex_opcode": "0xA0900000",
        "visual_parts": [
          {
            "raw": "10100000",
            "clean": "10100000"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "10000",
            "clean": "10000"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "ZAda",
            "clean": "ZAda"
          }
        ]
      },
      "operands": [
        {
          "name": "ZAda",
          "desc": "Tile"
        },
        {
          "name": "Zn",
          "desc": "Col"
        },
        {
          "name": "Zm",
          "desc": "Row"
        }
      ],
      "extension": "SME2",
      "slug": "umopa",
      "rel_url": "armv9-a/umopa/",
      "linked_summary": "Non-widening unsigned integer outer product (SME2).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sumopa",
      "architecture": "ARMv9-A",
      "full_name": "Signed/Unsigned Integer Outer Product Accumulate",
      "summary": "Outer product of Signed x Unsigned integers (SME2).",
      "syntax": "SUMOPA &lt;ZAda&gt;.S, &lt;Zn&gt;.S, &lt;Zm&gt;.S",
      "encoding": {
        "format": "SME2 Matrix",
        "binary_pattern": "10100000 | 10 | 0 | 01000 | Zm | Zn | ZAda",
        "hex_opcode": "0xA0880000",
        "visual_parts": [
          {
            "raw": "10100000",
            "clean": "10100000"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "01000",
            "clean": "01000"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "ZAda",
            "clean": "ZAda"
          }
        ]
      },
      "operands": [
        {
          "name": "ZAda",
          "desc": "Tile"
        },
        {
          "name": "Zn",
          "desc": "Signed"
        },
        {
          "name": "Zm",
          "desc": "Unsigned"
        }
      ],
      "extension": "SME2",
      "slug": "sumopa_1",
      "rel_url": "armv9-a/sumopa_1/",
      "linked_summary": "Outer product of Signed x Unsigned integers (SME2).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "usmopa",
      "architecture": "ARMv9-A",
      "full_name": "Unsigned/Signed Integer Outer Product Accumulate",
      "summary": "Outer product of Unsigned x Signed integers (SME2).",
      "syntax": "USMOPA &lt;ZAda&gt;.S, &lt;Zn&gt;.S, &lt;Zm&gt;.S",
      "encoding": {
        "format": "SME2 Matrix",
        "binary_pattern": "10100000 | 10 | 0 | 11000 | Zm | Zn | ZAda",
        "hex_opcode": "0xA0980000",
        "visual_parts": [
          {
            "raw": "10100000",
            "clean": "10100000"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "11000",
            "clean": "11000"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "ZAda",
            "clean": "ZAda"
          }
        ]
      },
      "operands": [
        {
          "name": "ZAda",
          "desc": "Tile"
        },
        {
          "name": "Zn",
          "desc": "Unsigned"
        },
        {
          "name": "Zm",
          "desc": "Signed"
        }
      ],
      "extension": "SME2",
      "slug": "usmopa",
      "rel_url": "armv9-a/usmopa/",
      "linked_summary": "Outer product of Unsigned x Signed integers (SME2).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sqdmulh",
      "architecture": "ARMv9-A",
      "full_name": "Multi-vector Signed Saturating Doubling Multiply High",
      "summary": "Saturating doubling multiply high on 2 or 4 vectors.",
      "syntax": "SQDMULH { &lt;Zd1&gt;.S-&lt;Zd2&gt;.S }, { &lt;Zn1&gt;.S-&lt;Zn2&gt;.S }, { &lt;Zm1&gt;.S-&lt;Zm2&gt;.S }",
      "encoding": {
        "format": "SME2 Int",
        "binary_pattern": "11000001 | 00 | 1 | Zm | 010 | Zn | 00 | Zd",
        "hex_opcode": "0xC1A00000",
        "visual_parts": [
          {
            "raw": "11000001",
            "clean": "11000001"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "010",
            "clean": "010"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "Zd",
            "clean": "Zd"
          }
        ]
      },
      "operands": [
        {
          "name": "Zd",
          "desc": "Dest"
        },
        {
          "name": "Zn",
          "desc": "Src 1"
        },
        {
          "name": "Zm",
          "desc": "Src 2"
        }
      ],
      "extension": "SME2",
      "slug": "sqdmulh_1",
      "rel_url": "armv9-a/sqdmulh_1/",
      "linked_summary": "Saturating doubling multiply high on 2 <a href=\"../../powerisa/or/\">or</a> 4 vectors.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "xar",
      "architecture": "ARMv9-A",
      "full_name": "Exclusive OR and Rotate (SVE2)",
      "summary": "XORs two vectors then rotates the result.",
      "syntax": "XAR &lt;Zdn&gt;.&lt;T&gt;, &lt;Zdn&gt;.&lt;T&gt;, &lt;Zm&gt;.&lt;T&gt;, #&lt;imm&gt;",
      "encoding": {
        "format": "SVE2 Bitwise",
        "binary_pattern": "00000100 | sz | 1 | tsz | imm3 | Zm | Zdn",
        "hex_opcode": "0x04800000",
        "visual_parts": [
          {
            "raw": "00000100",
            "clean": "00000100"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "tsz",
            "clean": "tsz"
          },
          {
            "raw": "imm3",
            "clean": "imm3"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          }
        ]
      },
      "operands": [
        {
          "name": "Zdn",
          "desc": "Dest/Src1"
        },
        {
          "name": "Zm",
          "desc": "Src2"
        },
        {
          "name": "imm",
          "desc": "Rotate"
        }
      ],
      "extension": "SVE2",
      "slug": "xar_1",
      "rel_url": "armv9-a/xar_1/",
      "linked_summary": "XORs two vectors then rotates the result.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "bcax",
      "architecture": "ARMv9-A",
      "full_name": "Bitwise Clear and Exclusive OR (SVE2)",
      "summary": "Calculates (Zn AND NOT Zm) XOR Zk.",
      "syntax": "BCAX &lt;Zdn&gt;.D, &lt;Zdn&gt;.D, &lt;Zm&gt;.D, &lt;Zk&gt;.D",
      "encoding": {
        "format": "SVE2 Bitwise",
        "binary_pattern": "00000100 | 00 | 1 | 00000 | Zm | Zk | Zdn",
        "hex_opcode": "0x04200000",
        "visual_parts": [
          {
            "raw": "00000100",
            "clean": "00000100"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "00000",
            "clean": "00000"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zk",
            "clean": "Zk"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          }
        ]
      },
      "operands": [
        {
          "name": "Zdn",
          "desc": "Dest"
        },
        {
          "name": "Zm",
          "desc": "Src 2"
        },
        {
          "name": "Zk",
          "desc": "Src 3"
        }
      ],
      "extension": "SVE2",
      "slug": "bcax",
      "rel_url": "armv9-a/bcax/",
      "linked_summary": "Calculates (Zn <a href=\"../../armv9-a/and_1/\">AND</a> <a href=\"../../armv9-a/not/\">NOT</a> Zm) <a href=\"../../risc-v/xor/\">XOR</a> Zk.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "bsl",
      "architecture": "ARMv9-A",
      "full_name": "Bitwise Select (SVE2)",
      "summary": "Bitwise select using (Zdn AND Zm) OR (NOT Zdn AND Zk).",
      "syntax": "BSL &lt;Zdn&gt;.D, &lt;Zdn&gt;.D, &lt;Zm&gt;.D, &lt;Zk&gt;.D",
      "encoding": {
        "format": "SVE2 Bitwise",
        "binary_pattern": "00000100 | 00 | 1 | 00001 | Zm | Zk | Zdn",
        "hex_opcode": "0x04200400",
        "visual_parts": [
          {
            "raw": "00000100",
            "clean": "00000100"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "00001",
            "clean": "00001"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zk",
            "clean": "Zk"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          }
        ]
      },
      "operands": [
        {
          "name": "Zdn",
          "desc": "Dest/Mask"
        },
        {
          "name": "Zm",
          "desc": "True"
        },
        {
          "name": "Zk",
          "desc": "False"
        }
      ],
      "extension": "SVE2",
      "slug": "bsl",
      "rel_url": "armv9-a/bsl/",
      "linked_summary": "Bitwise select using (Zdn <a href=\"../../armv9-a/and_1/\">AND</a> Zm) <a href=\"../../risc-v/or/\">OR</a> (<a href=\"../../armv9-a/not/\">NOT</a> Zdn <a href=\"../../armv9-a/and_1/\">AND</a> Zk).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "bsl1n",
      "architecture": "ARMv9-A",
      "full_name": "Bitwise Select 1 NOT (SVE2)",
      "summary": "Bitwise select with first operand inverted.",
      "syntax": "BSL1N &lt;Zdn&gt;.D, &lt;Zdn&gt;.D, &lt;Zm&gt;.D, &lt;Zk&gt;.D",
      "encoding": {
        "format": "SVE2 Bitwise",
        "binary_pattern": "00000100 | 00 | 1 | 00010 | Zm | Zk | Zdn",
        "hex_opcode": "0x04200800",
        "visual_parts": [
          {
            "raw": "00000100",
            "clean": "00000100"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "00010",
            "clean": "00010"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zk",
            "clean": "Zk"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          }
        ]
      },
      "operands": [
        {
          "name": "Zdn",
          "desc": "Dest"
        },
        {
          "name": "Zm",
          "desc": "Src 2"
        },
        {
          "name": "Zk",
          "desc": "Src 3"
        }
      ],
      "extension": "SVE2",
      "slug": "bsl1n",
      "rel_url": "armv9-a/bsl1n/",
      "linked_summary": "Bitwise select with first operand inverted.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "bsl2n",
      "architecture": "ARMv9-A",
      "full_name": "Bitwise Select 2 NOT (SVE2)",
      "summary": "Bitwise select with second operand inverted.",
      "syntax": "BSL2N &lt;Zdn&gt;.D, &lt;Zdn&gt;.D, &lt;Zm&gt;.D, &lt;Zk&gt;.D",
      "encoding": {
        "format": "SVE2 Bitwise",
        "binary_pattern": "00000100 | 00 | 1 | 00011 | Zm | Zk | Zdn",
        "hex_opcode": "0x04200C00",
        "visual_parts": [
          {
            "raw": "00000100",
            "clean": "00000100"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "00011",
            "clean": "00011"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zk",
            "clean": "Zk"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          }
        ]
      },
      "operands": [
        {
          "name": "Zdn",
          "desc": "Dest"
        },
        {
          "name": "Zm",
          "desc": "Src 2"
        },
        {
          "name": "Zk",
          "desc": "Src 3"
        }
      ],
      "extension": "SVE2",
      "slug": "bsl2n",
      "rel_url": "armv9-a/bsl2n/",
      "linked_summary": "Bitwise select with second operand inverted.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "eor3",
      "architecture": "ARMv9-A",
      "full_name": "Bitwise Exclusive OR (3-way) (SVE2)",
      "summary": "Exclusive OR of three vectors.",
      "syntax": "EOR3 &lt;Zdn&gt;.D, &lt;Zdn&gt;.D, &lt;Zm&gt;.D, &lt;Zk&gt;.D",
      "encoding": {
        "format": "SVE2 Bitwise",
        "binary_pattern": "00000100 | 00 | 1 | 00100 | Zm | Zk | Zdn",
        "hex_opcode": "0x04201000",
        "visual_parts": [
          {
            "raw": "00000100",
            "clean": "00000100"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "00100",
            "clean": "00100"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zk",
            "clean": "Zk"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          }
        ]
      },
      "operands": [
        {
          "name": "Zdn",
          "desc": "Dest"
        },
        {
          "name": "Zm",
          "desc": "Src 2"
        },
        {
          "name": "Zk",
          "desc": "Src 3"
        }
      ],
      "extension": "SVE2",
      "slug": "eor3",
      "rel_url": "armv9-a/eor3/",
      "linked_summary": "Exclusive <a href=\"../../risc-v/or/\">OR</a> of three vectors.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "nbsl",
      "architecture": "ARMv9-A",
      "full_name": "NOT Bitwise Select (SVE2)",
      "summary": "Inverted result of bitwise select.",
      "syntax": "NBSL &lt;Zdn&gt;.D, &lt;Zdn&gt;.D, &lt;Zm&gt;.D, &lt;Zk&gt;.D",
      "encoding": {
        "format": "SVE2 Bitwise",
        "binary_pattern": "00000100 | 00 | 1 | 00101 | Zm | Zk | Zdn",
        "hex_opcode": "0x04201400",
        "visual_parts": [
          {
            "raw": "00000100",
            "clean": "00000100"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "00101",
            "clean": "00101"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zk",
            "clean": "Zk"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          }
        ]
      },
      "operands": [
        {
          "name": "Zdn",
          "desc": "Dest"
        },
        {
          "name": "Zm",
          "desc": "Src 2"
        },
        {
          "name": "Zk",
          "desc": "Src 3"
        }
      ],
      "extension": "SVE2",
      "slug": "nbsl",
      "rel_url": "armv9-a/nbsl/",
      "linked_summary": "Inverted result of bitwise select.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "addhnb",
      "architecture": "ARMv9-A",
      "full_name": "Add High Narrow (Bottom) (SVE2)",
      "summary": "Adds wide elements, narrows, and stores in bottom half.",
      "syntax": "ADDHNB &lt;Zd&gt;.B, &lt;Zn&gt;.H, &lt;Zm&gt;.H",
      "encoding": {
        "format": "SVE2 Math",
        "binary_pattern": "01000101 | 00 | 0 | 0 | 00000 | Zm | Zn | Zd",
        "hex_opcode": "0x45000000",
        "visual_parts": [
          {
            "raw": "01000101",
            "clean": "01000101"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "00000",
            "clean": "00000"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Zd",
            "clean": "Zd"
          }
        ]
      },
      "operands": [
        {
          "name": "Zd",
          "desc": "Dest"
        },
        {
          "name": "Zn",
          "desc": "Src 1"
        },
        {
          "name": "Zm",
          "desc": "Src 2"
        }
      ],
      "extension": "SVE2",
      "slug": "addhnb",
      "rel_url": "armv9-a/addhnb/",
      "linked_summary": "Adds wide elements, narrows, <a href=\"../../armv8-a/and_6/\">and</a> stores <a href=\"../../x86/in/\">in</a> bottom half.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "addhnt",
      "architecture": "ARMv9-A",
      "full_name": "Add High Narrow (Top) (SVE2)",
      "summary": "Adds wide elements, narrows, and stores in top half.",
      "syntax": "ADDHNT &lt;Zd&gt;.B, &lt;Zn&gt;.H, &lt;Zm&gt;.H",
      "encoding": {
        "format": "SVE2 Math",
        "binary_pattern": "01000101 | 00 | 0 | 0 | 00001 | Zm | Zn | Zd",
        "hex_opcode": "0x45000400",
        "visual_parts": [
          {
            "raw": "01000101",
            "clean": "01000101"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "00001",
            "clean": "00001"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Zd",
            "clean": "Zd"
          }
        ]
      },
      "operands": [
        {
          "name": "Zd",
          "desc": "Dest"
        },
        {
          "name": "Zn",
          "desc": "Src 1"
        },
        {
          "name": "Zm",
          "desc": "Src 2"
        }
      ],
      "extension": "SVE2",
      "slug": "addhnt",
      "rel_url": "armv9-a/addhnt/",
      "linked_summary": "Adds wide elements, narrows, <a href=\"../../armv8-a/and_6/\">and</a> stores <a href=\"../../x86/in/\">in</a> top half.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "subhnb",
      "architecture": "ARMv9-A",
      "full_name": "Subtract High Narrow (Bottom) (SVE2)",
      "summary": "Subtracts wide elements, narrows, and stores in bottom half.",
      "syntax": "SUBHNB &lt;Zd&gt;.B, &lt;Zn&gt;.H, &lt;Zm&gt;.H",
      "encoding": {
        "format": "SVE2 Math",
        "binary_pattern": "01000101 | 00 | 0 | 0 | 00010 | Zm | Zn | Zd",
        "hex_opcode": "0x45000800",
        "visual_parts": [
          {
            "raw": "01000101",
            "clean": "01000101"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "00010",
            "clean": "00010"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Zd",
            "clean": "Zd"
          }
        ]
      },
      "operands": [
        {
          "name": "Zd",
          "desc": "Dest"
        },
        {
          "name": "Zn",
          "desc": "Src 1"
        },
        {
          "name": "Zm",
          "desc": "Src 2"
        }
      ],
      "extension": "SVE2",
      "slug": "subhnb",
      "rel_url": "armv9-a/subhnb/",
      "linked_summary": "Subtracts wide elements, narrows, <a href=\"../../armv8-a/and_6/\">and</a> stores <a href=\"../../x86/in/\">in</a> bottom half.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "subhnt",
      "architecture": "ARMv9-A",
      "full_name": "Subtract High Narrow (Top) (SVE2)",
      "summary": "Subtracts wide elements, narrows, and stores in top half.",
      "syntax": "SUBHNT &lt;Zd&gt;.B, &lt;Zn&gt;.H, &lt;Zm&gt;.H",
      "encoding": {
        "format": "SVE2 Math",
        "binary_pattern": "01000101 | 00 | 0 | 0 | 00011 | Zm | Zn | Zd",
        "hex_opcode": "0x45000C00",
        "visual_parts": [
          {
            "raw": "01000101",
            "clean": "01000101"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "00011",
            "clean": "00011"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Zd",
            "clean": "Zd"
          }
        ]
      },
      "operands": [
        {
          "name": "Zd",
          "desc": "Dest"
        },
        {
          "name": "Zn",
          "desc": "Src 1"
        },
        {
          "name": "Zm",
          "desc": "Src 2"
        }
      ],
      "extension": "SVE2",
      "slug": "subhnt",
      "rel_url": "armv9-a/subhnt/",
      "linked_summary": "Subtracts wide elements, narrows, <a href=\"../../armv8-a/and_6/\">and</a> stores <a href=\"../../x86/in/\">in</a> top half.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "mullb",
      "architecture": "ARMv9-A",
      "full_name": "Multiply Long (Bottom) (SVE2)",
      "summary": "Multiplies bottom elements of vectors, producing wide result.",
      "syntax": "MULLB &lt;Zd&gt;.H, &lt;Zn&gt;.B, &lt;Zm&gt;.B",
      "encoding": {
        "format": "SVE2 Math",
        "binary_pattern": "01000101 | 00 | 0 | 0 | 01100 | Zm | Zn | Zd",
        "hex_opcode": "0x45003000",
        "visual_parts": [
          {
            "raw": "01000101",
            "clean": "01000101"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "01100",
            "clean": "01100"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Zd",
            "clean": "Zd"
          }
        ]
      },
      "operands": [
        {
          "name": "Zd",
          "desc": "Dest"
        },
        {
          "name": "Zn",
          "desc": "Src 1"
        },
        {
          "name": "Zm",
          "desc": "Src 2"
        }
      ],
      "extension": "SVE2",
      "slug": "mullb",
      "rel_url": "armv9-a/mullb/",
      "linked_summary": "Multiplies bottom elements of vectors, producing wide result.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "mullt",
      "architecture": "ARMv9-A",
      "full_name": "Multiply Long (Top) (SVE2)",
      "summary": "Multiplies top elements of vectors, producing wide result.",
      "syntax": "MULLT &lt;Zd&gt;.H, &lt;Zn&gt;.B, &lt;Zm&gt;.B",
      "encoding": {
        "format": "SVE2 Math",
        "binary_pattern": "01000101 | 00 | 0 | 0 | 01101 | Zm | Zn | Zd",
        "hex_opcode": "0x45003400",
        "visual_parts": [
          {
            "raw": "01000101",
            "clean": "01000101"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "01101",
            "clean": "01101"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Zd",
            "clean": "Zd"
          }
        ]
      },
      "operands": [
        {
          "name": "Zd",
          "desc": "Dest"
        },
        {
          "name": "Zn",
          "desc": "Src 1"
        },
        {
          "name": "Zm",
          "desc": "Src 2"
        }
      ],
      "extension": "SVE2",
      "slug": "mullt",
      "rel_url": "armv9-a/mullt/",
      "linked_summary": "Multiplies top elements of vectors, producing wide result.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sqdmlalbt",
      "architecture": "ARMv9-A",
      "full_name": "Signed Saturating Doubling Multiply Add Long (Bot x Top) (SVE2)",
      "summary": "Complex integer multiply-accumulate.",
      "syntax": "SQDMLALBT &lt;Zd&gt;.H, &lt;Zn&gt;.B, &lt;Zm&gt;.B",
      "encoding": {
        "format": "SVE2 Math",
        "binary_pattern": "01000100 | 00 | 0 | 0 | 00001 | Zm | Zn | Zd",
        "hex_opcode": "0x44000400",
        "visual_parts": [
          {
            "raw": "01000100",
            "clean": "01000100"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "00001",
            "clean": "00001"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Zd",
            "clean": "Zd"
          }
        ]
      },
      "operands": [
        {
          "name": "Zd",
          "desc": "Dest"
        },
        {
          "name": "Zn",
          "desc": "Src 1"
        },
        {
          "name": "Zm",
          "desc": "Src 2"
        }
      ],
      "extension": "SVE2",
      "slug": "sqdmlalbt",
      "rel_url": "armv9-a/sqdmlalbt/",
      "linked_summary": "Complex integer multiply-accumulate.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sqdmlaltb",
      "architecture": "ARMv9-A",
      "full_name": "Signed Saturating Doubling Multiply Add Long (Top x Bot) (SVE2)",
      "summary": "Complex integer multiply-accumulate.",
      "syntax": "SQDMLALTB &lt;Zd&gt;.H, &lt;Zn&gt;.B, &lt;Zm&gt;.B",
      "encoding": {
        "format": "SVE2 Math",
        "binary_pattern": "01000100 | 00 | 0 | 0 | 00010 | Zm | Zn | Zd",
        "hex_opcode": "0x44000800",
        "visual_parts": [
          {
            "raw": "01000100",
            "clean": "01000100"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "00010",
            "clean": "00010"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Zd",
            "clean": "Zd"
          }
        ]
      },
      "operands": [
        {
          "name": "Zd",
          "desc": "Dest"
        },
        {
          "name": "Zn",
          "desc": "Src 1"
        },
        {
          "name": "Zm",
          "desc": "Src 2"
        }
      ],
      "extension": "SVE2",
      "slug": "sqdmlaltb",
      "rel_url": "armv9-a/sqdmlaltb/",
      "linked_summary": "Complex integer multiply-accumulate.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "pmul",
      "architecture": "ARMv9-A",
      "full_name": "Polynomial Multiply (SVE2)",
      "summary": "Performs polynomial multiplication (GF(2) arithmetic).",
      "syntax": "PMUL &lt;Zdn&gt;.B, &lt;Zdn&gt;.B, &lt;Zm&gt;.B",
      "encoding": {
        "format": "SVE2 Crypto",
        "binary_pattern": "00000100 | 00 | 1 | 01101 | Zm | Zdn | Zdn",
        "hex_opcode": "0x042D0000",
        "visual_parts": [
          {
            "raw": "00000100",
            "clean": "00000100"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "01101",
            "clean": "01101"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          }
        ]
      },
      "operands": [
        {
          "name": "Zdn",
          "desc": "Dest/Src1"
        },
        {
          "name": "Zm",
          "desc": "Src 2"
        }
      ],
      "extension": "SVE2",
      "slug": "pmul",
      "rel_url": "armv9-a/pmul/",
      "linked_summary": "Performs polynomial multiplication (GF(2) arithmetic).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "whilerw",
      "architecture": "ARMv9-A",
      "full_name": "While Read/Write (SVE2)",
      "summary": "Generates a predicate for concurrent read/write loop iterations.",
      "syntax": "WHILERW &lt;Pd&gt;.&lt;T&gt;, &lt;Xn&gt;, &lt;Xm&gt;",
      "encoding": {
        "format": "SVE2 Predicate",
        "binary_pattern": "00100101 | 00 | 1 | 00011 | 0 | Xm | Xn | Pd",
        "hex_opcode": "0x25230000",
        "visual_parts": [
          {
            "raw": "00100101",
            "clean": "00100101"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "00011",
            "clean": "00011"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Xm",
            "clean": "Xm"
          },
          {
            "raw": "Xn",
            "clean": "Xn"
          },
          {
            "raw": "Pd",
            "clean": "Pd"
          }
        ]
      },
      "operands": [
        {
          "name": "Pd",
          "desc": "Predicate"
        },
        {
          "name": "Xn",
          "desc": "Start"
        },
        {
          "name": "Xm",
          "desc": "End"
        }
      ],
      "extension": "SVE2",
      "slug": "whilerw",
      "rel_url": "armv9-a/whilerw/",
      "linked_summary": "Generates a predicate for concurrent read/write <a href=\"../../x86/loop_1/\">loop</a> iterations.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "whilewr",
      "architecture": "ARMv9-A",
      "full_name": "While Write/Read (SVE2)",
      "summary": "Generates a predicate for concurrent write/read loop iterations.",
      "syntax": "WHILEWR &lt;Pd&gt;.&lt;T&gt;, &lt;Xn&gt;, &lt;Xm&gt;",
      "encoding": {
        "format": "SVE2 Predicate",
        "binary_pattern": "00100101 | 00 | 1 | 00011 | 1 | Xm | Xn | Pd",
        "hex_opcode": "0x25238000",
        "visual_parts": [
          {
            "raw": "00100101",
            "clean": "00100101"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "00011",
            "clean": "00011"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Xm",
            "clean": "Xm"
          },
          {
            "raw": "Xn",
            "clean": "Xn"
          },
          {
            "raw": "Pd",
            "clean": "Pd"
          }
        ]
      },
      "operands": [
        {
          "name": "Pd",
          "desc": "Predicate"
        },
        {
          "name": "Xn",
          "desc": "Start"
        },
        {
          "name": "Xm",
          "desc": "End"
        }
      ],
      "extension": "SVE2",
      "slug": "whilewr_1",
      "rel_url": "armv9-a/whilewr_1/",
      "linked_summary": "Generates a predicate for concurrent write/read <a href=\"../../x86/loop_1/\">loop</a> iterations.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "adclb",
      "architecture": "ARMv9-A",
      "full_name": "Add with Carry Long (Bottom) (SVE2)",
      "summary": "Adds bottom halves with carry.",
      "syntax": "ADCLB &lt;Zd&gt;.S, &lt;Zn&gt;.S, &lt;Zm&gt;.S",
      "encoding": {
        "format": "SVE2 Math",
        "binary_pattern": "01000101 | 00 | 0 | 0 | 00100 | Zm | Zn | Zd",
        "hex_opcode": "0x45001000",
        "visual_parts": [
          {
            "raw": "01000101",
            "clean": "01000101"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "00100",
            "clean": "00100"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Zd",
            "clean": "Zd"
          }
        ]
      },
      "operands": [
        {
          "name": "Zd",
          "desc": "Dest"
        },
        {
          "name": "Zn",
          "desc": "Src1"
        },
        {
          "name": "Zm",
          "desc": "Src2"
        }
      ],
      "extension": "SVE2",
      "slug": "adclb",
      "rel_url": "armv9-a/adclb/",
      "linked_summary": "Adds bottom halves with carry.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "adclt",
      "architecture": "ARMv9-A",
      "full_name": "Add with Carry Long (Top) (SVE2)",
      "summary": "Adds top halves with carry.",
      "syntax": "ADCLT &lt;Zd&gt;.S, &lt;Zn&gt;.S, &lt;Zm&gt;.S",
      "encoding": {
        "format": "SVE2 Math",
        "binary_pattern": "01000101 | 00 | 0 | 0 | 00101 | Zm | Zn | Zd",
        "hex_opcode": "0x45001400",
        "visual_parts": [
          {
            "raw": "01000101",
            "clean": "01000101"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "00101",
            "clean": "00101"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Zd",
            "clean": "Zd"
          }
        ]
      },
      "operands": [
        {
          "name": "Zd",
          "desc": "Dest"
        },
        {
          "name": "Zn",
          "desc": "Src1"
        },
        {
          "name": "Zm",
          "desc": "Src2"
        }
      ],
      "extension": "SVE2",
      "slug": "adclt",
      "rel_url": "armv9-a/adclt/",
      "linked_summary": "Adds top halves with carry.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "histcnt",
      "architecture": "ARMv9-A",
      "full_name": "SVE Histogram Count",
      "summary": "Counts active elements that match specific bit patterns (Histogram acceleration).",
      "syntax": "HISTCNT &lt;Zd&gt;.&lt;T&gt;, &lt;Pg&gt;/Z, &lt;Zn&gt;.&lt;T&gt;, &lt;Zm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE2 Histogram",
        "binary_pattern": "01000101 | sz | 1 | 00101 | Pg | Zm | Zn | Zd",
        "hex_opcode": "0x45A00000",
        "visual_parts": [
          {
            "raw": "01000101",
            "clean": "01000101"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "00101",
            "clean": "00101"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Zd",
            "clean": "Zd"
          }
        ]
      },
      "operands": [
        {
          "name": "Zd",
          "desc": "Dest (Counts)"
        },
        {
          "name": "Pg",
          "desc": "Mask"
        },
        {
          "name": "Zn",
          "desc": "Input"
        },
        {
          "name": "Zm",
          "desc": "Reference"
        }
      ],
      "extension": "SVE2",
      "slug": "histcnt_2",
      "rel_url": "armv9-a/histcnt_2/",
      "linked_summary": "Counts active elements that <a href=\"../../armv9-a/match_2/\">match</a> specific <a href=\"../../armv8-a/bit/\">bit</a> patterns (Histogram acceleration).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "match",
      "architecture": "ARMv9-A",
      "full_name": "SVE Match",
      "summary": "Detects if elements in Zn match any element in Zm (String matching).",
      "syntax": "MATCH &lt;Pd&gt;.&lt;T&gt;, &lt;Pg&gt;/Z, &lt;Zn&gt;.&lt;T&gt;, &lt;Zm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE2 Match",
        "binary_pattern": "01000101 | sz | 1 | 00000 | Pg | Zm | Zn | Pd",
        "hex_opcode": "0x45800000",
        "visual_parts": [
          {
            "raw": "01000101",
            "clean": "01000101"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "00000",
            "clean": "00000"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Pd",
            "clean": "Pd"
          }
        ]
      },
      "operands": [
        {
          "name": "Pd",
          "desc": "Predicate Dest"
        },
        {
          "name": "Pg",
          "desc": "Mask"
        },
        {
          "name": "Zn",
          "desc": "Haystack"
        },
        {
          "name": "Zm",
          "desc": "Needle"
        }
      ],
      "extension": "SVE2",
      "slug": "match_2",
      "rel_url": "armv9-a/match_2/",
      "linked_summary": "Detects if elements <a href=\"../../x86/in/\">in</a> Zn <a href=\"../../armv9-a/match_2/\">match</a> any element <a href=\"../../x86/in/\">in</a> Zm (String matching).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "nmatch",
      "architecture": "ARMv9-A",
      "full_name": "SVE No Match",
      "summary": "Detects if elements in Zn match *none* of the elements in Zm.",
      "syntax": "NMATCH &lt;Pd&gt;.&lt;T&gt;, &lt;Pg&gt;/Z, &lt;Zn&gt;.&lt;T&gt;, &lt;Zm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE2 Match",
        "binary_pattern": "01000101 | sz | 1 | 00001 | Pg | Zm | Zn | Pd",
        "hex_opcode": "0x45801000",
        "visual_parts": [
          {
            "raw": "01000101",
            "clean": "01000101"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "00001",
            "clean": "00001"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Pd",
            "clean": "Pd"
          }
        ]
      },
      "operands": [
        {
          "name": "Pd",
          "desc": "Predicate Dest"
        },
        {
          "name": "Pg",
          "desc": "Mask"
        },
        {
          "name": "Zn",
          "desc": "Haystack"
        },
        {
          "name": "Zm",
          "desc": "Needle"
        }
      ],
      "extension": "SVE2",
      "slug": "nmatch_1",
      "rel_url": "armv9-a/nmatch_1/",
      "linked_summary": "Detects if elements <a href=\"../../x86/in/\">in</a> Zn <a href=\"../../armv9-a/match_2/\">match</a> *none* of the elements <a href=\"../../x86/in/\">in</a> Zm.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "bdep",
      "architecture": "ARMv9-A",
      "full_name": "SVE Bit Deposit",
      "summary": "Scatters bits from LSBs of source to positions specified by mask.",
      "syntax": "BDEP &lt;Zdn&gt;.&lt;T&gt;, &lt;Zdn&gt;.&lt;T&gt;, &lt;Zm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE2 Bitwise",
        "binary_pattern": "01000101 | sz | 0 | 01100 | 01 | Zm | Zdn | Zdn",
        "hex_opcode": "0x450C4000",
        "visual_parts": [
          {
            "raw": "01000101",
            "clean": "01000101"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "01100",
            "clean": "01100"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          }
        ]
      },
      "operands": [
        {
          "name": "Zdn",
          "desc": "Dest/Src"
        },
        {
          "name": "Zm",
          "desc": "Mask"
        }
      ],
      "extension": "SVE2",
      "slug": "bdep",
      "rel_url": "armv9-a/bdep/",
      "linked_summary": "Scatters bits from LSBs of source to positions specified by mask.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "bext",
      "architecture": "ARMv9-A",
      "full_name": "SVE Bit Extract",
      "summary": "Gathers bits from source based on mask positions to LSBs.",
      "syntax": "BEXT &lt;Zdn&gt;.&lt;T&gt;, &lt;Zdn&gt;.&lt;T&gt;, &lt;Zm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE2 Bitwise",
        "binary_pattern": "01000101 | sz | 0 | 01101 | 01 | Zm | Zdn | Zdn",
        "hex_opcode": "0x450D4000",
        "visual_parts": [
          {
            "raw": "01000101",
            "clean": "01000101"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "01101",
            "clean": "01101"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          }
        ]
      },
      "operands": [
        {
          "name": "Zdn",
          "desc": "Dest/Src"
        },
        {
          "name": "Zm",
          "desc": "Mask"
        }
      ],
      "extension": "SVE2",
      "slug": "bext",
      "rel_url": "armv9-a/bext/",
      "linked_summary": "Gathers bits from source based on mask positions to LSBs.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "bgrp",
      "architecture": "ARMv9-A",
      "full_name": "SVE Bit Group",
      "summary": "Groups bits from source based on mask (0s to left, 1s to right).",
      "syntax": "BGRP &lt;Zdn&gt;.&lt;T&gt;, &lt;Zdn&gt;.&lt;T&gt;, &lt;Zm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE2 Bitwise",
        "binary_pattern": "01000101 | sz | 0 | 01110 | 01 | Zm | Zdn | Zdn",
        "hex_opcode": "0x450E4000",
        "visual_parts": [
          {
            "raw": "01000101",
            "clean": "01000101"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "01110",
            "clean": "01110"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          }
        ]
      },
      "operands": [
        {
          "name": "Zdn",
          "desc": "Dest/Src"
        },
        {
          "name": "Zm",
          "desc": "Mask"
        }
      ],
      "extension": "SVE2",
      "slug": "bgrp",
      "rel_url": "armv9-a/bgrp/",
      "linked_summary": "Groups bits from source based on mask (0s to left, 1s to right).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "xar",
      "architecture": "ARMv9-A",
      "full_name": "SVE Exclusive OR and Rotate",
      "summary": "Performs XOR followed by a right rotation (used in SHA-3/SM3).",
      "syntax": "XAR &lt;Zdn&gt;.&lt;T&gt;, &lt;Zdn&gt;.&lt;T&gt;, &lt;Zm&gt;.&lt;T&gt;, #&lt;imm&gt;",
      "encoding": {
        "format": "SVE2 Bitwise",
        "binary_pattern": "00000100 | sz | 1 | 00110 | 1 | Zm | imm6 | Zdn",
        "hex_opcode": "0x04603400",
        "visual_parts": [
          {
            "raw": "00000100",
            "clean": "00000100"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "00110",
            "clean": "00110"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "imm6",
            "clean": "imm6"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          }
        ]
      },
      "operands": [
        {
          "name": "Zdn",
          "desc": "Dest"
        },
        {
          "name": "Zm",
          "desc": "Src"
        },
        {
          "name": "imm",
          "desc": "Rotate"
        }
      ],
      "extension": "SVE2",
      "slug": "xar_2",
      "rel_url": "armv9-a/xar_2/",
      "linked_summary": "Performs <a href=\"../../risc-v/xor/\">XOR</a> followed by a right rotation (used <a href=\"../../x86/in/\">in</a> SHA-3/SM3).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "pmullb",
      "architecture": "ARMv9-A",
      "full_name": "SVE Polynomial Multiply Long (Bottom)",
      "summary": "Polynomial multiply of even elements producing wide result.",
      "syntax": "PMULLB &lt;Zda&gt;.&lt;T&gt;, &lt;Zn&gt;.&lt;T&gt;, &lt;Zm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE2 Poly",
        "binary_pattern": "01000101 | sz | 0 | 01010 | 01 | Zm | Zn | Zda",
        "hex_opcode": "0x450A4000",
        "visual_parts": [
          {
            "raw": "01000101",
            "clean": "01000101"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "01010",
            "clean": "01010"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Zda",
            "clean": "Zda"
          }
        ]
      },
      "operands": [
        {
          "name": "Zda",
          "desc": "Dest Wide"
        },
        {
          "name": "Zn",
          "desc": "Src 1"
        },
        {
          "name": "Zm",
          "desc": "Src 2"
        }
      ],
      "extension": "SVE2",
      "slug": "pmullb",
      "rel_url": "armv9-a/pmullb/",
      "linked_summary": "Polynomial multiply of even elements producing wide result.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "pmullt",
      "architecture": "ARMv9-A",
      "full_name": "SVE Polynomial Multiply Long (Top)",
      "summary": "Polynomial multiply of odd elements producing wide result.",
      "syntax": "PMULLT &lt;Zda&gt;.&lt;T&gt;, &lt;Zn&gt;.&lt;T&gt;, &lt;Zm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE2 Poly",
        "binary_pattern": "01000101 | sz | 0 | 01010 | 11 | Zm | Zn | Zda",
        "hex_opcode": "0x450A6000",
        "visual_parts": [
          {
            "raw": "01000101",
            "clean": "01000101"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "01010",
            "clean": "01010"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Zda",
            "clean": "Zda"
          }
        ]
      },
      "operands": [
        {
          "name": "Zda",
          "desc": "Dest Wide"
        },
        {
          "name": "Zn",
          "desc": "Src 1"
        },
        {
          "name": "Zm",
          "desc": "Src 2"
        }
      ],
      "extension": "SVE2",
      "slug": "pmullt",
      "rel_url": "armv9-a/pmullt/",
      "linked_summary": "Polynomial multiply of odd elements producing wide result.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "whilerw",
      "architecture": "ARMv9-A",
      "full_name": "SVE While Read/Write",
      "summary": "Generates predicates to avoid data races (Memory Consistency).",
      "syntax": "WHILERW &lt;Pd&gt;.&lt;T&gt;, &lt;Xn&gt;, &lt;Xm&gt;",
      "encoding": {
        "format": "SVE2 Loop",
        "binary_pattern": "00100101 | 01 | 000 | 110 | 0 | Rm | Rn | Pd",
        "hex_opcode": "0x25460000",
        "visual_parts": [
          {
            "raw": "00100101",
            "clean": "00100101"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "110",
            "clean": "110"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Pd",
            "clean": "Pd"
          }
        ]
      },
      "operands": [
        {
          "name": "Pd",
          "desc": "Dest Pred"
        },
        {
          "name": "Xn",
          "desc": "Addr 1"
        },
        {
          "name": "Xm",
          "desc": "Addr 2"
        }
      ],
      "extension": "SVE2",
      "slug": "whilerw_1",
      "rel_url": "armv9-a/whilerw_1/",
      "linked_summary": "Generates predicates to avoid data races (Memory Consistency).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "whilewr",
      "architecture": "ARMv9-A",
      "full_name": "SVE While Write/Read",
      "summary": "Generates predicates to avoid write-after-read hazards.",
      "syntax": "WHILEWR &lt;Pd&gt;.&lt;T&gt;, &lt;Xn&gt;, &lt;Xm&gt;",
      "encoding": {
        "format": "SVE2 Loop",
        "binary_pattern": "00100101 | 01 | 000 | 111 | 0 | Rm | Rn | Pd",
        "hex_opcode": "0x25470000",
        "visual_parts": [
          {
            "raw": "00100101",
            "clean": "00100101"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "111",
            "clean": "111"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Pd",
            "clean": "Pd"
          }
        ]
      },
      "operands": [
        {
          "name": "Pd",
          "desc": "Dest Pred"
        },
        {
          "name": "Xn",
          "desc": "Addr 1"
        },
        {
          "name": "Xm",
          "desc": "Addr 2"
        }
      ],
      "extension": "SVE2",
      "slug": "whilewr_2",
      "rel_url": "armv9-a/whilewr_2/",
      "linked_summary": "Generates predicates to avoid write-after-read hazards.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "smstart",
      "architecture": "ARMv9-A",
      "full_name": "Streaming Mode Start",
      "summary": "Enables Streaming SVE (SS) and ZA storage (Matrix mode).",
      "syntax": "SMSTART { &lt;mode&gt; }",
      "encoding": {
        "format": "SME Control",
        "binary_pattern": "11010101 | 000 | 00011 | 0100 | 001 | mode | 11111",
        "hex_opcode": "0xD50342??",
        "visual_parts": [
          {
            "raw": "11010101",
            "clean": "11010101"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "00011",
            "clean": "00011"
          },
          {
            "raw": "0100",
            "clean": "0100"
          },
          {
            "raw": "001",
            "clean": "001"
          },
          {
            "raw": "mode",
            "clean": "mode"
          },
          {
            "raw": "11111",
            "clean": "11111"
          }
        ]
      },
      "operands": [
        {
          "name": "mode",
          "desc": "SM, ZA, or Both"
        }
      ],
      "extension": "SME (Matrix)",
      "slug": "smstart",
      "rel_url": "armv9-a/smstart/",
      "linked_summary": "Enables Streaming SVE (SS) <a href=\"../../armv8-a/and_6/\">and</a> ZA storage (Matrix mode).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "smstop",
      "architecture": "ARMv9-A",
      "full_name": "Streaming Mode Stop",
      "summary": "Disables Streaming SVE and/or ZA storage.",
      "syntax": "SMSTOP { &lt;mode&gt; }",
      "encoding": {
        "format": "SME Control",
        "binary_pattern": "11010101 | 000 | 00011 | 0100 | 011 | mode | 11111",
        "hex_opcode": "0xD50346??",
        "visual_parts": [
          {
            "raw": "11010101",
            "clean": "11010101"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "00011",
            "clean": "00011"
          },
          {
            "raw": "0100",
            "clean": "0100"
          },
          {
            "raw": "011",
            "clean": "011"
          },
          {
            "raw": "mode",
            "clean": "mode"
          },
          {
            "raw": "11111",
            "clean": "11111"
          }
        ]
      },
      "operands": [
        {
          "name": "mode",
          "desc": "SM, ZA, or Both"
        }
      ],
      "extension": "SME (Matrix)",
      "slug": "smstop",
      "rel_url": "armv9-a/smstop/",
      "linked_summary": "Disables Streaming SVE <a href=\"../../armv8-a/and_6/\">and</a>/<a href=\"../../powerisa/or/\">or</a> ZA storage.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "zero",
      "architecture": "ARMv9-A",
      "full_name": "Zero Matrix Tile",
      "summary": "Zeros the entire ZA matrix array or specific tiles.",
      "syntax": "ZERO { &lt;mask&gt; }",
      "encoding": {
        "format": "SME Control",
        "binary_pattern": "11000000 | 00001000 | 00000000 | mask",
        "hex_opcode": "0xC0080000",
        "visual_parts": [
          {
            "raw": "11000000",
            "clean": "11000000"
          },
          {
            "raw": "00001000",
            "clean": "00001000"
          },
          {
            "raw": "00000000",
            "clean": "00000000"
          },
          {
            "raw": "mask",
            "clean": "mask"
          }
        ]
      },
      "operands": [
        {
          "name": "mask",
          "desc": "Tile Mask"
        }
      ],
      "extension": "SME (Matrix)",
      "slug": "zero_2",
      "rel_url": "armv9-a/zero_2/",
      "linked_summary": "Zeros the entire ZA matrix array <a href=\"../../powerisa/or/\">or</a> specific tiles.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fmopa",
      "architecture": "ARMv9-A",
      "full_name": "Floating-Point Matrix Outer Product Accumulate",
      "summary": "Computes (Zn x Zm) + ZA (Outer Product) for floats.",
      "syntax": "FMOPA &lt;ZAda&gt;.S, &lt;Pg&gt;/M, &lt;Pg&gt;/M, &lt;Zn&gt;.S, &lt;Zm&gt;.S",
      "encoding": {
        "format": "SME Arithmetic",
        "binary_pattern": "10000000 | 00 | 0 | 00000 | Pm | Pn | Zm | Zn | da",
        "hex_opcode": "0x80000000",
        "visual_parts": [
          {
            "raw": "10000000",
            "clean": "10000000"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "00000",
            "clean": "00000"
          },
          {
            "raw": "Pm",
            "clean": "Pm"
          },
          {
            "raw": "Pn",
            "clean": "Pn"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "da",
            "clean": "da"
          }
        ]
      },
      "operands": [
        {
          "name": "ZAda",
          "desc": "Accumulator Tile"
        },
        {
          "name": "Pg",
          "desc": "Row/Col Pred"
        },
        {
          "name": "Zn",
          "desc": "Col Vector"
        },
        {
          "name": "Zm",
          "desc": "Row Vector"
        }
      ],
      "extension": "SME (Matrix)",
      "slug": "fmopa_1",
      "rel_url": "armv9-a/fmopa_1/",
      "linked_summary": "Computes (Zn x Zm) + ZA (Outer Product) for floats.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fmops",
      "architecture": "ARMv9-A",
      "full_name": "Floating-Point Matrix Outer Product Subtract",
      "summary": "Computes ZA - (Zn x Zm) (Outer Product).",
      "syntax": "FMOPS &lt;ZAda&gt;.S, &lt;Pg&gt;/M, &lt;Pg&gt;/M, &lt;Zn&gt;.S, &lt;Zm&gt;.S",
      "encoding": {
        "format": "SME Arithmetic",
        "binary_pattern": "10000000 | 00 | 0 | 00001 | Pm | Pn | Zm | Zn | da",
        "hex_opcode": "0x80010000",
        "visual_parts": [
          {
            "raw": "10000000",
            "clean": "10000000"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "00001",
            "clean": "00001"
          },
          {
            "raw": "Pm",
            "clean": "Pm"
          },
          {
            "raw": "Pn",
            "clean": "Pn"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "da",
            "clean": "da"
          }
        ]
      },
      "operands": [
        {
          "name": "ZAda",
          "desc": "Dest Tile"
        },
        {
          "name": "Zn",
          "desc": "Col Vector"
        },
        {
          "name": "Zm",
          "desc": "Row Vector"
        }
      ],
      "extension": "SME (Matrix)",
      "slug": "fmops",
      "rel_url": "armv9-a/fmops/",
      "linked_summary": "Computes ZA - (Zn x Zm) (Outer Product).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "umopa",
      "architecture": "ARMv9-A",
      "full_name": "Unsigned Integer Matrix Outer Product Accumulate",
      "summary": "Computes outer product for unsigned integers.",
      "syntax": "UMOPA &lt;ZAda&gt;.S, &lt;Pg&gt;/M, &lt;Pg&gt;/M, &lt;Zn&gt;.B, &lt;Zm&gt;.B",
      "encoding": {
        "format": "SME Arithmetic",
        "binary_pattern": "10100000 | 00 | 0 | 00000 | Pm | Pn | Zm | Zn | da",
        "hex_opcode": "0xA0000000",
        "visual_parts": [
          {
            "raw": "10100000",
            "clean": "10100000"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "00000",
            "clean": "00000"
          },
          {
            "raw": "Pm",
            "clean": "Pm"
          },
          {
            "raw": "Pn",
            "clean": "Pn"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "da",
            "clean": "da"
          }
        ]
      },
      "operands": [
        {
          "name": "ZAda",
          "desc": "Dest Tile"
        },
        {
          "name": "Zn",
          "desc": "Col Vector"
        },
        {
          "name": "Zm",
          "desc": "Row Vector"
        }
      ],
      "extension": "SME (Matrix)",
      "slug": "umopa_1",
      "rel_url": "armv9-a/umopa_1/",
      "linked_summary": "Computes outer product for unsigned integers.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "smopa",
      "architecture": "ARMv9-A",
      "full_name": "Signed Integer Matrix Outer Product Accumulate",
      "summary": "Computes outer product for signed integers.",
      "syntax": "SMOPA &lt;ZAda&gt;.S, &lt;Pg&gt;/M, &lt;Pg&gt;/M, &lt;Zn&gt;.B, &lt;Zm&gt;.B",
      "encoding": {
        "format": "SME Arithmetic",
        "binary_pattern": "10100000 | 00 | 0 | 00001 | Pm | Pn | Zm | Zn | da",
        "hex_opcode": "0xA0010000",
        "visual_parts": [
          {
            "raw": "10100000",
            "clean": "10100000"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "00001",
            "clean": "00001"
          },
          {
            "raw": "Pm",
            "clean": "Pm"
          },
          {
            "raw": "Pn",
            "clean": "Pn"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "da",
            "clean": "da"
          }
        ]
      },
      "operands": [
        {
          "name": "ZAda",
          "desc": "Dest Tile"
        },
        {
          "name": "Zn",
          "desc": "Col Vector"
        },
        {
          "name": "Zm",
          "desc": "Row Vector"
        }
      ],
      "extension": "SME (Matrix)",
      "slug": "smopa_2",
      "rel_url": "armv9-a/smopa_2/",
      "linked_summary": "Computes outer product for signed integers.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ld1w",
      "architecture": "ARMv9-A",
      "full_name": "Load Matrix Tile Slice (Horizontal)",
      "summary": "Loads a horizontal slice (row) of a tile from memory.",
      "syntax": "LD1W { &lt;ZAdaH&gt;.S[&lt;slice&gt;, #&lt;imm&gt;] }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;]",
      "encoding": {
        "format": "SME Load",
        "binary_pattern": "11100000 | 00 | 000000 | Pg | Rn | 0000",
        "hex_opcode": "0xE0000000",
        "visual_parts": [
          {
            "raw": "11100000",
            "clean": "11100000"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "000000",
            "clean": "000000"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "0000",
            "clean": "0000"
          }
        ]
      },
      "operands": [
        {
          "name": "ZAdaH",
          "desc": "Tile Row"
        },
        {
          "name": "Pg",
          "desc": "Predicate"
        },
        {
          "name": "Xn",
          "desc": "Base"
        }
      ],
      "extension": "SME (Matrix)",
      "slug": "ld1w_2",
      "rel_url": "armv9-a/ld1w_2/",
      "linked_summary": "Loads a horizontal slice (row) of a tile from memory.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ld1w",
      "architecture": "ARMv9-A",
      "full_name": "Load Matrix Tile Slice (Vertical)",
      "summary": "Loads a vertical slice (column) of a tile from memory.",
      "syntax": "LD1W { &lt;ZAdaV&gt;.S[&lt;slice&gt;, #&lt;imm&gt;] }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;]",
      "encoding": {
        "format": "SME Load",
        "binary_pattern": "11100000 | 00 | 000001 | Pg | Rn | 0000",
        "hex_opcode": "0xE0010000",
        "visual_parts": [
          {
            "raw": "11100000",
            "clean": "11100000"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "000001",
            "clean": "000001"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "0000",
            "clean": "0000"
          }
        ]
      },
      "operands": [
        {
          "name": "ZAdaV",
          "desc": "Tile Col"
        },
        {
          "name": "Pg",
          "desc": "Predicate"
        },
        {
          "name": "Xn",
          "desc": "Base"
        }
      ],
      "extension": "SME (Matrix)",
      "slug": "ld1w_3",
      "rel_url": "armv9-a/ld1w_3/",
      "linked_summary": "Loads a vertical slice (column) of a tile from memory.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "st1w",
      "architecture": "ARMv9-A",
      "full_name": "Store Matrix Tile Slice (Horizontal)",
      "summary": "Stores a horizontal slice (row) of a tile to memory.",
      "syntax": "ST1W { &lt;ZAdaH&gt;.S[&lt;slice&gt;, #&lt;imm&gt;] }, &lt;Pg&gt;, [&lt;Xn|SP&gt;]",
      "encoding": {
        "format": "SME Store",
        "binary_pattern": "11100000 | 00 | 010000 | Pg | Rn | 0000",
        "hex_opcode": "0xE0100000",
        "visual_parts": [
          {
            "raw": "11100000",
            "clean": "11100000"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "010000",
            "clean": "010000"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "0000",
            "clean": "0000"
          }
        ]
      },
      "operands": [
        {
          "name": "ZAdaH",
          "desc": "Tile Row"
        },
        {
          "name": "Pg",
          "desc": "Predicate"
        },
        {
          "name": "Xn",
          "desc": "Base"
        }
      ],
      "extension": "SME (Matrix)",
      "slug": "st1w_2",
      "rel_url": "armv9-a/st1w_2/",
      "linked_summary": "Stores a horizontal slice (row) of a tile to memory.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "st1w",
      "architecture": "ARMv9-A",
      "full_name": "Store Matrix Tile Slice (Vertical)",
      "summary": "Stores a vertical slice (column) of a tile to memory.",
      "syntax": "ST1W { &lt;ZAdaV&gt;.S[&lt;slice&gt;, #&lt;imm&gt;] }, &lt;Pg&gt;, [&lt;Xn|SP&gt;]",
      "encoding": {
        "format": "SME Store",
        "binary_pattern": "11100000 | 00 | 010001 | Pg | Rn | 0000",
        "hex_opcode": "0xE0110000",
        "visual_parts": [
          {
            "raw": "11100000",
            "clean": "11100000"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "010001",
            "clean": "010001"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "0000",
            "clean": "0000"
          }
        ]
      },
      "operands": [
        {
          "name": "ZAdaV",
          "desc": "Tile Col"
        },
        {
          "name": "Pg",
          "desc": "Predicate"
        },
        {
          "name": "Xn",
          "desc": "Base"
        }
      ],
      "extension": "SME (Matrix)",
      "slug": "st1w_3",
      "rel_url": "armv9-a/st1w_3/",
      "linked_summary": "Stores a vertical slice (column) of a tile to memory.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "rdsvl",
      "architecture": "ARMv9-A",
      "full_name": "Read Streaming Vector Length",
      "summary": "Reads the current vector length in streaming mode.",
      "syntax": "RDSVL &lt;Xd&gt;, #&lt;imm&gt;",
      "encoding": {
        "format": "SME General",
        "binary_pattern": "00000100 | 10111111 | 01011 | imm6 | Rd",
        "hex_opcode": "0x04BF5800",
        "visual_parts": [
          {
            "raw": "00000100",
            "clean": "00000100"
          },
          {
            "raw": "10111111",
            "clean": "10111111"
          },
          {
            "raw": "01011",
            "clean": "01011"
          },
          {
            "raw": "imm6",
            "clean": "imm6"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Xd",
          "desc": "Dest"
        },
        {
          "name": "imm",
          "desc": "Multiplier"
        }
      ],
      "extension": "SME (Matrix)",
      "slug": "rdsvl",
      "rel_url": "armv9-a/rdsvl/",
      "linked_summary": "Reads the current vector length <a href=\"../../x86/in/\">in</a> streaming mode.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sqrdmulh",
      "architecture": "ARMv9-A",
      "full_name": "SVE Signed Saturating Rounding Doubling Multiply High",
      "summary": "Multiplies, doubles, rounds, and returns high half (Fixed point math).",
      "syntax": "SQRDMULH &lt;Zdn&gt;.&lt;T&gt;, &lt;Zdn&gt;.&lt;T&gt;, &lt;Zm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE2 Integer Binary",
        "binary_pattern": "00000100 | sz | 0 | 01110 | 01 | Zm | Zdn | Zdn",
        "hex_opcode": "0x040E4000",
        "visual_parts": [
          {
            "raw": "00000100",
            "clean": "00000100"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "01110",
            "clean": "01110"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          }
        ]
      },
      "operands": [
        {
          "name": "Zdn",
          "desc": "Dest/Src1"
        },
        {
          "name": "Zm",
          "desc": "Src2"
        }
      ],
      "extension": "SVE2",
      "slug": "sqrdmulh_1",
      "rel_url": "armv9-a/sqrdmulh_1/",
      "linked_summary": "Multiplies, doubles, rounds, <a href=\"../../armv8-a/and_6/\">and</a> returns high half (Fixed point math).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "rsubhnb",
      "architecture": "ARMv9-A",
      "full_name": "SVE Rounding Subtract Narrow (Bottom)",
      "summary": "Subtracts, rounds, and narrows (Bottom half).",
      "syntax": "RSUBHNB &lt;Zd&gt;.&lt;T&gt;, &lt;Zn&gt;.&lt;T&gt;, &lt;Zm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE2 Narrowing",
        "binary_pattern": "01000101 | sz | 0 | 00110 | 01 | Zm | Zn | Zd",
        "hex_opcode": "0x45064000",
        "visual_parts": [
          {
            "raw": "01000101",
            "clean": "01000101"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "00110",
            "clean": "00110"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Zd",
            "clean": "Zd"
          }
        ]
      },
      "operands": [
        {
          "name": "Zd",
          "desc": "Dest"
        },
        {
          "name": "Zn",
          "desc": "Src1"
        },
        {
          "name": "Zm",
          "desc": "Src2"
        }
      ],
      "extension": "SVE2",
      "slug": "rsubhnb",
      "rel_url": "armv9-a/rsubhnb/",
      "linked_summary": "Subtracts, rounds, <a href=\"../../armv8-a/and_6/\">and</a> narrows (Bottom half).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "rsubhnt",
      "architecture": "ARMv9-A",
      "full_name": "SVE Rounding Subtract Narrow (Top)",
      "summary": "Subtracts, rounds, and narrows (Top half).",
      "syntax": "RSUBHNT &lt;Zd&gt;.&lt;T&gt;, &lt;Zn&gt;.&lt;T&gt;, &lt;Zm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE2 Narrowing",
        "binary_pattern": "01000101 | sz | 0 | 00110 | 11 | Zm | Zn | Zd",
        "hex_opcode": "0x45066000",
        "visual_parts": [
          {
            "raw": "01000101",
            "clean": "01000101"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "00110",
            "clean": "00110"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Zd",
            "clean": "Zd"
          }
        ]
      },
      "operands": [
        {
          "name": "Zd",
          "desc": "Dest"
        },
        {
          "name": "Zn",
          "desc": "Src1"
        },
        {
          "name": "Zm",
          "desc": "Src2"
        }
      ],
      "extension": "SVE2",
      "slug": "rsubhnt",
      "rel_url": "armv9-a/rsubhnt/",
      "linked_summary": "Subtracts, rounds, <a href=\"../../armv8-a/and_6/\">and</a> narrows (Top half).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "cadd",
      "architecture": "ARMv9-A",
      "full_name": "SVE Complex Integer Add",
      "summary": "Performs complex integer addition with rotation.",
      "syntax": "CADD &lt;Zdn&gt;.&lt;T&gt;, &lt;Zdn&gt;.&lt;T&gt;, &lt;Zm&gt;.&lt;T&gt;, #&lt;rot&gt;",
      "encoding": {
        "format": "SVE2 Complex",
        "binary_pattern": "01000101 | sz | 0 | 00000 | 0 | rot | Zm | Zdn | Zdn",
        "hex_opcode": "0x45000000",
        "visual_parts": [
          {
            "raw": "01000101",
            "clean": "01000101"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "00000",
            "clean": "00000"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "rot",
            "clean": "rot"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          }
        ]
      },
      "operands": [
        {
          "name": "Zdn",
          "desc": "Dest"
        },
        {
          "name": "Zm",
          "desc": "Src"
        },
        {
          "name": "rot",
          "desc": "Rotation"
        }
      ],
      "extension": "SVE2",
      "slug": "cadd",
      "rel_url": "armv9-a/cadd/",
      "linked_summary": "Performs complex integer addition with rotation.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "cmla",
      "architecture": "ARMv9-A",
      "full_name": "SVE Complex Integer Multiply-Accumulate",
      "summary": "Performs complex integer multiply-accumulate with rotation.",
      "syntax": "CMLA &lt;Zda&gt;.&lt;T&gt;, &lt;Zn&gt;.&lt;T&gt;, &lt;Zm&gt;.&lt;T&gt;, #&lt;rot&gt;",
      "encoding": {
        "format": "SVE2 Complex",
        "binary_pattern": "01000100 | sz | 0 | rot | 0010 | Zm | Zn | Zda",
        "hex_opcode": "0x44200000",
        "visual_parts": [
          {
            "raw": "01000100",
            "clean": "01000100"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "rot",
            "clean": "rot"
          },
          {
            "raw": "0010",
            "clean": "0010"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Zda",
            "clean": "Zda"
          }
        ]
      },
      "operands": [
        {
          "name": "Zda",
          "desc": "Dest"
        },
        {
          "name": "Zn",
          "desc": "Src1"
        },
        {
          "name": "Zm",
          "desc": "Src2"
        },
        {
          "name": "rot",
          "desc": "Rot"
        }
      ],
      "extension": "SVE2",
      "slug": "cmla",
      "rel_url": "armv9-a/cmla/",
      "linked_summary": "Performs complex integer multiply-accumulate with rotation.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "addhnb",
      "architecture": "ARMv9-A",
      "full_name": "SVE Add Narrow (Bottom)",
      "summary": "Adds wide elements, narrows result to bottom half.",
      "syntax": "ADDHNB &lt;Zd&gt;.&lt;T&gt;, &lt;Zn&gt;.&lt;T&gt;, &lt;Zm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE2 Narrowing",
        "binary_pattern": "01000101 | sz | 0 | 00100 | 01 | Zm | Zn | Zd",
        "hex_opcode": "0x45044000",
        "visual_parts": [
          {
            "raw": "01000101",
            "clean": "01000101"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "00100",
            "clean": "00100"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Zd",
            "clean": "Zd"
          }
        ]
      },
      "operands": [
        {
          "name": "Zd",
          "desc": "Dest"
        },
        {
          "name": "Zn",
          "desc": "Src1"
        },
        {
          "name": "Zm",
          "desc": "Src2"
        }
      ],
      "extension": "SVE2",
      "slug": "addhnb_1",
      "rel_url": "armv9-a/addhnb_1/",
      "linked_summary": "Adds wide elements, narrows result to bottom half.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "addhnt",
      "architecture": "ARMv9-A",
      "full_name": "SVE Add Narrow (Top)",
      "summary": "Adds wide elements, narrows result to top half.",
      "syntax": "ADDHNT &lt;Zd&gt;.&lt;T&gt;, &lt;Zn&gt;.&lt;T&gt;, &lt;Zm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE2 Narrowing",
        "binary_pattern": "01000101 | sz | 0 | 00100 | 11 | Zm | Zn | Zd",
        "hex_opcode": "0x45046000",
        "visual_parts": [
          {
            "raw": "01000101",
            "clean": "01000101"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "00100",
            "clean": "00100"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Zd",
            "clean": "Zd"
          }
        ]
      },
      "operands": [
        {
          "name": "Zd",
          "desc": "Dest"
        },
        {
          "name": "Zn",
          "desc": "Src1"
        },
        {
          "name": "Zm",
          "desc": "Src2"
        }
      ],
      "extension": "SVE2",
      "slug": "addhnt_1",
      "rel_url": "armv9-a/addhnt_1/",
      "linked_summary": "Adds wide elements, narrows result to top half.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "SADDLB",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Signed Add Long (Bottom)",
      "syntax": "SADDLB Zd.D, Zn.S, Zm.S",
      "encoding": {
        "hex_opcode": "45000000",
        "visual_parts": []
      },
      "slug": "saddlb",
      "rel_url": "armv9-a/saddlb/",
      "operands": [],
      "linked_summary": "Signed Add Long (Bottom)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "SADDLT",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Signed Add Long (Top)",
      "syntax": "SADDLT Zd.D, Zn.S, Zm.S",
      "encoding": {
        "hex_opcode": "45000400",
        "visual_parts": []
      },
      "slug": "saddlt",
      "rel_url": "armv9-a/saddlt/",
      "operands": [],
      "linked_summary": "Signed Add Long (Top)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "UADDLB",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Unsigned Add Long (Bottom)",
      "syntax": "UADDLB Zd.D, Zn.S, Zm.S",
      "encoding": {
        "hex_opcode": "45000800",
        "visual_parts": []
      },
      "slug": "uaddlb",
      "rel_url": "armv9-a/uaddlb/",
      "operands": [],
      "linked_summary": "Unsigned Add Long (Bottom)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "UADDLT",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Unsigned Add Long (Top)",
      "syntax": "UADDLT Zd.D, Zn.S, Zm.S",
      "encoding": {
        "hex_opcode": "45000C00",
        "visual_parts": []
      },
      "slug": "uaddlt",
      "rel_url": "armv9-a/uaddlt/",
      "operands": [],
      "linked_summary": "Unsigned Add Long (Top)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "SSUBLB",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Signed Subtract Long (Bottom)",
      "syntax": "SSUBLB Zd.D, Zn.S, Zm.S",
      "encoding": {
        "hex_opcode": "45001000",
        "visual_parts": []
      },
      "slug": "ssublb",
      "rel_url": "armv9-a/ssublb/",
      "operands": [],
      "linked_summary": "Signed Subtract Long (Bottom)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "SSUBLT",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Signed Subtract Long (Top)",
      "syntax": "SSUBLT Zd.D, Zn.S, Zm.S",
      "encoding": {
        "hex_opcode": "45001400",
        "visual_parts": []
      },
      "slug": "ssublt",
      "rel_url": "armv9-a/ssublt/",
      "operands": [],
      "linked_summary": "Signed Subtract Long (Top)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "USUBLB",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Unsigned Subtract Long (Bottom)",
      "syntax": "USUBLB Zd.D, Zn.S, Zm.S",
      "encoding": {
        "hex_opcode": "45001800",
        "visual_parts": []
      },
      "slug": "usublb",
      "rel_url": "armv9-a/usublb/",
      "operands": [],
      "linked_summary": "Unsigned Subtract Long (Bottom)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "USUBLT",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Unsigned Subtract Long (Top)",
      "syntax": "USUBLT Zd.D, Zn.S, Zm.S",
      "encoding": {
        "hex_opcode": "45001C00",
        "visual_parts": []
      },
      "slug": "usublt",
      "rel_url": "armv9-a/usublt/",
      "operands": [],
      "linked_summary": "Unsigned Subtract Long (Top)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "SQDMLALB",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Signed Saturating Doubling Multiply-Add Long (Bottom)",
      "syntax": "SQDMLALB Zd.D, Zn.S, Zm.S",
      "encoding": {
        "hex_opcode": "44002000",
        "visual_parts": []
      },
      "slug": "sqdmlalb",
      "rel_url": "armv9-a/sqdmlalb/",
      "operands": [],
      "linked_summary": "Signed Saturating Doubling Multiply-Add Long (Bottom)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "SQDMLALT",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Signed Saturating Doubling Multiply-Add Long (Top)",
      "syntax": "SQDMLALT Zd.D, Zn.S, Zm.S",
      "encoding": {
        "hex_opcode": "44002400",
        "visual_parts": []
      },
      "slug": "sqdmlalt",
      "rel_url": "armv9-a/sqdmlalt/",
      "operands": [],
      "linked_summary": "Signed Saturating Doubling Multiply-Add Long (Top)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "SQDMLSLB",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Signed Saturating Doubling Multiply-Subtract Long (Bottom)",
      "syntax": "SQDMLSLB Zd.D, Zn.S, Zm.S",
      "encoding": {
        "hex_opcode": "44002800",
        "visual_parts": []
      },
      "slug": "sqdmlslb",
      "rel_url": "armv9-a/sqdmlslb/",
      "operands": [],
      "linked_summary": "Signed Saturating Doubling Multiply-Subtract Long (Bottom)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "SQDMLSLT",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Signed Saturating Doubling Multiply-Subtract Long (Top)",
      "syntax": "SQDMLSLT Zd.D, Zn.S, Zm.S",
      "encoding": {
        "hex_opcode": "44002C00",
        "visual_parts": []
      },
      "slug": "sqdmlslt",
      "rel_url": "armv9-a/sqdmlslt/",
      "operands": [],
      "linked_summary": "Signed Saturating Doubling Multiply-Subtract Long (Top)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "SMULLB",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Signed Multiply Long (Bottom)",
      "syntax": "SMULLB Zd.D, Zn.S, Zm.S",
      "encoding": {
        "hex_opcode": "45003000",
        "visual_parts": []
      },
      "slug": "smullb",
      "rel_url": "armv9-a/smullb/",
      "operands": [],
      "linked_summary": "Signed Multiply Long (Bottom)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "SMULLT",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Signed Multiply Long (Top)",
      "syntax": "SMULLT Zd.D, Zn.S, Zm.S",
      "encoding": {
        "hex_opcode": "45003400",
        "visual_parts": []
      },
      "slug": "smullt",
      "rel_url": "armv9-a/smullt/",
      "operands": [],
      "linked_summary": "Signed Multiply Long (Top)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "UMULLB",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Unsigned Multiply Long (Bottom)",
      "syntax": "UMULLB Zd.D, Zn.S, Zm.S",
      "encoding": {
        "hex_opcode": "45003800",
        "visual_parts": []
      },
      "slug": "umullb",
      "rel_url": "armv9-a/umullb/",
      "operands": [],
      "linked_summary": "Unsigned Multiply Long (Bottom)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "UMULLT",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Unsigned Multiply Long (Top)",
      "syntax": "UMULLT Zd.D, Zn.S, Zm.S",
      "encoding": {
        "hex_opcode": "45003C00",
        "visual_parts": []
      },
      "slug": "umullt",
      "rel_url": "armv9-a/umullt/",
      "operands": [],
      "linked_summary": "Unsigned Multiply Long (Top)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "PMULLB",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Polynomial Multiply Long (Bottom)",
      "syntax": "PMULLB Zd.D, Zn.S, Zm.S",
      "encoding": {
        "hex_opcode": "45004000",
        "visual_parts": []
      },
      "slug": "pmullb_1",
      "rel_url": "armv9-a/pmullb_1/",
      "operands": [],
      "linked_summary": "Polynomial Multiply Long (Bottom)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "PMULLT",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Polynomial Multiply Long (Top)",
      "syntax": "PMULLT Zd.D, Zn.S, Zm.S",
      "encoding": {
        "hex_opcode": "45004400",
        "visual_parts": []
      },
      "slug": "pmullt_1",
      "rel_url": "armv9-a/pmullt_1/",
      "operands": [],
      "linked_summary": "Polynomial Multiply Long (Top)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "SHADD",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Signed Halving Add",
      "syntax": "SHADD Zd.S, Pn/M, Zn.S, Zm.S",
      "encoding": {
        "hex_opcode": "45004800",
        "visual_parts": []
      },
      "slug": "shadd",
      "rel_url": "armv9-a/shadd/",
      "operands": [],
      "linked_summary": "Signed Halving Add",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "UHADD",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Unsigned Halving Add",
      "syntax": "UHADD Zd.S, Pn/M, Zn.S, Zm.S",
      "encoding": {
        "hex_opcode": "45004C00",
        "visual_parts": []
      },
      "slug": "uhadd",
      "rel_url": "armv9-a/uhadd/",
      "operands": [],
      "linked_summary": "Unsigned Halving Add",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "SRHADD",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Signed Rounding Halving Add",
      "syntax": "SRHADD Zd.S, Pn/M, Zn.S, Zm.S",
      "encoding": {
        "hex_opcode": "45005000",
        "visual_parts": []
      },
      "slug": "srhadd",
      "rel_url": "armv9-a/srhadd/",
      "operands": [],
      "linked_summary": "Signed Rounding Halving Add",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "URHADD",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Unsigned Rounding Halving Add",
      "syntax": "URHADD Zd.S, Pn/M, Zn.S, Zm.S",
      "encoding": {
        "hex_opcode": "45005400",
        "visual_parts": []
      },
      "slug": "urhadd",
      "rel_url": "armv9-a/urhadd/",
      "operands": [],
      "linked_summary": "Unsigned Rounding Halving Add",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "SHSUB",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Signed Halving Subtract",
      "syntax": "SHSUB Zd.S, Pn/M, Zn.S, Zm.S",
      "encoding": {
        "hex_opcode": "45005800",
        "visual_parts": []
      },
      "slug": "shsub",
      "rel_url": "armv9-a/shsub/",
      "operands": [],
      "linked_summary": "Signed Halving Subtract",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "UHSUB",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Unsigned Halving Subtract",
      "syntax": "UHSUB Zd.S, Pn/M, Zn.S, Zm.S",
      "encoding": {
        "hex_opcode": "45005C00",
        "visual_parts": []
      },
      "slug": "uhsub",
      "rel_url": "armv9-a/uhsub/",
      "operands": [],
      "linked_summary": "Unsigned Halving Subtract",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "SRHSUB",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Signed Rounding Halving Subtract",
      "syntax": "SRHSUB Zd.S, Pn/M, Zn.S, Zm.S",
      "encoding": {
        "hex_opcode": "45006000",
        "visual_parts": []
      },
      "slug": "srhsub",
      "rel_url": "armv9-a/srhsub/",
      "operands": [],
      "linked_summary": "Signed Rounding Halving Subtract",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "URHSUB",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Unsigned Rounding Halving Subtract",
      "syntax": "URHSUB Zd.S, Pn/M, Zn.S, Zm.S",
      "encoding": {
        "hex_opcode": "45006400",
        "visual_parts": []
      },
      "slug": "urhsub",
      "rel_url": "armv9-a/urhsub/",
      "operands": [],
      "linked_summary": "Unsigned Rounding Halving Subtract",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ADDP",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Add Pairwise",
      "syntax": "ADDP Zd.S, Pn/M, Zn.S, Zm.S",
      "encoding": {
        "hex_opcode": "45006800",
        "visual_parts": []
      },
      "slug": "addp",
      "rel_url": "armv9-a/addp/",
      "operands": [],
      "linked_summary": "Add Pairwise",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "SMAXP",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Signed Maximum Pairwise",
      "syntax": "SMAXP Zd.S, Pn/M, Zn.S, Zm.S",
      "encoding": {
        "hex_opcode": "45006C00",
        "visual_parts": []
      },
      "slug": "smaxp",
      "rel_url": "armv9-a/smaxp/",
      "operands": [],
      "linked_summary": "Signed Maximum Pairwise",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "SMINP",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Signed Minimum Pairwise",
      "syntax": "SMINP Zd.S, Pn/M, Zn.S, Zm.S",
      "encoding": {
        "hex_opcode": "45007000",
        "visual_parts": []
      },
      "slug": "sminp",
      "rel_url": "armv9-a/sminp/",
      "operands": [],
      "linked_summary": "Signed Minimum Pairwise",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "UMAXP",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Unsigned Maximum Pairwise",
      "syntax": "UMAXP Zd.S, Pn/M, Zn.S, Zm.S",
      "encoding": {
        "hex_opcode": "45007400",
        "visual_parts": []
      },
      "slug": "umaxp",
      "rel_url": "armv9-a/umaxp/",
      "operands": [],
      "linked_summary": "Unsigned Maximum Pairwise",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "UMINP",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Unsigned Minimum Pairwise",
      "syntax": "UMINP Zd.S, Pn/M, Zn.S, Zm.S",
      "encoding": {
        "hex_opcode": "45007800",
        "visual_parts": []
      },
      "slug": "uminp",
      "rel_url": "armv9-a/uminp/",
      "operands": [],
      "linked_summary": "Unsigned Minimum Pairwise",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "FADDP",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Floating-point Add Pairwise",
      "syntax": "FADDP Zd.S, Pn/M, Zn.S, Zm.S",
      "encoding": {
        "hex_opcode": "65000000",
        "visual_parts": []
      },
      "slug": "faddp",
      "rel_url": "armv9-a/faddp/",
      "operands": [],
      "linked_summary": "Floating-point Add Pairwise",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "FMAXP",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Floating-point Maximum Pairwise",
      "syntax": "FMAXP Zd.S, Pn/M, Zn.S, Zm.S",
      "encoding": {
        "hex_opcode": "65000400",
        "visual_parts": []
      },
      "slug": "fmaxp",
      "rel_url": "armv9-a/fmaxp/",
      "operands": [],
      "linked_summary": "Floating-point Maximum Pairwise",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "FMINP",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Floating-point Minimum Pairwise",
      "syntax": "FMINP Zd.S, Pn/M, Zn.S, Zm.S",
      "encoding": {
        "hex_opcode": "65000800",
        "visual_parts": []
      },
      "slug": "fminp",
      "rel_url": "armv9-a/fminp/",
      "operands": [],
      "linked_summary": "Floating-point Minimum Pairwise",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "FMAXNMP",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Floating-point Max Num Pairwise",
      "syntax": "FMAXNMP Zd.S, Pn/M, Zn.S, Zm.S",
      "encoding": {
        "hex_opcode": "65000C00",
        "visual_parts": []
      },
      "slug": "fmaxnmp",
      "rel_url": "armv9-a/fmaxnmp/",
      "operands": [],
      "linked_summary": "Floating-point Max Num Pairwise",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "FMINNMP",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Floating-point Min Num Pairwise",
      "syntax": "FMINNMP Zd.S, Pn/M, Zn.S, Zm.S",
      "encoding": {
        "hex_opcode": "65001000",
        "visual_parts": []
      },
      "slug": "fminnmp",
      "rel_url": "armv9-a/fminnmp/",
      "operands": [],
      "linked_summary": "Floating-point Min Num Pairwise",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "CADD",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Complex Integer Add with Rotate",
      "syntax": "CADD Zd.S, Zn.S, Zm.S, #&lt;rot&gt;",
      "encoding": {
        "hex_opcode": "45001400",
        "visual_parts": []
      },
      "slug": "cadd_1",
      "rel_url": "armv9-a/cadd_1/",
      "operands": [],
      "linked_summary": "Complex Integer Add with Rotate",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "CMLA",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Complex Integer Multiply-Add with Rotate",
      "syntax": "CMLA Zd.S, Zn.S, Zm.S, #&lt;rot&gt;",
      "encoding": {
        "hex_opcode": "45001800",
        "visual_parts": []
      },
      "slug": "cmla_1",
      "rel_url": "armv9-a/cmla_1/",
      "operands": [],
      "linked_summary": "Complex Integer Multiply-Add with Rotate",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "CDOT",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Complex Integer Dot Product",
      "syntax": "CDOT Zd.S, Zn.B, Zm.B, #&lt;rot&gt;",
      "encoding": {
        "hex_opcode": "45001C00",
        "visual_parts": []
      },
      "slug": "cdot",
      "rel_url": "armv9-a/cdot/",
      "operands": [],
      "linked_summary": "Complex Integer Dot Product",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "SQRDCMLAH",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Saturating Complex Int Mul-Add High",
      "syntax": "SQRDCMLAH Zd.H, Zn.B, Zm.B, #&lt;rot&gt;",
      "encoding": {
        "hex_opcode": "45002000",
        "visual_parts": []
      },
      "slug": "sqrdcmlah",
      "rel_url": "armv9-a/sqrdcmlah/",
      "operands": [],
      "linked_summary": "Saturating Complex Int Mul-Add High",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "NBSL",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Not Bitwise Select",
      "syntax": "NBSL Zd.D, Zn.D, Zm.D, Zk.D",
      "encoding": {
        "hex_opcode": "04000000",
        "visual_parts": []
      },
      "slug": "nbsl_1",
      "rel_url": "armv9-a/nbsl_1/",
      "operands": [],
      "linked_summary": "Not Bitwise Select",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "BSL1N",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Bitwise Select with 1st Inverted",
      "syntax": "BSL1N Zd.D, Zn.D, Zm.D, Zk.D",
      "encoding": {
        "hex_opcode": "04000400",
        "visual_parts": []
      },
      "slug": "bsl1n_1",
      "rel_url": "armv9-a/bsl1n_1/",
      "operands": [],
      "linked_summary": "Bitwise Select with 1st Inverted",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "BSL2N",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Bitwise Select with 2nd Inverted",
      "syntax": "BSL2N Zd.D, Zn.D, Zm.D, Zk.D",
      "encoding": {
        "hex_opcode": "04000800",
        "visual_parts": []
      },
      "slug": "bsl2n_1",
      "rel_url": "armv9-a/bsl2n_1/",
      "operands": [],
      "linked_summary": "Bitwise Select with 2nd Inverted",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "EOR3",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Exclusive OR of Three Vectors",
      "syntax": "EOR3 Zd.D, Zn.D, Zm.D, Zk.D",
      "encoding": {
        "hex_opcode": "04000C00",
        "visual_parts": []
      },
      "slug": "eor3_1",
      "rel_url": "armv9-a/eor3_1/",
      "operands": [],
      "linked_summary": "Exclusive <a href=\"../../risc-v/or/\">OR</a> of Three Vectors",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "BDEP",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Bit Deposit",
      "syntax": "BDEP Zd.D, Zn.D, Zm.D",
      "encoding": {
        "hex_opcode": "04001000",
        "visual_parts": []
      },
      "slug": "bdep_1",
      "rel_url": "armv9-a/bdep_1/",
      "operands": [],
      "linked_summary": "Bit Deposit",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "BEXT",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Bit Extract",
      "syntax": "BEXT Zd.D, Zn.D, Zm.D",
      "encoding": {
        "hex_opcode": "04001400",
        "visual_parts": []
      },
      "slug": "bext_1",
      "rel_url": "armv9-a/bext_1/",
      "operands": [],
      "linked_summary": "Bit Extract",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "BGRP",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Bit Group",
      "syntax": "BGRP Zd.D, Zn.D, Zm.D",
      "encoding": {
        "hex_opcode": "04001800",
        "visual_parts": []
      },
      "slug": "bgrp_1",
      "rel_url": "armv9-a/bgrp_1/",
      "operands": [],
      "linked_summary": "Bit Group",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "WHILERW",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "While Free of Read-After-Write",
      "syntax": "WHILERW Pd.B, Xn, Xm",
      "encoding": {
        "hex_opcode": "25000000",
        "visual_parts": []
      },
      "slug": "whilerw_2",
      "rel_url": "armv9-a/whilerw_2/",
      "operands": [],
      "linked_summary": "While Free of Read-After-Write",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "WHILELT",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "While Less Than (Extended)",
      "syntax": "WHILELT Pd.B, Xn, Xm",
      "encoding": {
        "hex_opcode": "25000400",
        "visual_parts": []
      },
      "slug": "whilelt",
      "rel_url": "armv9-a/whilelt/",
      "operands": [],
      "linked_summary": "While Less Than (Extended)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "WHILELE",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "While Less or Equal (Extended)",
      "syntax": "WHILELE Pd.B, Xn, Xm",
      "encoding": {
        "hex_opcode": "25000800",
        "visual_parts": []
      },
      "slug": "whilele",
      "rel_url": "armv9-a/whilele/",
      "operands": [],
      "linked_summary": "While Less <a href=\"../../powerisa/or/\">or</a> Equal (Extended)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "WHILEGT",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "While Greater Than (Extended)",
      "syntax": "WHILEGT Pd.B, Xn, Xm",
      "encoding": {
        "hex_opcode": "25000C00",
        "visual_parts": []
      },
      "slug": "whilegt",
      "rel_url": "armv9-a/whilegt/",
      "operands": [],
      "linked_summary": "While Greater Than (Extended)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "WHILEGE",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "While Greater or Equal (Extended)",
      "syntax": "WHILEGE Pd.B, Xn, Xm",
      "encoding": {
        "hex_opcode": "25001000",
        "visual_parts": []
      },
      "slug": "whilege",
      "rel_url": "armv9-a/whilege/",
      "operands": [],
      "linked_summary": "While Greater <a href=\"../../powerisa/or/\">or</a> Equal (Extended)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "MATCH",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Detect Matches",
      "syntax": "MATCH Pd.B, Pg/Z, Zn.B, Zm.B",
      "encoding": {
        "hex_opcode": "45008000",
        "visual_parts": []
      },
      "slug": "match_3",
      "rel_url": "armv9-a/match_3/",
      "operands": [],
      "linked_summary": "Detect Matches",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "NMATCH",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Detect No Matches",
      "syntax": "NMATCH Pd.B, Pg/Z, Zn.B, Zm.B",
      "encoding": {
        "hex_opcode": "45008400",
        "visual_parts": []
      },
      "slug": "nmatch_2",
      "rel_url": "armv9-a/nmatch_2/",
      "operands": [],
      "linked_summary": "Detect No Matches",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "BFDOT",
      "architecture": "ARMv9-A",
      "extension": "BF16",
      "summary": "BFloat16 Dot Product",
      "syntax": "BFDOT Zd.S, Zn.H, Zm.H",
      "encoding": {
        "hex_opcode": "64000000",
        "visual_parts": []
      },
      "slug": "bfdot",
      "rel_url": "armv9-a/bfdot/",
      "operands": [],
      "linked_summary": "BFloat16 Dot Product",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "BFMMLA",
      "architecture": "ARMv9-A",
      "extension": "BF16",
      "summary": "BFloat16 Matrix Multiply-Add",
      "syntax": "BFMMLA Zd.S, Zn.H, Zm.H",
      "encoding": {
        "hex_opcode": "64000400",
        "visual_parts": []
      },
      "slug": "bfmmla",
      "rel_url": "armv9-a/bfmmla/",
      "operands": [],
      "linked_summary": "BFloat16 Matrix Multiply-Add",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "BFMLALB",
      "architecture": "ARMv9-A",
      "extension": "BF16",
      "summary": "BFloat16 Multiply-Add Long (Bottom)",
      "syntax": "BFMLALB Zd.S, Zn.H, Zm.H",
      "encoding": {
        "hex_opcode": "64000800",
        "visual_parts": []
      },
      "slug": "bfmlalb",
      "rel_url": "armv9-a/bfmlalb/",
      "operands": [],
      "linked_summary": "BFloat16 Multiply-Add Long (Bottom)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "BFMLALT",
      "architecture": "ARMv9-A",
      "extension": "BF16",
      "summary": "BFloat16 Multiply-Add Long (Top)",
      "syntax": "BFMLALT Zd.S, Zn.H, Zm.H",
      "encoding": {
        "hex_opcode": "64000C00",
        "visual_parts": []
      },
      "slug": "bfmlalt",
      "rel_url": "armv9-a/bfmlalt/",
      "operands": [],
      "linked_summary": "BFloat16 Multiply-Add Long (Top)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "BFCVT",
      "architecture": "ARMv9-A",
      "extension": "BF16",
      "summary": "BFloat16 Convert from Float",
      "syntax": "BFCVT Zd.H, Pg/M, Zn.S",
      "encoding": {
        "hex_opcode": "65002000",
        "visual_parts": []
      },
      "slug": "bfcvt",
      "rel_url": "armv9-a/bfcvt/",
      "operands": [],
      "linked_summary": "BFloat16 Convert from Float",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "BFCVTNT",
      "architecture": "ARMv9-A",
      "extension": "BF16",
      "summary": "BFloat16 Convert Narrow (Top)",
      "syntax": "BFCVTNT Zd.H, Pg/M, Zn.S",
      "encoding": {
        "hex_opcode": "65002400",
        "visual_parts": []
      },
      "slug": "bfcvtnt",
      "rel_url": "armv9-a/bfcvtnt/",
      "operands": [],
      "linked_summary": "BFloat16 Convert Narrow (Top)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "USDOT",
      "architecture": "ARMv9-A",
      "extension": "I8MM",
      "summary": "Unsigned-Signed Integer Dot Product",
      "syntax": "USDOT Zd.S, Zn.B, Zm.B",
      "encoding": {
        "hex_opcode": "44004000",
        "visual_parts": []
      },
      "slug": "usdot",
      "rel_url": "armv9-a/usdot/",
      "operands": [],
      "linked_summary": "Unsigned-Signed Integer Dot Product",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "SUDOT",
      "architecture": "ARMv9-A",
      "extension": "I8MM",
      "summary": "Signed-Unsigned Integer Dot Product",
      "syntax": "SUDOT Zd.S, Zn.B, Zm.B",
      "encoding": {
        "hex_opcode": "44004400",
        "visual_parts": []
      },
      "slug": "sudot",
      "rel_url": "armv9-a/sudot/",
      "operands": [],
      "linked_summary": "Signed-Unsigned Integer Dot Product",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "SMMLA",
      "architecture": "ARMv9-A",
      "extension": "I8MM",
      "summary": "Signed Int8 Matrix Multiply-Add",
      "syntax": "SMMLA Zd.S, Zn.B, Zm.B",
      "encoding": {
        "hex_opcode": "45009000",
        "visual_parts": []
      },
      "slug": "smmla_1",
      "rel_url": "armv9-a/smmla_1/",
      "operands": [],
      "linked_summary": "Signed Int8 Matrix Multiply-Add",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "UMMLA",
      "architecture": "ARMv9-A",
      "extension": "I8MM",
      "summary": "Unsigned Int8 Matrix Multiply-Add",
      "syntax": "UMMLA Zd.S, Zn.B, Zm.B",
      "encoding": {
        "hex_opcode": "45009400",
        "visual_parts": []
      },
      "slug": "ummla_1",
      "rel_url": "armv9-a/ummla_1/",
      "operands": [],
      "linked_summary": "Unsigned Int8 Matrix Multiply-Add",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "USMMLA",
      "architecture": "ARMv9-A",
      "extension": "I8MM",
      "summary": "Mixed Sign Int8 Matrix Multiply-Add",
      "syntax": "USMMLA Zd.S, Zn.B, Zm.B",
      "encoding": {
        "hex_opcode": "45009800",
        "visual_parts": []
      },
      "slug": "usmmla_1",
      "rel_url": "armv9-a/usmmla_1/",
      "operands": [],
      "linked_summary": "Mixed Sign Int8 Matrix Multiply-Add",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "FCVTX",
      "architecture": "ARMv9-A",
      "extension": "Float",
      "summary": "Floating-point Convert to Single (Exact)",
      "syntax": "FCVTX Zd.S, Pg/M, Zn.D",
      "encoding": {
        "hex_opcode": "65003000",
        "visual_parts": []
      },
      "slug": "fcvtx",
      "rel_url": "armv9-a/fcvtx/",
      "operands": [],
      "linked_summary": "Floating-point Convert to Single (Exact)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "FCVTXNT",
      "architecture": "ARMv9-A",
      "extension": "Float",
      "summary": "Floating-point Convert Narrow (Top)",
      "syntax": "FCVTXNT Zd.S, Pg/M, Zn.D",
      "encoding": {
        "hex_opcode": "65003400",
        "visual_parts": []
      },
      "slug": "fcvtxnt",
      "rel_url": "armv9-a/fcvtxnt/",
      "operands": [],
      "linked_summary": "Floating-point Convert Narrow (Top)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "LOGB",
      "architecture": "ARMv9-A",
      "extension": "Float",
      "summary": "Floating-point Base 2 Logarithm",
      "syntax": "LOGB Zd.S, Pg/M, Zn.S",
      "encoding": {
        "hex_opcode": "65003800",
        "visual_parts": []
      },
      "slug": "logb",
      "rel_url": "armv9-a/logb/",
      "operands": [],
      "linked_summary": "Floating-point Base 2 Logarithm",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "FTSMUL",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "FP Trig Starting Value Multiply",
      "syntax": "FTSMUL Zd.S, Zn.S, Zm.S",
      "encoding": {
        "hex_opcode": "65003C00",
        "visual_parts": []
      },
      "slug": "ftsmul",
      "rel_url": "armv9-a/ftsmul/",
      "operands": [],
      "linked_summary": "FP Trig Starting Value Multiply",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "FTSSEL",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "FP Trig Starting Value Select",
      "syntax": "FTSSEL Zd.S, Zn.S, Zm.S",
      "encoding": {
        "hex_opcode": "65004000",
        "visual_parts": []
      },
      "slug": "ftssel",
      "rel_url": "armv9-a/ftssel/",
      "operands": [],
      "linked_summary": "FP Trig Starting Value Select",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "CTerm",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Compare and Terminate",
      "syntax": "CTERM &lt;cond&gt;, &lt;Rn&gt;, &lt;Rm&gt;",
      "encoding": {
        "hex_opcode": "25008000",
        "visual_parts": []
      },
      "slug": "cterm",
      "rel_url": "armv9-a/cterm/",
      "operands": [],
      "linked_summary": "Compare <a href=\"../../armv8-a/and_6/\">and</a> Terminate",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ADDHNB",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Add Narrow High (Bottom)",
      "syntax": "ADDHNB Zd.B, Zn.H, Zm.H",
      "encoding": {
        "hex_opcode": "4500A000",
        "visual_parts": []
      },
      "slug": "addhnb_2",
      "rel_url": "armv9-a/addhnb_2/",
      "operands": [],
      "linked_summary": "Add Narrow High (Bottom)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ADDHNT",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Add Narrow High (Top)",
      "syntax": "ADDHNT Zd.B, Zn.H, Zm.H",
      "encoding": {
        "hex_opcode": "4500A400",
        "visual_parts": []
      },
      "slug": "addhnt_2",
      "rel_url": "armv9-a/addhnt_2/",
      "operands": [],
      "linked_summary": "Add Narrow High (Top)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "RADDHNB",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Rounding Add Narrow High (Bottom)",
      "syntax": "RADDHNB Zd.B, Zn.H, Zm.H",
      "encoding": {
        "hex_opcode": "4500A800",
        "visual_parts": []
      },
      "slug": "raddhnb",
      "rel_url": "armv9-a/raddhnb/",
      "operands": [],
      "linked_summary": "Rounding Add Narrow High (Bottom)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "RADDHNT",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Rounding Add Narrow High (Top)",
      "syntax": "RADDHNT Zd.B, Zn.H, Zm.H",
      "encoding": {
        "hex_opcode": "4500AC00",
        "visual_parts": []
      },
      "slug": "raddhnt",
      "rel_url": "armv9-a/raddhnt/",
      "operands": [],
      "linked_summary": "Rounding Add Narrow High (Top)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "SUBHNB",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Subtract Narrow High (Bottom)",
      "syntax": "SUBHNB Zd.B, Zn.H, Zm.H",
      "encoding": {
        "hex_opcode": "4500B000",
        "visual_parts": []
      },
      "slug": "subhnb_1",
      "rel_url": "armv9-a/subhnb_1/",
      "operands": [],
      "linked_summary": "Subtract Narrow High (Bottom)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "SUBHNT",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Subtract Narrow High (Top)",
      "syntax": "SUBHNT Zd.B, Zn.H, Zm.H",
      "encoding": {
        "hex_opcode": "4500B400",
        "visual_parts": []
      },
      "slug": "subhnt_1",
      "rel_url": "armv9-a/subhnt_1/",
      "operands": [],
      "linked_summary": "Subtract Narrow High (Top)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "RSUBHNB",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Rounding Subtract Narrow High (Bottom)",
      "syntax": "RSUBHNB Zd.B, Zn.H, Zm.H",
      "encoding": {
        "hex_opcode": "4500B800",
        "visual_parts": []
      },
      "slug": "rsubhnb_1",
      "rel_url": "armv9-a/rsubhnb_1/",
      "operands": [],
      "linked_summary": "Rounding Subtract Narrow High (Bottom)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "RSUBHNT",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Rounding Subtract Narrow High (Top)",
      "syntax": "RSUBHNT Zd.B, Zn.H, Zm.H",
      "encoding": {
        "hex_opcode": "4500BC00",
        "visual_parts": []
      },
      "slug": "rsubhnt_1",
      "rel_url": "armv9-a/rsubhnt_1/",
      "operands": [],
      "linked_summary": "Rounding Subtract Narrow High (Top)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "TBL",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Table Lookup (Extended)",
      "syntax": "TBL Zd.B, Zn.B, Zm.B",
      "encoding": {
        "hex_opcode": "05000000",
        "visual_parts": []
      },
      "slug": "tbl",
      "rel_url": "armv9-a/tbl/",
      "operands": [],
      "linked_summary": "Table Lookup (Extended)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "TBX",
      "architecture": "ARMv9-A",
      "extension": "SVE2",
      "summary": "Table Lookup Extend",
      "syntax": "TBX Zd.B, Zn.B, Zm.B",
      "encoding": {
        "hex_opcode": "05000400",
        "visual_parts": []
      },
      "slug": "tbx",
      "rel_url": "armv9-a/tbx/",
      "operands": [],
      "linked_summary": "Table Lookup Extend",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "LAZY",
      "architecture": "ARMv9-A",
      "extension": "SME",
      "summary": "Lazy Save/Restore",
      "syntax": "LAZY &lt;op&gt;, &lt;tile&gt;",
      "encoding": {
        "hex_opcode": "C0008000",
        "visual_parts": []
      },
      "slug": "lazy",
      "rel_url": "armv9-a/lazy/",
      "operands": [],
      "linked_summary": "Lazy Save/Restore",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "PSB",
      "architecture": "ARMv9-A",
      "extension": "System",
      "summary": "Profiling Synchronization Barrier",
      "syntax": "PSB CSYNC",
      "encoding": {
        "hex_opcode": "D503223F",
        "visual_parts": []
      },
      "slug": "psb",
      "rel_url": "armv9-a/psb/",
      "operands": [],
      "linked_summary": "Profiling Synchronization Barrier",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "CLRBHB",
      "architecture": "ARMv9-A",
      "extension": "System",
      "summary": "Clear Branch History Buffer",
      "syntax": "CLRBHB",
      "encoding": {
        "hex_opcode": "D50322DF",
        "visual_parts": []
      },
      "slug": "clrbhb",
      "rel_url": "armv9-a/clrbhb/",
      "operands": [],
      "linked_summary": "Clear Branch History Buffer",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "SB",
      "architecture": "ARMv9-A",
      "extension": "System",
      "summary": "Speculation Barrier",
      "syntax": "SB",
      "encoding": {
        "hex_opcode": "D50330FF",
        "visual_parts": []
      },
      "slug": "sb",
      "rel_url": "armv9-a/sb/",
      "operands": [],
      "linked_summary": "Speculation Barrier",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "STZGM",
      "architecture": "ARMv9-A",
      "extension": "MTE",
      "summary": "Store Tag and Zero Multiple",
      "syntax": "STZGM Xn, Xm",
      "encoding": {
        "hex_opcode": "D9200000",
        "visual_parts": []
      },
      "slug": "stzgm",
      "rel_url": "armv9-a/stzgm/",
      "operands": [],
      "linked_summary": "Store Tag <a href=\"../../armv8-a/and_6/\">and</a> Zero Multiple",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "LDGM",
      "architecture": "ARMv9-A",
      "extension": "MTE",
      "summary": "Load Tag Multiple",
      "syntax": "LDGM Xn, Xm",
      "encoding": {
        "hex_opcode": "D9A00000",
        "visual_parts": []
      },
      "slug": "ldgm",
      "rel_url": "armv9-a/ldgm/",
      "operands": [],
      "linked_summary": "Load Tag Multiple",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "STGM",
      "architecture": "ARMv9-A",
      "extension": "MTE",
      "summary": "Store Tag Multiple",
      "syntax": "STGM Xn, Xm",
      "encoding": {
        "hex_opcode": "D9E00000",
        "visual_parts": []
      },
      "slug": "stgm",
      "rel_url": "armv9-a/stgm/",
      "operands": [],
      "linked_summary": "Store Tag Multiple",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ST2G",
      "architecture": "ARMv9-A",
      "extension": "MTE",
      "summary": "Store Two Tags",
      "syntax": "ST2G Xt, [Xn, #&lt;simm&gt;]",
      "encoding": {
        "hex_opcode": "D9E00400",
        "visual_parts": []
      },
      "slug": "st2g",
      "rel_url": "armv9-a/st2g/",
      "operands": [],
      "linked_summary": "Store Two Tags",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ldnt1b",
      "architecture": "ARMv9-A",
      "full_name": "Load Non-Temporal Byte (SVE2)",
      "summary": "Loads bytes hinting non-temporal (no cache alloc).",
      "syntax": "LDNT1B { &lt;Zt&gt;.B }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Zm&gt;, LSL #0]",
      "encoding": {
        "format": "SVE2 Load",
        "binary_pattern": "10000100 | 00 | 0 | mmm | 000 | Pg | Zn | Zt",
        "hex_opcode": "0x84000000",
        "visual_parts": [
          {
            "raw": "10000100",
            "clean": "10000100"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "mmm",
            "clean": "mmm"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Zt",
            "clean": "Zt"
          }
        ]
      },
      "operands": [
        {
          "name": "Zt",
          "desc": "Dest"
        },
        {
          "name": "Xn",
          "desc": "Base"
        },
        {
          "name": "Zm",
          "desc": "Offset"
        }
      ],
      "extension": "SVE2",
      "slug": "ldnt1b_1",
      "rel_url": "armv9-a/ldnt1b_1/",
      "linked_summary": "Loads bytes hinting non-temporal (no cache alloc).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "stnt1b",
      "architecture": "ARMv9-A",
      "full_name": "Store Non-Temporal Byte (SVE2)",
      "summary": "Stores bytes hinting non-temporal.",
      "syntax": "STNT1B { &lt;Zt&gt;.B }, &lt;Pg&gt;, [&lt;Xn|SP&gt;, &lt;Zm&gt;, LSL #0]",
      "encoding": {
        "format": "SVE2 Store",
        "binary_pattern": "11100100 | 00 | 0 | mmm | 000 | Pg | Zn | Zt",
        "hex_opcode": "0xE4000000",
        "visual_parts": [
          {
            "raw": "11100100",
            "clean": "11100100"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "mmm",
            "clean": "mmm"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Zt",
            "clean": "Zt"
          }
        ]
      },
      "operands": [
        {
          "name": "Zt",
          "desc": "Src"
        },
        {
          "name": "Xn",
          "desc": "Base"
        },
        {
          "name": "Zm",
          "desc": "Offset"
        }
      ],
      "extension": "SVE2",
      "slug": "stnt1b_1",
      "rel_url": "armv9-a/stnt1b_1/",
      "linked_summary": "Stores bytes hinting non-temporal.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "saddlb",
      "architecture": "ARMv9-A",
      "full_name": "Signed Add Long (Bottom) (SVE2)",
      "summary": "Signed add of bottom halves, widening.",
      "syntax": "SADDLB &lt;Zd&gt;.H, &lt;Zn&gt;.B, &lt;Zm&gt;.B",
      "encoding": {
        "format": "SVE2 Math",
        "binary_pattern": "01000101 | 00 | 0 | 0 | 00000 | Zm | Zn | Zd",
        "hex_opcode": "0x45000000",
        "visual_parts": [
          {
            "raw": "01000101",
            "clean": "01000101"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "00000",
            "clean": "00000"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Zd",
            "clean": "Zd"
          }
        ]
      },
      "operands": [
        {
          "name": "Zd",
          "desc": "Dest"
        },
        {
          "name": "Zn",
          "desc": "Src 1"
        },
        {
          "name": "Zm",
          "desc": "Src 2"
        }
      ],
      "extension": "SVE2",
      "slug": "saddlb_1",
      "rel_url": "armv9-a/saddlb_1/",
      "linked_summary": "Signed <a href=\"../../armv8-a/add_8/\">add</a> of bottom halves, widening.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ld1b",
      "architecture": "ARMv9-A",
      "full_name": "Gather Load Bytes (SVE)",
      "summary": "Loads bytes from non-contiguous memory addresses specified by a vector index.",
      "syntax": "LD1B { &lt;Zt&gt;.B }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Zm&gt;.S, SXTW]",
      "encoding": {
        "format": "SVE Gather",
        "binary_pattern": "10000100 | 00 | 1 | mmm | 000 | Pg | Zn | Zt",
        "hex_opcode": "0x84000000",
        "visual_parts": [
          {
            "raw": "10000100",
            "clean": "10000100"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "mmm",
            "clean": "mmm"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Zt",
            "clean": "Zt"
          }
        ]
      },
      "operands": [
        {
          "name": "Zt",
          "desc": "Dest"
        },
        {
          "name": "Xn",
          "desc": "Base"
        },
        {
          "name": "Zm",
          "desc": "Offsets"
        }
      ],
      "extension": "SVE",
      "slug": "ld1b_1",
      "rel_url": "armv9-a/ld1b_1/",
      "linked_summary": "Loads bytes from non-contiguous memory addresses specified by a vector <a href=\"../../armv8-a/index/\">index</a>.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ld1h",
      "architecture": "ARMv9-A",
      "full_name": "Gather Load Halfwords (SVE)",
      "summary": "Loads halfwords from non-contiguous memory addresses.",
      "syntax": "LD1H { &lt;Zt&gt;.H }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Zm&gt;.S, SXTW #1]",
      "encoding": {
        "format": "SVE Gather",
        "binary_pattern": "10000100 | 01 | 1 | mmm | 000 | Pg | Zn | Zt",
        "hex_opcode": "0x84200000",
        "visual_parts": [
          {
            "raw": "10000100",
            "clean": "10000100"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "mmm",
            "clean": "mmm"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Zt",
            "clean": "Zt"
          }
        ]
      },
      "operands": [
        {
          "name": "Zt",
          "desc": "Dest"
        },
        {
          "name": "Xn",
          "desc": "Base"
        },
        {
          "name": "Zm",
          "desc": "Offsets"
        }
      ],
      "extension": "SVE",
      "slug": "ld1h_1",
      "rel_url": "armv9-a/ld1h_1/",
      "linked_summary": "Loads halfwords from non-contiguous memory addresses.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ld1w",
      "architecture": "ARMv9-A",
      "full_name": "Gather Load Words (SVE)",
      "summary": "Loads words from non-contiguous memory addresses.",
      "syntax": "LD1W { &lt;Zt&gt;.S }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Zm&gt;.S, SXTW #2]",
      "encoding": {
        "format": "SVE Gather",
        "binary_pattern": "10000100 | 10 | 1 | mmm | 000 | Pg | Zn | Zt",
        "hex_opcode": "0x84400000",
        "visual_parts": [
          {
            "raw": "10000100",
            "clean": "10000100"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "mmm",
            "clean": "mmm"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Zt",
            "clean": "Zt"
          }
        ]
      },
      "operands": [
        {
          "name": "Zt",
          "desc": "Dest"
        },
        {
          "name": "Xn",
          "desc": "Base"
        },
        {
          "name": "Zm",
          "desc": "Offsets"
        }
      ],
      "extension": "SVE",
      "slug": "ld1w_4",
      "rel_url": "armv9-a/ld1w_4/",
      "linked_summary": "Loads words from non-contiguous memory addresses.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ld1d",
      "architecture": "ARMv9-A",
      "full_name": "Gather Load Doublewords (SVE)",
      "summary": "Loads doublewords from non-contiguous memory addresses.",
      "syntax": "LD1D { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Zm&gt;.D, LSL #3]",
      "encoding": {
        "format": "SVE Gather",
        "binary_pattern": "11000100 | 11 | 1 | mmm | 000 | Pg | Zn | Zt",
        "hex_opcode": "0xC4600000",
        "visual_parts": [
          {
            "raw": "11000100",
            "clean": "11000100"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "mmm",
            "clean": "mmm"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Zt",
            "clean": "Zt"
          }
        ]
      },
      "operands": [
        {
          "name": "Zt",
          "desc": "Dest"
        },
        {
          "name": "Xn",
          "desc": "Base"
        },
        {
          "name": "Zm",
          "desc": "Offsets"
        }
      ],
      "extension": "SVE",
      "slug": "ld1d_1",
      "rel_url": "armv9-a/ld1d_1/",
      "linked_summary": "Loads doublewords from non-contiguous memory addresses.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "st1b",
      "architecture": "ARMv9-A",
      "full_name": "Scatter Store Bytes (SVE)",
      "summary": "Stores bytes to non-contiguous memory addresses.",
      "syntax": "ST1B { &lt;Zt&gt;.B }, &lt;Pg&gt;, [&lt;Xn|SP&gt;, &lt;Zm&gt;.S, SXTW]",
      "encoding": {
        "format": "SVE Scatter",
        "binary_pattern": "11100100 | 00 | 1 | mmm | 000 | Pg | Zn | Zt",
        "hex_opcode": "0xE4000000",
        "visual_parts": [
          {
            "raw": "11100100",
            "clean": "11100100"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "mmm",
            "clean": "mmm"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Zt",
            "clean": "Zt"
          }
        ]
      },
      "operands": [
        {
          "name": "Zt",
          "desc": "Src"
        },
        {
          "name": "Xn",
          "desc": "Base"
        },
        {
          "name": "Zm",
          "desc": "Offsets"
        }
      ],
      "extension": "SVE",
      "slug": "st1b_1",
      "rel_url": "armv9-a/st1b_1/",
      "linked_summary": "Stores bytes to non-contiguous memory addresses.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "st1h",
      "architecture": "ARMv9-A",
      "full_name": "Scatter Store Halfwords (SVE)",
      "summary": "Stores halfwords to non-contiguous memory addresses.",
      "syntax": "ST1H { &lt;Zt&gt;.H }, &lt;Pg&gt;, [&lt;Xn|SP&gt;, &lt;Zm&gt;.S, SXTW #1]",
      "encoding": {
        "format": "SVE Scatter",
        "binary_pattern": "11100100 | 01 | 1 | mmm | 000 | Pg | Zn | Zt",
        "hex_opcode": "0xE4200000",
        "visual_parts": [
          {
            "raw": "11100100",
            "clean": "11100100"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "mmm",
            "clean": "mmm"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Zt",
            "clean": "Zt"
          }
        ]
      },
      "operands": [
        {
          "name": "Zt",
          "desc": "Src"
        },
        {
          "name": "Xn",
          "desc": "Base"
        },
        {
          "name": "Zm",
          "desc": "Offsets"
        }
      ],
      "extension": "SVE",
      "slug": "st1h_1",
      "rel_url": "armv9-a/st1h_1/",
      "linked_summary": "Stores halfwords to non-contiguous memory addresses.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "st1w",
      "architecture": "ARMv9-A",
      "full_name": "Scatter Store Words (SVE)",
      "summary": "Stores words to non-contiguous memory addresses.",
      "syntax": "ST1W { &lt;Zt&gt;.S }, &lt;Pg&gt;, [&lt;Xn|SP&gt;, &lt;Zm&gt;.S, SXTW #2]",
      "encoding": {
        "format": "SVE Scatter",
        "binary_pattern": "11100100 | 10 | 1 | mmm | 000 | Pg | Zn | Zt",
        "hex_opcode": "0xE4400000",
        "visual_parts": [
          {
            "raw": "11100100",
            "clean": "11100100"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "mmm",
            "clean": "mmm"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Zt",
            "clean": "Zt"
          }
        ]
      },
      "operands": [
        {
          "name": "Zt",
          "desc": "Src"
        },
        {
          "name": "Xn",
          "desc": "Base"
        },
        {
          "name": "Zm",
          "desc": "Offsets"
        }
      ],
      "extension": "SVE",
      "slug": "st1w_4",
      "rel_url": "armv9-a/st1w_4/",
      "linked_summary": "Stores words to non-contiguous memory addresses.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "st1d",
      "architecture": "ARMv9-A",
      "full_name": "Scatter Store Doublewords (SVE)",
      "summary": "Stores doublewords to non-contiguous memory addresses.",
      "syntax": "ST1D { &lt;Zt&gt;.D }, &lt;Pg&gt;, [&lt;Xn|SP&gt;, &lt;Zm&gt;.D, LSL #3]",
      "encoding": {
        "format": "SVE Scatter",
        "binary_pattern": "11100100 | 11 | 1 | mmm | 000 | Pg | Zn | Zt",
        "hex_opcode": "0xE4600000",
        "visual_parts": [
          {
            "raw": "11100100",
            "clean": "11100100"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "mmm",
            "clean": "mmm"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Zt",
            "clean": "Zt"
          }
        ]
      },
      "operands": [
        {
          "name": "Zt",
          "desc": "Src"
        },
        {
          "name": "Xn",
          "desc": "Base"
        },
        {
          "name": "Zm",
          "desc": "Offsets"
        }
      ],
      "extension": "SVE",
      "slug": "st1d_1",
      "rel_url": "armv9-a/st1d_1/",
      "linked_summary": "Stores doublewords to non-contiguous memory addresses.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "mova",
      "architecture": "ARMv9-A",
      "full_name": "Move Vector to Tile Slice (Horizontal)",
      "summary": "Moves an SVE vector into a horizontal slice of a ZA tile.",
      "syntax": "MOVA &lt;ZA&gt;.&lt;T&gt;H[&lt;Ws&gt;, &lt;imm&gt;], &lt;Pg&gt;/M, &lt;Zn&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SME Move",
        "binary_pattern": "11000000 | 00 | 0000 | 000 | Pg | Zn | 00000",
        "hex_opcode": "0xC0000000",
        "visual_parts": [
          {
            "raw": "11000000",
            "clean": "11000000"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "0000",
            "clean": "0000"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "00000",
            "clean": "00000"
          }
        ]
      },
      "operands": [
        {
          "name": "ZA",
          "desc": "Tile Slice"
        },
        {
          "name": "Zn",
          "desc": "Src Vector"
        }
      ],
      "extension": "SME",
      "slug": "mova_1",
      "rel_url": "armv9-a/mova_1/",
      "linked_summary": "Moves an SVE vector into a horizontal slice of a ZA tile.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "mova",
      "architecture": "ARMv9-A",
      "full_name": "Move Vector to Tile Slice (Vertical)",
      "summary": "Moves an SVE vector into a vertical slice of a ZA tile.",
      "syntax": "MOVA &lt;ZA&gt;.&lt;T&gt;V[&lt;Ws&gt;, &lt;imm&gt;], &lt;Pg&gt;/M, &lt;Zn&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SME Move",
        "binary_pattern": "11000000 | 00 | 0000 | 001 | Pg | Zn | 00000",
        "hex_opcode": "0xC0008000",
        "visual_parts": [
          {
            "raw": "11000000",
            "clean": "11000000"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "0000",
            "clean": "0000"
          },
          {
            "raw": "001",
            "clean": "001"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "00000",
            "clean": "00000"
          }
        ]
      },
      "operands": [
        {
          "name": "ZA",
          "desc": "Tile Slice"
        },
        {
          "name": "Zn",
          "desc": "Src Vector"
        }
      ],
      "extension": "SME",
      "slug": "mova_2",
      "rel_url": "armv9-a/mova_2/",
      "linked_summary": "Moves an SVE vector into a vertical slice of a ZA tile.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "mova",
      "architecture": "ARMv9-A",
      "full_name": "Move Tile Slice to Vector (Horizontal)",
      "summary": "Moves a horizontal slice of a ZA tile into an SVE vector.",
      "syntax": "MOVA &lt;Zd&gt;.&lt;T&gt;, &lt;Pg&gt;/M, &lt;ZA&gt;.&lt;T&gt;H[&lt;Ws&gt;, &lt;imm&gt;]",
      "encoding": {
        "format": "SME Move",
        "binary_pattern": "11000000 | 00 | 0000 | 100 | Pg | 00000 | Zd",
        "hex_opcode": "0xC0010000",
        "visual_parts": [
          {
            "raw": "11000000",
            "clean": "11000000"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "0000",
            "clean": "0000"
          },
          {
            "raw": "100",
            "clean": "100"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "00000",
            "clean": "00000"
          },
          {
            "raw": "Zd",
            "clean": "Zd"
          }
        ]
      },
      "operands": [
        {
          "name": "Zd",
          "desc": "Dest Vector"
        },
        {
          "name": "ZA",
          "desc": "Tile Slice"
        }
      ],
      "extension": "SME",
      "slug": "mova_3",
      "rel_url": "armv9-a/mova_3/",
      "linked_summary": "Moves a horizontal slice of a ZA tile into an SVE vector.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "mova",
      "architecture": "ARMv9-A",
      "full_name": "Move Tile Slice to Vector (Vertical)",
      "summary": "Moves a vertical slice of a ZA tile into an SVE vector.",
      "syntax": "MOVA &lt;Zd&gt;.&lt;T&gt;, &lt;Pg&gt;/M, &lt;ZA&gt;.&lt;T&gt;V[&lt;Ws&gt;, &lt;imm&gt;]",
      "encoding": {
        "format": "SME Move",
        "binary_pattern": "11000000 | 00 | 0000 | 101 | Pg | 00000 | Zd",
        "hex_opcode": "0xC0018000",
        "visual_parts": [
          {
            "raw": "11000000",
            "clean": "11000000"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "0000",
            "clean": "0000"
          },
          {
            "raw": "101",
            "clean": "101"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "00000",
            "clean": "00000"
          },
          {
            "raw": "Zd",
            "clean": "Zd"
          }
        ]
      },
      "operands": [
        {
          "name": "Zd",
          "desc": "Dest Vector"
        },
        {
          "name": "ZA",
          "desc": "Tile Slice"
        }
      ],
      "extension": "SME",
      "slug": "mova_4",
      "rel_url": "armv9-a/mova_4/",
      "linked_summary": "Moves a vertical slice of a ZA tile into an SVE vector.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ldsza",
      "architecture": "ARMv9-A",
      "full_name": "Load ZA Tile Slice",
      "summary": "Loads a tile slice from memory directly into ZA.",
      "syntax": "LDSZA &lt;ZA&gt;.&lt;T&gt;V[&lt;Ws&gt;, &lt;imm&gt;], [&lt;Xn|SP&gt;, &lt;Xm&gt;, LSL &lt;scale&gt;]",
      "encoding": {
        "format": "SME Load",
        "binary_pattern": "11100001 | 00 | 000000 | 00 | Rm | Rn | 00000",
        "hex_opcode": "0xE1000000",
        "visual_parts": [
          {
            "raw": "11100001",
            "clean": "11100001"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "000000",
            "clean": "000000"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "00000",
            "clean": "00000"
          }
        ]
      },
      "operands": [
        {
          "name": "ZA",
          "desc": "Dest Tile"
        },
        {
          "name": "Xn",
          "desc": "Base"
        }
      ],
      "extension": "SME",
      "slug": "ldsza",
      "rel_url": "armv9-a/ldsza/",
      "linked_summary": "Loads a tile slice from memory directly into ZA.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "stsza",
      "architecture": "ARMv9-A",
      "full_name": "Store ZA Tile Slice",
      "summary": "Stores a tile slice from ZA directly to memory.",
      "syntax": "STSZA &lt;ZA&gt;.&lt;T&gt;V[&lt;Ws&gt;, &lt;imm&gt;], [&lt;Xn|SP&gt;, &lt;Xm&gt;, LSL &lt;scale&gt;]",
      "encoding": {
        "format": "SME Store",
        "binary_pattern": "11100001 | 00 | 010000 | 00 | Rm | Rn | 00000",
        "hex_opcode": "0xE1200000",
        "visual_parts": [
          {
            "raw": "11100001",
            "clean": "11100001"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "010000",
            "clean": "010000"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "00000",
            "clean": "00000"
          }
        ]
      },
      "operands": [
        {
          "name": "ZA",
          "desc": "Src Tile"
        },
        {
          "name": "Xn",
          "desc": "Base"
        }
      ],
      "extension": "SME",
      "slug": "stsza",
      "rel_url": "armv9-a/stsza/",
      "linked_summary": "Stores a tile slice from ZA directly to memory.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "bdep",
      "architecture": "ARMv9-A",
      "full_name": "Bit Deposit (SVE2)",
      "summary": "Deposits bits from source to destination based on a mask (Scatter bits).",
      "syntax": "BDEP &lt;Zdn&gt;.&lt;T&gt;, &lt;Zdn&gt;.&lt;T&gt;, &lt;Zm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE2 Bitwise",
        "binary_pattern": "01000101 | sz | 0 | 0 | 11010 | Zm | 01000 | Zdn",
        "hex_opcode": "0x450C8000",
        "visual_parts": [
          {
            "raw": "01000101",
            "clean": "01000101"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "11010",
            "clean": "11010"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "01000",
            "clean": "01000"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          }
        ]
      },
      "operands": [
        {
          "name": "Zdn",
          "desc": "Dest/Src"
        },
        {
          "name": "Zm",
          "desc": "Mask"
        }
      ],
      "extension": "SVE2",
      "slug": "bdep_2",
      "rel_url": "armv9-a/bdep_2/",
      "linked_summary": "Deposits bits from source to destination based on a mask (Scatter bits).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "bext",
      "architecture": "ARMv9-A",
      "full_name": "Bit Extract (SVE2)",
      "summary": "Extracts bits from source to destination based on a mask (Gather bits).",
      "syntax": "BEXT &lt;Zdn&gt;.&lt;T&gt;, &lt;Zdn&gt;.&lt;T&gt;, &lt;Zm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE2 Bitwise",
        "binary_pattern": "01000101 | sz | 0 | 0 | 11010 | Zm | 01100 | Zdn",
        "hex_opcode": "0x450D8000",
        "visual_parts": [
          {
            "raw": "01000101",
            "clean": "01000101"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "11010",
            "clean": "11010"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "01100",
            "clean": "01100"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          }
        ]
      },
      "operands": [
        {
          "name": "Zdn",
          "desc": "Dest/Src"
        },
        {
          "name": "Zm",
          "desc": "Mask"
        }
      ],
      "extension": "SVE2",
      "slug": "bext_2",
      "rel_url": "armv9-a/bext_2/",
      "linked_summary": "Extracts bits from source to destination based on a mask (Gather bits).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "bgrp",
      "architecture": "ARMv9-A",
      "full_name": "Bit Group (SVE2)",
      "summary": "Groups bits from source to left/right based on a mask.",
      "syntax": "BGRP &lt;Zdn&gt;.&lt;T&gt;, &lt;Zdn&gt;.&lt;T&gt;, &lt;Zm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE2 Bitwise",
        "binary_pattern": "01000101 | sz | 0 | 0 | 11010 | Zm | 00100 | Zdn",
        "hex_opcode": "0x450A8000",
        "visual_parts": [
          {
            "raw": "01000101",
            "clean": "01000101"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "11010",
            "clean": "11010"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "00100",
            "clean": "00100"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          }
        ]
      },
      "operands": [
        {
          "name": "Zdn",
          "desc": "Dest/Src"
        },
        {
          "name": "Zm",
          "desc": "Mask"
        }
      ],
      "extension": "SVE2",
      "slug": "bgrp_2",
      "rel_url": "armv9-a/bgrp_2/",
      "linked_summary": "Groups bits from source to left/right based on a mask.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "pmullb",
      "architecture": "ARMv9-A",
      "full_name": "Polynomial Multiply Long (Bottom)",
      "summary": "Polynomial multiply of bottom 64-bits (Crypto/CRC).",
      "syntax": "PMULLB &lt;Zdn&gt;.Q, &lt;Zn&gt;.D, &lt;Zm&gt;.D",
      "encoding": {
        "format": "SVE2 Crypto",
        "binary_pattern": "01000101 | 00 | 0 | 0 | 11000 | Zm | Zn | Zdn",
        "hex_opcode": "0x45006000",
        "visual_parts": [
          {
            "raw": "01000101",
            "clean": "01000101"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "11000",
            "clean": "11000"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          }
        ]
      },
      "operands": [
        {
          "name": "Zdn",
          "desc": "Dest"
        },
        {
          "name": "Zn",
          "desc": "Src 1"
        },
        {
          "name": "Zm",
          "desc": "Src 2"
        }
      ],
      "extension": "SVE2",
      "slug": "pmullb_2",
      "rel_url": "armv9-a/pmullb_2/",
      "linked_summary": "Polynomial multiply of bottom 64-bits (Crypto/CRC).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "pmullt",
      "architecture": "ARMv9-A",
      "full_name": "Polynomial Multiply Long (Top)",
      "summary": "Polynomial multiply of top 64-bits (Crypto/CRC).",
      "syntax": "PMULLT &lt;Zdn&gt;.Q, &lt;Zn&gt;.D, &lt;Zm&gt;.D",
      "encoding": {
        "format": "SVE2 Crypto",
        "binary_pattern": "01000101 | 00 | 0 | 0 | 11001 | Zm | Zn | Zdn",
        "hex_opcode": "0x45006400",
        "visual_parts": [
          {
            "raw": "01000101",
            "clean": "01000101"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "11001",
            "clean": "11001"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          }
        ]
      },
      "operands": [
        {
          "name": "Zdn",
          "desc": "Dest"
        },
        {
          "name": "Zn",
          "desc": "Src 1"
        },
        {
          "name": "Zm",
          "desc": "Src 2"
        }
      ],
      "extension": "SVE2",
      "slug": "pmullt_2",
      "rel_url": "armv9-a/pmullt_2/",
      "linked_summary": "Polynomial multiply of top 64-bits (Crypto/CRC).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "f8cvt",
      "architecture": "ARMv9-A",
      "full_name": "Floating-Point 8 Convert",
      "summary": "Converts between FP8 and other formats.",
      "syntax": "F8CVT &lt;Zd&gt;.H, &lt;Zn&gt;.B, #&lt;imm&gt;",
      "encoding": {
        "format": "FP8",
        "binary_pattern": "01100101 | 00 | 0010 | 0010 | 00 | Zn | Zd",
        "hex_opcode": "0x65220000",
        "visual_parts": [
          {
            "raw": "01100101",
            "clean": "01100101"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "0010",
            "clean": "0010"
          },
          {
            "raw": "0010",
            "clean": "0010"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Zd",
            "clean": "Zd"
          }
        ]
      },
      "operands": [
        {
          "name": "Zd",
          "desc": "Dest"
        },
        {
          "name": "Zn",
          "desc": "Src"
        }
      ],
      "extension": "FP8",
      "slug": "f8cvt",
      "rel_url": "armv9-a/f8cvt/",
      "linked_summary": "Converts between FP8 <a href=\"../../armv8-a/and_6/\">and</a> other formats.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "f8mopa",
      "architecture": "ARMv9-A",
      "full_name": "FP8 Matrix Outer Product Accumulate",
      "summary": "Outer product of FP8 vectors accumulating to FP32.",
      "syntax": "F8MOPA &lt;ZAda&gt;.S, &lt;Zn&gt;.B, &lt;Zm&gt;.B",
      "encoding": {
        "format": "SME2 FP8",
        "binary_pattern": "10000000 | 00 | 0 | 00000 | Zm | Zn | ZAda",
        "hex_opcode": "0x80000000",
        "visual_parts": [
          {
            "raw": "10000000",
            "clean": "10000000"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "00000",
            "clean": "00000"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "ZAda",
            "clean": "ZAda"
          }
        ]
      },
      "operands": [
        {
          "name": "ZAda",
          "desc": "Tile"
        },
        {
          "name": "Zn",
          "desc": "Col"
        },
        {
          "name": "Zm",
          "desc": "Row"
        }
      ],
      "extension": "FP8",
      "slug": "f8mopa",
      "rel_url": "armv9-a/f8mopa/",
      "linked_summary": "Outer product of FP8 vectors accumulating to FP32.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "cdot",
      "architecture": "ARMv9-A",
      "full_name": "Complex Dot Product (SVE2)",
      "summary": "Computes complex integer dot product.",
      "syntax": "CDOT &lt;Zdn&gt;.&lt;T&gt;, &lt;Zn&gt;.&lt;T&gt;, &lt;Zm&gt;.&lt;T&gt;, #&lt;rot&gt;",
      "encoding": {
        "format": "SVE2 Complex",
        "binary_pattern": "01000100 | 10 | 0 | 00000 | Zm | Zn | Zdn",
        "hex_opcode": "0x44800000",
        "visual_parts": [
          {
            "raw": "01000100",
            "clean": "01000100"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "00000",
            "clean": "00000"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          }
        ]
      },
      "operands": [
        {
          "name": "Zdn",
          "desc": "Dest"
        },
        {
          "name": "Zn",
          "desc": "Src 1"
        },
        {
          "name": "Zm",
          "desc": "Src 2"
        }
      ],
      "extension": "SVE2",
      "slug": "cdot_1",
      "rel_url": "armv9-a/cdot_1/",
      "linked_summary": "Computes complex integer dot product.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "cmla",
      "architecture": "ARMv9-A",
      "full_name": "Complex Multiply Accumulate (SVE2)",
      "summary": "Computes complex integer multiply-accumulate.",
      "syntax": "CMLA &lt;Zdn&gt;.&lt;T&gt;, &lt;Zn&gt;.&lt;T&gt;, &lt;Zm&gt;.&lt;T&gt;, #&lt;rot&gt;",
      "encoding": {
        "format": "SVE2 Complex",
        "binary_pattern": "01000100 | 10 | 0 | 00100 | Zm | Zn | Zdn",
        "hex_opcode": "0x44801000",
        "visual_parts": [
          {
            "raw": "01000100",
            "clean": "01000100"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "00100",
            "clean": "00100"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          }
        ]
      },
      "operands": [
        {
          "name": "Zdn",
          "desc": "Dest"
        },
        {
          "name": "Zn",
          "desc": "Src 1"
        },
        {
          "name": "Zm",
          "desc": "Src 2"
        }
      ],
      "extension": "SVE2",
      "slug": "cmla_2",
      "rel_url": "armv9-a/cmla_2/",
      "linked_summary": "Computes complex integer multiply-accumulate.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sqrdmulh",
      "architecture": "ARMv9-A",
      "full_name": "Signed Saturating Rounding Doubling Multiply High (SVE2)",
      "summary": "Saturating, rounding, doubling high multiply.",
      "syntax": "SQRDMULH &lt;Zdn&gt;.&lt;T&gt;, &lt;Zdn&gt;.&lt;T&gt;, &lt;Zm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE2 Int",
        "binary_pattern": "01000100 | sz | 0 | 0 | 01110 | Zm | Zn | Zdn",
        "hex_opcode": "0x440E0000",
        "visual_parts": [
          {
            "raw": "01000100",
            "clean": "01000100"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "01110",
            "clean": "01110"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          }
        ]
      },
      "operands": [
        {
          "name": "Zdn",
          "desc": "Dest"
        },
        {
          "name": "Zm",
          "desc": "Src"
        }
      ],
      "extension": "SVE2",
      "slug": "sqrdmulh_2",
      "rel_url": "armv9-a/sqrdmulh_2/",
      "linked_summary": "Saturating, rounding, doubling high multiply.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sqrshl",
      "architecture": "ARMv9-A",
      "full_name": "Signed Saturating Rounding Shift Left (SVE2)",
      "summary": "Saturating, rounding left shift by vector.",
      "syntax": "SQRSHL &lt;Zdn&gt;.&lt;T&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;T&gt;, &lt;Zm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE2 Shift",
        "binary_pattern": "01000100 | sz | 0 | 0 | 11110 | Zm | Pg | Zdn | Zdn",
        "hex_opcode": "0x441E0000",
        "visual_parts": [
          {
            "raw": "01000100",
            "clean": "01000100"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "11110",
            "clean": "11110"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          }
        ]
      },
      "operands": [
        {
          "name": "Zdn",
          "desc": "Dest/Src"
        },
        {
          "name": "Zm",
          "desc": "Shift"
        }
      ],
      "extension": "SVE2",
      "slug": "sqrshl_1",
      "rel_url": "armv9-a/sqrshl_1/",
      "linked_summary": "Saturating, rounding left shift by vector.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "uqrshl",
      "architecture": "ARMv9-A",
      "full_name": "Unsigned Saturating Rounding Shift Left (SVE2)",
      "summary": "Unsigned saturating, rounding left shift.",
      "syntax": "UQRSHL &lt;Zdn&gt;.&lt;T&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;T&gt;, &lt;Zm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE2 Shift",
        "binary_pattern": "01000100 | sz | 0 | 0 | 11111 | Zm | Pg | Zdn | Zdn",
        "hex_opcode": "0x441F0000",
        "visual_parts": [
          {
            "raw": "01000100",
            "clean": "01000100"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          }
        ]
      },
      "operands": [
        {
          "name": "Zdn",
          "desc": "Dest/Src"
        },
        {
          "name": "Zm",
          "desc": "Shift"
        }
      ],
      "extension": "SVE2",
      "slug": "uqrshl_1",
      "rel_url": "armv9-a/uqrshl_1/",
      "linked_summary": "Unsigned saturating, rounding left shift.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "whilele",
      "architecture": "ARMv9-A",
      "full_name": "While Less Than or Equal (SVE2)",
      "summary": "Generates a predicate for a loop (start <= end).",
      "syntax": "WHILELE &lt;Pd&gt;.&lt;T&gt;, &lt;Xn&gt;, &lt;Xm&gt;",
      "encoding": {
        "format": "SVE Predicate",
        "binary_pattern": "00100101 | sz | 1 | 00000 | 1 | Xm | Xn | Pd",
        "hex_opcode": "0x25408000",
        "visual_parts": [
          {
            "raw": "00100101",
            "clean": "00100101"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "00000",
            "clean": "00000"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Xm",
            "clean": "Xm"
          },
          {
            "raw": "Xn",
            "clean": "Xn"
          },
          {
            "raw": "Pd",
            "clean": "Pd"
          }
        ]
      },
      "operands": [
        {
          "name": "Pd",
          "desc": "Dest"
        },
        {
          "name": "Xn",
          "desc": "Start"
        },
        {
          "name": "Xm",
          "desc": "End"
        }
      ],
      "extension": "SVE2",
      "slug": "whilele_1",
      "rel_url": "armv9-a/whilele_1/",
      "linked_summary": "Generates a predicate for a <a href=\"../../x86/loop_1/\">loop</a> (start <= end).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "tbl",
      "architecture": "ARMv9-A",
      "full_name": "Table Lookup (SVE)",
      "summary": "Vector table lookup (SVE version of TBL).",
      "syntax": "TBL &lt;Zdn&gt;.&lt;T&gt;, &lt;Zn&gt;.&lt;T&gt;, &lt;Zm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE Permute",
        "binary_pattern": "00000101 | 00 | 1 | 01100 | Zm | Zn | Zdn",
        "hex_opcode": "0x052C0000",
        "visual_parts": [
          {
            "raw": "00000101",
            "clean": "00000101"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "01100",
            "clean": "01100"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          }
        ]
      },
      "operands": [
        {
          "name": "Zdn",
          "desc": "Dest"
        },
        {
          "name": "Zn",
          "desc": "Table"
        },
        {
          "name": "Zm",
          "desc": "Indices"
        }
      ],
      "extension": "SVE",
      "slug": "tbl_1",
      "rel_url": "armv9-a/tbl_1/",
      "linked_summary": "Vector table lookup (SVE version of <a href=\"../../armv9-a/tbl/\">TBL</a>).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "tbx",
      "architecture": "ARMv9-A",
      "full_name": "Table Lookup Extension (SVE)",
      "summary": "Vector table extension (SVE version of TBX).",
      "syntax": "TBX &lt;Zdn&gt;.&lt;T&gt;, &lt;Zn&gt;.&lt;T&gt;, &lt;Zm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE Permute",
        "binary_pattern": "00000101 | 00 | 1 | 01101 | Zm | Zn | Zdn",
        "hex_opcode": "0x052D0000",
        "visual_parts": [
          {
            "raw": "00000101",
            "clean": "00000101"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "01101",
            "clean": "01101"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          }
        ]
      },
      "operands": [
        {
          "name": "Zdn",
          "desc": "Dest"
        },
        {
          "name": "Zn",
          "desc": "Table"
        },
        {
          "name": "Zm",
          "desc": "Indices"
        }
      ],
      "extension": "SVE",
      "slug": "tbx_1",
      "rel_url": "armv9-a/tbx_1/",
      "linked_summary": "Vector table extension (SVE version of <a href=\"../../armv9-a/tbx/\">TBX</a>).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sdiv",
      "architecture": "ARMv9-A",
      "full_name": "Signed Divide (SVE)",
      "summary": "Signed integer division (vector).",
      "syntax": "SDIV &lt;Zdn&gt;.&lt;T&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;T&gt;, &lt;Zm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE Math",
        "binary_pattern": "00000100 | sz | 1 | 00000 | Zm | Pg | Zdn | Zdn",
        "hex_opcode": "0x04900000",
        "visual_parts": [
          {
            "raw": "00000100",
            "clean": "00000100"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "00000",
            "clean": "00000"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          }
        ]
      },
      "operands": [
        {
          "name": "Zdn",
          "desc": "Dest/Dividend"
        },
        {
          "name": "Zm",
          "desc": "Divisor"
        }
      ],
      "extension": "SVE",
      "slug": "sdiv_1",
      "rel_url": "armv9-a/sdiv_1/",
      "linked_summary": "Signed integer division (vector).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "udiv",
      "architecture": "ARMv9-A",
      "full_name": "Unsigned Divide (SVE)",
      "summary": "Unsigned integer division (vector).",
      "syntax": "UDIV &lt;Zdn&gt;.&lt;T&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;T&gt;, &lt;Zm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE Math",
        "binary_pattern": "00000100 | sz | 1 | 00001 | Zm | Pg | Zdn | Zdn",
        "hex_opcode": "0x04910000",
        "visual_parts": [
          {
            "raw": "00000100",
            "clean": "00000100"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "00001",
            "clean": "00001"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          }
        ]
      },
      "operands": [
        {
          "name": "Zdn",
          "desc": "Dest/Dividend"
        },
        {
          "name": "Zm",
          "desc": "Divisor"
        }
      ],
      "extension": "SVE",
      "slug": "udiv_1",
      "rel_url": "armv9-a/udiv_1/",
      "linked_summary": "Unsigned integer division (vector).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fdiv",
      "architecture": "ARMv9-A",
      "full_name": "Floating-Point Divide (SVE)",
      "summary": "Floating-point division (vector).",
      "syntax": "FDIV &lt;Zdn&gt;.&lt;T&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;T&gt;, &lt;Zm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE Float",
        "binary_pattern": "01100101 | sz | 0 | 01100 | Zm | Pg | Zdn | Zdn",
        "hex_opcode": "0x650C0000",
        "visual_parts": [
          {
            "raw": "01100101",
            "clean": "01100101"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "01100",
            "clean": "01100"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          }
        ]
      },
      "operands": [
        {
          "name": "Zdn",
          "desc": "Dest/Dividend"
        },
        {
          "name": "Zm",
          "desc": "Divisor"
        }
      ],
      "extension": "SVE",
      "slug": "fdiv_1",
      "rel_url": "armv9-a/fdiv_1/",
      "linked_summary": "Floating-point division (vector).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fsqrt",
      "architecture": "ARMv9-A",
      "full_name": "Floating-Point Square Root (SVE)",
      "summary": "Floating-point square root (vector).",
      "syntax": "FSQRT &lt;Zd&gt;.&lt;T&gt;, &lt;Pg&gt;/M, &lt;Zn&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE Float",
        "binary_pattern": "01100101 | sz | 0 | 11010 | Pg | Zn | Zd",
        "hex_opcode": "0x651A0000",
        "visual_parts": [
          {
            "raw": "01100101",
            "clean": "01100101"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "11010",
            "clean": "11010"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Zd",
            "clean": "Zd"
          }
        ]
      },
      "operands": [
        {
          "name": "Zd",
          "desc": "Dest"
        },
        {
          "name": "Zn",
          "desc": "Src"
        }
      ],
      "extension": "SVE",
      "slug": "fsqrt_1",
      "rel_url": "armv9-a/fsqrt_1/",
      "linked_summary": "Floating-point square root (vector).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "frintn",
      "architecture": "ARMv9-A",
      "full_name": "Floating-Point Round Nearest (SVE)",
      "summary": "Rounds float to integer (Nearest Even) (vector).",
      "syntax": "FRINTN &lt;Zd&gt;.&lt;T&gt;, &lt;Pg&gt;/M, &lt;Zn&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE Float",
        "binary_pattern": "01100101 | sz | 0 | 11000 | Pg | Zn | Zd",
        "hex_opcode": "0x65180000",
        "visual_parts": [
          {
            "raw": "01100101",
            "clean": "01100101"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "11000",
            "clean": "11000"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Zd",
            "clean": "Zd"
          }
        ]
      },
      "operands": [
        {
          "name": "Zd",
          "desc": "Dest"
        },
        {
          "name": "Zn",
          "desc": "Src"
        }
      ],
      "extension": "SVE",
      "slug": "frintn_1",
      "rel_url": "armv9-a/frintn_1/",
      "linked_summary": "Rounds float to integer (Nearest Even) (vector).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "clastb",
      "architecture": "ARMv9-A",
      "full_name": "Compact Last Element (Before)",
      "summary": "Extracts the last active element (SVE).",
      "syntax": "CLASTB &lt;Rd&gt;, &lt;Pg&gt;, &lt;Rd&gt;, &lt;Zn&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE Reduction",
        "binary_pattern": "00000101 | sz | 1 | 00000 | Pg | Zn | Rd",
        "hex_opcode": "0x05200000",
        "visual_parts": [
          {
            "raw": "00000101",
            "clean": "00000101"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "00000",
            "clean": "00000"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Zn",
          "desc": "Src"
        }
      ],
      "extension": "SVE",
      "slug": "clastb_1",
      "rel_url": "armv9-a/clastb_1/",
      "linked_summary": "Extracts the last active element (SVE).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "splice",
      "architecture": "ARMv9-A",
      "full_name": "Splice Vectors",
      "summary": "Splices two vectors based on a predicate.",
      "syntax": "SPLICE &lt;Zdn&gt;.&lt;T&gt;, &lt;Pg&gt;, &lt;Zdn&gt;.&lt;T&gt;, &lt;Zm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE Permute",
        "binary_pattern": "00000101 | sz | 1 | 01011 | Zm | Pg | Zdn | Zdn",
        "hex_opcode": "0x052B0000",
        "visual_parts": [
          {
            "raw": "00000101",
            "clean": "00000101"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "01011",
            "clean": "01011"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          }
        ]
      },
      "operands": [
        {
          "name": "Zdn",
          "desc": "Dest/First"
        },
        {
          "name": "Zm",
          "desc": "Second"
        }
      ],
      "extension": "SVE",
      "slug": "splice_1",
      "rel_url": "armv9-a/splice_1/",
      "linked_summary": "Splices two vectors based on a predicate.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sel",
      "architecture": "ARMv9-A",
      "full_name": "Select Elements (SVE)",
      "summary": "Selects elements from two vectors based on predicate.",
      "syntax": "SEL &lt;Zd&gt;.&lt;T&gt;, &lt;Pg&gt;, &lt;Zn&gt;.&lt;T&gt;, &lt;Zm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE Permute",
        "binary_pattern": "00000101 | sz | 1 | 01100 | Zm | Pg | Zn | Zd",
        "hex_opcode": "0x052C0000",
        "visual_parts": [
          {
            "raw": "00000101",
            "clean": "00000101"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "01100",
            "clean": "01100"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Zd",
            "clean": "Zd"
          }
        ]
      },
      "operands": [
        {
          "name": "Zd",
          "desc": "Dest"
        },
        {
          "name": "Zn",
          "desc": "True"
        },
        {
          "name": "Zm",
          "desc": "False"
        }
      ],
      "extension": "SVE",
      "slug": "sel_2",
      "rel_url": "armv9-a/sel_2/",
      "linked_summary": "Selects elements from two vectors based on predicate.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "insr",
      "architecture": "ARMv9-A",
      "full_name": "Insert Scalar into Vector",
      "summary": "Shifts vector and inserts scalar at element 0.",
      "syntax": "INSR &lt;Zdn&gt;.&lt;T&gt;, &lt;Rm&gt;",
      "encoding": {
        "format": "SVE Permute",
        "binary_pattern": "00000101 | sz | 1 | 00011 | Rm | Zdn | Zdn",
        "hex_opcode": "0x05230000",
        "visual_parts": [
          {
            "raw": "00000101",
            "clean": "00000101"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "00011",
            "clean": "00011"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          }
        ]
      },
      "operands": [
        {
          "name": "Zdn",
          "desc": "Dest"
        },
        {
          "name": "Rm",
          "desc": "Src"
        }
      ],
      "extension": "SVE",
      "slug": "insr_1",
      "rel_url": "armv9-a/insr_1/",
      "linked_summary": "Shifts vector <a href=\"../../armv8-a/and_6/\">and</a> inserts scalar <a href=\"../../armv8-a/at_2/\">at</a> element 0.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "dup",
      "architecture": "ARMv9-A",
      "full_name": "Duplicate Scalar (SVE)",
      "summary": "Broadcasts a scalar value to all vector elements.",
      "syntax": "DUP &lt;Zd&gt;.&lt;T&gt;, &lt;Rn|SP&gt;",
      "encoding": {
        "format": "SVE Permute",
        "binary_pattern": "00000101 | sz | 1 | 00000 | Rn | Zd",
        "hex_opcode": "0x05200000",
        "visual_parts": [
          {
            "raw": "00000101",
            "clean": "00000101"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "00000",
            "clean": "00000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Zd",
            "clean": "Zd"
          }
        ]
      },
      "operands": [
        {
          "name": "Zd",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Src"
        }
      ],
      "extension": "SVE",
      "slug": "dup_1",
      "rel_url": "armv9-a/dup_1/",
      "linked_summary": "Broadcasts a scalar value to all vector elements.",
      "linked_pseudocode": ""
    }
  ]
}