<dec f='llvm/llvm/include/llvm/CodeGen/FastISel.h' l='416' type='unsigned int llvm::FastISel::fastEmitInst_ri(unsigned int MachineInstOpcode, const llvm::TargetRegisterClass * RC, unsigned int Op0, bool Op0IsKill, uint64_t Imm)'/>
<def f='llvm/llvm/lib/CodeGen/SelectionDAG/FastISel.cpp' l='2130' ll='2150' type='unsigned int llvm::FastISel::fastEmitInst_ri(unsigned int MachineInstOpcode, const llvm::TargetRegisterClass * RC, unsigned int Op0, bool Op0IsKill, uint64_t Imm)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/FastISel.h' l='414'>/// Emit a MachineInstr with a register operand, an immediate, and a
  /// result register in the given register class.</doc>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FastISel.cpp' l='1691' u='c' c='_ZN12_GLOBAL__N_115AArch64FastISel16emitLogicalOp_riEjN4llvm3MVTEjbm'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCFastISel.cpp' l='2429' u='c' c='_ZN12_GLOBAL__N_111PPCFastISel15fastEmitInst_riEjPKN4llvm19TargetRegisterClassEjbm'/>
