Analysis & Synthesis report for multicycle_computer
Sun Jun 05 22:51:41 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |multicycle_computer_all|multicycle_computer_controller_all:multicycle_controller|multicycle_controller_state_machine:controller_state_machine|current_state
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: multicycle_computer_datapath_verilog:multicycle_datapath|registers_two:b2v_ALU_RESULT
 13. Parameter Settings for User Entity Instance: multicycle_computer_datapath_verilog:multicycle_datapath|registers_two:b2v_HOLD_RD1
 14. Parameter Settings for User Entity Instance: multicycle_computer_datapath_verilog:multicycle_datapath|registers_two:b2v_HOLD_RD2
 15. Parameter Settings for User Entity Instance: multicycle_computer_datapath_verilog:multicycle_datapath|register_file:b2v_inst1|registers_two:R0
 16. Parameter Settings for User Entity Instance: multicycle_computer_datapath_verilog:multicycle_datapath|register_file:b2v_inst1|registers_two:R1
 17. Parameter Settings for User Entity Instance: multicycle_computer_datapath_verilog:multicycle_datapath|register_file:b2v_inst1|registers_two:R2
 18. Parameter Settings for User Entity Instance: multicycle_computer_datapath_verilog:multicycle_datapath|register_file:b2v_inst1|registers_two:R3
 19. Parameter Settings for User Entity Instance: multicycle_computer_datapath_verilog:multicycle_datapath|register_file:b2v_inst1|registers_two:R4
 20. Parameter Settings for User Entity Instance: multicycle_computer_datapath_verilog:multicycle_datapath|register_file:b2v_inst1|registers_two:SP
 21. Parameter Settings for User Entity Instance: multicycle_computer_datapath_verilog:multicycle_datapath|register_file:b2v_inst1|registers_two:LR
 22. Parameter Settings for User Entity Instance: multicycle_computer_datapath_verilog:multicycle_datapath|register_file:b2v_inst1|registers_two:PC
 23. Parameter Settings for User Entity Instance: multicycle_computer_datapath_verilog:multicycle_datapath|register_file:b2v_inst1|w_bit_four_to_one_mux:mux_000_0
 24. Parameter Settings for User Entity Instance: multicycle_computer_datapath_verilog:multicycle_datapath|register_file:b2v_inst1|w_bit_four_to_one_mux:mux_001_0
 25. Parameter Settings for User Entity Instance: multicycle_computer_datapath_verilog:multicycle_datapath|register_file:b2v_inst1|w_bit_two_to_one_mux:mux_010_0
 26. Parameter Settings for User Entity Instance: multicycle_computer_datapath_verilog:multicycle_datapath|register_file:b2v_inst1|w_bit_four_to_one_mux:mux_000_1
 27. Parameter Settings for User Entity Instance: multicycle_computer_datapath_verilog:multicycle_datapath|register_file:b2v_inst1|w_bit_four_to_one_mux:mux_001_1
 28. Parameter Settings for User Entity Instance: multicycle_computer_datapath_verilog:multicycle_datapath|register_file:b2v_inst1|w_bit_two_to_one_mux:mux_010_1
 29. Parameter Settings for User Entity Instance: multicycle_computer_datapath_verilog:multicycle_datapath|w_bit_four_to_one_mux:b2v_inst10
 30. Parameter Settings for User Entity Instance: multicycle_computer_datapath_verilog:multicycle_datapath|w_bit_two_to_one_mux:b2v_inst103
 31. Parameter Settings for User Entity Instance: multicycle_computer_datapath_verilog:multicycle_datapath|w_bit_two_to_one_mux:b2v_inst104
 32. Parameter Settings for User Entity Instance: multicycle_computer_datapath_verilog:multicycle_datapath|constant_value_gen:b2v_inst109
 33. Parameter Settings for User Entity Instance: multicycle_computer_datapath_verilog:multicycle_datapath|w_bit_four_to_one_mux:b2v_inst11
 34. Parameter Settings for User Entity Instance: multicycle_computer_datapath_verilog:multicycle_datapath|alu_unit:b2v_inst12
 35. Parameter Settings for User Entity Instance: multicycle_computer_datapath_verilog:multicycle_datapath|w_bit_four_to_one_mux:b2v_inst14
 36. Parameter Settings for User Entity Instance: multicycle_computer_datapath_verilog:multicycle_datapath|w_bit_two_to_one_mux:b2v_inst3
 37. Parameter Settings for User Entity Instance: multicycle_computer_datapath_verilog:multicycle_datapath|w_bit_two_to_one_mux:b2v_inst4
 38. Parameter Settings for User Entity Instance: multicycle_computer_datapath_verilog:multicycle_datapath|w_bit_two_to_one_mux:b2v_inst5
 39. Parameter Settings for User Entity Instance: multicycle_computer_datapath_verilog:multicycle_datapath|registers_two:b2v_INSTRUCTION_REGISTER
 40. Parameter Settings for User Entity Instance: multicycle_computer_datapath_verilog:multicycle_datapath|registers_two:b2v_PC
 41. Parameter Settings for User Entity Instance: multicycle_computer_datapath_verilog:multicycle_datapath|constant_value_gen:b2v_provide_0
 42. Parameter Settings for User Entity Instance: multicycle_computer_datapath_verilog:multicycle_datapath|constant_value_gen:b2v_provide_1
 43. Parameter Settings for User Entity Instance: multicycle_computer_datapath_verilog:multicycle_datapath|constant_value_gen:b2v_provide_7
 44. Parameter Settings for User Entity Instance: multicycle_computer_datapath_verilog:multicycle_datapath|registers_two:b2v_READ_DATA
 45. Parameter Settings for User Entity Instance: multicycle_computer_datapath_verilog:multicycle_datapath|registers_two:b2v_xPSR
 46. Parameter Settings for User Entity Instance: multicycle_computer_controller_all:multicycle_controller|multicycle_controller_state_machine:controller_state_machine
 47. Parameter Settings for User Entity Instance: multicycle_computer_controller_all:multicycle_controller|multicycle_computer_controller_ALU_decoder:controller_ALU_decoder
 48. Parameter Settings for User Entity Instance: multicycle_computer_controller_all:multicycle_controller|multicycle_computer_controller_state_dependent_control:controller_state_dependent_control
 49. Parameter Settings for User Entity Instance: multicycle_computer_controller_all:multicycle_controller|multicycle_computer_controller_xPSR_write:controller_xPSR_write_enable
 50. Parameter Settings for User Entity Instance: multicycle_computer_controller_all:multicycle_controller|multicycle_computer_controller_condition_check:controller_condition_check
 51. Port Connectivity Checks: "multicycle_computer_datapath_verilog:multicycle_datapath|registers_two:b2v_READ_DATA"
 52. Port Connectivity Checks: "multicycle_computer_datapath_verilog:multicycle_datapath|register_file:b2v_inst1|registers_two:PC"
 53. Port Connectivity Checks: "multicycle_computer_datapath_verilog:multicycle_datapath|registers_two:b2v_HOLD_RD2"
 54. Port Connectivity Checks: "multicycle_computer_datapath_verilog:multicycle_datapath|registers_two:b2v_HOLD_RD1"
 55. Port Connectivity Checks: "multicycle_computer_datapath_verilog:multicycle_datapath|registers_two:b2v_ALU_RESULT"
 56. Post-Synthesis Netlist Statistics for Top Partition
 57. Elapsed Time Per Partition
 58. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Jun 05 22:51:41 2022       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; multicycle_computer                         ;
; Top-level Entity Name           ; multicycle_computer_all                     ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 4122                                        ;
; Total pins                      ; 26                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                   ;
+---------------------------------------------------------------------------------+-------------------------+---------------------+
; Option                                                                          ; Setting                 ; Default Value       ;
+---------------------------------------------------------------------------------+-------------------------+---------------------+
; Device                                                                          ; 5CGXFC7C7F23C8          ;                     ;
; Top-level entity name                                                           ; multicycle_computer_all ; multicycle_computer ;
; Family name                                                                     ; Cyclone V               ; Cyclone V           ;
; Use smart compilation                                                           ; Off                     ; Off                 ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                      ; On                  ;
; Enable compact report table                                                     ; Off                     ; Off                 ;
; Restructure Multiplexers                                                        ; Auto                    ; Auto                ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                     ; Off                 ;
; Create Debugging Nodes for IP Cores                                             ; Off                     ; Off                 ;
; Preserve fewer node names                                                       ; On                      ; On                  ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable                  ; Enable              ;
; Verilog Version                                                                 ; Verilog_2001            ; Verilog_2001        ;
; VHDL Version                                                                    ; VHDL_1993               ; VHDL_1993           ;
; State Machine Processing                                                        ; Auto                    ; Auto                ;
; Safe State Machine                                                              ; Off                     ; Off                 ;
; Extract Verilog State Machines                                                  ; On                      ; On                  ;
; Extract VHDL State Machines                                                     ; On                      ; On                  ;
; Ignore Verilog initial constructs                                               ; Off                     ; Off                 ;
; Iteration limit for constant Verilog loops                                      ; 5000                    ; 5000                ;
; Iteration limit for non-constant Verilog loops                                  ; 250                     ; 250                 ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                      ; On                  ;
; Infer RAMs from Raw Logic                                                       ; On                      ; On                  ;
; Parallel Synthesis                                                              ; On                      ; On                  ;
; DSP Block Balancing                                                             ; Auto                    ; Auto                ;
; NOT Gate Push-Back                                                              ; On                      ; On                  ;
; Power-Up Don't Care                                                             ; On                      ; On                  ;
; Remove Redundant Logic Cells                                                    ; Off                     ; Off                 ;
; Remove Duplicate Registers                                                      ; On                      ; On                  ;
; Ignore CARRY Buffers                                                            ; Off                     ; Off                 ;
; Ignore CASCADE Buffers                                                          ; Off                     ; Off                 ;
; Ignore GLOBAL Buffers                                                           ; Off                     ; Off                 ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                     ; Off                 ;
; Ignore LCELL Buffers                                                            ; Off                     ; Off                 ;
; Ignore SOFT Buffers                                                             ; On                      ; On                  ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                     ; Off                 ;
; Optimization Technique                                                          ; Balanced                ; Balanced            ;
; Carry Chain Length                                                              ; 70                      ; 70                  ;
; Auto Carry Chains                                                               ; On                      ; On                  ;
; Auto Open-Drain Pins                                                            ; On                      ; On                  ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                     ; Off                 ;
; Auto ROM Replacement                                                            ; On                      ; On                  ;
; Auto RAM Replacement                                                            ; On                      ; On                  ;
; Auto DSP Block Replacement                                                      ; On                      ; On                  ;
; Auto Shift Register Replacement                                                 ; Auto                    ; Auto                ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                    ; Auto                ;
; Auto Clock Enable Replacement                                                   ; On                      ; On                  ;
; Strict RAM Replacement                                                          ; Off                     ; Off                 ;
; Allow Synchronous Control Signals                                               ; On                      ; On                  ;
; Force Use of Synchronous Clear Signals                                          ; Off                     ; Off                 ;
; Auto Resource Sharing                                                           ; Off                     ; Off                 ;
; Allow Any RAM Size For Recognition                                              ; Off                     ; Off                 ;
; Allow Any ROM Size For Recognition                                              ; Off                     ; Off                 ;
; Allow Any Shift Register Size For Recognition                                   ; Off                     ; Off                 ;
; Use LogicLock Constraints during Resource Balancing                             ; On                      ; On                  ;
; Ignore translate_off and synthesis_off directives                               ; Off                     ; Off                 ;
; Timing-Driven Synthesis                                                         ; On                      ; On                  ;
; Report Parameter Settings                                                       ; On                      ; On                  ;
; Report Source Assignments                                                       ; On                      ; On                  ;
; Report Connectivity Checks                                                      ; On                      ; On                  ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                     ; Off                 ;
; Synchronization Register Chain Length                                           ; 3                       ; 3                   ;
; Power Optimization During Synthesis                                             ; Normal compilation      ; Normal compilation  ;
; HDL message level                                                               ; Level2                  ; Level2              ;
; Suppress Register Optimization Related Messages                                 ; Off                     ; Off                 ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                    ; 5000                ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                    ; 5000                ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                     ; 100                 ;
; Clock MUX Protection                                                            ; On                      ; On                  ;
; Auto Gated Clock Conversion                                                     ; Off                     ; Off                 ;
; Block Design Naming                                                             ; Auto                    ; Auto                ;
; SDC constraint protection                                                       ; Off                     ; Off                 ;
; Synthesis Effort                                                                ; Auto                    ; Auto                ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                      ; On                  ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                     ; Off                 ;
; Analysis & Synthesis Message Level                                              ; Medium                  ; Medium              ;
; Disable Register Merging Across Hierarchies                                     ; Auto                    ; Auto                ;
; Resource Aware Inference For Block RAM                                          ; On                      ; On                  ;
; Automatic Parallel Synthesis                                                    ; On                      ; On                  ;
; Partial Reconfiguration Bitstream ID                                            ; Off                     ; Off                 ;
+---------------------------------------------------------------------------------+-------------------------+---------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                     ;
+----------------------------------------------------------+-----------------+------------------------+----------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                         ; Used in Netlist ; File Type              ; File Name with Absolute Path                                                                                               ; Library ;
+----------------------------------------------------------+-----------------+------------------------+----------------------------------------------------------------------------------------------------------------------------+---------+
; multicycle_computer_datapath_verilog.v                   ; yes             ; User Verilog HDL File  ; C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_datapath_verilog.v                   ;         ;
; multicycle_computer_controller_condition_check.v         ; yes             ; User Verilog HDL File  ; C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_condition_check.v         ;         ;
; w_bit_two_to_one_mux.v                                   ; yes             ; User Verilog HDL File  ; C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/w_bit_two_to_one_mux.v                                   ;         ;
; w_bit_four_to_one_mux.v                                  ; yes             ; User Verilog HDL File  ; C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/w_bit_four_to_one_mux.v                                  ;         ;
; register_file.v                                          ; yes             ; User Verilog HDL File  ; C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/register_file.v                                          ;         ;
; registers_two.v                                          ; yes             ; User Verilog HDL File  ; C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/registers_two.v                                          ;         ;
; immediate_extender.v                                     ; yes             ; User Verilog HDL File  ; C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/immediate_extender.v                                     ;         ;
; data_memory.v                                            ; yes             ; User Verilog HDL File  ; C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/data_memory.v                                            ;         ;
; constant_value_gen.v                                     ; yes             ; User Verilog HDL File  ; C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/constant_value_gen.v                                     ;         ;
; barrel_shifter.v                                         ; yes             ; User Verilog HDL File  ; C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/barrel_shifter.v                                         ;         ;
; alu_unit.v                                               ; yes             ; User Verilog HDL File  ; C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/alu_unit.v                                               ;         ;
; multicycle_computer_all.v                                ; yes             ; User Verilog HDL File  ; C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_all.v                                ;         ;
; multicycle_controller_state_machine.v                    ; yes             ; User Verilog HDL File  ; C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_controller_state_machine.v                    ;         ;
; multicycle_computer_controller_ALU_decoder.v             ; yes             ; User Verilog HDL File  ; C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_ALU_decoder.v             ;         ;
; multicycle_computer_controller_all.v                     ; yes             ; User Verilog HDL File  ; C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_all.v                     ;         ;
; multicycle_controller_instruction_decoder.v              ; yes             ; User Verilog HDL File  ; C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_controller_instruction_decoder.v              ;         ;
; multicycle_computer_controller_state_dependent_control.v ; yes             ; User Verilog HDL File  ; C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_state_dependent_control.v ;         ;
; multicycle_computer_controller_xPSR_write.v              ; yes             ; User Verilog HDL File  ; C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_xPSR_write.v              ;         ;
+----------------------------------------------------------+-----------------+------------------------+----------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimate of Logic utilization (ALMs needed) ; 3280        ;
;                                             ;             ;
; Combinational ALUT usage for logic          ; 1744        ;
;     -- 7 input functions                    ; 994         ;
;     -- 6 input functions                    ; 320         ;
;     -- 5 input functions                    ; 116         ;
;     -- 4 input functions                    ; 41          ;
;     -- <=3 input functions                  ; 273         ;
;                                             ;             ;
; Dedicated logic registers                   ; 4122        ;
;                                             ;             ;
; I/O pins                                    ; 26          ;
;                                             ;             ;
; Total DSP Blocks                            ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; clock~input ;
; Maximum fan-out                             ; 4122        ;
; Total fan-out                               ; 22696       ;
; Average fan-out                             ; 3.84        ;
+---------------------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                        ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                         ; Entity Name                                            ; Library Name ;
+---------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------+
; |multicycle_computer_all                                                                          ; 1744 (0)            ; 4122 (0)                  ; 0                 ; 0          ; 26   ; 0            ; |multicycle_computer_all                                                                                                                                                    ; multicycle_computer_all                                ; work         ;
;    |multicycle_computer_controller_all:multicycle_controller|                                     ; 54 (0)              ; 15 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |multicycle_computer_all|multicycle_computer_controller_all:multicycle_controller                                                                                           ; multicycle_computer_controller_all                     ; work         ;
;       |multicycle_computer_controller_ALU_decoder:controller_ALU_decoder|                         ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multicycle_computer_all|multicycle_computer_controller_all:multicycle_controller|multicycle_computer_controller_ALU_decoder:controller_ALU_decoder                         ; multicycle_computer_controller_ALU_decoder             ; work         ;
;       |multicycle_computer_controller_condition_check:controller_condition_check|                 ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multicycle_computer_all|multicycle_computer_controller_all:multicycle_controller|multicycle_computer_controller_condition_check:controller_condition_check                 ; multicycle_computer_controller_condition_check         ; work         ;
;       |multicycle_computer_controller_state_dependent_control:controller_state_dependent_control| ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multicycle_computer_all|multicycle_computer_controller_all:multicycle_controller|multicycle_computer_controller_state_dependent_control:controller_state_dependent_control ; multicycle_computer_controller_state_dependent_control ; work         ;
;       |multicycle_computer_controller_xPSR_write:controller_xPSR_write_enable|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multicycle_computer_all|multicycle_computer_controller_all:multicycle_controller|multicycle_computer_controller_xPSR_write:controller_xPSR_write_enable                    ; multicycle_computer_controller_xPSR_write              ; work         ;
;       |multicycle_controller_state_machine:controller_state_machine|                              ; 29 (29)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |multicycle_computer_all|multicycle_computer_controller_all:multicycle_controller|multicycle_controller_state_machine:controller_state_machine                              ; multicycle_controller_state_machine                    ; work         ;
;    |multicycle_computer_datapath_verilog:multicycle_datapath|                                     ; 1690 (0)            ; 4107 (0)                  ; 0                 ; 0          ; 0    ; 0            ; |multicycle_computer_all|multicycle_computer_datapath_verilog:multicycle_datapath                                                                                           ; multicycle_computer_datapath_verilog                   ; work         ;
;       |alu_unit:b2v_inst12|                                                                       ; 60 (60)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multicycle_computer_all|multicycle_computer_datapath_verilog:multicycle_datapath|alu_unit:b2v_inst12                                                                       ; alu_unit                                               ; work         ;
;       |barrel_shifter:b2v_inst9|                                                                  ; 52 (52)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multicycle_computer_all|multicycle_computer_datapath_verilog:multicycle_datapath|barrel_shifter:b2v_inst9                                                                  ; barrel_shifter                                         ; work         ;
;       |data_memory:b2v_DATA_INSTRUCTION_MEMORY|                                                   ; 1410 (1410)         ; 3968 (3968)               ; 0                 ; 0          ; 0    ; 0            ; |multicycle_computer_all|multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY                                                   ; data_memory                                            ; work         ;
;       |register_file:b2v_inst1|                                                                   ; 14 (0)              ; 64 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |multicycle_computer_all|multicycle_computer_datapath_verilog:multicycle_datapath|register_file:b2v_inst1                                                                   ; register_file                                          ; work         ;
;          |registers_two:LR|                                                                       ; 2 (2)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |multicycle_computer_all|multicycle_computer_datapath_verilog:multicycle_datapath|register_file:b2v_inst1|registers_two:LR                                                  ; registers_two                                          ; work         ;
;          |registers_two:PC|                                                                       ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |multicycle_computer_all|multicycle_computer_datapath_verilog:multicycle_datapath|register_file:b2v_inst1|registers_two:PC                                                  ; registers_two                                          ; work         ;
;          |registers_two:R0|                                                                       ; 2 (2)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |multicycle_computer_all|multicycle_computer_datapath_verilog:multicycle_datapath|register_file:b2v_inst1|registers_two:R0                                                  ; registers_two                                          ; work         ;
;          |registers_two:R1|                                                                       ; 2 (2)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |multicycle_computer_all|multicycle_computer_datapath_verilog:multicycle_datapath|register_file:b2v_inst1|registers_two:R1                                                  ; registers_two                                          ; work         ;
;          |registers_two:R2|                                                                       ; 2 (2)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |multicycle_computer_all|multicycle_computer_datapath_verilog:multicycle_datapath|register_file:b2v_inst1|registers_two:R2                                                  ; registers_two                                          ; work         ;
;          |registers_two:R3|                                                                       ; 2 (2)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |multicycle_computer_all|multicycle_computer_datapath_verilog:multicycle_datapath|register_file:b2v_inst1|registers_two:R3                                                  ; registers_two                                          ; work         ;
;          |registers_two:R4|                                                                       ; 2 (2)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |multicycle_computer_all|multicycle_computer_datapath_verilog:multicycle_datapath|register_file:b2v_inst1|registers_two:R4                                                  ; registers_two                                          ; work         ;
;          |registers_two:SP|                                                                       ; 2 (2)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |multicycle_computer_all|multicycle_computer_datapath_verilog:multicycle_datapath|register_file:b2v_inst1|registers_two:SP                                                  ; registers_two                                          ; work         ;
;       |registers_two:b2v_ALU_RESULT|                                                              ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |multicycle_computer_all|multicycle_computer_datapath_verilog:multicycle_datapath|registers_two:b2v_ALU_RESULT                                                              ; registers_two                                          ; work         ;
;       |registers_two:b2v_HOLD_RD1|                                                                ; 24 (24)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |multicycle_computer_all|multicycle_computer_datapath_verilog:multicycle_datapath|registers_two:b2v_HOLD_RD1                                                                ; registers_two                                          ; work         ;
;       |registers_two:b2v_HOLD_RD2|                                                                ; 25 (25)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |multicycle_computer_all|multicycle_computer_datapath_verilog:multicycle_datapath|registers_two:b2v_HOLD_RD2                                                                ; registers_two                                          ; work         ;
;       |registers_two:b2v_INSTRUCTION_REGISTER|                                                    ; 2 (2)               ; 31 (31)                   ; 0                 ; 0          ; 0    ; 0            ; |multicycle_computer_all|multicycle_computer_datapath_verilog:multicycle_datapath|registers_two:b2v_INSTRUCTION_REGISTER                                                    ; registers_two                                          ; work         ;
;       |registers_two:b2v_PC|                                                                      ; 2 (2)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |multicycle_computer_all|multicycle_computer_datapath_verilog:multicycle_datapath|registers_two:b2v_PC                                                                      ; registers_two                                          ; work         ;
;       |registers_two:b2v_READ_DATA|                                                               ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |multicycle_computer_all|multicycle_computer_datapath_verilog:multicycle_datapath|registers_two:b2v_READ_DATA                                                               ; registers_two                                          ; work         ;
;       |registers_two:b2v_xPSR|                                                                    ; 8 (8)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |multicycle_computer_all|multicycle_computer_datapath_verilog:multicycle_datapath|registers_two:b2v_xPSR                                                                    ; registers_two                                          ; work         ;
;       |w_bit_four_to_one_mux:b2v_inst10|                                                          ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multicycle_computer_all|multicycle_computer_datapath_verilog:multicycle_datapath|w_bit_four_to_one_mux:b2v_inst10                                                          ; w_bit_four_to_one_mux                                  ; work         ;
;       |w_bit_four_to_one_mux:b2v_inst11|                                                          ; 46 (46)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multicycle_computer_all|multicycle_computer_datapath_verilog:multicycle_datapath|w_bit_four_to_one_mux:b2v_inst11                                                          ; w_bit_four_to_one_mux                                  ; work         ;
;       |w_bit_four_to_one_mux:b2v_inst14|                                                          ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multicycle_computer_all|multicycle_computer_datapath_verilog:multicycle_datapath|w_bit_four_to_one_mux:b2v_inst14                                                          ; w_bit_four_to_one_mux                                  ; work         ;
;       |w_bit_two_to_one_mux:b2v_inst103|                                                          ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multicycle_computer_all|multicycle_computer_datapath_verilog:multicycle_datapath|w_bit_two_to_one_mux:b2v_inst103                                                          ; w_bit_two_to_one_mux                                   ; work         ;
;       |w_bit_two_to_one_mux:b2v_inst3|                                                            ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multicycle_computer_all|multicycle_computer_datapath_verilog:multicycle_datapath|w_bit_two_to_one_mux:b2v_inst3                                                            ; w_bit_two_to_one_mux                                   ; work         ;
;       |w_bit_two_to_one_mux:b2v_inst5|                                                            ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multicycle_computer_all|multicycle_computer_datapath_verilog:multicycle_datapath|w_bit_two_to_one_mux:b2v_inst5                                                            ; w_bit_two_to_one_mux                                   ; work         ;
+---------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |multicycle_computer_all|multicycle_computer_controller_all:multicycle_controller|multicycle_controller_state_machine:controller_state_machine|current_state                                                                                                                                                            ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name              ; current_state.s15 ; current_state.s14 ; current_state.s13 ; current_state.s12 ; current_state.s11 ; current_state.s10 ; current_state.s9 ; current_state.s8 ; current_state.s7 ; current_state.s6 ; current_state.s5 ; current_state.s4 ; current_state.s3 ; current_state.s2 ; current_state.s1 ; current_state.s0 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; current_state.s0  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; current_state.s1  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; current_state.s2  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; current_state.s3  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; current_state.s4  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; current_state.s5  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; current_state.s6  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; current_state.s7  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; current_state.s8  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; current_state.s9  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; current_state.s10 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; current_state.s11 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; current_state.s12 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; current_state.s13 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; current_state.s14 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; current_state.s15 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------+
; Register name                                                                                                                           ; Reason for Removal ;
+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------+
; multicycle_computer_controller_all:multicycle_controller|multicycle_controller_state_machine:controller_state_machine|current_state.s15 ; Lost fanout        ;
; multicycle_computer_controller_all:multicycle_controller|multicycle_controller_state_machine:controller_state_machine|current_state~3   ; Lost fanout        ;
; multicycle_computer_controller_all:multicycle_controller|multicycle_controller_state_machine:controller_state_machine|current_state~4   ; Lost fanout        ;
; multicycle_computer_controller_all:multicycle_controller|multicycle_controller_state_machine:controller_state_machine|current_state~5   ; Lost fanout        ;
; multicycle_computer_controller_all:multicycle_controller|multicycle_controller_state_machine:controller_state_machine|current_state~6   ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~15                                 ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~47                                 ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~79                                 ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~111                                ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~143                                ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~175                                ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~207                                ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~239                                ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~271                                ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~303                                ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~335                                ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~367                                ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~399                                ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~431                                ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~463                                ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~495                                ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~527                                ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~559                                ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~591                                ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~623                                ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~655                                ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~687                                ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~719                                ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~751                                ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~783                                ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~815                                ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~847                                ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~879                                ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~911                                ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~943                                ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~975                                ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~1007                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~1039                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~1071                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~1103                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~1135                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~1167                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~1199                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~1231                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~1263                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~1295                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~1327                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~1359                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~1391                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~1423                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~1455                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~1487                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~1519                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~1551                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~1583                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~1615                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~1647                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~1679                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~1711                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~1743                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~1775                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~1807                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~1839                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~1871                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~1903                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~1935                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~1967                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~1999                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~2031                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~2063                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~2095                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~2127                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~2159                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~2191                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~2223                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~2255                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~2287                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~2319                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~2351                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~2383                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~2415                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~2447                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~2479                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~2511                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~2543                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~2575                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~2607                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~2639                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~2671                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~2703                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~2735                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~2767                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~2799                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~2831                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~2863                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~2895                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~2927                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~2959                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~2991                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~3023                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~3055                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~3087                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~3119                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~3151                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~3183                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~3215                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~3247                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~3279                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~3311                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~3343                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~3375                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~3407                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~3439                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~3471                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~3503                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~3535                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~3567                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~3599                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~3631                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~3663                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~3695                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~3727                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~3759                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~3791                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~3823                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~3855                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~3887                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~3919                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~3951                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~3983                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~4015                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~4047                               ; Lost fanout        ;
; multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem~4079                               ; Lost fanout        ;
; Total Number of Removed Registers = 133                                                                                                 ;                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4122  ;
; Number of registers using Synchronous Clear  ; 136   ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 4067  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |multicycle_computer_all|multicycle_computer_datapath_verilog:multicycle_datapath|register_file:b2v_inst1|registers_two:R0|A[1]                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |multicycle_computer_all|multicycle_computer_datapath_verilog:multicycle_datapath|register_file:b2v_inst1|registers_two:R1|A[0]                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |multicycle_computer_all|multicycle_computer_datapath_verilog:multicycle_datapath|registers_two:b2v_xPSR|A[2]                                                ;
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |multicycle_computer_all|multicycle_computer_datapath_verilog:multicycle_datapath|registers_two:b2v_INSTRUCTION_REGISTER|A[2]                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |multicycle_computer_all|multicycle_computer_datapath_verilog:multicycle_datapath|registers_two:b2v_PC|A[6]                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |multicycle_computer_all|multicycle_computer_datapath_verilog:multicycle_datapath|register_file:b2v_inst1|registers_two:R2|A[4]                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |multicycle_computer_all|multicycle_computer_datapath_verilog:multicycle_datapath|register_file:b2v_inst1|registers_two:R3|A[3]                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |multicycle_computer_all|multicycle_computer_datapath_verilog:multicycle_datapath|register_file:b2v_inst1|registers_two:R4|A[6]                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |multicycle_computer_all|multicycle_computer_datapath_verilog:multicycle_datapath|register_file:b2v_inst1|registers_two:SP|A[4]                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |multicycle_computer_all|multicycle_computer_datapath_verilog:multicycle_datapath|register_file:b2v_inst1|registers_two:LR|A[5]                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |multicycle_computer_all|multicycle_computer_datapath_verilog:multicycle_datapath|registers_two:b2v_xPSR|A[1]                                                ;
; 9:1                ; 8 bits    ; 48 LEs        ; 40 LEs               ; 8 LEs                  ; Yes        ; |multicycle_computer_all|multicycle_computer_datapath_verilog:multicycle_datapath|registers_two:b2v_HOLD_RD2|A[3]                                            ;
; 9:1                ; 8 bits    ; 48 LEs        ; 40 LEs               ; 8 LEs                  ; Yes        ; |multicycle_computer_all|multicycle_computer_datapath_verilog:multicycle_datapath|registers_two:b2v_HOLD_RD1|A[3]                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |multicycle_computer_all|multicycle_computer_controller_all:multicycle_controller|multicycle_controller_state_machine:controller_state_machine|current_state ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |multicycle_computer_all|multicycle_computer_datapath_verilog:multicycle_datapath|w_bit_four_to_one_mux:b2v_inst14|outs[7]                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |multicycle_computer_all|multicycle_computer_datapath_verilog:multicycle_datapath|barrel_shifter:b2v_inst9|ShiftRight1                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |multicycle_computer_all|multicycle_computer_datapath_verilog:multicycle_datapath|barrel_shifter:b2v_inst9|ShiftLeft0                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |multicycle_computer_all|multicycle_computer_datapath_verilog:multicycle_datapath|barrel_shifter:b2v_inst9|ShiftLeft0                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |multicycle_computer_all|multicycle_computer_datapath_verilog:multicycle_datapath|barrel_shifter:b2v_inst9|ShiftRight1                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |multicycle_computer_all|multicycle_computer_datapath_verilog:multicycle_datapath|barrel_shifter:b2v_inst9|ShiftLeft1                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |multicycle_computer_all|multicycle_computer_datapath_verilog:multicycle_datapath|barrel_shifter:b2v_inst9|ShiftRight0                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |multicycle_computer_all|multicycle_computer_datapath_verilog:multicycle_datapath|barrel_shifter:b2v_inst9|ShiftLeft1                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |multicycle_computer_all|multicycle_computer_datapath_verilog:multicycle_datapath|barrel_shifter:b2v_inst9|ShiftLeft1                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |multicycle_computer_all|multicycle_computer_datapath_verilog:multicycle_datapath|w_bit_four_to_one_mux:b2v_inst10|outs[5]                                   ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |multicycle_computer_all|multicycle_computer_datapath_verilog:multicycle_datapath|barrel_shifter:b2v_inst9|ShiftLeft0                                        ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |multicycle_computer_all|multicycle_computer_datapath_verilog:multicycle_datapath|barrel_shifter:b2v_inst9|ShiftRight0                                       ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |multicycle_computer_all|multicycle_computer_datapath_verilog:multicycle_datapath|w_bit_four_to_one_mux:b2v_inst11|outs[0]                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicycle_computer_datapath_verilog:multicycle_datapath|registers_two:b2v_ALU_RESULT ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; W              ; 8     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicycle_computer_datapath_verilog:multicycle_datapath|registers_two:b2v_HOLD_RD1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; W              ; 8     ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicycle_computer_datapath_verilog:multicycle_datapath|registers_two:b2v_HOLD_RD2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; W              ; 8     ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicycle_computer_datapath_verilog:multicycle_datapath|register_file:b2v_inst1|registers_two:R0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; W              ; 8     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicycle_computer_datapath_verilog:multicycle_datapath|register_file:b2v_inst1|registers_two:R1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; W              ; 8     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicycle_computer_datapath_verilog:multicycle_datapath|register_file:b2v_inst1|registers_two:R2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; W              ; 8     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicycle_computer_datapath_verilog:multicycle_datapath|register_file:b2v_inst1|registers_two:R3 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; W              ; 8     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicycle_computer_datapath_verilog:multicycle_datapath|register_file:b2v_inst1|registers_two:R4 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; W              ; 8     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicycle_computer_datapath_verilog:multicycle_datapath|register_file:b2v_inst1|registers_two:SP ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; W              ; 8     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicycle_computer_datapath_verilog:multicycle_datapath|register_file:b2v_inst1|registers_two:LR ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; W              ; 8     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicycle_computer_datapath_verilog:multicycle_datapath|register_file:b2v_inst1|registers_two:PC ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; W              ; 8     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicycle_computer_datapath_verilog:multicycle_datapath|register_file:b2v_inst1|w_bit_four_to_one_mux:mux_000_0 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; W              ; 8     ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicycle_computer_datapath_verilog:multicycle_datapath|register_file:b2v_inst1|w_bit_four_to_one_mux:mux_001_0 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; W              ; 8     ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicycle_computer_datapath_verilog:multicycle_datapath|register_file:b2v_inst1|w_bit_two_to_one_mux:mux_010_0 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; W              ; 8     ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicycle_computer_datapath_verilog:multicycle_datapath|register_file:b2v_inst1|w_bit_four_to_one_mux:mux_000_1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; W              ; 8     ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicycle_computer_datapath_verilog:multicycle_datapath|register_file:b2v_inst1|w_bit_four_to_one_mux:mux_001_1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; W              ; 8     ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicycle_computer_datapath_verilog:multicycle_datapath|register_file:b2v_inst1|w_bit_two_to_one_mux:mux_010_1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; W              ; 8     ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicycle_computer_datapath_verilog:multicycle_datapath|w_bit_four_to_one_mux:b2v_inst10 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; W              ; 8     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicycle_computer_datapath_verilog:multicycle_datapath|w_bit_two_to_one_mux:b2v_inst103 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; W              ; 8     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicycle_computer_datapath_verilog:multicycle_datapath|w_bit_two_to_one_mux:b2v_inst104 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; W              ; 3     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicycle_computer_datapath_verilog:multicycle_datapath|constant_value_gen:b2v_inst109 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; W              ; 3     ; Signed Integer                                                                                              ;
; constant_val   ; 6     ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicycle_computer_datapath_verilog:multicycle_datapath|w_bit_four_to_one_mux:b2v_inst11 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; W              ; 8     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicycle_computer_datapath_verilog:multicycle_datapath|alu_unit:b2v_inst12 ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; W              ; 8     ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicycle_computer_datapath_verilog:multicycle_datapath|w_bit_four_to_one_mux:b2v_inst14 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; W              ; 8     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicycle_computer_datapath_verilog:multicycle_datapath|w_bit_two_to_one_mux:b2v_inst3 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; W              ; 3     ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicycle_computer_datapath_verilog:multicycle_datapath|w_bit_two_to_one_mux:b2v_inst4 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; W              ; 3     ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicycle_computer_datapath_verilog:multicycle_datapath|w_bit_two_to_one_mux:b2v_inst5 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; W              ; 8     ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicycle_computer_datapath_verilog:multicycle_datapath|registers_two:b2v_INSTRUCTION_REGISTER ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; W              ; 32    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicycle_computer_datapath_verilog:multicycle_datapath|registers_two:b2v_PC ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; W              ; 8     ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicycle_computer_datapath_verilog:multicycle_datapath|constant_value_gen:b2v_provide_0 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; W              ; 8     ; Signed Integer                                                                                                ;
; constant_val   ; 0     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicycle_computer_datapath_verilog:multicycle_datapath|constant_value_gen:b2v_provide_1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; W              ; 8     ; Signed Integer                                                                                                ;
; constant_val   ; 1     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicycle_computer_datapath_verilog:multicycle_datapath|constant_value_gen:b2v_provide_7 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; W              ; 3     ; Signed Integer                                                                                                ;
; constant_val   ; 7     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicycle_computer_datapath_verilog:multicycle_datapath|registers_two:b2v_READ_DATA ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; W              ; 8     ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicycle_computer_datapath_verilog:multicycle_datapath|registers_two:b2v_xPSR ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; W              ; 4     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicycle_computer_controller_all:multicycle_controller|multicycle_controller_state_machine:controller_state_machine ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; s0             ; 0000  ; Unsigned Binary                                                                                                                           ;
; s1             ; 0001  ; Unsigned Binary                                                                                                                           ;
; s2             ; 0010  ; Unsigned Binary                                                                                                                           ;
; s3             ; 0011  ; Unsigned Binary                                                                                                                           ;
; s4             ; 0100  ; Unsigned Binary                                                                                                                           ;
; s5             ; 0101  ; Unsigned Binary                                                                                                                           ;
; s6             ; 0110  ; Unsigned Binary                                                                                                                           ;
; s7             ; 0111  ; Unsigned Binary                                                                                                                           ;
; s8             ; 1000  ; Unsigned Binary                                                                                                                           ;
; s9             ; 1001  ; Unsigned Binary                                                                                                                           ;
; s10            ; 1010  ; Unsigned Binary                                                                                                                           ;
; s11            ; 1011  ; Unsigned Binary                                                                                                                           ;
; s12            ; 1100  ; Unsigned Binary                                                                                                                           ;
; s13            ; 1101  ; Unsigned Binary                                                                                                                           ;
; s14            ; 1110  ; Unsigned Binary                                                                                                                           ;
; s15            ; 1111  ; Unsigned Binary                                                                                                                           ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicycle_computer_controller_all:multicycle_controller|multicycle_computer_controller_ALU_decoder:controller_ALU_decoder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; s0             ; 0000  ; Unsigned Binary                                                                                                                                ;
; s1             ; 0001  ; Unsigned Binary                                                                                                                                ;
; s2             ; 0010  ; Unsigned Binary                                                                                                                                ;
; s3             ; 0011  ; Unsigned Binary                                                                                                                                ;
; s4             ; 0100  ; Unsigned Binary                                                                                                                                ;
; s5             ; 0101  ; Unsigned Binary                                                                                                                                ;
; s6             ; 0110  ; Unsigned Binary                                                                                                                                ;
; s7             ; 0111  ; Unsigned Binary                                                                                                                                ;
; s8             ; 1000  ; Unsigned Binary                                                                                                                                ;
; s9             ; 1001  ; Unsigned Binary                                                                                                                                ;
; s10            ; 1010  ; Unsigned Binary                                                                                                                                ;
; s11            ; 1011  ; Unsigned Binary                                                                                                                                ;
; s12            ; 1100  ; Unsigned Binary                                                                                                                                ;
; s13            ; 1101  ; Unsigned Binary                                                                                                                                ;
; s14            ; 1110  ; Unsigned Binary                                                                                                                                ;
; s15            ; 1111  ; Unsigned Binary                                                                                                                                ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicycle_computer_controller_all:multicycle_controller|multicycle_computer_controller_state_dependent_control:controller_state_dependent_control ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; s0             ; 0000  ; Unsigned Binary                                                                                                                                                        ;
; s1             ; 0001  ; Unsigned Binary                                                                                                                                                        ;
; s2             ; 0010  ; Unsigned Binary                                                                                                                                                        ;
; s3             ; 0011  ; Unsigned Binary                                                                                                                                                        ;
; s4             ; 0100  ; Unsigned Binary                                                                                                                                                        ;
; s5             ; 0101  ; Unsigned Binary                                                                                                                                                        ;
; s6             ; 0110  ; Unsigned Binary                                                                                                                                                        ;
; s7             ; 0111  ; Unsigned Binary                                                                                                                                                        ;
; s8             ; 1000  ; Unsigned Binary                                                                                                                                                        ;
; s9             ; 1001  ; Unsigned Binary                                                                                                                                                        ;
; s10            ; 1010  ; Unsigned Binary                                                                                                                                                        ;
; s11            ; 1011  ; Unsigned Binary                                                                                                                                                        ;
; s12            ; 1100  ; Unsigned Binary                                                                                                                                                        ;
; s13            ; 1101  ; Unsigned Binary                                                                                                                                                        ;
; s14            ; 1110  ; Unsigned Binary                                                                                                                                                        ;
; s15            ; 1111  ; Unsigned Binary                                                                                                                                                        ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicycle_computer_controller_all:multicycle_controller|multicycle_computer_controller_xPSR_write:controller_xPSR_write_enable ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; s0             ; 0000  ; Unsigned Binary                                                                                                                                     ;
; s1             ; 0001  ; Unsigned Binary                                                                                                                                     ;
; s2             ; 0010  ; Unsigned Binary                                                                                                                                     ;
; s3             ; 0011  ; Unsigned Binary                                                                                                                                     ;
; s4             ; 0100  ; Unsigned Binary                                                                                                                                     ;
; s5             ; 0101  ; Unsigned Binary                                                                                                                                     ;
; s6             ; 0110  ; Unsigned Binary                                                                                                                                     ;
; s7             ; 0111  ; Unsigned Binary                                                                                                                                     ;
; s8             ; 1000  ; Unsigned Binary                                                                                                                                     ;
; s9             ; 1001  ; Unsigned Binary                                                                                                                                     ;
; s10            ; 1010  ; Unsigned Binary                                                                                                                                     ;
; s11            ; 1011  ; Unsigned Binary                                                                                                                                     ;
; s12            ; 1100  ; Unsigned Binary                                                                                                                                     ;
; s13            ; 1101  ; Unsigned Binary                                                                                                                                     ;
; s14            ; 1110  ; Unsigned Binary                                                                                                                                     ;
; s15            ; 1111  ; Unsigned Binary                                                                                                                                     ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicycle_computer_controller_all:multicycle_controller|multicycle_computer_controller_condition_check:controller_condition_check ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; cond0          ; 0000  ; Unsigned Binary                                                                                                                                        ;
; cond1          ; 0001  ; Unsigned Binary                                                                                                                                        ;
; cond2          ; 0010  ; Unsigned Binary                                                                                                                                        ;
; cond3          ; 0011  ; Unsigned Binary                                                                                                                                        ;
; cond4          ; 0100  ; Unsigned Binary                                                                                                                                        ;
; cond5          ; 0101  ; Unsigned Binary                                                                                                                                        ;
; cond6          ; 0110  ; Unsigned Binary                                                                                                                                        ;
; cond7          ; 0111  ; Unsigned Binary                                                                                                                                        ;
; cond8          ; 1000  ; Unsigned Binary                                                                                                                                        ;
; cond9          ; 1001  ; Unsigned Binary                                                                                                                                        ;
; cond10         ; 1010  ; Unsigned Binary                                                                                                                                        ;
; cond11         ; 1011  ; Unsigned Binary                                                                                                                                        ;
; cond12         ; 1100  ; Unsigned Binary                                                                                                                                        ;
; cond13         ; 1101  ; Unsigned Binary                                                                                                                                        ;
; cond14         ; 1110  ; Unsigned Binary                                                                                                                                        ;
; cond15         ; 1111  ; Unsigned Binary                                                                                                                                        ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicycle_computer_datapath_verilog:multicycle_datapath|registers_two:b2v_READ_DATA" ;
+------+-------+----------+----------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                ;
+------+-------+----------+----------------------------------------------------------------------------------------+
; wen  ; Input ; Info     ; Stuck at VCC                                                                           ;
+------+-------+----------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicycle_computer_datapath_verilog:multicycle_datapath|register_file:b2v_inst1|registers_two:PC" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                             ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------+
; wen  ; Input ; Info     ; Stuck at VCC                                                                                        ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicycle_computer_datapath_verilog:multicycle_datapath|registers_two:b2v_HOLD_RD2" ;
+------+-------+----------+---------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                               ;
+------+-------+----------+---------------------------------------------------------------------------------------+
; wen  ; Input ; Info     ; Stuck at VCC                                                                          ;
+------+-------+----------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicycle_computer_datapath_verilog:multicycle_datapath|registers_two:b2v_HOLD_RD1" ;
+------+-------+----------+---------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                               ;
+------+-------+----------+---------------------------------------------------------------------------------------+
; wen  ; Input ; Info     ; Stuck at VCC                                                                          ;
+------+-------+----------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicycle_computer_datapath_verilog:multicycle_datapath|registers_two:b2v_ALU_RESULT" ;
+------+-------+----------+-----------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                 ;
+------+-------+----------+-----------------------------------------------------------------------------------------+
; wen  ; Input ; Info     ; Stuck at VCC                                                                            ;
+------+-------+----------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 4122                        ;
;     ENA               ; 3972                        ;
;     ENA SCLR          ; 95                          ;
;     SCLR              ; 41                          ;
;     plain             ; 14                          ;
; arriav_lcell_comb     ; 1747                        ;
;     arith             ; 29                          ;
;         0 data inputs ; 5                           ;
;         5 data inputs ; 24                          ;
;     extend            ; 994                         ;
;         7 data inputs ; 994                         ;
;     normal            ; 724                         ;
;         1 data inputs ; 43                          ;
;         2 data inputs ; 173                         ;
;         3 data inputs ; 55                          ;
;         4 data inputs ; 41                          ;
;         5 data inputs ; 92                          ;
;         6 data inputs ; 320                         ;
; boundary_port         ; 26                          ;
;                       ;                             ;
; Max LUT depth         ; 14.10                       ;
; Average LUT depth     ; 7.29                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun Jun 05 22:51:12 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off multicycle_computer -c multicycle_computer
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file multicycle_computer_datapath_verilog.v
    Info (12023): Found entity 1: multicycle_computer_datapath_verilog File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_datapath_verilog.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file multicycle_computer_controller_condition_check.v
    Info (12023): Found entity 1: multicycle_computer_controller_condition_check File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_condition_check.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file branch_tb.v
    Info (12023): Found entity 1: branch_tb File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/branch_tb.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file w_bit_two_to_one_mux.v
    Info (12023): Found entity 1: w_bit_two_to_one_mux File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/w_bit_two_to_one_mux.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file w_bit_four_to_one_mux.v
    Info (12023): Found entity 1: w_bit_four_to_one_mux File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/w_bit_four_to_one_mux.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register_file.v
    Info (12023): Found entity 1: register_file File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/register_file.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file registers_two.v
    Info (12023): Found entity 1: registers_two File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/registers_two.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file immediate_extender.v
    Info (12023): Found entity 1: immediate_extender File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/immediate_extender.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file data_memory.v
    Info (12023): Found entity 1: data_memory File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/data_memory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file constant_value_gen.v
    Info (12023): Found entity 1: constant_value_gen File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/constant_value_gen.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file barrel_shifter.v
    Info (12023): Found entity 1: barrel_shifter File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/barrel_shifter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_unit.v
    Info (12023): Found entity 1: alu_unit File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/alu_unit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register_file_updated_tb.v
    Info (12023): Found entity 1: register_file_updated_tb File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/register_file_updated_tb.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memory_tb.v
    Info (12023): Found entity 1: memory_tb File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/memory_tb.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file barrel_shifter_tb.v
    Info (12023): Found entity 1: barrel_shifter_tb File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/barrel_shifter_tb.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file immediate_extender_tb.v
    Info (12023): Found entity 1: immediate_extender_tb File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/immediate_extender_tb.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file multicycle_computer_datapath.bdf
    Info (12023): Found entity 1: multicycle_computer_datapath
Info (12021): Found 1 design units, including 1 entities, in source file multicycle_computer_all.v
    Info (12023): Found entity 1: multicycle_computer_all File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_all.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file multicycle_controller_state_machine.v
    Info (12023): Found entity 1: multicycle_controller_state_machine File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_controller_state_machine.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file load_tb.v
    Info (12023): Found entity 1: load_tb File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/load_tb.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file store_tb.v
    Info (12023): Found entity 1: store_tb File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/store_tb.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file add_direct_tb.v
    Info (12023): Found entity 1: add_direct_tb File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/add_direct_tb.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file subtract_direct_tb.v
    Info (12023): Found entity 1: subtract_direct_tb File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/subtract_direct_tb.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file and_tb.v
    Info (12023): Found entity 1: and_tb File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/and_tb.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file or_tb.v
    Info (12023): Found entity 1: or_tb File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/or_tb.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file xor_tb.v
    Info (12023): Found entity 1: xor_tb File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/xor_tb.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clear_tb.v
    Info (12023): Found entity 1: clear_tb File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/clear_tb.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file shift_tb.v
    Info (12023): Found entity 1: shift_tb File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/shift_tb.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file load_register_with_immediate_tb.v
    Info (12023): Found entity 1: load_register_with_immediate_tb File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/load_register_with_immediate_tb.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file multicycle_computer_controller_alu_decoder.v
    Info (12023): Found entity 1: multicycle_computer_controller_ALU_decoder File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_ALU_decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file multicycle_computer_controller_all.v
    Info (12023): Found entity 1: multicycle_computer_controller_all File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_all.v Line: 1
Warning (10238): Verilog Module Declaration warning at multicycle_controller_instruction_decoder.v(5): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "multicycle_controller_instruction_decoder" File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_controller_instruction_decoder.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file multicycle_controller_instruction_decoder.v
    Info (12023): Found entity 1: multicycle_controller_instruction_decoder File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_controller_instruction_decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file multicycle_computer_controller_state_dependent_control.v
    Info (12023): Found entity 1: multicycle_computer_controller_state_dependent_control File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_state_dependent_control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file multicycle_computer_controller_xpsr_write.v
    Info (12023): Found entity 1: multicycle_computer_controller_xPSR_write File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_xPSR_write.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file unified_multicycle_computer_tb.v
    Info (12023): Found entity 1: unified_multicycle_computer_tb File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/unified_multicycle_computer_tb.v Line: 1
Info (12127): Elaborating entity "multicycle_computer_all" for the top level hierarchy
Info (12128): Elaborating entity "multicycle_computer_datapath_verilog" for hierarchy "multicycle_computer_datapath_verilog:multicycle_datapath" File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_all.v Line: 28
Info (12128): Elaborating entity "registers_two" for hierarchy "multicycle_computer_datapath_verilog:multicycle_datapath|registers_two:b2v_ALU_RESULT" File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_datapath_verilog.v Line: 110
Info (12128): Elaborating entity "data_memory" for hierarchy "multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY" File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_datapath_verilog.v Line: 119
Info (12128): Elaborating entity "register_file" for hierarchy "multicycle_computer_datapath_verilog:multicycle_datapath|register_file:b2v_inst1" File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_datapath_verilog.v Line: 153
Info (12128): Elaborating entity "w_bit_four_to_one_mux" for hierarchy "multicycle_computer_datapath_verilog:multicycle_datapath|register_file:b2v_inst1|w_bit_four_to_one_mux:mux_000_0" File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/register_file.v Line: 59
Info (12128): Elaborating entity "w_bit_two_to_one_mux" for hierarchy "multicycle_computer_datapath_verilog:multicycle_datapath|register_file:b2v_inst1|w_bit_two_to_one_mux:mux_010_0" File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/register_file.v Line: 61
Info (12128): Elaborating entity "w_bit_two_to_one_mux" for hierarchy "multicycle_computer_datapath_verilog:multicycle_datapath|w_bit_two_to_one_mux:b2v_inst104" File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_datapath_verilog.v Line: 178
Info (12128): Elaborating entity "constant_value_gen" for hierarchy "multicycle_computer_datapath_verilog:multicycle_datapath|constant_value_gen:b2v_inst109" File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_datapath_verilog.v Line: 183
Warning (10230): Verilog HDL assignment warning at constant_value_gen.v(10): truncated value with size 32 to match size of target (3) File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/constant_value_gen.v Line: 10
Info (12128): Elaborating entity "alu_unit" for hierarchy "multicycle_computer_datapath_verilog:multicycle_datapath|alu_unit:b2v_inst12" File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_datapath_verilog.v Line: 206
Info (12128): Elaborating entity "immediate_extender" for hierarchy "multicycle_computer_datapath_verilog:multicycle_datapath|immediate_extender:b2v_inst19" File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_datapath_verilog.v Line: 222
Info (12128): Elaborating entity "barrel_shifter" for hierarchy "multicycle_computer_datapath_verilog:multicycle_datapath|barrel_shifter:b2v_inst9" File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_datapath_verilog.v Line: 256
Info (12128): Elaborating entity "registers_two" for hierarchy "multicycle_computer_datapath_verilog:multicycle_datapath|registers_two:b2v_INSTRUCTION_REGISTER" File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_datapath_verilog.v Line: 264
Info (12128): Elaborating entity "constant_value_gen" for hierarchy "multicycle_computer_datapath_verilog:multicycle_datapath|constant_value_gen:b2v_provide_0" File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_datapath_verilog.v Line: 278
Warning (10230): Verilog HDL assignment warning at constant_value_gen.v(10): truncated value with size 32 to match size of target (8) File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/constant_value_gen.v Line: 10
Info (12128): Elaborating entity "constant_value_gen" for hierarchy "multicycle_computer_datapath_verilog:multicycle_datapath|constant_value_gen:b2v_provide_1" File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_datapath_verilog.v Line: 284
Warning (10230): Verilog HDL assignment warning at constant_value_gen.v(10): truncated value with size 32 to match size of target (8) File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/constant_value_gen.v Line: 10
Info (12128): Elaborating entity "constant_value_gen" for hierarchy "multicycle_computer_datapath_verilog:multicycle_datapath|constant_value_gen:b2v_provide_7" File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_datapath_verilog.v Line: 290
Warning (10230): Verilog HDL assignment warning at constant_value_gen.v(10): truncated value with size 32 to match size of target (3) File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/constant_value_gen.v Line: 10
Info (12128): Elaborating entity "registers_two" for hierarchy "multicycle_computer_datapath_verilog:multicycle_datapath|registers_two:b2v_xPSR" File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_datapath_verilog.v Line: 309
Info (12128): Elaborating entity "multicycle_computer_controller_all" for hierarchy "multicycle_computer_controller_all:multicycle_controller" File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_all.v Line: 38
Info (12128): Elaborating entity "multicycle_controller_state_machine" for hierarchy "multicycle_computer_controller_all:multicycle_controller|multicycle_controller_state_machine:controller_state_machine" File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_all.v Line: 49
Warning (10036): Verilog HDL or VHDL warning at multicycle_controller_state_machine.v(21): object "cond" assigned a value but never read File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_controller_state_machine.v Line: 21
Warning (10036): Verilog HDL or VHDL warning at multicycle_controller_state_machine.v(26): object "Link_branch" assigned a value but never read File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_controller_state_machine.v Line: 26
Info (12128): Elaborating entity "multicycle_computer_controller_ALU_decoder" for hierarchy "multicycle_computer_controller_all:multicycle_controller|multicycle_computer_controller_ALU_decoder:controller_ALU_decoder" File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_all.v Line: 56
Info (12128): Elaborating entity "multicycle_controller_instruction_decoder" for hierarchy "multicycle_computer_controller_all:multicycle_controller|multicycle_controller_instruction_decoder:controller_instruction_decoder" File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_all.v Line: 63
Warning (10036): Verilog HDL or VHDL warning at multicycle_controller_instruction_decoder.v(12): object "cmd" assigned a value but never read File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_controller_instruction_decoder.v Line: 12
Info (12128): Elaborating entity "multicycle_computer_controller_state_dependent_control" for hierarchy "multicycle_computer_controller_all:multicycle_controller|multicycle_computer_controller_state_dependent_control:controller_state_dependent_control" File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_all.v Line: 72
Warning (10036): Verilog HDL or VHDL warning at multicycle_computer_controller_state_dependent_control.v(37): object "cond" assigned a value but never read File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_state_dependent_control.v Line: 37
Warning (10036): Verilog HDL or VHDL warning at multicycle_computer_controller_state_dependent_control.v(38): object "cmd" assigned a value but never read File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_state_dependent_control.v Line: 38
Warning (10036): Verilog HDL or VHDL warning at multicycle_computer_controller_state_dependent_control.v(39): object "Ind_data" assigned a value but never read File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_state_dependent_control.v Line: 39
Warning (10036): Verilog HDL or VHDL warning at multicycle_computer_controller_state_dependent_control.v(40): object "Im" assigned a value but never read File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_state_dependent_control.v Line: 40
Warning (10036): Verilog HDL or VHDL warning at multicycle_computer_controller_state_dependent_control.v(41): object "Ind_branch" assigned a value but never read File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_state_dependent_control.v Line: 41
Warning (10036): Verilog HDL or VHDL warning at multicycle_computer_controller_state_dependent_control.v(43): object "Load_memory" assigned a value but never read File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_state_dependent_control.v Line: 43
Warning (10235): Verilog HDL Always Construct warning at multicycle_computer_controller_state_dependent_control.v(63): variable "op" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_state_dependent_control.v Line: 63
Warning (10235): Verilog HDL Always Construct warning at multicycle_computer_controller_state_dependent_control.v(69): variable "op" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_state_dependent_control.v Line: 69
Warning (10235): Verilog HDL Always Construct warning at multicycle_computer_controller_state_dependent_control.v(75): variable "op" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_state_dependent_control.v Line: 75
Warning (10235): Verilog HDL Always Construct warning at multicycle_computer_controller_state_dependent_control.v(139): variable "Link_branch" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_state_dependent_control.v Line: 139
Warning (10235): Verilog HDL Always Construct warning at multicycle_computer_controller_state_dependent_control.v(166): variable "Link_branch" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_state_dependent_control.v Line: 166
Info (12128): Elaborating entity "multicycle_computer_controller_xPSR_write" for hierarchy "multicycle_computer_controller_all:multicycle_controller|multicycle_computer_controller_xPSR_write:controller_xPSR_write_enable" File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_all.v Line: 77
Warning (10235): Verilog HDL Always Construct warning at multicycle_computer_controller_xPSR_write.v(20): variable "flag_write" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_xPSR_write.v Line: 20
Info (12128): Elaborating entity "multicycle_computer_controller_condition_check" for hierarchy "multicycle_computer_controller_all:multicycle_controller|multicycle_computer_controller_condition_check:controller_condition_check" File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_all.v Line: 81
Warning (10235): Verilog HDL Always Construct warning at multicycle_computer_controller_condition_check.v(19): variable "condition_field" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_condition_check.v Line: 19
Warning (10235): Verilog HDL Always Construct warning at multicycle_computer_controller_condition_check.v(21): variable "FLAGS" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_condition_check.v Line: 21
Warning (10235): Verilog HDL Always Construct warning at multicycle_computer_controller_condition_check.v(24): variable "FLAGS" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_condition_check.v Line: 24
Warning (10235): Verilog HDL Always Construct warning at multicycle_computer_controller_condition_check.v(27): variable "FLAGS" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_condition_check.v Line: 27
Warning (10235): Verilog HDL Always Construct warning at multicycle_computer_controller_condition_check.v(30): variable "FLAGS" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_condition_check.v Line: 30
Warning (10235): Verilog HDL Always Construct warning at multicycle_computer_controller_condition_check.v(33): variable "FLAGS" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_condition_check.v Line: 33
Warning (10235): Verilog HDL Always Construct warning at multicycle_computer_controller_condition_check.v(36): variable "FLAGS" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_condition_check.v Line: 36
Warning (10235): Verilog HDL Always Construct warning at multicycle_computer_controller_condition_check.v(39): variable "FLAGS" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_condition_check.v Line: 39
Warning (10235): Verilog HDL Always Construct warning at multicycle_computer_controller_condition_check.v(42): variable "FLAGS" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_condition_check.v Line: 42
Warning (10235): Verilog HDL Always Construct warning at multicycle_computer_controller_condition_check.v(45): variable "FLAGS" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_condition_check.v Line: 45
Warning (10235): Verilog HDL Always Construct warning at multicycle_computer_controller_condition_check.v(48): variable "FLAGS" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_condition_check.v Line: 48
Warning (10235): Verilog HDL Always Construct warning at multicycle_computer_controller_condition_check.v(51): variable "FLAGS" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_condition_check.v Line: 51
Warning (10235): Verilog HDL Always Construct warning at multicycle_computer_controller_condition_check.v(54): variable "FLAGS" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_condition_check.v Line: 54
Warning (10235): Verilog HDL Always Construct warning at multicycle_computer_controller_condition_check.v(57): variable "FLAGS" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_condition_check.v Line: 57
Warning (10235): Verilog HDL Always Construct warning at multicycle_computer_controller_condition_check.v(60): variable "FLAGS" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/multicycle_computer_controller_condition_check.v Line: 60
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "multicycle_computer_datapath_verilog:multicycle_datapath|data_memory:b2v_DATA_INSTRUCTION_MEMORY|mem" is uninferred due to asynchronous read logic File: C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/data_memory.v Line: 14
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/hemre/OneDrive/Belgeler/multicycle_computer/project_file/db/multicycle_computer.ram0_data_memory_8ae84398.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (286030): Timing-Driven Synthesis is running
Info (17049): 133 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 5817 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 24 output pins
    Info (21061): Implemented 5791 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings
    Info: Peak virtual memory: 4828 megabytes
    Info: Processing ended: Sun Jun 05 22:51:41 2022
    Info: Elapsed time: 00:00:29
    Info: Total CPU time (on all processors): 00:00:53


