// Seed: 3396320723
module module_0 ();
  assign module_1.id_13 = 0;
  logic [7:0][1 'b0 : -1] id_1;
endmodule
module module_1 #(
    parameter id_12 = 32'd23,
    parameter id_13 = 32'd61,
    parameter id_2  = 32'd81,
    parameter id_3  = 32'd9,
    parameter id_5  = 32'd90,
    parameter id_8  = 32'd25,
    parameter id_9  = 32'd96
) (
    output wor id_0,
    input tri0 id_1,
    output supply0 _id_2,
    input tri0 _id_3,
    output tri0 id_4,
    input wire _id_5,
    input supply1 id_6,
    input tri id_7,
    input supply1 _id_8,
    input supply0 _id_9,
    output supply0 id_10,
    output wor id_11,
    output supply1 _id_12,
    input tri1 _id_13
);
  assign id_4 = id_3;
  wire id_15[id_2 : id_13][id_9 : id_5  (  (  id_3  )  , "" ,  1 'b0 ==  id_12  ,  -1  )];
  parameter id_16 = ~^1;
  logic [{  1 'b0 ,  id_8  -  1  } : id_5] id_17;
  wire id_18;
  ;
  always id_11 -= 1;
  wire id_19;
  module_0 modCall_1 ();
  if (1'b0) assign id_4 = 1;
  else begin : LABEL_0
    begin : LABEL_1
      begin : LABEL_2
        wire id_20;
        ;
      end
    end
  end
endmodule
