==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2016.1
Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Setting target device to 'xc7a100tcsg324-1'
@I [HLS-10] Analyzing design file 'bubbleSort.c' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [XFORM-603] Inlining function 'ap_fixed_base<78, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'hls::cast_IEEE754<int, float>' (r:/builds/2016.1/continuous/2016_04_08_1538259/src/products/hls/hls_lib/src/hls/hls_round.h:371).
@I [XFORM-603] Inlining function 'ap_fixed_base<1, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<55, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
@I [HLS-10] Checking synthesizability ...
@I [XFORM-602] Inlining function 'fp_struct<float>::mantissa' into 'hls::cast_IEEE754<int, float>' (r:/builds/2016.1/continuous/2016_04_08_1538259/src/products/hls/hls_lib/src/hls/hls_round.h:368) automatically.
@I [XFORM-602] Inlining function 'fp_struct<float>::expv' into 'hls::cast_IEEE754<int, float>' (r:/builds/2016.1/continuous/2016_04_08_1538259/src/products/hls/hls_lib/src/hls/hls_round.h:371) automatically.
@I [XFORM-602] Inlining function 'fp_struct<float>::__signbit' into 'hls::cast_IEEE754<int, float>' (r:/builds/2016.1/continuous/2016_04_08_1538259/src/products/hls/hls_lib/src/hls/hls_round.h:383) automatically.
@I [XFORM-602] Inlining function 'hls::cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2016.1/continuous/2016_04_08_1538259/src/products/hls/hls_lib/src/lib_floatconversion.cpp:39) automatically.
@I [XFORM-602] Inlining function '__hls_fptosi_float_i32' into 'swap' (bubbleSort.c:17) automatically.
@I [XFORM-602] Inlining function 'swap' into 'bubbleSort' (bubbleSort.c:31) automatically.
@I [XFORM-602] Inlining function 'fp_struct<float>::mantissa' into 'hls::cast_IEEE754<int, float>' (r:/builds/2016.1/continuous/2016_04_08_1538259/src/products/hls/hls_lib/src/hls/hls_round.h:368) automatically.
@I [XFORM-602] Inlining function 'fp_struct<float>::expv' into 'hls::cast_IEEE754<int, float>' (r:/builds/2016.1/continuous/2016_04_08_1538259/src/products/hls/hls_lib/src/hls/hls_round.h:371) automatically.
@I [XFORM-602] Inlining function 'fp_struct<float>::__signbit' into 'hls::cast_IEEE754<int, float>' (r:/builds/2016.1/continuous/2016_04_08_1538259/src/products/hls/hls_lib/src/hls/hls_round.h:383) automatically.
@I [XFORM-602] Inlining function 'hls::cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2016.1/continuous/2016_04_08_1538259/src/products/hls/hls_lib/src/lib_floatconversion.cpp:39) automatically.
@I [XFORM-602] Inlining function '__hls_fptosi_float_i32' into 'swap' (bubbleSort.c:17) automatically.
@I [XFORM-602] Inlining function 'swap' into 'bubbleSort' (bubbleSort.c:31) automatically.
@I [XFORM-401] Performing if-conversion on hyperblock from (bubbleSort.c:14:18) to (bubbleSort.c:31:21) in function 'bubbleSort'... converting 4 basic blocks.
@I [HLS-111] Elapsed time: 16.646 seconds; current memory usage: 290 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'bubbleSort' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'bubbleSort' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.162 seconds; current memory usage: 290 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'bubbleSort' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.104 seconds; current memory usage: 290 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'bubbleSort' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'bubbleSort/A' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on function 'bubbleSort' to 'ap_ctrl_hs'.
@I [RTGEN-100] Generating core module 'bubbleSort_fcmp_32ns_32ns_1_1': 1 instance(s).
@I [RTGEN-100] Generating core module 'bubbleSort_sitofp_32ns_32_6': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'bubbleSort'.
@I [HLS-111] Elapsed time: 0.126 seconds; current memory usage: 290 MB.
@I [HLS-10] Finished generating all RTL models.
@I [SYSC-301] Generating SystemC RTL for bubbleSort.
@I [VHDL-304] Generating VHDL RTL for bubbleSort.
@I [VLOG-307] Generating Verilog RTL for bubbleSort.
@I [HLS-112] Total elapsed time: 17.726 seconds; peak memory usage: 290 MB.
