 Timing Path to c_reg[58]/D 
  
 Path Start Point : SC_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[58] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       57.846   c    K        | 
|    CTS_L1_c_tid0_294/A      CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z      CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       56.9643  F    K        | 
|    clk_gate_SC_reg/CK       CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_SC_reg/GCK      CLKGATETST_X8 Rise  0.1860 0.0320 0.0070 5.25557  1.42116  6.67673           1       56.9643  FA   K        | 
|    CTS_L3_c_tid1_111/A      CLKBUF_X3     Rise  0.1860 0.0000 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_111/Z      CLKBUF_X3     Rise  0.2720 0.0860 0.0740 46.9985  36.0868  83.0854           38      57.4219  F    K        | 
| Data Path:                                                                                                                              | 
|    SC_reg[0]/CK             DFF_X1        Rise  0.2810 0.0090 0.0730          0.949653                                    F             | 
|    SC_reg[0]/Q              DFF_X1        Rise  0.4000 0.1190 0.0250 1.1416   8.36581  9.50741           4       61.6741  F             | 
|    i_64_1_381/A3            NOR3_X1       Rise  0.4000 0.0000 0.0250          1.6163                                                    | 
|    i_64_1_381/ZN            NOR3_X1       Fall  0.4230 0.0230 0.0130 0.291595 6.20185  6.49344           1       61.6741                | 
|    i_64_1_409/A2            NAND2_X4      Fall  0.4230 0.0000 0.0130          5.61536                                                   | 
|    i_64_1_409/ZN            NAND2_X4      Rise  0.5040 0.0810 0.0680 33.2831  76.6489  109.932           38      61.6741                | 
|    i_64_1_408/A             INV_X4        Rise  0.5140 0.0100 0.0690          6.25843                                                   | 
|    i_64_1_408/ZN            INV_X4        Fall  0.5690 0.0550 0.0350 27.0731  61.0726  88.1457           36      55.7254                | 
|    i_64_1_377/A2            AND2_X4       Fall  0.5780 0.0090 0.0360          3.22374                                                   | 
|    i_64_1_377/ZN            AND2_X4       Fall  0.6470 0.0690 0.0240 30.0106  50.8887  80.8993           32      52.1205                | 
|    i_64_1_315/C2            AOI222_X1     Fall  0.6510 0.0040 0.0240          1.50088                                                   | 
|    i_64_1_315/ZN            AOI222_X1     Rise  0.7530 0.1020 0.0520 0.544308 1.70023  2.24454           1       54.691                 | 
|    i_64_1_314/A             INV_X1        Rise  0.7530 0.0000 0.0520          1.70023                                                   | 
|    i_64_1_314/ZN            INV_X1        Fall  0.7900 0.0370 0.0240 3.06555  10.3261  13.3916           7       54.691                 | 
|    i_64_197/multiplicand[1]               Fall  0.7900 0.0000                                                                           | 
|    i_64_197/i_187/A1        NOR2_X1       Fall  0.7910 0.0010 0.0240          1.41309                                                   | 
|    i_64_197/i_187/ZN        NOR2_X1       Rise  0.8220 0.0310 0.0180 0.338002 1.62635  1.96435           1       51.9978                | 
|    i_64_197/i_184/A         AOI21_X1      Rise  0.8220 0.0000 0.0180          1.62635                                                   | 
|    i_64_197/i_184/ZN        AOI21_X1      Fall  0.8420 0.0200 0.0140 0.695326 3.84836  4.54369           2       51.9978                | 
|    i_64_197/i_183/B2        OAI22_X1      Fall  0.8420 0.0000 0.0140          1.55047                                                   | 
|    i_64_197/i_183/ZN        OAI22_X1      Rise  0.9040 0.0620 0.0470 1.25992  3.90286  5.16278           2       51.9978                | 
|    i_64_197/i_182/A         OAI21_X1      Rise  0.9040 0.0000 0.0470          1.67072                                                   | 
|    i_64_197/i_182/ZN        OAI21_X1      Fall  0.9310 0.0270 0.0130 0.227226 1.6642   1.89142           1       48.3036                | 
|    i_64_197/i_181/A2        NAND2_X1      Fall  0.9310 0.0000 0.0130          1.50228                                                   | 
|    i_64_197/i_181/ZN        NAND2_X1      Rise  0.9650 0.0340 0.0240 2.58407  5.49545  8.07951           3       54.6652                | 
|    i_64_197/i_175/A3        NOR3_X1       Rise  0.9650 0.0000 0.0240          1.6163                                                    | 
|    i_64_197/i_175/ZN        NOR3_X1       Fall  0.9810 0.0160 0.0100 0.833529 1.60595  2.43948           1       54.6652                | 
|    i_64_197/i_167/A4        NOR4_X1       Fall  0.9810 0.0000 0.0100          1.55423                                                   | 
|    i_64_197/i_167/ZN        NOR4_X1       Rise  1.1080 0.1270 0.0850 0.695004 5.49606  6.19106           3       57.6451                | 
|    i_64_197/i_161/A3        NOR3_X1       Rise  1.1080 0.0000 0.0850          1.6163                                                    | 
|    i_64_197/i_161/ZN        NOR3_X1       Fall  1.1260 0.0180 0.0210 0.347331 1.60595  1.95328           1       57.6451                | 
|    i_64_197/i_153/A4        NOR4_X1       Fall  1.1260 0.0000 0.0210          1.55423                                                   | 
|    i_64_197/i_153/ZN        NOR4_X1       Rise  1.2790 0.1530 0.1040 0.88007  7.32194  8.20201           3       55.3125                | 
|    i_64_197/i_147/A3        NOR3_X2       Rise  1.2790 0.0000 0.1040          3.44279                                                   | 
|    i_64_197/i_147/ZN        NOR3_X2       Fall  1.2950 0.0160 0.0230 1.60364  1.60595  3.20959           1       55.3125                | 
|    i_64_197/i_139/A4        NOR4_X1       Fall  1.2950 0.0000 0.0230          1.55423                                                   | 
|    i_64_197/i_139/ZN        NOR4_X1       Rise  1.4280 0.1330 0.0870 0.867698 5.49545  6.36314           3       54.2746                | 
|    i_64_197/i_133/A3        NOR3_X1       Rise  1.4280 0.0000 0.0870          1.6163                                                    | 
|    i_64_197/i_133/ZN        NOR3_X1       Fall  1.4500 0.0220 0.0230 1.32614  1.7368   3.06294           1       54.2746                | 
|    i_64_197/i_201/A1        NOR4_X1       Fall  1.4500 0.0000 0.0230          1.34349                                                   | 
|    i_64_197/i_201/ZN        NOR4_X1       Rise  1.5630 0.1130 0.0970 1.01924  6.43738  7.45662           4       55.3013                | 
|    i_64_197/i_65/B1         AOI21_X1      Rise  1.5630 0.0000 0.0970          1.647                                                     | 
|    i_64_197/i_65/ZN         AOI21_X1      Fall  1.5970 0.0340 0.0300 0.737578 3.80404  4.54162           2       55.3013                | 
|    i_64_197/i_64/B2         OAI21_X1      Fall  1.5970 0.0000 0.0300          1.55833                                                   | 
|    i_64_197/i_64/ZN         OAI21_X1      Rise  1.6380 0.0410 0.0210 0.259223 1.70023  1.95945           1       55.3013                | 
|    i_64_197/i_63/A          INV_X1        Rise  1.6380 0.0000 0.0210          1.70023                                                   | 
|    i_64_197/i_63/ZN         INV_X1        Fall  1.6530 0.0150 0.0090 0.450473 3.80404  4.25451           2       55.3013                | 
|    i_64_197/i_58/A          XOR2_X1       Fall  1.6530 0.0000 0.0090          2.18123                                                   | 
|    i_64_197/i_58/Z          XOR2_X1       Fall  1.7040 0.0510 0.0120 0.411993 1.63668  2.04867           1       55.3013                | 
|    i_64_197/p_0[22]                       Fall  1.7040 0.0000                                                                           | 
|    i_64_1_287/A1            AOI222_X1     Fall  1.7040 0.0000 0.0120          1.40277                                                   | 
|    i_64_1_287/ZN            AOI222_X1     Rise  1.7890 0.0850 0.0760 0.703595 5.01363  5.71722           3       55.3013                | 
|    i_64_1_286/A             INV_X1        Rise  1.7890 0.0000 0.0760          1.70023                                                   | 
|    i_64_1_286/ZN            INV_X1        Fall  1.8100 0.0210 0.0200 0.717135 4.35233  5.06947           3       55.3013                | 
|    i_64_203/p_1[53]                       Fall  1.8100 0.0000                                                                           | 
|    i_64_203/i_196/A2        OR3_X2        Fall  1.8100 0.0000 0.0200          1.5062                                                    | 
|    i_64_203/i_196/ZN        OR3_X2        Fall  1.8880 0.0780 0.0140 1.73137  3.40752  5.13889           2       55.3013                | 
|    i_64_203/i_195/A2        OR3_X2        Fall  1.8880 0.0000 0.0140          1.5062                                                    | 
|    i_64_203/i_195/ZN        OR3_X2        Fall  1.9620 0.0740 0.0130 0.361643 3.25089  3.61253           1       57.4219                | 
|    i_64_203/i_194/A         INV_X2        Fall  1.9620 0.0000 0.0130          2.94332                                                   | 
|    i_64_203/i_194/ZN        INV_X2        Rise  1.9800 0.0180 0.0100 0.584015 5.45951  6.04353           2       57.4219                | 
|    i_64_203/i_169/A4        NAND4_X2      Rise  1.9800 0.0000 0.0100          3.82142                                                   | 
|    i_64_203/i_169/ZN        NAND4_X2      Fall  2.0220 0.0420 0.0260 1.35888  7.60133  8.96022           5       57.4219                | 
|    i_64_203/i_110/A3        OR3_X1        Fall  2.0220 0.0000 0.0260          0.895841                                                  | 
|    i_64_203/i_110/ZN        OR3_X1        Fall  2.1150 0.0930 0.0160 0.841496 3.34757  4.18907           2       57.4219                | 
|    i_64_203/i_109/B2        AOI21_X1      Fall  2.1150 0.0000 0.0160          1.40993                                                   | 
|    i_64_203/i_109/ZN        AOI21_X1      Rise  2.1520 0.0370 0.0240 0.655759 1.59903  2.25479           1       57.4219                | 
|    i_64_203/p_0[58]                       Rise  2.1520 0.0000                                                                           | 
|    i_64_1_134/A1            NAND2_X1      Rise  2.1520 0.0000 0.0240          1.59903                                                   | 
|    i_64_1_134/ZN            NAND2_X1      Fall  2.1690 0.0170 0.0150 0.174469 1.67072  1.84519           1       57.4219                | 
|    i_64_1_133/A             OAI21_X1      Fall  2.1690 0.0000 0.0150          1.51857                                                   | 
|    i_64_1_133/ZN            OAI21_X1      Rise  2.1910 0.0220 0.0240 0.159498 1.14029  1.29979           1       57.4219                | 
|    c_reg[58]/D              DFF_X1        Rise  2.1910 0.0000 0.0240          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[58]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.24879  2.55093           1       57.846   c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1500 0.1500 0.0460 2.53404  22.3115  24.8456           4       56.9643  F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1510 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1810 0.0300 0.0060 0.973808 1.24879  2.2226            1       56.808   FA   K        | 
|    CTS_L3_c_tid1_211/A CLKBUF_X3     Rise  0.1810 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_211/Z CLKBUF_X3     Rise  0.2780 0.0970 0.1070 76.2469  54.8122  131.059           64      51.9978  F    K        | 
|    c_reg[58]/CK        DFF_X1        Rise  0.2900 0.0120 0.1070          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2900 2.2900 | 
| library setup check                      | -0.0360 2.2540 | 
| data required time                       |  2.2540        | 
|                                          |                | 
| data required time                       |  2.2540        | 
| data arrival time                        | -2.1910        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.0660        | 
-------------------------------------------------------------


 Timing Path to c_reg[57]/D 
  
 Path Start Point : SC_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[57] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       57.846   c    K        | 
|    CTS_L1_c_tid0_294/A      CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z      CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       56.9643  F    K        | 
|    clk_gate_SC_reg/CK       CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_SC_reg/GCK      CLKGATETST_X8 Rise  0.1860 0.0320 0.0070 5.25557  1.42116  6.67673           1       56.9643  FA   K        | 
|    CTS_L3_c_tid1_111/A      CLKBUF_X3     Rise  0.1860 0.0000 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_111/Z      CLKBUF_X3     Rise  0.2720 0.0860 0.0740 46.9985  36.0868  83.0854           38      57.4219  F    K        | 
| Data Path:                                                                                                                              | 
|    SC_reg[0]/CK             DFF_X1        Rise  0.2810 0.0090 0.0730          0.949653                                    F             | 
|    SC_reg[0]/Q              DFF_X1        Rise  0.4000 0.1190 0.0250 1.1416   8.36581  9.50741           4       61.6741  F             | 
|    i_64_1_381/A3            NOR3_X1       Rise  0.4000 0.0000 0.0250          1.6163                                                    | 
|    i_64_1_381/ZN            NOR3_X1       Fall  0.4230 0.0230 0.0130 0.291595 6.20185  6.49344           1       61.6741                | 
|    i_64_1_409/A2            NAND2_X4      Fall  0.4230 0.0000 0.0130          5.61536                                                   | 
|    i_64_1_409/ZN            NAND2_X4      Rise  0.5040 0.0810 0.0680 33.2831  76.6489  109.932           38      61.6741                | 
|    i_64_1_408/A             INV_X4        Rise  0.5140 0.0100 0.0690          6.25843                                                   | 
|    i_64_1_408/ZN            INV_X4        Fall  0.5690 0.0550 0.0350 27.0731  61.0726  88.1457           36      55.7254                | 
|    i_64_1_377/A2            AND2_X4       Fall  0.5780 0.0090 0.0360          3.22374                                                   | 
|    i_64_1_377/ZN            AND2_X4       Fall  0.6470 0.0690 0.0240 30.0106  50.8887  80.8993           32      52.1205                | 
|    i_64_1_315/C2            AOI222_X1     Fall  0.6510 0.0040 0.0240          1.50088                                                   | 
|    i_64_1_315/ZN            AOI222_X1     Rise  0.7530 0.1020 0.0520 0.544308 1.70023  2.24454           1       54.691                 | 
|    i_64_1_314/A             INV_X1        Rise  0.7530 0.0000 0.0520          1.70023                                                   | 
|    i_64_1_314/ZN            INV_X1        Fall  0.7900 0.0370 0.0240 3.06555  10.3261  13.3916           7       54.691                 | 
|    i_64_197/multiplicand[1]               Fall  0.7900 0.0000                                                                           | 
|    i_64_197/i_187/A1        NOR2_X1       Fall  0.7910 0.0010 0.0240          1.41309                                                   | 
|    i_64_197/i_187/ZN        NOR2_X1       Rise  0.8220 0.0310 0.0180 0.338002 1.62635  1.96435           1       51.9978                | 
|    i_64_197/i_184/A         AOI21_X1      Rise  0.8220 0.0000 0.0180          1.62635                                                   | 
|    i_64_197/i_184/ZN        AOI21_X1      Fall  0.8420 0.0200 0.0140 0.695326 3.84836  4.54369           2       51.9978                | 
|    i_64_197/i_183/B2        OAI22_X1      Fall  0.8420 0.0000 0.0140          1.55047                                                   | 
|    i_64_197/i_183/ZN        OAI22_X1      Rise  0.9040 0.0620 0.0470 1.25992  3.90286  5.16278           2       51.9978                | 
|    i_64_197/i_182/A         OAI21_X1      Rise  0.9040 0.0000 0.0470          1.67072                                                   | 
|    i_64_197/i_182/ZN        OAI21_X1      Fall  0.9310 0.0270 0.0130 0.227226 1.6642   1.89142           1       48.3036                | 
|    i_64_197/i_181/A2        NAND2_X1      Fall  0.9310 0.0000 0.0130          1.50228                                                   | 
|    i_64_197/i_181/ZN        NAND2_X1      Rise  0.9650 0.0340 0.0240 2.58407  5.49545  8.07951           3       54.6652                | 
|    i_64_197/i_175/A3        NOR3_X1       Rise  0.9650 0.0000 0.0240          1.6163                                                    | 
|    i_64_197/i_175/ZN        NOR3_X1       Fall  0.9810 0.0160 0.0100 0.833529 1.60595  2.43948           1       54.6652                | 
|    i_64_197/i_167/A4        NOR4_X1       Fall  0.9810 0.0000 0.0100          1.55423                                                   | 
|    i_64_197/i_167/ZN        NOR4_X1       Rise  1.1080 0.1270 0.0850 0.695004 5.49606  6.19106           3       57.6451                | 
|    i_64_197/i_161/A3        NOR3_X1       Rise  1.1080 0.0000 0.0850          1.6163                                                    | 
|    i_64_197/i_161/ZN        NOR3_X1       Fall  1.1260 0.0180 0.0210 0.347331 1.60595  1.95328           1       57.6451                | 
|    i_64_197/i_153/A4        NOR4_X1       Fall  1.1260 0.0000 0.0210          1.55423                                                   | 
|    i_64_197/i_153/ZN        NOR4_X1       Rise  1.2790 0.1530 0.1040 0.88007  7.32194  8.20201           3       55.3125                | 
|    i_64_197/i_147/A3        NOR3_X2       Rise  1.2790 0.0000 0.1040          3.44279                                                   | 
|    i_64_197/i_147/ZN        NOR3_X2       Fall  1.2950 0.0160 0.0230 1.60364  1.60595  3.20959           1       55.3125                | 
|    i_64_197/i_139/A4        NOR4_X1       Fall  1.2950 0.0000 0.0230          1.55423                                                   | 
|    i_64_197/i_139/ZN        NOR4_X1       Rise  1.4280 0.1330 0.0870 0.867698 5.49545  6.36314           3       54.2746                | 
|    i_64_197/i_133/A3        NOR3_X1       Rise  1.4280 0.0000 0.0870          1.6163                                                    | 
|    i_64_197/i_133/ZN        NOR3_X1       Fall  1.4500 0.0220 0.0230 1.32614  1.7368   3.06294           1       54.2746                | 
|    i_64_197/i_201/A1        NOR4_X1       Fall  1.4500 0.0000 0.0230          1.34349                                                   | 
|    i_64_197/i_201/ZN        NOR4_X1       Rise  1.5630 0.1130 0.0970 1.01924  6.43738  7.45662           4       55.3013                | 
|    i_64_197/i_65/B1         AOI21_X1      Rise  1.5630 0.0000 0.0970          1.647                                                     | 
|    i_64_197/i_65/ZN         AOI21_X1      Fall  1.5970 0.0340 0.0300 0.737578 3.80404  4.54162           2       55.3013                | 
|    i_64_197/i_64/B2         OAI21_X1      Fall  1.5970 0.0000 0.0300          1.55833                                                   | 
|    i_64_197/i_64/ZN         OAI21_X1      Rise  1.6380 0.0410 0.0210 0.259223 1.70023  1.95945           1       55.3013                | 
|    i_64_197/i_63/A          INV_X1        Rise  1.6380 0.0000 0.0210          1.70023                                                   | 
|    i_64_197/i_63/ZN         INV_X1        Fall  1.6530 0.0150 0.0090 0.450473 3.80404  4.25451           2       55.3013                | 
|    i_64_197/i_58/A          XOR2_X1       Fall  1.6530 0.0000 0.0090          2.18123                                                   | 
|    i_64_197/i_58/Z          XOR2_X1       Fall  1.7040 0.0510 0.0120 0.411993 1.63668  2.04867           1       55.3013                | 
|    i_64_197/p_0[22]                       Fall  1.7040 0.0000                                                                           | 
|    i_64_1_287/A1            AOI222_X1     Fall  1.7040 0.0000 0.0120          1.40277                                                   | 
|    i_64_1_287/ZN            AOI222_X1     Rise  1.7890 0.0850 0.0760 0.703595 5.01363  5.71722           3       55.3013                | 
|    i_64_1_286/A             INV_X1        Rise  1.7890 0.0000 0.0760          1.70023                                                   | 
|    i_64_1_286/ZN            INV_X1        Fall  1.8100 0.0210 0.0200 0.717135 4.35233  5.06947           3       55.3013                | 
|    i_64_203/p_1[53]                       Fall  1.8100 0.0000                                                                           | 
|    i_64_203/i_196/A2        OR3_X2        Fall  1.8100 0.0000 0.0200          1.5062                                                    | 
|    i_64_203/i_196/ZN        OR3_X2        Fall  1.8880 0.0780 0.0140 1.73137  3.40752  5.13889           2       55.3013                | 
|    i_64_203/i_195/A2        OR3_X2        Fall  1.8880 0.0000 0.0140          1.5062                                                    | 
|    i_64_203/i_195/ZN        OR3_X2        Fall  1.9620 0.0740 0.0130 0.361643 3.25089  3.61253           1       57.4219                | 
|    i_64_203/i_194/A         INV_X2        Fall  1.9620 0.0000 0.0130          2.94332                                                   | 
|    i_64_203/i_194/ZN        INV_X2        Rise  1.9800 0.0180 0.0100 0.584015 5.45951  6.04353           2       57.4219                | 
|    i_64_203/i_169/A4        NAND4_X2      Rise  1.9800 0.0000 0.0100          3.82142                                                   | 
|    i_64_203/i_169/ZN        NAND4_X2      Fall  2.0220 0.0420 0.0260 1.35888  7.60133  8.96022           5       57.4219                | 
|    i_64_203/i_110/A3        OR3_X1        Fall  2.0220 0.0000 0.0260          0.895841                                                  | 
|    i_64_203/i_110/ZN        OR3_X1        Fall  2.1150 0.0930 0.0160 0.841496 3.34757  4.18907           2       57.4219                | 
|    i_64_203/i_107/A         OAI21_X1      Fall  2.1150 0.0000 0.0160          1.51857                                                   | 
|    i_64_203/i_107/ZN        OAI21_X1      Rise  2.1390 0.0240 0.0200 0.324999 1.70023  2.02523           1       57.4219                | 
|    i_64_203/i_106/A         INV_X1        Rise  2.1390 0.0000 0.0200          1.70023                                                   | 
|    i_64_203/i_106/ZN        INV_X1        Fall  2.1480 0.0090 0.0070 0.190527 1.59903  1.78956           1       60.1674                | 
|    i_64_203/p_0[57]                       Fall  2.1480 0.0000                                                                           | 
|    i_64_1_132/A1            NAND2_X1      Fall  2.1480 0.0000 0.0070          1.5292                                                    | 
|    i_64_1_132/ZN            NAND2_X1      Rise  2.1620 0.0140 0.0220 0.277518 1.67072  1.94823           1       60.1674                | 
|    i_64_1_131/A             OAI21_X1      Rise  2.1620 0.0000 0.0220          1.67072                                                   | 
|    i_64_1_131/ZN            OAI21_X1      Fall  2.1830 0.0210 0.0210 0.376872 1.14029  1.51716           1       60.1674                | 
|    c_reg[57]/D              DFF_X1        Fall  2.1830 0.0000 0.0210          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[57]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.24879  2.55093           1       57.846   c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1500 0.1500 0.0460 2.53404  22.3115  24.8456           4       56.9643  F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1510 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1810 0.0300 0.0060 0.973808 1.24879  2.2226            1       56.808   FA   K        | 
|    CTS_L3_c_tid1_211/A CLKBUF_X3     Rise  0.1810 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_211/Z CLKBUF_X3     Rise  0.2780 0.0970 0.1070 76.2469  54.8122  131.059           64      51.9978  F    K        | 
|    c_reg[57]/CK        DFF_X1        Rise  0.2930 0.0150 0.1070          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2930 2.2930 | 
| library setup check                      | -0.0280 2.2650 | 
| data required time                       |  2.2650        | 
|                                          |                | 
| data required time                       |  2.2650        | 
| data arrival time                        | -2.1830        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.0850        | 
-------------------------------------------------------------


 Timing Path to c_reg[62]/D 
  
 Path Start Point : SC_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[62] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       57.846   c    K        | 
|    CTS_L1_c_tid0_294/A      CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z      CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       56.9643  F    K        | 
|    clk_gate_SC_reg/CK       CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_SC_reg/GCK      CLKGATETST_X8 Rise  0.1860 0.0320 0.0070 5.25557  1.42116  6.67673           1       56.9643  FA   K        | 
|    CTS_L3_c_tid1_111/A      CLKBUF_X3     Rise  0.1860 0.0000 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_111/Z      CLKBUF_X3     Rise  0.2720 0.0860 0.0740 46.9985  36.0868  83.0854           38      57.4219  F    K        | 
| Data Path:                                                                                                                              | 
|    SC_reg[0]/CK             DFF_X1        Rise  0.2810 0.0090 0.0730          0.949653                                    F             | 
|    SC_reg[0]/Q              DFF_X1        Rise  0.4000 0.1190 0.0250 1.1416   8.36581  9.50741           4       61.6741  F             | 
|    i_64_1_381/A3            NOR3_X1       Rise  0.4000 0.0000 0.0250          1.6163                                                    | 
|    i_64_1_381/ZN            NOR3_X1       Fall  0.4230 0.0230 0.0130 0.291595 6.20185  6.49344           1       61.6741                | 
|    i_64_1_409/A2            NAND2_X4      Fall  0.4230 0.0000 0.0130          5.61536                                                   | 
|    i_64_1_409/ZN            NAND2_X4      Rise  0.5040 0.0810 0.0680 33.2831  76.6489  109.932           38      61.6741                | 
|    i_64_1_408/A             INV_X4        Rise  0.5140 0.0100 0.0690          6.25843                                                   | 
|    i_64_1_408/ZN            INV_X4        Fall  0.5690 0.0550 0.0350 27.0731  61.0726  88.1457           36      55.7254                | 
|    i_64_1_377/A2            AND2_X4       Fall  0.5780 0.0090 0.0360          3.22374                                                   | 
|    i_64_1_377/ZN            AND2_X4       Fall  0.6470 0.0690 0.0240 30.0106  50.8887  80.8993           32      52.1205                | 
|    i_64_1_315/C2            AOI222_X1     Fall  0.6510 0.0040 0.0240          1.50088                                                   | 
|    i_64_1_315/ZN            AOI222_X1     Rise  0.7530 0.1020 0.0520 0.544308 1.70023  2.24454           1       54.691                 | 
|    i_64_1_314/A             INV_X1        Rise  0.7530 0.0000 0.0520          1.70023                                                   | 
|    i_64_1_314/ZN            INV_X1        Fall  0.7900 0.0370 0.0240 3.06555  10.3261  13.3916           7       54.691                 | 
|    i_64_197/multiplicand[1]               Fall  0.7900 0.0000                                                                           | 
|    i_64_197/i_187/A1        NOR2_X1       Fall  0.7910 0.0010 0.0240          1.41309                                                   | 
|    i_64_197/i_187/ZN        NOR2_X1       Rise  0.8220 0.0310 0.0180 0.338002 1.62635  1.96435           1       51.9978                | 
|    i_64_197/i_184/A         AOI21_X1      Rise  0.8220 0.0000 0.0180          1.62635                                                   | 
|    i_64_197/i_184/ZN        AOI21_X1      Fall  0.8420 0.0200 0.0140 0.695326 3.84836  4.54369           2       51.9978                | 
|    i_64_197/i_183/B2        OAI22_X1      Fall  0.8420 0.0000 0.0140          1.55047                                                   | 
|    i_64_197/i_183/ZN        OAI22_X1      Rise  0.9040 0.0620 0.0470 1.25992  3.90286  5.16278           2       51.9978                | 
|    i_64_197/i_182/A         OAI21_X1      Rise  0.9040 0.0000 0.0470          1.67072                                                   | 
|    i_64_197/i_182/ZN        OAI21_X1      Fall  0.9310 0.0270 0.0130 0.227226 1.6642   1.89142           1       48.3036                | 
|    i_64_197/i_181/A2        NAND2_X1      Fall  0.9310 0.0000 0.0130          1.50228                                                   | 
|    i_64_197/i_181/ZN        NAND2_X1      Rise  0.9650 0.0340 0.0240 2.58407  5.49545  8.07951           3       54.6652                | 
|    i_64_197/i_175/A3        NOR3_X1       Rise  0.9650 0.0000 0.0240          1.6163                                                    | 
|    i_64_197/i_175/ZN        NOR3_X1       Fall  0.9810 0.0160 0.0100 0.833529 1.60595  2.43948           1       54.6652                | 
|    i_64_197/i_167/A4        NOR4_X1       Fall  0.9810 0.0000 0.0100          1.55423                                                   | 
|    i_64_197/i_167/ZN        NOR4_X1       Rise  1.1080 0.1270 0.0850 0.695004 5.49606  6.19106           3       57.6451                | 
|    i_64_197/i_161/A3        NOR3_X1       Rise  1.1080 0.0000 0.0850          1.6163                                                    | 
|    i_64_197/i_161/ZN        NOR3_X1       Fall  1.1260 0.0180 0.0210 0.347331 1.60595  1.95328           1       57.6451                | 
|    i_64_197/i_153/A4        NOR4_X1       Fall  1.1260 0.0000 0.0210          1.55423                                                   | 
|    i_64_197/i_153/ZN        NOR4_X1       Rise  1.2790 0.1530 0.1040 0.88007  7.32194  8.20201           3       55.3125                | 
|    i_64_197/i_147/A3        NOR3_X2       Rise  1.2790 0.0000 0.1040          3.44279                                                   | 
|    i_64_197/i_147/ZN        NOR3_X2       Fall  1.2950 0.0160 0.0230 1.60364  1.60595  3.20959           1       55.3125                | 
|    i_64_197/i_139/A4        NOR4_X1       Fall  1.2950 0.0000 0.0230          1.55423                                                   | 
|    i_64_197/i_139/ZN        NOR4_X1       Rise  1.4280 0.1330 0.0870 0.867698 5.49545  6.36314           3       54.2746                | 
|    i_64_197/i_133/A3        NOR3_X1       Rise  1.4280 0.0000 0.0870          1.6163                                                    | 
|    i_64_197/i_133/ZN        NOR3_X1       Fall  1.4500 0.0220 0.0230 1.32614  1.7368   3.06294           1       54.2746                | 
|    i_64_197/i_201/A1        NOR4_X1       Fall  1.4500 0.0000 0.0230          1.34349                                                   | 
|    i_64_197/i_201/ZN        NOR4_X1       Rise  1.5630 0.1130 0.0970 1.01924  6.43738  7.45662           4       55.3013                | 
|    i_64_197/i_65/B1         AOI21_X1      Rise  1.5630 0.0000 0.0970          1.647                                                     | 
|    i_64_197/i_65/ZN         AOI21_X1      Fall  1.5970 0.0340 0.0300 0.737578 3.80404  4.54162           2       55.3013                | 
|    i_64_197/i_64/B2         OAI21_X1      Fall  1.5970 0.0000 0.0300          1.55833                                                   | 
|    i_64_197/i_64/ZN         OAI21_X1      Rise  1.6380 0.0410 0.0210 0.259223 1.70023  1.95945           1       55.3013                | 
|    i_64_197/i_63/A          INV_X1        Rise  1.6380 0.0000 0.0210          1.70023                                                   | 
|    i_64_197/i_63/ZN         INV_X1        Fall  1.6530 0.0150 0.0090 0.450473 3.80404  4.25451           2       55.3013                | 
|    i_64_197/i_58/A          XOR2_X1       Fall  1.6530 0.0000 0.0090          2.18123                                                   | 
|    i_64_197/i_58/Z          XOR2_X1       Fall  1.7040 0.0510 0.0120 0.411993 1.63668  2.04867           1       55.3013                | 
|    i_64_197/p_0[22]                       Fall  1.7040 0.0000                                                                           | 
|    i_64_1_287/A1            AOI222_X1     Fall  1.7040 0.0000 0.0120          1.40277                                                   | 
|    i_64_1_287/ZN            AOI222_X1     Rise  1.7890 0.0850 0.0760 0.703595 5.01363  5.71722           3       55.3013                | 
|    i_64_1_286/A             INV_X1        Rise  1.7890 0.0000 0.0760          1.70023                                                   | 
|    i_64_1_286/ZN            INV_X1        Fall  1.8100 0.0210 0.0200 0.717135 4.35233  5.06947           3       55.3013                | 
|    i_64_203/p_1[53]                       Fall  1.8100 0.0000                                                                           | 
|    i_64_203/i_196/A2        OR3_X2        Fall  1.8100 0.0000 0.0200          1.5062                                                    | 
|    i_64_203/i_196/ZN        OR3_X2        Fall  1.8880 0.0780 0.0140 1.73137  3.40752  5.13889           2       55.3013                | 
|    i_64_203/i_195/A2        OR3_X2        Fall  1.8880 0.0000 0.0140          1.5062                                                    | 
|    i_64_203/i_195/ZN        OR3_X2        Fall  1.9620 0.0740 0.0130 0.361643 3.25089  3.61253           1       57.4219                | 
|    i_64_203/i_194/A         INV_X2        Fall  1.9620 0.0000 0.0130          2.94332                                                   | 
|    i_64_203/i_194/ZN        INV_X2        Rise  1.9800 0.0180 0.0100 0.584015 5.45951  6.04353           2       57.4219                | 
|    i_64_203/i_169/A4        NAND4_X2      Rise  1.9800 0.0000 0.0100          3.82142                                                   | 
|    i_64_203/i_169/ZN        NAND4_X2      Fall  2.0220 0.0420 0.0260 1.35888  7.60133  8.96022           5       57.4219                | 
|    i_64_203/i_168/A         INV_X1        Fall  2.0220 0.0000 0.0260          1.54936                                                   | 
|    i_64_203/i_168/ZN        INV_X1        Rise  2.0480 0.0260 0.0140 0.712732 3.14844  3.86118           2       57.4219                | 
|    i_64_203/i_167/A1        NAND4_X1      Rise  2.0480 0.0000 0.0140          1.52136                                                   | 
|    i_64_203/i_167/ZN        NAND4_X1      Fall  2.0810 0.0330 0.0220 0.423489 3.29926  3.72275           2       57.4219                | 
|    i_64_203/i_166/A1        NAND2_X1      Fall  2.0810 0.0000 0.0220          1.5292                                                    | 
|    i_64_203/i_166/ZN        NAND2_X1      Rise  2.1020 0.0210 0.0150 0.394381 1.59903  1.99341           1       57.4219                | 
|    i_64_203/i_165/A1        NAND2_X1      Rise  2.1020 0.0000 0.0150          1.59903                                                   | 
|    i_64_203/i_165/ZN        NAND2_X1      Fall  2.1170 0.0150 0.0080 0.265152 1.70023  1.96538           1       57.4219                | 
|    i_64_203/i_164/A         INV_X1        Fall  2.1170 0.0000 0.0080          1.54936                                                   | 
|    i_64_203/i_164/ZN        INV_X1        Rise  2.1300 0.0130 0.0070 0.244814 1.59903  1.84385           1       57.4219                | 
|    i_64_203/p_0[62]                       Rise  2.1300 0.0000                                                                           | 
|    i_64_1_191/A1            NAND2_X1      Rise  2.1300 0.0000 0.0070          1.59903                                                   | 
|    i_64_1_191/ZN            NAND2_X1      Fall  2.1420 0.0120 0.0150 0.291665 1.59903  1.8907            1       56.808                 | 
|    i_64_1_143/A1            NAND2_X1      Fall  2.1420 0.0000 0.0150          1.5292                                                    | 
|    i_64_1_143/ZN            NAND2_X1      Rise  2.1580 0.0160 0.0100 0.175888 1.14029  1.31618           1       56.808                 | 
|    c_reg[62]/D              DFF_X1        Rise  2.1580 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[62]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.24879  2.55093           1       57.846   c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1500 0.1500 0.0460 2.53404  22.3115  24.8456           4       56.9643  F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1510 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1810 0.0300 0.0060 0.973808 1.24879  2.2226            1       56.808   FA   K        | 
|    CTS_L3_c_tid1_211/A CLKBUF_X3     Rise  0.1810 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_211/Z CLKBUF_X3     Rise  0.2780 0.0970 0.1070 76.2469  54.8122  131.059           64      51.9978  F    K        | 
|    c_reg[62]/CK        DFF_X1        Rise  0.2850 0.0070 0.1070          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2850 2.2850 | 
| library setup check                      | -0.0330 2.2520 | 
| data required time                       |  2.2520        | 
|                                          |                | 
| data required time                       |  2.2520        | 
| data arrival time                        | -2.1580        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.0970        | 
-------------------------------------------------------------


 Timing Path to c_reg[59]/D 
  
 Path Start Point : SC_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[59] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       57.846   c    K        | 
|    CTS_L1_c_tid0_294/A      CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z      CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       56.9643  F    K        | 
|    clk_gate_SC_reg/CK       CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_SC_reg/GCK      CLKGATETST_X8 Rise  0.1860 0.0320 0.0070 5.25557  1.42116  6.67673           1       56.9643  FA   K        | 
|    CTS_L3_c_tid1_111/A      CLKBUF_X3     Rise  0.1860 0.0000 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_111/Z      CLKBUF_X3     Rise  0.2720 0.0860 0.0740 46.9985  36.0868  83.0854           38      57.4219  F    K        | 
| Data Path:                                                                                                                              | 
|    SC_reg[0]/CK             DFF_X1        Rise  0.2810 0.0090 0.0730          0.949653                                    F             | 
|    SC_reg[0]/Q              DFF_X1        Rise  0.4000 0.1190 0.0250 1.1416   8.36581  9.50741           4       61.6741  F             | 
|    i_64_1_381/A3            NOR3_X1       Rise  0.4000 0.0000 0.0250          1.6163                                                    | 
|    i_64_1_381/ZN            NOR3_X1       Fall  0.4230 0.0230 0.0130 0.291595 6.20185  6.49344           1       61.6741                | 
|    i_64_1_409/A2            NAND2_X4      Fall  0.4230 0.0000 0.0130          5.61536                                                   | 
|    i_64_1_409/ZN            NAND2_X4      Rise  0.5040 0.0810 0.0680 33.2831  76.6489  109.932           38      61.6741                | 
|    i_64_1_408/A             INV_X4        Rise  0.5140 0.0100 0.0690          6.25843                                                   | 
|    i_64_1_408/ZN            INV_X4        Fall  0.5690 0.0550 0.0350 27.0731  61.0726  88.1457           36      55.7254                | 
|    i_64_1_377/A2            AND2_X4       Fall  0.5780 0.0090 0.0360          3.22374                                                   | 
|    i_64_1_377/ZN            AND2_X4       Fall  0.6470 0.0690 0.0240 30.0106  50.8887  80.8993           32      52.1205                | 
|    i_64_1_315/C2            AOI222_X1     Fall  0.6510 0.0040 0.0240          1.50088                                                   | 
|    i_64_1_315/ZN            AOI222_X1     Rise  0.7530 0.1020 0.0520 0.544308 1.70023  2.24454           1       54.691                 | 
|    i_64_1_314/A             INV_X1        Rise  0.7530 0.0000 0.0520          1.70023                                                   | 
|    i_64_1_314/ZN            INV_X1        Fall  0.7900 0.0370 0.0240 3.06555  10.3261  13.3916           7       54.691                 | 
|    i_64_197/multiplicand[1]               Fall  0.7900 0.0000                                                                           | 
|    i_64_197/i_187/A1        NOR2_X1       Fall  0.7910 0.0010 0.0240          1.41309                                                   | 
|    i_64_197/i_187/ZN        NOR2_X1       Rise  0.8220 0.0310 0.0180 0.338002 1.62635  1.96435           1       51.9978                | 
|    i_64_197/i_184/A         AOI21_X1      Rise  0.8220 0.0000 0.0180          1.62635                                                   | 
|    i_64_197/i_184/ZN        AOI21_X1      Fall  0.8420 0.0200 0.0140 0.695326 3.84836  4.54369           2       51.9978                | 
|    i_64_197/i_183/B2        OAI22_X1      Fall  0.8420 0.0000 0.0140          1.55047                                                   | 
|    i_64_197/i_183/ZN        OAI22_X1      Rise  0.9040 0.0620 0.0470 1.25992  3.90286  5.16278           2       51.9978                | 
|    i_64_197/i_182/A         OAI21_X1      Rise  0.9040 0.0000 0.0470          1.67072                                                   | 
|    i_64_197/i_182/ZN        OAI21_X1      Fall  0.9310 0.0270 0.0130 0.227226 1.6642   1.89142           1       48.3036                | 
|    i_64_197/i_181/A2        NAND2_X1      Fall  0.9310 0.0000 0.0130          1.50228                                                   | 
|    i_64_197/i_181/ZN        NAND2_X1      Rise  0.9650 0.0340 0.0240 2.58407  5.49545  8.07951           3       54.6652                | 
|    i_64_197/i_175/A3        NOR3_X1       Rise  0.9650 0.0000 0.0240          1.6163                                                    | 
|    i_64_197/i_175/ZN        NOR3_X1       Fall  0.9810 0.0160 0.0100 0.833529 1.60595  2.43948           1       54.6652                | 
|    i_64_197/i_167/A4        NOR4_X1       Fall  0.9810 0.0000 0.0100          1.55423                                                   | 
|    i_64_197/i_167/ZN        NOR4_X1       Rise  1.1080 0.1270 0.0850 0.695004 5.49606  6.19106           3       57.6451                | 
|    i_64_197/i_161/A3        NOR3_X1       Rise  1.1080 0.0000 0.0850          1.6163                                                    | 
|    i_64_197/i_161/ZN        NOR3_X1       Fall  1.1260 0.0180 0.0210 0.347331 1.60595  1.95328           1       57.6451                | 
|    i_64_197/i_153/A4        NOR4_X1       Fall  1.1260 0.0000 0.0210          1.55423                                                   | 
|    i_64_197/i_153/ZN        NOR4_X1       Rise  1.2790 0.1530 0.1040 0.88007  7.32194  8.20201           3       55.3125                | 
|    i_64_197/i_147/A3        NOR3_X2       Rise  1.2790 0.0000 0.1040          3.44279                                                   | 
|    i_64_197/i_147/ZN        NOR3_X2       Fall  1.2950 0.0160 0.0230 1.60364  1.60595  3.20959           1       55.3125                | 
|    i_64_197/i_139/A4        NOR4_X1       Fall  1.2950 0.0000 0.0230          1.55423                                                   | 
|    i_64_197/i_139/ZN        NOR4_X1       Rise  1.4280 0.1330 0.0870 0.867698 5.49545  6.36314           3       54.2746                | 
|    i_64_197/i_133/A3        NOR3_X1       Rise  1.4280 0.0000 0.0870          1.6163                                                    | 
|    i_64_197/i_133/ZN        NOR3_X1       Fall  1.4500 0.0220 0.0230 1.32614  1.7368   3.06294           1       54.2746                | 
|    i_64_197/i_201/A1        NOR4_X1       Fall  1.4500 0.0000 0.0230          1.34349                                                   | 
|    i_64_197/i_201/ZN        NOR4_X1       Rise  1.5630 0.1130 0.0970 1.01924  6.43738  7.45662           4       55.3013                | 
|    i_64_197/i_65/B1         AOI21_X1      Rise  1.5630 0.0000 0.0970          1.647                                                     | 
|    i_64_197/i_65/ZN         AOI21_X1      Fall  1.5970 0.0340 0.0300 0.737578 3.80404  4.54162           2       55.3013                | 
|    i_64_197/i_64/B2         OAI21_X1      Fall  1.5970 0.0000 0.0300          1.55833                                                   | 
|    i_64_197/i_64/ZN         OAI21_X1      Rise  1.6380 0.0410 0.0210 0.259223 1.70023  1.95945           1       55.3013                | 
|    i_64_197/i_63/A          INV_X1        Rise  1.6380 0.0000 0.0210          1.70023                                                   | 
|    i_64_197/i_63/ZN         INV_X1        Fall  1.6530 0.0150 0.0090 0.450473 3.80404  4.25451           2       55.3013                | 
|    i_64_197/i_58/A          XOR2_X1       Fall  1.6530 0.0000 0.0090          2.18123                                                   | 
|    i_64_197/i_58/Z          XOR2_X1       Fall  1.7040 0.0510 0.0120 0.411993 1.63668  2.04867           1       55.3013                | 
|    i_64_197/p_0[22]                       Fall  1.7040 0.0000                                                                           | 
|    i_64_1_287/A1            AOI222_X1     Fall  1.7040 0.0000 0.0120          1.40277                                                   | 
|    i_64_1_287/ZN            AOI222_X1     Rise  1.7890 0.0850 0.0760 0.703595 5.01363  5.71722           3       55.3013                | 
|    i_64_1_286/A             INV_X1        Rise  1.7890 0.0000 0.0760          1.70023                                                   | 
|    i_64_1_286/ZN            INV_X1        Fall  1.8100 0.0210 0.0200 0.717135 4.35233  5.06947           3       55.3013                | 
|    i_64_203/p_1[53]                       Fall  1.8100 0.0000                                                                           | 
|    i_64_203/i_196/A2        OR3_X2        Fall  1.8100 0.0000 0.0200          1.5062                                                    | 
|    i_64_203/i_196/ZN        OR3_X2        Fall  1.8880 0.0780 0.0140 1.73137  3.40752  5.13889           2       55.3013                | 
|    i_64_203/i_195/A2        OR3_X2        Fall  1.8880 0.0000 0.0140          1.5062                                                    | 
|    i_64_203/i_195/ZN        OR3_X2        Fall  1.9620 0.0740 0.0130 0.361643 3.25089  3.61253           1       57.4219                | 
|    i_64_203/i_194/A         INV_X2        Fall  1.9620 0.0000 0.0130          2.94332                                                   | 
|    i_64_203/i_194/ZN        INV_X2        Rise  1.9800 0.0180 0.0100 0.584015 5.45951  6.04353           2       57.4219                | 
|    i_64_203/i_169/A4        NAND4_X2      Rise  1.9800 0.0000 0.0100          3.82142                                                   | 
|    i_64_203/i_169/ZN        NAND4_X2      Fall  2.0220 0.0420 0.0260 1.35888  7.60133  8.96022           5       57.4219                | 
|    i_64_203/i_113/A2        NOR2_X1       Fall  2.0220 0.0000 0.0260          1.56385                                                   | 
|    i_64_203/i_113/ZN        NOR2_X1       Rise  2.0680 0.0460 0.0260 0.44663  3.32658  3.77321           2       57.4219                | 
|    i_64_203/i_112/A         INV_X1        Rise  2.0680 0.0000 0.0260          1.70023                                                   | 
|    i_64_203/i_112/ZN        INV_X1        Fall  2.0780 0.0100 0.0080 0.150801 1.67685  1.82765           1       57.4219                | 
|    i_64_203/i_111/B2        AOI21_X1      Fall  2.0780 0.0000 0.0080          1.40993                                                   | 
|    i_64_203/i_111/ZN        AOI21_X1      Rise  2.1100 0.0320 0.0230 0.404057 1.59903  2.00309           1       57.4219                | 
|    i_64_203/p_0[59]                       Rise  2.1100 0.0000                                                                           | 
|    i_64_1_136/A1            NAND2_X1      Rise  2.1100 0.0000 0.0230          1.59903                                                   | 
|    i_64_1_136/ZN            NAND2_X1      Fall  2.1270 0.0170 0.0150 0.245542 1.67072  1.91626           1       57.4219                | 
|    i_64_1_135/A             OAI21_X1      Fall  2.1270 0.0000 0.0150          1.51857                                                   | 
|    i_64_1_135/ZN            OAI21_X1      Rise  2.1490 0.0220 0.0240 0.286696 1.14029  1.42699           1       57.4219                | 
|    c_reg[59]/D              DFF_X1        Rise  2.1490 0.0000 0.0240          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[59]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.24879  2.55093           1       57.846   c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1500 0.1500 0.0460 2.53404  22.3115  24.8456           4       56.9643  F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1510 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1810 0.0300 0.0060 0.973808 1.24879  2.2226            1       56.808   FA   K        | 
|    CTS_L3_c_tid1_211/A CLKBUF_X3     Rise  0.1810 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_211/Z CLKBUF_X3     Rise  0.2780 0.0970 0.1070 76.2469  54.8122  131.059           64      51.9978  F    K        | 
|    c_reg[59]/CK        DFF_X1        Rise  0.2880 0.0100 0.1070          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2880 2.2880 | 
| library setup check                      | -0.0360 2.2520 | 
| data required time                       |  2.2520        | 
|                                          |                | 
| data required time                       |  2.2520        | 
| data arrival time                        | -2.1490        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.1060        | 
-------------------------------------------------------------


 Timing Path to c_reg[61]/D 
  
 Path Start Point : SC_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[61] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.7070 1.30215    1.42116  2.72331           1       57.846   c    K        | 
|    CTS_L1_c_tid0_294/A      CLKBUF_X3     Rise  0.0000 0.0000 0.7070            1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z      CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404    24.6574  27.1914           4       56.9643  F    K        | 
|    clk_gate_SC_reg/CK       CLKGATETST_X8 Rise  0.1540 0.0010 0.0460            7.95918                                     FA            | 
|    clk_gate_SC_reg/GCK      CLKGATETST_X8 Rise  0.1860 0.0320 0.0070 5.25557    1.42116  6.67673           1       56.9643  FA   K        | 
|    CTS_L3_c_tid1_111/A      CLKBUF_X3     Rise  0.1860 0.0000 0.0070            1.42116                                     F             | 
|    CTS_L3_c_tid1_111/Z      CLKBUF_X3     Rise  0.2720 0.0860 0.0740 46.9985    36.0868  83.0854           38      57.4219  F    K        | 
| Data Path:                                                                                                                                | 
|    SC_reg[0]/CK             DFF_X1        Rise  0.2810 0.0090 0.0730            0.949653                                    F             | 
|    SC_reg[0]/Q              DFF_X1        Rise  0.4000 0.1190 0.0250 1.1416     8.36581  9.50741           4       61.6741  F             | 
|    i_64_1_381/A3            NOR3_X1       Rise  0.4000 0.0000 0.0250            1.6163                                                    | 
|    i_64_1_381/ZN            NOR3_X1       Fall  0.4230 0.0230 0.0130 0.291595   6.20185  6.49344           1       61.6741                | 
|    i_64_1_409/A2            NAND2_X4      Fall  0.4230 0.0000 0.0130            5.61536                                                   | 
|    i_64_1_409/ZN            NAND2_X4      Rise  0.5040 0.0810 0.0680 33.2831    76.6489  109.932           38      61.6741                | 
|    i_64_1_408/A             INV_X4        Rise  0.5140 0.0100 0.0690            6.25843                                                   | 
|    i_64_1_408/ZN            INV_X4        Fall  0.5690 0.0550 0.0350 27.0731    61.0726  88.1457           36      55.7254                | 
|    i_64_1_377/A2            AND2_X4       Fall  0.5780 0.0090 0.0360            3.22374                                                   | 
|    i_64_1_377/ZN            AND2_X4       Fall  0.6470 0.0690 0.0240 30.0106    50.8887  80.8993           32      52.1205                | 
|    i_64_1_315/C2            AOI222_X1     Fall  0.6510 0.0040 0.0240            1.50088                                                   | 
|    i_64_1_315/ZN            AOI222_X1     Rise  0.7530 0.1020 0.0520 0.544308   1.70023  2.24454           1       54.691                 | 
|    i_64_1_314/A             INV_X1        Rise  0.7530 0.0000 0.0520            1.70023                                                   | 
|    i_64_1_314/ZN            INV_X1        Fall  0.7900 0.0370 0.0240 3.06555    10.3261  13.3916           7       54.691                 | 
|    i_64_197/multiplicand[1]               Fall  0.7900 0.0000                                                                             | 
|    i_64_197/i_187/A1        NOR2_X1       Fall  0.7910 0.0010 0.0240            1.41309                                                   | 
|    i_64_197/i_187/ZN        NOR2_X1       Rise  0.8220 0.0310 0.0180 0.338002   1.62635  1.96435           1       51.9978                | 
|    i_64_197/i_184/A         AOI21_X1      Rise  0.8220 0.0000 0.0180            1.62635                                                   | 
|    i_64_197/i_184/ZN        AOI21_X1      Fall  0.8420 0.0200 0.0140 0.695326   3.84836  4.54369           2       51.9978                | 
|    i_64_197/i_183/B2        OAI22_X1      Fall  0.8420 0.0000 0.0140            1.55047                                                   | 
|    i_64_197/i_183/ZN        OAI22_X1      Rise  0.9040 0.0620 0.0470 1.25992    3.90286  5.16278           2       51.9978                | 
|    i_64_197/i_182/A         OAI21_X1      Rise  0.9040 0.0000 0.0470            1.67072                                                   | 
|    i_64_197/i_182/ZN        OAI21_X1      Fall  0.9310 0.0270 0.0130 0.227226   1.6642   1.89142           1       48.3036                | 
|    i_64_197/i_181/A2        NAND2_X1      Fall  0.9310 0.0000 0.0130            1.50228                                                   | 
|    i_64_197/i_181/ZN        NAND2_X1      Rise  0.9650 0.0340 0.0240 2.58407    5.49545  8.07951           3       54.6652                | 
|    i_64_197/i_175/A3        NOR3_X1       Rise  0.9650 0.0000 0.0240            1.6163                                                    | 
|    i_64_197/i_175/ZN        NOR3_X1       Fall  0.9810 0.0160 0.0100 0.833529   1.60595  2.43948           1       54.6652                | 
|    i_64_197/i_167/A4        NOR4_X1       Fall  0.9810 0.0000 0.0100            1.55423                                                   | 
|    i_64_197/i_167/ZN        NOR4_X1       Rise  1.1080 0.1270 0.0850 0.695004   5.49606  6.19106           3       57.6451                | 
|    i_64_197/i_161/A3        NOR3_X1       Rise  1.1080 0.0000 0.0850            1.6163                                                    | 
|    i_64_197/i_161/ZN        NOR3_X1       Fall  1.1260 0.0180 0.0210 0.347331   1.60595  1.95328           1       57.6451                | 
|    i_64_197/i_153/A4        NOR4_X1       Fall  1.1260 0.0000 0.0210            1.55423                                                   | 
|    i_64_197/i_153/ZN        NOR4_X1       Rise  1.2790 0.1530 0.1040 0.88007    7.32194  8.20201           3       55.3125                | 
|    i_64_197/i_147/A3        NOR3_X2       Rise  1.2790 0.0000 0.1040            3.44279                                                   | 
|    i_64_197/i_147/ZN        NOR3_X2       Fall  1.2950 0.0160 0.0230 1.60364    1.60595  3.20959           1       55.3125                | 
|    i_64_197/i_139/A4        NOR4_X1       Fall  1.2950 0.0000 0.0230            1.55423                                                   | 
|    i_64_197/i_139/ZN        NOR4_X1       Rise  1.4280 0.1330 0.0870 0.867698   5.49545  6.36314           3       54.2746                | 
|    i_64_197/i_133/A3        NOR3_X1       Rise  1.4280 0.0000 0.0870            1.6163                                                    | 
|    i_64_197/i_133/ZN        NOR3_X1       Fall  1.4500 0.0220 0.0230 1.32614    1.7368   3.06294           1       54.2746                | 
|    i_64_197/i_201/A1        NOR4_X1       Fall  1.4500 0.0000 0.0230            1.34349                                                   | 
|    i_64_197/i_201/ZN        NOR4_X1       Rise  1.5630 0.1130 0.0970 1.01924    6.43738  7.45662           4       55.3013                | 
|    i_64_197/i_200/A2        OR2_X1        Rise  1.5630 0.0000 0.0970            0.941939                                                  | 
|    i_64_197/i_200/ZN        OR2_X1        Rise  1.6050 0.0420 0.0120 1.22394    1.6642   2.88813           1       55.3013                | 
|    i_64_197/i_113/A2        NAND2_X1      Rise  1.6050 0.0000 0.0120            1.6642                                                    | 
|    i_64_197/i_113/ZN        NAND2_X1      Fall  1.6240 0.0190 0.0100 0.349863   3.34723  3.6971            2       60.1674                | 
|    i_64_197/i_112/B1        AOI21_X1      Fall  1.6240 0.0000 0.0100            1.44682                                                   | 
|    i_64_197/i_112/ZN        AOI21_X1      Rise  1.6610 0.0370 0.0310 0.441298   3.36443  3.80573           2       60.1674                | 
|    i_64_197/i_110/A2        NAND2_X1      Rise  1.6610 0.0000 0.0310            1.6642                                                    | 
|    i_64_197/i_110/ZN        NAND2_X1      Fall  1.6890 0.0280 0.0150 0.872423   4.90149  5.77391           3       60.1674                | 
|    i_64_197/i_79/A1         NAND3_X1      Fall  1.6890 0.0000 0.0150            1.56203                                                   | 
|    i_64_197/i_79/ZN         NAND3_X1      Rise  1.7080 0.0190 0.0120 0.00917101 1.70023  1.7094            1       60.1674                | 
|    i_64_197/i_77/A          INV_X1        Rise  1.7080 0.0000 0.0120            1.70023                                                   | 
|    i_64_197/i_77/ZN         INV_X1        Fall  1.7150 0.0070 0.0040 0.314898   0.946814 1.26171           1       60.1674                | 
|    i_64_197/i_76/A1         OR2_X1        Fall  1.7150 0.0000 0.0040            0.792385                                                  | 
|    i_64_197/i_76/ZN         OR2_X1        Fall  1.7590 0.0440 0.0100 0.446071   1.63668  2.08275           1       60.1674                | 
|    i_64_197/p_0[26]                       Fall  1.7590 0.0000                                                                             | 
|    i_64_1_295/A1            AOI222_X1     Fall  1.7590 0.0000 0.0100            1.40277                                                   | 
|    i_64_1_295/ZN            AOI222_X1     Rise  1.8420 0.0830 0.0750 0.508175   5.01363  5.5218            3       60.1674                | 
|    i_64_1_294/A             INV_X1        Rise  1.8420 0.0000 0.0750            1.70023                                                   | 
|    i_64_1_294/ZN            INV_X1        Fall  1.8610 0.0190 0.0200 0.950994   3.58305  4.53404           3       60.1674                | 
|    i_64_203/p_1[57]                       Fall  1.8610 0.0000                                                                             | 
|    i_64_203/i_190/A3        OR4_X1        Fall  1.8610 0.0000 0.0200            0.852155                                                  | 
|    i_64_203/i_190/ZN        OR4_X1        Fall  1.9770 0.1160 0.0180 0.13244    1.70023  1.83267           1       57.4219                | 
|    i_64_203/i_189/A         INV_X1        Fall  1.9770 0.0000 0.0180            1.54936                                                   | 
|    i_64_203/i_189/ZN        INV_X1        Rise  2.0000 0.0230 0.0130 0.667299   3.31983  3.98712           2       57.4219                | 
|    i_64_203/i_188/A4        NAND4_X1      Rise  2.0000 0.0000 0.0130            1.65991                                                   | 
|    i_64_203/i_188/ZN        NAND4_X1      Fall  2.0420 0.0420 0.0250 0.477421   3.93298  4.4104            2       57.4219                | 
|    i_64_203/i_187/A         INV_X1        Fall  2.0420 0.0000 0.0250            1.54936                                                   | 
|    i_64_203/i_187/ZN        INV_X1        Rise  2.0730 0.0310 0.0180 0.98903    4.79545  5.78448           3       57.4219                | 
|    i_64_203/i_162/B1        AOI21_X1      Rise  2.0730 0.0000 0.0180            1.647                                                     | 
|    i_64_203/i_162/ZN        AOI21_X1      Fall  2.0910 0.0180 0.0090 0.34461    1.71447  2.05908           1       57.4219                | 
|    i_64_203/i_161/A1        NOR2_X1       Fall  2.0910 0.0000 0.0090            1.41309                                                   | 
|    i_64_203/i_161/ZN        NOR2_X1       Rise  2.1150 0.0240 0.0160 0.273443   1.59903  1.87247           1       57.4219                | 
|    i_64_203/p_0[61]                       Rise  2.1150 0.0000                                                                             | 
|    i_64_1_142/A1            NAND2_X1      Rise  2.1150 0.0000 0.0160            1.59903                                                   | 
|    i_64_1_142/ZN            NAND2_X1      Fall  2.1310 0.0160 0.0160 0.336945   1.67072  2.00766           1       57.4219                | 
|    i_64_1_140/A             OAI21_X1      Fall  2.1310 0.0000 0.0160            1.51857                                                   | 
|    i_64_1_140/ZN            OAI21_X1      Rise  2.1540 0.0230 0.0370 0.384803   1.14029  1.52509           1       57.4219                | 
|    c_reg[61]/D              DFF_X1        Rise  2.1540 0.0000 0.0370            1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[61]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.24879  2.55093           1       57.846   c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1500 0.1500 0.0460 2.53404  22.3115  24.8456           4       56.9643  F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1510 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1810 0.0300 0.0060 0.973808 1.24879  2.2226            1       56.808   FA   K        | 
|    CTS_L3_c_tid1_211/A CLKBUF_X3     Rise  0.1810 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_211/Z CLKBUF_X3     Rise  0.2780 0.0970 0.1070 76.2469  54.8122  131.059           64      51.9978  F    K        | 
|    c_reg[61]/CK        DFF_X1        Rise  0.2980 0.0200 0.1070          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2980 2.2980 | 
| library setup check                      | -0.0390 2.2590 | 
| data required time                       |  2.2590        | 
|                                          |                | 
| data required time                       |  2.2590        | 
| data arrival time                        | -2.1540        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.1080        | 
-------------------------------------------------------------


 Timing Path to c_reg[60]/D 
  
 Path Start Point : SC_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[60] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.7070 1.30215    1.42116  2.72331           1       57.846   c    K        | 
|    CTS_L1_c_tid0_294/A      CLKBUF_X3     Rise  0.0000 0.0000 0.7070            1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z      CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404    24.6574  27.1914           4       56.9643  F    K        | 
|    clk_gate_SC_reg/CK       CLKGATETST_X8 Rise  0.1540 0.0010 0.0460            7.95918                                     FA            | 
|    clk_gate_SC_reg/GCK      CLKGATETST_X8 Rise  0.1860 0.0320 0.0070 5.25557    1.42116  6.67673           1       56.9643  FA   K        | 
|    CTS_L3_c_tid1_111/A      CLKBUF_X3     Rise  0.1860 0.0000 0.0070            1.42116                                     F             | 
|    CTS_L3_c_tid1_111/Z      CLKBUF_X3     Rise  0.2720 0.0860 0.0740 46.9985    36.0868  83.0854           38      57.4219  F    K        | 
| Data Path:                                                                                                                                | 
|    SC_reg[0]/CK             DFF_X1        Rise  0.2810 0.0090 0.0730            0.949653                                    F             | 
|    SC_reg[0]/Q              DFF_X1        Rise  0.4000 0.1190 0.0250 1.1416     8.36581  9.50741           4       61.6741  F             | 
|    i_64_1_381/A3            NOR3_X1       Rise  0.4000 0.0000 0.0250            1.6163                                                    | 
|    i_64_1_381/ZN            NOR3_X1       Fall  0.4230 0.0230 0.0130 0.291595   6.20185  6.49344           1       61.6741                | 
|    i_64_1_409/A2            NAND2_X4      Fall  0.4230 0.0000 0.0130            5.61536                                                   | 
|    i_64_1_409/ZN            NAND2_X4      Rise  0.5040 0.0810 0.0680 33.2831    76.6489  109.932           38      61.6741                | 
|    i_64_1_408/A             INV_X4        Rise  0.5140 0.0100 0.0690            6.25843                                                   | 
|    i_64_1_408/ZN            INV_X4        Fall  0.5690 0.0550 0.0350 27.0731    61.0726  88.1457           36      55.7254                | 
|    i_64_1_377/A2            AND2_X4       Fall  0.5780 0.0090 0.0360            3.22374                                                   | 
|    i_64_1_377/ZN            AND2_X4       Fall  0.6470 0.0690 0.0240 30.0106    50.8887  80.8993           32      52.1205                | 
|    i_64_1_315/C2            AOI222_X1     Fall  0.6510 0.0040 0.0240            1.50088                                                   | 
|    i_64_1_315/ZN            AOI222_X1     Rise  0.7530 0.1020 0.0520 0.544308   1.70023  2.24454           1       54.691                 | 
|    i_64_1_314/A             INV_X1        Rise  0.7530 0.0000 0.0520            1.70023                                                   | 
|    i_64_1_314/ZN            INV_X1        Fall  0.7900 0.0370 0.0240 3.06555    10.3261  13.3916           7       54.691                 | 
|    i_64_197/multiplicand[1]               Fall  0.7900 0.0000                                                                             | 
|    i_64_197/i_187/A1        NOR2_X1       Fall  0.7910 0.0010 0.0240            1.41309                                                   | 
|    i_64_197/i_187/ZN        NOR2_X1       Rise  0.8220 0.0310 0.0180 0.338002   1.62635  1.96435           1       51.9978                | 
|    i_64_197/i_184/A         AOI21_X1      Rise  0.8220 0.0000 0.0180            1.62635                                                   | 
|    i_64_197/i_184/ZN        AOI21_X1      Fall  0.8420 0.0200 0.0140 0.695326   3.84836  4.54369           2       51.9978                | 
|    i_64_197/i_183/B2        OAI22_X1      Fall  0.8420 0.0000 0.0140            1.55047                                                   | 
|    i_64_197/i_183/ZN        OAI22_X1      Rise  0.9040 0.0620 0.0470 1.25992    3.90286  5.16278           2       51.9978                | 
|    i_64_197/i_182/A         OAI21_X1      Rise  0.9040 0.0000 0.0470            1.67072                                                   | 
|    i_64_197/i_182/ZN        OAI21_X1      Fall  0.9310 0.0270 0.0130 0.227226   1.6642   1.89142           1       48.3036                | 
|    i_64_197/i_181/A2        NAND2_X1      Fall  0.9310 0.0000 0.0130            1.50228                                                   | 
|    i_64_197/i_181/ZN        NAND2_X1      Rise  0.9650 0.0340 0.0240 2.58407    5.49545  8.07951           3       54.6652                | 
|    i_64_197/i_175/A3        NOR3_X1       Rise  0.9650 0.0000 0.0240            1.6163                                                    | 
|    i_64_197/i_175/ZN        NOR3_X1       Fall  0.9810 0.0160 0.0100 0.833529   1.60595  2.43948           1       54.6652                | 
|    i_64_197/i_167/A4        NOR4_X1       Fall  0.9810 0.0000 0.0100            1.55423                                                   | 
|    i_64_197/i_167/ZN        NOR4_X1       Rise  1.1080 0.1270 0.0850 0.695004   5.49606  6.19106           3       57.6451                | 
|    i_64_197/i_161/A3        NOR3_X1       Rise  1.1080 0.0000 0.0850            1.6163                                                    | 
|    i_64_197/i_161/ZN        NOR3_X1       Fall  1.1260 0.0180 0.0210 0.347331   1.60595  1.95328           1       57.6451                | 
|    i_64_197/i_153/A4        NOR4_X1       Fall  1.1260 0.0000 0.0210            1.55423                                                   | 
|    i_64_197/i_153/ZN        NOR4_X1       Rise  1.2790 0.1530 0.1040 0.88007    7.32194  8.20201           3       55.3125                | 
|    i_64_197/i_147/A3        NOR3_X2       Rise  1.2790 0.0000 0.1040            3.44279                                                   | 
|    i_64_197/i_147/ZN        NOR3_X2       Fall  1.2950 0.0160 0.0230 1.60364    1.60595  3.20959           1       55.3125                | 
|    i_64_197/i_139/A4        NOR4_X1       Fall  1.2950 0.0000 0.0230            1.55423                                                   | 
|    i_64_197/i_139/ZN        NOR4_X1       Rise  1.4280 0.1330 0.0870 0.867698   5.49545  6.36314           3       54.2746                | 
|    i_64_197/i_133/A3        NOR3_X1       Rise  1.4280 0.0000 0.0870            1.6163                                                    | 
|    i_64_197/i_133/ZN        NOR3_X1       Fall  1.4500 0.0220 0.0230 1.32614    1.7368   3.06294           1       54.2746                | 
|    i_64_197/i_201/A1        NOR4_X1       Fall  1.4500 0.0000 0.0230            1.34349                                                   | 
|    i_64_197/i_201/ZN        NOR4_X1       Rise  1.5630 0.1130 0.0970 1.01924    6.43738  7.45662           4       55.3013                | 
|    i_64_197/i_200/A2        OR2_X1        Rise  1.5630 0.0000 0.0970            0.941939                                                  | 
|    i_64_197/i_200/ZN        OR2_X1        Rise  1.6050 0.0420 0.0120 1.22394    1.6642   2.88813           1       55.3013                | 
|    i_64_197/i_113/A2        NAND2_X1      Rise  1.6050 0.0000 0.0120            1.6642                                                    | 
|    i_64_197/i_113/ZN        NAND2_X1      Fall  1.6240 0.0190 0.0100 0.349863   3.34723  3.6971            2       60.1674                | 
|    i_64_197/i_112/B1        AOI21_X1      Fall  1.6240 0.0000 0.0100            1.44682                                                   | 
|    i_64_197/i_112/ZN        AOI21_X1      Rise  1.6610 0.0370 0.0310 0.441298   3.36443  3.80573           2       60.1674                | 
|    i_64_197/i_110/A2        NAND2_X1      Rise  1.6610 0.0000 0.0310            1.6642                                                    | 
|    i_64_197/i_110/ZN        NAND2_X1      Fall  1.6890 0.0280 0.0150 0.872423   4.90149  5.77391           3       60.1674                | 
|    i_64_197/i_79/A1         NAND3_X1      Fall  1.6890 0.0000 0.0150            1.56203                                                   | 
|    i_64_197/i_79/ZN         NAND3_X1      Rise  1.7080 0.0190 0.0120 0.00917101 1.70023  1.7094            1       60.1674                | 
|    i_64_197/i_77/A          INV_X1        Rise  1.7080 0.0000 0.0120            1.70023                                                   | 
|    i_64_197/i_77/ZN         INV_X1        Fall  1.7150 0.0070 0.0040 0.314898   0.946814 1.26171           1       60.1674                | 
|    i_64_197/i_76/A1         OR2_X1        Fall  1.7150 0.0000 0.0040            0.792385                                                  | 
|    i_64_197/i_76/ZN         OR2_X1        Fall  1.7590 0.0440 0.0100 0.446071   1.63668  2.08275           1       60.1674                | 
|    i_64_197/p_0[26]                       Fall  1.7590 0.0000                                                                             | 
|    i_64_1_295/A1            AOI222_X1     Fall  1.7590 0.0000 0.0100            1.40277                                                   | 
|    i_64_1_295/ZN            AOI222_X1     Rise  1.8420 0.0830 0.0750 0.508175   5.01363  5.5218            3       60.1674                | 
|    i_64_1_294/A             INV_X1        Rise  1.8420 0.0000 0.0750            1.70023                                                   | 
|    i_64_1_294/ZN            INV_X1        Fall  1.8610 0.0190 0.0200 0.950994   3.58305  4.53404           3       60.1674                | 
|    i_64_203/p_1[57]                       Fall  1.8610 0.0000                                                                             | 
|    i_64_203/i_190/A3        OR4_X1        Fall  1.8610 0.0000 0.0200            0.852155                                                  | 
|    i_64_203/i_190/ZN        OR4_X1        Fall  1.9770 0.1160 0.0180 0.13244    1.70023  1.83267           1       57.4219                | 
|    i_64_203/i_189/A         INV_X1        Fall  1.9770 0.0000 0.0180            1.54936                                                   | 
|    i_64_203/i_189/ZN        INV_X1        Rise  2.0000 0.0230 0.0130 0.667299   3.31983  3.98712           2       57.4219                | 
|    i_64_203/i_188/A4        NAND4_X1      Rise  2.0000 0.0000 0.0130            1.65991                                                   | 
|    i_64_203/i_188/ZN        NAND4_X1      Fall  2.0420 0.0420 0.0250 0.477421   3.93298  4.4104            2       57.4219                | 
|    i_64_203/i_160/A         XNOR2_X1      Fall  2.0420 0.0000 0.0250            2.12585                                                   | 
|    i_64_203/i_160/ZN        XNOR2_X1      Fall  2.0880 0.0460 0.0110 0.375329   1.70023  2.07556           1       57.4219                | 
|    i_64_203/i_159/A         INV_X1        Fall  2.0880 0.0000 0.0110            1.54936                                                   | 
|    i_64_203/i_159/ZN        INV_X1        Rise  2.1020 0.0140 0.0080 0.160649   1.59903  1.75968           1       57.4219                | 
|    i_64_203/p_0[60]                       Rise  2.1020 0.0000                                                                             | 
|    i_64_1_138/A1            NAND2_X1      Rise  2.1020 0.0000 0.0080            1.59903                                                   | 
|    i_64_1_138/ZN            NAND2_X1      Fall  2.1140 0.0120 0.0150 0.178374   1.67072  1.84909           1       57.4219                | 
|    i_64_1_137/A             OAI21_X1      Fall  2.1140 0.0000 0.0150            1.51857                                                   | 
|    i_64_1_137/ZN            OAI21_X1      Rise  2.1360 0.0220 0.0240 0.222575   1.14029  1.36287           1       57.4219                | 
|    c_reg[60]/D              DFF_X1        Rise  2.1360 0.0000 0.0240            1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[60]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.24879  2.55093           1       57.846   c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1500 0.1500 0.0460 2.53404  22.3115  24.8456           4       56.9643  F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1510 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1810 0.0300 0.0060 0.973808 1.24879  2.2226            1       56.808   FA   K        | 
|    CTS_L3_c_tid1_211/A CLKBUF_X3     Rise  0.1810 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_211/Z CLKBUF_X3     Rise  0.2780 0.0970 0.1070 76.2469  54.8122  131.059           64      51.9978  F    K        | 
|    c_reg[60]/CK        DFF_X1        Rise  0.3050 0.0270 0.1070          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3050 2.3050 | 
| library setup check                      | -0.0360 2.2690 | 
| data required time                       |  2.2690        | 
|                                          |                | 
| data required time                       |  2.2690        | 
| data arrival time                        | -2.1360        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.1360        | 
-------------------------------------------------------------


 Timing Path to c_reg[63]/D 
  
 Path Start Point : SC_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[63] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.7070 1.30215    1.42116  2.72331           1       57.846   c    K        | 
|    CTS_L1_c_tid0_294/A      CLKBUF_X3     Rise  0.0000 0.0000 0.7070            1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z      CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404    24.6574  27.1914           4       56.9643  F    K        | 
|    clk_gate_SC_reg/CK       CLKGATETST_X8 Rise  0.1540 0.0010 0.0460            7.95918                                     FA            | 
|    clk_gate_SC_reg/GCK      CLKGATETST_X8 Rise  0.1860 0.0320 0.0070 5.25557    1.42116  6.67673           1       56.9643  FA   K        | 
|    CTS_L3_c_tid1_111/A      CLKBUF_X3     Rise  0.1860 0.0000 0.0070            1.42116                                     F             | 
|    CTS_L3_c_tid1_111/Z      CLKBUF_X3     Rise  0.2720 0.0860 0.0740 46.9985    36.0868  83.0854           38      57.4219  F    K        | 
| Data Path:                                                                                                                                | 
|    SC_reg[0]/CK             DFF_X1        Rise  0.2810 0.0090 0.0730            0.949653                                    F             | 
|    SC_reg[0]/Q              DFF_X1        Rise  0.4000 0.1190 0.0250 1.1416     8.36581  9.50741           4       61.6741  F             | 
|    i_64_1_381/A3            NOR3_X1       Rise  0.4000 0.0000 0.0250            1.6163                                                    | 
|    i_64_1_381/ZN            NOR3_X1       Fall  0.4230 0.0230 0.0130 0.291595   6.20185  6.49344           1       61.6741                | 
|    i_64_1_409/A2            NAND2_X4      Fall  0.4230 0.0000 0.0130            5.61536                                                   | 
|    i_64_1_409/ZN            NAND2_X4      Rise  0.5040 0.0810 0.0680 33.2831    76.6489  109.932           38      61.6741                | 
|    i_64_1_408/A             INV_X4        Rise  0.5140 0.0100 0.0690            6.25843                                                   | 
|    i_64_1_408/ZN            INV_X4        Fall  0.5690 0.0550 0.0350 27.0731    61.0726  88.1457           36      55.7254                | 
|    i_64_1_377/A2            AND2_X4       Fall  0.5780 0.0090 0.0360            3.22374                                                   | 
|    i_64_1_377/ZN            AND2_X4       Fall  0.6470 0.0690 0.0240 30.0106    50.8887  80.8993           32      52.1205                | 
|    i_64_1_315/C2            AOI222_X1     Fall  0.6510 0.0040 0.0240            1.50088                                                   | 
|    i_64_1_315/ZN            AOI222_X1     Rise  0.7530 0.1020 0.0520 0.544308   1.70023  2.24454           1       54.691                 | 
|    i_64_1_314/A             INV_X1        Rise  0.7530 0.0000 0.0520            1.70023                                                   | 
|    i_64_1_314/ZN            INV_X1        Fall  0.7900 0.0370 0.0240 3.06555    10.3261  13.3916           7       54.691                 | 
|    i_64_197/multiplicand[1]               Fall  0.7900 0.0000                                                                             | 
|    i_64_197/i_187/A1        NOR2_X1       Fall  0.7910 0.0010 0.0240            1.41309                                                   | 
|    i_64_197/i_187/ZN        NOR2_X1       Rise  0.8220 0.0310 0.0180 0.338002   1.62635  1.96435           1       51.9978                | 
|    i_64_197/i_184/A         AOI21_X1      Rise  0.8220 0.0000 0.0180            1.62635                                                   | 
|    i_64_197/i_184/ZN        AOI21_X1      Fall  0.8420 0.0200 0.0140 0.695326   3.84836  4.54369           2       51.9978                | 
|    i_64_197/i_183/B2        OAI22_X1      Fall  0.8420 0.0000 0.0140            1.55047                                                   | 
|    i_64_197/i_183/ZN        OAI22_X1      Rise  0.9040 0.0620 0.0470 1.25992    3.90286  5.16278           2       51.9978                | 
|    i_64_197/i_182/A         OAI21_X1      Rise  0.9040 0.0000 0.0470            1.67072                                                   | 
|    i_64_197/i_182/ZN        OAI21_X1      Fall  0.9310 0.0270 0.0130 0.227226   1.6642   1.89142           1       48.3036                | 
|    i_64_197/i_181/A2        NAND2_X1      Fall  0.9310 0.0000 0.0130            1.50228                                                   | 
|    i_64_197/i_181/ZN        NAND2_X1      Rise  0.9650 0.0340 0.0240 2.58407    5.49545  8.07951           3       54.6652                | 
|    i_64_197/i_175/A3        NOR3_X1       Rise  0.9650 0.0000 0.0240            1.6163                                                    | 
|    i_64_197/i_175/ZN        NOR3_X1       Fall  0.9810 0.0160 0.0100 0.833529   1.60595  2.43948           1       54.6652                | 
|    i_64_197/i_167/A4        NOR4_X1       Fall  0.9810 0.0000 0.0100            1.55423                                                   | 
|    i_64_197/i_167/ZN        NOR4_X1       Rise  1.1080 0.1270 0.0850 0.695004   5.49606  6.19106           3       57.6451                | 
|    i_64_197/i_161/A3        NOR3_X1       Rise  1.1080 0.0000 0.0850            1.6163                                                    | 
|    i_64_197/i_161/ZN        NOR3_X1       Fall  1.1260 0.0180 0.0210 0.347331   1.60595  1.95328           1       57.6451                | 
|    i_64_197/i_153/A4        NOR4_X1       Fall  1.1260 0.0000 0.0210            1.55423                                                   | 
|    i_64_197/i_153/ZN        NOR4_X1       Rise  1.2790 0.1530 0.1040 0.88007    7.32194  8.20201           3       55.3125                | 
|    i_64_197/i_147/A3        NOR3_X2       Rise  1.2790 0.0000 0.1040            3.44279                                                   | 
|    i_64_197/i_147/ZN        NOR3_X2       Fall  1.2950 0.0160 0.0230 1.60364    1.60595  3.20959           1       55.3125                | 
|    i_64_197/i_139/A4        NOR4_X1       Fall  1.2950 0.0000 0.0230            1.55423                                                   | 
|    i_64_197/i_139/ZN        NOR4_X1       Rise  1.4280 0.1330 0.0870 0.867698   5.49545  6.36314           3       54.2746                | 
|    i_64_197/i_133/A3        NOR3_X1       Rise  1.4280 0.0000 0.0870            1.6163                                                    | 
|    i_64_197/i_133/ZN        NOR3_X1       Fall  1.4500 0.0220 0.0230 1.32614    1.7368   3.06294           1       54.2746                | 
|    i_64_197/i_201/A1        NOR4_X1       Fall  1.4500 0.0000 0.0230            1.34349                                                   | 
|    i_64_197/i_201/ZN        NOR4_X1       Rise  1.5630 0.1130 0.0970 1.01924    6.43738  7.45662           4       55.3013                | 
|    i_64_197/i_200/A2        OR2_X1        Rise  1.5630 0.0000 0.0970            0.941939                                                  | 
|    i_64_197/i_200/ZN        OR2_X1        Rise  1.6050 0.0420 0.0120 1.22394    1.6642   2.88813           1       55.3013                | 
|    i_64_197/i_113/A2        NAND2_X1      Rise  1.6050 0.0000 0.0120            1.6642                                                    | 
|    i_64_197/i_113/ZN        NAND2_X1      Fall  1.6240 0.0190 0.0100 0.349863   3.34723  3.6971            2       60.1674                | 
|    i_64_197/i_112/B1        AOI21_X1      Fall  1.6240 0.0000 0.0100            1.44682                                                   | 
|    i_64_197/i_112/ZN        AOI21_X1      Rise  1.6610 0.0370 0.0310 0.441298   3.36443  3.80573           2       60.1674                | 
|    i_64_197/i_110/A2        NAND2_X1      Rise  1.6610 0.0000 0.0310            1.6642                                                    | 
|    i_64_197/i_110/ZN        NAND2_X1      Fall  1.6890 0.0280 0.0150 0.872423   4.90149  5.77391           3       60.1674                | 
|    i_64_197/i_79/A1         NAND3_X1      Fall  1.6890 0.0000 0.0150            1.56203                                                   | 
|    i_64_197/i_79/ZN         NAND3_X1      Rise  1.7080 0.0190 0.0120 0.00917101 1.70023  1.7094            1       60.1674                | 
|    i_64_197/i_77/A          INV_X1        Rise  1.7080 0.0000 0.0120            1.70023                                                   | 
|    i_64_197/i_77/ZN         INV_X1        Fall  1.7150 0.0070 0.0040 0.314898   0.946814 1.26171           1       60.1674                | 
|    i_64_197/i_76/A1         OR2_X1        Fall  1.7150 0.0000 0.0040            0.792385                                                  | 
|    i_64_197/i_76/ZN         OR2_X1        Fall  1.7590 0.0440 0.0100 0.446071   1.63668  2.08275           1       60.1674                | 
|    i_64_197/p_0[26]                       Fall  1.7590 0.0000                                                                             | 
|    i_64_1_295/A1            AOI222_X1     Fall  1.7590 0.0000 0.0100            1.40277                                                   | 
|    i_64_1_295/ZN            AOI222_X1     Rise  1.8420 0.0830 0.0750 0.508175   5.01363  5.5218            3       60.1674                | 
|    i_64_1_294/A             INV_X1        Rise  1.8420 0.0000 0.0750            1.70023                                                   | 
|    i_64_1_294/ZN            INV_X1        Fall  1.8610 0.0190 0.0200 0.950994   3.58305  4.53404           3       60.1674                | 
|    i_64_203/p_1[57]                       Fall  1.8610 0.0000                                                                             | 
|    i_64_203/i_190/A3        OR4_X1        Fall  1.8610 0.0000 0.0200            0.852155                                                  | 
|    i_64_203/i_190/ZN        OR4_X1        Fall  1.9770 0.1160 0.0180 0.13244    1.70023  1.83267           1       57.4219                | 
|    i_64_203/i_189/A         INV_X1        Fall  1.9770 0.0000 0.0180            1.54936                                                   | 
|    i_64_203/i_189/ZN        INV_X1        Rise  2.0000 0.0230 0.0130 0.667299   3.31983  3.98712           2       57.4219                | 
|    i_64_203/i_188/A4        NAND4_X1      Rise  2.0000 0.0000 0.0130            1.65991                                                   | 
|    i_64_203/i_188/ZN        NAND4_X1      Fall  2.0420 0.0420 0.0250 0.477421   3.93298  4.4104            2       57.4219                | 
|    i_64_203/i_187/A         INV_X1        Fall  2.0420 0.0000 0.0250            1.54936                                                   | 
|    i_64_203/i_187/ZN        INV_X1        Rise  2.0730 0.0310 0.0180 0.98903    4.79545  5.78448           3       57.4219                | 
|    i_64_203/i_186/A1        NAND4_X1      Rise  2.0730 0.0000 0.0180            1.52136                                                   | 
|    i_64_203/i_186/ZN        NAND4_X1      Fall  2.1070 0.0340 0.0220 0.333612   3.26323  3.59684           2       57.4219                | 
|    i_64_203/p_0[63]                       Fall  2.1070 0.0000                                                                             | 
|    i_64_1_193/A1            NAND2_X1      Fall  2.1070 0.0000 0.0220            1.5292                                                    | 
|    i_64_1_193/ZN            NAND2_X1      Rise  2.1290 0.0220 0.0230 0.511677   1.70023  2.21191           1       57.4219                | 
|    i_64_1_192/A             INV_X1        Rise  2.1290 0.0000 0.0230            1.70023                                                   | 
|    i_64_1_192/ZN            INV_X1        Fall  2.1370 0.0080 0.0070 0.169198   1.14029  1.30949           1       57.4219                | 
|    c_reg[63]/D              DFF_X1        Fall  2.1370 0.0000 0.0070            1.06234                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[63]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.24879  2.55093           1       57.846   c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1500 0.1500 0.0460 2.53404  22.3115  24.8456           4       56.9643  F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1510 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1810 0.0300 0.0060 0.973808 1.24879  2.2226            1       56.808   FA   K        | 
|    CTS_L3_c_tid1_211/A CLKBUF_X3     Rise  0.1810 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_211/Z CLKBUF_X3     Rise  0.2780 0.0970 0.1070 76.2469  54.8122  131.059           64      51.9978  F    K        | 
|    c_reg[63]/CK        DFF_X1        Rise  0.3000 0.0220 0.1070          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3000 2.3000 | 
| library setup check                      | -0.0220 2.2780 | 
| data required time                       |  2.2780        | 
|                                          |                | 
| data required time                       |  2.2780        | 
| data arrival time                        | -2.1370        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.1440        | 
-------------------------------------------------------------


 Timing Path to c_reg[56]/D 
  
 Path Start Point : SC_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[56] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       57.846   c    K        | 
|    CTS_L1_c_tid0_294/A      CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z      CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       56.9643  F    K        | 
|    clk_gate_SC_reg/CK       CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_SC_reg/GCK      CLKGATETST_X8 Rise  0.1860 0.0320 0.0070 5.25557  1.42116  6.67673           1       56.9643  FA   K        | 
|    CTS_L3_c_tid1_111/A      CLKBUF_X3     Rise  0.1860 0.0000 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_111/Z      CLKBUF_X3     Rise  0.2720 0.0860 0.0740 46.9985  36.0868  83.0854           38      57.4219  F    K        | 
| Data Path:                                                                                                                              | 
|    SC_reg[0]/CK             DFF_X1        Rise  0.2810 0.0090 0.0730          0.949653                                    F             | 
|    SC_reg[0]/Q              DFF_X1        Rise  0.4000 0.1190 0.0250 1.1416   8.36581  9.50741           4       61.6741  F             | 
|    i_64_1_381/A3            NOR3_X1       Rise  0.4000 0.0000 0.0250          1.6163                                                    | 
|    i_64_1_381/ZN            NOR3_X1       Fall  0.4230 0.0230 0.0130 0.291595 6.20185  6.49344           1       61.6741                | 
|    i_64_1_409/A2            NAND2_X4      Fall  0.4230 0.0000 0.0130          5.61536                                                   | 
|    i_64_1_409/ZN            NAND2_X4      Rise  0.5040 0.0810 0.0680 33.2831  76.6489  109.932           38      61.6741                | 
|    i_64_1_408/A             INV_X4        Rise  0.5140 0.0100 0.0690          6.25843                                                   | 
|    i_64_1_408/ZN            INV_X4        Fall  0.5690 0.0550 0.0350 27.0731  61.0726  88.1457           36      55.7254                | 
|    i_64_1_377/A2            AND2_X4       Fall  0.5780 0.0090 0.0360          3.22374                                                   | 
|    i_64_1_377/ZN            AND2_X4       Fall  0.6470 0.0690 0.0240 30.0106  50.8887  80.8993           32      52.1205                | 
|    i_64_1_315/C2            AOI222_X1     Fall  0.6510 0.0040 0.0240          1.50088                                                   | 
|    i_64_1_315/ZN            AOI222_X1     Rise  0.7530 0.1020 0.0520 0.544308 1.70023  2.24454           1       54.691                 | 
|    i_64_1_314/A             INV_X1        Rise  0.7530 0.0000 0.0520          1.70023                                                   | 
|    i_64_1_314/ZN            INV_X1        Fall  0.7900 0.0370 0.0240 3.06555  10.3261  13.3916           7       54.691                 | 
|    i_64_197/multiplicand[1]               Fall  0.7900 0.0000                                                                           | 
|    i_64_197/i_187/A1        NOR2_X1       Fall  0.7910 0.0010 0.0240          1.41309                                                   | 
|    i_64_197/i_187/ZN        NOR2_X1       Rise  0.8220 0.0310 0.0180 0.338002 1.62635  1.96435           1       51.9978                | 
|    i_64_197/i_184/A         AOI21_X1      Rise  0.8220 0.0000 0.0180          1.62635                                                   | 
|    i_64_197/i_184/ZN        AOI21_X1      Fall  0.8420 0.0200 0.0140 0.695326 3.84836  4.54369           2       51.9978                | 
|    i_64_197/i_183/B2        OAI22_X1      Fall  0.8420 0.0000 0.0140          1.55047                                                   | 
|    i_64_197/i_183/ZN        OAI22_X1      Rise  0.9040 0.0620 0.0470 1.25992  3.90286  5.16278           2       51.9978                | 
|    i_64_197/i_182/A         OAI21_X1      Rise  0.9040 0.0000 0.0470          1.67072                                                   | 
|    i_64_197/i_182/ZN        OAI21_X1      Fall  0.9310 0.0270 0.0130 0.227226 1.6642   1.89142           1       48.3036                | 
|    i_64_197/i_181/A2        NAND2_X1      Fall  0.9310 0.0000 0.0130          1.50228                                                   | 
|    i_64_197/i_181/ZN        NAND2_X1      Rise  0.9650 0.0340 0.0240 2.58407  5.49545  8.07951           3       54.6652                | 
|    i_64_197/i_175/A3        NOR3_X1       Rise  0.9650 0.0000 0.0240          1.6163                                                    | 
|    i_64_197/i_175/ZN        NOR3_X1       Fall  0.9810 0.0160 0.0100 0.833529 1.60595  2.43948           1       54.6652                | 
|    i_64_197/i_167/A4        NOR4_X1       Fall  0.9810 0.0000 0.0100          1.55423                                                   | 
|    i_64_197/i_167/ZN        NOR4_X1       Rise  1.1080 0.1270 0.0850 0.695004 5.49606  6.19106           3       57.6451                | 
|    i_64_197/i_161/A3        NOR3_X1       Rise  1.1080 0.0000 0.0850          1.6163                                                    | 
|    i_64_197/i_161/ZN        NOR3_X1       Fall  1.1260 0.0180 0.0210 0.347331 1.60595  1.95328           1       57.6451                | 
|    i_64_197/i_153/A4        NOR4_X1       Fall  1.1260 0.0000 0.0210          1.55423                                                   | 
|    i_64_197/i_153/ZN        NOR4_X1       Rise  1.2790 0.1530 0.1040 0.88007  7.32194  8.20201           3       55.3125                | 
|    i_64_197/i_147/A3        NOR3_X2       Rise  1.2790 0.0000 0.1040          3.44279                                                   | 
|    i_64_197/i_147/ZN        NOR3_X2       Fall  1.2950 0.0160 0.0230 1.60364  1.60595  3.20959           1       55.3125                | 
|    i_64_197/i_139/A4        NOR4_X1       Fall  1.2950 0.0000 0.0230          1.55423                                                   | 
|    i_64_197/i_139/ZN        NOR4_X1       Rise  1.4280 0.1330 0.0870 0.867698 5.49545  6.36314           3       54.2746                | 
|    i_64_197/i_133/A3        NOR3_X1       Rise  1.4280 0.0000 0.0870          1.6163                                                    | 
|    i_64_197/i_133/ZN        NOR3_X1       Fall  1.4500 0.0220 0.0230 1.32614  1.7368   3.06294           1       54.2746                | 
|    i_64_197/i_201/A1        NOR4_X1       Fall  1.4500 0.0000 0.0230          1.34349                                                   | 
|    i_64_197/i_201/ZN        NOR4_X1       Rise  1.5630 0.1130 0.0970 1.01924  6.43738  7.45662           4       55.3013                | 
|    i_64_197/i_65/B1         AOI21_X1      Rise  1.5630 0.0000 0.0970          1.647                                                     | 
|    i_64_197/i_65/ZN         AOI21_X1      Fall  1.5970 0.0340 0.0300 0.737578 3.80404  4.54162           2       55.3013                | 
|    i_64_197/i_64/B2         OAI21_X1      Fall  1.5970 0.0000 0.0300          1.55833                                                   | 
|    i_64_197/i_64/ZN         OAI21_X1      Rise  1.6380 0.0410 0.0210 0.259223 1.70023  1.95945           1       55.3013                | 
|    i_64_197/i_63/A          INV_X1        Rise  1.6380 0.0000 0.0210          1.70023                                                   | 
|    i_64_197/i_63/ZN         INV_X1        Fall  1.6530 0.0150 0.0090 0.450473 3.80404  4.25451           2       55.3013                | 
|    i_64_197/i_58/A          XOR2_X1       Fall  1.6530 0.0000 0.0090          2.18123                                                   | 
|    i_64_197/i_58/Z          XOR2_X1       Fall  1.7040 0.0510 0.0120 0.411993 1.63668  2.04867           1       55.3013                | 
|    i_64_197/p_0[22]                       Fall  1.7040 0.0000                                                                           | 
|    i_64_1_287/A1            AOI222_X1     Fall  1.7040 0.0000 0.0120          1.40277                                                   | 
|    i_64_1_287/ZN            AOI222_X1     Rise  1.7890 0.0850 0.0760 0.703595 5.01363  5.71722           3       55.3013                | 
|    i_64_1_286/A             INV_X1        Rise  1.7890 0.0000 0.0760          1.70023                                                   | 
|    i_64_1_286/ZN            INV_X1        Fall  1.8100 0.0210 0.0200 0.717135 4.35233  5.06947           3       55.3013                | 
|    i_64_203/p_1[53]                       Fall  1.8100 0.0000                                                                           | 
|    i_64_203/i_196/A2        OR3_X2        Fall  1.8100 0.0000 0.0200          1.5062                                                    | 
|    i_64_203/i_196/ZN        OR3_X2        Fall  1.8880 0.0780 0.0140 1.73137  3.40752  5.13889           2       55.3013                | 
|    i_64_203/i_195/A2        OR3_X2        Fall  1.8880 0.0000 0.0140          1.5062                                                    | 
|    i_64_203/i_195/ZN        OR3_X2        Fall  1.9620 0.0740 0.0130 0.361643 3.25089  3.61253           1       57.4219                | 
|    i_64_203/i_194/A         INV_X2        Fall  1.9620 0.0000 0.0130          2.94332                                                   | 
|    i_64_203/i_194/ZN        INV_X2        Rise  1.9800 0.0180 0.0100 0.584015 5.45951  6.04353           2       57.4219                | 
|    i_64_203/i_169/A4        NAND4_X2      Rise  1.9800 0.0000 0.0100          3.82142                                                   | 
|    i_64_203/i_169/ZN        NAND4_X2      Fall  2.0220 0.0420 0.0260 1.35888  7.60133  8.96022           5       57.4219                | 
|    i_64_203/i_108/A2        NOR2_X1       Fall  2.0220 0.0000 0.0260          1.56385                                                   | 
|    i_64_203/i_108/ZN        NOR2_X1       Rise  2.0670 0.0450 0.0260 0.477899 3.19825  3.67614           2       57.4219                | 
|    i_64_203/i_105/A         AOI21_X1      Rise  2.0670 0.0000 0.0260          1.62635                                                   | 
|    i_64_203/i_105/ZN        AOI21_X1      Fall  2.0840 0.0170 0.0110 0.339591 1.59903  1.93862           1       57.4219                | 
|    i_64_203/p_0[56]                       Fall  2.0840 0.0000                                                                           | 
|    i_64_1_130/A1            NAND2_X1      Fall  2.0840 0.0000 0.0110          1.5292                                                    | 
|    i_64_1_130/ZN            NAND2_X1      Rise  2.1000 0.0160 0.0220 0.289597 1.67072  1.96031           1       60.1674                | 
|    i_64_1_129/A             OAI21_X1      Rise  2.1000 0.0000 0.0220          1.67072                                                   | 
|    i_64_1_129/ZN            OAI21_X1      Fall  2.1220 0.0220 0.0220 0.599317 1.14029  1.73961           1       60.1674                | 
|    c_reg[56]/D              DFF_X1        Fall  2.1220 0.0000 0.0220          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[56]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.24879  2.55093           1       57.846   c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1500 0.1500 0.0460 2.53404  22.3115  24.8456           4       56.9643  F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1510 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1810 0.0300 0.0060 0.973808 1.24879  2.2226            1       56.808   FA   K        | 
|    CTS_L3_c_tid1_211/A CLKBUF_X3     Rise  0.1810 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_211/Z CLKBUF_X3     Rise  0.2780 0.0970 0.1070 76.2469  54.8122  131.059           64      51.9978  F    K        | 
|    c_reg[56]/CK        DFF_X1        Rise  0.2940 0.0160 0.1070          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2940 2.2940 | 
| library setup check                      | -0.0280 2.2660 | 
| data required time                       |  2.2660        | 
|                                          |                | 
| data required time                       |  2.2660        | 
| data arrival time                        | -2.1220        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.1470        | 
-------------------------------------------------------------


 Timing Path to c_reg[55]/D 
  
 Path Start Point : SC_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[55] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       57.846   c    K        | 
|    CTS_L1_c_tid0_294/A      CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z      CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       56.9643  F    K        | 
|    clk_gate_SC_reg/CK       CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_SC_reg/GCK      CLKGATETST_X8 Rise  0.1860 0.0320 0.0070 5.25557  1.42116  6.67673           1       56.9643  FA   K        | 
|    CTS_L3_c_tid1_111/A      CLKBUF_X3     Rise  0.1860 0.0000 0.0070          1.42116                                     F             | 
|    CTS_L3_c_tid1_111/Z      CLKBUF_X3     Rise  0.2720 0.0860 0.0740 46.9985  36.0868  83.0854           38      57.4219  F    K        | 
| Data Path:                                                                                                                              | 
|    SC_reg[0]/CK             DFF_X1        Rise  0.2810 0.0090 0.0730          0.949653                                    F             | 
|    SC_reg[0]/Q              DFF_X1        Rise  0.4000 0.1190 0.0250 1.1416   8.36581  9.50741           4       61.6741  F             | 
|    i_64_1_381/A3            NOR3_X1       Rise  0.4000 0.0000 0.0250          1.6163                                                    | 
|    i_64_1_381/ZN            NOR3_X1       Fall  0.4230 0.0230 0.0130 0.291595 6.20185  6.49344           1       61.6741                | 
|    i_64_1_409/A2            NAND2_X4      Fall  0.4230 0.0000 0.0130          5.61536                                                   | 
|    i_64_1_409/ZN            NAND2_X4      Rise  0.5040 0.0810 0.0680 33.2831  76.6489  109.932           38      61.6741                | 
|    i_64_1_408/A             INV_X4        Rise  0.5140 0.0100 0.0690          6.25843                                                   | 
|    i_64_1_408/ZN            INV_X4        Fall  0.5690 0.0550 0.0350 27.0731  61.0726  88.1457           36      55.7254                | 
|    i_64_1_377/A2            AND2_X4       Fall  0.5780 0.0090 0.0360          3.22374                                                   | 
|    i_64_1_377/ZN            AND2_X4       Fall  0.6470 0.0690 0.0240 30.0106  50.8887  80.8993           32      52.1205                | 
|    i_64_1_315/C2            AOI222_X1     Fall  0.6510 0.0040 0.0240          1.50088                                                   | 
|    i_64_1_315/ZN            AOI222_X1     Rise  0.7530 0.1020 0.0520 0.544308 1.70023  2.24454           1       54.691                 | 
|    i_64_1_314/A             INV_X1        Rise  0.7530 0.0000 0.0520          1.70023                                                   | 
|    i_64_1_314/ZN            INV_X1        Fall  0.7900 0.0370 0.0240 3.06555  10.3261  13.3916           7       54.691                 | 
|    i_64_197/multiplicand[1]               Fall  0.7900 0.0000                                                                           | 
|    i_64_197/i_187/A1        NOR2_X1       Fall  0.7910 0.0010 0.0240          1.41309                                                   | 
|    i_64_197/i_187/ZN        NOR2_X1       Rise  0.8220 0.0310 0.0180 0.338002 1.62635  1.96435           1       51.9978                | 
|    i_64_197/i_184/A         AOI21_X1      Rise  0.8220 0.0000 0.0180          1.62635                                                   | 
|    i_64_197/i_184/ZN        AOI21_X1      Fall  0.8420 0.0200 0.0140 0.695326 3.84836  4.54369           2       51.9978                | 
|    i_64_197/i_183/B2        OAI22_X1      Fall  0.8420 0.0000 0.0140          1.55047                                                   | 
|    i_64_197/i_183/ZN        OAI22_X1      Rise  0.9040 0.0620 0.0470 1.25992  3.90286  5.16278           2       51.9978                | 
|    i_64_197/i_182/A         OAI21_X1      Rise  0.9040 0.0000 0.0470          1.67072                                                   | 
|    i_64_197/i_182/ZN        OAI21_X1      Fall  0.9310 0.0270 0.0130 0.227226 1.6642   1.89142           1       48.3036                | 
|    i_64_197/i_181/A2        NAND2_X1      Fall  0.9310 0.0000 0.0130          1.50228                                                   | 
|    i_64_197/i_181/ZN        NAND2_X1      Rise  0.9650 0.0340 0.0240 2.58407  5.49545  8.07951           3       54.6652                | 
|    i_64_197/i_175/A3        NOR3_X1       Rise  0.9650 0.0000 0.0240          1.6163                                                    | 
|    i_64_197/i_175/ZN        NOR3_X1       Fall  0.9810 0.0160 0.0100 0.833529 1.60595  2.43948           1       54.6652                | 
|    i_64_197/i_167/A4        NOR4_X1       Fall  0.9810 0.0000 0.0100          1.55423                                                   | 
|    i_64_197/i_167/ZN        NOR4_X1       Rise  1.1080 0.1270 0.0850 0.695004 5.49606  6.19106           3       57.6451                | 
|    i_64_197/i_161/A3        NOR3_X1       Rise  1.1080 0.0000 0.0850          1.6163                                                    | 
|    i_64_197/i_161/ZN        NOR3_X1       Fall  1.1260 0.0180 0.0210 0.347331 1.60595  1.95328           1       57.6451                | 
|    i_64_197/i_153/A4        NOR4_X1       Fall  1.1260 0.0000 0.0210          1.55423                                                   | 
|    i_64_197/i_153/ZN        NOR4_X1       Rise  1.2790 0.1530 0.1040 0.88007  7.32194  8.20201           3       55.3125                | 
|    i_64_197/i_147/A3        NOR3_X2       Rise  1.2790 0.0000 0.1040          3.44279                                                   | 
|    i_64_197/i_147/ZN        NOR3_X2       Fall  1.2950 0.0160 0.0230 1.60364  1.60595  3.20959           1       55.3125                | 
|    i_64_197/i_139/A4        NOR4_X1       Fall  1.2950 0.0000 0.0230          1.55423                                                   | 
|    i_64_197/i_139/ZN        NOR4_X1       Rise  1.4280 0.1330 0.0870 0.867698 5.49545  6.36314           3       54.2746                | 
|    i_64_197/i_133/A3        NOR3_X1       Rise  1.4280 0.0000 0.0870          1.6163                                                    | 
|    i_64_197/i_133/ZN        NOR3_X1       Fall  1.4500 0.0220 0.0230 1.32614  1.7368   3.06294           1       54.2746                | 
|    i_64_197/i_201/A1        NOR4_X1       Fall  1.4500 0.0000 0.0230          1.34349                                                   | 
|    i_64_197/i_201/ZN        NOR4_X1       Rise  1.5630 0.1130 0.0970 1.01924  6.43738  7.45662           4       55.3013                | 
|    i_64_197/i_65/B1         AOI21_X1      Rise  1.5630 0.0000 0.0970          1.647                                                     | 
|    i_64_197/i_65/ZN         AOI21_X1      Fall  1.5970 0.0340 0.0300 0.737578 3.80404  4.54162           2       55.3013                | 
|    i_64_197/i_64/B2         OAI21_X1      Fall  1.5970 0.0000 0.0300          1.55833                                                   | 
|    i_64_197/i_64/ZN         OAI21_X1      Rise  1.6380 0.0410 0.0210 0.259223 1.70023  1.95945           1       55.3013                | 
|    i_64_197/i_63/A          INV_X1        Rise  1.6380 0.0000 0.0210          1.70023                                                   | 
|    i_64_197/i_63/ZN         INV_X1        Fall  1.6530 0.0150 0.0090 0.450473 3.80404  4.25451           2       55.3013                | 
|    i_64_197/i_58/A          XOR2_X1       Fall  1.6530 0.0000 0.0090          2.18123                                                   | 
|    i_64_197/i_58/Z          XOR2_X1       Fall  1.7040 0.0510 0.0120 0.411993 1.63668  2.04867           1       55.3013                | 
|    i_64_197/p_0[22]                       Fall  1.7040 0.0000                                                                           | 
|    i_64_1_287/A1            AOI222_X1     Fall  1.7040 0.0000 0.0120          1.40277                                                   | 
|    i_64_1_287/ZN            AOI222_X1     Rise  1.7890 0.0850 0.0760 0.703595 5.01363  5.71722           3       55.3013                | 
|    i_64_1_286/A             INV_X1        Rise  1.7890 0.0000 0.0760          1.70023                                                   | 
|    i_64_1_286/ZN            INV_X1        Fall  1.8100 0.0210 0.0200 0.717135 4.35233  5.06947           3       55.3013                | 
|    i_64_203/p_1[53]                       Fall  1.8100 0.0000                                                                           | 
|    i_64_203/i_196/A2        OR3_X2        Fall  1.8100 0.0000 0.0200          1.5062                                                    | 
|    i_64_203/i_196/ZN        OR3_X2        Fall  1.8880 0.0780 0.0140 1.73137  3.40752  5.13889           2       55.3013                | 
|    i_64_203/i_195/A2        OR3_X2        Fall  1.8880 0.0000 0.0140          1.5062                                                    | 
|    i_64_203/i_195/ZN        OR3_X2        Fall  1.9620 0.0740 0.0130 0.361643 3.25089  3.61253           1       57.4219                | 
|    i_64_203/i_194/A         INV_X2        Fall  1.9620 0.0000 0.0130          2.94332                                                   | 
|    i_64_203/i_194/ZN        INV_X2        Rise  1.9800 0.0180 0.0100 0.584015 5.45951  6.04353           2       57.4219                | 
|    i_64_203/i_169/A4        NAND4_X2      Rise  1.9800 0.0000 0.0100          3.82142                                                   | 
|    i_64_203/i_169/ZN        NAND4_X2      Fall  2.0220 0.0420 0.0260 1.35888  7.60133  8.96022           5       57.4219                | 
|    i_64_203/i_168/A         INV_X1        Fall  2.0220 0.0000 0.0260          1.54936                                                   | 
|    i_64_203/i_168/ZN        INV_X1        Rise  2.0480 0.0260 0.0140 0.712732 3.14844  3.86118           2       57.4219                | 
|    i_64_203/i_101/A         AOI21_X1      Rise  2.0480 0.0000 0.0140          1.62635                                                   | 
|    i_64_203/i_101/ZN        AOI21_X1      Fall  2.0620 0.0140 0.0090 0.357041 1.59903  1.95607           1       57.4219                | 
|    i_64_203/p_0[55]                       Fall  2.0620 0.0000                                                                           | 
|    i_64_1_128/A1            NAND2_X1      Fall  2.0620 0.0000 0.0090          1.5292                                                    | 
|    i_64_1_128/ZN            NAND2_X1      Rise  2.0770 0.0150 0.0220 0.295144 1.67072  1.96586           1       57.4219                | 
|    i_64_1_127/A             OAI21_X1      Rise  2.0770 0.0000 0.0220          1.67072                                                   | 
|    i_64_1_127/ZN            OAI21_X1      Fall  2.0980 0.0210 0.0220 0.230273 1.14029  1.37056           1       60.1674                | 
|    c_reg[55]/D              DFF_X1        Fall  2.0980 0.0000 0.0220          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[55]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.24879  2.55093           1       57.846   c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1500 0.1500 0.0460 2.53404  22.3115  24.8456           4       56.9643  F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1510 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1810 0.0300 0.0060 0.973808 1.24879  2.2226            1       56.808   FA   K        | 
|    CTS_L3_c_tid1_211/A CLKBUF_X3     Rise  0.1810 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_211/Z CLKBUF_X3     Rise  0.2780 0.0970 0.1070 76.2469  54.8122  131.059           64      51.9978  F    K        | 
|    c_reg[55]/CK        DFF_X1        Rise  0.2940 0.0160 0.1070          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2940 2.2940 | 
| library setup check                      | -0.0280 2.2660 | 
| data required time                       |  2.2660        | 
|                                          |                | 
| data required time                       |  2.2660        | 
| data arrival time                        | -2.0980        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.1710        | 
-------------------------------------------------------------


 Timing Path to c_reg[54]/D 
  
 Path Start Point : SC_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[54] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.7070             1.30215  1.42116  2.72331           1       57.846   c    K        | 
|    CTS_L1_c_tid0_294/A      CLKBUF_X3     Rise  0.0000 0.0000 0.7070                      1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z      CLKBUF_X3     Rise  0.1530 0.1530 0.0460             2.53404  24.6574  27.1914           4       56.9643  F    K        | 
|    clk_gate_SC_reg/CK       CLKGATETST_X8 Rise  0.1540 0.0010 0.0460                      7.95918                                     FA            | 
|    clk_gate_SC_reg/GCK      CLKGATETST_X8 Rise  0.1860 0.0320 0.0070             5.25557  1.42116  6.67673           1       56.9643  FA   K        | 
|    CTS_L3_c_tid1_111/A      CLKBUF_X3     Rise  0.1860 0.0000 0.0070                      1.42116                                     F             | 
|    CTS_L3_c_tid1_111/Z      CLKBUF_X3     Rise  0.2720 0.0860 0.0740             46.9985  36.0868  83.0854           38      57.4219  F    K        | 
| Data Path:                                                                                                                                          | 
|    SC_reg[0]/CK             DFF_X1        Rise  0.2810 0.0090 0.0730                      0.949653                                    F             | 
|    SC_reg[0]/Q              DFF_X1        Rise  0.4000 0.1190 0.0250             1.1416   8.36581  9.50741           4       61.6741  F             | 
|    i_64_1_381/A3            NOR3_X1       Rise  0.4000 0.0000 0.0250                      1.6163                                                    | 
|    i_64_1_381/ZN            NOR3_X1       Fall  0.4230 0.0230 0.0130             0.291595 6.20185  6.49344           1       61.6741                | 
|    i_64_1_409/A2            NAND2_X4      Fall  0.4230 0.0000 0.0130                      5.61536                                                   | 
|    i_64_1_409/ZN            NAND2_X4      Rise  0.5040 0.0810 0.0680             33.2831  76.6489  109.932           38      61.6741                | 
|    i_64_1_408/A             INV_X4        Rise  0.5140 0.0100 0.0690                      6.25843                                                   | 
|    i_64_1_408/ZN            INV_X4        Fall  0.5690 0.0550 0.0350             27.0731  61.0726  88.1457           36      55.7254                | 
|    i_64_1_377/A2            AND2_X4       Fall  0.5780 0.0090 0.0360                      3.22374                                                   | 
|    i_64_1_377/ZN            AND2_X4       Fall  0.6470 0.0690 0.0240             30.0106  50.8887  80.8993           32      52.1205                | 
|    i_64_1_315/C2            AOI222_X1     Fall  0.6510 0.0040 0.0240                      1.50088                                                   | 
|    i_64_1_315/ZN            AOI222_X1     Rise  0.7530 0.1020 0.0520             0.544308 1.70023  2.24454           1       54.691                 | 
|    i_64_1_314/A             INV_X1        Rise  0.7530 0.0000 0.0520                      1.70023                                                   | 
|    i_64_1_314/ZN            INV_X1        Fall  0.7900 0.0370 0.0240             3.06555  10.3261  13.3916           7       54.691                 | 
|    i_64_197/multiplicand[1]               Fall  0.7900 0.0000                                                                                       | 
|    i_64_197/i_187/A1        NOR2_X1       Fall  0.7910 0.0010 0.0240                      1.41309                                                   | 
|    i_64_197/i_187/ZN        NOR2_X1       Rise  0.8220 0.0310 0.0180             0.338002 1.62635  1.96435           1       51.9978                | 
|    i_64_197/i_184/A         AOI21_X1      Rise  0.8220 0.0000 0.0180                      1.62635                                                   | 
|    i_64_197/i_184/ZN        AOI21_X1      Fall  0.8420 0.0200 0.0140             0.695326 3.84836  4.54369           2       51.9978                | 
|    i_64_197/i_183/B2        OAI22_X1      Fall  0.8420 0.0000 0.0140                      1.55047                                                   | 
|    i_64_197/i_183/ZN        OAI22_X1      Rise  0.9040 0.0620 0.0470             1.25992  3.90286  5.16278           2       51.9978                | 
|    i_64_197/i_182/A         OAI21_X1      Rise  0.9040 0.0000 0.0470                      1.67072                                                   | 
|    i_64_197/i_182/ZN        OAI21_X1      Fall  0.9310 0.0270 0.0130             0.227226 1.6642   1.89142           1       48.3036                | 
|    i_64_197/i_181/A2        NAND2_X1      Fall  0.9310 0.0000 0.0130                      1.50228                                                   | 
|    i_64_197/i_181/ZN        NAND2_X1      Rise  0.9650 0.0340 0.0240             2.58407  5.49545  8.07951           3       54.6652                | 
|    i_64_197/i_175/A3        NOR3_X1       Rise  0.9650 0.0000 0.0240                      1.6163                                                    | 
|    i_64_197/i_175/ZN        NOR3_X1       Fall  0.9810 0.0160 0.0100             0.833529 1.60595  2.43948           1       54.6652                | 
|    i_64_197/i_167/A4        NOR4_X1       Fall  0.9810 0.0000 0.0100                      1.55423                                                   | 
|    i_64_197/i_167/ZN        NOR4_X1       Rise  1.1080 0.1270 0.0850             0.695004 5.49606  6.19106           3       57.6451                | 
|    i_64_197/i_161/A3        NOR3_X1       Rise  1.1080 0.0000 0.0850                      1.6163                                                    | 
|    i_64_197/i_161/ZN        NOR3_X1       Fall  1.1260 0.0180 0.0210             0.347331 1.60595  1.95328           1       57.6451                | 
|    i_64_197/i_153/A4        NOR4_X1       Fall  1.1260 0.0000 0.0210                      1.55423                                                   | 
|    i_64_197/i_153/ZN        NOR4_X1       Rise  1.2790 0.1530 0.1040             0.88007  7.32194  8.20201           3       55.3125                | 
|    i_64_197/i_147/A3        NOR3_X2       Rise  1.2790 0.0000 0.1040                      3.44279                                                   | 
|    i_64_197/i_147/ZN        NOR3_X2       Fall  1.2950 0.0160 0.0230             1.60364  1.60595  3.20959           1       55.3125                | 
|    i_64_197/i_139/A4        NOR4_X1       Fall  1.2950 0.0000 0.0230                      1.55423                                                   | 
|    i_64_197/i_139/ZN        NOR4_X1       Rise  1.4280 0.1330 0.0870             0.867698 5.49545  6.36314           3       54.2746                | 
|    i_64_197/i_53/B1         AOI21_X1      Rise  1.4280 0.0000 0.0870                      1.647                                                     | 
|    i_64_197/i_53/ZN         AOI21_X1      Fall  1.4630 0.0350 0.0280             0.780446 3.93237  4.71282           2       54.2746                | 
|    i_64_197/i_52/A          INV_X1        Fall  1.4630 0.0000 0.0280                      1.54936                                                   | 
|    i_64_197/i_52/ZN         INV_X1        Rise  1.4840 0.0210 0.0110             0.244094 1.67685  1.92095           1       54.2746                | 
|    i_64_197/i_51/B2         AOI21_X1      Rise  1.4840 0.0000 0.0110                      1.67685                                                   | 
|    i_64_197/i_51/ZN         AOI21_X1      Fall  1.5060 0.0220 0.0150             0.839391 3.84775  4.68715           2       54.2746                | 
|    i_64_197/i_49/B2         OAI22_X1      Fall  1.5060 0.0000 0.0150                      1.55047                                                   | 
|    i_64_197/i_49/ZN         OAI22_X1      Rise  1.5580 0.0520 0.0370             0.55545  2.57361  3.12906           1       54.2746                | 
|    i_64_197/i_48/B          XNOR2_X1      Rise  1.5580 0.0000 0.0370                      2.57361                                                   | 
|    i_64_197/i_48/ZN         XNOR2_X1      Fall  1.5830 0.0250 0.0150             0.429076 1.63668  2.06575           1       54.2746                | 
|    i_64_197/p_0[19]                       Fall  1.5830 0.0000                                                                                       | 
|    i_64_1_281/A1            AOI222_X1     Fall  1.5830 0.0000 0.0150                      1.40277                                                   | 
|    i_64_1_281/ZN            AOI222_X1     Rise  1.6800 0.0970 0.0850             1.9923   5.01363  7.00593           3       55.3013                | 
|    i_64_1_280/A             INV_X1        Rise  1.6800 0.0000 0.0850                      1.70023                                                   | 
|    i_64_1_280/ZN            INV_X1        Fall  1.7000 0.0200 0.0220             0.636507 4.2998   4.9363            3       55.3013                | 
|    i_64_203/p_1[50]                       Fall  1.7000 0.0000                                                                                       | 
|    i_64_203/i_197/A2        OR4_X1        Fall  1.7000 0.0000 0.0220                      0.831823                                                  | 
|    i_64_203/i_197/ZN        OR4_X1        Fall  1.8110 0.1110 0.0190             0.477108 2.68991  3.16702           2       57.4219                | 
|    i_64_203/i_104/A2        OR2_X1        Fall  1.8110 0.0000 0.0190                      0.895446                                                  | 
|    i_64_203/i_104/ZN        OR2_X1        Fall  1.8830 0.0720 0.0190             3.61481  7.57182  11.1866           5       57.4219                | 
|    i_64_203/i_100/A3        OR3_X1        Fall  1.8840 0.0010 0.0190                      0.895841                                                  | 
|    i_64_203/i_100/ZN        OR3_X1        Fall  1.9750 0.0910 0.0160             0.707385 3.34757  4.05495           2       55.3013                | 
|    i_64_203/i_99/B2         AOI21_X1      Fall  1.9750 0.0000 0.0160                      1.40993                                                   | 
|    i_64_203/i_99/ZN         AOI21_X1      Rise  2.0100 0.0350 0.0220             0.284142 1.59903  1.88317           1       55.3013                | 
|    i_64_203/p_0[54]                       Rise  2.0100 0.0000                                                                                       | 
|    i_64_1_126/A1            NAND2_X1      Rise  2.0100 0.0000 0.0220                      1.59903                                                   | 
|    i_64_1_126/ZN            NAND2_X1      Fall  2.0270 0.0170 0.0160             0.514822 1.67072  2.18554           1       55.3013                | 
|    i_64_1_125/A             OAI21_X1      Fall  2.0270 0.0000 0.0160                      1.51857                                                   | 
|    i_64_1_125/ZN            OAI21_X1      Rise  2.0520 0.0250 0.0270             0.92173  1.14029  2.06202           1       55.3013                | 
|    c_reg[54]/D              DFF_X1        Rise  2.0610 0.0090 0.0270    0.0090            1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[54]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.24879  2.55093           1       57.846   c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1500 0.1500 0.0460 2.53404  22.3115  24.8456           4       56.9643  F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1510 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1810 0.0300 0.0060 0.973808 1.24879  2.2226            1       56.808   FA   K        | 
|    CTS_L3_c_tid1_211/A CLKBUF_X3     Rise  0.1810 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_211/Z CLKBUF_X3     Rise  0.2780 0.0970 0.1070 76.2469  54.8122  131.059           64      51.9978  F    K        | 
|    c_reg[54]/CK        DFF_X1        Rise  0.3270 0.0490 0.1070          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.3270 2.3270 | 
| library setup check                      | -0.0370 2.2900 | 
| data required time                       |  2.2900        | 
|                                          |                | 
| data required time                       |  2.2900        | 
| data arrival time                        | -2.0610        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.2320        | 
-------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 418M, CVMEM - 1780M, PVMEM - 2637M)
