GRBM_CNTL__READ_TIMEOUT__SHIFT	,	V_172
AMDGPU_IB_FLAG_CE	,	V_275
gfx_v6_0_enable_gfx_static_mgpg	,	F_134
"ring test on %d succeeded in %d usecs\n"	,	L_15
AMD_CG_SUPPORT_GFX_MGCG	,	V_436
"Failed to load gfx firmware!\n"	,	L_33
reset_work	,	V_564
ARRAY_2D_TILED_THICK	,	V_69
gfx_v6_0_ring_get_rptr	,	F_79
unlikely	,	F_95
AMD_PG_SUPPORT_CP	,	V_446
gpu_clock_mutex	,	V_478
ring_obj	,	V_527
num_rb_pipes	,	V_138
scratch	,	V_235
gfx_v6_0_get_rb_disabled	,	F_23
AMD_CG_SUPPORT_GFX_CP_LS	,	V_438
mmHDP_HOST_PATH_CNTL	,	V_231
size	,	V_518
AMD_CG_STATE_GATE	,	V_567
gfx_v6_0_rlc_start	,	F_114
amdgpu_ring_init	,	F_150
PACKET3_PREAMBLE_END_CLEAR_STATE	,	V_332
RREG32	,	F_24
CP_INT_CNTL_RING0__PRIV_INSTR_INT_ENABLE_MASK	,	V_558
num_tile_pipes	,	V_180
amdgpu_ib_schedule	,	F_63
mmPA_SC_FORCE_EOV_MAX_CNTS	,	V_213
active_cu_number	,	V_456
RLC_AUTO_PG_CTRL__GRBM_REG_SAVE_GFX_IDLE_THRESHOLD__SHIFT	,	V_471
RLC_CGCG_CGLS_CTRL__CGCG_EN_MASK	,	V_433
address	,	V_485
f	,	V_282
"amdgpu: cp failed to lock ring %d (%d).\n"	,	L_14
i	,	V_134
mmRLC_TTOP_D	,	V_448
j	,	V_135
k	,	V_149
GFX6_NUM_GFX_RINGS	,	V_521
mmHDP_MEM_COHERENCY_FLUSH_CNTL	,	V_248
CACHE_FLUSH_AND_INV_TS_EVENT	,	V_266
r	,	V_242
mmSX_DEBUG_1	,	V_202
CP_RB2_CNTL__RB_RPTR_WR_ENA_MASK	,	V_361
AMD_PG_STATE_GATE	,	V_569
active_cu	,	V_150
gfx_v6_0_enable_gui_idle_interrupt	,	F_86
mmCP_RB0_WPTR	,	V_347
mmCP_RB1_CNTL	,	V_355
GRBM_GFX_INDEX__SH_BROADCAST_WRITES_MASK	,	V_82
EVENT_TYPE	,	F_53
GRBM_SOFT_RESET	,	V_412
max_texture_channel_caches	,	V_160
cs_section_def	,	V_313
gfx_v6_0_ring_set_wptr_compute	,	F_82
gfx_v6_0_fini_pg	,	F_138
DMA0_REGISTER_OFFSET	,	V_194
AMDGPU_RING_TYPE_GFX	,	V_376
reg	,	V_239
CHIP_TAHITI	,	V_11
irq_type	,	V_530
mmRLC_SAVE_AND_RESTORE_BASE	,	V_466
amdgpu_ring_fini	,	F_152
mmMC_SHARED_CHMAP	,	V_178
num_reg	,	V_236
CP_EOP_DONE_DATA_CNTL__DATA_SEL__SHIFT	,	V_267
mmMC_ARB_RAMCFG	,	V_179
AMDGPU_GEM_CREATE_CPU_ACCESS_REQUIRED	,	V_398
reg_list_size	,	V_394
GFX_LS_STATUS	,	V_372
mmGRBM_GFX_INDEX	,	V_86
gfx_v6_0_scratch_init	,	F_39
gfx_v6_0_read_wave_data	,	F_143
gfx_v6_0_read_wave_sgprs	,	F_144
int_sel	,	V_257
amdgpu_gfx_scratch_get	,	F_41
mmCP_RB1_RPTR_ADDR	,	V_357
num_rbs	,	V_141
sc_prim_fifo_size_backend	,	V_165
"Too many (%d) compute rings!\n"	,	L_36
mmSCRATCH_REG0	,	V_238
AMD_PG_SUPPORT_GFX_PG	,	V_447
le32_to_cpu	,	F_6
PA_SC_RASTER_CONFIG__PKR_MAP_MASK	,	V_122
gfx_v6_0_ring_emit_vgt_flush	,	F_52
gfx_v6_0_rlc_reset	,	F_115
"comp %d.%d.%d"	,	L_37
PA_SC_RASTER_CONFIG__SE_XSEL__SHIFT	,	V_102
mmDB_DEPTH_INFO	,	V_368
"pitcairn"	,	L_3
rconf	,	V_96
WREG32_FIELD	,	F_109
gfx_v6_0_ring_emit_vm_flush	,	F_92
CP_INT_CNTL_RING0__TIME_STAMP_INT_ENABLE_MASK	,	V_549
gfx_v6_0_init_pg	,	F_119
mmVGT_NUM_INSTANCES	,	V_210
SQ_IND_INDEX__INDEX__SHIFT	,	V_489
mmCP_RB_WPTR_DELAY	,	V_338
PACKET3_TC_ACTION_ENA	,	V_262
mmRLC_LB_CNTR_INIT	,	V_420
mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR	,	V_381
MAX_POWERED_UP_CU	,	V_461
mmCP_RB2_CNTL	,	V_360
DRM_DEBUG	,	F_2
gfx_v6_0_lbpw_supported	,	F_116
num_gpus	,	V_185
pfp_fw	,	V_17
number	,	V_582
tmp	,	V_157
mmCP_CE_UCODE_ADDR	,	V_307
CP_ME_CNTL__CE_HALT_MASK	,	V_291
gfx_v6_0_raster_config	,	F_25
PACKET3_SET_CONFIG_REG_START	,	V_244
handle	,	V_520
pg_flags	,	V_445
rlc_fw_version	,	V_33
amdgpu_irq_add_id	,	F_149
save_restore_obj	,	V_385
mmPA_CL_ENHANCE	,	V_232
mmSCRATCH_ADDR	,	V_340
CHIP_OLAND	,	V_14
DRM_INFO	,	F_48
max_cu_per_sh	,	V_159
mmCP_SEM_WAIT_TIMER	,	V_336
SQ_IND_INDEX__THREAD_ID__SHIFT	,	V_495
ixSQ_WAVE_IB_STS	,	V_510
sh_per_se	,	V_90
enabled_rbs	,	V_137
amd_clockgating_state	,	V_565
rb_per_se	,	V_112
multi_gpu_tile_size	,	V_186
"(%d) create RLC sr bo failed\n"	,	L_27
amdgpu_cu_info	,	V_580
ucode_feature_version	,	V_25
err	,	V_5
rlc	,	V_322
mmCB_CGTT_SCLK_CTRL	,	V_435
wave_read_ind	,	F_141
PA_CL_ENHANCE__NUM_CLIP_SEQ__SHIFT	,	V_234
PACKET3_INDIRECT_BUFFER_CONST	,	V_276
PACKET3_SET_CONTEXT_REG	,	V_328
disabled_rbs	,	V_136
gfx_v6_0_priv_inst_irq	,	F_169
num_tile_mode_states	,	V_36
ce_ram_size	,	V_542
TILE_SPLIT	,	F_13
si_cs_data	,	V_395
CP_RB1_CNTL__RB_RPTR_WR_ENA_MASK	,	V_356
PA_SC_RASTER_CONFIG__RB_MAP_PKR1__SHIFT	,	V_132
amdgpu_ring	,	V_240
se_mask	,	V_113
gfx_v6_0_ring_emit_hdp_flush	,	F_49
ADDR_SURF_THIN_MICRO_TILING	,	V_66
RLC_CNTL__RLC_ENABLE_F32_MASK	,	V_411
gfx_v6_0_ring_test_ring	,	F_40
RLC_AUTO_PG_CTRL	,	V_451
cp_int_cntl	,	V_547
mmCP_RB1_WPTR	,	V_353
use_doorbell	,	V_532
pipe	,	V_535
buffer	,	V_474
ADDR_SURF_DISPLAY_MICRO_TILING	,	V_63
mmSPI_CONFIG_CNTL_1	,	V_203
RLC_PUD	,	F_128
ixSQ_WAVE_IB_DBG0	,	V_515
gfx_v6_0_select_se_sh	,	F_20
"(%d) pin RLC sr bo failed\n"	,	L_28
amdgpu_ib	,	V_269
shader_engine_tile_size	,	V_184
"amdgpu: failed to get scratch reg (%ld).\n"	,	L_17
CHIP_HAINAN	,	V_15
"amdgpu: cp failed to lock ring (%d).\n"	,	L_23
BUF_SWAP_32BIT	,	V_343
PACKET3_ME_INITIALIZE_DEVICE_ID	,	F_72
mmRLC_AUTO_PG_CTRL	,	V_469
mmRLC_GPU_CLOCK_COUNT_MSB	,	V_481
mmCP_RB0_RPTR_ADDR_HI	,	V_351
tmp1	,	V_455
dst_ptr	,	V_389
RLC_MAX_PG_CU	,	V_460
"radeon/%s_pfp.bin"	,	L_7
mem_row_size_in_kb	,	V_41
mc_shared_chmap	,	V_153
mmVM_CONTEXT8_PAGE_TABLE_BASE_ADDR	,	V_382
MICRO_TILE_MODE	,	F_10
se_num	,	V_76
pfp_fw_version	,	V_21
sc_earlyz_tile_fifo_size	,	V_167
cs_ptr	,	V_403
HAINAN_GB_ADDR_CONFIG_GOLDEN	,	V_170
mmSRBM_INT_ACK	,	V_174
gfx_v6_0_ring_emit_hdp_invalidate	,	F_55
PACKET3_SET_CONTEXT_REG_START	,	V_331
AMDGPU_FENCE_FLAG_64BIT	,	V_256
ADDR_SURF_TILE_SPLIT_256B	,	V_54
mmDB_RENDER_CONTROL	,	V_453
ring	,	V_241
gfx_v6_0_cp_compute_resume	,	F_83
gfx_v6_0_priv_inst_irq_funcs	,	V_576
amdgpu_ring_alloc	,	F_42
mmRLC_UCODE_CNTL	,	V_423
mmCP_PFP_UCODE_DATA	,	V_306
PACKET3	,	F_45
AMDGPU_CP_IRQ_COMPUTE_MEC1_PIPE0_EOP	,	V_537
state	,	V_546
gfx_v6_0_init_ao_cu_mask	,	F_133
ext	,	V_316
me_fw_version	,	V_27
"amdgpu: failed to get ib (%ld).\n"	,	L_18
mmCP_RB2_BASE	,	V_364
asic_type	,	V_10
priv_reg_irq	,	V_525
RLC_PG_CNTL__DYN_PER_CU_PG_ENABLE_MASK	,	V_465
gfx_v6_0_ring_get_wptr	,	F_80
max_backends_per_se	,	V_142
CP_INT_CNTL__CNTX_BUSY_INT_ENABLE_MASK	,	V_366
GFX6_NUM_COMPUTE_RINGS	,	V_522
mmVM_INVALIDATE_REQUEST	,	V_383
CP_INT_CNTL_RING2__TIME_STAMP_INT_ENABLE_MASK	,	V_554
cu_info	,	V_581
pkr1_mask	,	V_117
GRBM_GFX_INDEX__SE_INDEX__SHIFT	,	V_85
mutex_unlock	,	F_32
BUG	,	F_3
num_gfx_rings	,	V_293
DRM_UDELAY	,	F_47
fw_data	,	V_301
GFX_POWER_GATING_SRC	,	V_467
PACKET3_TCL1_ACTION_ENA	,	V_261
gfx_v6_0_init_cg	,	F_117
CP_INT_CNTL_RING0__PRIV_REG_INT_ENABLE_MASK	,	V_557
gfx_v6_0_resume	,	F_156
split_equal_to_row_size	,	V_39
mutex_lock	,	F_31
gfx_v6_0_enable_gfx_dynamic_mgpg	,	F_135
mmRLC_UCODE_ADDR	,	V_424
TAHITI_GB_ADDR_CONFIG_GOLDEN	,	V_168
mdelay	,	F_77
PA_SC_RASTER_CONFIG__RB_MAP_PKR0__SHIFT	,	V_129
ucode_version	,	V_23
mmCP_RB1_RPTR_ADDR_HI	,	V_358
gds_gfx_bo	,	V_541
source	,	V_560
RASTER_CONFIG_SE_MAP_0	,	V_121
fw_size	,	V_302
mmRLC_RL_SIZE	,	V_417
cu_bitmap	,	V_458
mmRLC_PG_AO_CU_MASK	,	V_459
RASTER_CONFIG_SE_MAP_3	,	V_120
mmRLC_CGCG_CGLS_CTRL	,	V_426
ADDR_SURF_TILE_SPLIT_128B	,	V_53
mmCP_SEM_INCOMPLETE_TIMER_CNTL	,	V_337
mmGC_USER_SHADER_ARRAY_CONFIG	,	V_147
ETIMEDOUT	,	V_286
amdgpu_bo_pin	,	F_103
name	,	V_528
PA_SC_RASTER_CONFIG__SE_YSEL__SHIFT	,	V_103
gfx_v6_0_enable_lbpw	,	F_108
mmRLC_PG_CNTL	,	V_444
ES_AND_GS_AUTO	,	V_219
mmSQ_IND_DATA	,	V_491
"(%d) create RLC c bo failed\n"	,	L_30
PA_SC_RASTER_CONFIG__SE_MAP_MASK	,	V_119
WREG32	,	F_18
gpu_addr	,	V_279
gfx_v6_0_cp_load_microcode	,	F_85
wave	,	V_484
mmHDP_ADDR_CONFIG	,	V_192
clear_state_obj	,	V_386
raster_config	,	V_105
amdgpu_ring_write	,	F_44
start	,	V_517
ptr	,	V_284
__BIG_ENDIAN	,	F_60
__le32	,	T_3
me_fw	,	V_26
hdr	,	V_415
gfx_v6_0_set_eop_interrupt_state	,	F_164
mmMC_SEQ_MISC0	,	V_414
gfx_firmware_header_v1_0	,	V_6
uint64_t	,	T_4
RLC_AUTO_PG_CTRL__GRBM_REG_SAVE_GFX_IDLE_THRESHOLD_MASK	,	V_470
CP_RB0_CNTL__RB_RPTR_WR_ENA_MASK	,	V_345
gfx_v6_0_get_cu_info	,	F_37
backend_enable_mask	,	V_140
PA_SC_FIFO_SIZE__SC_FRONTEND_PRIM_FIFO_SIZE__SHIFT	,	V_206
mmCP_COHER_CNTL2	,	V_259
mmCB_PERFCOUNTER1_SELECT0	,	V_225
CP_INT_CNTL_RING1__TIME_STAMP_INT_ENABLE_MASK	,	V_552
mmCB_PERFCOUNTER1_SELECT1	,	V_226
PACKET3_PREAMBLE_CNTL	,	V_320
PA_SC_RASTER_CONFIG__SE_MAP__SHIFT	,	V_101
rb1_mask	,	V_126
mc_arb_ramcfg	,	V_154
compute_ring	,	V_297
wptr	,	V_346
reg_list	,	V_392
mmCGTS_SM_CTRL_REG	,	V_437
gfx_v6_0_early_init	,	F_145
mmRLC_CGTT_MGCG_OVERRIDE	,	V_441
ce_hdr	,	V_299
RLC_AUTO_PG_CTRL__PG_AFTER_GRBM_REG_SAVE_THRESHOLD_MASK	,	V_472
PAGE_SIZE	,	V_396
rptr_offs	,	V_349
err2	,	V_285
err1	,	V_283
flags	,	V_254
verde_rlc_save_restore_register_list	,	V_393
ixSQ_WAVE_TBA_HI	,	V_512
gfx_v6_0_set_clockgating_state	,	F_170
ARRAY_2D_TILED_THIN1	,	V_46
WRITE_DATA_DST_SEL	,	F_51
rlc_hdr	,	V_9
amdgpu_ring_test_ring	,	F_78
ucode_array_offset_bytes	,	V_303
amdgpu_bo_kmap	,	F_104
"Illegal register access in command stream\n"	,	L_38
gfx_v6_0_ring_test_ib	,	F_61
RLC_CGCG_CGLS_CTRL__CGLS_EN_MASK	,	V_434
ADDR_SURF_BANK_HEIGHT_1	,	V_65
ADDR_SURF_BANK_HEIGHT_2	,	V_55
ADDR_SURF_BANK_HEIGHT_4	,	V_50
ADDR_SURF_2_BANK	,	V_61
ADDR_SURF_BANK_HEIGHT_8	,	V_75
rb_bufsz	,	V_334
gfx_v6_0_rlc_stop	,	F_113
CE_PARTITION_BASE	,	V_319
gfx_v6_0_update_rlc	,	F_111
gfx_v6_0_enable_cgcg	,	F_121
mmGRBM_CNTL	,	V_171
CP_QUEUE_THRESHOLDS__ROQ_IB2_START__SHIFT	,	V_198
"\n"	,	L_1
VGT_FLUSH	,	V_250
EVENT_INDEX	,	F_54
gws_gfx_bo	,	V_540
num	,	V_494
GRBM_GFX_INDEX	,	V_79
section	,	V_324
AMDGPU_CP_IRQ_COMPUTE_MEC1_PIPE1_EOP	,	V_559
RLC_LB_CNTL	,	V_404
RLC_PDD	,	F_129
RLC_PG_CNTL__STATIC_PER_CU_PG_ENABLE_MASK	,	V_463
cu_per_sh	,	V_144
"(%d) reserve RLC cp table bo failed\n"	,	L_26
pd_addr	,	V_380
"Illegal instruction in command stream\n"	,	L_39
CGTS_SM_CTRL_REG__LS_OVERRIDE_MASK	,	V_442
mem_max_burst_length_bytes	,	V_181
CP_MEQ_THRESHOLDS__MEQ1_START__SHIFT	,	V_200
mmCP_RB0_CNTL	,	V_344
AMD_PG_SUPPORT_RLC_SMU_HS	,	V_477
amdgpu_ucode_print_rlc_hdr	,	F_120
max_tile_pipes	,	V_158
mmRLC_STAT	,	V_373
clear_state_gpu_addr	,	V_402
"amdgpu: fence wait failed (%ld).\n"	,	L_20
rlc_feature_version	,	V_34
gb_addr_config	,	V_152
gfx_v6_0_get_csb_size	,	F_74
sr_ptr	,	V_400
AMDGPU_CP_IRQ_GFX_EOP	,	V_529
mmCP_ME_CNTL	,	V_288
amdgpu_ib_free	,	F_65
mmCP_DEBUG	,	V_339
WAIT_REG_MEM_ENGINE	,	F_91
rlc_fw	,	V_32
num_rb	,	V_107
addr	,	V_252
PACKET3_CONTEXT_CONTROL	,	V_475
mmSPI_STATIC_THREAD_MGMT_3	,	V_151
gfx_v6_0_ring_funcs_gfx	,	V_570
WARN_ON	,	F_29
num_se	,	V_109
MACRO_TILE_ASPECT	,	F_16
mmSQ_CONFIG	,	V_212
min_t	,	F_28
PACKET3_SH_ICACHE_ACTION_ENA	,	V_264
funcs	,	V_375
ixSQ_WAVE_TRAPSTS	,	V_509
SQ_IND_INDEX__SIMD_ID__SHIFT	,	V_488
extent	,	V_325
"amdgpu: ib test failed (scratch(0x%04X)=0x%08X)\n"	,	L_22
mmPA_SC_RASTER_CONFIG	,	V_133
CP_MEM_SLP_CNTL__CP_MEM_LS_EN_MASK	,	V_440
num_compute_rings	,	V_296
upper_32_bits	,	F_57
GFX_POWER_STATUS	,	V_370
"(%d) reserve RLC sr bo failed\n"	,	L_24
dev	,	V_18
bitmap	,	V_577
gfx_v6_0_write_harvested_raster_configs	,	F_26
ARRAY_SIZE	,	F_101
mmSCRATCH_UMSK	,	V_292
RLC_MSD	,	F_131
gfx_v6_0_init_gfx_cgpg	,	F_136
fence_drv	,	V_377
mmCC_GC_SHADER_ARRAY_CONFIG	,	V_145
mmGC_USER_RB_BACKEND_DISABLE	,	V_94
gfx_v6_0_set_powergating_state	,	F_171
adev	,	V_2
PACKET3_SWITCH_BUFFER	,	V_274
amdgpu_interrupt_state	,	V_545
rptr_addr	,	V_335
gfx_v6_0_cp_gfx_start	,	F_71
mmCP_MEQ_THRESHOLDS	,	V_199
seq	,	V_253
order_base_2	,	F_76
doorbell_index	,	V_533
amd_powergating_state	,	V_568
pfp_feature_version	,	V_24
mmRLC_CNTL	,	V_409
gfx_v6_0_rlc_init	,	F_100
ce_fw	,	V_29
mmCB_PERFCOUNTER0_SELECT0	,	V_223
mmCB_PERFCOUNTER0_SELECT1	,	V_224
me_hdr	,	V_300
mmRLC_MC_CNTL	,	V_422
amdgpu_bo_unreserve	,	F_98
usepfp	,	V_374
VC_AND_TC	,	V_217
amdgpu_bo_reserve	,	F_94
config	,	V_40
BANK_WIDTH	,	F_14
mmBIF_FB_EN	,	V_175
gfx_v6_0_create_bitmask	,	F_22
gfx_v6_0_priv_reg_irq	,	F_167
num_types	,	V_572
gfx_v6_0_rlc_fini	,	F_93
ADDR_SURF_8_BANK	,	V_57
gfx_v6_0_wait_for_idle	,	F_158
amdgpu_ucode_print_gfx_hdr	,	F_69
count	,	V_473
clear_state_size	,	V_401
AMD_CG_SUPPORT_GFX_CGCG	,	V_428
CP_MEQ_THRESHOLDS__MEQ2_START__SHIFT	,	V_201
AMDGPU_GEM_DOMAIN_VRAM	,	V_397
DRM_ERROR	,	F_19
rb_mask	,	V_106
cs_data	,	V_323
BIF_FB_EN__FB_WRITE_EN_MASK	,	V_177
sh_num	,	V_77
mmDMIF_ADDR_CONFIG	,	V_190
gfx_v6_0_enable_gfx_cgpg	,	F_127
ADDR_SURF_16_BANK	,	V_52
BIF_FB_EN__FB_READ_EN_MASK	,	V_176
timeout	,	V_280
ixSQ_WAVE_TBA_LO	,	V_511
pkr0_mask	,	V_116
gfx_v6_0_get_gpu_clock_counter	,	F_139
gfx_v6_0_enable_sclk_slowdown_on_pd	,	F_124
"gfx"	,	L_35
mmPA_SC_LINE_STIPPLE_STATE	,	V_222
mmCP_QUEUE_THRESHOLDS	,	V_196
oa_gfx_bo	,	V_539
mmPA_SC_FIFO_SIZE	,	V_205
counter	,	V_457
sx_debug_1	,	V_155
"gfx6: Failed to load firmware \"%s\"\n"	,	L_11
sync_seq	,	V_378
WAIT_REG_MEM_MEM_SPACE	,	F_89
mmDMA_TILING_CONFIG	,	V_193
sc_prim_fifo_size_frontend	,	V_164
RLC_BUSY_STATUS	,	V_369
gate	,	V_566
gfx_v6_0_eop_irq_funcs	,	V_574
mmCP_RB0_BASE	,	V_352
mmDMIF_ADDR_CALC	,	V_191
amdgpu_ring_commit	,	F_46
PACKET3_BASE_INDEX	,	F_73
"(%d) map RLC c bo failed\n"	,	L_32
fw_name	,	V_4
CGTS_SM_CTRL_REG__OVERRIDE_MASK	,	V_443
INSTANCE_INDEX	,	V_81
CHIP_VERDE	,	V_13
gfx_v6_0_priv_reg_irq_funcs	,	V_575
ixSQ_WAVE_M0	,	V_516
PA_SC_FIFO_SIZE__SC_BACKEND_PRIM_FIFO_SIZE__SHIFT	,	V_207
"(%d) pin RLC c bo failed\n"	,	L_31
vm_id	,	V_271
GRBM_GFX_INDEX__SH_INDEX__SHIFT	,	V_84
max_hw_contexts	,	V_163
gfx_v6_0_enable_sclk_slowdown_on_pu	,	F_123
ib	,	V_270
PACKET3_SH_KCACHE_ACTION_ENA	,	V_263
id	,	V_326
gfx_v6_0_setup_spi	,	F_35
wave_read_regs	,	F_142
gfx_v6_0_gpu_init	,	F_36
gfx_v6_0_setup_rb	,	F_30
BANK_HEIGHT	,	F_15
PACKET3_EVENT_WRITE_EOP	,	V_265
gb_tile_moden	,	V_38
PA_SC_FIFO_SIZE__SC_HIZ_TILE_FIFO_SIZE__SHIFT	,	V_208
ctx_switch	,	V_272
"amdgpu: ring %d test failed (scratch(0x%04X)=0x%08X)\n"	,	L_16
cp_table_obj	,	V_387
amdgpu_bo_kunmap	,	F_106
GRBM_STATUS__GUI_ACTIVE_MASK	,	V_544
GFX_POWER_GATING_ENABLE	,	V_450
"oland"	,	L_5
hdp_host_path_cntl	,	V_156
mmCC_RB_BACKEND_DISABLE	,	V_92
gfx_v6_0_enable_gds_pg	,	F_126
ARRAY_2D_TILED_XTHICK	,	V_68
max_gs_threads	,	V_162
gfx_v6_0_hw_init	,	F_153
mmCP_INT_CNTL_RING1	,	V_551
mmCP_INT_CNTL_RING0	,	V_365
ring_size	,	V_341
mmCP_INT_CNTL_RING2	,	V_553
GRBM_GFX_INDEX__SE_BROADCAST_WRITES_MASK	,	V_83
mmCP_RB1_BASE	,	V_359
ixSQ_WAVE_STATUS	,	V_499
amdgpu_iv_entry	,	V_561
"tahiti"	,	L_2
ao_bitmap	,	V_578
SOFT_RESET_RLC	,	V_413
CC_RB_BACKEND_DISABLE__BACKEND_DISABLE_MASK	,	V_93
AMDGPU_HAVE_CTX_SWITCH	,	V_482
reg_offset	,	V_37
gfx_v6_0_soft_reset	,	F_159
AMDGPU_IRQ_STATE_DISABLE	,	V_548
length_dw	,	V_278
ADDR_SURF_TILE_SPLIT_2KB	,	V_43
gfx_v6_0_set_gfx_eop_interrupt_state	,	F_160
instance	,	V_78
WAIT_REG_MEM_FUNCTION	,	F_90
"(%d) map RLC sr bo failed\n"	,	L_29
src_ptr	,	V_388
AMD_PG_SUPPORT_GFX_DMG	,	V_464
gfx_v6_0_update_gfx_pg	,	F_137
mmRLC_GPU_CLOCK_COUNT_LSB	,	V_480
ixSQ_WAVE_PC_HI	,	V_501
ARRAY_MODE	,	F_11
MC_ARB_RAMCFG__NOOFCOLS__SHIFT	,	V_183
AUTO_PG_EN	,	V_452
u32	,	T_1
mmSPI_LB_CU_MASK	,	V_406
amdgpu_bo_create	,	F_102
me	,	V_534
mmCB_PERFCOUNTER3_SELECT1	,	V_230
mmRLC_RL_BASE	,	V_416
gfx_v6_0_hw_fini	,	F_154
mmCB_PERFCOUNTER3_SELECT0	,	V_229
GB_ADDR_CONFIG__ROW_SIZE__SHIFT	,	V_188
gfx_v6_0_eop_irq	,	F_165
gfx_v6_0_ring_emit_fence	,	F_56
PA_SC_RASTER_CONFIG__RB_MAP_PKR0_MASK	,	V_127
entry	,	V_562
PA_SC_FORCE_EOV_MAX_CNTS__FORCE_EOV_MAX_CLK_CNT__SHIFT	,	V_214
gfx_v6_0_get_csb_buffer	,	F_107
header	,	V_22
mmGB_TILE_MODE0	,	V_71
mmCP_CE_UCODE_DATA	,	V_308
dst	,	V_497
mmSQ_IND_INDEX	,	V_486
DMA1_REGISTER_OFFSET	,	V_195
ADDR_SURF_P8_32x32_8x16	,	V_74
ADDR_SURF_DEPTH_MICRO_TILING	,	V_45
gfx_v6_0_gfx_funcs	,	V_523
AMD_PG_SUPPORT_GFX_SMG	,	V_462
request_firmware	,	F_4
reg_base	,	V_237
"radeon/%s_rlc.bin"	,	L_10
amdgpu_gfx_scratch_free	,	F_43
PACKET3_ME_INITIALIZE	,	V_317
ADDR_SURF_TILE_SPLIT_4KB	,	V_44
src	,	V_556
gfx_v6_0_enable_cp_pg	,	F_125
dev_warn	,	F_96
control	,	V_273
thread	,	V_492
amdgpu_ucode_validate	,	F_5
u64	,	V_88
SQ_IND_INDEX__AUTO_INCR_MASK	,	V_496
mmCP_ME_RAM_RADDR	,	V_312
me_feature_version	,	V_28
amdgpu_fence_process	,	F_166
SQIND_WAVE_SGPRS_OFFSET	,	V_519
gfx_v6_0_ring_emit_pipeline_sync	,	F_88
mmRLC_CAPTURE_GPU_CLOCK_COUNT	,	V_479
ixSQ_WAVE_PC_LO	,	V_500
cs_extent_def	,	V_315
VGT_CACHE_INVALIDATION__AUTO_INVLD_EN__SHIFT	,	V_220
AMDGPU_MAX_COMPUTE_RINGS	,	V_531
ixSQ_WAVE_LDS_ALLOC	,	V_508
AMD_PG_SUPPORT_GDS	,	V_476
mmCP_RB2_RPTR_ADDR	,	V_362
AMDGPU_IRQ_STATE_ENABLE	,	V_550
mmRLC_SERDES_WR_MASTER_MASK_1	,	V_431
mmRLC_SERDES_WR_MASTER_MASK_0	,	V_430
gfx_v6_0_cp_gfx_enable	,	F_67
mmRLC_CLEAR_STATE_RESTORE_BASE	,	V_468
AMDGPU_GPU_PAGE_SIZE	,	V_342
PA_CL_ENHANCE__CLIP_VTX_REORDER_ENA_MASK	,	V_233
"radeon/%s_me.bin"	,	L_8
"(%d) reserve RLC c bo failed\n"	,	L_25
RASTER_CONFIG_PKR_MAP_3	,	V_123
dws	,	V_390
gfx_v6_0_set_priv_inst_fault_state	,	F_163
RASTER_CONFIG_PKR_MAP_0	,	V_124
PACKET3_EVENT_WRITE	,	V_249
PACKET3_INDIRECT_BUFFER	,	V_277
__be32	,	V_309
gfx_v6_0_tiling_mode_table_init	,	F_9
cg_flags	,	V_427
gfx_v6_0_is_idle	,	F_157
ce_fw_version	,	V_30
"Failed to init rlc BOs!\n"	,	L_34
se	,	V_114
"verde"	,	L_4
sh	,	V_454
simd	,	V_483
mmRLC_LB_CNTR_MAX	,	V_419
rb_per_pkr	,	V_111
CP_ME_CNTL__PFP_HALT_MASK	,	V_290
"hainan"	,	L_6
LOAD_BALANCE_ENABLE	,	V_405
gfx_v6_0_halt_rlc	,	F_112
ixSQ_WAVE_EXEC_HI	,	V_503
hweight32	,	F_33
uint32_t	,	T_2
PACKET3_WAIT_REG_MEM	,	V_379
ADDR_SURF_P4_8x16	,	V_47
reg_index	,	V_330
SECT_CONTEXT	,	V_327
chip_name	,	V_3
max_t	,	F_27
rb0_mask	,	V_125
orig	,	V_410
ADDR_SURF_BANK_WIDTH_2	,	V_73
MC_ARB_RAMCFG__NOOFCOLS_MASK	,	V_182
sect	,	V_314
ADDR_SURF_BANK_WIDTH_1	,	V_49
PACKET3_SET_CONFIG_REG	,	V_243
VERDE_GB_ADDR_CONFIG_GOLDEN	,	V_169
ring_id	,	V_563
"ib test on ring %d succeeded\n"	,	L_21
CC_GC_SHADER_ARRAY_CONFIG__INACTIVE_CUS__SHIFT	,	V_148
mmRLC_UCODE_DATA	,	V_425
gfx_v6_0_set_ring_funcs	,	F_146
CC_RB_BACKEND_DISABLE__BACKEND_DISABLE__SHIFT	,	V_95
CP_EOP_DONE_DATA_CNTL__INT_SEL__SHIFT	,	V_268
ARRAY_1D_TILED_THIN1	,	V_58
mmRLC_LB_INIT_CU_MASK	,	V_421
mmCP_RB0_RPTR_ADDR	,	V_350
"amdgpu: IB test timed out\n"	,	L_19
write64bit	,	V_255
max_gprs	,	V_161
ADDR_SURF_MACRO_ASPECT_2	,	V_64
ADDR_SURF_MACRO_ASPECT_1	,	V_56
ADDR_SURF_MACRO_ASPECT_4	,	V_51
bit_width	,	V_87
gfx_v6_0_get_cu_enabled	,	F_34
ADDR_SURF_TILE_SPLIT_1KB	,	V_42
ADDR_SURF_TILE_SPLIT_64B	,	V_48
idx	,	V_118
gfx_ring	,	V_294
mmRLC_SERDES_MASTER_BUSY_1	,	V_408
mmRLC_SERDES_MASTER_BUSY_0	,	V_407
AMDGPU_CP_IRQ_LAST	,	V_573
NUM_BANKS	,	F_17
printk	,	F_7
gfx_v6_0_get_cu_active_bitmap	,	F_132
mmCP_RB2_RPTR_ADDR_HI	,	V_363
gfx_v6_0_set_irq_funcs	,	F_147
wb	,	V_348
PACKET3_WRITE_DATA	,	V_247
amdgpu_bo_unpin	,	F_97
ce_feature_version	,	V_31
mmCB_PERFCOUNTER2_SELECT1	,	V_228
mmCB_PERFCOUNTER2_SELECT0	,	V_227
cpu_to_le32	,	F_105
PACKET3_PFP_SYNC_ME	,	V_384
dma_fence_wait_timeout	,	F_64
mask	,	V_91
gfx_v6_0_ring_funcs_compute	,	V_571
gfx_v6_0_ring_emit_ib	,	F_59
ixSQ_WAVE_EXEC_LO	,	V_502
amdgpu_ib_get	,	F_62
SQ_IND_INDEX__WAVE_ID__SHIFT	,	V_487
release_firmware	,	F_8
tile_mode_array	,	V_70
PA_SC_RASTER_CONFIG__RB_XSEL2__SHIFT	,	V_97
dma_fence	,	V_281
SQ_IND_INDEX__FORCE_READ_MASK	,	V_490
priv_inst_irq	,	V_526
save_restore_gpu_addr	,	V_399
ARRAY_LINEAR_ALIGNED	,	V_62
mmRLC_LB_CNTL	,	V_418
ixSQ_WAVE_HW_ID	,	V_504
mmVGT_CACHE_INVALIDATION	,	V_216
INSTANCE_BROADCAST_WRITES	,	V_80
PA_SC_FIFO_SIZE__SC_EARLYZ_TILE_FIFO_SIZE__SHIFT	,	V_209
PACKET3_CLEAR_STATE	,	V_333
reg_count	,	V_329
gfx_v6_0_cp_gfx_load_microcode	,	F_68
mmSRBM_INT_CNTL	,	V_173
dma_fence_put	,	F_66
mmCP_MEM_SLP_CNTL	,	V_439
PA_SC_RASTER_CONFIG__RB_XSEL__SHIFT	,	V_98
enable	,	V_287
mmCP_PERFMON_CNTL	,	V_211
PACKET3_SURFACE_SYNC	,	V_260
VGT_CACHE_INVALIDATION__CACHE_INVALIDATION__SHIFT	,	V_218
regno	,	V_493
gfx_v6_0_suspend	,	F_155
mmCP_ME_RAM_DATA	,	V_311
mmCP_ME_RAM_WADDR	,	V_310
mmRLC_GCPM_GENERAL_3	,	V_429
gfx_v6_0_wait_for_rlc_serdes	,	F_110
reg_list_mc_addr	,	V_391
gfx_v6_0_init_microcode	,	F_1
PA_SC_RASTER_CONFIG__RB_YSEL__SHIFT	,	V_104
gds	,	V_538
eop_irq	,	V_524
gfx_v6_0_enable_mgcg	,	F_122
mmRLC_SERDES_WR_CTRL	,	V_432
usec_timeout	,	V_245
gfx_v6_0_rlc_resume	,	F_118
PA_SC_RASTER_CONFIG__PKR_YSEL__SHIFT	,	V_100
PA_SC_RASTER_CONFIG__RB_MAP_PKR1_MASK	,	V_131
PIPE_CONFIG	,	F_12
out	,	V_19
mmHDP_DEBUG0	,	V_251
"unknown asic: 0x%x\n"	,	L_12
max_rb_num_per_se	,	V_89
max_shader_engines	,	V_110
WRITE_DATA_ENGINE_SEL	,	F_50
cp_hdr	,	V_7
gfx_v6_0_sw_init	,	F_148
gfx_v6_0_cp_gfx_resume	,	F_75
PA_SC_FORCE_EOV_MAX_CNTS__FORCE_EOV_MAX_REZ_CNT__SHIFT	,	V_215
ixSQ_WAVE_TMA_HI	,	V_514
gfx_v6_0_set_compute_eop_interrupt_state	,	F_161
mmGB_ADDR_CONFIG	,	V_189
pfp_hdr	,	V_298
ADDR_SURF_P2	,	V_72
EINVAL	,	V_246
CP_INT_CNTL__CNTX_EMPTY_INT_ENABLE_MASK	,	V_367
GB_ADDR_CONFIG__ROW_SIZE_MASK	,	V_187
gfx	,	V_16
raster_config_se	,	V_115
udelay	,	F_38
queue	,	V_536
data	,	V_20
le32_to_cpup	,	F_70
GFX_CLOCK_STATUS	,	V_371
RASTER_CONFIG_RB_MAP_3	,	V_128
no_fields	,	V_498
grbm_idx_mutex	,	V_139
RLC_PG_CNTL	,	V_449
RASTER_CONFIG_RB_MAP_0	,	V_130
mmVGT_GS_VERTEX_REUSE	,	V_221
RASTER_CONFIG_RB_MAP_2	,	V_143
lower_32_bits	,	F_58
gfx_v6_0_cp_enable	,	F_84
RLC_TTPD	,	F_130
CC_GC_SHADER_ARRAY_CONFIG__INACTIVE_CUS_MASK	,	V_146
REG_SET_FIELD	,	F_21
ao_cu_mask	,	V_579
mmCP_PFP_UCODE_ADDR	,	V_305
ADDR_SURF_TILE_SPLIT_512B	,	V_59
mmGRBM_STATUS	,	V_543
AMDGPU_FENCE_FLAG_INT	,	V_258
PACKET3_SET_BASE	,	V_318
"radeon/%s_ce.bin"	,	L_9
CP_ME_CNTL__ME_HALT_MASK	,	V_289
PACKET3_PREAMBLE_BEGIN_CLEAR_STATE	,	V_321
schedule_work	,	F_168
sc_hiz_tile_fifo_size	,	V_166
gfx_v6_0_set_priv_reg_fault_state	,	F_162
ixSQ_WAVE_GPR_ALLOC	,	V_507
ADDR_SURF_4_BANK	,	V_60
PA_SC_RASTER_CONFIG__PKR_MAP__SHIFT	,	V_99
gfx_v6_0_ring_set_wptr_gfx	,	F_81
amdgpu_irq_src	,	V_555
ARRAY_1D_TILED_THICK	,	V_67
amdgpu_bo_unref	,	F_99
ready	,	V_295
SPI_CONFIG_CNTL_1__VTX_DONE_DELAY__SHIFT	,	V_204
rlc_firmware_header_v1_0	,	V_8
max_sh_per_se	,	V_108
amdgpu_device	,	V_1
CHIP_PITCAIRN	,	V_12
gfx_v6_0_cp_resume	,	F_87
ixSQ_WAVE_TMA_LO	,	V_513
CP_QUEUE_THRESHOLDS__ROQ_IB1_START__SHIFT	,	V_197
ucode_size_bytes	,	V_304
gfx_v6_0_sw_fini	,	F_151
ixSQ_WAVE_INST_DW0	,	V_505
ixSQ_WAVE_INST_DW1	,	V_506
KERN_ERR	,	V_35
"amdgpu: cp failed to get scratch reg (%d).\n"	,	L_13
gfx_v6_ring_emit_cntxcntl	,	F_140
mmCP_RB2_WPTR	,	V_354
