Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Apr 27 01:48:00 2018
| Host         : DESKTOP-KOHAR2S running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    25 |
| Unused register locations in slices containing registers |    76 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             166 |           87 |
| No           | No                    | Yes                    |              91 |           32 |
| No           | Yes                   | No                     |              62 |           18 |
| Yes          | No                    | No                     |              58 |           31 |
| Yes          | No                    | Yes                    |              12 |            7 |
| Yes          | Yes                   | No                     |              47 |           13 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+------------------+----------------+
|             Clock Signal            |                            Enable Signal                           |                          Set/Reset Signal                          | Slice Load Count | Bel Load Count |
+-------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+------------------+----------------+
|  de/CLK                             |                                                                    | SW_IBUF[0]                                                         |                3 |              4 |
|  CLK_IBUF_BUFG                      |                                                                    | mouse_ctrl_inst/MC1/Inst_Ps2Interface/data_inter0                  |                1 |              4 |
|  CLK_IBUF_BUFG                      |                                                                    | mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_inter0                   |                1 |              4 |
|  CLK_IBUF_BUFG                      |                                                                    | mouse_ctrl_inst/MC1/Inst_Ps2Interface/state[4]                     |                3 |              4 |
|  CLK_IBUF_BUFG                      | mouse_ctrl_inst/MC1/Inst_Ps2Interface/x_inc_reg[1]                 |                                                                    |                3 |              4 |
|  CLK_IBUF_BUFG                      | mouse_ctrl_inst/MC1/Inst_Ps2Interface/x_inc_reg[1]                 | mouse_ctrl_inst/MC1/x_inc[5]_i_1_n_0                               |                1 |              4 |
|  CLK_IBUF_BUFG                      | mouse_ctrl_inst/MC1/Inst_Ps2Interface/shift_frame                  | mouse_ctrl_inst/MC1/Inst_Ps2Interface/reset_bit_count              |                1 |              4 |
|  CLK_IBUF_BUFG                      | mouse_ctrl_inst/MC1/Inst_Ps2Interface/left_down_reg                |                                                                    |                4 |              5 |
|  playmusic_inst/btSpeedGen/beatFreq |                                                                    | SW_IBUF[6]                                                         |                2 |              7 |
|  CLK_IBUF_BUFG                      | mouse_ctrl_inst/MC1/Inst_Ps2Interface/delay_63clk_count[6]_i_2_n_0 | mouse_ctrl_inst/MC1/Inst_Ps2Interface/delay_63clk_count[6]_i_1_n_0 |                3 |              7 |
|  CLK_IBUF_BUFG                      | mouse_ctrl_inst/MC1/Inst_Ps2Interface/y_inc_reg[1]                 | mouse_ctrl_inst/MC1/Inst_Ps2Interface/y_inc_reg[7]                 |                2 |              7 |
|  CLK_IBUF_BUFG                      | mouse_ctrl_inst/MC1/Inst_Ps2Interface/load_rx_data                 |                                                                    |                3 |              8 |
|  CLK_IBUF_BUFG                      | mouse_ctrl_inst/MC1/write_data                                     |                                                                    |                5 |              8 |
|  cd13/CLK                           |                                                                    |                                                                    |                5 |              9 |
|  CLK_IBUF_BUFG                      | mouse_ctrl_inst/MC1/Inst_Ps2Interface/frame[9]_i_1_n_0             |                                                                    |                4 |             10 |
|  CLK_IBUF_BUFG                      | mouse_ctrl_inst/MC1/y_new_reg_n_0                                  |                                                                    |                6 |             11 |
|  CLK_IBUF_BUFG                      | mouse_ctrl_inst/MC1/Inst_Ps2Interface/delay_20us_count[10]_i_2_n_0 | mouse_ctrl_inst/MC1/Inst_Ps2Interface/delay_20us_count[10]_i_1_n_0 |                2 |             11 |
|  CLK_IBUF_BUFG                      | mouse_ctrl_inst/MC1/x_new_reg_n_0                                  |                                                                    |                6 |             12 |
|  CLK_IBUF_BUFG                      | vga_ctrl_inst/v_cntr_reg0                                          | SW_IBUF[6]                                                         |                7 |             12 |
|  CLK_IBUF_BUFG                      | mouse_ctrl_inst/MC1/Inst_Ps2Interface/delay_100us_count[0]_i_2_n_0 | mouse_ctrl_inst/MC1/Inst_Ps2Interface/delay_100us_count[0]_i_1_n_0 |                4 |             14 |
|  CLK_IBUF_BUFG                      |                                                                    | mouse_ctrl_inst/MC1/reset_timeout_cnt                              |                6 |             24 |
|  CLK_IBUF_BUFG                      |                                                                    | mouse_ctrl_inst/MC1/reset_periodic_check_cnt                       |                7 |             26 |
|  clk_div21_BUFG                     |                                                                    |                                                                    |               22 |             46 |
|  CLK_IBUF_BUFG                      |                                                                    | SW_IBUF[6]                                                         |               27 |             80 |
|  CLK_IBUF_BUFG                      |                                                                    |                                                                    |               60 |            111 |
+-------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     7 |
| 5      |                     1 |
| 7      |                     3 |
| 8      |                     2 |
| 9      |                     1 |
| 10     |                     1 |
| 11     |                     2 |
| 12     |                     2 |
| 14     |                     1 |
| 16+    |                     5 |
+--------+-----------------------+


