
timer_OC_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004e00  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000240  08004f88  08004f88  00014f88  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080051c8  080051c8  000201ec  2**0
                  CONTENTS
  4 .ARM          00000008  080051c8  080051c8  000151c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080051d0  080051d0  000201ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080051d0  080051d0  000151d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080051d4  080051d4  000151d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001ec  20000000  080051d8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000b4  200001ec  080053c4  000201ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002a0  080053c4  000202a0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a1fb  00000000  00000000  0002021c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000015cf  00000000  00000000  0002a417  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000aa8  00000000  00000000  0002b9e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000009f0  00000000  00000000  0002c490  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00020955  00000000  00000000  0002ce80  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00008638  00000000  00000000  0004d7d5  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c9090  00000000  00000000  00055e0d  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0011ee9d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000354c  00000000  00000000  0011ef18  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200001ec 	.word	0x200001ec
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08004f70 	.word	0x08004f70

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200001f0 	.word	0x200001f0
 80001c4:	08004f70 	.word	0x08004f70

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000316:	f1a4 0401 	sub.w	r4, r4, #1
 800031a:	d1e9      	bne.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpun>:
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x10>
 8000a8e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a92:	d10a      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000a94:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	d102      	bne.n	8000aa4 <__aeabi_dcmpun+0x20>
 8000a9e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa2:	d102      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	f04f 0001 	mov.w	r0, #1
 8000aae:	4770      	bx	lr

08000ab0 <__aeabi_d2iz>:
 8000ab0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ab4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ab8:	d215      	bcs.n	8000ae6 <__aeabi_d2iz+0x36>
 8000aba:	d511      	bpl.n	8000ae0 <__aeabi_d2iz+0x30>
 8000abc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ac0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ac4:	d912      	bls.n	8000aec <__aeabi_d2iz+0x3c>
 8000ac6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aca:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ace:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ad2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ad6:	fa23 f002 	lsr.w	r0, r3, r2
 8000ada:	bf18      	it	ne
 8000adc:	4240      	negne	r0, r0
 8000ade:	4770      	bx	lr
 8000ae0:	f04f 0000 	mov.w	r0, #0
 8000ae4:	4770      	bx	lr
 8000ae6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aea:	d105      	bne.n	8000af8 <__aeabi_d2iz+0x48>
 8000aec:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000af0:	bf08      	it	eq
 8000af2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000af6:	4770      	bx	lr
 8000af8:	f04f 0000 	mov.w	r0, #0
 8000afc:	4770      	bx	lr
 8000afe:	bf00      	nop

08000b00 <__aeabi_uldivmod>:
 8000b00:	b953      	cbnz	r3, 8000b18 <__aeabi_uldivmod+0x18>
 8000b02:	b94a      	cbnz	r2, 8000b18 <__aeabi_uldivmod+0x18>
 8000b04:	2900      	cmp	r1, #0
 8000b06:	bf08      	it	eq
 8000b08:	2800      	cmpeq	r0, #0
 8000b0a:	bf1c      	itt	ne
 8000b0c:	f04f 31ff 	movne.w	r1, #4294967295
 8000b10:	f04f 30ff 	movne.w	r0, #4294967295
 8000b14:	f000 b972 	b.w	8000dfc <__aeabi_idiv0>
 8000b18:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b1c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b20:	f000 f806 	bl	8000b30 <__udivmoddi4>
 8000b24:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b28:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b2c:	b004      	add	sp, #16
 8000b2e:	4770      	bx	lr

08000b30 <__udivmoddi4>:
 8000b30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b34:	9e08      	ldr	r6, [sp, #32]
 8000b36:	4604      	mov	r4, r0
 8000b38:	4688      	mov	r8, r1
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d14b      	bne.n	8000bd6 <__udivmoddi4+0xa6>
 8000b3e:	428a      	cmp	r2, r1
 8000b40:	4615      	mov	r5, r2
 8000b42:	d967      	bls.n	8000c14 <__udivmoddi4+0xe4>
 8000b44:	fab2 f282 	clz	r2, r2
 8000b48:	b14a      	cbz	r2, 8000b5e <__udivmoddi4+0x2e>
 8000b4a:	f1c2 0720 	rsb	r7, r2, #32
 8000b4e:	fa01 f302 	lsl.w	r3, r1, r2
 8000b52:	fa20 f707 	lsr.w	r7, r0, r7
 8000b56:	4095      	lsls	r5, r2
 8000b58:	ea47 0803 	orr.w	r8, r7, r3
 8000b5c:	4094      	lsls	r4, r2
 8000b5e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000b62:	0c23      	lsrs	r3, r4, #16
 8000b64:	fbb8 f7fe 	udiv	r7, r8, lr
 8000b68:	fa1f fc85 	uxth.w	ip, r5
 8000b6c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000b70:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000b74:	fb07 f10c 	mul.w	r1, r7, ip
 8000b78:	4299      	cmp	r1, r3
 8000b7a:	d909      	bls.n	8000b90 <__udivmoddi4+0x60>
 8000b7c:	18eb      	adds	r3, r5, r3
 8000b7e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000b82:	f080 811b 	bcs.w	8000dbc <__udivmoddi4+0x28c>
 8000b86:	4299      	cmp	r1, r3
 8000b88:	f240 8118 	bls.w	8000dbc <__udivmoddi4+0x28c>
 8000b8c:	3f02      	subs	r7, #2
 8000b8e:	442b      	add	r3, r5
 8000b90:	1a5b      	subs	r3, r3, r1
 8000b92:	b2a4      	uxth	r4, r4
 8000b94:	fbb3 f0fe 	udiv	r0, r3, lr
 8000b98:	fb0e 3310 	mls	r3, lr, r0, r3
 8000b9c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ba0:	fb00 fc0c 	mul.w	ip, r0, ip
 8000ba4:	45a4      	cmp	ip, r4
 8000ba6:	d909      	bls.n	8000bbc <__udivmoddi4+0x8c>
 8000ba8:	192c      	adds	r4, r5, r4
 8000baa:	f100 33ff 	add.w	r3, r0, #4294967295
 8000bae:	f080 8107 	bcs.w	8000dc0 <__udivmoddi4+0x290>
 8000bb2:	45a4      	cmp	ip, r4
 8000bb4:	f240 8104 	bls.w	8000dc0 <__udivmoddi4+0x290>
 8000bb8:	3802      	subs	r0, #2
 8000bba:	442c      	add	r4, r5
 8000bbc:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000bc0:	eba4 040c 	sub.w	r4, r4, ip
 8000bc4:	2700      	movs	r7, #0
 8000bc6:	b11e      	cbz	r6, 8000bd0 <__udivmoddi4+0xa0>
 8000bc8:	40d4      	lsrs	r4, r2
 8000bca:	2300      	movs	r3, #0
 8000bcc:	e9c6 4300 	strd	r4, r3, [r6]
 8000bd0:	4639      	mov	r1, r7
 8000bd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bd6:	428b      	cmp	r3, r1
 8000bd8:	d909      	bls.n	8000bee <__udivmoddi4+0xbe>
 8000bda:	2e00      	cmp	r6, #0
 8000bdc:	f000 80eb 	beq.w	8000db6 <__udivmoddi4+0x286>
 8000be0:	2700      	movs	r7, #0
 8000be2:	e9c6 0100 	strd	r0, r1, [r6]
 8000be6:	4638      	mov	r0, r7
 8000be8:	4639      	mov	r1, r7
 8000bea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bee:	fab3 f783 	clz	r7, r3
 8000bf2:	2f00      	cmp	r7, #0
 8000bf4:	d147      	bne.n	8000c86 <__udivmoddi4+0x156>
 8000bf6:	428b      	cmp	r3, r1
 8000bf8:	d302      	bcc.n	8000c00 <__udivmoddi4+0xd0>
 8000bfa:	4282      	cmp	r2, r0
 8000bfc:	f200 80fa 	bhi.w	8000df4 <__udivmoddi4+0x2c4>
 8000c00:	1a84      	subs	r4, r0, r2
 8000c02:	eb61 0303 	sbc.w	r3, r1, r3
 8000c06:	2001      	movs	r0, #1
 8000c08:	4698      	mov	r8, r3
 8000c0a:	2e00      	cmp	r6, #0
 8000c0c:	d0e0      	beq.n	8000bd0 <__udivmoddi4+0xa0>
 8000c0e:	e9c6 4800 	strd	r4, r8, [r6]
 8000c12:	e7dd      	b.n	8000bd0 <__udivmoddi4+0xa0>
 8000c14:	b902      	cbnz	r2, 8000c18 <__udivmoddi4+0xe8>
 8000c16:	deff      	udf	#255	; 0xff
 8000c18:	fab2 f282 	clz	r2, r2
 8000c1c:	2a00      	cmp	r2, #0
 8000c1e:	f040 808f 	bne.w	8000d40 <__udivmoddi4+0x210>
 8000c22:	1b49      	subs	r1, r1, r5
 8000c24:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c28:	fa1f f885 	uxth.w	r8, r5
 8000c2c:	2701      	movs	r7, #1
 8000c2e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000c32:	0c23      	lsrs	r3, r4, #16
 8000c34:	fb0e 111c 	mls	r1, lr, ip, r1
 8000c38:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c3c:	fb08 f10c 	mul.w	r1, r8, ip
 8000c40:	4299      	cmp	r1, r3
 8000c42:	d907      	bls.n	8000c54 <__udivmoddi4+0x124>
 8000c44:	18eb      	adds	r3, r5, r3
 8000c46:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000c4a:	d202      	bcs.n	8000c52 <__udivmoddi4+0x122>
 8000c4c:	4299      	cmp	r1, r3
 8000c4e:	f200 80cd 	bhi.w	8000dec <__udivmoddi4+0x2bc>
 8000c52:	4684      	mov	ip, r0
 8000c54:	1a59      	subs	r1, r3, r1
 8000c56:	b2a3      	uxth	r3, r4
 8000c58:	fbb1 f0fe 	udiv	r0, r1, lr
 8000c5c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000c60:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000c64:	fb08 f800 	mul.w	r8, r8, r0
 8000c68:	45a0      	cmp	r8, r4
 8000c6a:	d907      	bls.n	8000c7c <__udivmoddi4+0x14c>
 8000c6c:	192c      	adds	r4, r5, r4
 8000c6e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c72:	d202      	bcs.n	8000c7a <__udivmoddi4+0x14a>
 8000c74:	45a0      	cmp	r8, r4
 8000c76:	f200 80b6 	bhi.w	8000de6 <__udivmoddi4+0x2b6>
 8000c7a:	4618      	mov	r0, r3
 8000c7c:	eba4 0408 	sub.w	r4, r4, r8
 8000c80:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c84:	e79f      	b.n	8000bc6 <__udivmoddi4+0x96>
 8000c86:	f1c7 0c20 	rsb	ip, r7, #32
 8000c8a:	40bb      	lsls	r3, r7
 8000c8c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000c90:	ea4e 0e03 	orr.w	lr, lr, r3
 8000c94:	fa01 f407 	lsl.w	r4, r1, r7
 8000c98:	fa20 f50c 	lsr.w	r5, r0, ip
 8000c9c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000ca0:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000ca4:	4325      	orrs	r5, r4
 8000ca6:	fbb3 f9f8 	udiv	r9, r3, r8
 8000caa:	0c2c      	lsrs	r4, r5, #16
 8000cac:	fb08 3319 	mls	r3, r8, r9, r3
 8000cb0:	fa1f fa8e 	uxth.w	sl, lr
 8000cb4:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000cb8:	fb09 f40a 	mul.w	r4, r9, sl
 8000cbc:	429c      	cmp	r4, r3
 8000cbe:	fa02 f207 	lsl.w	r2, r2, r7
 8000cc2:	fa00 f107 	lsl.w	r1, r0, r7
 8000cc6:	d90b      	bls.n	8000ce0 <__udivmoddi4+0x1b0>
 8000cc8:	eb1e 0303 	adds.w	r3, lr, r3
 8000ccc:	f109 30ff 	add.w	r0, r9, #4294967295
 8000cd0:	f080 8087 	bcs.w	8000de2 <__udivmoddi4+0x2b2>
 8000cd4:	429c      	cmp	r4, r3
 8000cd6:	f240 8084 	bls.w	8000de2 <__udivmoddi4+0x2b2>
 8000cda:	f1a9 0902 	sub.w	r9, r9, #2
 8000cde:	4473      	add	r3, lr
 8000ce0:	1b1b      	subs	r3, r3, r4
 8000ce2:	b2ad      	uxth	r5, r5
 8000ce4:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ce8:	fb08 3310 	mls	r3, r8, r0, r3
 8000cec:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000cf0:	fb00 fa0a 	mul.w	sl, r0, sl
 8000cf4:	45a2      	cmp	sl, r4
 8000cf6:	d908      	bls.n	8000d0a <__udivmoddi4+0x1da>
 8000cf8:	eb1e 0404 	adds.w	r4, lr, r4
 8000cfc:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d00:	d26b      	bcs.n	8000dda <__udivmoddi4+0x2aa>
 8000d02:	45a2      	cmp	sl, r4
 8000d04:	d969      	bls.n	8000dda <__udivmoddi4+0x2aa>
 8000d06:	3802      	subs	r0, #2
 8000d08:	4474      	add	r4, lr
 8000d0a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d0e:	fba0 8902 	umull	r8, r9, r0, r2
 8000d12:	eba4 040a 	sub.w	r4, r4, sl
 8000d16:	454c      	cmp	r4, r9
 8000d18:	46c2      	mov	sl, r8
 8000d1a:	464b      	mov	r3, r9
 8000d1c:	d354      	bcc.n	8000dc8 <__udivmoddi4+0x298>
 8000d1e:	d051      	beq.n	8000dc4 <__udivmoddi4+0x294>
 8000d20:	2e00      	cmp	r6, #0
 8000d22:	d069      	beq.n	8000df8 <__udivmoddi4+0x2c8>
 8000d24:	ebb1 050a 	subs.w	r5, r1, sl
 8000d28:	eb64 0403 	sbc.w	r4, r4, r3
 8000d2c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000d30:	40fd      	lsrs	r5, r7
 8000d32:	40fc      	lsrs	r4, r7
 8000d34:	ea4c 0505 	orr.w	r5, ip, r5
 8000d38:	e9c6 5400 	strd	r5, r4, [r6]
 8000d3c:	2700      	movs	r7, #0
 8000d3e:	e747      	b.n	8000bd0 <__udivmoddi4+0xa0>
 8000d40:	f1c2 0320 	rsb	r3, r2, #32
 8000d44:	fa20 f703 	lsr.w	r7, r0, r3
 8000d48:	4095      	lsls	r5, r2
 8000d4a:	fa01 f002 	lsl.w	r0, r1, r2
 8000d4e:	fa21 f303 	lsr.w	r3, r1, r3
 8000d52:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d56:	4338      	orrs	r0, r7
 8000d58:	0c01      	lsrs	r1, r0, #16
 8000d5a:	fbb3 f7fe 	udiv	r7, r3, lr
 8000d5e:	fa1f f885 	uxth.w	r8, r5
 8000d62:	fb0e 3317 	mls	r3, lr, r7, r3
 8000d66:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d6a:	fb07 f308 	mul.w	r3, r7, r8
 8000d6e:	428b      	cmp	r3, r1
 8000d70:	fa04 f402 	lsl.w	r4, r4, r2
 8000d74:	d907      	bls.n	8000d86 <__udivmoddi4+0x256>
 8000d76:	1869      	adds	r1, r5, r1
 8000d78:	f107 3cff 	add.w	ip, r7, #4294967295
 8000d7c:	d22f      	bcs.n	8000dde <__udivmoddi4+0x2ae>
 8000d7e:	428b      	cmp	r3, r1
 8000d80:	d92d      	bls.n	8000dde <__udivmoddi4+0x2ae>
 8000d82:	3f02      	subs	r7, #2
 8000d84:	4429      	add	r1, r5
 8000d86:	1acb      	subs	r3, r1, r3
 8000d88:	b281      	uxth	r1, r0
 8000d8a:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d8e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d92:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d96:	fb00 f308 	mul.w	r3, r0, r8
 8000d9a:	428b      	cmp	r3, r1
 8000d9c:	d907      	bls.n	8000dae <__udivmoddi4+0x27e>
 8000d9e:	1869      	adds	r1, r5, r1
 8000da0:	f100 3cff 	add.w	ip, r0, #4294967295
 8000da4:	d217      	bcs.n	8000dd6 <__udivmoddi4+0x2a6>
 8000da6:	428b      	cmp	r3, r1
 8000da8:	d915      	bls.n	8000dd6 <__udivmoddi4+0x2a6>
 8000daa:	3802      	subs	r0, #2
 8000dac:	4429      	add	r1, r5
 8000dae:	1ac9      	subs	r1, r1, r3
 8000db0:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000db4:	e73b      	b.n	8000c2e <__udivmoddi4+0xfe>
 8000db6:	4637      	mov	r7, r6
 8000db8:	4630      	mov	r0, r6
 8000dba:	e709      	b.n	8000bd0 <__udivmoddi4+0xa0>
 8000dbc:	4607      	mov	r7, r0
 8000dbe:	e6e7      	b.n	8000b90 <__udivmoddi4+0x60>
 8000dc0:	4618      	mov	r0, r3
 8000dc2:	e6fb      	b.n	8000bbc <__udivmoddi4+0x8c>
 8000dc4:	4541      	cmp	r1, r8
 8000dc6:	d2ab      	bcs.n	8000d20 <__udivmoddi4+0x1f0>
 8000dc8:	ebb8 0a02 	subs.w	sl, r8, r2
 8000dcc:	eb69 020e 	sbc.w	r2, r9, lr
 8000dd0:	3801      	subs	r0, #1
 8000dd2:	4613      	mov	r3, r2
 8000dd4:	e7a4      	b.n	8000d20 <__udivmoddi4+0x1f0>
 8000dd6:	4660      	mov	r0, ip
 8000dd8:	e7e9      	b.n	8000dae <__udivmoddi4+0x27e>
 8000dda:	4618      	mov	r0, r3
 8000ddc:	e795      	b.n	8000d0a <__udivmoddi4+0x1da>
 8000dde:	4667      	mov	r7, ip
 8000de0:	e7d1      	b.n	8000d86 <__udivmoddi4+0x256>
 8000de2:	4681      	mov	r9, r0
 8000de4:	e77c      	b.n	8000ce0 <__udivmoddi4+0x1b0>
 8000de6:	3802      	subs	r0, #2
 8000de8:	442c      	add	r4, r5
 8000dea:	e747      	b.n	8000c7c <__udivmoddi4+0x14c>
 8000dec:	f1ac 0c02 	sub.w	ip, ip, #2
 8000df0:	442b      	add	r3, r5
 8000df2:	e72f      	b.n	8000c54 <__udivmoddi4+0x124>
 8000df4:	4638      	mov	r0, r7
 8000df6:	e708      	b.n	8000c0a <__udivmoddi4+0xda>
 8000df8:	4637      	mov	r7, r6
 8000dfa:	e6e9      	b.n	8000bd0 <__udivmoddi4+0xa0>

08000dfc <__aeabi_idiv0>:
 8000dfc:	4770      	bx	lr
 8000dfe:	bf00      	nop

08000e00 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000e04:	4b0e      	ldr	r3, [pc, #56]	; (8000e40 <HAL_Init+0x40>)
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	4a0d      	ldr	r2, [pc, #52]	; (8000e40 <HAL_Init+0x40>)
 8000e0a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000e0e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000e10:	4b0b      	ldr	r3, [pc, #44]	; (8000e40 <HAL_Init+0x40>)
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	4a0a      	ldr	r2, [pc, #40]	; (8000e40 <HAL_Init+0x40>)
 8000e16:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000e1a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e1c:	4b08      	ldr	r3, [pc, #32]	; (8000e40 <HAL_Init+0x40>)
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	4a07      	ldr	r2, [pc, #28]	; (8000e40 <HAL_Init+0x40>)
 8000e22:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e26:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e28:	2003      	movs	r0, #3
 8000e2a:	f000 f92b 	bl	8001084 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e2e:	2000      	movs	r0, #0
 8000e30:	f000 f808 	bl	8000e44 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e34:	f002 fa58 	bl	80032e8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e38:	2300      	movs	r3, #0
}
 8000e3a:	4618      	mov	r0, r3
 8000e3c:	bd80      	pop	{r7, pc}
 8000e3e:	bf00      	nop
 8000e40:	40023c00 	.word	0x40023c00

08000e44 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b082      	sub	sp, #8
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e4c:	4b12      	ldr	r3, [pc, #72]	; (8000e98 <HAL_InitTick+0x54>)
 8000e4e:	681a      	ldr	r2, [r3, #0]
 8000e50:	4b12      	ldr	r3, [pc, #72]	; (8000e9c <HAL_InitTick+0x58>)
 8000e52:	781b      	ldrb	r3, [r3, #0]
 8000e54:	4619      	mov	r1, r3
 8000e56:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e5a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e62:	4618      	mov	r0, r3
 8000e64:	f000 f943 	bl	80010ee <HAL_SYSTICK_Config>
 8000e68:	4603      	mov	r3, r0
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	d001      	beq.n	8000e72 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000e6e:	2301      	movs	r3, #1
 8000e70:	e00e      	b.n	8000e90 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	2b0f      	cmp	r3, #15
 8000e76:	d80a      	bhi.n	8000e8e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e78:	2200      	movs	r2, #0
 8000e7a:	6879      	ldr	r1, [r7, #4]
 8000e7c:	f04f 30ff 	mov.w	r0, #4294967295
 8000e80:	f000 f90b 	bl	800109a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e84:	4a06      	ldr	r2, [pc, #24]	; (8000ea0 <HAL_InitTick+0x5c>)
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	e000      	b.n	8000e90 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000e8e:	2301      	movs	r3, #1
}
 8000e90:	4618      	mov	r0, r3
 8000e92:	3708      	adds	r7, #8
 8000e94:	46bd      	mov	sp, r7
 8000e96:	bd80      	pop	{r7, pc}
 8000e98:	20000018 	.word	0x20000018
 8000e9c:	20000004 	.word	0x20000004
 8000ea0:	20000000 	.word	0x20000000

08000ea4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ea8:	4b06      	ldr	r3, [pc, #24]	; (8000ec4 <HAL_IncTick+0x20>)
 8000eaa:	781b      	ldrb	r3, [r3, #0]
 8000eac:	461a      	mov	r2, r3
 8000eae:	4b06      	ldr	r3, [pc, #24]	; (8000ec8 <HAL_IncTick+0x24>)
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	4413      	add	r3, r2
 8000eb4:	4a04      	ldr	r2, [pc, #16]	; (8000ec8 <HAL_IncTick+0x24>)
 8000eb6:	6013      	str	r3, [r2, #0]
}
 8000eb8:	bf00      	nop
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec0:	4770      	bx	lr
 8000ec2:	bf00      	nop
 8000ec4:	20000004 	.word	0x20000004
 8000ec8:	20000214 	.word	0x20000214

08000ecc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ecc:	b480      	push	{r7}
 8000ece:	af00      	add	r7, sp, #0
  return uwTick;
 8000ed0:	4b03      	ldr	r3, [pc, #12]	; (8000ee0 <HAL_GetTick+0x14>)
 8000ed2:	681b      	ldr	r3, [r3, #0]
}
 8000ed4:	4618      	mov	r0, r3
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000edc:	4770      	bx	lr
 8000ede:	bf00      	nop
 8000ee0:	20000214 	.word	0x20000214

08000ee4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	b085      	sub	sp, #20
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	f003 0307 	and.w	r3, r3, #7
 8000ef2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ef4:	4b0c      	ldr	r3, [pc, #48]	; (8000f28 <__NVIC_SetPriorityGrouping+0x44>)
 8000ef6:	68db      	ldr	r3, [r3, #12]
 8000ef8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000efa:	68ba      	ldr	r2, [r7, #8]
 8000efc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000f00:	4013      	ands	r3, r2
 8000f02:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f04:	68fb      	ldr	r3, [r7, #12]
 8000f06:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f08:	68bb      	ldr	r3, [r7, #8]
 8000f0a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f0c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000f10:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f14:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f16:	4a04      	ldr	r2, [pc, #16]	; (8000f28 <__NVIC_SetPriorityGrouping+0x44>)
 8000f18:	68bb      	ldr	r3, [r7, #8]
 8000f1a:	60d3      	str	r3, [r2, #12]
}
 8000f1c:	bf00      	nop
 8000f1e:	3714      	adds	r7, #20
 8000f20:	46bd      	mov	sp, r7
 8000f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f26:	4770      	bx	lr
 8000f28:	e000ed00 	.word	0xe000ed00

08000f2c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f2c:	b480      	push	{r7}
 8000f2e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f30:	4b04      	ldr	r3, [pc, #16]	; (8000f44 <__NVIC_GetPriorityGrouping+0x18>)
 8000f32:	68db      	ldr	r3, [r3, #12]
 8000f34:	0a1b      	lsrs	r3, r3, #8
 8000f36:	f003 0307 	and.w	r3, r3, #7
}
 8000f3a:	4618      	mov	r0, r3
 8000f3c:	46bd      	mov	sp, r7
 8000f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f42:	4770      	bx	lr
 8000f44:	e000ed00 	.word	0xe000ed00

08000f48 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f48:	b480      	push	{r7}
 8000f4a:	b083      	sub	sp, #12
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	4603      	mov	r3, r0
 8000f50:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	db0b      	blt.n	8000f72 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f5a:	79fb      	ldrb	r3, [r7, #7]
 8000f5c:	f003 021f 	and.w	r2, r3, #31
 8000f60:	4907      	ldr	r1, [pc, #28]	; (8000f80 <__NVIC_EnableIRQ+0x38>)
 8000f62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f66:	095b      	lsrs	r3, r3, #5
 8000f68:	2001      	movs	r0, #1
 8000f6a:	fa00 f202 	lsl.w	r2, r0, r2
 8000f6e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000f72:	bf00      	nop
 8000f74:	370c      	adds	r7, #12
 8000f76:	46bd      	mov	sp, r7
 8000f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f7c:	4770      	bx	lr
 8000f7e:	bf00      	nop
 8000f80:	e000e100 	.word	0xe000e100

08000f84 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f84:	b480      	push	{r7}
 8000f86:	b083      	sub	sp, #12
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	6039      	str	r1, [r7, #0]
 8000f8e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	db0a      	blt.n	8000fae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f98:	683b      	ldr	r3, [r7, #0]
 8000f9a:	b2da      	uxtb	r2, r3
 8000f9c:	490c      	ldr	r1, [pc, #48]	; (8000fd0 <__NVIC_SetPriority+0x4c>)
 8000f9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fa2:	0112      	lsls	r2, r2, #4
 8000fa4:	b2d2      	uxtb	r2, r2
 8000fa6:	440b      	add	r3, r1
 8000fa8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000fac:	e00a      	b.n	8000fc4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fae:	683b      	ldr	r3, [r7, #0]
 8000fb0:	b2da      	uxtb	r2, r3
 8000fb2:	4908      	ldr	r1, [pc, #32]	; (8000fd4 <__NVIC_SetPriority+0x50>)
 8000fb4:	79fb      	ldrb	r3, [r7, #7]
 8000fb6:	f003 030f 	and.w	r3, r3, #15
 8000fba:	3b04      	subs	r3, #4
 8000fbc:	0112      	lsls	r2, r2, #4
 8000fbe:	b2d2      	uxtb	r2, r2
 8000fc0:	440b      	add	r3, r1
 8000fc2:	761a      	strb	r2, [r3, #24]
}
 8000fc4:	bf00      	nop
 8000fc6:	370c      	adds	r7, #12
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fce:	4770      	bx	lr
 8000fd0:	e000e100 	.word	0xe000e100
 8000fd4:	e000ed00 	.word	0xe000ed00

08000fd8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fd8:	b480      	push	{r7}
 8000fda:	b089      	sub	sp, #36	; 0x24
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	60f8      	str	r0, [r7, #12]
 8000fe0:	60b9      	str	r1, [r7, #8]
 8000fe2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000fe4:	68fb      	ldr	r3, [r7, #12]
 8000fe6:	f003 0307 	and.w	r3, r3, #7
 8000fea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000fec:	69fb      	ldr	r3, [r7, #28]
 8000fee:	f1c3 0307 	rsb	r3, r3, #7
 8000ff2:	2b04      	cmp	r3, #4
 8000ff4:	bf28      	it	cs
 8000ff6:	2304      	movcs	r3, #4
 8000ff8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ffa:	69fb      	ldr	r3, [r7, #28]
 8000ffc:	3304      	adds	r3, #4
 8000ffe:	2b06      	cmp	r3, #6
 8001000:	d902      	bls.n	8001008 <NVIC_EncodePriority+0x30>
 8001002:	69fb      	ldr	r3, [r7, #28]
 8001004:	3b03      	subs	r3, #3
 8001006:	e000      	b.n	800100a <NVIC_EncodePriority+0x32>
 8001008:	2300      	movs	r3, #0
 800100a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800100c:	f04f 32ff 	mov.w	r2, #4294967295
 8001010:	69bb      	ldr	r3, [r7, #24]
 8001012:	fa02 f303 	lsl.w	r3, r2, r3
 8001016:	43da      	mvns	r2, r3
 8001018:	68bb      	ldr	r3, [r7, #8]
 800101a:	401a      	ands	r2, r3
 800101c:	697b      	ldr	r3, [r7, #20]
 800101e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001020:	f04f 31ff 	mov.w	r1, #4294967295
 8001024:	697b      	ldr	r3, [r7, #20]
 8001026:	fa01 f303 	lsl.w	r3, r1, r3
 800102a:	43d9      	mvns	r1, r3
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001030:	4313      	orrs	r3, r2
         );
}
 8001032:	4618      	mov	r0, r3
 8001034:	3724      	adds	r7, #36	; 0x24
 8001036:	46bd      	mov	sp, r7
 8001038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103c:	4770      	bx	lr
	...

08001040 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b082      	sub	sp, #8
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	3b01      	subs	r3, #1
 800104c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001050:	d301      	bcc.n	8001056 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001052:	2301      	movs	r3, #1
 8001054:	e00f      	b.n	8001076 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001056:	4a0a      	ldr	r2, [pc, #40]	; (8001080 <SysTick_Config+0x40>)
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	3b01      	subs	r3, #1
 800105c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800105e:	210f      	movs	r1, #15
 8001060:	f04f 30ff 	mov.w	r0, #4294967295
 8001064:	f7ff ff8e 	bl	8000f84 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001068:	4b05      	ldr	r3, [pc, #20]	; (8001080 <SysTick_Config+0x40>)
 800106a:	2200      	movs	r2, #0
 800106c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800106e:	4b04      	ldr	r3, [pc, #16]	; (8001080 <SysTick_Config+0x40>)
 8001070:	2207      	movs	r2, #7
 8001072:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001074:	2300      	movs	r3, #0
}
 8001076:	4618      	mov	r0, r3
 8001078:	3708      	adds	r7, #8
 800107a:	46bd      	mov	sp, r7
 800107c:	bd80      	pop	{r7, pc}
 800107e:	bf00      	nop
 8001080:	e000e010 	.word	0xe000e010

08001084 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b082      	sub	sp, #8
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800108c:	6878      	ldr	r0, [r7, #4]
 800108e:	f7ff ff29 	bl	8000ee4 <__NVIC_SetPriorityGrouping>
}
 8001092:	bf00      	nop
 8001094:	3708      	adds	r7, #8
 8001096:	46bd      	mov	sp, r7
 8001098:	bd80      	pop	{r7, pc}

0800109a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800109a:	b580      	push	{r7, lr}
 800109c:	b086      	sub	sp, #24
 800109e:	af00      	add	r7, sp, #0
 80010a0:	4603      	mov	r3, r0
 80010a2:	60b9      	str	r1, [r7, #8]
 80010a4:	607a      	str	r2, [r7, #4]
 80010a6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80010a8:	2300      	movs	r3, #0
 80010aa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80010ac:	f7ff ff3e 	bl	8000f2c <__NVIC_GetPriorityGrouping>
 80010b0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80010b2:	687a      	ldr	r2, [r7, #4]
 80010b4:	68b9      	ldr	r1, [r7, #8]
 80010b6:	6978      	ldr	r0, [r7, #20]
 80010b8:	f7ff ff8e 	bl	8000fd8 <NVIC_EncodePriority>
 80010bc:	4602      	mov	r2, r0
 80010be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010c2:	4611      	mov	r1, r2
 80010c4:	4618      	mov	r0, r3
 80010c6:	f7ff ff5d 	bl	8000f84 <__NVIC_SetPriority>
}
 80010ca:	bf00      	nop
 80010cc:	3718      	adds	r7, #24
 80010ce:	46bd      	mov	sp, r7
 80010d0:	bd80      	pop	{r7, pc}

080010d2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010d2:	b580      	push	{r7, lr}
 80010d4:	b082      	sub	sp, #8
 80010d6:	af00      	add	r7, sp, #0
 80010d8:	4603      	mov	r3, r0
 80010da:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80010dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010e0:	4618      	mov	r0, r3
 80010e2:	f7ff ff31 	bl	8000f48 <__NVIC_EnableIRQ>
}
 80010e6:	bf00      	nop
 80010e8:	3708      	adds	r7, #8
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}

080010ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80010ee:	b580      	push	{r7, lr}
 80010f0:	b082      	sub	sp, #8
 80010f2:	af00      	add	r7, sp, #0
 80010f4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80010f6:	6878      	ldr	r0, [r7, #4]
 80010f8:	f7ff ffa2 	bl	8001040 <SysTick_Config>
 80010fc:	4603      	mov	r3, r0
}
 80010fe:	4618      	mov	r0, r3
 8001100:	3708      	adds	r7, #8
 8001102:	46bd      	mov	sp, r7
 8001104:	bd80      	pop	{r7, pc}
	...

08001108 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8001108:	b480      	push	{r7}
 800110a:	b083      	sub	sp, #12
 800110c:	af00      	add	r7, sp, #0
 800110e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	2b04      	cmp	r3, #4
 8001114:	d106      	bne.n	8001124 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8001116:	4b09      	ldr	r3, [pc, #36]	; (800113c <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	4a08      	ldr	r2, [pc, #32]	; (800113c <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800111c:	f043 0304 	orr.w	r3, r3, #4
 8001120:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8001122:	e005      	b.n	8001130 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8001124:	4b05      	ldr	r3, [pc, #20]	; (800113c <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	4a04      	ldr	r2, [pc, #16]	; (800113c <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800112a:	f023 0304 	bic.w	r3, r3, #4
 800112e:	6013      	str	r3, [r2, #0]
}
 8001130:	bf00      	nop
 8001132:	370c      	adds	r7, #12
 8001134:	46bd      	mov	sp, r7
 8001136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113a:	4770      	bx	lr
 800113c:	e000e010 	.word	0xe000e010

08001140 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8001144:	f000 f802 	bl	800114c <HAL_SYSTICK_Callback>
}
 8001148:	bf00      	nop
 800114a:	bd80      	pop	{r7, pc}

0800114c <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 800114c:	b480      	push	{r7}
 800114e:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8001150:	bf00      	nop
 8001152:	46bd      	mov	sp, r7
 8001154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001158:	4770      	bx	lr
	...

0800115c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800115c:	b480      	push	{r7}
 800115e:	b089      	sub	sp, #36	; 0x24
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
 8001164:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001166:	2300      	movs	r3, #0
 8001168:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800116a:	2300      	movs	r3, #0
 800116c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800116e:	2300      	movs	r3, #0
 8001170:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001172:	2300      	movs	r3, #0
 8001174:	61fb      	str	r3, [r7, #28]
 8001176:	e16b      	b.n	8001450 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001178:	2201      	movs	r2, #1
 800117a:	69fb      	ldr	r3, [r7, #28]
 800117c:	fa02 f303 	lsl.w	r3, r2, r3
 8001180:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001182:	683b      	ldr	r3, [r7, #0]
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	697a      	ldr	r2, [r7, #20]
 8001188:	4013      	ands	r3, r2
 800118a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800118c:	693a      	ldr	r2, [r7, #16]
 800118e:	697b      	ldr	r3, [r7, #20]
 8001190:	429a      	cmp	r2, r3
 8001192:	f040 815a 	bne.w	800144a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001196:	683b      	ldr	r3, [r7, #0]
 8001198:	685b      	ldr	r3, [r3, #4]
 800119a:	2b01      	cmp	r3, #1
 800119c:	d00b      	beq.n	80011b6 <HAL_GPIO_Init+0x5a>
 800119e:	683b      	ldr	r3, [r7, #0]
 80011a0:	685b      	ldr	r3, [r3, #4]
 80011a2:	2b02      	cmp	r3, #2
 80011a4:	d007      	beq.n	80011b6 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80011a6:	683b      	ldr	r3, [r7, #0]
 80011a8:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80011aa:	2b11      	cmp	r3, #17
 80011ac:	d003      	beq.n	80011b6 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80011ae:	683b      	ldr	r3, [r7, #0]
 80011b0:	685b      	ldr	r3, [r3, #4]
 80011b2:	2b12      	cmp	r3, #18
 80011b4:	d130      	bne.n	8001218 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	689b      	ldr	r3, [r3, #8]
 80011ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80011bc:	69fb      	ldr	r3, [r7, #28]
 80011be:	005b      	lsls	r3, r3, #1
 80011c0:	2203      	movs	r2, #3
 80011c2:	fa02 f303 	lsl.w	r3, r2, r3
 80011c6:	43db      	mvns	r3, r3
 80011c8:	69ba      	ldr	r2, [r7, #24]
 80011ca:	4013      	ands	r3, r2
 80011cc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80011ce:	683b      	ldr	r3, [r7, #0]
 80011d0:	68da      	ldr	r2, [r3, #12]
 80011d2:	69fb      	ldr	r3, [r7, #28]
 80011d4:	005b      	lsls	r3, r3, #1
 80011d6:	fa02 f303 	lsl.w	r3, r2, r3
 80011da:	69ba      	ldr	r2, [r7, #24]
 80011dc:	4313      	orrs	r3, r2
 80011de:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	69ba      	ldr	r2, [r7, #24]
 80011e4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	685b      	ldr	r3, [r3, #4]
 80011ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80011ec:	2201      	movs	r2, #1
 80011ee:	69fb      	ldr	r3, [r7, #28]
 80011f0:	fa02 f303 	lsl.w	r3, r2, r3
 80011f4:	43db      	mvns	r3, r3
 80011f6:	69ba      	ldr	r2, [r7, #24]
 80011f8:	4013      	ands	r3, r2
 80011fa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80011fc:	683b      	ldr	r3, [r7, #0]
 80011fe:	685b      	ldr	r3, [r3, #4]
 8001200:	091b      	lsrs	r3, r3, #4
 8001202:	f003 0201 	and.w	r2, r3, #1
 8001206:	69fb      	ldr	r3, [r7, #28]
 8001208:	fa02 f303 	lsl.w	r3, r2, r3
 800120c:	69ba      	ldr	r2, [r7, #24]
 800120e:	4313      	orrs	r3, r2
 8001210:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	69ba      	ldr	r2, [r7, #24]
 8001216:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	68db      	ldr	r3, [r3, #12]
 800121c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800121e:	69fb      	ldr	r3, [r7, #28]
 8001220:	005b      	lsls	r3, r3, #1
 8001222:	2203      	movs	r2, #3
 8001224:	fa02 f303 	lsl.w	r3, r2, r3
 8001228:	43db      	mvns	r3, r3
 800122a:	69ba      	ldr	r2, [r7, #24]
 800122c:	4013      	ands	r3, r2
 800122e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001230:	683b      	ldr	r3, [r7, #0]
 8001232:	689a      	ldr	r2, [r3, #8]
 8001234:	69fb      	ldr	r3, [r7, #28]
 8001236:	005b      	lsls	r3, r3, #1
 8001238:	fa02 f303 	lsl.w	r3, r2, r3
 800123c:	69ba      	ldr	r2, [r7, #24]
 800123e:	4313      	orrs	r3, r2
 8001240:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	69ba      	ldr	r2, [r7, #24]
 8001246:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001248:	683b      	ldr	r3, [r7, #0]
 800124a:	685b      	ldr	r3, [r3, #4]
 800124c:	2b02      	cmp	r3, #2
 800124e:	d003      	beq.n	8001258 <HAL_GPIO_Init+0xfc>
 8001250:	683b      	ldr	r3, [r7, #0]
 8001252:	685b      	ldr	r3, [r3, #4]
 8001254:	2b12      	cmp	r3, #18
 8001256:	d123      	bne.n	80012a0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001258:	69fb      	ldr	r3, [r7, #28]
 800125a:	08da      	lsrs	r2, r3, #3
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	3208      	adds	r2, #8
 8001260:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001264:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001266:	69fb      	ldr	r3, [r7, #28]
 8001268:	f003 0307 	and.w	r3, r3, #7
 800126c:	009b      	lsls	r3, r3, #2
 800126e:	220f      	movs	r2, #15
 8001270:	fa02 f303 	lsl.w	r3, r2, r3
 8001274:	43db      	mvns	r3, r3
 8001276:	69ba      	ldr	r2, [r7, #24]
 8001278:	4013      	ands	r3, r2
 800127a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800127c:	683b      	ldr	r3, [r7, #0]
 800127e:	691a      	ldr	r2, [r3, #16]
 8001280:	69fb      	ldr	r3, [r7, #28]
 8001282:	f003 0307 	and.w	r3, r3, #7
 8001286:	009b      	lsls	r3, r3, #2
 8001288:	fa02 f303 	lsl.w	r3, r2, r3
 800128c:	69ba      	ldr	r2, [r7, #24]
 800128e:	4313      	orrs	r3, r2
 8001290:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001292:	69fb      	ldr	r3, [r7, #28]
 8001294:	08da      	lsrs	r2, r3, #3
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	3208      	adds	r2, #8
 800129a:	69b9      	ldr	r1, [r7, #24]
 800129c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80012a6:	69fb      	ldr	r3, [r7, #28]
 80012a8:	005b      	lsls	r3, r3, #1
 80012aa:	2203      	movs	r2, #3
 80012ac:	fa02 f303 	lsl.w	r3, r2, r3
 80012b0:	43db      	mvns	r3, r3
 80012b2:	69ba      	ldr	r2, [r7, #24]
 80012b4:	4013      	ands	r3, r2
 80012b6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80012b8:	683b      	ldr	r3, [r7, #0]
 80012ba:	685b      	ldr	r3, [r3, #4]
 80012bc:	f003 0203 	and.w	r2, r3, #3
 80012c0:	69fb      	ldr	r3, [r7, #28]
 80012c2:	005b      	lsls	r3, r3, #1
 80012c4:	fa02 f303 	lsl.w	r3, r2, r3
 80012c8:	69ba      	ldr	r2, [r7, #24]
 80012ca:	4313      	orrs	r3, r2
 80012cc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	69ba      	ldr	r2, [r7, #24]
 80012d2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80012d4:	683b      	ldr	r3, [r7, #0]
 80012d6:	685b      	ldr	r3, [r3, #4]
 80012d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012dc:	2b00      	cmp	r3, #0
 80012de:	f000 80b4 	beq.w	800144a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012e2:	2300      	movs	r3, #0
 80012e4:	60fb      	str	r3, [r7, #12]
 80012e6:	4b5f      	ldr	r3, [pc, #380]	; (8001464 <HAL_GPIO_Init+0x308>)
 80012e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012ea:	4a5e      	ldr	r2, [pc, #376]	; (8001464 <HAL_GPIO_Init+0x308>)
 80012ec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80012f0:	6453      	str	r3, [r2, #68]	; 0x44
 80012f2:	4b5c      	ldr	r3, [pc, #368]	; (8001464 <HAL_GPIO_Init+0x308>)
 80012f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012f6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80012fa:	60fb      	str	r3, [r7, #12]
 80012fc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80012fe:	4a5a      	ldr	r2, [pc, #360]	; (8001468 <HAL_GPIO_Init+0x30c>)
 8001300:	69fb      	ldr	r3, [r7, #28]
 8001302:	089b      	lsrs	r3, r3, #2
 8001304:	3302      	adds	r3, #2
 8001306:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800130a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800130c:	69fb      	ldr	r3, [r7, #28]
 800130e:	f003 0303 	and.w	r3, r3, #3
 8001312:	009b      	lsls	r3, r3, #2
 8001314:	220f      	movs	r2, #15
 8001316:	fa02 f303 	lsl.w	r3, r2, r3
 800131a:	43db      	mvns	r3, r3
 800131c:	69ba      	ldr	r2, [r7, #24]
 800131e:	4013      	ands	r3, r2
 8001320:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	4a51      	ldr	r2, [pc, #324]	; (800146c <HAL_GPIO_Init+0x310>)
 8001326:	4293      	cmp	r3, r2
 8001328:	d02b      	beq.n	8001382 <HAL_GPIO_Init+0x226>
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	4a50      	ldr	r2, [pc, #320]	; (8001470 <HAL_GPIO_Init+0x314>)
 800132e:	4293      	cmp	r3, r2
 8001330:	d025      	beq.n	800137e <HAL_GPIO_Init+0x222>
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	4a4f      	ldr	r2, [pc, #316]	; (8001474 <HAL_GPIO_Init+0x318>)
 8001336:	4293      	cmp	r3, r2
 8001338:	d01f      	beq.n	800137a <HAL_GPIO_Init+0x21e>
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	4a4e      	ldr	r2, [pc, #312]	; (8001478 <HAL_GPIO_Init+0x31c>)
 800133e:	4293      	cmp	r3, r2
 8001340:	d019      	beq.n	8001376 <HAL_GPIO_Init+0x21a>
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	4a4d      	ldr	r2, [pc, #308]	; (800147c <HAL_GPIO_Init+0x320>)
 8001346:	4293      	cmp	r3, r2
 8001348:	d013      	beq.n	8001372 <HAL_GPIO_Init+0x216>
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	4a4c      	ldr	r2, [pc, #304]	; (8001480 <HAL_GPIO_Init+0x324>)
 800134e:	4293      	cmp	r3, r2
 8001350:	d00d      	beq.n	800136e <HAL_GPIO_Init+0x212>
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	4a4b      	ldr	r2, [pc, #300]	; (8001484 <HAL_GPIO_Init+0x328>)
 8001356:	4293      	cmp	r3, r2
 8001358:	d007      	beq.n	800136a <HAL_GPIO_Init+0x20e>
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	4a4a      	ldr	r2, [pc, #296]	; (8001488 <HAL_GPIO_Init+0x32c>)
 800135e:	4293      	cmp	r3, r2
 8001360:	d101      	bne.n	8001366 <HAL_GPIO_Init+0x20a>
 8001362:	2307      	movs	r3, #7
 8001364:	e00e      	b.n	8001384 <HAL_GPIO_Init+0x228>
 8001366:	2308      	movs	r3, #8
 8001368:	e00c      	b.n	8001384 <HAL_GPIO_Init+0x228>
 800136a:	2306      	movs	r3, #6
 800136c:	e00a      	b.n	8001384 <HAL_GPIO_Init+0x228>
 800136e:	2305      	movs	r3, #5
 8001370:	e008      	b.n	8001384 <HAL_GPIO_Init+0x228>
 8001372:	2304      	movs	r3, #4
 8001374:	e006      	b.n	8001384 <HAL_GPIO_Init+0x228>
 8001376:	2303      	movs	r3, #3
 8001378:	e004      	b.n	8001384 <HAL_GPIO_Init+0x228>
 800137a:	2302      	movs	r3, #2
 800137c:	e002      	b.n	8001384 <HAL_GPIO_Init+0x228>
 800137e:	2301      	movs	r3, #1
 8001380:	e000      	b.n	8001384 <HAL_GPIO_Init+0x228>
 8001382:	2300      	movs	r3, #0
 8001384:	69fa      	ldr	r2, [r7, #28]
 8001386:	f002 0203 	and.w	r2, r2, #3
 800138a:	0092      	lsls	r2, r2, #2
 800138c:	4093      	lsls	r3, r2
 800138e:	69ba      	ldr	r2, [r7, #24]
 8001390:	4313      	orrs	r3, r2
 8001392:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001394:	4934      	ldr	r1, [pc, #208]	; (8001468 <HAL_GPIO_Init+0x30c>)
 8001396:	69fb      	ldr	r3, [r7, #28]
 8001398:	089b      	lsrs	r3, r3, #2
 800139a:	3302      	adds	r3, #2
 800139c:	69ba      	ldr	r2, [r7, #24]
 800139e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80013a2:	4b3a      	ldr	r3, [pc, #232]	; (800148c <HAL_GPIO_Init+0x330>)
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013a8:	693b      	ldr	r3, [r7, #16]
 80013aa:	43db      	mvns	r3, r3
 80013ac:	69ba      	ldr	r2, [r7, #24]
 80013ae:	4013      	ands	r3, r2
 80013b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80013b2:	683b      	ldr	r3, [r7, #0]
 80013b4:	685b      	ldr	r3, [r3, #4]
 80013b6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d003      	beq.n	80013c6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80013be:	69ba      	ldr	r2, [r7, #24]
 80013c0:	693b      	ldr	r3, [r7, #16]
 80013c2:	4313      	orrs	r3, r2
 80013c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80013c6:	4a31      	ldr	r2, [pc, #196]	; (800148c <HAL_GPIO_Init+0x330>)
 80013c8:	69bb      	ldr	r3, [r7, #24]
 80013ca:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80013cc:	4b2f      	ldr	r3, [pc, #188]	; (800148c <HAL_GPIO_Init+0x330>)
 80013ce:	685b      	ldr	r3, [r3, #4]
 80013d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013d2:	693b      	ldr	r3, [r7, #16]
 80013d4:	43db      	mvns	r3, r3
 80013d6:	69ba      	ldr	r2, [r7, #24]
 80013d8:	4013      	ands	r3, r2
 80013da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80013dc:	683b      	ldr	r3, [r7, #0]
 80013de:	685b      	ldr	r3, [r3, #4]
 80013e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d003      	beq.n	80013f0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80013e8:	69ba      	ldr	r2, [r7, #24]
 80013ea:	693b      	ldr	r3, [r7, #16]
 80013ec:	4313      	orrs	r3, r2
 80013ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80013f0:	4a26      	ldr	r2, [pc, #152]	; (800148c <HAL_GPIO_Init+0x330>)
 80013f2:	69bb      	ldr	r3, [r7, #24]
 80013f4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80013f6:	4b25      	ldr	r3, [pc, #148]	; (800148c <HAL_GPIO_Init+0x330>)
 80013f8:	689b      	ldr	r3, [r3, #8]
 80013fa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013fc:	693b      	ldr	r3, [r7, #16]
 80013fe:	43db      	mvns	r3, r3
 8001400:	69ba      	ldr	r2, [r7, #24]
 8001402:	4013      	ands	r3, r2
 8001404:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001406:	683b      	ldr	r3, [r7, #0]
 8001408:	685b      	ldr	r3, [r3, #4]
 800140a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800140e:	2b00      	cmp	r3, #0
 8001410:	d003      	beq.n	800141a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001412:	69ba      	ldr	r2, [r7, #24]
 8001414:	693b      	ldr	r3, [r7, #16]
 8001416:	4313      	orrs	r3, r2
 8001418:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800141a:	4a1c      	ldr	r2, [pc, #112]	; (800148c <HAL_GPIO_Init+0x330>)
 800141c:	69bb      	ldr	r3, [r7, #24]
 800141e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001420:	4b1a      	ldr	r3, [pc, #104]	; (800148c <HAL_GPIO_Init+0x330>)
 8001422:	68db      	ldr	r3, [r3, #12]
 8001424:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001426:	693b      	ldr	r3, [r7, #16]
 8001428:	43db      	mvns	r3, r3
 800142a:	69ba      	ldr	r2, [r7, #24]
 800142c:	4013      	ands	r3, r2
 800142e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001430:	683b      	ldr	r3, [r7, #0]
 8001432:	685b      	ldr	r3, [r3, #4]
 8001434:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001438:	2b00      	cmp	r3, #0
 800143a:	d003      	beq.n	8001444 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800143c:	69ba      	ldr	r2, [r7, #24]
 800143e:	693b      	ldr	r3, [r7, #16]
 8001440:	4313      	orrs	r3, r2
 8001442:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001444:	4a11      	ldr	r2, [pc, #68]	; (800148c <HAL_GPIO_Init+0x330>)
 8001446:	69bb      	ldr	r3, [r7, #24]
 8001448:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800144a:	69fb      	ldr	r3, [r7, #28]
 800144c:	3301      	adds	r3, #1
 800144e:	61fb      	str	r3, [r7, #28]
 8001450:	69fb      	ldr	r3, [r7, #28]
 8001452:	2b0f      	cmp	r3, #15
 8001454:	f67f ae90 	bls.w	8001178 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001458:	bf00      	nop
 800145a:	3724      	adds	r7, #36	; 0x24
 800145c:	46bd      	mov	sp, r7
 800145e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001462:	4770      	bx	lr
 8001464:	40023800 	.word	0x40023800
 8001468:	40013800 	.word	0x40013800
 800146c:	40020000 	.word	0x40020000
 8001470:	40020400 	.word	0x40020400
 8001474:	40020800 	.word	0x40020800
 8001478:	40020c00 	.word	0x40020c00
 800147c:	40021000 	.word	0x40021000
 8001480:	40021400 	.word	0x40021400
 8001484:	40021800 	.word	0x40021800
 8001488:	40021c00 	.word	0x40021c00
 800148c:	40013c00 	.word	0x40013c00

08001490 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b086      	sub	sp, #24
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	2b00      	cmp	r3, #0
 800149c:	d101      	bne.n	80014a2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800149e:	2301      	movs	r3, #1
 80014a0:	e25b      	b.n	800195a <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	f003 0301 	and.w	r3, r3, #1
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d075      	beq.n	800159a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80014ae:	4ba3      	ldr	r3, [pc, #652]	; (800173c <HAL_RCC_OscConfig+0x2ac>)
 80014b0:	689b      	ldr	r3, [r3, #8]
 80014b2:	f003 030c 	and.w	r3, r3, #12
 80014b6:	2b04      	cmp	r3, #4
 80014b8:	d00c      	beq.n	80014d4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80014ba:	4ba0      	ldr	r3, [pc, #640]	; (800173c <HAL_RCC_OscConfig+0x2ac>)
 80014bc:	689b      	ldr	r3, [r3, #8]
 80014be:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80014c2:	2b08      	cmp	r3, #8
 80014c4:	d112      	bne.n	80014ec <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80014c6:	4b9d      	ldr	r3, [pc, #628]	; (800173c <HAL_RCC_OscConfig+0x2ac>)
 80014c8:	685b      	ldr	r3, [r3, #4]
 80014ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80014ce:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80014d2:	d10b      	bne.n	80014ec <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014d4:	4b99      	ldr	r3, [pc, #612]	; (800173c <HAL_RCC_OscConfig+0x2ac>)
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d05b      	beq.n	8001598 <HAL_RCC_OscConfig+0x108>
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	685b      	ldr	r3, [r3, #4]
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d157      	bne.n	8001598 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80014e8:	2301      	movs	r3, #1
 80014ea:	e236      	b.n	800195a <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	685b      	ldr	r3, [r3, #4]
 80014f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80014f4:	d106      	bne.n	8001504 <HAL_RCC_OscConfig+0x74>
 80014f6:	4b91      	ldr	r3, [pc, #580]	; (800173c <HAL_RCC_OscConfig+0x2ac>)
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	4a90      	ldr	r2, [pc, #576]	; (800173c <HAL_RCC_OscConfig+0x2ac>)
 80014fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001500:	6013      	str	r3, [r2, #0]
 8001502:	e01d      	b.n	8001540 <HAL_RCC_OscConfig+0xb0>
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	685b      	ldr	r3, [r3, #4]
 8001508:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800150c:	d10c      	bne.n	8001528 <HAL_RCC_OscConfig+0x98>
 800150e:	4b8b      	ldr	r3, [pc, #556]	; (800173c <HAL_RCC_OscConfig+0x2ac>)
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	4a8a      	ldr	r2, [pc, #552]	; (800173c <HAL_RCC_OscConfig+0x2ac>)
 8001514:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001518:	6013      	str	r3, [r2, #0]
 800151a:	4b88      	ldr	r3, [pc, #544]	; (800173c <HAL_RCC_OscConfig+0x2ac>)
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	4a87      	ldr	r2, [pc, #540]	; (800173c <HAL_RCC_OscConfig+0x2ac>)
 8001520:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001524:	6013      	str	r3, [r2, #0]
 8001526:	e00b      	b.n	8001540 <HAL_RCC_OscConfig+0xb0>
 8001528:	4b84      	ldr	r3, [pc, #528]	; (800173c <HAL_RCC_OscConfig+0x2ac>)
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	4a83      	ldr	r2, [pc, #524]	; (800173c <HAL_RCC_OscConfig+0x2ac>)
 800152e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001532:	6013      	str	r3, [r2, #0]
 8001534:	4b81      	ldr	r3, [pc, #516]	; (800173c <HAL_RCC_OscConfig+0x2ac>)
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	4a80      	ldr	r2, [pc, #512]	; (800173c <HAL_RCC_OscConfig+0x2ac>)
 800153a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800153e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	685b      	ldr	r3, [r3, #4]
 8001544:	2b00      	cmp	r3, #0
 8001546:	d013      	beq.n	8001570 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001548:	f7ff fcc0 	bl	8000ecc <HAL_GetTick>
 800154c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800154e:	e008      	b.n	8001562 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001550:	f7ff fcbc 	bl	8000ecc <HAL_GetTick>
 8001554:	4602      	mov	r2, r0
 8001556:	693b      	ldr	r3, [r7, #16]
 8001558:	1ad3      	subs	r3, r2, r3
 800155a:	2b64      	cmp	r3, #100	; 0x64
 800155c:	d901      	bls.n	8001562 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800155e:	2303      	movs	r3, #3
 8001560:	e1fb      	b.n	800195a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001562:	4b76      	ldr	r3, [pc, #472]	; (800173c <HAL_RCC_OscConfig+0x2ac>)
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800156a:	2b00      	cmp	r3, #0
 800156c:	d0f0      	beq.n	8001550 <HAL_RCC_OscConfig+0xc0>
 800156e:	e014      	b.n	800159a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001570:	f7ff fcac 	bl	8000ecc <HAL_GetTick>
 8001574:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001576:	e008      	b.n	800158a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001578:	f7ff fca8 	bl	8000ecc <HAL_GetTick>
 800157c:	4602      	mov	r2, r0
 800157e:	693b      	ldr	r3, [r7, #16]
 8001580:	1ad3      	subs	r3, r2, r3
 8001582:	2b64      	cmp	r3, #100	; 0x64
 8001584:	d901      	bls.n	800158a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001586:	2303      	movs	r3, #3
 8001588:	e1e7      	b.n	800195a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800158a:	4b6c      	ldr	r3, [pc, #432]	; (800173c <HAL_RCC_OscConfig+0x2ac>)
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001592:	2b00      	cmp	r3, #0
 8001594:	d1f0      	bne.n	8001578 <HAL_RCC_OscConfig+0xe8>
 8001596:	e000      	b.n	800159a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001598:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	f003 0302 	and.w	r3, r3, #2
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d063      	beq.n	800166e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80015a6:	4b65      	ldr	r3, [pc, #404]	; (800173c <HAL_RCC_OscConfig+0x2ac>)
 80015a8:	689b      	ldr	r3, [r3, #8]
 80015aa:	f003 030c 	and.w	r3, r3, #12
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d00b      	beq.n	80015ca <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80015b2:	4b62      	ldr	r3, [pc, #392]	; (800173c <HAL_RCC_OscConfig+0x2ac>)
 80015b4:	689b      	ldr	r3, [r3, #8]
 80015b6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80015ba:	2b08      	cmp	r3, #8
 80015bc:	d11c      	bne.n	80015f8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80015be:	4b5f      	ldr	r3, [pc, #380]	; (800173c <HAL_RCC_OscConfig+0x2ac>)
 80015c0:	685b      	ldr	r3, [r3, #4]
 80015c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d116      	bne.n	80015f8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015ca:	4b5c      	ldr	r3, [pc, #368]	; (800173c <HAL_RCC_OscConfig+0x2ac>)
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	f003 0302 	and.w	r3, r3, #2
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d005      	beq.n	80015e2 <HAL_RCC_OscConfig+0x152>
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	68db      	ldr	r3, [r3, #12]
 80015da:	2b01      	cmp	r3, #1
 80015dc:	d001      	beq.n	80015e2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80015de:	2301      	movs	r3, #1
 80015e0:	e1bb      	b.n	800195a <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015e2:	4b56      	ldr	r3, [pc, #344]	; (800173c <HAL_RCC_OscConfig+0x2ac>)
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	691b      	ldr	r3, [r3, #16]
 80015ee:	00db      	lsls	r3, r3, #3
 80015f0:	4952      	ldr	r1, [pc, #328]	; (800173c <HAL_RCC_OscConfig+0x2ac>)
 80015f2:	4313      	orrs	r3, r2
 80015f4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015f6:	e03a      	b.n	800166e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	68db      	ldr	r3, [r3, #12]
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d020      	beq.n	8001642 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001600:	4b4f      	ldr	r3, [pc, #316]	; (8001740 <HAL_RCC_OscConfig+0x2b0>)
 8001602:	2201      	movs	r2, #1
 8001604:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001606:	f7ff fc61 	bl	8000ecc <HAL_GetTick>
 800160a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800160c:	e008      	b.n	8001620 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800160e:	f7ff fc5d 	bl	8000ecc <HAL_GetTick>
 8001612:	4602      	mov	r2, r0
 8001614:	693b      	ldr	r3, [r7, #16]
 8001616:	1ad3      	subs	r3, r2, r3
 8001618:	2b02      	cmp	r3, #2
 800161a:	d901      	bls.n	8001620 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800161c:	2303      	movs	r3, #3
 800161e:	e19c      	b.n	800195a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001620:	4b46      	ldr	r3, [pc, #280]	; (800173c <HAL_RCC_OscConfig+0x2ac>)
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	f003 0302 	and.w	r3, r3, #2
 8001628:	2b00      	cmp	r3, #0
 800162a:	d0f0      	beq.n	800160e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800162c:	4b43      	ldr	r3, [pc, #268]	; (800173c <HAL_RCC_OscConfig+0x2ac>)
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	691b      	ldr	r3, [r3, #16]
 8001638:	00db      	lsls	r3, r3, #3
 800163a:	4940      	ldr	r1, [pc, #256]	; (800173c <HAL_RCC_OscConfig+0x2ac>)
 800163c:	4313      	orrs	r3, r2
 800163e:	600b      	str	r3, [r1, #0]
 8001640:	e015      	b.n	800166e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001642:	4b3f      	ldr	r3, [pc, #252]	; (8001740 <HAL_RCC_OscConfig+0x2b0>)
 8001644:	2200      	movs	r2, #0
 8001646:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001648:	f7ff fc40 	bl	8000ecc <HAL_GetTick>
 800164c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800164e:	e008      	b.n	8001662 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001650:	f7ff fc3c 	bl	8000ecc <HAL_GetTick>
 8001654:	4602      	mov	r2, r0
 8001656:	693b      	ldr	r3, [r7, #16]
 8001658:	1ad3      	subs	r3, r2, r3
 800165a:	2b02      	cmp	r3, #2
 800165c:	d901      	bls.n	8001662 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800165e:	2303      	movs	r3, #3
 8001660:	e17b      	b.n	800195a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001662:	4b36      	ldr	r3, [pc, #216]	; (800173c <HAL_RCC_OscConfig+0x2ac>)
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	f003 0302 	and.w	r3, r3, #2
 800166a:	2b00      	cmp	r3, #0
 800166c:	d1f0      	bne.n	8001650 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	f003 0308 	and.w	r3, r3, #8
 8001676:	2b00      	cmp	r3, #0
 8001678:	d030      	beq.n	80016dc <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	695b      	ldr	r3, [r3, #20]
 800167e:	2b00      	cmp	r3, #0
 8001680:	d016      	beq.n	80016b0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001682:	4b30      	ldr	r3, [pc, #192]	; (8001744 <HAL_RCC_OscConfig+0x2b4>)
 8001684:	2201      	movs	r2, #1
 8001686:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001688:	f7ff fc20 	bl	8000ecc <HAL_GetTick>
 800168c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800168e:	e008      	b.n	80016a2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001690:	f7ff fc1c 	bl	8000ecc <HAL_GetTick>
 8001694:	4602      	mov	r2, r0
 8001696:	693b      	ldr	r3, [r7, #16]
 8001698:	1ad3      	subs	r3, r2, r3
 800169a:	2b02      	cmp	r3, #2
 800169c:	d901      	bls.n	80016a2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800169e:	2303      	movs	r3, #3
 80016a0:	e15b      	b.n	800195a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80016a2:	4b26      	ldr	r3, [pc, #152]	; (800173c <HAL_RCC_OscConfig+0x2ac>)
 80016a4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80016a6:	f003 0302 	and.w	r3, r3, #2
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d0f0      	beq.n	8001690 <HAL_RCC_OscConfig+0x200>
 80016ae:	e015      	b.n	80016dc <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80016b0:	4b24      	ldr	r3, [pc, #144]	; (8001744 <HAL_RCC_OscConfig+0x2b4>)
 80016b2:	2200      	movs	r2, #0
 80016b4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016b6:	f7ff fc09 	bl	8000ecc <HAL_GetTick>
 80016ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80016bc:	e008      	b.n	80016d0 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80016be:	f7ff fc05 	bl	8000ecc <HAL_GetTick>
 80016c2:	4602      	mov	r2, r0
 80016c4:	693b      	ldr	r3, [r7, #16]
 80016c6:	1ad3      	subs	r3, r2, r3
 80016c8:	2b02      	cmp	r3, #2
 80016ca:	d901      	bls.n	80016d0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80016cc:	2303      	movs	r3, #3
 80016ce:	e144      	b.n	800195a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80016d0:	4b1a      	ldr	r3, [pc, #104]	; (800173c <HAL_RCC_OscConfig+0x2ac>)
 80016d2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80016d4:	f003 0302 	and.w	r3, r3, #2
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d1f0      	bne.n	80016be <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	f003 0304 	and.w	r3, r3, #4
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	f000 80a0 	beq.w	800182a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80016ea:	2300      	movs	r3, #0
 80016ec:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80016ee:	4b13      	ldr	r3, [pc, #76]	; (800173c <HAL_RCC_OscConfig+0x2ac>)
 80016f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d10f      	bne.n	800171a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80016fa:	2300      	movs	r3, #0
 80016fc:	60bb      	str	r3, [r7, #8]
 80016fe:	4b0f      	ldr	r3, [pc, #60]	; (800173c <HAL_RCC_OscConfig+0x2ac>)
 8001700:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001702:	4a0e      	ldr	r2, [pc, #56]	; (800173c <HAL_RCC_OscConfig+0x2ac>)
 8001704:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001708:	6413      	str	r3, [r2, #64]	; 0x40
 800170a:	4b0c      	ldr	r3, [pc, #48]	; (800173c <HAL_RCC_OscConfig+0x2ac>)
 800170c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800170e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001712:	60bb      	str	r3, [r7, #8]
 8001714:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001716:	2301      	movs	r3, #1
 8001718:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800171a:	4b0b      	ldr	r3, [pc, #44]	; (8001748 <HAL_RCC_OscConfig+0x2b8>)
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001722:	2b00      	cmp	r3, #0
 8001724:	d121      	bne.n	800176a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001726:	4b08      	ldr	r3, [pc, #32]	; (8001748 <HAL_RCC_OscConfig+0x2b8>)
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	4a07      	ldr	r2, [pc, #28]	; (8001748 <HAL_RCC_OscConfig+0x2b8>)
 800172c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001730:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001732:	f7ff fbcb 	bl	8000ecc <HAL_GetTick>
 8001736:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001738:	e011      	b.n	800175e <HAL_RCC_OscConfig+0x2ce>
 800173a:	bf00      	nop
 800173c:	40023800 	.word	0x40023800
 8001740:	42470000 	.word	0x42470000
 8001744:	42470e80 	.word	0x42470e80
 8001748:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800174c:	f7ff fbbe 	bl	8000ecc <HAL_GetTick>
 8001750:	4602      	mov	r2, r0
 8001752:	693b      	ldr	r3, [r7, #16]
 8001754:	1ad3      	subs	r3, r2, r3
 8001756:	2b02      	cmp	r3, #2
 8001758:	d901      	bls.n	800175e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800175a:	2303      	movs	r3, #3
 800175c:	e0fd      	b.n	800195a <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800175e:	4b81      	ldr	r3, [pc, #516]	; (8001964 <HAL_RCC_OscConfig+0x4d4>)
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001766:	2b00      	cmp	r3, #0
 8001768:	d0f0      	beq.n	800174c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	689b      	ldr	r3, [r3, #8]
 800176e:	2b01      	cmp	r3, #1
 8001770:	d106      	bne.n	8001780 <HAL_RCC_OscConfig+0x2f0>
 8001772:	4b7d      	ldr	r3, [pc, #500]	; (8001968 <HAL_RCC_OscConfig+0x4d8>)
 8001774:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001776:	4a7c      	ldr	r2, [pc, #496]	; (8001968 <HAL_RCC_OscConfig+0x4d8>)
 8001778:	f043 0301 	orr.w	r3, r3, #1
 800177c:	6713      	str	r3, [r2, #112]	; 0x70
 800177e:	e01c      	b.n	80017ba <HAL_RCC_OscConfig+0x32a>
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	689b      	ldr	r3, [r3, #8]
 8001784:	2b05      	cmp	r3, #5
 8001786:	d10c      	bne.n	80017a2 <HAL_RCC_OscConfig+0x312>
 8001788:	4b77      	ldr	r3, [pc, #476]	; (8001968 <HAL_RCC_OscConfig+0x4d8>)
 800178a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800178c:	4a76      	ldr	r2, [pc, #472]	; (8001968 <HAL_RCC_OscConfig+0x4d8>)
 800178e:	f043 0304 	orr.w	r3, r3, #4
 8001792:	6713      	str	r3, [r2, #112]	; 0x70
 8001794:	4b74      	ldr	r3, [pc, #464]	; (8001968 <HAL_RCC_OscConfig+0x4d8>)
 8001796:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001798:	4a73      	ldr	r2, [pc, #460]	; (8001968 <HAL_RCC_OscConfig+0x4d8>)
 800179a:	f043 0301 	orr.w	r3, r3, #1
 800179e:	6713      	str	r3, [r2, #112]	; 0x70
 80017a0:	e00b      	b.n	80017ba <HAL_RCC_OscConfig+0x32a>
 80017a2:	4b71      	ldr	r3, [pc, #452]	; (8001968 <HAL_RCC_OscConfig+0x4d8>)
 80017a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80017a6:	4a70      	ldr	r2, [pc, #448]	; (8001968 <HAL_RCC_OscConfig+0x4d8>)
 80017a8:	f023 0301 	bic.w	r3, r3, #1
 80017ac:	6713      	str	r3, [r2, #112]	; 0x70
 80017ae:	4b6e      	ldr	r3, [pc, #440]	; (8001968 <HAL_RCC_OscConfig+0x4d8>)
 80017b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80017b2:	4a6d      	ldr	r2, [pc, #436]	; (8001968 <HAL_RCC_OscConfig+0x4d8>)
 80017b4:	f023 0304 	bic.w	r3, r3, #4
 80017b8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	689b      	ldr	r3, [r3, #8]
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d015      	beq.n	80017ee <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80017c2:	f7ff fb83 	bl	8000ecc <HAL_GetTick>
 80017c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80017c8:	e00a      	b.n	80017e0 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80017ca:	f7ff fb7f 	bl	8000ecc <HAL_GetTick>
 80017ce:	4602      	mov	r2, r0
 80017d0:	693b      	ldr	r3, [r7, #16]
 80017d2:	1ad3      	subs	r3, r2, r3
 80017d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80017d8:	4293      	cmp	r3, r2
 80017da:	d901      	bls.n	80017e0 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80017dc:	2303      	movs	r3, #3
 80017de:	e0bc      	b.n	800195a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80017e0:	4b61      	ldr	r3, [pc, #388]	; (8001968 <HAL_RCC_OscConfig+0x4d8>)
 80017e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80017e4:	f003 0302 	and.w	r3, r3, #2
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d0ee      	beq.n	80017ca <HAL_RCC_OscConfig+0x33a>
 80017ec:	e014      	b.n	8001818 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017ee:	f7ff fb6d 	bl	8000ecc <HAL_GetTick>
 80017f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80017f4:	e00a      	b.n	800180c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80017f6:	f7ff fb69 	bl	8000ecc <HAL_GetTick>
 80017fa:	4602      	mov	r2, r0
 80017fc:	693b      	ldr	r3, [r7, #16]
 80017fe:	1ad3      	subs	r3, r2, r3
 8001800:	f241 3288 	movw	r2, #5000	; 0x1388
 8001804:	4293      	cmp	r3, r2
 8001806:	d901      	bls.n	800180c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8001808:	2303      	movs	r3, #3
 800180a:	e0a6      	b.n	800195a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800180c:	4b56      	ldr	r3, [pc, #344]	; (8001968 <HAL_RCC_OscConfig+0x4d8>)
 800180e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001810:	f003 0302 	and.w	r3, r3, #2
 8001814:	2b00      	cmp	r3, #0
 8001816:	d1ee      	bne.n	80017f6 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001818:	7dfb      	ldrb	r3, [r7, #23]
 800181a:	2b01      	cmp	r3, #1
 800181c:	d105      	bne.n	800182a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800181e:	4b52      	ldr	r3, [pc, #328]	; (8001968 <HAL_RCC_OscConfig+0x4d8>)
 8001820:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001822:	4a51      	ldr	r2, [pc, #324]	; (8001968 <HAL_RCC_OscConfig+0x4d8>)
 8001824:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001828:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	699b      	ldr	r3, [r3, #24]
 800182e:	2b00      	cmp	r3, #0
 8001830:	f000 8092 	beq.w	8001958 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001834:	4b4c      	ldr	r3, [pc, #304]	; (8001968 <HAL_RCC_OscConfig+0x4d8>)
 8001836:	689b      	ldr	r3, [r3, #8]
 8001838:	f003 030c 	and.w	r3, r3, #12
 800183c:	2b08      	cmp	r3, #8
 800183e:	d05c      	beq.n	80018fa <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	699b      	ldr	r3, [r3, #24]
 8001844:	2b02      	cmp	r3, #2
 8001846:	d141      	bne.n	80018cc <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001848:	4b48      	ldr	r3, [pc, #288]	; (800196c <HAL_RCC_OscConfig+0x4dc>)
 800184a:	2200      	movs	r2, #0
 800184c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800184e:	f7ff fb3d 	bl	8000ecc <HAL_GetTick>
 8001852:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001854:	e008      	b.n	8001868 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001856:	f7ff fb39 	bl	8000ecc <HAL_GetTick>
 800185a:	4602      	mov	r2, r0
 800185c:	693b      	ldr	r3, [r7, #16]
 800185e:	1ad3      	subs	r3, r2, r3
 8001860:	2b02      	cmp	r3, #2
 8001862:	d901      	bls.n	8001868 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8001864:	2303      	movs	r3, #3
 8001866:	e078      	b.n	800195a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001868:	4b3f      	ldr	r3, [pc, #252]	; (8001968 <HAL_RCC_OscConfig+0x4d8>)
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001870:	2b00      	cmp	r3, #0
 8001872:	d1f0      	bne.n	8001856 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	69da      	ldr	r2, [r3, #28]
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	6a1b      	ldr	r3, [r3, #32]
 800187c:	431a      	orrs	r2, r3
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001882:	019b      	lsls	r3, r3, #6
 8001884:	431a      	orrs	r2, r3
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800188a:	085b      	lsrs	r3, r3, #1
 800188c:	3b01      	subs	r3, #1
 800188e:	041b      	lsls	r3, r3, #16
 8001890:	431a      	orrs	r2, r3
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001896:	061b      	lsls	r3, r3, #24
 8001898:	4933      	ldr	r1, [pc, #204]	; (8001968 <HAL_RCC_OscConfig+0x4d8>)
 800189a:	4313      	orrs	r3, r2
 800189c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800189e:	4b33      	ldr	r3, [pc, #204]	; (800196c <HAL_RCC_OscConfig+0x4dc>)
 80018a0:	2201      	movs	r2, #1
 80018a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018a4:	f7ff fb12 	bl	8000ecc <HAL_GetTick>
 80018a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80018aa:	e008      	b.n	80018be <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80018ac:	f7ff fb0e 	bl	8000ecc <HAL_GetTick>
 80018b0:	4602      	mov	r2, r0
 80018b2:	693b      	ldr	r3, [r7, #16]
 80018b4:	1ad3      	subs	r3, r2, r3
 80018b6:	2b02      	cmp	r3, #2
 80018b8:	d901      	bls.n	80018be <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80018ba:	2303      	movs	r3, #3
 80018bc:	e04d      	b.n	800195a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80018be:	4b2a      	ldr	r3, [pc, #168]	; (8001968 <HAL_RCC_OscConfig+0x4d8>)
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d0f0      	beq.n	80018ac <HAL_RCC_OscConfig+0x41c>
 80018ca:	e045      	b.n	8001958 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80018cc:	4b27      	ldr	r3, [pc, #156]	; (800196c <HAL_RCC_OscConfig+0x4dc>)
 80018ce:	2200      	movs	r2, #0
 80018d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018d2:	f7ff fafb 	bl	8000ecc <HAL_GetTick>
 80018d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80018d8:	e008      	b.n	80018ec <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80018da:	f7ff faf7 	bl	8000ecc <HAL_GetTick>
 80018de:	4602      	mov	r2, r0
 80018e0:	693b      	ldr	r3, [r7, #16]
 80018e2:	1ad3      	subs	r3, r2, r3
 80018e4:	2b02      	cmp	r3, #2
 80018e6:	d901      	bls.n	80018ec <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80018e8:	2303      	movs	r3, #3
 80018ea:	e036      	b.n	800195a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80018ec:	4b1e      	ldr	r3, [pc, #120]	; (8001968 <HAL_RCC_OscConfig+0x4d8>)
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d1f0      	bne.n	80018da <HAL_RCC_OscConfig+0x44a>
 80018f8:	e02e      	b.n	8001958 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	699b      	ldr	r3, [r3, #24]
 80018fe:	2b01      	cmp	r3, #1
 8001900:	d101      	bne.n	8001906 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8001902:	2301      	movs	r3, #1
 8001904:	e029      	b.n	800195a <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001906:	4b18      	ldr	r3, [pc, #96]	; (8001968 <HAL_RCC_OscConfig+0x4d8>)
 8001908:	689b      	ldr	r3, [r3, #8]
 800190a:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	69db      	ldr	r3, [r3, #28]
 8001916:	429a      	cmp	r2, r3
 8001918:	d11c      	bne.n	8001954 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001924:	429a      	cmp	r2, r3
 8001926:	d115      	bne.n	8001954 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8001928:	68fa      	ldr	r2, [r7, #12]
 800192a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800192e:	4013      	ands	r3, r2
 8001930:	687a      	ldr	r2, [r7, #4]
 8001932:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001934:	4293      	cmp	r3, r2
 8001936:	d10d      	bne.n	8001954 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8001942:	429a      	cmp	r2, r3
 8001944:	d106      	bne.n	8001954 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001950:	429a      	cmp	r2, r3
 8001952:	d001      	beq.n	8001958 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8001954:	2301      	movs	r3, #1
 8001956:	e000      	b.n	800195a <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8001958:	2300      	movs	r3, #0
}
 800195a:	4618      	mov	r0, r3
 800195c:	3718      	adds	r7, #24
 800195e:	46bd      	mov	sp, r7
 8001960:	bd80      	pop	{r7, pc}
 8001962:	bf00      	nop
 8001964:	40007000 	.word	0x40007000
 8001968:	40023800 	.word	0x40023800
 800196c:	42470060 	.word	0x42470060

08001970 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b084      	sub	sp, #16
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
 8001978:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	2b00      	cmp	r3, #0
 800197e:	d101      	bne.n	8001984 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001980:	2301      	movs	r3, #1
 8001982:	e0cc      	b.n	8001b1e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001984:	4b68      	ldr	r3, [pc, #416]	; (8001b28 <HAL_RCC_ClockConfig+0x1b8>)
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	f003 030f 	and.w	r3, r3, #15
 800198c:	683a      	ldr	r2, [r7, #0]
 800198e:	429a      	cmp	r2, r3
 8001990:	d90c      	bls.n	80019ac <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001992:	4b65      	ldr	r3, [pc, #404]	; (8001b28 <HAL_RCC_ClockConfig+0x1b8>)
 8001994:	683a      	ldr	r2, [r7, #0]
 8001996:	b2d2      	uxtb	r2, r2
 8001998:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800199a:	4b63      	ldr	r3, [pc, #396]	; (8001b28 <HAL_RCC_ClockConfig+0x1b8>)
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	f003 030f 	and.w	r3, r3, #15
 80019a2:	683a      	ldr	r2, [r7, #0]
 80019a4:	429a      	cmp	r2, r3
 80019a6:	d001      	beq.n	80019ac <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80019a8:	2301      	movs	r3, #1
 80019aa:	e0b8      	b.n	8001b1e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	f003 0302 	and.w	r3, r3, #2
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d020      	beq.n	80019fa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	f003 0304 	and.w	r3, r3, #4
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d005      	beq.n	80019d0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80019c4:	4b59      	ldr	r3, [pc, #356]	; (8001b2c <HAL_RCC_ClockConfig+0x1bc>)
 80019c6:	689b      	ldr	r3, [r3, #8]
 80019c8:	4a58      	ldr	r2, [pc, #352]	; (8001b2c <HAL_RCC_ClockConfig+0x1bc>)
 80019ca:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80019ce:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	f003 0308 	and.w	r3, r3, #8
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d005      	beq.n	80019e8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80019dc:	4b53      	ldr	r3, [pc, #332]	; (8001b2c <HAL_RCC_ClockConfig+0x1bc>)
 80019de:	689b      	ldr	r3, [r3, #8]
 80019e0:	4a52      	ldr	r2, [pc, #328]	; (8001b2c <HAL_RCC_ClockConfig+0x1bc>)
 80019e2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80019e6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80019e8:	4b50      	ldr	r3, [pc, #320]	; (8001b2c <HAL_RCC_ClockConfig+0x1bc>)
 80019ea:	689b      	ldr	r3, [r3, #8]
 80019ec:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	689b      	ldr	r3, [r3, #8]
 80019f4:	494d      	ldr	r1, [pc, #308]	; (8001b2c <HAL_RCC_ClockConfig+0x1bc>)
 80019f6:	4313      	orrs	r3, r2
 80019f8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	f003 0301 	and.w	r3, r3, #1
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d044      	beq.n	8001a90 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	685b      	ldr	r3, [r3, #4]
 8001a0a:	2b01      	cmp	r3, #1
 8001a0c:	d107      	bne.n	8001a1e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a0e:	4b47      	ldr	r3, [pc, #284]	; (8001b2c <HAL_RCC_ClockConfig+0x1bc>)
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d119      	bne.n	8001a4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a1a:	2301      	movs	r3, #1
 8001a1c:	e07f      	b.n	8001b1e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	685b      	ldr	r3, [r3, #4]
 8001a22:	2b02      	cmp	r3, #2
 8001a24:	d003      	beq.n	8001a2e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001a2a:	2b03      	cmp	r3, #3
 8001a2c:	d107      	bne.n	8001a3e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a2e:	4b3f      	ldr	r3, [pc, #252]	; (8001b2c <HAL_RCC_ClockConfig+0x1bc>)
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d109      	bne.n	8001a4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a3a:	2301      	movs	r3, #1
 8001a3c:	e06f      	b.n	8001b1e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a3e:	4b3b      	ldr	r3, [pc, #236]	; (8001b2c <HAL_RCC_ClockConfig+0x1bc>)
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	f003 0302 	and.w	r3, r3, #2
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d101      	bne.n	8001a4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a4a:	2301      	movs	r3, #1
 8001a4c:	e067      	b.n	8001b1e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001a4e:	4b37      	ldr	r3, [pc, #220]	; (8001b2c <HAL_RCC_ClockConfig+0x1bc>)
 8001a50:	689b      	ldr	r3, [r3, #8]
 8001a52:	f023 0203 	bic.w	r2, r3, #3
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	685b      	ldr	r3, [r3, #4]
 8001a5a:	4934      	ldr	r1, [pc, #208]	; (8001b2c <HAL_RCC_ClockConfig+0x1bc>)
 8001a5c:	4313      	orrs	r3, r2
 8001a5e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001a60:	f7ff fa34 	bl	8000ecc <HAL_GetTick>
 8001a64:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a66:	e00a      	b.n	8001a7e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a68:	f7ff fa30 	bl	8000ecc <HAL_GetTick>
 8001a6c:	4602      	mov	r2, r0
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	1ad3      	subs	r3, r2, r3
 8001a72:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a76:	4293      	cmp	r3, r2
 8001a78:	d901      	bls.n	8001a7e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001a7a:	2303      	movs	r3, #3
 8001a7c:	e04f      	b.n	8001b1e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a7e:	4b2b      	ldr	r3, [pc, #172]	; (8001b2c <HAL_RCC_ClockConfig+0x1bc>)
 8001a80:	689b      	ldr	r3, [r3, #8]
 8001a82:	f003 020c 	and.w	r2, r3, #12
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	685b      	ldr	r3, [r3, #4]
 8001a8a:	009b      	lsls	r3, r3, #2
 8001a8c:	429a      	cmp	r2, r3
 8001a8e:	d1eb      	bne.n	8001a68 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001a90:	4b25      	ldr	r3, [pc, #148]	; (8001b28 <HAL_RCC_ClockConfig+0x1b8>)
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	f003 030f 	and.w	r3, r3, #15
 8001a98:	683a      	ldr	r2, [r7, #0]
 8001a9a:	429a      	cmp	r2, r3
 8001a9c:	d20c      	bcs.n	8001ab8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a9e:	4b22      	ldr	r3, [pc, #136]	; (8001b28 <HAL_RCC_ClockConfig+0x1b8>)
 8001aa0:	683a      	ldr	r2, [r7, #0]
 8001aa2:	b2d2      	uxtb	r2, r2
 8001aa4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001aa6:	4b20      	ldr	r3, [pc, #128]	; (8001b28 <HAL_RCC_ClockConfig+0x1b8>)
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	f003 030f 	and.w	r3, r3, #15
 8001aae:	683a      	ldr	r2, [r7, #0]
 8001ab0:	429a      	cmp	r2, r3
 8001ab2:	d001      	beq.n	8001ab8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001ab4:	2301      	movs	r3, #1
 8001ab6:	e032      	b.n	8001b1e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	f003 0304 	and.w	r3, r3, #4
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d008      	beq.n	8001ad6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001ac4:	4b19      	ldr	r3, [pc, #100]	; (8001b2c <HAL_RCC_ClockConfig+0x1bc>)
 8001ac6:	689b      	ldr	r3, [r3, #8]
 8001ac8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	68db      	ldr	r3, [r3, #12]
 8001ad0:	4916      	ldr	r1, [pc, #88]	; (8001b2c <HAL_RCC_ClockConfig+0x1bc>)
 8001ad2:	4313      	orrs	r3, r2
 8001ad4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	f003 0308 	and.w	r3, r3, #8
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d009      	beq.n	8001af6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001ae2:	4b12      	ldr	r3, [pc, #72]	; (8001b2c <HAL_RCC_ClockConfig+0x1bc>)
 8001ae4:	689b      	ldr	r3, [r3, #8]
 8001ae6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	691b      	ldr	r3, [r3, #16]
 8001aee:	00db      	lsls	r3, r3, #3
 8001af0:	490e      	ldr	r1, [pc, #56]	; (8001b2c <HAL_RCC_ClockConfig+0x1bc>)
 8001af2:	4313      	orrs	r3, r2
 8001af4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001af6:	f000 f821 	bl	8001b3c <HAL_RCC_GetSysClockFreq>
 8001afa:	4601      	mov	r1, r0
 8001afc:	4b0b      	ldr	r3, [pc, #44]	; (8001b2c <HAL_RCC_ClockConfig+0x1bc>)
 8001afe:	689b      	ldr	r3, [r3, #8]
 8001b00:	091b      	lsrs	r3, r3, #4
 8001b02:	f003 030f 	and.w	r3, r3, #15
 8001b06:	4a0a      	ldr	r2, [pc, #40]	; (8001b30 <HAL_RCC_ClockConfig+0x1c0>)
 8001b08:	5cd3      	ldrb	r3, [r2, r3]
 8001b0a:	fa21 f303 	lsr.w	r3, r1, r3
 8001b0e:	4a09      	ldr	r2, [pc, #36]	; (8001b34 <HAL_RCC_ClockConfig+0x1c4>)
 8001b10:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001b12:	4b09      	ldr	r3, [pc, #36]	; (8001b38 <HAL_RCC_ClockConfig+0x1c8>)
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	4618      	mov	r0, r3
 8001b18:	f7ff f994 	bl	8000e44 <HAL_InitTick>

  return HAL_OK;
 8001b1c:	2300      	movs	r3, #0
}
 8001b1e:	4618      	mov	r0, r3
 8001b20:	3710      	adds	r7, #16
 8001b22:	46bd      	mov	sp, r7
 8001b24:	bd80      	pop	{r7, pc}
 8001b26:	bf00      	nop
 8001b28:	40023c00 	.word	0x40023c00
 8001b2c:	40023800 	.word	0x40023800
 8001b30:	08004f88 	.word	0x08004f88
 8001b34:	20000018 	.word	0x20000018
 8001b38:	20000000 	.word	0x20000000

08001b3c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001b3c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b3e:	b085      	sub	sp, #20
 8001b40:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001b42:	2300      	movs	r3, #0
 8001b44:	607b      	str	r3, [r7, #4]
 8001b46:	2300      	movs	r3, #0
 8001b48:	60fb      	str	r3, [r7, #12]
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8001b4e:	2300      	movs	r3, #0
 8001b50:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001b52:	4b63      	ldr	r3, [pc, #396]	; (8001ce0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001b54:	689b      	ldr	r3, [r3, #8]
 8001b56:	f003 030c 	and.w	r3, r3, #12
 8001b5a:	2b04      	cmp	r3, #4
 8001b5c:	d007      	beq.n	8001b6e <HAL_RCC_GetSysClockFreq+0x32>
 8001b5e:	2b08      	cmp	r3, #8
 8001b60:	d008      	beq.n	8001b74 <HAL_RCC_GetSysClockFreq+0x38>
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	f040 80b4 	bne.w	8001cd0 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001b68:	4b5e      	ldr	r3, [pc, #376]	; (8001ce4 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8001b6a:	60bb      	str	r3, [r7, #8]
       break;
 8001b6c:	e0b3      	b.n	8001cd6 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001b6e:	4b5e      	ldr	r3, [pc, #376]	; (8001ce8 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8001b70:	60bb      	str	r3, [r7, #8]
      break;
 8001b72:	e0b0      	b.n	8001cd6 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001b74:	4b5a      	ldr	r3, [pc, #360]	; (8001ce0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001b76:	685b      	ldr	r3, [r3, #4]
 8001b78:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001b7c:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001b7e:	4b58      	ldr	r3, [pc, #352]	; (8001ce0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001b80:	685b      	ldr	r3, [r3, #4]
 8001b82:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d04a      	beq.n	8001c20 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001b8a:	4b55      	ldr	r3, [pc, #340]	; (8001ce0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001b8c:	685b      	ldr	r3, [r3, #4]
 8001b8e:	099b      	lsrs	r3, r3, #6
 8001b90:	f04f 0400 	mov.w	r4, #0
 8001b94:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001b98:	f04f 0200 	mov.w	r2, #0
 8001b9c:	ea03 0501 	and.w	r5, r3, r1
 8001ba0:	ea04 0602 	and.w	r6, r4, r2
 8001ba4:	4629      	mov	r1, r5
 8001ba6:	4632      	mov	r2, r6
 8001ba8:	f04f 0300 	mov.w	r3, #0
 8001bac:	f04f 0400 	mov.w	r4, #0
 8001bb0:	0154      	lsls	r4, r2, #5
 8001bb2:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001bb6:	014b      	lsls	r3, r1, #5
 8001bb8:	4619      	mov	r1, r3
 8001bba:	4622      	mov	r2, r4
 8001bbc:	1b49      	subs	r1, r1, r5
 8001bbe:	eb62 0206 	sbc.w	r2, r2, r6
 8001bc2:	f04f 0300 	mov.w	r3, #0
 8001bc6:	f04f 0400 	mov.w	r4, #0
 8001bca:	0194      	lsls	r4, r2, #6
 8001bcc:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001bd0:	018b      	lsls	r3, r1, #6
 8001bd2:	1a5b      	subs	r3, r3, r1
 8001bd4:	eb64 0402 	sbc.w	r4, r4, r2
 8001bd8:	f04f 0100 	mov.w	r1, #0
 8001bdc:	f04f 0200 	mov.w	r2, #0
 8001be0:	00e2      	lsls	r2, r4, #3
 8001be2:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8001be6:	00d9      	lsls	r1, r3, #3
 8001be8:	460b      	mov	r3, r1
 8001bea:	4614      	mov	r4, r2
 8001bec:	195b      	adds	r3, r3, r5
 8001bee:	eb44 0406 	adc.w	r4, r4, r6
 8001bf2:	f04f 0100 	mov.w	r1, #0
 8001bf6:	f04f 0200 	mov.w	r2, #0
 8001bfa:	0262      	lsls	r2, r4, #9
 8001bfc:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8001c00:	0259      	lsls	r1, r3, #9
 8001c02:	460b      	mov	r3, r1
 8001c04:	4614      	mov	r4, r2
 8001c06:	4618      	mov	r0, r3
 8001c08:	4621      	mov	r1, r4
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	f04f 0400 	mov.w	r4, #0
 8001c10:	461a      	mov	r2, r3
 8001c12:	4623      	mov	r3, r4
 8001c14:	f7fe ff74 	bl	8000b00 <__aeabi_uldivmod>
 8001c18:	4603      	mov	r3, r0
 8001c1a:	460c      	mov	r4, r1
 8001c1c:	60fb      	str	r3, [r7, #12]
 8001c1e:	e049      	b.n	8001cb4 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001c20:	4b2f      	ldr	r3, [pc, #188]	; (8001ce0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001c22:	685b      	ldr	r3, [r3, #4]
 8001c24:	099b      	lsrs	r3, r3, #6
 8001c26:	f04f 0400 	mov.w	r4, #0
 8001c2a:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001c2e:	f04f 0200 	mov.w	r2, #0
 8001c32:	ea03 0501 	and.w	r5, r3, r1
 8001c36:	ea04 0602 	and.w	r6, r4, r2
 8001c3a:	4629      	mov	r1, r5
 8001c3c:	4632      	mov	r2, r6
 8001c3e:	f04f 0300 	mov.w	r3, #0
 8001c42:	f04f 0400 	mov.w	r4, #0
 8001c46:	0154      	lsls	r4, r2, #5
 8001c48:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001c4c:	014b      	lsls	r3, r1, #5
 8001c4e:	4619      	mov	r1, r3
 8001c50:	4622      	mov	r2, r4
 8001c52:	1b49      	subs	r1, r1, r5
 8001c54:	eb62 0206 	sbc.w	r2, r2, r6
 8001c58:	f04f 0300 	mov.w	r3, #0
 8001c5c:	f04f 0400 	mov.w	r4, #0
 8001c60:	0194      	lsls	r4, r2, #6
 8001c62:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001c66:	018b      	lsls	r3, r1, #6
 8001c68:	1a5b      	subs	r3, r3, r1
 8001c6a:	eb64 0402 	sbc.w	r4, r4, r2
 8001c6e:	f04f 0100 	mov.w	r1, #0
 8001c72:	f04f 0200 	mov.w	r2, #0
 8001c76:	00e2      	lsls	r2, r4, #3
 8001c78:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8001c7c:	00d9      	lsls	r1, r3, #3
 8001c7e:	460b      	mov	r3, r1
 8001c80:	4614      	mov	r4, r2
 8001c82:	195b      	adds	r3, r3, r5
 8001c84:	eb44 0406 	adc.w	r4, r4, r6
 8001c88:	f04f 0100 	mov.w	r1, #0
 8001c8c:	f04f 0200 	mov.w	r2, #0
 8001c90:	02a2      	lsls	r2, r4, #10
 8001c92:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8001c96:	0299      	lsls	r1, r3, #10
 8001c98:	460b      	mov	r3, r1
 8001c9a:	4614      	mov	r4, r2
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	4621      	mov	r1, r4
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	f04f 0400 	mov.w	r4, #0
 8001ca6:	461a      	mov	r2, r3
 8001ca8:	4623      	mov	r3, r4
 8001caa:	f7fe ff29 	bl	8000b00 <__aeabi_uldivmod>
 8001cae:	4603      	mov	r3, r0
 8001cb0:	460c      	mov	r4, r1
 8001cb2:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001cb4:	4b0a      	ldr	r3, [pc, #40]	; (8001ce0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001cb6:	685b      	ldr	r3, [r3, #4]
 8001cb8:	0c1b      	lsrs	r3, r3, #16
 8001cba:	f003 0303 	and.w	r3, r3, #3
 8001cbe:	3301      	adds	r3, #1
 8001cc0:	005b      	lsls	r3, r3, #1
 8001cc2:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8001cc4:	68fa      	ldr	r2, [r7, #12]
 8001cc6:	683b      	ldr	r3, [r7, #0]
 8001cc8:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ccc:	60bb      	str	r3, [r7, #8]
      break;
 8001cce:	e002      	b.n	8001cd6 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001cd0:	4b04      	ldr	r3, [pc, #16]	; (8001ce4 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8001cd2:	60bb      	str	r3, [r7, #8]
      break;
 8001cd4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001cd6:	68bb      	ldr	r3, [r7, #8]
}
 8001cd8:	4618      	mov	r0, r3
 8001cda:	3714      	adds	r7, #20
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001ce0:	40023800 	.word	0x40023800
 8001ce4:	00f42400 	.word	0x00f42400
 8001ce8:	007a1200 	.word	0x007a1200

08001cec <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001cec:	b480      	push	{r7}
 8001cee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001cf0:	4b03      	ldr	r3, [pc, #12]	; (8001d00 <HAL_RCC_GetHCLKFreq+0x14>)
 8001cf2:	681b      	ldr	r3, [r3, #0]
}
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfc:	4770      	bx	lr
 8001cfe:	bf00      	nop
 8001d00:	20000018 	.word	0x20000018

08001d04 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001d08:	f7ff fff0 	bl	8001cec <HAL_RCC_GetHCLKFreq>
 8001d0c:	4601      	mov	r1, r0
 8001d0e:	4b05      	ldr	r3, [pc, #20]	; (8001d24 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001d10:	689b      	ldr	r3, [r3, #8]
 8001d12:	0a9b      	lsrs	r3, r3, #10
 8001d14:	f003 0307 	and.w	r3, r3, #7
 8001d18:	4a03      	ldr	r2, [pc, #12]	; (8001d28 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001d1a:	5cd3      	ldrb	r3, [r2, r3]
 8001d1c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001d20:	4618      	mov	r0, r3
 8001d22:	bd80      	pop	{r7, pc}
 8001d24:	40023800 	.word	0x40023800
 8001d28:	08004f98 	.word	0x08004f98

08001d2c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001d30:	f7ff ffdc 	bl	8001cec <HAL_RCC_GetHCLKFreq>
 8001d34:	4601      	mov	r1, r0
 8001d36:	4b05      	ldr	r3, [pc, #20]	; (8001d4c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001d38:	689b      	ldr	r3, [r3, #8]
 8001d3a:	0b5b      	lsrs	r3, r3, #13
 8001d3c:	f003 0307 	and.w	r3, r3, #7
 8001d40:	4a03      	ldr	r2, [pc, #12]	; (8001d50 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001d42:	5cd3      	ldrb	r3, [r2, r3]
 8001d44:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001d48:	4618      	mov	r0, r3
 8001d4a:	bd80      	pop	{r7, pc}
 8001d4c:	40023800 	.word	0x40023800
 8001d50:	08004f98 	.word	0x08004f98

08001d54 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b082      	sub	sp, #8
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d101      	bne.n	8001d66 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8001d62:	2301      	movs	r3, #1
 8001d64:	e01d      	b.n	8001da2 <HAL_TIM_OC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001d6c:	b2db      	uxtb	r3, r3
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d106      	bne.n	8001d80 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	2200      	movs	r2, #0
 8001d76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8001d7a:	6878      	ldr	r0, [r7, #4]
 8001d7c:	f001 fb1a 	bl	80033b4 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	2202      	movs	r2, #2
 8001d84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681a      	ldr	r2, [r3, #0]
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	3304      	adds	r3, #4
 8001d90:	4619      	mov	r1, r3
 8001d92:	4610      	mov	r0, r2
 8001d94:	f000 fa62 	bl	800225c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	2201      	movs	r2, #1
 8001d9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001da0:	2300      	movs	r3, #0
}
 8001da2:	4618      	mov	r0, r3
 8001da4:	3708      	adds	r7, #8
 8001da6:	46bd      	mov	sp, r7
 8001da8:	bd80      	pop	{r7, pc}
	...

08001dac <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b084      	sub	sp, #16
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]
 8001db4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8001db6:	683b      	ldr	r3, [r7, #0]
 8001db8:	2b0c      	cmp	r3, #12
 8001dba:	d841      	bhi.n	8001e40 <HAL_TIM_OC_Start_IT+0x94>
 8001dbc:	a201      	add	r2, pc, #4	; (adr r2, 8001dc4 <HAL_TIM_OC_Start_IT+0x18>)
 8001dbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001dc2:	bf00      	nop
 8001dc4:	08001df9 	.word	0x08001df9
 8001dc8:	08001e41 	.word	0x08001e41
 8001dcc:	08001e41 	.word	0x08001e41
 8001dd0:	08001e41 	.word	0x08001e41
 8001dd4:	08001e0b 	.word	0x08001e0b
 8001dd8:	08001e41 	.word	0x08001e41
 8001ddc:	08001e41 	.word	0x08001e41
 8001de0:	08001e41 	.word	0x08001e41
 8001de4:	08001e1d 	.word	0x08001e1d
 8001de8:	08001e41 	.word	0x08001e41
 8001dec:	08001e41 	.word	0x08001e41
 8001df0:	08001e41 	.word	0x08001e41
 8001df4:	08001e2f 	.word	0x08001e2f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	68da      	ldr	r2, [r3, #12]
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	f042 0202 	orr.w	r2, r2, #2
 8001e06:	60da      	str	r2, [r3, #12]
      break;
 8001e08:	e01b      	b.n	8001e42 <HAL_TIM_OC_Start_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	68da      	ldr	r2, [r3, #12]
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	f042 0204 	orr.w	r2, r2, #4
 8001e18:	60da      	str	r2, [r3, #12]
      break;
 8001e1a:	e012      	b.n	8001e42 <HAL_TIM_OC_Start_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	68da      	ldr	r2, [r3, #12]
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	f042 0208 	orr.w	r2, r2, #8
 8001e2a:	60da      	str	r2, [r3, #12]
      break;
 8001e2c:	e009      	b.n	8001e42 <HAL_TIM_OC_Start_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	68da      	ldr	r2, [r3, #12]
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	f042 0210 	orr.w	r2, r2, #16
 8001e3c:	60da      	str	r2, [r3, #12]
      break;
 8001e3e:	e000      	b.n	8001e42 <HAL_TIM_OC_Start_IT+0x96>
    }

    default:
      break;
 8001e40:	bf00      	nop
  }

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	2201      	movs	r2, #1
 8001e48:	6839      	ldr	r1, [r7, #0]
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	f000 fc56 	bl	80026fc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	4a15      	ldr	r2, [pc, #84]	; (8001eac <HAL_TIM_OC_Start_IT+0x100>)
 8001e56:	4293      	cmp	r3, r2
 8001e58:	d004      	beq.n	8001e64 <HAL_TIM_OC_Start_IT+0xb8>
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	4a14      	ldr	r2, [pc, #80]	; (8001eb0 <HAL_TIM_OC_Start_IT+0x104>)
 8001e60:	4293      	cmp	r3, r2
 8001e62:	d101      	bne.n	8001e68 <HAL_TIM_OC_Start_IT+0xbc>
 8001e64:	2301      	movs	r3, #1
 8001e66:	e000      	b.n	8001e6a <HAL_TIM_OC_Start_IT+0xbe>
 8001e68:	2300      	movs	r3, #0
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d007      	beq.n	8001e7e <HAL_TIM_OC_Start_IT+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001e7c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	689b      	ldr	r3, [r3, #8]
 8001e84:	f003 0307 	and.w	r3, r3, #7
 8001e88:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	2b06      	cmp	r3, #6
 8001e8e:	d007      	beq.n	8001ea0 <HAL_TIM_OC_Start_IT+0xf4>
  {
    __HAL_TIM_ENABLE(htim);
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	681a      	ldr	r2, [r3, #0]
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f042 0201 	orr.w	r2, r2, #1
 8001e9e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001ea0:	2300      	movs	r3, #0
}
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	3710      	adds	r7, #16
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bd80      	pop	{r7, pc}
 8001eaa:	bf00      	nop
 8001eac:	40010000 	.word	0x40010000
 8001eb0:	40010400 	.word	0x40010400

08001eb4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b082      	sub	sp, #8
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	691b      	ldr	r3, [r3, #16]
 8001ec2:	f003 0302 	and.w	r3, r3, #2
 8001ec6:	2b02      	cmp	r3, #2
 8001ec8:	d122      	bne.n	8001f10 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	68db      	ldr	r3, [r3, #12]
 8001ed0:	f003 0302 	and.w	r3, r3, #2
 8001ed4:	2b02      	cmp	r3, #2
 8001ed6:	d11b      	bne.n	8001f10 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	f06f 0202 	mvn.w	r2, #2
 8001ee0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	2201      	movs	r2, #1
 8001ee6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	699b      	ldr	r3, [r3, #24]
 8001eee:	f003 0303 	and.w	r3, r3, #3
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d003      	beq.n	8001efe <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001ef6:	6878      	ldr	r0, [r7, #4]
 8001ef8:	f000 f992 	bl	8002220 <HAL_TIM_IC_CaptureCallback>
 8001efc:	e005      	b.n	8001f0a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001efe:	6878      	ldr	r0, [r7, #4]
 8001f00:	f001 f98c 	bl	800321c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f04:	6878      	ldr	r0, [r7, #4]
 8001f06:	f000 f995 	bl	8002234 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	691b      	ldr	r3, [r3, #16]
 8001f16:	f003 0304 	and.w	r3, r3, #4
 8001f1a:	2b04      	cmp	r3, #4
 8001f1c:	d122      	bne.n	8001f64 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	68db      	ldr	r3, [r3, #12]
 8001f24:	f003 0304 	and.w	r3, r3, #4
 8001f28:	2b04      	cmp	r3, #4
 8001f2a:	d11b      	bne.n	8001f64 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	f06f 0204 	mvn.w	r2, #4
 8001f34:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	2202      	movs	r2, #2
 8001f3a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	699b      	ldr	r3, [r3, #24]
 8001f42:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d003      	beq.n	8001f52 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001f4a:	6878      	ldr	r0, [r7, #4]
 8001f4c:	f000 f968 	bl	8002220 <HAL_TIM_IC_CaptureCallback>
 8001f50:	e005      	b.n	8001f5e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f52:	6878      	ldr	r0, [r7, #4]
 8001f54:	f001 f962 	bl	800321c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f58:	6878      	ldr	r0, [r7, #4]
 8001f5a:	f000 f96b 	bl	8002234 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	2200      	movs	r2, #0
 8001f62:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	691b      	ldr	r3, [r3, #16]
 8001f6a:	f003 0308 	and.w	r3, r3, #8
 8001f6e:	2b08      	cmp	r3, #8
 8001f70:	d122      	bne.n	8001fb8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	68db      	ldr	r3, [r3, #12]
 8001f78:	f003 0308 	and.w	r3, r3, #8
 8001f7c:	2b08      	cmp	r3, #8
 8001f7e:	d11b      	bne.n	8001fb8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	f06f 0208 	mvn.w	r2, #8
 8001f88:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	2204      	movs	r2, #4
 8001f8e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	69db      	ldr	r3, [r3, #28]
 8001f96:	f003 0303 	and.w	r3, r3, #3
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d003      	beq.n	8001fa6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001f9e:	6878      	ldr	r0, [r7, #4]
 8001fa0:	f000 f93e 	bl	8002220 <HAL_TIM_IC_CaptureCallback>
 8001fa4:	e005      	b.n	8001fb2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001fa6:	6878      	ldr	r0, [r7, #4]
 8001fa8:	f001 f938 	bl	800321c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001fac:	6878      	ldr	r0, [r7, #4]
 8001fae:	f000 f941 	bl	8002234 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	691b      	ldr	r3, [r3, #16]
 8001fbe:	f003 0310 	and.w	r3, r3, #16
 8001fc2:	2b10      	cmp	r3, #16
 8001fc4:	d122      	bne.n	800200c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	68db      	ldr	r3, [r3, #12]
 8001fcc:	f003 0310 	and.w	r3, r3, #16
 8001fd0:	2b10      	cmp	r3, #16
 8001fd2:	d11b      	bne.n	800200c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	f06f 0210 	mvn.w	r2, #16
 8001fdc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	2208      	movs	r2, #8
 8001fe2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	69db      	ldr	r3, [r3, #28]
 8001fea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d003      	beq.n	8001ffa <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001ff2:	6878      	ldr	r0, [r7, #4]
 8001ff4:	f000 f914 	bl	8002220 <HAL_TIM_IC_CaptureCallback>
 8001ff8:	e005      	b.n	8002006 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001ffa:	6878      	ldr	r0, [r7, #4]
 8001ffc:	f001 f90e 	bl	800321c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002000:	6878      	ldr	r0, [r7, #4]
 8002002:	f000 f917 	bl	8002234 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	2200      	movs	r2, #0
 800200a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	691b      	ldr	r3, [r3, #16]
 8002012:	f003 0301 	and.w	r3, r3, #1
 8002016:	2b01      	cmp	r3, #1
 8002018:	d10e      	bne.n	8002038 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	68db      	ldr	r3, [r3, #12]
 8002020:	f003 0301 	and.w	r3, r3, #1
 8002024:	2b01      	cmp	r3, #1
 8002026:	d107      	bne.n	8002038 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	f06f 0201 	mvn.w	r2, #1
 8002030:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002032:	6878      	ldr	r0, [r7, #4]
 8002034:	f000 f8ea 	bl	800220c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	691b      	ldr	r3, [r3, #16]
 800203e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002042:	2b80      	cmp	r3, #128	; 0x80
 8002044:	d10e      	bne.n	8002064 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	68db      	ldr	r3, [r3, #12]
 800204c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002050:	2b80      	cmp	r3, #128	; 0x80
 8002052:	d107      	bne.n	8002064 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800205c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800205e:	6878      	ldr	r0, [r7, #4]
 8002060:	f000 fb7b 	bl	800275a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	691b      	ldr	r3, [r3, #16]
 800206a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800206e:	2b40      	cmp	r3, #64	; 0x40
 8002070:	d10e      	bne.n	8002090 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	68db      	ldr	r3, [r3, #12]
 8002078:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800207c:	2b40      	cmp	r3, #64	; 0x40
 800207e:	d107      	bne.n	8002090 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002088:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800208a:	6878      	ldr	r0, [r7, #4]
 800208c:	f000 f8dc 	bl	8002248 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	691b      	ldr	r3, [r3, #16]
 8002096:	f003 0320 	and.w	r3, r3, #32
 800209a:	2b20      	cmp	r3, #32
 800209c:	d10e      	bne.n	80020bc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	68db      	ldr	r3, [r3, #12]
 80020a4:	f003 0320 	and.w	r3, r3, #32
 80020a8:	2b20      	cmp	r3, #32
 80020aa:	d107      	bne.n	80020bc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	f06f 0220 	mvn.w	r2, #32
 80020b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80020b6:	6878      	ldr	r0, [r7, #4]
 80020b8:	f000 fb45 	bl	8002746 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80020bc:	bf00      	nop
 80020be:	3708      	adds	r7, #8
 80020c0:	46bd      	mov	sp, r7
 80020c2:	bd80      	pop	{r7, pc}

080020c4 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b084      	sub	sp, #16
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	60f8      	str	r0, [r7, #12]
 80020cc:	60b9      	str	r1, [r7, #8]
 80020ce:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80020d6:	2b01      	cmp	r3, #1
 80020d8:	d101      	bne.n	80020de <HAL_TIM_OC_ConfigChannel+0x1a>
 80020da:	2302      	movs	r3, #2
 80020dc:	e04e      	b.n	800217c <HAL_TIM_OC_ConfigChannel+0xb8>
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	2201      	movs	r2, #1
 80020e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	2202      	movs	r2, #2
 80020ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	2b0c      	cmp	r3, #12
 80020f2:	d839      	bhi.n	8002168 <HAL_TIM_OC_ConfigChannel+0xa4>
 80020f4:	a201      	add	r2, pc, #4	; (adr r2, 80020fc <HAL_TIM_OC_ConfigChannel+0x38>)
 80020f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020fa:	bf00      	nop
 80020fc:	08002131 	.word	0x08002131
 8002100:	08002169 	.word	0x08002169
 8002104:	08002169 	.word	0x08002169
 8002108:	08002169 	.word	0x08002169
 800210c:	0800213f 	.word	0x0800213f
 8002110:	08002169 	.word	0x08002169
 8002114:	08002169 	.word	0x08002169
 8002118:	08002169 	.word	0x08002169
 800211c:	0800214d 	.word	0x0800214d
 8002120:	08002169 	.word	0x08002169
 8002124:	08002169 	.word	0x08002169
 8002128:	08002169 	.word	0x08002169
 800212c:	0800215b 	.word	0x0800215b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	68b9      	ldr	r1, [r7, #8]
 8002136:	4618      	mov	r0, r3
 8002138:	f000 f930 	bl	800239c <TIM_OC1_SetConfig>
      break;
 800213c:	e015      	b.n	800216a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	68b9      	ldr	r1, [r7, #8]
 8002144:	4618      	mov	r0, r3
 8002146:	f000 f999 	bl	800247c <TIM_OC2_SetConfig>
      break;
 800214a:	e00e      	b.n	800216a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	68b9      	ldr	r1, [r7, #8]
 8002152:	4618      	mov	r0, r3
 8002154:	f000 fa08 	bl	8002568 <TIM_OC3_SetConfig>
      break;
 8002158:	e007      	b.n	800216a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	68b9      	ldr	r1, [r7, #8]
 8002160:	4618      	mov	r0, r3
 8002162:	f000 fa75 	bl	8002650 <TIM_OC4_SetConfig>
      break;
 8002166:	e000      	b.n	800216a <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      break;
 8002168:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	2201      	movs	r2, #1
 800216e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	2200      	movs	r2, #0
 8002176:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800217a:	2300      	movs	r3, #0
}
 800217c:	4618      	mov	r0, r3
 800217e:	3710      	adds	r7, #16
 8002180:	46bd      	mov	sp, r7
 8002182:	bd80      	pop	{r7, pc}

08002184 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002184:	b480      	push	{r7}
 8002186:	b085      	sub	sp, #20
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
 800218c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800218e:	2300      	movs	r3, #0
 8002190:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8002192:	683b      	ldr	r3, [r7, #0]
 8002194:	2b0c      	cmp	r3, #12
 8002196:	d831      	bhi.n	80021fc <HAL_TIM_ReadCapturedValue+0x78>
 8002198:	a201      	add	r2, pc, #4	; (adr r2, 80021a0 <HAL_TIM_ReadCapturedValue+0x1c>)
 800219a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800219e:	bf00      	nop
 80021a0:	080021d5 	.word	0x080021d5
 80021a4:	080021fd 	.word	0x080021fd
 80021a8:	080021fd 	.word	0x080021fd
 80021ac:	080021fd 	.word	0x080021fd
 80021b0:	080021df 	.word	0x080021df
 80021b4:	080021fd 	.word	0x080021fd
 80021b8:	080021fd 	.word	0x080021fd
 80021bc:	080021fd 	.word	0x080021fd
 80021c0:	080021e9 	.word	0x080021e9
 80021c4:	080021fd 	.word	0x080021fd
 80021c8:	080021fd 	.word	0x080021fd
 80021cc:	080021fd 	.word	0x080021fd
 80021d0:	080021f3 	.word	0x080021f3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80021da:	60fb      	str	r3, [r7, #12]

      break;
 80021dc:	e00f      	b.n	80021fe <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80021e4:	60fb      	str	r3, [r7, #12]

      break;
 80021e6:	e00a      	b.n	80021fe <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80021ee:	60fb      	str	r3, [r7, #12]

      break;
 80021f0:	e005      	b.n	80021fe <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021f8:	60fb      	str	r3, [r7, #12]

      break;
 80021fa:	e000      	b.n	80021fe <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 80021fc:	bf00      	nop
  }

  return tmpreg;
 80021fe:	68fb      	ldr	r3, [r7, #12]
}
 8002200:	4618      	mov	r0, r3
 8002202:	3714      	adds	r7, #20
 8002204:	46bd      	mov	sp, r7
 8002206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220a:	4770      	bx	lr

0800220c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800220c:	b480      	push	{r7}
 800220e:	b083      	sub	sp, #12
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8002214:	bf00      	nop
 8002216:	370c      	adds	r7, #12
 8002218:	46bd      	mov	sp, r7
 800221a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221e:	4770      	bx	lr

08002220 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002220:	b480      	push	{r7}
 8002222:	b083      	sub	sp, #12
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002228:	bf00      	nop
 800222a:	370c      	adds	r7, #12
 800222c:	46bd      	mov	sp, r7
 800222e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002232:	4770      	bx	lr

08002234 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002234:	b480      	push	{r7}
 8002236:	b083      	sub	sp, #12
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800223c:	bf00      	nop
 800223e:	370c      	adds	r7, #12
 8002240:	46bd      	mov	sp, r7
 8002242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002246:	4770      	bx	lr

08002248 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002248:	b480      	push	{r7}
 800224a:	b083      	sub	sp, #12
 800224c:	af00      	add	r7, sp, #0
 800224e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002250:	bf00      	nop
 8002252:	370c      	adds	r7, #12
 8002254:	46bd      	mov	sp, r7
 8002256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225a:	4770      	bx	lr

0800225c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800225c:	b480      	push	{r7}
 800225e:	b085      	sub	sp, #20
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
 8002264:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	4a40      	ldr	r2, [pc, #256]	; (8002370 <TIM_Base_SetConfig+0x114>)
 8002270:	4293      	cmp	r3, r2
 8002272:	d013      	beq.n	800229c <TIM_Base_SetConfig+0x40>
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800227a:	d00f      	beq.n	800229c <TIM_Base_SetConfig+0x40>
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	4a3d      	ldr	r2, [pc, #244]	; (8002374 <TIM_Base_SetConfig+0x118>)
 8002280:	4293      	cmp	r3, r2
 8002282:	d00b      	beq.n	800229c <TIM_Base_SetConfig+0x40>
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	4a3c      	ldr	r2, [pc, #240]	; (8002378 <TIM_Base_SetConfig+0x11c>)
 8002288:	4293      	cmp	r3, r2
 800228a:	d007      	beq.n	800229c <TIM_Base_SetConfig+0x40>
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	4a3b      	ldr	r2, [pc, #236]	; (800237c <TIM_Base_SetConfig+0x120>)
 8002290:	4293      	cmp	r3, r2
 8002292:	d003      	beq.n	800229c <TIM_Base_SetConfig+0x40>
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	4a3a      	ldr	r2, [pc, #232]	; (8002380 <TIM_Base_SetConfig+0x124>)
 8002298:	4293      	cmp	r3, r2
 800229a:	d108      	bne.n	80022ae <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80022a2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80022a4:	683b      	ldr	r3, [r7, #0]
 80022a6:	685b      	ldr	r3, [r3, #4]
 80022a8:	68fa      	ldr	r2, [r7, #12]
 80022aa:	4313      	orrs	r3, r2
 80022ac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	4a2f      	ldr	r2, [pc, #188]	; (8002370 <TIM_Base_SetConfig+0x114>)
 80022b2:	4293      	cmp	r3, r2
 80022b4:	d02b      	beq.n	800230e <TIM_Base_SetConfig+0xb2>
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80022bc:	d027      	beq.n	800230e <TIM_Base_SetConfig+0xb2>
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	4a2c      	ldr	r2, [pc, #176]	; (8002374 <TIM_Base_SetConfig+0x118>)
 80022c2:	4293      	cmp	r3, r2
 80022c4:	d023      	beq.n	800230e <TIM_Base_SetConfig+0xb2>
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	4a2b      	ldr	r2, [pc, #172]	; (8002378 <TIM_Base_SetConfig+0x11c>)
 80022ca:	4293      	cmp	r3, r2
 80022cc:	d01f      	beq.n	800230e <TIM_Base_SetConfig+0xb2>
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	4a2a      	ldr	r2, [pc, #168]	; (800237c <TIM_Base_SetConfig+0x120>)
 80022d2:	4293      	cmp	r3, r2
 80022d4:	d01b      	beq.n	800230e <TIM_Base_SetConfig+0xb2>
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	4a29      	ldr	r2, [pc, #164]	; (8002380 <TIM_Base_SetConfig+0x124>)
 80022da:	4293      	cmp	r3, r2
 80022dc:	d017      	beq.n	800230e <TIM_Base_SetConfig+0xb2>
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	4a28      	ldr	r2, [pc, #160]	; (8002384 <TIM_Base_SetConfig+0x128>)
 80022e2:	4293      	cmp	r3, r2
 80022e4:	d013      	beq.n	800230e <TIM_Base_SetConfig+0xb2>
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	4a27      	ldr	r2, [pc, #156]	; (8002388 <TIM_Base_SetConfig+0x12c>)
 80022ea:	4293      	cmp	r3, r2
 80022ec:	d00f      	beq.n	800230e <TIM_Base_SetConfig+0xb2>
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	4a26      	ldr	r2, [pc, #152]	; (800238c <TIM_Base_SetConfig+0x130>)
 80022f2:	4293      	cmp	r3, r2
 80022f4:	d00b      	beq.n	800230e <TIM_Base_SetConfig+0xb2>
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	4a25      	ldr	r2, [pc, #148]	; (8002390 <TIM_Base_SetConfig+0x134>)
 80022fa:	4293      	cmp	r3, r2
 80022fc:	d007      	beq.n	800230e <TIM_Base_SetConfig+0xb2>
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	4a24      	ldr	r2, [pc, #144]	; (8002394 <TIM_Base_SetConfig+0x138>)
 8002302:	4293      	cmp	r3, r2
 8002304:	d003      	beq.n	800230e <TIM_Base_SetConfig+0xb2>
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	4a23      	ldr	r2, [pc, #140]	; (8002398 <TIM_Base_SetConfig+0x13c>)
 800230a:	4293      	cmp	r3, r2
 800230c:	d108      	bne.n	8002320 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002314:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002316:	683b      	ldr	r3, [r7, #0]
 8002318:	68db      	ldr	r3, [r3, #12]
 800231a:	68fa      	ldr	r2, [r7, #12]
 800231c:	4313      	orrs	r3, r2
 800231e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002326:	683b      	ldr	r3, [r7, #0]
 8002328:	695b      	ldr	r3, [r3, #20]
 800232a:	4313      	orrs	r3, r2
 800232c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	68fa      	ldr	r2, [r7, #12]
 8002332:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002334:	683b      	ldr	r3, [r7, #0]
 8002336:	689a      	ldr	r2, [r3, #8]
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800233c:	683b      	ldr	r3, [r7, #0]
 800233e:	681a      	ldr	r2, [r3, #0]
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	4a0a      	ldr	r2, [pc, #40]	; (8002370 <TIM_Base_SetConfig+0x114>)
 8002348:	4293      	cmp	r3, r2
 800234a:	d003      	beq.n	8002354 <TIM_Base_SetConfig+0xf8>
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	4a0c      	ldr	r2, [pc, #48]	; (8002380 <TIM_Base_SetConfig+0x124>)
 8002350:	4293      	cmp	r3, r2
 8002352:	d103      	bne.n	800235c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002354:	683b      	ldr	r3, [r7, #0]
 8002356:	691a      	ldr	r2, [r3, #16]
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	2201      	movs	r2, #1
 8002360:	615a      	str	r2, [r3, #20]
}
 8002362:	bf00      	nop
 8002364:	3714      	adds	r7, #20
 8002366:	46bd      	mov	sp, r7
 8002368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236c:	4770      	bx	lr
 800236e:	bf00      	nop
 8002370:	40010000 	.word	0x40010000
 8002374:	40000400 	.word	0x40000400
 8002378:	40000800 	.word	0x40000800
 800237c:	40000c00 	.word	0x40000c00
 8002380:	40010400 	.word	0x40010400
 8002384:	40014000 	.word	0x40014000
 8002388:	40014400 	.word	0x40014400
 800238c:	40014800 	.word	0x40014800
 8002390:	40001800 	.word	0x40001800
 8002394:	40001c00 	.word	0x40001c00
 8002398:	40002000 	.word	0x40002000

0800239c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800239c:	b480      	push	{r7}
 800239e:	b087      	sub	sp, #28
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
 80023a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	6a1b      	ldr	r3, [r3, #32]
 80023aa:	f023 0201 	bic.w	r2, r3, #1
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	6a1b      	ldr	r3, [r3, #32]
 80023b6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	685b      	ldr	r3, [r3, #4]
 80023bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	699b      	ldr	r3, [r3, #24]
 80023c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80023ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	f023 0303 	bic.w	r3, r3, #3
 80023d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80023d4:	683b      	ldr	r3, [r7, #0]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	68fa      	ldr	r2, [r7, #12]
 80023da:	4313      	orrs	r3, r2
 80023dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80023de:	697b      	ldr	r3, [r7, #20]
 80023e0:	f023 0302 	bic.w	r3, r3, #2
 80023e4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80023e6:	683b      	ldr	r3, [r7, #0]
 80023e8:	689b      	ldr	r3, [r3, #8]
 80023ea:	697a      	ldr	r2, [r7, #20]
 80023ec:	4313      	orrs	r3, r2
 80023ee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	4a20      	ldr	r2, [pc, #128]	; (8002474 <TIM_OC1_SetConfig+0xd8>)
 80023f4:	4293      	cmp	r3, r2
 80023f6:	d003      	beq.n	8002400 <TIM_OC1_SetConfig+0x64>
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	4a1f      	ldr	r2, [pc, #124]	; (8002478 <TIM_OC1_SetConfig+0xdc>)
 80023fc:	4293      	cmp	r3, r2
 80023fe:	d10c      	bne.n	800241a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002400:	697b      	ldr	r3, [r7, #20]
 8002402:	f023 0308 	bic.w	r3, r3, #8
 8002406:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002408:	683b      	ldr	r3, [r7, #0]
 800240a:	68db      	ldr	r3, [r3, #12]
 800240c:	697a      	ldr	r2, [r7, #20]
 800240e:	4313      	orrs	r3, r2
 8002410:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002412:	697b      	ldr	r3, [r7, #20]
 8002414:	f023 0304 	bic.w	r3, r3, #4
 8002418:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	4a15      	ldr	r2, [pc, #84]	; (8002474 <TIM_OC1_SetConfig+0xd8>)
 800241e:	4293      	cmp	r3, r2
 8002420:	d003      	beq.n	800242a <TIM_OC1_SetConfig+0x8e>
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	4a14      	ldr	r2, [pc, #80]	; (8002478 <TIM_OC1_SetConfig+0xdc>)
 8002426:	4293      	cmp	r3, r2
 8002428:	d111      	bne.n	800244e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800242a:	693b      	ldr	r3, [r7, #16]
 800242c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002430:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002432:	693b      	ldr	r3, [r7, #16]
 8002434:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002438:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800243a:	683b      	ldr	r3, [r7, #0]
 800243c:	695b      	ldr	r3, [r3, #20]
 800243e:	693a      	ldr	r2, [r7, #16]
 8002440:	4313      	orrs	r3, r2
 8002442:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002444:	683b      	ldr	r3, [r7, #0]
 8002446:	699b      	ldr	r3, [r3, #24]
 8002448:	693a      	ldr	r2, [r7, #16]
 800244a:	4313      	orrs	r3, r2
 800244c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	693a      	ldr	r2, [r7, #16]
 8002452:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	68fa      	ldr	r2, [r7, #12]
 8002458:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800245a:	683b      	ldr	r3, [r7, #0]
 800245c:	685a      	ldr	r2, [r3, #4]
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	697a      	ldr	r2, [r7, #20]
 8002466:	621a      	str	r2, [r3, #32]
}
 8002468:	bf00      	nop
 800246a:	371c      	adds	r7, #28
 800246c:	46bd      	mov	sp, r7
 800246e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002472:	4770      	bx	lr
 8002474:	40010000 	.word	0x40010000
 8002478:	40010400 	.word	0x40010400

0800247c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800247c:	b480      	push	{r7}
 800247e:	b087      	sub	sp, #28
 8002480:	af00      	add	r7, sp, #0
 8002482:	6078      	str	r0, [r7, #4]
 8002484:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	6a1b      	ldr	r3, [r3, #32]
 800248a:	f023 0210 	bic.w	r2, r3, #16
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	6a1b      	ldr	r3, [r3, #32]
 8002496:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	685b      	ldr	r3, [r3, #4]
 800249c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	699b      	ldr	r3, [r3, #24]
 80024a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80024aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80024b2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80024b4:	683b      	ldr	r3, [r7, #0]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	021b      	lsls	r3, r3, #8
 80024ba:	68fa      	ldr	r2, [r7, #12]
 80024bc:	4313      	orrs	r3, r2
 80024be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80024c0:	697b      	ldr	r3, [r7, #20]
 80024c2:	f023 0320 	bic.w	r3, r3, #32
 80024c6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80024c8:	683b      	ldr	r3, [r7, #0]
 80024ca:	689b      	ldr	r3, [r3, #8]
 80024cc:	011b      	lsls	r3, r3, #4
 80024ce:	697a      	ldr	r2, [r7, #20]
 80024d0:	4313      	orrs	r3, r2
 80024d2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	4a22      	ldr	r2, [pc, #136]	; (8002560 <TIM_OC2_SetConfig+0xe4>)
 80024d8:	4293      	cmp	r3, r2
 80024da:	d003      	beq.n	80024e4 <TIM_OC2_SetConfig+0x68>
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	4a21      	ldr	r2, [pc, #132]	; (8002564 <TIM_OC2_SetConfig+0xe8>)
 80024e0:	4293      	cmp	r3, r2
 80024e2:	d10d      	bne.n	8002500 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80024e4:	697b      	ldr	r3, [r7, #20]
 80024e6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80024ea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80024ec:	683b      	ldr	r3, [r7, #0]
 80024ee:	68db      	ldr	r3, [r3, #12]
 80024f0:	011b      	lsls	r3, r3, #4
 80024f2:	697a      	ldr	r2, [r7, #20]
 80024f4:	4313      	orrs	r3, r2
 80024f6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80024f8:	697b      	ldr	r3, [r7, #20]
 80024fa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80024fe:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	4a17      	ldr	r2, [pc, #92]	; (8002560 <TIM_OC2_SetConfig+0xe4>)
 8002504:	4293      	cmp	r3, r2
 8002506:	d003      	beq.n	8002510 <TIM_OC2_SetConfig+0x94>
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	4a16      	ldr	r2, [pc, #88]	; (8002564 <TIM_OC2_SetConfig+0xe8>)
 800250c:	4293      	cmp	r3, r2
 800250e:	d113      	bne.n	8002538 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002510:	693b      	ldr	r3, [r7, #16]
 8002512:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002516:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002518:	693b      	ldr	r3, [r7, #16]
 800251a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800251e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002520:	683b      	ldr	r3, [r7, #0]
 8002522:	695b      	ldr	r3, [r3, #20]
 8002524:	009b      	lsls	r3, r3, #2
 8002526:	693a      	ldr	r2, [r7, #16]
 8002528:	4313      	orrs	r3, r2
 800252a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800252c:	683b      	ldr	r3, [r7, #0]
 800252e:	699b      	ldr	r3, [r3, #24]
 8002530:	009b      	lsls	r3, r3, #2
 8002532:	693a      	ldr	r2, [r7, #16]
 8002534:	4313      	orrs	r3, r2
 8002536:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	693a      	ldr	r2, [r7, #16]
 800253c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	68fa      	ldr	r2, [r7, #12]
 8002542:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002544:	683b      	ldr	r3, [r7, #0]
 8002546:	685a      	ldr	r2, [r3, #4]
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	697a      	ldr	r2, [r7, #20]
 8002550:	621a      	str	r2, [r3, #32]
}
 8002552:	bf00      	nop
 8002554:	371c      	adds	r7, #28
 8002556:	46bd      	mov	sp, r7
 8002558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255c:	4770      	bx	lr
 800255e:	bf00      	nop
 8002560:	40010000 	.word	0x40010000
 8002564:	40010400 	.word	0x40010400

08002568 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002568:	b480      	push	{r7}
 800256a:	b087      	sub	sp, #28
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
 8002570:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	6a1b      	ldr	r3, [r3, #32]
 8002576:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	6a1b      	ldr	r3, [r3, #32]
 8002582:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	685b      	ldr	r3, [r3, #4]
 8002588:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	69db      	ldr	r3, [r3, #28]
 800258e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002596:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	f023 0303 	bic.w	r3, r3, #3
 800259e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80025a0:	683b      	ldr	r3, [r7, #0]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	68fa      	ldr	r2, [r7, #12]
 80025a6:	4313      	orrs	r3, r2
 80025a8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80025aa:	697b      	ldr	r3, [r7, #20]
 80025ac:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80025b0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80025b2:	683b      	ldr	r3, [r7, #0]
 80025b4:	689b      	ldr	r3, [r3, #8]
 80025b6:	021b      	lsls	r3, r3, #8
 80025b8:	697a      	ldr	r2, [r7, #20]
 80025ba:	4313      	orrs	r3, r2
 80025bc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	4a21      	ldr	r2, [pc, #132]	; (8002648 <TIM_OC3_SetConfig+0xe0>)
 80025c2:	4293      	cmp	r3, r2
 80025c4:	d003      	beq.n	80025ce <TIM_OC3_SetConfig+0x66>
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	4a20      	ldr	r2, [pc, #128]	; (800264c <TIM_OC3_SetConfig+0xe4>)
 80025ca:	4293      	cmp	r3, r2
 80025cc:	d10d      	bne.n	80025ea <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80025ce:	697b      	ldr	r3, [r7, #20]
 80025d0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80025d4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80025d6:	683b      	ldr	r3, [r7, #0]
 80025d8:	68db      	ldr	r3, [r3, #12]
 80025da:	021b      	lsls	r3, r3, #8
 80025dc:	697a      	ldr	r2, [r7, #20]
 80025de:	4313      	orrs	r3, r2
 80025e0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80025e2:	697b      	ldr	r3, [r7, #20]
 80025e4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80025e8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	4a16      	ldr	r2, [pc, #88]	; (8002648 <TIM_OC3_SetConfig+0xe0>)
 80025ee:	4293      	cmp	r3, r2
 80025f0:	d003      	beq.n	80025fa <TIM_OC3_SetConfig+0x92>
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	4a15      	ldr	r2, [pc, #84]	; (800264c <TIM_OC3_SetConfig+0xe4>)
 80025f6:	4293      	cmp	r3, r2
 80025f8:	d113      	bne.n	8002622 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80025fa:	693b      	ldr	r3, [r7, #16]
 80025fc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002600:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002602:	693b      	ldr	r3, [r7, #16]
 8002604:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002608:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800260a:	683b      	ldr	r3, [r7, #0]
 800260c:	695b      	ldr	r3, [r3, #20]
 800260e:	011b      	lsls	r3, r3, #4
 8002610:	693a      	ldr	r2, [r7, #16]
 8002612:	4313      	orrs	r3, r2
 8002614:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002616:	683b      	ldr	r3, [r7, #0]
 8002618:	699b      	ldr	r3, [r3, #24]
 800261a:	011b      	lsls	r3, r3, #4
 800261c:	693a      	ldr	r2, [r7, #16]
 800261e:	4313      	orrs	r3, r2
 8002620:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	693a      	ldr	r2, [r7, #16]
 8002626:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	68fa      	ldr	r2, [r7, #12]
 800262c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800262e:	683b      	ldr	r3, [r7, #0]
 8002630:	685a      	ldr	r2, [r3, #4]
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	697a      	ldr	r2, [r7, #20]
 800263a:	621a      	str	r2, [r3, #32]
}
 800263c:	bf00      	nop
 800263e:	371c      	adds	r7, #28
 8002640:	46bd      	mov	sp, r7
 8002642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002646:	4770      	bx	lr
 8002648:	40010000 	.word	0x40010000
 800264c:	40010400 	.word	0x40010400

08002650 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002650:	b480      	push	{r7}
 8002652:	b087      	sub	sp, #28
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
 8002658:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	6a1b      	ldr	r3, [r3, #32]
 800265e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	6a1b      	ldr	r3, [r3, #32]
 800266a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	685b      	ldr	r3, [r3, #4]
 8002670:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	69db      	ldr	r3, [r3, #28]
 8002676:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800267e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002686:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002688:	683b      	ldr	r3, [r7, #0]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	021b      	lsls	r3, r3, #8
 800268e:	68fa      	ldr	r2, [r7, #12]
 8002690:	4313      	orrs	r3, r2
 8002692:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002694:	693b      	ldr	r3, [r7, #16]
 8002696:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800269a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800269c:	683b      	ldr	r3, [r7, #0]
 800269e:	689b      	ldr	r3, [r3, #8]
 80026a0:	031b      	lsls	r3, r3, #12
 80026a2:	693a      	ldr	r2, [r7, #16]
 80026a4:	4313      	orrs	r3, r2
 80026a6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	4a12      	ldr	r2, [pc, #72]	; (80026f4 <TIM_OC4_SetConfig+0xa4>)
 80026ac:	4293      	cmp	r3, r2
 80026ae:	d003      	beq.n	80026b8 <TIM_OC4_SetConfig+0x68>
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	4a11      	ldr	r2, [pc, #68]	; (80026f8 <TIM_OC4_SetConfig+0xa8>)
 80026b4:	4293      	cmp	r3, r2
 80026b6:	d109      	bne.n	80026cc <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80026b8:	697b      	ldr	r3, [r7, #20]
 80026ba:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80026be:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80026c0:	683b      	ldr	r3, [r7, #0]
 80026c2:	695b      	ldr	r3, [r3, #20]
 80026c4:	019b      	lsls	r3, r3, #6
 80026c6:	697a      	ldr	r2, [r7, #20]
 80026c8:	4313      	orrs	r3, r2
 80026ca:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	697a      	ldr	r2, [r7, #20]
 80026d0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	68fa      	ldr	r2, [r7, #12]
 80026d6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80026d8:	683b      	ldr	r3, [r7, #0]
 80026da:	685a      	ldr	r2, [r3, #4]
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	693a      	ldr	r2, [r7, #16]
 80026e4:	621a      	str	r2, [r3, #32]
}
 80026e6:	bf00      	nop
 80026e8:	371c      	adds	r7, #28
 80026ea:	46bd      	mov	sp, r7
 80026ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f0:	4770      	bx	lr
 80026f2:	bf00      	nop
 80026f4:	40010000 	.word	0x40010000
 80026f8:	40010400 	.word	0x40010400

080026fc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80026fc:	b480      	push	{r7}
 80026fe:	b087      	sub	sp, #28
 8002700:	af00      	add	r7, sp, #0
 8002702:	60f8      	str	r0, [r7, #12]
 8002704:	60b9      	str	r1, [r7, #8]
 8002706:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002708:	68bb      	ldr	r3, [r7, #8]
 800270a:	f003 031f 	and.w	r3, r3, #31
 800270e:	2201      	movs	r2, #1
 8002710:	fa02 f303 	lsl.w	r3, r2, r3
 8002714:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	6a1a      	ldr	r2, [r3, #32]
 800271a:	697b      	ldr	r3, [r7, #20]
 800271c:	43db      	mvns	r3, r3
 800271e:	401a      	ands	r2, r3
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	6a1a      	ldr	r2, [r3, #32]
 8002728:	68bb      	ldr	r3, [r7, #8]
 800272a:	f003 031f 	and.w	r3, r3, #31
 800272e:	6879      	ldr	r1, [r7, #4]
 8002730:	fa01 f303 	lsl.w	r3, r1, r3
 8002734:	431a      	orrs	r2, r3
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	621a      	str	r2, [r3, #32]
}
 800273a:	bf00      	nop
 800273c:	371c      	adds	r7, #28
 800273e:	46bd      	mov	sp, r7
 8002740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002744:	4770      	bx	lr

08002746 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002746:	b480      	push	{r7}
 8002748:	b083      	sub	sp, #12
 800274a:	af00      	add	r7, sp, #0
 800274c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800274e:	bf00      	nop
 8002750:	370c      	adds	r7, #12
 8002752:	46bd      	mov	sp, r7
 8002754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002758:	4770      	bx	lr

0800275a <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800275a:	b480      	push	{r7}
 800275c:	b083      	sub	sp, #12
 800275e:	af00      	add	r7, sp, #0
 8002760:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002762:	bf00      	nop
 8002764:	370c      	adds	r7, #12
 8002766:	46bd      	mov	sp, r7
 8002768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800276c:	4770      	bx	lr

0800276e <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800276e:	b580      	push	{r7, lr}
 8002770:	b082      	sub	sp, #8
 8002772:	af00      	add	r7, sp, #0
 8002774:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	2b00      	cmp	r3, #0
 800277a:	d101      	bne.n	8002780 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800277c:	2301      	movs	r3, #1
 800277e:	e03f      	b.n	8002800 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002786:	b2db      	uxtb	r3, r3
 8002788:	2b00      	cmp	r3, #0
 800278a:	d106      	bne.n	800279a <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	2200      	movs	r2, #0
 8002790:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002794:	6878      	ldr	r0, [r7, #4]
 8002796:	f000 fdc5 	bl	8003324 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	2224      	movs	r2, #36	; 0x24
 800279e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	68da      	ldr	r2, [r3, #12]
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80027b0:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80027b2:	6878      	ldr	r0, [r7, #4]
 80027b4:	f000 f828 	bl	8002808 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	691a      	ldr	r2, [r3, #16]
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80027c6:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	695a      	ldr	r2, [r3, #20]
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80027d6:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	68da      	ldr	r2, [r3, #12]
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80027e6:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	2200      	movs	r2, #0
 80027ec:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	2220      	movs	r2, #32
 80027f2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	2220      	movs	r2, #32
 80027fa:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80027fe:	2300      	movs	r3, #0
}
 8002800:	4618      	mov	r0, r3
 8002802:	3708      	adds	r7, #8
 8002804:	46bd      	mov	sp, r7
 8002806:	bd80      	pop	{r7, pc}

08002808 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002808:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800280c:	b085      	sub	sp, #20
 800280e:	af00      	add	r7, sp, #0
 8002810:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	691b      	ldr	r3, [r3, #16]
 8002818:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	68da      	ldr	r2, [r3, #12]
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	430a      	orrs	r2, r1
 8002826:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	689a      	ldr	r2, [r3, #8]
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	691b      	ldr	r3, [r3, #16]
 8002830:	431a      	orrs	r2, r3
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	695b      	ldr	r3, [r3, #20]
 8002836:	431a      	orrs	r2, r3
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	69db      	ldr	r3, [r3, #28]
 800283c:	4313      	orrs	r3, r2
 800283e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	68db      	ldr	r3, [r3, #12]
 8002846:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800284a:	f023 030c 	bic.w	r3, r3, #12
 800284e:	687a      	ldr	r2, [r7, #4]
 8002850:	6812      	ldr	r2, [r2, #0]
 8002852:	68f9      	ldr	r1, [r7, #12]
 8002854:	430b      	orrs	r3, r1
 8002856:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	695b      	ldr	r3, [r3, #20]
 800285e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	699a      	ldr	r2, [r3, #24]
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	430a      	orrs	r2, r1
 800286c:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	69db      	ldr	r3, [r3, #28]
 8002872:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002876:	f040 818b 	bne.w	8002b90 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	4ac1      	ldr	r2, [pc, #772]	; (8002b84 <UART_SetConfig+0x37c>)
 8002880:	4293      	cmp	r3, r2
 8002882:	d005      	beq.n	8002890 <UART_SetConfig+0x88>
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	4abf      	ldr	r2, [pc, #764]	; (8002b88 <UART_SetConfig+0x380>)
 800288a:	4293      	cmp	r3, r2
 800288c:	f040 80bd 	bne.w	8002a0a <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002890:	f7ff fa4c 	bl	8001d2c <HAL_RCC_GetPCLK2Freq>
 8002894:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002896:	68bb      	ldr	r3, [r7, #8]
 8002898:	461d      	mov	r5, r3
 800289a:	f04f 0600 	mov.w	r6, #0
 800289e:	46a8      	mov	r8, r5
 80028a0:	46b1      	mov	r9, r6
 80028a2:	eb18 0308 	adds.w	r3, r8, r8
 80028a6:	eb49 0409 	adc.w	r4, r9, r9
 80028aa:	4698      	mov	r8, r3
 80028ac:	46a1      	mov	r9, r4
 80028ae:	eb18 0805 	adds.w	r8, r8, r5
 80028b2:	eb49 0906 	adc.w	r9, r9, r6
 80028b6:	f04f 0100 	mov.w	r1, #0
 80028ba:	f04f 0200 	mov.w	r2, #0
 80028be:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80028c2:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80028c6:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80028ca:	4688      	mov	r8, r1
 80028cc:	4691      	mov	r9, r2
 80028ce:	eb18 0005 	adds.w	r0, r8, r5
 80028d2:	eb49 0106 	adc.w	r1, r9, r6
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	685b      	ldr	r3, [r3, #4]
 80028da:	461d      	mov	r5, r3
 80028dc:	f04f 0600 	mov.w	r6, #0
 80028e0:	196b      	adds	r3, r5, r5
 80028e2:	eb46 0406 	adc.w	r4, r6, r6
 80028e6:	461a      	mov	r2, r3
 80028e8:	4623      	mov	r3, r4
 80028ea:	f7fe f909 	bl	8000b00 <__aeabi_uldivmod>
 80028ee:	4603      	mov	r3, r0
 80028f0:	460c      	mov	r4, r1
 80028f2:	461a      	mov	r2, r3
 80028f4:	4ba5      	ldr	r3, [pc, #660]	; (8002b8c <UART_SetConfig+0x384>)
 80028f6:	fba3 2302 	umull	r2, r3, r3, r2
 80028fa:	095b      	lsrs	r3, r3, #5
 80028fc:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002900:	68bb      	ldr	r3, [r7, #8]
 8002902:	461d      	mov	r5, r3
 8002904:	f04f 0600 	mov.w	r6, #0
 8002908:	46a9      	mov	r9, r5
 800290a:	46b2      	mov	sl, r6
 800290c:	eb19 0309 	adds.w	r3, r9, r9
 8002910:	eb4a 040a 	adc.w	r4, sl, sl
 8002914:	4699      	mov	r9, r3
 8002916:	46a2      	mov	sl, r4
 8002918:	eb19 0905 	adds.w	r9, r9, r5
 800291c:	eb4a 0a06 	adc.w	sl, sl, r6
 8002920:	f04f 0100 	mov.w	r1, #0
 8002924:	f04f 0200 	mov.w	r2, #0
 8002928:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800292c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002930:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002934:	4689      	mov	r9, r1
 8002936:	4692      	mov	sl, r2
 8002938:	eb19 0005 	adds.w	r0, r9, r5
 800293c:	eb4a 0106 	adc.w	r1, sl, r6
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	685b      	ldr	r3, [r3, #4]
 8002944:	461d      	mov	r5, r3
 8002946:	f04f 0600 	mov.w	r6, #0
 800294a:	196b      	adds	r3, r5, r5
 800294c:	eb46 0406 	adc.w	r4, r6, r6
 8002950:	461a      	mov	r2, r3
 8002952:	4623      	mov	r3, r4
 8002954:	f7fe f8d4 	bl	8000b00 <__aeabi_uldivmod>
 8002958:	4603      	mov	r3, r0
 800295a:	460c      	mov	r4, r1
 800295c:	461a      	mov	r2, r3
 800295e:	4b8b      	ldr	r3, [pc, #556]	; (8002b8c <UART_SetConfig+0x384>)
 8002960:	fba3 1302 	umull	r1, r3, r3, r2
 8002964:	095b      	lsrs	r3, r3, #5
 8002966:	2164      	movs	r1, #100	; 0x64
 8002968:	fb01 f303 	mul.w	r3, r1, r3
 800296c:	1ad3      	subs	r3, r2, r3
 800296e:	00db      	lsls	r3, r3, #3
 8002970:	3332      	adds	r3, #50	; 0x32
 8002972:	4a86      	ldr	r2, [pc, #536]	; (8002b8c <UART_SetConfig+0x384>)
 8002974:	fba2 2303 	umull	r2, r3, r2, r3
 8002978:	095b      	lsrs	r3, r3, #5
 800297a:	005b      	lsls	r3, r3, #1
 800297c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002980:	4498      	add	r8, r3
 8002982:	68bb      	ldr	r3, [r7, #8]
 8002984:	461d      	mov	r5, r3
 8002986:	f04f 0600 	mov.w	r6, #0
 800298a:	46a9      	mov	r9, r5
 800298c:	46b2      	mov	sl, r6
 800298e:	eb19 0309 	adds.w	r3, r9, r9
 8002992:	eb4a 040a 	adc.w	r4, sl, sl
 8002996:	4699      	mov	r9, r3
 8002998:	46a2      	mov	sl, r4
 800299a:	eb19 0905 	adds.w	r9, r9, r5
 800299e:	eb4a 0a06 	adc.w	sl, sl, r6
 80029a2:	f04f 0100 	mov.w	r1, #0
 80029a6:	f04f 0200 	mov.w	r2, #0
 80029aa:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80029ae:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80029b2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80029b6:	4689      	mov	r9, r1
 80029b8:	4692      	mov	sl, r2
 80029ba:	eb19 0005 	adds.w	r0, r9, r5
 80029be:	eb4a 0106 	adc.w	r1, sl, r6
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	685b      	ldr	r3, [r3, #4]
 80029c6:	461d      	mov	r5, r3
 80029c8:	f04f 0600 	mov.w	r6, #0
 80029cc:	196b      	adds	r3, r5, r5
 80029ce:	eb46 0406 	adc.w	r4, r6, r6
 80029d2:	461a      	mov	r2, r3
 80029d4:	4623      	mov	r3, r4
 80029d6:	f7fe f893 	bl	8000b00 <__aeabi_uldivmod>
 80029da:	4603      	mov	r3, r0
 80029dc:	460c      	mov	r4, r1
 80029de:	461a      	mov	r2, r3
 80029e0:	4b6a      	ldr	r3, [pc, #424]	; (8002b8c <UART_SetConfig+0x384>)
 80029e2:	fba3 1302 	umull	r1, r3, r3, r2
 80029e6:	095b      	lsrs	r3, r3, #5
 80029e8:	2164      	movs	r1, #100	; 0x64
 80029ea:	fb01 f303 	mul.w	r3, r1, r3
 80029ee:	1ad3      	subs	r3, r2, r3
 80029f0:	00db      	lsls	r3, r3, #3
 80029f2:	3332      	adds	r3, #50	; 0x32
 80029f4:	4a65      	ldr	r2, [pc, #404]	; (8002b8c <UART_SetConfig+0x384>)
 80029f6:	fba2 2303 	umull	r2, r3, r2, r3
 80029fa:	095b      	lsrs	r3, r3, #5
 80029fc:	f003 0207 	and.w	r2, r3, #7
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	4442      	add	r2, r8
 8002a06:	609a      	str	r2, [r3, #8]
 8002a08:	e26f      	b.n	8002eea <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002a0a:	f7ff f97b 	bl	8001d04 <HAL_RCC_GetPCLK1Freq>
 8002a0e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002a10:	68bb      	ldr	r3, [r7, #8]
 8002a12:	461d      	mov	r5, r3
 8002a14:	f04f 0600 	mov.w	r6, #0
 8002a18:	46a8      	mov	r8, r5
 8002a1a:	46b1      	mov	r9, r6
 8002a1c:	eb18 0308 	adds.w	r3, r8, r8
 8002a20:	eb49 0409 	adc.w	r4, r9, r9
 8002a24:	4698      	mov	r8, r3
 8002a26:	46a1      	mov	r9, r4
 8002a28:	eb18 0805 	adds.w	r8, r8, r5
 8002a2c:	eb49 0906 	adc.w	r9, r9, r6
 8002a30:	f04f 0100 	mov.w	r1, #0
 8002a34:	f04f 0200 	mov.w	r2, #0
 8002a38:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8002a3c:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8002a40:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8002a44:	4688      	mov	r8, r1
 8002a46:	4691      	mov	r9, r2
 8002a48:	eb18 0005 	adds.w	r0, r8, r5
 8002a4c:	eb49 0106 	adc.w	r1, r9, r6
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	685b      	ldr	r3, [r3, #4]
 8002a54:	461d      	mov	r5, r3
 8002a56:	f04f 0600 	mov.w	r6, #0
 8002a5a:	196b      	adds	r3, r5, r5
 8002a5c:	eb46 0406 	adc.w	r4, r6, r6
 8002a60:	461a      	mov	r2, r3
 8002a62:	4623      	mov	r3, r4
 8002a64:	f7fe f84c 	bl	8000b00 <__aeabi_uldivmod>
 8002a68:	4603      	mov	r3, r0
 8002a6a:	460c      	mov	r4, r1
 8002a6c:	461a      	mov	r2, r3
 8002a6e:	4b47      	ldr	r3, [pc, #284]	; (8002b8c <UART_SetConfig+0x384>)
 8002a70:	fba3 2302 	umull	r2, r3, r3, r2
 8002a74:	095b      	lsrs	r3, r3, #5
 8002a76:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002a7a:	68bb      	ldr	r3, [r7, #8]
 8002a7c:	461d      	mov	r5, r3
 8002a7e:	f04f 0600 	mov.w	r6, #0
 8002a82:	46a9      	mov	r9, r5
 8002a84:	46b2      	mov	sl, r6
 8002a86:	eb19 0309 	adds.w	r3, r9, r9
 8002a8a:	eb4a 040a 	adc.w	r4, sl, sl
 8002a8e:	4699      	mov	r9, r3
 8002a90:	46a2      	mov	sl, r4
 8002a92:	eb19 0905 	adds.w	r9, r9, r5
 8002a96:	eb4a 0a06 	adc.w	sl, sl, r6
 8002a9a:	f04f 0100 	mov.w	r1, #0
 8002a9e:	f04f 0200 	mov.w	r2, #0
 8002aa2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002aa6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002aaa:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002aae:	4689      	mov	r9, r1
 8002ab0:	4692      	mov	sl, r2
 8002ab2:	eb19 0005 	adds.w	r0, r9, r5
 8002ab6:	eb4a 0106 	adc.w	r1, sl, r6
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	685b      	ldr	r3, [r3, #4]
 8002abe:	461d      	mov	r5, r3
 8002ac0:	f04f 0600 	mov.w	r6, #0
 8002ac4:	196b      	adds	r3, r5, r5
 8002ac6:	eb46 0406 	adc.w	r4, r6, r6
 8002aca:	461a      	mov	r2, r3
 8002acc:	4623      	mov	r3, r4
 8002ace:	f7fe f817 	bl	8000b00 <__aeabi_uldivmod>
 8002ad2:	4603      	mov	r3, r0
 8002ad4:	460c      	mov	r4, r1
 8002ad6:	461a      	mov	r2, r3
 8002ad8:	4b2c      	ldr	r3, [pc, #176]	; (8002b8c <UART_SetConfig+0x384>)
 8002ada:	fba3 1302 	umull	r1, r3, r3, r2
 8002ade:	095b      	lsrs	r3, r3, #5
 8002ae0:	2164      	movs	r1, #100	; 0x64
 8002ae2:	fb01 f303 	mul.w	r3, r1, r3
 8002ae6:	1ad3      	subs	r3, r2, r3
 8002ae8:	00db      	lsls	r3, r3, #3
 8002aea:	3332      	adds	r3, #50	; 0x32
 8002aec:	4a27      	ldr	r2, [pc, #156]	; (8002b8c <UART_SetConfig+0x384>)
 8002aee:	fba2 2303 	umull	r2, r3, r2, r3
 8002af2:	095b      	lsrs	r3, r3, #5
 8002af4:	005b      	lsls	r3, r3, #1
 8002af6:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002afa:	4498      	add	r8, r3
 8002afc:	68bb      	ldr	r3, [r7, #8]
 8002afe:	461d      	mov	r5, r3
 8002b00:	f04f 0600 	mov.w	r6, #0
 8002b04:	46a9      	mov	r9, r5
 8002b06:	46b2      	mov	sl, r6
 8002b08:	eb19 0309 	adds.w	r3, r9, r9
 8002b0c:	eb4a 040a 	adc.w	r4, sl, sl
 8002b10:	4699      	mov	r9, r3
 8002b12:	46a2      	mov	sl, r4
 8002b14:	eb19 0905 	adds.w	r9, r9, r5
 8002b18:	eb4a 0a06 	adc.w	sl, sl, r6
 8002b1c:	f04f 0100 	mov.w	r1, #0
 8002b20:	f04f 0200 	mov.w	r2, #0
 8002b24:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002b28:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002b2c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002b30:	4689      	mov	r9, r1
 8002b32:	4692      	mov	sl, r2
 8002b34:	eb19 0005 	adds.w	r0, r9, r5
 8002b38:	eb4a 0106 	adc.w	r1, sl, r6
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	685b      	ldr	r3, [r3, #4]
 8002b40:	461d      	mov	r5, r3
 8002b42:	f04f 0600 	mov.w	r6, #0
 8002b46:	196b      	adds	r3, r5, r5
 8002b48:	eb46 0406 	adc.w	r4, r6, r6
 8002b4c:	461a      	mov	r2, r3
 8002b4e:	4623      	mov	r3, r4
 8002b50:	f7fd ffd6 	bl	8000b00 <__aeabi_uldivmod>
 8002b54:	4603      	mov	r3, r0
 8002b56:	460c      	mov	r4, r1
 8002b58:	461a      	mov	r2, r3
 8002b5a:	4b0c      	ldr	r3, [pc, #48]	; (8002b8c <UART_SetConfig+0x384>)
 8002b5c:	fba3 1302 	umull	r1, r3, r3, r2
 8002b60:	095b      	lsrs	r3, r3, #5
 8002b62:	2164      	movs	r1, #100	; 0x64
 8002b64:	fb01 f303 	mul.w	r3, r1, r3
 8002b68:	1ad3      	subs	r3, r2, r3
 8002b6a:	00db      	lsls	r3, r3, #3
 8002b6c:	3332      	adds	r3, #50	; 0x32
 8002b6e:	4a07      	ldr	r2, [pc, #28]	; (8002b8c <UART_SetConfig+0x384>)
 8002b70:	fba2 2303 	umull	r2, r3, r2, r3
 8002b74:	095b      	lsrs	r3, r3, #5
 8002b76:	f003 0207 	and.w	r2, r3, #7
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	4442      	add	r2, r8
 8002b80:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8002b82:	e1b2      	b.n	8002eea <UART_SetConfig+0x6e2>
 8002b84:	40011000 	.word	0x40011000
 8002b88:	40011400 	.word	0x40011400
 8002b8c:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	4ad7      	ldr	r2, [pc, #860]	; (8002ef4 <UART_SetConfig+0x6ec>)
 8002b96:	4293      	cmp	r3, r2
 8002b98:	d005      	beq.n	8002ba6 <UART_SetConfig+0x39e>
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	4ad6      	ldr	r2, [pc, #856]	; (8002ef8 <UART_SetConfig+0x6f0>)
 8002ba0:	4293      	cmp	r3, r2
 8002ba2:	f040 80d1 	bne.w	8002d48 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8002ba6:	f7ff f8c1 	bl	8001d2c <HAL_RCC_GetPCLK2Freq>
 8002baa:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002bac:	68bb      	ldr	r3, [r7, #8]
 8002bae:	469a      	mov	sl, r3
 8002bb0:	f04f 0b00 	mov.w	fp, #0
 8002bb4:	46d0      	mov	r8, sl
 8002bb6:	46d9      	mov	r9, fp
 8002bb8:	eb18 0308 	adds.w	r3, r8, r8
 8002bbc:	eb49 0409 	adc.w	r4, r9, r9
 8002bc0:	4698      	mov	r8, r3
 8002bc2:	46a1      	mov	r9, r4
 8002bc4:	eb18 080a 	adds.w	r8, r8, sl
 8002bc8:	eb49 090b 	adc.w	r9, r9, fp
 8002bcc:	f04f 0100 	mov.w	r1, #0
 8002bd0:	f04f 0200 	mov.w	r2, #0
 8002bd4:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8002bd8:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8002bdc:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8002be0:	4688      	mov	r8, r1
 8002be2:	4691      	mov	r9, r2
 8002be4:	eb1a 0508 	adds.w	r5, sl, r8
 8002be8:	eb4b 0609 	adc.w	r6, fp, r9
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	685b      	ldr	r3, [r3, #4]
 8002bf0:	4619      	mov	r1, r3
 8002bf2:	f04f 0200 	mov.w	r2, #0
 8002bf6:	f04f 0300 	mov.w	r3, #0
 8002bfa:	f04f 0400 	mov.w	r4, #0
 8002bfe:	0094      	lsls	r4, r2, #2
 8002c00:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002c04:	008b      	lsls	r3, r1, #2
 8002c06:	461a      	mov	r2, r3
 8002c08:	4623      	mov	r3, r4
 8002c0a:	4628      	mov	r0, r5
 8002c0c:	4631      	mov	r1, r6
 8002c0e:	f7fd ff77 	bl	8000b00 <__aeabi_uldivmod>
 8002c12:	4603      	mov	r3, r0
 8002c14:	460c      	mov	r4, r1
 8002c16:	461a      	mov	r2, r3
 8002c18:	4bb8      	ldr	r3, [pc, #736]	; (8002efc <UART_SetConfig+0x6f4>)
 8002c1a:	fba3 2302 	umull	r2, r3, r3, r2
 8002c1e:	095b      	lsrs	r3, r3, #5
 8002c20:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002c24:	68bb      	ldr	r3, [r7, #8]
 8002c26:	469b      	mov	fp, r3
 8002c28:	f04f 0c00 	mov.w	ip, #0
 8002c2c:	46d9      	mov	r9, fp
 8002c2e:	46e2      	mov	sl, ip
 8002c30:	eb19 0309 	adds.w	r3, r9, r9
 8002c34:	eb4a 040a 	adc.w	r4, sl, sl
 8002c38:	4699      	mov	r9, r3
 8002c3a:	46a2      	mov	sl, r4
 8002c3c:	eb19 090b 	adds.w	r9, r9, fp
 8002c40:	eb4a 0a0c 	adc.w	sl, sl, ip
 8002c44:	f04f 0100 	mov.w	r1, #0
 8002c48:	f04f 0200 	mov.w	r2, #0
 8002c4c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002c50:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002c54:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002c58:	4689      	mov	r9, r1
 8002c5a:	4692      	mov	sl, r2
 8002c5c:	eb1b 0509 	adds.w	r5, fp, r9
 8002c60:	eb4c 060a 	adc.w	r6, ip, sl
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	685b      	ldr	r3, [r3, #4]
 8002c68:	4619      	mov	r1, r3
 8002c6a:	f04f 0200 	mov.w	r2, #0
 8002c6e:	f04f 0300 	mov.w	r3, #0
 8002c72:	f04f 0400 	mov.w	r4, #0
 8002c76:	0094      	lsls	r4, r2, #2
 8002c78:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002c7c:	008b      	lsls	r3, r1, #2
 8002c7e:	461a      	mov	r2, r3
 8002c80:	4623      	mov	r3, r4
 8002c82:	4628      	mov	r0, r5
 8002c84:	4631      	mov	r1, r6
 8002c86:	f7fd ff3b 	bl	8000b00 <__aeabi_uldivmod>
 8002c8a:	4603      	mov	r3, r0
 8002c8c:	460c      	mov	r4, r1
 8002c8e:	461a      	mov	r2, r3
 8002c90:	4b9a      	ldr	r3, [pc, #616]	; (8002efc <UART_SetConfig+0x6f4>)
 8002c92:	fba3 1302 	umull	r1, r3, r3, r2
 8002c96:	095b      	lsrs	r3, r3, #5
 8002c98:	2164      	movs	r1, #100	; 0x64
 8002c9a:	fb01 f303 	mul.w	r3, r1, r3
 8002c9e:	1ad3      	subs	r3, r2, r3
 8002ca0:	011b      	lsls	r3, r3, #4
 8002ca2:	3332      	adds	r3, #50	; 0x32
 8002ca4:	4a95      	ldr	r2, [pc, #596]	; (8002efc <UART_SetConfig+0x6f4>)
 8002ca6:	fba2 2303 	umull	r2, r3, r2, r3
 8002caa:	095b      	lsrs	r3, r3, #5
 8002cac:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002cb0:	4498      	add	r8, r3
 8002cb2:	68bb      	ldr	r3, [r7, #8]
 8002cb4:	469b      	mov	fp, r3
 8002cb6:	f04f 0c00 	mov.w	ip, #0
 8002cba:	46d9      	mov	r9, fp
 8002cbc:	46e2      	mov	sl, ip
 8002cbe:	eb19 0309 	adds.w	r3, r9, r9
 8002cc2:	eb4a 040a 	adc.w	r4, sl, sl
 8002cc6:	4699      	mov	r9, r3
 8002cc8:	46a2      	mov	sl, r4
 8002cca:	eb19 090b 	adds.w	r9, r9, fp
 8002cce:	eb4a 0a0c 	adc.w	sl, sl, ip
 8002cd2:	f04f 0100 	mov.w	r1, #0
 8002cd6:	f04f 0200 	mov.w	r2, #0
 8002cda:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002cde:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002ce2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002ce6:	4689      	mov	r9, r1
 8002ce8:	4692      	mov	sl, r2
 8002cea:	eb1b 0509 	adds.w	r5, fp, r9
 8002cee:	eb4c 060a 	adc.w	r6, ip, sl
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	685b      	ldr	r3, [r3, #4]
 8002cf6:	4619      	mov	r1, r3
 8002cf8:	f04f 0200 	mov.w	r2, #0
 8002cfc:	f04f 0300 	mov.w	r3, #0
 8002d00:	f04f 0400 	mov.w	r4, #0
 8002d04:	0094      	lsls	r4, r2, #2
 8002d06:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002d0a:	008b      	lsls	r3, r1, #2
 8002d0c:	461a      	mov	r2, r3
 8002d0e:	4623      	mov	r3, r4
 8002d10:	4628      	mov	r0, r5
 8002d12:	4631      	mov	r1, r6
 8002d14:	f7fd fef4 	bl	8000b00 <__aeabi_uldivmod>
 8002d18:	4603      	mov	r3, r0
 8002d1a:	460c      	mov	r4, r1
 8002d1c:	461a      	mov	r2, r3
 8002d1e:	4b77      	ldr	r3, [pc, #476]	; (8002efc <UART_SetConfig+0x6f4>)
 8002d20:	fba3 1302 	umull	r1, r3, r3, r2
 8002d24:	095b      	lsrs	r3, r3, #5
 8002d26:	2164      	movs	r1, #100	; 0x64
 8002d28:	fb01 f303 	mul.w	r3, r1, r3
 8002d2c:	1ad3      	subs	r3, r2, r3
 8002d2e:	011b      	lsls	r3, r3, #4
 8002d30:	3332      	adds	r3, #50	; 0x32
 8002d32:	4a72      	ldr	r2, [pc, #456]	; (8002efc <UART_SetConfig+0x6f4>)
 8002d34:	fba2 2303 	umull	r2, r3, r2, r3
 8002d38:	095b      	lsrs	r3, r3, #5
 8002d3a:	f003 020f 	and.w	r2, r3, #15
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	4442      	add	r2, r8
 8002d44:	609a      	str	r2, [r3, #8]
 8002d46:	e0d0      	b.n	8002eea <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8002d48:	f7fe ffdc 	bl	8001d04 <HAL_RCC_GetPCLK1Freq>
 8002d4c:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002d4e:	68bb      	ldr	r3, [r7, #8]
 8002d50:	469a      	mov	sl, r3
 8002d52:	f04f 0b00 	mov.w	fp, #0
 8002d56:	46d0      	mov	r8, sl
 8002d58:	46d9      	mov	r9, fp
 8002d5a:	eb18 0308 	adds.w	r3, r8, r8
 8002d5e:	eb49 0409 	adc.w	r4, r9, r9
 8002d62:	4698      	mov	r8, r3
 8002d64:	46a1      	mov	r9, r4
 8002d66:	eb18 080a 	adds.w	r8, r8, sl
 8002d6a:	eb49 090b 	adc.w	r9, r9, fp
 8002d6e:	f04f 0100 	mov.w	r1, #0
 8002d72:	f04f 0200 	mov.w	r2, #0
 8002d76:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8002d7a:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8002d7e:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8002d82:	4688      	mov	r8, r1
 8002d84:	4691      	mov	r9, r2
 8002d86:	eb1a 0508 	adds.w	r5, sl, r8
 8002d8a:	eb4b 0609 	adc.w	r6, fp, r9
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	685b      	ldr	r3, [r3, #4]
 8002d92:	4619      	mov	r1, r3
 8002d94:	f04f 0200 	mov.w	r2, #0
 8002d98:	f04f 0300 	mov.w	r3, #0
 8002d9c:	f04f 0400 	mov.w	r4, #0
 8002da0:	0094      	lsls	r4, r2, #2
 8002da2:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002da6:	008b      	lsls	r3, r1, #2
 8002da8:	461a      	mov	r2, r3
 8002daa:	4623      	mov	r3, r4
 8002dac:	4628      	mov	r0, r5
 8002dae:	4631      	mov	r1, r6
 8002db0:	f7fd fea6 	bl	8000b00 <__aeabi_uldivmod>
 8002db4:	4603      	mov	r3, r0
 8002db6:	460c      	mov	r4, r1
 8002db8:	461a      	mov	r2, r3
 8002dba:	4b50      	ldr	r3, [pc, #320]	; (8002efc <UART_SetConfig+0x6f4>)
 8002dbc:	fba3 2302 	umull	r2, r3, r3, r2
 8002dc0:	095b      	lsrs	r3, r3, #5
 8002dc2:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002dc6:	68bb      	ldr	r3, [r7, #8]
 8002dc8:	469b      	mov	fp, r3
 8002dca:	f04f 0c00 	mov.w	ip, #0
 8002dce:	46d9      	mov	r9, fp
 8002dd0:	46e2      	mov	sl, ip
 8002dd2:	eb19 0309 	adds.w	r3, r9, r9
 8002dd6:	eb4a 040a 	adc.w	r4, sl, sl
 8002dda:	4699      	mov	r9, r3
 8002ddc:	46a2      	mov	sl, r4
 8002dde:	eb19 090b 	adds.w	r9, r9, fp
 8002de2:	eb4a 0a0c 	adc.w	sl, sl, ip
 8002de6:	f04f 0100 	mov.w	r1, #0
 8002dea:	f04f 0200 	mov.w	r2, #0
 8002dee:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002df2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002df6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002dfa:	4689      	mov	r9, r1
 8002dfc:	4692      	mov	sl, r2
 8002dfe:	eb1b 0509 	adds.w	r5, fp, r9
 8002e02:	eb4c 060a 	adc.w	r6, ip, sl
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	685b      	ldr	r3, [r3, #4]
 8002e0a:	4619      	mov	r1, r3
 8002e0c:	f04f 0200 	mov.w	r2, #0
 8002e10:	f04f 0300 	mov.w	r3, #0
 8002e14:	f04f 0400 	mov.w	r4, #0
 8002e18:	0094      	lsls	r4, r2, #2
 8002e1a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002e1e:	008b      	lsls	r3, r1, #2
 8002e20:	461a      	mov	r2, r3
 8002e22:	4623      	mov	r3, r4
 8002e24:	4628      	mov	r0, r5
 8002e26:	4631      	mov	r1, r6
 8002e28:	f7fd fe6a 	bl	8000b00 <__aeabi_uldivmod>
 8002e2c:	4603      	mov	r3, r0
 8002e2e:	460c      	mov	r4, r1
 8002e30:	461a      	mov	r2, r3
 8002e32:	4b32      	ldr	r3, [pc, #200]	; (8002efc <UART_SetConfig+0x6f4>)
 8002e34:	fba3 1302 	umull	r1, r3, r3, r2
 8002e38:	095b      	lsrs	r3, r3, #5
 8002e3a:	2164      	movs	r1, #100	; 0x64
 8002e3c:	fb01 f303 	mul.w	r3, r1, r3
 8002e40:	1ad3      	subs	r3, r2, r3
 8002e42:	011b      	lsls	r3, r3, #4
 8002e44:	3332      	adds	r3, #50	; 0x32
 8002e46:	4a2d      	ldr	r2, [pc, #180]	; (8002efc <UART_SetConfig+0x6f4>)
 8002e48:	fba2 2303 	umull	r2, r3, r2, r3
 8002e4c:	095b      	lsrs	r3, r3, #5
 8002e4e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002e52:	4498      	add	r8, r3
 8002e54:	68bb      	ldr	r3, [r7, #8]
 8002e56:	469b      	mov	fp, r3
 8002e58:	f04f 0c00 	mov.w	ip, #0
 8002e5c:	46d9      	mov	r9, fp
 8002e5e:	46e2      	mov	sl, ip
 8002e60:	eb19 0309 	adds.w	r3, r9, r9
 8002e64:	eb4a 040a 	adc.w	r4, sl, sl
 8002e68:	4699      	mov	r9, r3
 8002e6a:	46a2      	mov	sl, r4
 8002e6c:	eb19 090b 	adds.w	r9, r9, fp
 8002e70:	eb4a 0a0c 	adc.w	sl, sl, ip
 8002e74:	f04f 0100 	mov.w	r1, #0
 8002e78:	f04f 0200 	mov.w	r2, #0
 8002e7c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002e80:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002e84:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002e88:	4689      	mov	r9, r1
 8002e8a:	4692      	mov	sl, r2
 8002e8c:	eb1b 0509 	adds.w	r5, fp, r9
 8002e90:	eb4c 060a 	adc.w	r6, ip, sl
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	685b      	ldr	r3, [r3, #4]
 8002e98:	4619      	mov	r1, r3
 8002e9a:	f04f 0200 	mov.w	r2, #0
 8002e9e:	f04f 0300 	mov.w	r3, #0
 8002ea2:	f04f 0400 	mov.w	r4, #0
 8002ea6:	0094      	lsls	r4, r2, #2
 8002ea8:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002eac:	008b      	lsls	r3, r1, #2
 8002eae:	461a      	mov	r2, r3
 8002eb0:	4623      	mov	r3, r4
 8002eb2:	4628      	mov	r0, r5
 8002eb4:	4631      	mov	r1, r6
 8002eb6:	f7fd fe23 	bl	8000b00 <__aeabi_uldivmod>
 8002eba:	4603      	mov	r3, r0
 8002ebc:	460c      	mov	r4, r1
 8002ebe:	461a      	mov	r2, r3
 8002ec0:	4b0e      	ldr	r3, [pc, #56]	; (8002efc <UART_SetConfig+0x6f4>)
 8002ec2:	fba3 1302 	umull	r1, r3, r3, r2
 8002ec6:	095b      	lsrs	r3, r3, #5
 8002ec8:	2164      	movs	r1, #100	; 0x64
 8002eca:	fb01 f303 	mul.w	r3, r1, r3
 8002ece:	1ad3      	subs	r3, r2, r3
 8002ed0:	011b      	lsls	r3, r3, #4
 8002ed2:	3332      	adds	r3, #50	; 0x32
 8002ed4:	4a09      	ldr	r2, [pc, #36]	; (8002efc <UART_SetConfig+0x6f4>)
 8002ed6:	fba2 2303 	umull	r2, r3, r2, r3
 8002eda:	095b      	lsrs	r3, r3, #5
 8002edc:	f003 020f 	and.w	r2, r3, #15
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	4442      	add	r2, r8
 8002ee6:	609a      	str	r2, [r3, #8]
}
 8002ee8:	e7ff      	b.n	8002eea <UART_SetConfig+0x6e2>
 8002eea:	bf00      	nop
 8002eec:	3714      	adds	r7, #20
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002ef4:	40011000 	.word	0x40011000
 8002ef8:	40011400 	.word	0x40011400
 8002efc:	51eb851f 	.word	0x51eb851f

08002f00 <SysTick_Handler>:
#include "main.h"

extern TIM_HandleTypeDef htim2,htim6;

void SysTick_Handler (void)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	af00      	add	r7, sp, #0
	HAL_IncTick();
 8002f04:	f7fd ffce 	bl	8000ea4 <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 8002f08:	f7fe f91a 	bl	8001140 <HAL_SYSTICK_IRQHandler>
}
 8002f0c:	bf00      	nop
 8002f0e:	bd80      	pop	{r7, pc}

08002f10 <TIM2_IRQHandler>:

void TIM2_IRQHandler (void)
{
 8002f10:	b580      	push	{r7, lr}
 8002f12:	af00      	add	r7, sp, #0
	HAL_TIM_IRQHandler(&htim2);
 8002f14:	4802      	ldr	r0, [pc, #8]	; (8002f20 <TIM2_IRQHandler+0x10>)
 8002f16:	f7fe ffcd 	bl	8001eb4 <HAL_TIM_IRQHandler>
}
 8002f1a:	bf00      	nop
 8002f1c:	bd80      	pop	{r7, pc}
 8002f1e:	bf00      	nop
 8002f20:	2000021c 	.word	0x2000021c

08002f24 <main>:
volatile uint32_t pulse4_value = 1250;  //to produce 4000Hz

volatile uint32_t ccr_content;

int main(void)
{
 8002f24:	b580      	push	{r7, lr}
 8002f26:	af00      	add	r7, sp, #0
	HAL_Init();
 8002f28:	f7fd ff6a 	bl	8000e00 <HAL_Init>
	SystemClock_Config(SYS_CLOCK_FREQ_50MHZ);
 8002f2c:	2032      	movs	r0, #50	; 0x32
 8002f2e:	f000 f8c9 	bl	80030c4 <SystemClock_Config>
	GPIO_Init();
 8002f32:	f000 f817 	bl	8002f64 <GPIO_Init>
	UART2_Init();
 8002f36:	f000 f89f 	bl	8003078 <UART2_Init>
	TIMER2_Init();
 8002f3a:	f000 f839 	bl	8002fb0 <TIMER2_Init>

	HAL_TIM_OC_Start_IT(&htim2, TIM_CHANNEL_1);
 8002f3e:	2100      	movs	r1, #0
 8002f40:	4807      	ldr	r0, [pc, #28]	; (8002f60 <main+0x3c>)
 8002f42:	f7fe ff33 	bl	8001dac <HAL_TIM_OC_Start_IT>
	HAL_TIM_OC_Start_IT(&htim2, TIM_CHANNEL_2);
 8002f46:	2104      	movs	r1, #4
 8002f48:	4805      	ldr	r0, [pc, #20]	; (8002f60 <main+0x3c>)
 8002f4a:	f7fe ff2f 	bl	8001dac <HAL_TIM_OC_Start_IT>
	HAL_TIM_OC_Start_IT(&htim2, TIM_CHANNEL_3);
 8002f4e:	2108      	movs	r1, #8
 8002f50:	4803      	ldr	r0, [pc, #12]	; (8002f60 <main+0x3c>)
 8002f52:	f7fe ff2b 	bl	8001dac <HAL_TIM_OC_Start_IT>
	HAL_TIM_OC_Start_IT(&htim2, TIM_CHANNEL_4);
 8002f56:	210c      	movs	r1, #12
 8002f58:	4801      	ldr	r0, [pc, #4]	; (8002f60 <main+0x3c>)
 8002f5a:	f7fe ff27 	bl	8001dac <HAL_TIM_OC_Start_IT>

	while(1)
 8002f5e:	e7fe      	b.n	8002f5e <main+0x3a>
 8002f60:	2000021c 	.word	0x2000021c

08002f64 <GPIO_Init>:

	return 0;
}

void GPIO_Init(void)
{
 8002f64:	b580      	push	{r7, lr}
 8002f66:	b086      	sub	sp, #24
 8002f68:	af00      	add	r7, sp, #0
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8002f6a:	2300      	movs	r3, #0
 8002f6c:	603b      	str	r3, [r7, #0]
 8002f6e:	4b0e      	ldr	r3, [pc, #56]	; (8002fa8 <GPIO_Init+0x44>)
 8002f70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f72:	4a0d      	ldr	r2, [pc, #52]	; (8002fa8 <GPIO_Init+0x44>)
 8002f74:	f043 0308 	orr.w	r3, r3, #8
 8002f78:	6313      	str	r3, [r2, #48]	; 0x30
 8002f7a:	4b0b      	ldr	r3, [pc, #44]	; (8002fa8 <GPIO_Init+0x44>)
 8002f7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f7e:	f003 0308 	and.w	r3, r3, #8
 8002f82:	603b      	str	r3, [r7, #0]
 8002f84:	683b      	ldr	r3, [r7, #0]

	GPIO_InitTypeDef ledgpio;
	ledgpio.Mode = GPIO_MODE_OUTPUT_PP;
 8002f86:	2301      	movs	r3, #1
 8002f88:	60bb      	str	r3, [r7, #8]
	ledgpio.Pin = GPIO_PIN_12;
 8002f8a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002f8e:	607b      	str	r3, [r7, #4]
	ledgpio.Pull= GPIO_NOPULL;
 8002f90:	2300      	movs	r3, #0
 8002f92:	60fb      	str	r3, [r7, #12]

	HAL_GPIO_Init(GPIOD, &ledgpio);
 8002f94:	1d3b      	adds	r3, r7, #4
 8002f96:	4619      	mov	r1, r3
 8002f98:	4804      	ldr	r0, [pc, #16]	; (8002fac <GPIO_Init+0x48>)
 8002f9a:	f7fe f8df 	bl	800115c <HAL_GPIO_Init>
}
 8002f9e:	bf00      	nop
 8002fa0:	3718      	adds	r7, #24
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	bd80      	pop	{r7, pc}
 8002fa6:	bf00      	nop
 8002fa8:	40023800 	.word	0x40023800
 8002fac:	40020c00 	.word	0x40020c00

08002fb0 <TIMER2_Init>:

static void TIMER2_Init(void)
{
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	b088      	sub	sp, #32
 8002fb4:	af00      	add	r7, sp, #0
	TIM_OC_InitTypeDef tim2_OC_init;

	htim2.Instance = TIM2;
 8002fb6:	4b2b      	ldr	r3, [pc, #172]	; (8003064 <TIMER2_Init+0xb4>)
 8002fb8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002fbc:	601a      	str	r2, [r3, #0]
	htim2.Init.Period = 0xFFFFFFFF;
 8002fbe:	4b29      	ldr	r3, [pc, #164]	; (8003064 <TIMER2_Init+0xb4>)
 8002fc0:	f04f 32ff 	mov.w	r2, #4294967295
 8002fc4:	60da      	str	r2, [r3, #12]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002fc6:	4b27      	ldr	r3, [pc, #156]	; (8003064 <TIMER2_Init+0xb4>)
 8002fc8:	2200      	movs	r2, #0
 8002fca:	609a      	str	r2, [r3, #8]
	htim2.Init.Prescaler = 4;
 8002fcc:	4b25      	ldr	r3, [pc, #148]	; (8003064 <TIMER2_Init+0xb4>)
 8002fce:	2204      	movs	r2, #4
 8002fd0:	605a      	str	r2, [r3, #4]
	if(HAL_TIM_OC_Init(&htim2) != HAL_OK)
 8002fd2:	4824      	ldr	r0, [pc, #144]	; (8003064 <TIMER2_Init+0xb4>)
 8002fd4:	f7fe febe 	bl	8001d54 <HAL_TIM_OC_Init>
 8002fd8:	4603      	mov	r3, r0
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d001      	beq.n	8002fe2 <TIMER2_Init+0x32>
	{
		Error_handler();
 8002fde:	f000 f97b 	bl	80032d8 <Error_handler>
	}

	tim2_OC_init.OCMode = TIM_OCMODE_TOGGLE;
 8002fe2:	2330      	movs	r3, #48	; 0x30
 8002fe4:	607b      	str	r3, [r7, #4]
	tim2_OC_init.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	60fb      	str	r3, [r7, #12]
	tim2_OC_init.Pulse = pulse1_value;
 8002fea:	4b1f      	ldr	r3, [pc, #124]	; (8003068 <TIMER2_Init+0xb8>)
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	60bb      	str	r3, [r7, #8]
	if(HAL_TIM_OC_ConfigChannel(&htim2, &tim2_OC_init, TIM_CHANNEL_1) != HAL_OK)
 8002ff0:	1d3b      	adds	r3, r7, #4
 8002ff2:	2200      	movs	r2, #0
 8002ff4:	4619      	mov	r1, r3
 8002ff6:	481b      	ldr	r0, [pc, #108]	; (8003064 <TIMER2_Init+0xb4>)
 8002ff8:	f7ff f864 	bl	80020c4 <HAL_TIM_OC_ConfigChannel>
 8002ffc:	4603      	mov	r3, r0
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d001      	beq.n	8003006 <TIMER2_Init+0x56>
	{
		Error_handler();
 8003002:	f000 f969 	bl	80032d8 <Error_handler>
	}
	tim2_OC_init.Pulse = pulse2_value;
 8003006:	4b19      	ldr	r3, [pc, #100]	; (800306c <TIMER2_Init+0xbc>)
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	60bb      	str	r3, [r7, #8]
	if(HAL_TIM_OC_ConfigChannel(&htim2, &tim2_OC_init, TIM_CHANNEL_2) != HAL_OK)
 800300c:	1d3b      	adds	r3, r7, #4
 800300e:	2204      	movs	r2, #4
 8003010:	4619      	mov	r1, r3
 8003012:	4814      	ldr	r0, [pc, #80]	; (8003064 <TIMER2_Init+0xb4>)
 8003014:	f7ff f856 	bl	80020c4 <HAL_TIM_OC_ConfigChannel>
 8003018:	4603      	mov	r3, r0
 800301a:	2b00      	cmp	r3, #0
 800301c:	d001      	beq.n	8003022 <TIMER2_Init+0x72>
	{
		Error_handler();
 800301e:	f000 f95b 	bl	80032d8 <Error_handler>
	}
	tim2_OC_init.Pulse = pulse3_value;
 8003022:	4b13      	ldr	r3, [pc, #76]	; (8003070 <TIMER2_Init+0xc0>)
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	60bb      	str	r3, [r7, #8]
	if(HAL_TIM_OC_ConfigChannel(&htim2, &tim2_OC_init, TIM_CHANNEL_3) != HAL_OK)
 8003028:	1d3b      	adds	r3, r7, #4
 800302a:	2208      	movs	r2, #8
 800302c:	4619      	mov	r1, r3
 800302e:	480d      	ldr	r0, [pc, #52]	; (8003064 <TIMER2_Init+0xb4>)
 8003030:	f7ff f848 	bl	80020c4 <HAL_TIM_OC_ConfigChannel>
 8003034:	4603      	mov	r3, r0
 8003036:	2b00      	cmp	r3, #0
 8003038:	d001      	beq.n	800303e <TIMER2_Init+0x8e>
	{
		Error_handler();
 800303a:	f000 f94d 	bl	80032d8 <Error_handler>
	}
	tim2_OC_init.Pulse = pulse4_value;
 800303e:	4b0d      	ldr	r3, [pc, #52]	; (8003074 <TIMER2_Init+0xc4>)
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	60bb      	str	r3, [r7, #8]
	if(HAL_TIM_OC_ConfigChannel(&htim2, &tim2_OC_init, TIM_CHANNEL_4) != HAL_OK)
 8003044:	1d3b      	adds	r3, r7, #4
 8003046:	220c      	movs	r2, #12
 8003048:	4619      	mov	r1, r3
 800304a:	4806      	ldr	r0, [pc, #24]	; (8003064 <TIMER2_Init+0xb4>)
 800304c:	f7ff f83a 	bl	80020c4 <HAL_TIM_OC_ConfigChannel>
 8003050:	4603      	mov	r3, r0
 8003052:	2b00      	cmp	r3, #0
 8003054:	d001      	beq.n	800305a <TIMER2_Init+0xaa>
	{
		Error_handler();
 8003056:	f000 f93f 	bl	80032d8 <Error_handler>
	}

}
 800305a:	bf00      	nop
 800305c:	3720      	adds	r7, #32
 800305e:	46bd      	mov	sp, r7
 8003060:	bd80      	pop	{r7, pc}
 8003062:	bf00      	nop
 8003064:	2000021c 	.word	0x2000021c
 8003068:	20000008 	.word	0x20000008
 800306c:	2000000c 	.word	0x2000000c
 8003070:	20000010 	.word	0x20000010
 8003074:	20000014 	.word	0x20000014

08003078 <UART2_Init>:

void UART2_Init(void)
{
 8003078:	b580      	push	{r7, lr}
 800307a:	af00      	add	r7, sp, #0
	huart2.Instance = USART2;
 800307c:	4b0f      	ldr	r3, [pc, #60]	; (80030bc <UART2_Init+0x44>)
 800307e:	4a10      	ldr	r2, [pc, #64]	; (80030c0 <UART2_Init+0x48>)
 8003080:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 8003082:	4b0e      	ldr	r3, [pc, #56]	; (80030bc <UART2_Init+0x44>)
 8003084:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003088:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800308a:	4b0c      	ldr	r3, [pc, #48]	; (80030bc <UART2_Init+0x44>)
 800308c:	2200      	movs	r2, #0
 800308e:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8003090:	4b0a      	ldr	r3, [pc, #40]	; (80030bc <UART2_Init+0x44>)
 8003092:	2200      	movs	r2, #0
 8003094:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8003096:	4b09      	ldr	r3, [pc, #36]	; (80030bc <UART2_Init+0x44>)
 8003098:	2200      	movs	r2, #0
 800309a:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 800309c:	4b07      	ldr	r3, [pc, #28]	; (80030bc <UART2_Init+0x44>)
 800309e:	220c      	movs	r2, #12
 80030a0:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80030a2:	4b06      	ldr	r3, [pc, #24]	; (80030bc <UART2_Init+0x44>)
 80030a4:	2200      	movs	r2, #0
 80030a6:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_8;
 80030a8:	4b04      	ldr	r3, [pc, #16]	; (80030bc <UART2_Init+0x44>)
 80030aa:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80030ae:	61da      	str	r2, [r3, #28]

	HAL_UART_Init(&huart2);
 80030b0:	4802      	ldr	r0, [pc, #8]	; (80030bc <UART2_Init+0x44>)
 80030b2:	f7ff fb5c 	bl	800276e <HAL_UART_Init>
}
 80030b6:	bf00      	nop
 80030b8:	bd80      	pop	{r7, pc}
 80030ba:	bf00      	nop
 80030bc:	2000025c 	.word	0x2000025c
 80030c0:	40004400 	.word	0x40004400

080030c4 <SystemClock_Config>:

void SystemClock_Config(uint8_t clock_freq)
{
 80030c4:	b580      	push	{r7, lr}
 80030c6:	b094      	sub	sp, #80	; 0x50
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	4603      	mov	r3, r0
 80030cc:	71fb      	strb	r3, [r7, #7]
	RCC_OscInitTypeDef osc_init;
	RCC_ClkInitTypeDef clk_init;

	uint8_t Flatency = 0;
 80030ce:	2300      	movs	r3, #0
 80030d0:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	osc_init.OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI;
 80030d4:	2303      	movs	r3, #3
 80030d6:	61fb      	str	r3, [r7, #28]
	osc_init.HSEState = RCC_HSE_ON;
 80030d8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80030dc:	623b      	str	r3, [r7, #32]
	osc_init.HSIState = RCC_HSI_ON;
 80030de:	2301      	movs	r3, #1
 80030e0:	62bb      	str	r3, [r7, #40]	; 0x28
	osc_init.PLL.PLLState = RCC_PLL_ON;
 80030e2:	2302      	movs	r3, #2
 80030e4:	637b      	str	r3, [r7, #52]	; 0x34
	osc_init.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80030e6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80030ea:	63bb      	str	r3, [r7, #56]	; 0x38
	switch (clock_freq)
 80030ec:	79fb      	ldrb	r3, [r7, #7]
 80030ee:	2b54      	cmp	r3, #84	; 0x54
 80030f0:	d021      	beq.n	8003136 <SystemClock_Config+0x72>
 80030f2:	2b54      	cmp	r3, #84	; 0x54
 80030f4:	dc02      	bgt.n	80030fc <SystemClock_Config+0x38>
 80030f6:	2b32      	cmp	r3, #50	; 0x32
 80030f8:	d005      	beq.n	8003106 <SystemClock_Config+0x42>

			Flatency = FLASH_ACR_LATENCY_5WS;
			break;
		}
		default :
			return;
 80030fa:	e089      	b.n	8003210 <SystemClock_Config+0x14c>
	switch (clock_freq)
 80030fc:	2b78      	cmp	r3, #120	; 0x78
 80030fe:	d032      	beq.n	8003166 <SystemClock_Config+0xa2>
 8003100:	2ba8      	cmp	r3, #168	; 0xa8
 8003102:	d048      	beq.n	8003196 <SystemClock_Config+0xd2>
			return;
 8003104:	e084      	b.n	8003210 <SystemClock_Config+0x14c>
			osc_init.PLL.PLLM = 8;
 8003106:	2308      	movs	r3, #8
 8003108:	63fb      	str	r3, [r7, #60]	; 0x3c
			osc_init.PLL.PLLN = 100; //PLLN from 50 to 432
 800310a:	2364      	movs	r3, #100	; 0x64
 800310c:	643b      	str	r3, [r7, #64]	; 0x40
			osc_init.PLL.PLLP = 2;
 800310e:	2302      	movs	r3, #2
 8003110:	647b      	str	r3, [r7, #68]	; 0x44
			osc_init.PLL.PLLQ = 2;
 8003112:	2302      	movs	r3, #2
 8003114:	64bb      	str	r3, [r7, #72]	; 0x48
			clk_init.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003116:	230f      	movs	r3, #15
 8003118:	60bb      	str	r3, [r7, #8]
			clk_init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800311a:	2302      	movs	r3, #2
 800311c:	60fb      	str	r3, [r7, #12]
			clk_init.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800311e:	2300      	movs	r3, #0
 8003120:	613b      	str	r3, [r7, #16]
			clk_init.APB1CLKDivider = RCC_HCLK_DIV2;
 8003122:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003126:	617b      	str	r3, [r7, #20]
			clk_init.APB2CLKDivider = RCC_HCLK_DIV2;
 8003128:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800312c:	61bb      	str	r3, [r7, #24]
			Flatency = FLASH_ACR_LATENCY_1WS;
 800312e:	2301      	movs	r3, #1
 8003130:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			break;
 8003134:	e048      	b.n	80031c8 <SystemClock_Config+0x104>
			osc_init.PLL.PLLM = 8;
 8003136:	2308      	movs	r3, #8
 8003138:	63fb      	str	r3, [r7, #60]	; 0x3c
			osc_init.PLL.PLLN = 168; //PLLN from 50 to 432
 800313a:	23a8      	movs	r3, #168	; 0xa8
 800313c:	643b      	str	r3, [r7, #64]	; 0x40
			osc_init.PLL.PLLP = 2;
 800313e:	2302      	movs	r3, #2
 8003140:	647b      	str	r3, [r7, #68]	; 0x44
			osc_init.PLL.PLLQ = 2;
 8003142:	2302      	movs	r3, #2
 8003144:	64bb      	str	r3, [r7, #72]	; 0x48
			clk_init.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003146:	230f      	movs	r3, #15
 8003148:	60bb      	str	r3, [r7, #8]
			clk_init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800314a:	2302      	movs	r3, #2
 800314c:	60fb      	str	r3, [r7, #12]
			clk_init.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800314e:	2300      	movs	r3, #0
 8003150:	613b      	str	r3, [r7, #16]
			clk_init.APB1CLKDivider = RCC_HCLK_DIV2;
 8003152:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003156:	617b      	str	r3, [r7, #20]
			clk_init.APB2CLKDivider = RCC_HCLK_DIV2;
 8003158:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800315c:	61bb      	str	r3, [r7, #24]
			Flatency = FLASH_ACR_LATENCY_2WS;
 800315e:	2302      	movs	r3, #2
 8003160:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			break;
 8003164:	e030      	b.n	80031c8 <SystemClock_Config+0x104>
			osc_init.PLL.PLLM = 8;
 8003166:	2308      	movs	r3, #8
 8003168:	63fb      	str	r3, [r7, #60]	; 0x3c
			osc_init.PLL.PLLN = 240; //PLLN from 50 to 432
 800316a:	23f0      	movs	r3, #240	; 0xf0
 800316c:	643b      	str	r3, [r7, #64]	; 0x40
			osc_init.PLL.PLLP = 2;
 800316e:	2302      	movs	r3, #2
 8003170:	647b      	str	r3, [r7, #68]	; 0x44
			osc_init.PLL.PLLQ = 2;
 8003172:	2302      	movs	r3, #2
 8003174:	64bb      	str	r3, [r7, #72]	; 0x48
			clk_init.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003176:	230f      	movs	r3, #15
 8003178:	60bb      	str	r3, [r7, #8]
			clk_init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800317a:	2302      	movs	r3, #2
 800317c:	60fb      	str	r3, [r7, #12]
			clk_init.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800317e:	2300      	movs	r3, #0
 8003180:	613b      	str	r3, [r7, #16]
			clk_init.APB1CLKDivider = RCC_HCLK_DIV4;
 8003182:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8003186:	617b      	str	r3, [r7, #20]
			clk_init.APB2CLKDivider = RCC_HCLK_DIV2;
 8003188:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800318c:	61bb      	str	r3, [r7, #24]
			Flatency = FLASH_ACR_LATENCY_3WS;
 800318e:	2303      	movs	r3, #3
 8003190:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			break;
 8003194:	e018      	b.n	80031c8 <SystemClock_Config+0x104>
			osc_init.PLL.PLLM = 8;
 8003196:	2308      	movs	r3, #8
 8003198:	63fb      	str	r3, [r7, #60]	; 0x3c
			osc_init.PLL.PLLN = 336; //PLLN from 50 to 432
 800319a:	f44f 73a8 	mov.w	r3, #336	; 0x150
 800319e:	643b      	str	r3, [r7, #64]	; 0x40
			osc_init.PLL.PLLP = 2;
 80031a0:	2302      	movs	r3, #2
 80031a2:	647b      	str	r3, [r7, #68]	; 0x44
			osc_init.PLL.PLLQ = 2;
 80031a4:	2302      	movs	r3, #2
 80031a6:	64bb      	str	r3, [r7, #72]	; 0x48
			clk_init.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80031a8:	230f      	movs	r3, #15
 80031aa:	60bb      	str	r3, [r7, #8]
			clk_init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80031ac:	2302      	movs	r3, #2
 80031ae:	60fb      	str	r3, [r7, #12]
			clk_init.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80031b0:	2300      	movs	r3, #0
 80031b2:	613b      	str	r3, [r7, #16]
			clk_init.APB1CLKDivider = RCC_HCLK_DIV4;
 80031b4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80031b8:	617b      	str	r3, [r7, #20]
			clk_init.APB2CLKDivider = RCC_HCLK_DIV2;
 80031ba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80031be:	61bb      	str	r3, [r7, #24]
			Flatency = FLASH_ACR_LATENCY_5WS;
 80031c0:	2305      	movs	r3, #5
 80031c2:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			break;
 80031c6:	bf00      	nop
	}
	if(HAL_RCC_OscConfig(&osc_init) != HAL_OK)
 80031c8:	f107 031c 	add.w	r3, r7, #28
 80031cc:	4618      	mov	r0, r3
 80031ce:	f7fe f95f 	bl	8001490 <HAL_RCC_OscConfig>
 80031d2:	4603      	mov	r3, r0
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d001      	beq.n	80031dc <SystemClock_Config+0x118>
	{
		Error_handler();
 80031d8:	f000 f87e 	bl	80032d8 <Error_handler>
	}

	if(HAL_RCC_ClockConfig(&clk_init, Flatency)!= HAL_OK)
 80031dc:	f897 204f 	ldrb.w	r2, [r7, #79]	; 0x4f
 80031e0:	f107 0308 	add.w	r3, r7, #8
 80031e4:	4611      	mov	r1, r2
 80031e6:	4618      	mov	r0, r3
 80031e8:	f7fe fbc2 	bl	8001970 <HAL_RCC_ClockConfig>
 80031ec:	4603      	mov	r3, r0
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d001      	beq.n	80031f6 <SystemClock_Config+0x132>
	{
		Error_handler();
 80031f2:	f000 f871 	bl	80032d8 <Error_handler>
	}

	//Systick configuration
	HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 80031f6:	f7fe fd79 	bl	8001cec <HAL_RCC_GetHCLKFreq>
 80031fa:	4602      	mov	r2, r0
 80031fc:	4b06      	ldr	r3, [pc, #24]	; (8003218 <SystemClock_Config+0x154>)
 80031fe:	fba3 2302 	umull	r2, r3, r3, r2
 8003202:	099b      	lsrs	r3, r3, #6
 8003204:	4618      	mov	r0, r3
 8003206:	f7fd ff72 	bl	80010ee <HAL_SYSTICK_Config>
	HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 800320a:	2004      	movs	r0, #4
 800320c:	f7fd ff7c 	bl	8001108 <HAL_SYSTICK_CLKSourceConfig>
}
 8003210:	3750      	adds	r7, #80	; 0x50
 8003212:	46bd      	mov	sp, r7
 8003214:	bd80      	pop	{r7, pc}
 8003216:	bf00      	nop
 8003218:	10624dd3 	.word	0x10624dd3

0800321c <HAL_TIM_OC_DelayElapsedCallback>:

void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800321c:	b580      	push	{r7, lr}
 800321e:	b082      	sub	sp, #8
 8003220:	af00      	add	r7, sp, #0
 8003222:	6078      	str	r0, [r7, #4]
	 if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	7f1b      	ldrb	r3, [r3, #28]
 8003228:	2b01      	cmp	r3, #1
 800322a:	d10e      	bne.n	800324a <HAL_TIM_OC_DelayElapsedCallback+0x2e>
	 {
		ccr_content  = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 800322c:	2100      	movs	r1, #0
 800322e:	6878      	ldr	r0, [r7, #4]
 8003230:	f7fe ffa8 	bl	8002184 <HAL_TIM_ReadCapturedValue>
 8003234:	4602      	mov	r2, r0
 8003236:	4b23      	ldr	r3, [pc, #140]	; (80032c4 <HAL_TIM_OC_DelayElapsedCallback+0xa8>)
 8003238:	601a      	str	r2, [r3, #0]
		__HAL_TIM_SET_COMPARE(htim,TIM_CHANNEL_1,ccr_content+pulse1_value);
 800323a:	4b22      	ldr	r3, [pc, #136]	; (80032c4 <HAL_TIM_OC_DelayElapsedCallback+0xa8>)
 800323c:	6819      	ldr	r1, [r3, #0]
 800323e:	4b22      	ldr	r3, [pc, #136]	; (80032c8 <HAL_TIM_OC_DelayElapsedCallback+0xac>)
 8003240:	681a      	ldr	r2, [r3, #0]
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	440a      	add	r2, r1
 8003248:	635a      	str	r2, [r3, #52]	; 0x34
	 }
	 if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2)
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	7f1b      	ldrb	r3, [r3, #28]
 800324e:	2b02      	cmp	r3, #2
 8003250:	d10e      	bne.n	8003270 <HAL_TIM_OC_DelayElapsedCallback+0x54>
	 {
		ccr_content  = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 8003252:	2104      	movs	r1, #4
 8003254:	6878      	ldr	r0, [r7, #4]
 8003256:	f7fe ff95 	bl	8002184 <HAL_TIM_ReadCapturedValue>
 800325a:	4602      	mov	r2, r0
 800325c:	4b19      	ldr	r3, [pc, #100]	; (80032c4 <HAL_TIM_OC_DelayElapsedCallback+0xa8>)
 800325e:	601a      	str	r2, [r3, #0]
		__HAL_TIM_SET_COMPARE(htim,TIM_CHANNEL_2,ccr_content+pulse2_value);
 8003260:	4b18      	ldr	r3, [pc, #96]	; (80032c4 <HAL_TIM_OC_DelayElapsedCallback+0xa8>)
 8003262:	6819      	ldr	r1, [r3, #0]
 8003264:	4b19      	ldr	r3, [pc, #100]	; (80032cc <HAL_TIM_OC_DelayElapsedCallback+0xb0>)
 8003266:	681a      	ldr	r2, [r3, #0]
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	440a      	add	r2, r1
 800326e:	639a      	str	r2, [r3, #56]	; 0x38
	 }
	 if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3)
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	7f1b      	ldrb	r3, [r3, #28]
 8003274:	2b04      	cmp	r3, #4
 8003276:	d10e      	bne.n	8003296 <HAL_TIM_OC_DelayElapsedCallback+0x7a>
	 {
		ccr_content  = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_3);
 8003278:	2108      	movs	r1, #8
 800327a:	6878      	ldr	r0, [r7, #4]
 800327c:	f7fe ff82 	bl	8002184 <HAL_TIM_ReadCapturedValue>
 8003280:	4602      	mov	r2, r0
 8003282:	4b10      	ldr	r3, [pc, #64]	; (80032c4 <HAL_TIM_OC_DelayElapsedCallback+0xa8>)
 8003284:	601a      	str	r2, [r3, #0]
		__HAL_TIM_SET_COMPARE(htim,TIM_CHANNEL_3,ccr_content+pulse3_value);
 8003286:	4b0f      	ldr	r3, [pc, #60]	; (80032c4 <HAL_TIM_OC_DelayElapsedCallback+0xa8>)
 8003288:	6819      	ldr	r1, [r3, #0]
 800328a:	4b11      	ldr	r3, [pc, #68]	; (80032d0 <HAL_TIM_OC_DelayElapsedCallback+0xb4>)
 800328c:	681a      	ldr	r2, [r3, #0]
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	440a      	add	r2, r1
 8003294:	63da      	str	r2, [r3, #60]	; 0x3c
	 }
	 if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_4)
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	7f1b      	ldrb	r3, [r3, #28]
 800329a:	2b08      	cmp	r3, #8
 800329c:	d10e      	bne.n	80032bc <HAL_TIM_OC_DelayElapsedCallback+0xa0>
	 {
		ccr_content  = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_4);
 800329e:	210c      	movs	r1, #12
 80032a0:	6878      	ldr	r0, [r7, #4]
 80032a2:	f7fe ff6f 	bl	8002184 <HAL_TIM_ReadCapturedValue>
 80032a6:	4602      	mov	r2, r0
 80032a8:	4b06      	ldr	r3, [pc, #24]	; (80032c4 <HAL_TIM_OC_DelayElapsedCallback+0xa8>)
 80032aa:	601a      	str	r2, [r3, #0]
		__HAL_TIM_SET_COMPARE(htim,TIM_CHANNEL_4,ccr_content+pulse4_value);
 80032ac:	4b05      	ldr	r3, [pc, #20]	; (80032c4 <HAL_TIM_OC_DelayElapsedCallback+0xa8>)
 80032ae:	6819      	ldr	r1, [r3, #0]
 80032b0:	4b08      	ldr	r3, [pc, #32]	; (80032d4 <HAL_TIM_OC_DelayElapsedCallback+0xb8>)
 80032b2:	681a      	ldr	r2, [r3, #0]
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	440a      	add	r2, r1
 80032ba:	641a      	str	r2, [r3, #64]	; 0x40
	 }
}
 80032bc:	bf00      	nop
 80032be:	3708      	adds	r7, #8
 80032c0:	46bd      	mov	sp, r7
 80032c2:	bd80      	pop	{r7, pc}
 80032c4:	20000218 	.word	0x20000218
 80032c8:	20000008 	.word	0x20000008
 80032cc:	2000000c 	.word	0x2000000c
 80032d0:	20000010 	.word	0x20000010
 80032d4:	20000014 	.word	0x20000014

080032d8 <Error_handler>:

void Error_handler(void)
{
 80032d8:	b480      	push	{r7}
 80032da:	af00      	add	r7, sp, #0
	;
}
 80032dc:	bf00      	nop
 80032de:	46bd      	mov	sp, r7
 80032e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e4:	4770      	bx	lr
	...

080032e8 <HAL_MspInit>:
 *      Author: thaithinhtran
 */
#include "main.h"

void HAL_MspInit(void)
{
 80032e8:	b580      	push	{r7, lr}
 80032ea:	af00      	add	r7, sp, #0
//Here will do low level processor specific inits.
	//1. set up the priority grouping of the cortex mx processor
//	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);

	//2. Enable the required system exceptions of the arm cortex mx processor
	SCB->SHCSR |= 0x07<<16; //usage faul , memory fault , bus fault system exceptions
 80032ec:	4b0c      	ldr	r3, [pc, #48]	; (8003320 <HAL_MspInit+0x38>)
 80032ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032f0:	4a0b      	ldr	r2, [pc, #44]	; (8003320 <HAL_MspInit+0x38>)
 80032f2:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 80032f6:	6253      	str	r3, [r2, #36]	; 0x24

	//3. Configure the priority for the system exceptions
	HAL_NVIC_SetPriority(MemoryManagement_IRQn,0,0);
 80032f8:	2200      	movs	r2, #0
 80032fa:	2100      	movs	r1, #0
 80032fc:	f06f 000b 	mvn.w	r0, #11
 8003300:	f7fd fecb 	bl	800109a <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(BusFault_IRQn,0,0);
 8003304:	2200      	movs	r2, #0
 8003306:	2100      	movs	r1, #0
 8003308:	f06f 000a 	mvn.w	r0, #10
 800330c:	f7fd fec5 	bl	800109a <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(UsageFault_IRQn,0,0);
 8003310:	2200      	movs	r2, #0
 8003312:	2100      	movs	r1, #0
 8003314:	f06f 0009 	mvn.w	r0, #9
 8003318:	f7fd febf 	bl	800109a <HAL_NVIC_SetPriority>
}
 800331c:	bf00      	nop
 800331e:	bd80      	pop	{r7, pc}
 8003320:	e000ed00 	.word	0xe000ed00

08003324 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8003324:	b580      	push	{r7, lr}
 8003326:	b08a      	sub	sp, #40	; 0x28
 8003328:	af00      	add	r7, sp, #0
 800332a:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef gpio_uart;
	//Here we are going to do the low level inits of UART2 peripheral

	//1. Enable the clock for USART2 peripheral and GPIO pins
	__HAL_RCC_USART2_CLK_ENABLE();
 800332c:	2300      	movs	r3, #0
 800332e:	613b      	str	r3, [r7, #16]
 8003330:	4b1e      	ldr	r3, [pc, #120]	; (80033ac <HAL_UART_MspInit+0x88>)
 8003332:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003334:	4a1d      	ldr	r2, [pc, #116]	; (80033ac <HAL_UART_MspInit+0x88>)
 8003336:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800333a:	6413      	str	r3, [r2, #64]	; 0x40
 800333c:	4b1b      	ldr	r3, [pc, #108]	; (80033ac <HAL_UART_MspInit+0x88>)
 800333e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003340:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003344:	613b      	str	r3, [r7, #16]
 8003346:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8003348:	2300      	movs	r3, #0
 800334a:	60fb      	str	r3, [r7, #12]
 800334c:	4b17      	ldr	r3, [pc, #92]	; (80033ac <HAL_UART_MspInit+0x88>)
 800334e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003350:	4a16      	ldr	r2, [pc, #88]	; (80033ac <HAL_UART_MspInit+0x88>)
 8003352:	f043 0301 	orr.w	r3, r3, #1
 8003356:	6313      	str	r3, [r2, #48]	; 0x30
 8003358:	4b14      	ldr	r3, [pc, #80]	; (80033ac <HAL_UART_MspInit+0x88>)
 800335a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800335c:	f003 0301 	and.w	r3, r3, #1
 8003360:	60fb      	str	r3, [r7, #12]
 8003362:	68fb      	ldr	r3, [r7, #12]
	//2. Do the pin configurations
	gpio_uart.Pin = GPIO_PIN_2;
 8003364:	2304      	movs	r3, #4
 8003366:	617b      	str	r3, [r7, #20]
	gpio_uart.Mode = GPIO_MODE_AF_PP;
 8003368:	2302      	movs	r3, #2
 800336a:	61bb      	str	r3, [r7, #24]
	gpio_uart.Pull = GPIO_PULLUP;
 800336c:	2301      	movs	r3, #1
 800336e:	61fb      	str	r3, [r7, #28]
	gpio_uart.Speed = GPIO_SPEED_FREQ_LOW;
 8003370:	2300      	movs	r3, #0
 8003372:	623b      	str	r3, [r7, #32]
	gpio_uart.Alternate = GPIO_AF7_USART2;
 8003374:	2307      	movs	r3, #7
 8003376:	627b      	str	r3, [r7, #36]	; 0x24

	HAL_GPIO_Init(GPIOA,&gpio_uart);
 8003378:	f107 0314 	add.w	r3, r7, #20
 800337c:	4619      	mov	r1, r3
 800337e:	480c      	ldr	r0, [pc, #48]	; (80033b0 <HAL_UART_MspInit+0x8c>)
 8003380:	f7fd feec 	bl	800115c <HAL_GPIO_Init>

	gpio_uart.Pin = GPIO_PIN_3;
 8003384:	2308      	movs	r3, #8
 8003386:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOA,&gpio_uart);
 8003388:	f107 0314 	add.w	r3, r7, #20
 800338c:	4619      	mov	r1, r3
 800338e:	4808      	ldr	r0, [pc, #32]	; (80033b0 <HAL_UART_MspInit+0x8c>)
 8003390:	f7fd fee4 	bl	800115c <HAL_GPIO_Init>
	//3. Enabe the IRQ and set the priority (NVIC settings)
	HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003394:	2026      	movs	r0, #38	; 0x26
 8003396:	f7fd fe9c 	bl	80010d2 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(USART2_IRQn,15,0);
 800339a:	2200      	movs	r2, #0
 800339c:	210f      	movs	r1, #15
 800339e:	2026      	movs	r0, #38	; 0x26
 80033a0:	f7fd fe7b 	bl	800109a <HAL_NVIC_SetPriority>

}
 80033a4:	bf00      	nop
 80033a6:	3728      	adds	r7, #40	; 0x28
 80033a8:	46bd      	mov	sp, r7
 80033aa:	bd80      	pop	{r7, pc}
 80033ac:	40023800 	.word	0x40023800
 80033b0:	40020000 	.word	0x40020000

080033b4 <HAL_TIM_OC_MspInit>:

void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 80033b4:	b580      	push	{r7, lr}
 80033b6:	b08a      	sub	sp, #40	; 0x28
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef tim2ch1_gpio;

	//1. Enable clock for Peripheral and GPIO
	__HAL_RCC_TIM2_CLK_ENABLE();
 80033bc:	2300      	movs	r3, #0
 80033be:	613b      	str	r3, [r7, #16]
 80033c0:	4b1a      	ldr	r3, [pc, #104]	; (800342c <HAL_TIM_OC_MspInit+0x78>)
 80033c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033c4:	4a19      	ldr	r2, [pc, #100]	; (800342c <HAL_TIM_OC_MspInit+0x78>)
 80033c6:	f043 0301 	orr.w	r3, r3, #1
 80033ca:	6413      	str	r3, [r2, #64]	; 0x40
 80033cc:	4b17      	ldr	r3, [pc, #92]	; (800342c <HAL_TIM_OC_MspInit+0x78>)
 80033ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033d0:	f003 0301 	and.w	r3, r3, #1
 80033d4:	613b      	str	r3, [r7, #16]
 80033d6:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80033d8:	2300      	movs	r3, #0
 80033da:	60fb      	str	r3, [r7, #12]
 80033dc:	4b13      	ldr	r3, [pc, #76]	; (800342c <HAL_TIM_OC_MspInit+0x78>)
 80033de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033e0:	4a12      	ldr	r2, [pc, #72]	; (800342c <HAL_TIM_OC_MspInit+0x78>)
 80033e2:	f043 0301 	orr.w	r3, r3, #1
 80033e6:	6313      	str	r3, [r2, #48]	; 0x30
 80033e8:	4b10      	ldr	r3, [pc, #64]	; (800342c <HAL_TIM_OC_MspInit+0x78>)
 80033ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033ec:	f003 0301 	and.w	r3, r3, #1
 80033f0:	60fb      	str	r3, [r7, #12]
 80033f2:	68fb      	ldr	r3, [r7, #12]

	//2. Configure the GPIO out for TIMER
	tim2ch1_gpio.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 80033f4:	230f      	movs	r3, #15
 80033f6:	617b      	str	r3, [r7, #20]
	tim2ch1_gpio.Mode = GPIO_MODE_AF_PP;
 80033f8:	2302      	movs	r3, #2
 80033fa:	61bb      	str	r3, [r7, #24]
	tim2ch1_gpio.Speed = GPIO_SPEED_FREQ_LOW;
 80033fc:	2300      	movs	r3, #0
 80033fe:	623b      	str	r3, [r7, #32]
	tim2ch1_gpio.Pull = GPIO_NOPULL;
 8003400:	2300      	movs	r3, #0
 8003402:	61fb      	str	r3, [r7, #28]
	tim2ch1_gpio.Alternate = GPIO_AF1_TIM2;
 8003404:	2301      	movs	r3, #1
 8003406:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOA, &tim2ch1_gpio);
 8003408:	f107 0314 	add.w	r3, r7, #20
 800340c:	4619      	mov	r1, r3
 800340e:	4808      	ldr	r0, [pc, #32]	; (8003430 <HAL_TIM_OC_MspInit+0x7c>)
 8003410:	f7fd fea4 	bl	800115c <HAL_GPIO_Init>

	//3. NVIC settings
	HAL_NVIC_SetPriority(TIM2_IRQn, 15, 0);
 8003414:	2200      	movs	r2, #0
 8003416:	210f      	movs	r1, #15
 8003418:	201c      	movs	r0, #28
 800341a:	f7fd fe3e 	bl	800109a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800341e:	201c      	movs	r0, #28
 8003420:	f7fd fe57 	bl	80010d2 <HAL_NVIC_EnableIRQ>
}
 8003424:	bf00      	nop
 8003426:	3728      	adds	r7, #40	; 0x28
 8003428:	46bd      	mov	sp, r7
 800342a:	bd80      	pop	{r7, pc}
 800342c:	40023800 	.word	0x40023800
 8003430:	40020000 	.word	0x40020000

08003434 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003434:	b480      	push	{r7}
 8003436:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003438:	4b08      	ldr	r3, [pc, #32]	; (800345c <SystemInit+0x28>)
 800343a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800343e:	4a07      	ldr	r2, [pc, #28]	; (800345c <SystemInit+0x28>)
 8003440:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003444:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003448:	4b04      	ldr	r3, [pc, #16]	; (800345c <SystemInit+0x28>)
 800344a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800344e:	609a      	str	r2, [r3, #8]
#endif
}
 8003450:	bf00      	nop
 8003452:	46bd      	mov	sp, r7
 8003454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003458:	4770      	bx	lr
 800345a:	bf00      	nop
 800345c:	e000ed00 	.word	0xe000ed00

08003460 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003460:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003498 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003464:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003466:	e003      	b.n	8003470 <LoopCopyDataInit>

08003468 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003468:	4b0c      	ldr	r3, [pc, #48]	; (800349c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800346a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800346c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800346e:	3104      	adds	r1, #4

08003470 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003470:	480b      	ldr	r0, [pc, #44]	; (80034a0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8003472:	4b0c      	ldr	r3, [pc, #48]	; (80034a4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003474:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003476:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003478:	d3f6      	bcc.n	8003468 <CopyDataInit>
  ldr  r2, =_sbss
 800347a:	4a0b      	ldr	r2, [pc, #44]	; (80034a8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800347c:	e002      	b.n	8003484 <LoopFillZerobss>

0800347e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800347e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003480:	f842 3b04 	str.w	r3, [r2], #4

08003484 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003484:	4b09      	ldr	r3, [pc, #36]	; (80034ac <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8003486:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003488:	d3f9      	bcc.n	800347e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800348a:	f7ff ffd3 	bl	8003434 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800348e:	f000 f811 	bl	80034b4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003492:	f7ff fd47 	bl	8002f24 <main>
  bx  lr    
 8003496:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003498:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800349c:	080051d8 	.word	0x080051d8
  ldr  r0, =_sdata
 80034a0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80034a4:	200001ec 	.word	0x200001ec
  ldr  r2, =_sbss
 80034a8:	200001ec 	.word	0x200001ec
  ldr  r3, = _ebss
 80034ac:	200002a0 	.word	0x200002a0

080034b0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80034b0:	e7fe      	b.n	80034b0 <ADC_IRQHandler>
	...

080034b4 <__libc_init_array>:
 80034b4:	b570      	push	{r4, r5, r6, lr}
 80034b6:	4e0d      	ldr	r6, [pc, #52]	; (80034ec <__libc_init_array+0x38>)
 80034b8:	4c0d      	ldr	r4, [pc, #52]	; (80034f0 <__libc_init_array+0x3c>)
 80034ba:	1ba4      	subs	r4, r4, r6
 80034bc:	10a4      	asrs	r4, r4, #2
 80034be:	2500      	movs	r5, #0
 80034c0:	42a5      	cmp	r5, r4
 80034c2:	d109      	bne.n	80034d8 <__libc_init_array+0x24>
 80034c4:	4e0b      	ldr	r6, [pc, #44]	; (80034f4 <__libc_init_array+0x40>)
 80034c6:	4c0c      	ldr	r4, [pc, #48]	; (80034f8 <__libc_init_array+0x44>)
 80034c8:	f001 fd52 	bl	8004f70 <_init>
 80034cc:	1ba4      	subs	r4, r4, r6
 80034ce:	10a4      	asrs	r4, r4, #2
 80034d0:	2500      	movs	r5, #0
 80034d2:	42a5      	cmp	r5, r4
 80034d4:	d105      	bne.n	80034e2 <__libc_init_array+0x2e>
 80034d6:	bd70      	pop	{r4, r5, r6, pc}
 80034d8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80034dc:	4798      	blx	r3
 80034de:	3501      	adds	r5, #1
 80034e0:	e7ee      	b.n	80034c0 <__libc_init_array+0xc>
 80034e2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80034e6:	4798      	blx	r3
 80034e8:	3501      	adds	r5, #1
 80034ea:	e7f2      	b.n	80034d2 <__libc_init_array+0x1e>
 80034ec:	080051d0 	.word	0x080051d0
 80034f0:	080051d0 	.word	0x080051d0
 80034f4:	080051d0 	.word	0x080051d0
 80034f8:	080051d4 	.word	0x080051d4

080034fc <memset>:
 80034fc:	4402      	add	r2, r0
 80034fe:	4603      	mov	r3, r0
 8003500:	4293      	cmp	r3, r2
 8003502:	d100      	bne.n	8003506 <memset+0xa>
 8003504:	4770      	bx	lr
 8003506:	f803 1b01 	strb.w	r1, [r3], #1
 800350a:	e7f9      	b.n	8003500 <memset+0x4>

0800350c <__cvt>:
 800350c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003510:	ec55 4b10 	vmov	r4, r5, d0
 8003514:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8003516:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800351a:	2d00      	cmp	r5, #0
 800351c:	460e      	mov	r6, r1
 800351e:	4691      	mov	r9, r2
 8003520:	4619      	mov	r1, r3
 8003522:	bfb8      	it	lt
 8003524:	4622      	movlt	r2, r4
 8003526:	462b      	mov	r3, r5
 8003528:	f027 0720 	bic.w	r7, r7, #32
 800352c:	bfbb      	ittet	lt
 800352e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8003532:	461d      	movlt	r5, r3
 8003534:	2300      	movge	r3, #0
 8003536:	232d      	movlt	r3, #45	; 0x2d
 8003538:	bfb8      	it	lt
 800353a:	4614      	movlt	r4, r2
 800353c:	2f46      	cmp	r7, #70	; 0x46
 800353e:	700b      	strb	r3, [r1, #0]
 8003540:	d004      	beq.n	800354c <__cvt+0x40>
 8003542:	2f45      	cmp	r7, #69	; 0x45
 8003544:	d100      	bne.n	8003548 <__cvt+0x3c>
 8003546:	3601      	adds	r6, #1
 8003548:	2102      	movs	r1, #2
 800354a:	e000      	b.n	800354e <__cvt+0x42>
 800354c:	2103      	movs	r1, #3
 800354e:	ab03      	add	r3, sp, #12
 8003550:	9301      	str	r3, [sp, #4]
 8003552:	ab02      	add	r3, sp, #8
 8003554:	9300      	str	r3, [sp, #0]
 8003556:	4632      	mov	r2, r6
 8003558:	4653      	mov	r3, sl
 800355a:	ec45 4b10 	vmov	d0, r4, r5
 800355e:	f000 fbab 	bl	8003cb8 <_dtoa_r>
 8003562:	2f47      	cmp	r7, #71	; 0x47
 8003564:	4680      	mov	r8, r0
 8003566:	d102      	bne.n	800356e <__cvt+0x62>
 8003568:	f019 0f01 	tst.w	r9, #1
 800356c:	d026      	beq.n	80035bc <__cvt+0xb0>
 800356e:	2f46      	cmp	r7, #70	; 0x46
 8003570:	eb08 0906 	add.w	r9, r8, r6
 8003574:	d111      	bne.n	800359a <__cvt+0x8e>
 8003576:	f898 3000 	ldrb.w	r3, [r8]
 800357a:	2b30      	cmp	r3, #48	; 0x30
 800357c:	d10a      	bne.n	8003594 <__cvt+0x88>
 800357e:	2200      	movs	r2, #0
 8003580:	2300      	movs	r3, #0
 8003582:	4620      	mov	r0, r4
 8003584:	4629      	mov	r1, r5
 8003586:	f7fd fa4b 	bl	8000a20 <__aeabi_dcmpeq>
 800358a:	b918      	cbnz	r0, 8003594 <__cvt+0x88>
 800358c:	f1c6 0601 	rsb	r6, r6, #1
 8003590:	f8ca 6000 	str.w	r6, [sl]
 8003594:	f8da 3000 	ldr.w	r3, [sl]
 8003598:	4499      	add	r9, r3
 800359a:	2200      	movs	r2, #0
 800359c:	2300      	movs	r3, #0
 800359e:	4620      	mov	r0, r4
 80035a0:	4629      	mov	r1, r5
 80035a2:	f7fd fa3d 	bl	8000a20 <__aeabi_dcmpeq>
 80035a6:	b938      	cbnz	r0, 80035b8 <__cvt+0xac>
 80035a8:	2230      	movs	r2, #48	; 0x30
 80035aa:	9b03      	ldr	r3, [sp, #12]
 80035ac:	454b      	cmp	r3, r9
 80035ae:	d205      	bcs.n	80035bc <__cvt+0xb0>
 80035b0:	1c59      	adds	r1, r3, #1
 80035b2:	9103      	str	r1, [sp, #12]
 80035b4:	701a      	strb	r2, [r3, #0]
 80035b6:	e7f8      	b.n	80035aa <__cvt+0x9e>
 80035b8:	f8cd 900c 	str.w	r9, [sp, #12]
 80035bc:	9b03      	ldr	r3, [sp, #12]
 80035be:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80035c0:	eba3 0308 	sub.w	r3, r3, r8
 80035c4:	4640      	mov	r0, r8
 80035c6:	6013      	str	r3, [r2, #0]
 80035c8:	b004      	add	sp, #16
 80035ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080035ce <__exponent>:
 80035ce:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80035d0:	2900      	cmp	r1, #0
 80035d2:	4604      	mov	r4, r0
 80035d4:	bfba      	itte	lt
 80035d6:	4249      	neglt	r1, r1
 80035d8:	232d      	movlt	r3, #45	; 0x2d
 80035da:	232b      	movge	r3, #43	; 0x2b
 80035dc:	2909      	cmp	r1, #9
 80035de:	f804 2b02 	strb.w	r2, [r4], #2
 80035e2:	7043      	strb	r3, [r0, #1]
 80035e4:	dd20      	ble.n	8003628 <__exponent+0x5a>
 80035e6:	f10d 0307 	add.w	r3, sp, #7
 80035ea:	461f      	mov	r7, r3
 80035ec:	260a      	movs	r6, #10
 80035ee:	fb91 f5f6 	sdiv	r5, r1, r6
 80035f2:	fb06 1115 	mls	r1, r6, r5, r1
 80035f6:	3130      	adds	r1, #48	; 0x30
 80035f8:	2d09      	cmp	r5, #9
 80035fa:	f803 1c01 	strb.w	r1, [r3, #-1]
 80035fe:	f103 32ff 	add.w	r2, r3, #4294967295
 8003602:	4629      	mov	r1, r5
 8003604:	dc09      	bgt.n	800361a <__exponent+0x4c>
 8003606:	3130      	adds	r1, #48	; 0x30
 8003608:	3b02      	subs	r3, #2
 800360a:	f802 1c01 	strb.w	r1, [r2, #-1]
 800360e:	42bb      	cmp	r3, r7
 8003610:	4622      	mov	r2, r4
 8003612:	d304      	bcc.n	800361e <__exponent+0x50>
 8003614:	1a10      	subs	r0, r2, r0
 8003616:	b003      	add	sp, #12
 8003618:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800361a:	4613      	mov	r3, r2
 800361c:	e7e7      	b.n	80035ee <__exponent+0x20>
 800361e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003622:	f804 2b01 	strb.w	r2, [r4], #1
 8003626:	e7f2      	b.n	800360e <__exponent+0x40>
 8003628:	2330      	movs	r3, #48	; 0x30
 800362a:	4419      	add	r1, r3
 800362c:	7083      	strb	r3, [r0, #2]
 800362e:	1d02      	adds	r2, r0, #4
 8003630:	70c1      	strb	r1, [r0, #3]
 8003632:	e7ef      	b.n	8003614 <__exponent+0x46>

08003634 <_printf_float>:
 8003634:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003638:	b08d      	sub	sp, #52	; 0x34
 800363a:	460c      	mov	r4, r1
 800363c:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8003640:	4616      	mov	r6, r2
 8003642:	461f      	mov	r7, r3
 8003644:	4605      	mov	r5, r0
 8003646:	f001 f8ef 	bl	8004828 <_localeconv_r>
 800364a:	6803      	ldr	r3, [r0, #0]
 800364c:	9304      	str	r3, [sp, #16]
 800364e:	4618      	mov	r0, r3
 8003650:	f7fc fdba 	bl	80001c8 <strlen>
 8003654:	2300      	movs	r3, #0
 8003656:	930a      	str	r3, [sp, #40]	; 0x28
 8003658:	f8d8 3000 	ldr.w	r3, [r8]
 800365c:	9005      	str	r0, [sp, #20]
 800365e:	3307      	adds	r3, #7
 8003660:	f023 0307 	bic.w	r3, r3, #7
 8003664:	f103 0208 	add.w	r2, r3, #8
 8003668:	f894 a018 	ldrb.w	sl, [r4, #24]
 800366c:	f8d4 b000 	ldr.w	fp, [r4]
 8003670:	f8c8 2000 	str.w	r2, [r8]
 8003674:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003678:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800367c:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8003680:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8003684:	9307      	str	r3, [sp, #28]
 8003686:	f8cd 8018 	str.w	r8, [sp, #24]
 800368a:	f04f 32ff 	mov.w	r2, #4294967295
 800368e:	4ba7      	ldr	r3, [pc, #668]	; (800392c <_printf_float+0x2f8>)
 8003690:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003694:	f7fd f9f6 	bl	8000a84 <__aeabi_dcmpun>
 8003698:	bb70      	cbnz	r0, 80036f8 <_printf_float+0xc4>
 800369a:	f04f 32ff 	mov.w	r2, #4294967295
 800369e:	4ba3      	ldr	r3, [pc, #652]	; (800392c <_printf_float+0x2f8>)
 80036a0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80036a4:	f7fd f9d0 	bl	8000a48 <__aeabi_dcmple>
 80036a8:	bb30      	cbnz	r0, 80036f8 <_printf_float+0xc4>
 80036aa:	2200      	movs	r2, #0
 80036ac:	2300      	movs	r3, #0
 80036ae:	4640      	mov	r0, r8
 80036b0:	4649      	mov	r1, r9
 80036b2:	f7fd f9bf 	bl	8000a34 <__aeabi_dcmplt>
 80036b6:	b110      	cbz	r0, 80036be <_printf_float+0x8a>
 80036b8:	232d      	movs	r3, #45	; 0x2d
 80036ba:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80036be:	4a9c      	ldr	r2, [pc, #624]	; (8003930 <_printf_float+0x2fc>)
 80036c0:	4b9c      	ldr	r3, [pc, #624]	; (8003934 <_printf_float+0x300>)
 80036c2:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80036c6:	bf8c      	ite	hi
 80036c8:	4690      	movhi	r8, r2
 80036ca:	4698      	movls	r8, r3
 80036cc:	2303      	movs	r3, #3
 80036ce:	f02b 0204 	bic.w	r2, fp, #4
 80036d2:	6123      	str	r3, [r4, #16]
 80036d4:	6022      	str	r2, [r4, #0]
 80036d6:	f04f 0900 	mov.w	r9, #0
 80036da:	9700      	str	r7, [sp, #0]
 80036dc:	4633      	mov	r3, r6
 80036de:	aa0b      	add	r2, sp, #44	; 0x2c
 80036e0:	4621      	mov	r1, r4
 80036e2:	4628      	mov	r0, r5
 80036e4:	f000 f9e6 	bl	8003ab4 <_printf_common>
 80036e8:	3001      	adds	r0, #1
 80036ea:	f040 808d 	bne.w	8003808 <_printf_float+0x1d4>
 80036ee:	f04f 30ff 	mov.w	r0, #4294967295
 80036f2:	b00d      	add	sp, #52	; 0x34
 80036f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80036f8:	4642      	mov	r2, r8
 80036fa:	464b      	mov	r3, r9
 80036fc:	4640      	mov	r0, r8
 80036fe:	4649      	mov	r1, r9
 8003700:	f7fd f9c0 	bl	8000a84 <__aeabi_dcmpun>
 8003704:	b110      	cbz	r0, 800370c <_printf_float+0xd8>
 8003706:	4a8c      	ldr	r2, [pc, #560]	; (8003938 <_printf_float+0x304>)
 8003708:	4b8c      	ldr	r3, [pc, #560]	; (800393c <_printf_float+0x308>)
 800370a:	e7da      	b.n	80036c2 <_printf_float+0x8e>
 800370c:	6861      	ldr	r1, [r4, #4]
 800370e:	1c4b      	adds	r3, r1, #1
 8003710:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8003714:	a80a      	add	r0, sp, #40	; 0x28
 8003716:	d13e      	bne.n	8003796 <_printf_float+0x162>
 8003718:	2306      	movs	r3, #6
 800371a:	6063      	str	r3, [r4, #4]
 800371c:	2300      	movs	r3, #0
 800371e:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8003722:	ab09      	add	r3, sp, #36	; 0x24
 8003724:	9300      	str	r3, [sp, #0]
 8003726:	ec49 8b10 	vmov	d0, r8, r9
 800372a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800372e:	6022      	str	r2, [r4, #0]
 8003730:	f8cd a004 	str.w	sl, [sp, #4]
 8003734:	6861      	ldr	r1, [r4, #4]
 8003736:	4628      	mov	r0, r5
 8003738:	f7ff fee8 	bl	800350c <__cvt>
 800373c:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8003740:	2b47      	cmp	r3, #71	; 0x47
 8003742:	4680      	mov	r8, r0
 8003744:	d109      	bne.n	800375a <_printf_float+0x126>
 8003746:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003748:	1cd8      	adds	r0, r3, #3
 800374a:	db02      	blt.n	8003752 <_printf_float+0x11e>
 800374c:	6862      	ldr	r2, [r4, #4]
 800374e:	4293      	cmp	r3, r2
 8003750:	dd47      	ble.n	80037e2 <_printf_float+0x1ae>
 8003752:	f1aa 0a02 	sub.w	sl, sl, #2
 8003756:	fa5f fa8a 	uxtb.w	sl, sl
 800375a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800375e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003760:	d824      	bhi.n	80037ac <_printf_float+0x178>
 8003762:	3901      	subs	r1, #1
 8003764:	4652      	mov	r2, sl
 8003766:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800376a:	9109      	str	r1, [sp, #36]	; 0x24
 800376c:	f7ff ff2f 	bl	80035ce <__exponent>
 8003770:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003772:	1813      	adds	r3, r2, r0
 8003774:	2a01      	cmp	r2, #1
 8003776:	4681      	mov	r9, r0
 8003778:	6123      	str	r3, [r4, #16]
 800377a:	dc02      	bgt.n	8003782 <_printf_float+0x14e>
 800377c:	6822      	ldr	r2, [r4, #0]
 800377e:	07d1      	lsls	r1, r2, #31
 8003780:	d501      	bpl.n	8003786 <_printf_float+0x152>
 8003782:	3301      	adds	r3, #1
 8003784:	6123      	str	r3, [r4, #16]
 8003786:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800378a:	2b00      	cmp	r3, #0
 800378c:	d0a5      	beq.n	80036da <_printf_float+0xa6>
 800378e:	232d      	movs	r3, #45	; 0x2d
 8003790:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003794:	e7a1      	b.n	80036da <_printf_float+0xa6>
 8003796:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800379a:	f000 8177 	beq.w	8003a8c <_printf_float+0x458>
 800379e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80037a2:	d1bb      	bne.n	800371c <_printf_float+0xe8>
 80037a4:	2900      	cmp	r1, #0
 80037a6:	d1b9      	bne.n	800371c <_printf_float+0xe8>
 80037a8:	2301      	movs	r3, #1
 80037aa:	e7b6      	b.n	800371a <_printf_float+0xe6>
 80037ac:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 80037b0:	d119      	bne.n	80037e6 <_printf_float+0x1b2>
 80037b2:	2900      	cmp	r1, #0
 80037b4:	6863      	ldr	r3, [r4, #4]
 80037b6:	dd0c      	ble.n	80037d2 <_printf_float+0x19e>
 80037b8:	6121      	str	r1, [r4, #16]
 80037ba:	b913      	cbnz	r3, 80037c2 <_printf_float+0x18e>
 80037bc:	6822      	ldr	r2, [r4, #0]
 80037be:	07d2      	lsls	r2, r2, #31
 80037c0:	d502      	bpl.n	80037c8 <_printf_float+0x194>
 80037c2:	3301      	adds	r3, #1
 80037c4:	440b      	add	r3, r1
 80037c6:	6123      	str	r3, [r4, #16]
 80037c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80037ca:	65a3      	str	r3, [r4, #88]	; 0x58
 80037cc:	f04f 0900 	mov.w	r9, #0
 80037d0:	e7d9      	b.n	8003786 <_printf_float+0x152>
 80037d2:	b913      	cbnz	r3, 80037da <_printf_float+0x1a6>
 80037d4:	6822      	ldr	r2, [r4, #0]
 80037d6:	07d0      	lsls	r0, r2, #31
 80037d8:	d501      	bpl.n	80037de <_printf_float+0x1aa>
 80037da:	3302      	adds	r3, #2
 80037dc:	e7f3      	b.n	80037c6 <_printf_float+0x192>
 80037de:	2301      	movs	r3, #1
 80037e0:	e7f1      	b.n	80037c6 <_printf_float+0x192>
 80037e2:	f04f 0a67 	mov.w	sl, #103	; 0x67
 80037e6:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80037ea:	4293      	cmp	r3, r2
 80037ec:	db05      	blt.n	80037fa <_printf_float+0x1c6>
 80037ee:	6822      	ldr	r2, [r4, #0]
 80037f0:	6123      	str	r3, [r4, #16]
 80037f2:	07d1      	lsls	r1, r2, #31
 80037f4:	d5e8      	bpl.n	80037c8 <_printf_float+0x194>
 80037f6:	3301      	adds	r3, #1
 80037f8:	e7e5      	b.n	80037c6 <_printf_float+0x192>
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	bfd4      	ite	le
 80037fe:	f1c3 0302 	rsble	r3, r3, #2
 8003802:	2301      	movgt	r3, #1
 8003804:	4413      	add	r3, r2
 8003806:	e7de      	b.n	80037c6 <_printf_float+0x192>
 8003808:	6823      	ldr	r3, [r4, #0]
 800380a:	055a      	lsls	r2, r3, #21
 800380c:	d407      	bmi.n	800381e <_printf_float+0x1ea>
 800380e:	6923      	ldr	r3, [r4, #16]
 8003810:	4642      	mov	r2, r8
 8003812:	4631      	mov	r1, r6
 8003814:	4628      	mov	r0, r5
 8003816:	47b8      	blx	r7
 8003818:	3001      	adds	r0, #1
 800381a:	d12b      	bne.n	8003874 <_printf_float+0x240>
 800381c:	e767      	b.n	80036ee <_printf_float+0xba>
 800381e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8003822:	f240 80dc 	bls.w	80039de <_printf_float+0x3aa>
 8003826:	2200      	movs	r2, #0
 8003828:	2300      	movs	r3, #0
 800382a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800382e:	f7fd f8f7 	bl	8000a20 <__aeabi_dcmpeq>
 8003832:	2800      	cmp	r0, #0
 8003834:	d033      	beq.n	800389e <_printf_float+0x26a>
 8003836:	2301      	movs	r3, #1
 8003838:	4a41      	ldr	r2, [pc, #260]	; (8003940 <_printf_float+0x30c>)
 800383a:	4631      	mov	r1, r6
 800383c:	4628      	mov	r0, r5
 800383e:	47b8      	blx	r7
 8003840:	3001      	adds	r0, #1
 8003842:	f43f af54 	beq.w	80036ee <_printf_float+0xba>
 8003846:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800384a:	429a      	cmp	r2, r3
 800384c:	db02      	blt.n	8003854 <_printf_float+0x220>
 800384e:	6823      	ldr	r3, [r4, #0]
 8003850:	07d8      	lsls	r0, r3, #31
 8003852:	d50f      	bpl.n	8003874 <_printf_float+0x240>
 8003854:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003858:	4631      	mov	r1, r6
 800385a:	4628      	mov	r0, r5
 800385c:	47b8      	blx	r7
 800385e:	3001      	adds	r0, #1
 8003860:	f43f af45 	beq.w	80036ee <_printf_float+0xba>
 8003864:	f04f 0800 	mov.w	r8, #0
 8003868:	f104 091a 	add.w	r9, r4, #26
 800386c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800386e:	3b01      	subs	r3, #1
 8003870:	4543      	cmp	r3, r8
 8003872:	dc09      	bgt.n	8003888 <_printf_float+0x254>
 8003874:	6823      	ldr	r3, [r4, #0]
 8003876:	079b      	lsls	r3, r3, #30
 8003878:	f100 8103 	bmi.w	8003a82 <_printf_float+0x44e>
 800387c:	68e0      	ldr	r0, [r4, #12]
 800387e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003880:	4298      	cmp	r0, r3
 8003882:	bfb8      	it	lt
 8003884:	4618      	movlt	r0, r3
 8003886:	e734      	b.n	80036f2 <_printf_float+0xbe>
 8003888:	2301      	movs	r3, #1
 800388a:	464a      	mov	r2, r9
 800388c:	4631      	mov	r1, r6
 800388e:	4628      	mov	r0, r5
 8003890:	47b8      	blx	r7
 8003892:	3001      	adds	r0, #1
 8003894:	f43f af2b 	beq.w	80036ee <_printf_float+0xba>
 8003898:	f108 0801 	add.w	r8, r8, #1
 800389c:	e7e6      	b.n	800386c <_printf_float+0x238>
 800389e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	dc2b      	bgt.n	80038fc <_printf_float+0x2c8>
 80038a4:	2301      	movs	r3, #1
 80038a6:	4a26      	ldr	r2, [pc, #152]	; (8003940 <_printf_float+0x30c>)
 80038a8:	4631      	mov	r1, r6
 80038aa:	4628      	mov	r0, r5
 80038ac:	47b8      	blx	r7
 80038ae:	3001      	adds	r0, #1
 80038b0:	f43f af1d 	beq.w	80036ee <_printf_float+0xba>
 80038b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80038b6:	b923      	cbnz	r3, 80038c2 <_printf_float+0x28e>
 80038b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80038ba:	b913      	cbnz	r3, 80038c2 <_printf_float+0x28e>
 80038bc:	6823      	ldr	r3, [r4, #0]
 80038be:	07d9      	lsls	r1, r3, #31
 80038c0:	d5d8      	bpl.n	8003874 <_printf_float+0x240>
 80038c2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80038c6:	4631      	mov	r1, r6
 80038c8:	4628      	mov	r0, r5
 80038ca:	47b8      	blx	r7
 80038cc:	3001      	adds	r0, #1
 80038ce:	f43f af0e 	beq.w	80036ee <_printf_float+0xba>
 80038d2:	f04f 0900 	mov.w	r9, #0
 80038d6:	f104 0a1a 	add.w	sl, r4, #26
 80038da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80038dc:	425b      	negs	r3, r3
 80038de:	454b      	cmp	r3, r9
 80038e0:	dc01      	bgt.n	80038e6 <_printf_float+0x2b2>
 80038e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80038e4:	e794      	b.n	8003810 <_printf_float+0x1dc>
 80038e6:	2301      	movs	r3, #1
 80038e8:	4652      	mov	r2, sl
 80038ea:	4631      	mov	r1, r6
 80038ec:	4628      	mov	r0, r5
 80038ee:	47b8      	blx	r7
 80038f0:	3001      	adds	r0, #1
 80038f2:	f43f aefc 	beq.w	80036ee <_printf_float+0xba>
 80038f6:	f109 0901 	add.w	r9, r9, #1
 80038fa:	e7ee      	b.n	80038da <_printf_float+0x2a6>
 80038fc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80038fe:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003900:	429a      	cmp	r2, r3
 8003902:	bfa8      	it	ge
 8003904:	461a      	movge	r2, r3
 8003906:	2a00      	cmp	r2, #0
 8003908:	4691      	mov	r9, r2
 800390a:	dd07      	ble.n	800391c <_printf_float+0x2e8>
 800390c:	4613      	mov	r3, r2
 800390e:	4631      	mov	r1, r6
 8003910:	4642      	mov	r2, r8
 8003912:	4628      	mov	r0, r5
 8003914:	47b8      	blx	r7
 8003916:	3001      	adds	r0, #1
 8003918:	f43f aee9 	beq.w	80036ee <_printf_float+0xba>
 800391c:	f104 031a 	add.w	r3, r4, #26
 8003920:	f04f 0b00 	mov.w	fp, #0
 8003924:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003928:	9306      	str	r3, [sp, #24]
 800392a:	e015      	b.n	8003958 <_printf_float+0x324>
 800392c:	7fefffff 	.word	0x7fefffff
 8003930:	08004fa4 	.word	0x08004fa4
 8003934:	08004fa0 	.word	0x08004fa0
 8003938:	08004fac 	.word	0x08004fac
 800393c:	08004fa8 	.word	0x08004fa8
 8003940:	08004fb0 	.word	0x08004fb0
 8003944:	2301      	movs	r3, #1
 8003946:	9a06      	ldr	r2, [sp, #24]
 8003948:	4631      	mov	r1, r6
 800394a:	4628      	mov	r0, r5
 800394c:	47b8      	blx	r7
 800394e:	3001      	adds	r0, #1
 8003950:	f43f aecd 	beq.w	80036ee <_printf_float+0xba>
 8003954:	f10b 0b01 	add.w	fp, fp, #1
 8003958:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800395c:	ebaa 0309 	sub.w	r3, sl, r9
 8003960:	455b      	cmp	r3, fp
 8003962:	dcef      	bgt.n	8003944 <_printf_float+0x310>
 8003964:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003968:	429a      	cmp	r2, r3
 800396a:	44d0      	add	r8, sl
 800396c:	db15      	blt.n	800399a <_printf_float+0x366>
 800396e:	6823      	ldr	r3, [r4, #0]
 8003970:	07da      	lsls	r2, r3, #31
 8003972:	d412      	bmi.n	800399a <_printf_float+0x366>
 8003974:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003976:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003978:	eba3 020a 	sub.w	r2, r3, sl
 800397c:	eba3 0a01 	sub.w	sl, r3, r1
 8003980:	4592      	cmp	sl, r2
 8003982:	bfa8      	it	ge
 8003984:	4692      	movge	sl, r2
 8003986:	f1ba 0f00 	cmp.w	sl, #0
 800398a:	dc0e      	bgt.n	80039aa <_printf_float+0x376>
 800398c:	f04f 0800 	mov.w	r8, #0
 8003990:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8003994:	f104 091a 	add.w	r9, r4, #26
 8003998:	e019      	b.n	80039ce <_printf_float+0x39a>
 800399a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800399e:	4631      	mov	r1, r6
 80039a0:	4628      	mov	r0, r5
 80039a2:	47b8      	blx	r7
 80039a4:	3001      	adds	r0, #1
 80039a6:	d1e5      	bne.n	8003974 <_printf_float+0x340>
 80039a8:	e6a1      	b.n	80036ee <_printf_float+0xba>
 80039aa:	4653      	mov	r3, sl
 80039ac:	4642      	mov	r2, r8
 80039ae:	4631      	mov	r1, r6
 80039b0:	4628      	mov	r0, r5
 80039b2:	47b8      	blx	r7
 80039b4:	3001      	adds	r0, #1
 80039b6:	d1e9      	bne.n	800398c <_printf_float+0x358>
 80039b8:	e699      	b.n	80036ee <_printf_float+0xba>
 80039ba:	2301      	movs	r3, #1
 80039bc:	464a      	mov	r2, r9
 80039be:	4631      	mov	r1, r6
 80039c0:	4628      	mov	r0, r5
 80039c2:	47b8      	blx	r7
 80039c4:	3001      	adds	r0, #1
 80039c6:	f43f ae92 	beq.w	80036ee <_printf_float+0xba>
 80039ca:	f108 0801 	add.w	r8, r8, #1
 80039ce:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80039d2:	1a9b      	subs	r3, r3, r2
 80039d4:	eba3 030a 	sub.w	r3, r3, sl
 80039d8:	4543      	cmp	r3, r8
 80039da:	dcee      	bgt.n	80039ba <_printf_float+0x386>
 80039dc:	e74a      	b.n	8003874 <_printf_float+0x240>
 80039de:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80039e0:	2a01      	cmp	r2, #1
 80039e2:	dc01      	bgt.n	80039e8 <_printf_float+0x3b4>
 80039e4:	07db      	lsls	r3, r3, #31
 80039e6:	d53a      	bpl.n	8003a5e <_printf_float+0x42a>
 80039e8:	2301      	movs	r3, #1
 80039ea:	4642      	mov	r2, r8
 80039ec:	4631      	mov	r1, r6
 80039ee:	4628      	mov	r0, r5
 80039f0:	47b8      	blx	r7
 80039f2:	3001      	adds	r0, #1
 80039f4:	f43f ae7b 	beq.w	80036ee <_printf_float+0xba>
 80039f8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80039fc:	4631      	mov	r1, r6
 80039fe:	4628      	mov	r0, r5
 8003a00:	47b8      	blx	r7
 8003a02:	3001      	adds	r0, #1
 8003a04:	f108 0801 	add.w	r8, r8, #1
 8003a08:	f43f ae71 	beq.w	80036ee <_printf_float+0xba>
 8003a0c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003a0e:	2200      	movs	r2, #0
 8003a10:	f103 3aff 	add.w	sl, r3, #4294967295
 8003a14:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003a18:	2300      	movs	r3, #0
 8003a1a:	f7fd f801 	bl	8000a20 <__aeabi_dcmpeq>
 8003a1e:	b9c8      	cbnz	r0, 8003a54 <_printf_float+0x420>
 8003a20:	4653      	mov	r3, sl
 8003a22:	4642      	mov	r2, r8
 8003a24:	4631      	mov	r1, r6
 8003a26:	4628      	mov	r0, r5
 8003a28:	47b8      	blx	r7
 8003a2a:	3001      	adds	r0, #1
 8003a2c:	d10e      	bne.n	8003a4c <_printf_float+0x418>
 8003a2e:	e65e      	b.n	80036ee <_printf_float+0xba>
 8003a30:	2301      	movs	r3, #1
 8003a32:	4652      	mov	r2, sl
 8003a34:	4631      	mov	r1, r6
 8003a36:	4628      	mov	r0, r5
 8003a38:	47b8      	blx	r7
 8003a3a:	3001      	adds	r0, #1
 8003a3c:	f43f ae57 	beq.w	80036ee <_printf_float+0xba>
 8003a40:	f108 0801 	add.w	r8, r8, #1
 8003a44:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003a46:	3b01      	subs	r3, #1
 8003a48:	4543      	cmp	r3, r8
 8003a4a:	dcf1      	bgt.n	8003a30 <_printf_float+0x3fc>
 8003a4c:	464b      	mov	r3, r9
 8003a4e:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8003a52:	e6de      	b.n	8003812 <_printf_float+0x1de>
 8003a54:	f04f 0800 	mov.w	r8, #0
 8003a58:	f104 0a1a 	add.w	sl, r4, #26
 8003a5c:	e7f2      	b.n	8003a44 <_printf_float+0x410>
 8003a5e:	2301      	movs	r3, #1
 8003a60:	e7df      	b.n	8003a22 <_printf_float+0x3ee>
 8003a62:	2301      	movs	r3, #1
 8003a64:	464a      	mov	r2, r9
 8003a66:	4631      	mov	r1, r6
 8003a68:	4628      	mov	r0, r5
 8003a6a:	47b8      	blx	r7
 8003a6c:	3001      	adds	r0, #1
 8003a6e:	f43f ae3e 	beq.w	80036ee <_printf_float+0xba>
 8003a72:	f108 0801 	add.w	r8, r8, #1
 8003a76:	68e3      	ldr	r3, [r4, #12]
 8003a78:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8003a7a:	1a9b      	subs	r3, r3, r2
 8003a7c:	4543      	cmp	r3, r8
 8003a7e:	dcf0      	bgt.n	8003a62 <_printf_float+0x42e>
 8003a80:	e6fc      	b.n	800387c <_printf_float+0x248>
 8003a82:	f04f 0800 	mov.w	r8, #0
 8003a86:	f104 0919 	add.w	r9, r4, #25
 8003a8a:	e7f4      	b.n	8003a76 <_printf_float+0x442>
 8003a8c:	2900      	cmp	r1, #0
 8003a8e:	f43f ae8b 	beq.w	80037a8 <_printf_float+0x174>
 8003a92:	2300      	movs	r3, #0
 8003a94:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8003a98:	ab09      	add	r3, sp, #36	; 0x24
 8003a9a:	9300      	str	r3, [sp, #0]
 8003a9c:	ec49 8b10 	vmov	d0, r8, r9
 8003aa0:	6022      	str	r2, [r4, #0]
 8003aa2:	f8cd a004 	str.w	sl, [sp, #4]
 8003aa6:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8003aaa:	4628      	mov	r0, r5
 8003aac:	f7ff fd2e 	bl	800350c <__cvt>
 8003ab0:	4680      	mov	r8, r0
 8003ab2:	e648      	b.n	8003746 <_printf_float+0x112>

08003ab4 <_printf_common>:
 8003ab4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003ab8:	4691      	mov	r9, r2
 8003aba:	461f      	mov	r7, r3
 8003abc:	688a      	ldr	r2, [r1, #8]
 8003abe:	690b      	ldr	r3, [r1, #16]
 8003ac0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003ac4:	4293      	cmp	r3, r2
 8003ac6:	bfb8      	it	lt
 8003ac8:	4613      	movlt	r3, r2
 8003aca:	f8c9 3000 	str.w	r3, [r9]
 8003ace:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003ad2:	4606      	mov	r6, r0
 8003ad4:	460c      	mov	r4, r1
 8003ad6:	b112      	cbz	r2, 8003ade <_printf_common+0x2a>
 8003ad8:	3301      	adds	r3, #1
 8003ada:	f8c9 3000 	str.w	r3, [r9]
 8003ade:	6823      	ldr	r3, [r4, #0]
 8003ae0:	0699      	lsls	r1, r3, #26
 8003ae2:	bf42      	ittt	mi
 8003ae4:	f8d9 3000 	ldrmi.w	r3, [r9]
 8003ae8:	3302      	addmi	r3, #2
 8003aea:	f8c9 3000 	strmi.w	r3, [r9]
 8003aee:	6825      	ldr	r5, [r4, #0]
 8003af0:	f015 0506 	ands.w	r5, r5, #6
 8003af4:	d107      	bne.n	8003b06 <_printf_common+0x52>
 8003af6:	f104 0a19 	add.w	sl, r4, #25
 8003afa:	68e3      	ldr	r3, [r4, #12]
 8003afc:	f8d9 2000 	ldr.w	r2, [r9]
 8003b00:	1a9b      	subs	r3, r3, r2
 8003b02:	42ab      	cmp	r3, r5
 8003b04:	dc28      	bgt.n	8003b58 <_printf_common+0xa4>
 8003b06:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8003b0a:	6822      	ldr	r2, [r4, #0]
 8003b0c:	3300      	adds	r3, #0
 8003b0e:	bf18      	it	ne
 8003b10:	2301      	movne	r3, #1
 8003b12:	0692      	lsls	r2, r2, #26
 8003b14:	d42d      	bmi.n	8003b72 <_printf_common+0xbe>
 8003b16:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003b1a:	4639      	mov	r1, r7
 8003b1c:	4630      	mov	r0, r6
 8003b1e:	47c0      	blx	r8
 8003b20:	3001      	adds	r0, #1
 8003b22:	d020      	beq.n	8003b66 <_printf_common+0xb2>
 8003b24:	6823      	ldr	r3, [r4, #0]
 8003b26:	68e5      	ldr	r5, [r4, #12]
 8003b28:	f8d9 2000 	ldr.w	r2, [r9]
 8003b2c:	f003 0306 	and.w	r3, r3, #6
 8003b30:	2b04      	cmp	r3, #4
 8003b32:	bf08      	it	eq
 8003b34:	1aad      	subeq	r5, r5, r2
 8003b36:	68a3      	ldr	r3, [r4, #8]
 8003b38:	6922      	ldr	r2, [r4, #16]
 8003b3a:	bf0c      	ite	eq
 8003b3c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003b40:	2500      	movne	r5, #0
 8003b42:	4293      	cmp	r3, r2
 8003b44:	bfc4      	itt	gt
 8003b46:	1a9b      	subgt	r3, r3, r2
 8003b48:	18ed      	addgt	r5, r5, r3
 8003b4a:	f04f 0900 	mov.w	r9, #0
 8003b4e:	341a      	adds	r4, #26
 8003b50:	454d      	cmp	r5, r9
 8003b52:	d11a      	bne.n	8003b8a <_printf_common+0xd6>
 8003b54:	2000      	movs	r0, #0
 8003b56:	e008      	b.n	8003b6a <_printf_common+0xb6>
 8003b58:	2301      	movs	r3, #1
 8003b5a:	4652      	mov	r2, sl
 8003b5c:	4639      	mov	r1, r7
 8003b5e:	4630      	mov	r0, r6
 8003b60:	47c0      	blx	r8
 8003b62:	3001      	adds	r0, #1
 8003b64:	d103      	bne.n	8003b6e <_printf_common+0xba>
 8003b66:	f04f 30ff 	mov.w	r0, #4294967295
 8003b6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003b6e:	3501      	adds	r5, #1
 8003b70:	e7c3      	b.n	8003afa <_printf_common+0x46>
 8003b72:	18e1      	adds	r1, r4, r3
 8003b74:	1c5a      	adds	r2, r3, #1
 8003b76:	2030      	movs	r0, #48	; 0x30
 8003b78:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003b7c:	4422      	add	r2, r4
 8003b7e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003b82:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003b86:	3302      	adds	r3, #2
 8003b88:	e7c5      	b.n	8003b16 <_printf_common+0x62>
 8003b8a:	2301      	movs	r3, #1
 8003b8c:	4622      	mov	r2, r4
 8003b8e:	4639      	mov	r1, r7
 8003b90:	4630      	mov	r0, r6
 8003b92:	47c0      	blx	r8
 8003b94:	3001      	adds	r0, #1
 8003b96:	d0e6      	beq.n	8003b66 <_printf_common+0xb2>
 8003b98:	f109 0901 	add.w	r9, r9, #1
 8003b9c:	e7d8      	b.n	8003b50 <_printf_common+0x9c>

08003b9e <quorem>:
 8003b9e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003ba2:	6903      	ldr	r3, [r0, #16]
 8003ba4:	690c      	ldr	r4, [r1, #16]
 8003ba6:	42a3      	cmp	r3, r4
 8003ba8:	4680      	mov	r8, r0
 8003baa:	f2c0 8082 	blt.w	8003cb2 <quorem+0x114>
 8003bae:	3c01      	subs	r4, #1
 8003bb0:	f101 0714 	add.w	r7, r1, #20
 8003bb4:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8003bb8:	f100 0614 	add.w	r6, r0, #20
 8003bbc:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8003bc0:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8003bc4:	eb06 030c 	add.w	r3, r6, ip
 8003bc8:	3501      	adds	r5, #1
 8003bca:	eb07 090c 	add.w	r9, r7, ip
 8003bce:	9301      	str	r3, [sp, #4]
 8003bd0:	fbb0 f5f5 	udiv	r5, r0, r5
 8003bd4:	b395      	cbz	r5, 8003c3c <quorem+0x9e>
 8003bd6:	f04f 0a00 	mov.w	sl, #0
 8003bda:	4638      	mov	r0, r7
 8003bdc:	46b6      	mov	lr, r6
 8003bde:	46d3      	mov	fp, sl
 8003be0:	f850 2b04 	ldr.w	r2, [r0], #4
 8003be4:	b293      	uxth	r3, r2
 8003be6:	fb05 a303 	mla	r3, r5, r3, sl
 8003bea:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8003bee:	b29b      	uxth	r3, r3
 8003bf0:	ebab 0303 	sub.w	r3, fp, r3
 8003bf4:	0c12      	lsrs	r2, r2, #16
 8003bf6:	f8de b000 	ldr.w	fp, [lr]
 8003bfa:	fb05 a202 	mla	r2, r5, r2, sl
 8003bfe:	fa13 f38b 	uxtah	r3, r3, fp
 8003c02:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8003c06:	fa1f fb82 	uxth.w	fp, r2
 8003c0a:	f8de 2000 	ldr.w	r2, [lr]
 8003c0e:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8003c12:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8003c16:	b29b      	uxth	r3, r3
 8003c18:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003c1c:	4581      	cmp	r9, r0
 8003c1e:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8003c22:	f84e 3b04 	str.w	r3, [lr], #4
 8003c26:	d2db      	bcs.n	8003be0 <quorem+0x42>
 8003c28:	f856 300c 	ldr.w	r3, [r6, ip]
 8003c2c:	b933      	cbnz	r3, 8003c3c <quorem+0x9e>
 8003c2e:	9b01      	ldr	r3, [sp, #4]
 8003c30:	3b04      	subs	r3, #4
 8003c32:	429e      	cmp	r6, r3
 8003c34:	461a      	mov	r2, r3
 8003c36:	d330      	bcc.n	8003c9a <quorem+0xfc>
 8003c38:	f8c8 4010 	str.w	r4, [r8, #16]
 8003c3c:	4640      	mov	r0, r8
 8003c3e:	f001 f829 	bl	8004c94 <__mcmp>
 8003c42:	2800      	cmp	r0, #0
 8003c44:	db25      	blt.n	8003c92 <quorem+0xf4>
 8003c46:	3501      	adds	r5, #1
 8003c48:	4630      	mov	r0, r6
 8003c4a:	f04f 0c00 	mov.w	ip, #0
 8003c4e:	f857 2b04 	ldr.w	r2, [r7], #4
 8003c52:	f8d0 e000 	ldr.w	lr, [r0]
 8003c56:	b293      	uxth	r3, r2
 8003c58:	ebac 0303 	sub.w	r3, ip, r3
 8003c5c:	0c12      	lsrs	r2, r2, #16
 8003c5e:	fa13 f38e 	uxtah	r3, r3, lr
 8003c62:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8003c66:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8003c6a:	b29b      	uxth	r3, r3
 8003c6c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003c70:	45b9      	cmp	r9, r7
 8003c72:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8003c76:	f840 3b04 	str.w	r3, [r0], #4
 8003c7a:	d2e8      	bcs.n	8003c4e <quorem+0xb0>
 8003c7c:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8003c80:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8003c84:	b92a      	cbnz	r2, 8003c92 <quorem+0xf4>
 8003c86:	3b04      	subs	r3, #4
 8003c88:	429e      	cmp	r6, r3
 8003c8a:	461a      	mov	r2, r3
 8003c8c:	d30b      	bcc.n	8003ca6 <quorem+0x108>
 8003c8e:	f8c8 4010 	str.w	r4, [r8, #16]
 8003c92:	4628      	mov	r0, r5
 8003c94:	b003      	add	sp, #12
 8003c96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003c9a:	6812      	ldr	r2, [r2, #0]
 8003c9c:	3b04      	subs	r3, #4
 8003c9e:	2a00      	cmp	r2, #0
 8003ca0:	d1ca      	bne.n	8003c38 <quorem+0x9a>
 8003ca2:	3c01      	subs	r4, #1
 8003ca4:	e7c5      	b.n	8003c32 <quorem+0x94>
 8003ca6:	6812      	ldr	r2, [r2, #0]
 8003ca8:	3b04      	subs	r3, #4
 8003caa:	2a00      	cmp	r2, #0
 8003cac:	d1ef      	bne.n	8003c8e <quorem+0xf0>
 8003cae:	3c01      	subs	r4, #1
 8003cb0:	e7ea      	b.n	8003c88 <quorem+0xea>
 8003cb2:	2000      	movs	r0, #0
 8003cb4:	e7ee      	b.n	8003c94 <quorem+0xf6>
	...

08003cb8 <_dtoa_r>:
 8003cb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003cbc:	ec57 6b10 	vmov	r6, r7, d0
 8003cc0:	b097      	sub	sp, #92	; 0x5c
 8003cc2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8003cc4:	9106      	str	r1, [sp, #24]
 8003cc6:	4604      	mov	r4, r0
 8003cc8:	920b      	str	r2, [sp, #44]	; 0x2c
 8003cca:	9312      	str	r3, [sp, #72]	; 0x48
 8003ccc:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8003cd0:	e9cd 6700 	strd	r6, r7, [sp]
 8003cd4:	b93d      	cbnz	r5, 8003ce6 <_dtoa_r+0x2e>
 8003cd6:	2010      	movs	r0, #16
 8003cd8:	f000 fdb4 	bl	8004844 <malloc>
 8003cdc:	6260      	str	r0, [r4, #36]	; 0x24
 8003cde:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8003ce2:	6005      	str	r5, [r0, #0]
 8003ce4:	60c5      	str	r5, [r0, #12]
 8003ce6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003ce8:	6819      	ldr	r1, [r3, #0]
 8003cea:	b151      	cbz	r1, 8003d02 <_dtoa_r+0x4a>
 8003cec:	685a      	ldr	r2, [r3, #4]
 8003cee:	604a      	str	r2, [r1, #4]
 8003cf0:	2301      	movs	r3, #1
 8003cf2:	4093      	lsls	r3, r2
 8003cf4:	608b      	str	r3, [r1, #8]
 8003cf6:	4620      	mov	r0, r4
 8003cf8:	f000 fdeb 	bl	80048d2 <_Bfree>
 8003cfc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003cfe:	2200      	movs	r2, #0
 8003d00:	601a      	str	r2, [r3, #0]
 8003d02:	1e3b      	subs	r3, r7, #0
 8003d04:	bfbb      	ittet	lt
 8003d06:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8003d0a:	9301      	strlt	r3, [sp, #4]
 8003d0c:	2300      	movge	r3, #0
 8003d0e:	2201      	movlt	r2, #1
 8003d10:	bfac      	ite	ge
 8003d12:	f8c8 3000 	strge.w	r3, [r8]
 8003d16:	f8c8 2000 	strlt.w	r2, [r8]
 8003d1a:	4baf      	ldr	r3, [pc, #700]	; (8003fd8 <_dtoa_r+0x320>)
 8003d1c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8003d20:	ea33 0308 	bics.w	r3, r3, r8
 8003d24:	d114      	bne.n	8003d50 <_dtoa_r+0x98>
 8003d26:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8003d28:	f242 730f 	movw	r3, #9999	; 0x270f
 8003d2c:	6013      	str	r3, [r2, #0]
 8003d2e:	9b00      	ldr	r3, [sp, #0]
 8003d30:	b923      	cbnz	r3, 8003d3c <_dtoa_r+0x84>
 8003d32:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8003d36:	2800      	cmp	r0, #0
 8003d38:	f000 8542 	beq.w	80047c0 <_dtoa_r+0xb08>
 8003d3c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003d3e:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8003fec <_dtoa_r+0x334>
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	f000 8544 	beq.w	80047d0 <_dtoa_r+0xb18>
 8003d48:	f10b 0303 	add.w	r3, fp, #3
 8003d4c:	f000 bd3e 	b.w	80047cc <_dtoa_r+0xb14>
 8003d50:	e9dd 6700 	ldrd	r6, r7, [sp]
 8003d54:	2200      	movs	r2, #0
 8003d56:	2300      	movs	r3, #0
 8003d58:	4630      	mov	r0, r6
 8003d5a:	4639      	mov	r1, r7
 8003d5c:	f7fc fe60 	bl	8000a20 <__aeabi_dcmpeq>
 8003d60:	4681      	mov	r9, r0
 8003d62:	b168      	cbz	r0, 8003d80 <_dtoa_r+0xc8>
 8003d64:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8003d66:	2301      	movs	r3, #1
 8003d68:	6013      	str	r3, [r2, #0]
 8003d6a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	f000 8524 	beq.w	80047ba <_dtoa_r+0xb02>
 8003d72:	4b9a      	ldr	r3, [pc, #616]	; (8003fdc <_dtoa_r+0x324>)
 8003d74:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8003d76:	f103 3bff 	add.w	fp, r3, #4294967295
 8003d7a:	6013      	str	r3, [r2, #0]
 8003d7c:	f000 bd28 	b.w	80047d0 <_dtoa_r+0xb18>
 8003d80:	aa14      	add	r2, sp, #80	; 0x50
 8003d82:	a915      	add	r1, sp, #84	; 0x54
 8003d84:	ec47 6b10 	vmov	d0, r6, r7
 8003d88:	4620      	mov	r0, r4
 8003d8a:	f000 fffa 	bl	8004d82 <__d2b>
 8003d8e:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8003d92:	9004      	str	r0, [sp, #16]
 8003d94:	2d00      	cmp	r5, #0
 8003d96:	d07c      	beq.n	8003e92 <_dtoa_r+0x1da>
 8003d98:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8003d9c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8003da0:	46b2      	mov	sl, r6
 8003da2:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8003da6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8003daa:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8003dae:	2200      	movs	r2, #0
 8003db0:	4b8b      	ldr	r3, [pc, #556]	; (8003fe0 <_dtoa_r+0x328>)
 8003db2:	4650      	mov	r0, sl
 8003db4:	4659      	mov	r1, fp
 8003db6:	f7fc fa13 	bl	80001e0 <__aeabi_dsub>
 8003dba:	a381      	add	r3, pc, #516	; (adr r3, 8003fc0 <_dtoa_r+0x308>)
 8003dbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dc0:	f7fc fbc6 	bl	8000550 <__aeabi_dmul>
 8003dc4:	a380      	add	r3, pc, #512	; (adr r3, 8003fc8 <_dtoa_r+0x310>)
 8003dc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dca:	f7fc fa0b 	bl	80001e4 <__adddf3>
 8003dce:	4606      	mov	r6, r0
 8003dd0:	4628      	mov	r0, r5
 8003dd2:	460f      	mov	r7, r1
 8003dd4:	f7fc fb52 	bl	800047c <__aeabi_i2d>
 8003dd8:	a37d      	add	r3, pc, #500	; (adr r3, 8003fd0 <_dtoa_r+0x318>)
 8003dda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dde:	f7fc fbb7 	bl	8000550 <__aeabi_dmul>
 8003de2:	4602      	mov	r2, r0
 8003de4:	460b      	mov	r3, r1
 8003de6:	4630      	mov	r0, r6
 8003de8:	4639      	mov	r1, r7
 8003dea:	f7fc f9fb 	bl	80001e4 <__adddf3>
 8003dee:	4606      	mov	r6, r0
 8003df0:	460f      	mov	r7, r1
 8003df2:	f7fc fe5d 	bl	8000ab0 <__aeabi_d2iz>
 8003df6:	2200      	movs	r2, #0
 8003df8:	4682      	mov	sl, r0
 8003dfa:	2300      	movs	r3, #0
 8003dfc:	4630      	mov	r0, r6
 8003dfe:	4639      	mov	r1, r7
 8003e00:	f7fc fe18 	bl	8000a34 <__aeabi_dcmplt>
 8003e04:	b148      	cbz	r0, 8003e1a <_dtoa_r+0x162>
 8003e06:	4650      	mov	r0, sl
 8003e08:	f7fc fb38 	bl	800047c <__aeabi_i2d>
 8003e0c:	4632      	mov	r2, r6
 8003e0e:	463b      	mov	r3, r7
 8003e10:	f7fc fe06 	bl	8000a20 <__aeabi_dcmpeq>
 8003e14:	b908      	cbnz	r0, 8003e1a <_dtoa_r+0x162>
 8003e16:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003e1a:	f1ba 0f16 	cmp.w	sl, #22
 8003e1e:	d859      	bhi.n	8003ed4 <_dtoa_r+0x21c>
 8003e20:	4970      	ldr	r1, [pc, #448]	; (8003fe4 <_dtoa_r+0x32c>)
 8003e22:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8003e26:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003e2a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003e2e:	f7fc fe1f 	bl	8000a70 <__aeabi_dcmpgt>
 8003e32:	2800      	cmp	r0, #0
 8003e34:	d050      	beq.n	8003ed8 <_dtoa_r+0x220>
 8003e36:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003e3a:	2300      	movs	r3, #0
 8003e3c:	930f      	str	r3, [sp, #60]	; 0x3c
 8003e3e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8003e40:	1b5d      	subs	r5, r3, r5
 8003e42:	f1b5 0801 	subs.w	r8, r5, #1
 8003e46:	bf49      	itett	mi
 8003e48:	f1c5 0301 	rsbmi	r3, r5, #1
 8003e4c:	2300      	movpl	r3, #0
 8003e4e:	9305      	strmi	r3, [sp, #20]
 8003e50:	f04f 0800 	movmi.w	r8, #0
 8003e54:	bf58      	it	pl
 8003e56:	9305      	strpl	r3, [sp, #20]
 8003e58:	f1ba 0f00 	cmp.w	sl, #0
 8003e5c:	db3e      	blt.n	8003edc <_dtoa_r+0x224>
 8003e5e:	2300      	movs	r3, #0
 8003e60:	44d0      	add	r8, sl
 8003e62:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8003e66:	9307      	str	r3, [sp, #28]
 8003e68:	9b06      	ldr	r3, [sp, #24]
 8003e6a:	2b09      	cmp	r3, #9
 8003e6c:	f200 8090 	bhi.w	8003f90 <_dtoa_r+0x2d8>
 8003e70:	2b05      	cmp	r3, #5
 8003e72:	bfc4      	itt	gt
 8003e74:	3b04      	subgt	r3, #4
 8003e76:	9306      	strgt	r3, [sp, #24]
 8003e78:	9b06      	ldr	r3, [sp, #24]
 8003e7a:	f1a3 0302 	sub.w	r3, r3, #2
 8003e7e:	bfcc      	ite	gt
 8003e80:	2500      	movgt	r5, #0
 8003e82:	2501      	movle	r5, #1
 8003e84:	2b03      	cmp	r3, #3
 8003e86:	f200 808f 	bhi.w	8003fa8 <_dtoa_r+0x2f0>
 8003e8a:	e8df f003 	tbb	[pc, r3]
 8003e8e:	7f7d      	.short	0x7f7d
 8003e90:	7131      	.short	0x7131
 8003e92:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8003e96:	441d      	add	r5, r3
 8003e98:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8003e9c:	2820      	cmp	r0, #32
 8003e9e:	dd13      	ble.n	8003ec8 <_dtoa_r+0x210>
 8003ea0:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8003ea4:	9b00      	ldr	r3, [sp, #0]
 8003ea6:	fa08 f800 	lsl.w	r8, r8, r0
 8003eaa:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8003eae:	fa23 f000 	lsr.w	r0, r3, r0
 8003eb2:	ea48 0000 	orr.w	r0, r8, r0
 8003eb6:	f7fc fad1 	bl	800045c <__aeabi_ui2d>
 8003eba:	2301      	movs	r3, #1
 8003ebc:	4682      	mov	sl, r0
 8003ebe:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8003ec2:	3d01      	subs	r5, #1
 8003ec4:	9313      	str	r3, [sp, #76]	; 0x4c
 8003ec6:	e772      	b.n	8003dae <_dtoa_r+0xf6>
 8003ec8:	9b00      	ldr	r3, [sp, #0]
 8003eca:	f1c0 0020 	rsb	r0, r0, #32
 8003ece:	fa03 f000 	lsl.w	r0, r3, r0
 8003ed2:	e7f0      	b.n	8003eb6 <_dtoa_r+0x1fe>
 8003ed4:	2301      	movs	r3, #1
 8003ed6:	e7b1      	b.n	8003e3c <_dtoa_r+0x184>
 8003ed8:	900f      	str	r0, [sp, #60]	; 0x3c
 8003eda:	e7b0      	b.n	8003e3e <_dtoa_r+0x186>
 8003edc:	9b05      	ldr	r3, [sp, #20]
 8003ede:	eba3 030a 	sub.w	r3, r3, sl
 8003ee2:	9305      	str	r3, [sp, #20]
 8003ee4:	f1ca 0300 	rsb	r3, sl, #0
 8003ee8:	9307      	str	r3, [sp, #28]
 8003eea:	2300      	movs	r3, #0
 8003eec:	930e      	str	r3, [sp, #56]	; 0x38
 8003eee:	e7bb      	b.n	8003e68 <_dtoa_r+0x1b0>
 8003ef0:	2301      	movs	r3, #1
 8003ef2:	930a      	str	r3, [sp, #40]	; 0x28
 8003ef4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	dd59      	ble.n	8003fae <_dtoa_r+0x2f6>
 8003efa:	9302      	str	r3, [sp, #8]
 8003efc:	4699      	mov	r9, r3
 8003efe:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8003f00:	2200      	movs	r2, #0
 8003f02:	6072      	str	r2, [r6, #4]
 8003f04:	2204      	movs	r2, #4
 8003f06:	f102 0014 	add.w	r0, r2, #20
 8003f0a:	4298      	cmp	r0, r3
 8003f0c:	6871      	ldr	r1, [r6, #4]
 8003f0e:	d953      	bls.n	8003fb8 <_dtoa_r+0x300>
 8003f10:	4620      	mov	r0, r4
 8003f12:	f000 fcaa 	bl	800486a <_Balloc>
 8003f16:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003f18:	6030      	str	r0, [r6, #0]
 8003f1a:	f1b9 0f0e 	cmp.w	r9, #14
 8003f1e:	f8d3 b000 	ldr.w	fp, [r3]
 8003f22:	f200 80e6 	bhi.w	80040f2 <_dtoa_r+0x43a>
 8003f26:	2d00      	cmp	r5, #0
 8003f28:	f000 80e3 	beq.w	80040f2 <_dtoa_r+0x43a>
 8003f2c:	ed9d 7b00 	vldr	d7, [sp]
 8003f30:	f1ba 0f00 	cmp.w	sl, #0
 8003f34:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8003f38:	dd74      	ble.n	8004024 <_dtoa_r+0x36c>
 8003f3a:	4a2a      	ldr	r2, [pc, #168]	; (8003fe4 <_dtoa_r+0x32c>)
 8003f3c:	f00a 030f 	and.w	r3, sl, #15
 8003f40:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8003f44:	ed93 7b00 	vldr	d7, [r3]
 8003f48:	ea4f 162a 	mov.w	r6, sl, asr #4
 8003f4c:	06f0      	lsls	r0, r6, #27
 8003f4e:	ed8d 7b08 	vstr	d7, [sp, #32]
 8003f52:	d565      	bpl.n	8004020 <_dtoa_r+0x368>
 8003f54:	4b24      	ldr	r3, [pc, #144]	; (8003fe8 <_dtoa_r+0x330>)
 8003f56:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8003f5a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8003f5e:	f7fc fc21 	bl	80007a4 <__aeabi_ddiv>
 8003f62:	e9cd 0100 	strd	r0, r1, [sp]
 8003f66:	f006 060f 	and.w	r6, r6, #15
 8003f6a:	2503      	movs	r5, #3
 8003f6c:	4f1e      	ldr	r7, [pc, #120]	; (8003fe8 <_dtoa_r+0x330>)
 8003f6e:	e04c      	b.n	800400a <_dtoa_r+0x352>
 8003f70:	2301      	movs	r3, #1
 8003f72:	930a      	str	r3, [sp, #40]	; 0x28
 8003f74:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003f76:	4453      	add	r3, sl
 8003f78:	f103 0901 	add.w	r9, r3, #1
 8003f7c:	9302      	str	r3, [sp, #8]
 8003f7e:	464b      	mov	r3, r9
 8003f80:	2b01      	cmp	r3, #1
 8003f82:	bfb8      	it	lt
 8003f84:	2301      	movlt	r3, #1
 8003f86:	e7ba      	b.n	8003efe <_dtoa_r+0x246>
 8003f88:	2300      	movs	r3, #0
 8003f8a:	e7b2      	b.n	8003ef2 <_dtoa_r+0x23a>
 8003f8c:	2300      	movs	r3, #0
 8003f8e:	e7f0      	b.n	8003f72 <_dtoa_r+0x2ba>
 8003f90:	2501      	movs	r5, #1
 8003f92:	2300      	movs	r3, #0
 8003f94:	9306      	str	r3, [sp, #24]
 8003f96:	950a      	str	r5, [sp, #40]	; 0x28
 8003f98:	f04f 33ff 	mov.w	r3, #4294967295
 8003f9c:	9302      	str	r3, [sp, #8]
 8003f9e:	4699      	mov	r9, r3
 8003fa0:	2200      	movs	r2, #0
 8003fa2:	2312      	movs	r3, #18
 8003fa4:	920b      	str	r2, [sp, #44]	; 0x2c
 8003fa6:	e7aa      	b.n	8003efe <_dtoa_r+0x246>
 8003fa8:	2301      	movs	r3, #1
 8003faa:	930a      	str	r3, [sp, #40]	; 0x28
 8003fac:	e7f4      	b.n	8003f98 <_dtoa_r+0x2e0>
 8003fae:	2301      	movs	r3, #1
 8003fb0:	9302      	str	r3, [sp, #8]
 8003fb2:	4699      	mov	r9, r3
 8003fb4:	461a      	mov	r2, r3
 8003fb6:	e7f5      	b.n	8003fa4 <_dtoa_r+0x2ec>
 8003fb8:	3101      	adds	r1, #1
 8003fba:	6071      	str	r1, [r6, #4]
 8003fbc:	0052      	lsls	r2, r2, #1
 8003fbe:	e7a2      	b.n	8003f06 <_dtoa_r+0x24e>
 8003fc0:	636f4361 	.word	0x636f4361
 8003fc4:	3fd287a7 	.word	0x3fd287a7
 8003fc8:	8b60c8b3 	.word	0x8b60c8b3
 8003fcc:	3fc68a28 	.word	0x3fc68a28
 8003fd0:	509f79fb 	.word	0x509f79fb
 8003fd4:	3fd34413 	.word	0x3fd34413
 8003fd8:	7ff00000 	.word	0x7ff00000
 8003fdc:	08004fb1 	.word	0x08004fb1
 8003fe0:	3ff80000 	.word	0x3ff80000
 8003fe4:	08004fe8 	.word	0x08004fe8
 8003fe8:	08004fc0 	.word	0x08004fc0
 8003fec:	08004fbb 	.word	0x08004fbb
 8003ff0:	07f1      	lsls	r1, r6, #31
 8003ff2:	d508      	bpl.n	8004006 <_dtoa_r+0x34e>
 8003ff4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8003ff8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003ffc:	f7fc faa8 	bl	8000550 <__aeabi_dmul>
 8004000:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8004004:	3501      	adds	r5, #1
 8004006:	1076      	asrs	r6, r6, #1
 8004008:	3708      	adds	r7, #8
 800400a:	2e00      	cmp	r6, #0
 800400c:	d1f0      	bne.n	8003ff0 <_dtoa_r+0x338>
 800400e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004012:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004016:	f7fc fbc5 	bl	80007a4 <__aeabi_ddiv>
 800401a:	e9cd 0100 	strd	r0, r1, [sp]
 800401e:	e01a      	b.n	8004056 <_dtoa_r+0x39e>
 8004020:	2502      	movs	r5, #2
 8004022:	e7a3      	b.n	8003f6c <_dtoa_r+0x2b4>
 8004024:	f000 80a0 	beq.w	8004168 <_dtoa_r+0x4b0>
 8004028:	f1ca 0600 	rsb	r6, sl, #0
 800402c:	4b9f      	ldr	r3, [pc, #636]	; (80042ac <_dtoa_r+0x5f4>)
 800402e:	4fa0      	ldr	r7, [pc, #640]	; (80042b0 <_dtoa_r+0x5f8>)
 8004030:	f006 020f 	and.w	r2, r6, #15
 8004034:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004038:	e9d3 2300 	ldrd	r2, r3, [r3]
 800403c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004040:	f7fc fa86 	bl	8000550 <__aeabi_dmul>
 8004044:	e9cd 0100 	strd	r0, r1, [sp]
 8004048:	1136      	asrs	r6, r6, #4
 800404a:	2300      	movs	r3, #0
 800404c:	2502      	movs	r5, #2
 800404e:	2e00      	cmp	r6, #0
 8004050:	d17f      	bne.n	8004152 <_dtoa_r+0x49a>
 8004052:	2b00      	cmp	r3, #0
 8004054:	d1e1      	bne.n	800401a <_dtoa_r+0x362>
 8004056:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004058:	2b00      	cmp	r3, #0
 800405a:	f000 8087 	beq.w	800416c <_dtoa_r+0x4b4>
 800405e:	e9dd 6700 	ldrd	r6, r7, [sp]
 8004062:	2200      	movs	r2, #0
 8004064:	4b93      	ldr	r3, [pc, #588]	; (80042b4 <_dtoa_r+0x5fc>)
 8004066:	4630      	mov	r0, r6
 8004068:	4639      	mov	r1, r7
 800406a:	f7fc fce3 	bl	8000a34 <__aeabi_dcmplt>
 800406e:	2800      	cmp	r0, #0
 8004070:	d07c      	beq.n	800416c <_dtoa_r+0x4b4>
 8004072:	f1b9 0f00 	cmp.w	r9, #0
 8004076:	d079      	beq.n	800416c <_dtoa_r+0x4b4>
 8004078:	9b02      	ldr	r3, [sp, #8]
 800407a:	2b00      	cmp	r3, #0
 800407c:	dd35      	ble.n	80040ea <_dtoa_r+0x432>
 800407e:	f10a 33ff 	add.w	r3, sl, #4294967295
 8004082:	9308      	str	r3, [sp, #32]
 8004084:	4639      	mov	r1, r7
 8004086:	2200      	movs	r2, #0
 8004088:	4b8b      	ldr	r3, [pc, #556]	; (80042b8 <_dtoa_r+0x600>)
 800408a:	4630      	mov	r0, r6
 800408c:	f7fc fa60 	bl	8000550 <__aeabi_dmul>
 8004090:	e9cd 0100 	strd	r0, r1, [sp]
 8004094:	9f02      	ldr	r7, [sp, #8]
 8004096:	3501      	adds	r5, #1
 8004098:	4628      	mov	r0, r5
 800409a:	f7fc f9ef 	bl	800047c <__aeabi_i2d>
 800409e:	e9dd 2300 	ldrd	r2, r3, [sp]
 80040a2:	f7fc fa55 	bl	8000550 <__aeabi_dmul>
 80040a6:	2200      	movs	r2, #0
 80040a8:	4b84      	ldr	r3, [pc, #528]	; (80042bc <_dtoa_r+0x604>)
 80040aa:	f7fc f89b 	bl	80001e4 <__adddf3>
 80040ae:	4605      	mov	r5, r0
 80040b0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80040b4:	2f00      	cmp	r7, #0
 80040b6:	d15d      	bne.n	8004174 <_dtoa_r+0x4bc>
 80040b8:	2200      	movs	r2, #0
 80040ba:	4b81      	ldr	r3, [pc, #516]	; (80042c0 <_dtoa_r+0x608>)
 80040bc:	e9dd 0100 	ldrd	r0, r1, [sp]
 80040c0:	f7fc f88e 	bl	80001e0 <__aeabi_dsub>
 80040c4:	462a      	mov	r2, r5
 80040c6:	4633      	mov	r3, r6
 80040c8:	e9cd 0100 	strd	r0, r1, [sp]
 80040cc:	f7fc fcd0 	bl	8000a70 <__aeabi_dcmpgt>
 80040d0:	2800      	cmp	r0, #0
 80040d2:	f040 8288 	bne.w	80045e6 <_dtoa_r+0x92e>
 80040d6:	462a      	mov	r2, r5
 80040d8:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80040dc:	e9dd 0100 	ldrd	r0, r1, [sp]
 80040e0:	f7fc fca8 	bl	8000a34 <__aeabi_dcmplt>
 80040e4:	2800      	cmp	r0, #0
 80040e6:	f040 827c 	bne.w	80045e2 <_dtoa_r+0x92a>
 80040ea:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80040ee:	e9cd 2300 	strd	r2, r3, [sp]
 80040f2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	f2c0 8150 	blt.w	800439a <_dtoa_r+0x6e2>
 80040fa:	f1ba 0f0e 	cmp.w	sl, #14
 80040fe:	f300 814c 	bgt.w	800439a <_dtoa_r+0x6e2>
 8004102:	4b6a      	ldr	r3, [pc, #424]	; (80042ac <_dtoa_r+0x5f4>)
 8004104:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8004108:	ed93 7b00 	vldr	d7, [r3]
 800410c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800410e:	2b00      	cmp	r3, #0
 8004110:	ed8d 7b02 	vstr	d7, [sp, #8]
 8004114:	f280 80d8 	bge.w	80042c8 <_dtoa_r+0x610>
 8004118:	f1b9 0f00 	cmp.w	r9, #0
 800411c:	f300 80d4 	bgt.w	80042c8 <_dtoa_r+0x610>
 8004120:	f040 825e 	bne.w	80045e0 <_dtoa_r+0x928>
 8004124:	2200      	movs	r2, #0
 8004126:	4b66      	ldr	r3, [pc, #408]	; (80042c0 <_dtoa_r+0x608>)
 8004128:	ec51 0b17 	vmov	r0, r1, d7
 800412c:	f7fc fa10 	bl	8000550 <__aeabi_dmul>
 8004130:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004134:	f7fc fc92 	bl	8000a5c <__aeabi_dcmpge>
 8004138:	464f      	mov	r7, r9
 800413a:	464e      	mov	r6, r9
 800413c:	2800      	cmp	r0, #0
 800413e:	f040 8234 	bne.w	80045aa <_dtoa_r+0x8f2>
 8004142:	2331      	movs	r3, #49	; 0x31
 8004144:	f10b 0501 	add.w	r5, fp, #1
 8004148:	f88b 3000 	strb.w	r3, [fp]
 800414c:	f10a 0a01 	add.w	sl, sl, #1
 8004150:	e22f      	b.n	80045b2 <_dtoa_r+0x8fa>
 8004152:	07f2      	lsls	r2, r6, #31
 8004154:	d505      	bpl.n	8004162 <_dtoa_r+0x4aa>
 8004156:	e9d7 2300 	ldrd	r2, r3, [r7]
 800415a:	f7fc f9f9 	bl	8000550 <__aeabi_dmul>
 800415e:	3501      	adds	r5, #1
 8004160:	2301      	movs	r3, #1
 8004162:	1076      	asrs	r6, r6, #1
 8004164:	3708      	adds	r7, #8
 8004166:	e772      	b.n	800404e <_dtoa_r+0x396>
 8004168:	2502      	movs	r5, #2
 800416a:	e774      	b.n	8004056 <_dtoa_r+0x39e>
 800416c:	f8cd a020 	str.w	sl, [sp, #32]
 8004170:	464f      	mov	r7, r9
 8004172:	e791      	b.n	8004098 <_dtoa_r+0x3e0>
 8004174:	4b4d      	ldr	r3, [pc, #308]	; (80042ac <_dtoa_r+0x5f4>)
 8004176:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800417a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800417e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004180:	2b00      	cmp	r3, #0
 8004182:	d047      	beq.n	8004214 <_dtoa_r+0x55c>
 8004184:	4602      	mov	r2, r0
 8004186:	460b      	mov	r3, r1
 8004188:	2000      	movs	r0, #0
 800418a:	494e      	ldr	r1, [pc, #312]	; (80042c4 <_dtoa_r+0x60c>)
 800418c:	f7fc fb0a 	bl	80007a4 <__aeabi_ddiv>
 8004190:	462a      	mov	r2, r5
 8004192:	4633      	mov	r3, r6
 8004194:	f7fc f824 	bl	80001e0 <__aeabi_dsub>
 8004198:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800419c:	465d      	mov	r5, fp
 800419e:	e9dd 0100 	ldrd	r0, r1, [sp]
 80041a2:	f7fc fc85 	bl	8000ab0 <__aeabi_d2iz>
 80041a6:	4606      	mov	r6, r0
 80041a8:	f7fc f968 	bl	800047c <__aeabi_i2d>
 80041ac:	4602      	mov	r2, r0
 80041ae:	460b      	mov	r3, r1
 80041b0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80041b4:	f7fc f814 	bl	80001e0 <__aeabi_dsub>
 80041b8:	3630      	adds	r6, #48	; 0x30
 80041ba:	f805 6b01 	strb.w	r6, [r5], #1
 80041be:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80041c2:	e9cd 0100 	strd	r0, r1, [sp]
 80041c6:	f7fc fc35 	bl	8000a34 <__aeabi_dcmplt>
 80041ca:	2800      	cmp	r0, #0
 80041cc:	d163      	bne.n	8004296 <_dtoa_r+0x5de>
 80041ce:	e9dd 2300 	ldrd	r2, r3, [sp]
 80041d2:	2000      	movs	r0, #0
 80041d4:	4937      	ldr	r1, [pc, #220]	; (80042b4 <_dtoa_r+0x5fc>)
 80041d6:	f7fc f803 	bl	80001e0 <__aeabi_dsub>
 80041da:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80041de:	f7fc fc29 	bl	8000a34 <__aeabi_dcmplt>
 80041e2:	2800      	cmp	r0, #0
 80041e4:	f040 80b7 	bne.w	8004356 <_dtoa_r+0x69e>
 80041e8:	eba5 030b 	sub.w	r3, r5, fp
 80041ec:	429f      	cmp	r7, r3
 80041ee:	f77f af7c 	ble.w	80040ea <_dtoa_r+0x432>
 80041f2:	2200      	movs	r2, #0
 80041f4:	4b30      	ldr	r3, [pc, #192]	; (80042b8 <_dtoa_r+0x600>)
 80041f6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80041fa:	f7fc f9a9 	bl	8000550 <__aeabi_dmul>
 80041fe:	2200      	movs	r2, #0
 8004200:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8004204:	4b2c      	ldr	r3, [pc, #176]	; (80042b8 <_dtoa_r+0x600>)
 8004206:	e9dd 0100 	ldrd	r0, r1, [sp]
 800420a:	f7fc f9a1 	bl	8000550 <__aeabi_dmul>
 800420e:	e9cd 0100 	strd	r0, r1, [sp]
 8004212:	e7c4      	b.n	800419e <_dtoa_r+0x4e6>
 8004214:	462a      	mov	r2, r5
 8004216:	4633      	mov	r3, r6
 8004218:	f7fc f99a 	bl	8000550 <__aeabi_dmul>
 800421c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8004220:	eb0b 0507 	add.w	r5, fp, r7
 8004224:	465e      	mov	r6, fp
 8004226:	e9dd 0100 	ldrd	r0, r1, [sp]
 800422a:	f7fc fc41 	bl	8000ab0 <__aeabi_d2iz>
 800422e:	4607      	mov	r7, r0
 8004230:	f7fc f924 	bl	800047c <__aeabi_i2d>
 8004234:	3730      	adds	r7, #48	; 0x30
 8004236:	4602      	mov	r2, r0
 8004238:	460b      	mov	r3, r1
 800423a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800423e:	f7fb ffcf 	bl	80001e0 <__aeabi_dsub>
 8004242:	f806 7b01 	strb.w	r7, [r6], #1
 8004246:	42ae      	cmp	r6, r5
 8004248:	e9cd 0100 	strd	r0, r1, [sp]
 800424c:	f04f 0200 	mov.w	r2, #0
 8004250:	d126      	bne.n	80042a0 <_dtoa_r+0x5e8>
 8004252:	4b1c      	ldr	r3, [pc, #112]	; (80042c4 <_dtoa_r+0x60c>)
 8004254:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004258:	f7fb ffc4 	bl	80001e4 <__adddf3>
 800425c:	4602      	mov	r2, r0
 800425e:	460b      	mov	r3, r1
 8004260:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004264:	f7fc fc04 	bl	8000a70 <__aeabi_dcmpgt>
 8004268:	2800      	cmp	r0, #0
 800426a:	d174      	bne.n	8004356 <_dtoa_r+0x69e>
 800426c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8004270:	2000      	movs	r0, #0
 8004272:	4914      	ldr	r1, [pc, #80]	; (80042c4 <_dtoa_r+0x60c>)
 8004274:	f7fb ffb4 	bl	80001e0 <__aeabi_dsub>
 8004278:	4602      	mov	r2, r0
 800427a:	460b      	mov	r3, r1
 800427c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004280:	f7fc fbd8 	bl	8000a34 <__aeabi_dcmplt>
 8004284:	2800      	cmp	r0, #0
 8004286:	f43f af30 	beq.w	80040ea <_dtoa_r+0x432>
 800428a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800428e:	2b30      	cmp	r3, #48	; 0x30
 8004290:	f105 32ff 	add.w	r2, r5, #4294967295
 8004294:	d002      	beq.n	800429c <_dtoa_r+0x5e4>
 8004296:	f8dd a020 	ldr.w	sl, [sp, #32]
 800429a:	e04a      	b.n	8004332 <_dtoa_r+0x67a>
 800429c:	4615      	mov	r5, r2
 800429e:	e7f4      	b.n	800428a <_dtoa_r+0x5d2>
 80042a0:	4b05      	ldr	r3, [pc, #20]	; (80042b8 <_dtoa_r+0x600>)
 80042a2:	f7fc f955 	bl	8000550 <__aeabi_dmul>
 80042a6:	e9cd 0100 	strd	r0, r1, [sp]
 80042aa:	e7bc      	b.n	8004226 <_dtoa_r+0x56e>
 80042ac:	08004fe8 	.word	0x08004fe8
 80042b0:	08004fc0 	.word	0x08004fc0
 80042b4:	3ff00000 	.word	0x3ff00000
 80042b8:	40240000 	.word	0x40240000
 80042bc:	401c0000 	.word	0x401c0000
 80042c0:	40140000 	.word	0x40140000
 80042c4:	3fe00000 	.word	0x3fe00000
 80042c8:	e9dd 6700 	ldrd	r6, r7, [sp]
 80042cc:	465d      	mov	r5, fp
 80042ce:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80042d2:	4630      	mov	r0, r6
 80042d4:	4639      	mov	r1, r7
 80042d6:	f7fc fa65 	bl	80007a4 <__aeabi_ddiv>
 80042da:	f7fc fbe9 	bl	8000ab0 <__aeabi_d2iz>
 80042de:	4680      	mov	r8, r0
 80042e0:	f7fc f8cc 	bl	800047c <__aeabi_i2d>
 80042e4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80042e8:	f7fc f932 	bl	8000550 <__aeabi_dmul>
 80042ec:	4602      	mov	r2, r0
 80042ee:	460b      	mov	r3, r1
 80042f0:	4630      	mov	r0, r6
 80042f2:	4639      	mov	r1, r7
 80042f4:	f108 0630 	add.w	r6, r8, #48	; 0x30
 80042f8:	f7fb ff72 	bl	80001e0 <__aeabi_dsub>
 80042fc:	f805 6b01 	strb.w	r6, [r5], #1
 8004300:	eba5 060b 	sub.w	r6, r5, fp
 8004304:	45b1      	cmp	r9, r6
 8004306:	4602      	mov	r2, r0
 8004308:	460b      	mov	r3, r1
 800430a:	d139      	bne.n	8004380 <_dtoa_r+0x6c8>
 800430c:	f7fb ff6a 	bl	80001e4 <__adddf3>
 8004310:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004314:	4606      	mov	r6, r0
 8004316:	460f      	mov	r7, r1
 8004318:	f7fc fbaa 	bl	8000a70 <__aeabi_dcmpgt>
 800431c:	b9c8      	cbnz	r0, 8004352 <_dtoa_r+0x69a>
 800431e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004322:	4630      	mov	r0, r6
 8004324:	4639      	mov	r1, r7
 8004326:	f7fc fb7b 	bl	8000a20 <__aeabi_dcmpeq>
 800432a:	b110      	cbz	r0, 8004332 <_dtoa_r+0x67a>
 800432c:	f018 0f01 	tst.w	r8, #1
 8004330:	d10f      	bne.n	8004352 <_dtoa_r+0x69a>
 8004332:	9904      	ldr	r1, [sp, #16]
 8004334:	4620      	mov	r0, r4
 8004336:	f000 facc 	bl	80048d2 <_Bfree>
 800433a:	2300      	movs	r3, #0
 800433c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800433e:	702b      	strb	r3, [r5, #0]
 8004340:	f10a 0301 	add.w	r3, sl, #1
 8004344:	6013      	str	r3, [r2, #0]
 8004346:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004348:	2b00      	cmp	r3, #0
 800434a:	f000 8241 	beq.w	80047d0 <_dtoa_r+0xb18>
 800434e:	601d      	str	r5, [r3, #0]
 8004350:	e23e      	b.n	80047d0 <_dtoa_r+0xb18>
 8004352:	f8cd a020 	str.w	sl, [sp, #32]
 8004356:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800435a:	2a39      	cmp	r2, #57	; 0x39
 800435c:	f105 33ff 	add.w	r3, r5, #4294967295
 8004360:	d108      	bne.n	8004374 <_dtoa_r+0x6bc>
 8004362:	459b      	cmp	fp, r3
 8004364:	d10a      	bne.n	800437c <_dtoa_r+0x6c4>
 8004366:	9b08      	ldr	r3, [sp, #32]
 8004368:	3301      	adds	r3, #1
 800436a:	9308      	str	r3, [sp, #32]
 800436c:	2330      	movs	r3, #48	; 0x30
 800436e:	f88b 3000 	strb.w	r3, [fp]
 8004372:	465b      	mov	r3, fp
 8004374:	781a      	ldrb	r2, [r3, #0]
 8004376:	3201      	adds	r2, #1
 8004378:	701a      	strb	r2, [r3, #0]
 800437a:	e78c      	b.n	8004296 <_dtoa_r+0x5de>
 800437c:	461d      	mov	r5, r3
 800437e:	e7ea      	b.n	8004356 <_dtoa_r+0x69e>
 8004380:	2200      	movs	r2, #0
 8004382:	4b9b      	ldr	r3, [pc, #620]	; (80045f0 <_dtoa_r+0x938>)
 8004384:	f7fc f8e4 	bl	8000550 <__aeabi_dmul>
 8004388:	2200      	movs	r2, #0
 800438a:	2300      	movs	r3, #0
 800438c:	4606      	mov	r6, r0
 800438e:	460f      	mov	r7, r1
 8004390:	f7fc fb46 	bl	8000a20 <__aeabi_dcmpeq>
 8004394:	2800      	cmp	r0, #0
 8004396:	d09a      	beq.n	80042ce <_dtoa_r+0x616>
 8004398:	e7cb      	b.n	8004332 <_dtoa_r+0x67a>
 800439a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800439c:	2a00      	cmp	r2, #0
 800439e:	f000 808b 	beq.w	80044b8 <_dtoa_r+0x800>
 80043a2:	9a06      	ldr	r2, [sp, #24]
 80043a4:	2a01      	cmp	r2, #1
 80043a6:	dc6e      	bgt.n	8004486 <_dtoa_r+0x7ce>
 80043a8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80043aa:	2a00      	cmp	r2, #0
 80043ac:	d067      	beq.n	800447e <_dtoa_r+0x7c6>
 80043ae:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80043b2:	9f07      	ldr	r7, [sp, #28]
 80043b4:	9d05      	ldr	r5, [sp, #20]
 80043b6:	9a05      	ldr	r2, [sp, #20]
 80043b8:	2101      	movs	r1, #1
 80043ba:	441a      	add	r2, r3
 80043bc:	4620      	mov	r0, r4
 80043be:	9205      	str	r2, [sp, #20]
 80043c0:	4498      	add	r8, r3
 80043c2:	f000 fb26 	bl	8004a12 <__i2b>
 80043c6:	4606      	mov	r6, r0
 80043c8:	2d00      	cmp	r5, #0
 80043ca:	dd0c      	ble.n	80043e6 <_dtoa_r+0x72e>
 80043cc:	f1b8 0f00 	cmp.w	r8, #0
 80043d0:	dd09      	ble.n	80043e6 <_dtoa_r+0x72e>
 80043d2:	4545      	cmp	r5, r8
 80043d4:	9a05      	ldr	r2, [sp, #20]
 80043d6:	462b      	mov	r3, r5
 80043d8:	bfa8      	it	ge
 80043da:	4643      	movge	r3, r8
 80043dc:	1ad2      	subs	r2, r2, r3
 80043de:	9205      	str	r2, [sp, #20]
 80043e0:	1aed      	subs	r5, r5, r3
 80043e2:	eba8 0803 	sub.w	r8, r8, r3
 80043e6:	9b07      	ldr	r3, [sp, #28]
 80043e8:	b1eb      	cbz	r3, 8004426 <_dtoa_r+0x76e>
 80043ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d067      	beq.n	80044c0 <_dtoa_r+0x808>
 80043f0:	b18f      	cbz	r7, 8004416 <_dtoa_r+0x75e>
 80043f2:	4631      	mov	r1, r6
 80043f4:	463a      	mov	r2, r7
 80043f6:	4620      	mov	r0, r4
 80043f8:	f000 fbaa 	bl	8004b50 <__pow5mult>
 80043fc:	9a04      	ldr	r2, [sp, #16]
 80043fe:	4601      	mov	r1, r0
 8004400:	4606      	mov	r6, r0
 8004402:	4620      	mov	r0, r4
 8004404:	f000 fb0e 	bl	8004a24 <__multiply>
 8004408:	9904      	ldr	r1, [sp, #16]
 800440a:	9008      	str	r0, [sp, #32]
 800440c:	4620      	mov	r0, r4
 800440e:	f000 fa60 	bl	80048d2 <_Bfree>
 8004412:	9b08      	ldr	r3, [sp, #32]
 8004414:	9304      	str	r3, [sp, #16]
 8004416:	9b07      	ldr	r3, [sp, #28]
 8004418:	1bda      	subs	r2, r3, r7
 800441a:	d004      	beq.n	8004426 <_dtoa_r+0x76e>
 800441c:	9904      	ldr	r1, [sp, #16]
 800441e:	4620      	mov	r0, r4
 8004420:	f000 fb96 	bl	8004b50 <__pow5mult>
 8004424:	9004      	str	r0, [sp, #16]
 8004426:	2101      	movs	r1, #1
 8004428:	4620      	mov	r0, r4
 800442a:	f000 faf2 	bl	8004a12 <__i2b>
 800442e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004430:	4607      	mov	r7, r0
 8004432:	2b00      	cmp	r3, #0
 8004434:	f000 81d0 	beq.w	80047d8 <_dtoa_r+0xb20>
 8004438:	461a      	mov	r2, r3
 800443a:	4601      	mov	r1, r0
 800443c:	4620      	mov	r0, r4
 800443e:	f000 fb87 	bl	8004b50 <__pow5mult>
 8004442:	9b06      	ldr	r3, [sp, #24]
 8004444:	2b01      	cmp	r3, #1
 8004446:	4607      	mov	r7, r0
 8004448:	dc40      	bgt.n	80044cc <_dtoa_r+0x814>
 800444a:	9b00      	ldr	r3, [sp, #0]
 800444c:	2b00      	cmp	r3, #0
 800444e:	d139      	bne.n	80044c4 <_dtoa_r+0x80c>
 8004450:	9b01      	ldr	r3, [sp, #4]
 8004452:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004456:	2b00      	cmp	r3, #0
 8004458:	d136      	bne.n	80044c8 <_dtoa_r+0x810>
 800445a:	9b01      	ldr	r3, [sp, #4]
 800445c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004460:	0d1b      	lsrs	r3, r3, #20
 8004462:	051b      	lsls	r3, r3, #20
 8004464:	b12b      	cbz	r3, 8004472 <_dtoa_r+0x7ba>
 8004466:	9b05      	ldr	r3, [sp, #20]
 8004468:	3301      	adds	r3, #1
 800446a:	9305      	str	r3, [sp, #20]
 800446c:	f108 0801 	add.w	r8, r8, #1
 8004470:	2301      	movs	r3, #1
 8004472:	9307      	str	r3, [sp, #28]
 8004474:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004476:	2b00      	cmp	r3, #0
 8004478:	d12a      	bne.n	80044d0 <_dtoa_r+0x818>
 800447a:	2001      	movs	r0, #1
 800447c:	e030      	b.n	80044e0 <_dtoa_r+0x828>
 800447e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8004480:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8004484:	e795      	b.n	80043b2 <_dtoa_r+0x6fa>
 8004486:	9b07      	ldr	r3, [sp, #28]
 8004488:	f109 37ff 	add.w	r7, r9, #4294967295
 800448c:	42bb      	cmp	r3, r7
 800448e:	bfbf      	itttt	lt
 8004490:	9b07      	ldrlt	r3, [sp, #28]
 8004492:	9707      	strlt	r7, [sp, #28]
 8004494:	1afa      	sublt	r2, r7, r3
 8004496:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8004498:	bfbb      	ittet	lt
 800449a:	189b      	addlt	r3, r3, r2
 800449c:	930e      	strlt	r3, [sp, #56]	; 0x38
 800449e:	1bdf      	subge	r7, r3, r7
 80044a0:	2700      	movlt	r7, #0
 80044a2:	f1b9 0f00 	cmp.w	r9, #0
 80044a6:	bfb5      	itete	lt
 80044a8:	9b05      	ldrlt	r3, [sp, #20]
 80044aa:	9d05      	ldrge	r5, [sp, #20]
 80044ac:	eba3 0509 	sublt.w	r5, r3, r9
 80044b0:	464b      	movge	r3, r9
 80044b2:	bfb8      	it	lt
 80044b4:	2300      	movlt	r3, #0
 80044b6:	e77e      	b.n	80043b6 <_dtoa_r+0x6fe>
 80044b8:	9f07      	ldr	r7, [sp, #28]
 80044ba:	9d05      	ldr	r5, [sp, #20]
 80044bc:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 80044be:	e783      	b.n	80043c8 <_dtoa_r+0x710>
 80044c0:	9a07      	ldr	r2, [sp, #28]
 80044c2:	e7ab      	b.n	800441c <_dtoa_r+0x764>
 80044c4:	2300      	movs	r3, #0
 80044c6:	e7d4      	b.n	8004472 <_dtoa_r+0x7ba>
 80044c8:	9b00      	ldr	r3, [sp, #0]
 80044ca:	e7d2      	b.n	8004472 <_dtoa_r+0x7ba>
 80044cc:	2300      	movs	r3, #0
 80044ce:	9307      	str	r3, [sp, #28]
 80044d0:	693b      	ldr	r3, [r7, #16]
 80044d2:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 80044d6:	6918      	ldr	r0, [r3, #16]
 80044d8:	f000 fa4d 	bl	8004976 <__hi0bits>
 80044dc:	f1c0 0020 	rsb	r0, r0, #32
 80044e0:	4440      	add	r0, r8
 80044e2:	f010 001f 	ands.w	r0, r0, #31
 80044e6:	d047      	beq.n	8004578 <_dtoa_r+0x8c0>
 80044e8:	f1c0 0320 	rsb	r3, r0, #32
 80044ec:	2b04      	cmp	r3, #4
 80044ee:	dd3b      	ble.n	8004568 <_dtoa_r+0x8b0>
 80044f0:	9b05      	ldr	r3, [sp, #20]
 80044f2:	f1c0 001c 	rsb	r0, r0, #28
 80044f6:	4403      	add	r3, r0
 80044f8:	9305      	str	r3, [sp, #20]
 80044fa:	4405      	add	r5, r0
 80044fc:	4480      	add	r8, r0
 80044fe:	9b05      	ldr	r3, [sp, #20]
 8004500:	2b00      	cmp	r3, #0
 8004502:	dd05      	ble.n	8004510 <_dtoa_r+0x858>
 8004504:	461a      	mov	r2, r3
 8004506:	9904      	ldr	r1, [sp, #16]
 8004508:	4620      	mov	r0, r4
 800450a:	f000 fb6f 	bl	8004bec <__lshift>
 800450e:	9004      	str	r0, [sp, #16]
 8004510:	f1b8 0f00 	cmp.w	r8, #0
 8004514:	dd05      	ble.n	8004522 <_dtoa_r+0x86a>
 8004516:	4639      	mov	r1, r7
 8004518:	4642      	mov	r2, r8
 800451a:	4620      	mov	r0, r4
 800451c:	f000 fb66 	bl	8004bec <__lshift>
 8004520:	4607      	mov	r7, r0
 8004522:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004524:	b353      	cbz	r3, 800457c <_dtoa_r+0x8c4>
 8004526:	4639      	mov	r1, r7
 8004528:	9804      	ldr	r0, [sp, #16]
 800452a:	f000 fbb3 	bl	8004c94 <__mcmp>
 800452e:	2800      	cmp	r0, #0
 8004530:	da24      	bge.n	800457c <_dtoa_r+0x8c4>
 8004532:	2300      	movs	r3, #0
 8004534:	220a      	movs	r2, #10
 8004536:	9904      	ldr	r1, [sp, #16]
 8004538:	4620      	mov	r0, r4
 800453a:	f000 f9e1 	bl	8004900 <__multadd>
 800453e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004540:	9004      	str	r0, [sp, #16]
 8004542:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004546:	2b00      	cmp	r3, #0
 8004548:	f000 814d 	beq.w	80047e6 <_dtoa_r+0xb2e>
 800454c:	2300      	movs	r3, #0
 800454e:	4631      	mov	r1, r6
 8004550:	220a      	movs	r2, #10
 8004552:	4620      	mov	r0, r4
 8004554:	f000 f9d4 	bl	8004900 <__multadd>
 8004558:	9b02      	ldr	r3, [sp, #8]
 800455a:	2b00      	cmp	r3, #0
 800455c:	4606      	mov	r6, r0
 800455e:	dc4f      	bgt.n	8004600 <_dtoa_r+0x948>
 8004560:	9b06      	ldr	r3, [sp, #24]
 8004562:	2b02      	cmp	r3, #2
 8004564:	dd4c      	ble.n	8004600 <_dtoa_r+0x948>
 8004566:	e011      	b.n	800458c <_dtoa_r+0x8d4>
 8004568:	d0c9      	beq.n	80044fe <_dtoa_r+0x846>
 800456a:	9a05      	ldr	r2, [sp, #20]
 800456c:	331c      	adds	r3, #28
 800456e:	441a      	add	r2, r3
 8004570:	9205      	str	r2, [sp, #20]
 8004572:	441d      	add	r5, r3
 8004574:	4498      	add	r8, r3
 8004576:	e7c2      	b.n	80044fe <_dtoa_r+0x846>
 8004578:	4603      	mov	r3, r0
 800457a:	e7f6      	b.n	800456a <_dtoa_r+0x8b2>
 800457c:	f1b9 0f00 	cmp.w	r9, #0
 8004580:	dc38      	bgt.n	80045f4 <_dtoa_r+0x93c>
 8004582:	9b06      	ldr	r3, [sp, #24]
 8004584:	2b02      	cmp	r3, #2
 8004586:	dd35      	ble.n	80045f4 <_dtoa_r+0x93c>
 8004588:	f8cd 9008 	str.w	r9, [sp, #8]
 800458c:	9b02      	ldr	r3, [sp, #8]
 800458e:	b963      	cbnz	r3, 80045aa <_dtoa_r+0x8f2>
 8004590:	4639      	mov	r1, r7
 8004592:	2205      	movs	r2, #5
 8004594:	4620      	mov	r0, r4
 8004596:	f000 f9b3 	bl	8004900 <__multadd>
 800459a:	4601      	mov	r1, r0
 800459c:	4607      	mov	r7, r0
 800459e:	9804      	ldr	r0, [sp, #16]
 80045a0:	f000 fb78 	bl	8004c94 <__mcmp>
 80045a4:	2800      	cmp	r0, #0
 80045a6:	f73f adcc 	bgt.w	8004142 <_dtoa_r+0x48a>
 80045aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80045ac:	465d      	mov	r5, fp
 80045ae:	ea6f 0a03 	mvn.w	sl, r3
 80045b2:	f04f 0900 	mov.w	r9, #0
 80045b6:	4639      	mov	r1, r7
 80045b8:	4620      	mov	r0, r4
 80045ba:	f000 f98a 	bl	80048d2 <_Bfree>
 80045be:	2e00      	cmp	r6, #0
 80045c0:	f43f aeb7 	beq.w	8004332 <_dtoa_r+0x67a>
 80045c4:	f1b9 0f00 	cmp.w	r9, #0
 80045c8:	d005      	beq.n	80045d6 <_dtoa_r+0x91e>
 80045ca:	45b1      	cmp	r9, r6
 80045cc:	d003      	beq.n	80045d6 <_dtoa_r+0x91e>
 80045ce:	4649      	mov	r1, r9
 80045d0:	4620      	mov	r0, r4
 80045d2:	f000 f97e 	bl	80048d2 <_Bfree>
 80045d6:	4631      	mov	r1, r6
 80045d8:	4620      	mov	r0, r4
 80045da:	f000 f97a 	bl	80048d2 <_Bfree>
 80045de:	e6a8      	b.n	8004332 <_dtoa_r+0x67a>
 80045e0:	2700      	movs	r7, #0
 80045e2:	463e      	mov	r6, r7
 80045e4:	e7e1      	b.n	80045aa <_dtoa_r+0x8f2>
 80045e6:	f8dd a020 	ldr.w	sl, [sp, #32]
 80045ea:	463e      	mov	r6, r7
 80045ec:	e5a9      	b.n	8004142 <_dtoa_r+0x48a>
 80045ee:	bf00      	nop
 80045f0:	40240000 	.word	0x40240000
 80045f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80045f6:	f8cd 9008 	str.w	r9, [sp, #8]
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	f000 80fa 	beq.w	80047f4 <_dtoa_r+0xb3c>
 8004600:	2d00      	cmp	r5, #0
 8004602:	dd05      	ble.n	8004610 <_dtoa_r+0x958>
 8004604:	4631      	mov	r1, r6
 8004606:	462a      	mov	r2, r5
 8004608:	4620      	mov	r0, r4
 800460a:	f000 faef 	bl	8004bec <__lshift>
 800460e:	4606      	mov	r6, r0
 8004610:	9b07      	ldr	r3, [sp, #28]
 8004612:	2b00      	cmp	r3, #0
 8004614:	d04c      	beq.n	80046b0 <_dtoa_r+0x9f8>
 8004616:	6871      	ldr	r1, [r6, #4]
 8004618:	4620      	mov	r0, r4
 800461a:	f000 f926 	bl	800486a <_Balloc>
 800461e:	6932      	ldr	r2, [r6, #16]
 8004620:	3202      	adds	r2, #2
 8004622:	4605      	mov	r5, r0
 8004624:	0092      	lsls	r2, r2, #2
 8004626:	f106 010c 	add.w	r1, r6, #12
 800462a:	300c      	adds	r0, #12
 800462c:	f000 f912 	bl	8004854 <memcpy>
 8004630:	2201      	movs	r2, #1
 8004632:	4629      	mov	r1, r5
 8004634:	4620      	mov	r0, r4
 8004636:	f000 fad9 	bl	8004bec <__lshift>
 800463a:	9b00      	ldr	r3, [sp, #0]
 800463c:	f8cd b014 	str.w	fp, [sp, #20]
 8004640:	f003 0301 	and.w	r3, r3, #1
 8004644:	46b1      	mov	r9, r6
 8004646:	9307      	str	r3, [sp, #28]
 8004648:	4606      	mov	r6, r0
 800464a:	4639      	mov	r1, r7
 800464c:	9804      	ldr	r0, [sp, #16]
 800464e:	f7ff faa6 	bl	8003b9e <quorem>
 8004652:	4649      	mov	r1, r9
 8004654:	4605      	mov	r5, r0
 8004656:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800465a:	9804      	ldr	r0, [sp, #16]
 800465c:	f000 fb1a 	bl	8004c94 <__mcmp>
 8004660:	4632      	mov	r2, r6
 8004662:	9000      	str	r0, [sp, #0]
 8004664:	4639      	mov	r1, r7
 8004666:	4620      	mov	r0, r4
 8004668:	f000 fb2e 	bl	8004cc8 <__mdiff>
 800466c:	68c3      	ldr	r3, [r0, #12]
 800466e:	4602      	mov	r2, r0
 8004670:	bb03      	cbnz	r3, 80046b4 <_dtoa_r+0x9fc>
 8004672:	4601      	mov	r1, r0
 8004674:	9008      	str	r0, [sp, #32]
 8004676:	9804      	ldr	r0, [sp, #16]
 8004678:	f000 fb0c 	bl	8004c94 <__mcmp>
 800467c:	9a08      	ldr	r2, [sp, #32]
 800467e:	4603      	mov	r3, r0
 8004680:	4611      	mov	r1, r2
 8004682:	4620      	mov	r0, r4
 8004684:	9308      	str	r3, [sp, #32]
 8004686:	f000 f924 	bl	80048d2 <_Bfree>
 800468a:	9b08      	ldr	r3, [sp, #32]
 800468c:	b9a3      	cbnz	r3, 80046b8 <_dtoa_r+0xa00>
 800468e:	9a06      	ldr	r2, [sp, #24]
 8004690:	b992      	cbnz	r2, 80046b8 <_dtoa_r+0xa00>
 8004692:	9a07      	ldr	r2, [sp, #28]
 8004694:	b982      	cbnz	r2, 80046b8 <_dtoa_r+0xa00>
 8004696:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800469a:	d029      	beq.n	80046f0 <_dtoa_r+0xa38>
 800469c:	9b00      	ldr	r3, [sp, #0]
 800469e:	2b00      	cmp	r3, #0
 80046a0:	dd01      	ble.n	80046a6 <_dtoa_r+0x9ee>
 80046a2:	f105 0831 	add.w	r8, r5, #49	; 0x31
 80046a6:	9b05      	ldr	r3, [sp, #20]
 80046a8:	1c5d      	adds	r5, r3, #1
 80046aa:	f883 8000 	strb.w	r8, [r3]
 80046ae:	e782      	b.n	80045b6 <_dtoa_r+0x8fe>
 80046b0:	4630      	mov	r0, r6
 80046b2:	e7c2      	b.n	800463a <_dtoa_r+0x982>
 80046b4:	2301      	movs	r3, #1
 80046b6:	e7e3      	b.n	8004680 <_dtoa_r+0x9c8>
 80046b8:	9a00      	ldr	r2, [sp, #0]
 80046ba:	2a00      	cmp	r2, #0
 80046bc:	db04      	blt.n	80046c8 <_dtoa_r+0xa10>
 80046be:	d125      	bne.n	800470c <_dtoa_r+0xa54>
 80046c0:	9a06      	ldr	r2, [sp, #24]
 80046c2:	bb1a      	cbnz	r2, 800470c <_dtoa_r+0xa54>
 80046c4:	9a07      	ldr	r2, [sp, #28]
 80046c6:	bb0a      	cbnz	r2, 800470c <_dtoa_r+0xa54>
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	ddec      	ble.n	80046a6 <_dtoa_r+0x9ee>
 80046cc:	2201      	movs	r2, #1
 80046ce:	9904      	ldr	r1, [sp, #16]
 80046d0:	4620      	mov	r0, r4
 80046d2:	f000 fa8b 	bl	8004bec <__lshift>
 80046d6:	4639      	mov	r1, r7
 80046d8:	9004      	str	r0, [sp, #16]
 80046da:	f000 fadb 	bl	8004c94 <__mcmp>
 80046de:	2800      	cmp	r0, #0
 80046e0:	dc03      	bgt.n	80046ea <_dtoa_r+0xa32>
 80046e2:	d1e0      	bne.n	80046a6 <_dtoa_r+0x9ee>
 80046e4:	f018 0f01 	tst.w	r8, #1
 80046e8:	d0dd      	beq.n	80046a6 <_dtoa_r+0x9ee>
 80046ea:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80046ee:	d1d8      	bne.n	80046a2 <_dtoa_r+0x9ea>
 80046f0:	9b05      	ldr	r3, [sp, #20]
 80046f2:	9a05      	ldr	r2, [sp, #20]
 80046f4:	1c5d      	adds	r5, r3, #1
 80046f6:	2339      	movs	r3, #57	; 0x39
 80046f8:	7013      	strb	r3, [r2, #0]
 80046fa:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80046fe:	2b39      	cmp	r3, #57	; 0x39
 8004700:	f105 32ff 	add.w	r2, r5, #4294967295
 8004704:	d04f      	beq.n	80047a6 <_dtoa_r+0xaee>
 8004706:	3301      	adds	r3, #1
 8004708:	7013      	strb	r3, [r2, #0]
 800470a:	e754      	b.n	80045b6 <_dtoa_r+0x8fe>
 800470c:	9a05      	ldr	r2, [sp, #20]
 800470e:	2b00      	cmp	r3, #0
 8004710:	f102 0501 	add.w	r5, r2, #1
 8004714:	dd06      	ble.n	8004724 <_dtoa_r+0xa6c>
 8004716:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800471a:	d0e9      	beq.n	80046f0 <_dtoa_r+0xa38>
 800471c:	f108 0801 	add.w	r8, r8, #1
 8004720:	9b05      	ldr	r3, [sp, #20]
 8004722:	e7c2      	b.n	80046aa <_dtoa_r+0x9f2>
 8004724:	9a02      	ldr	r2, [sp, #8]
 8004726:	f805 8c01 	strb.w	r8, [r5, #-1]
 800472a:	eba5 030b 	sub.w	r3, r5, fp
 800472e:	4293      	cmp	r3, r2
 8004730:	d021      	beq.n	8004776 <_dtoa_r+0xabe>
 8004732:	2300      	movs	r3, #0
 8004734:	220a      	movs	r2, #10
 8004736:	9904      	ldr	r1, [sp, #16]
 8004738:	4620      	mov	r0, r4
 800473a:	f000 f8e1 	bl	8004900 <__multadd>
 800473e:	45b1      	cmp	r9, r6
 8004740:	9004      	str	r0, [sp, #16]
 8004742:	f04f 0300 	mov.w	r3, #0
 8004746:	f04f 020a 	mov.w	r2, #10
 800474a:	4649      	mov	r1, r9
 800474c:	4620      	mov	r0, r4
 800474e:	d105      	bne.n	800475c <_dtoa_r+0xaa4>
 8004750:	f000 f8d6 	bl	8004900 <__multadd>
 8004754:	4681      	mov	r9, r0
 8004756:	4606      	mov	r6, r0
 8004758:	9505      	str	r5, [sp, #20]
 800475a:	e776      	b.n	800464a <_dtoa_r+0x992>
 800475c:	f000 f8d0 	bl	8004900 <__multadd>
 8004760:	4631      	mov	r1, r6
 8004762:	4681      	mov	r9, r0
 8004764:	2300      	movs	r3, #0
 8004766:	220a      	movs	r2, #10
 8004768:	4620      	mov	r0, r4
 800476a:	f000 f8c9 	bl	8004900 <__multadd>
 800476e:	4606      	mov	r6, r0
 8004770:	e7f2      	b.n	8004758 <_dtoa_r+0xaa0>
 8004772:	f04f 0900 	mov.w	r9, #0
 8004776:	2201      	movs	r2, #1
 8004778:	9904      	ldr	r1, [sp, #16]
 800477a:	4620      	mov	r0, r4
 800477c:	f000 fa36 	bl	8004bec <__lshift>
 8004780:	4639      	mov	r1, r7
 8004782:	9004      	str	r0, [sp, #16]
 8004784:	f000 fa86 	bl	8004c94 <__mcmp>
 8004788:	2800      	cmp	r0, #0
 800478a:	dcb6      	bgt.n	80046fa <_dtoa_r+0xa42>
 800478c:	d102      	bne.n	8004794 <_dtoa_r+0xadc>
 800478e:	f018 0f01 	tst.w	r8, #1
 8004792:	d1b2      	bne.n	80046fa <_dtoa_r+0xa42>
 8004794:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8004798:	2b30      	cmp	r3, #48	; 0x30
 800479a:	f105 32ff 	add.w	r2, r5, #4294967295
 800479e:	f47f af0a 	bne.w	80045b6 <_dtoa_r+0x8fe>
 80047a2:	4615      	mov	r5, r2
 80047a4:	e7f6      	b.n	8004794 <_dtoa_r+0xadc>
 80047a6:	4593      	cmp	fp, r2
 80047a8:	d105      	bne.n	80047b6 <_dtoa_r+0xafe>
 80047aa:	2331      	movs	r3, #49	; 0x31
 80047ac:	f10a 0a01 	add.w	sl, sl, #1
 80047b0:	f88b 3000 	strb.w	r3, [fp]
 80047b4:	e6ff      	b.n	80045b6 <_dtoa_r+0x8fe>
 80047b6:	4615      	mov	r5, r2
 80047b8:	e79f      	b.n	80046fa <_dtoa_r+0xa42>
 80047ba:	f8df b064 	ldr.w	fp, [pc, #100]	; 8004820 <_dtoa_r+0xb68>
 80047be:	e007      	b.n	80047d0 <_dtoa_r+0xb18>
 80047c0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80047c2:	f8df b060 	ldr.w	fp, [pc, #96]	; 8004824 <_dtoa_r+0xb6c>
 80047c6:	b11b      	cbz	r3, 80047d0 <_dtoa_r+0xb18>
 80047c8:	f10b 0308 	add.w	r3, fp, #8
 80047cc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80047ce:	6013      	str	r3, [r2, #0]
 80047d0:	4658      	mov	r0, fp
 80047d2:	b017      	add	sp, #92	; 0x5c
 80047d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80047d8:	9b06      	ldr	r3, [sp, #24]
 80047da:	2b01      	cmp	r3, #1
 80047dc:	f77f ae35 	ble.w	800444a <_dtoa_r+0x792>
 80047e0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80047e2:	9307      	str	r3, [sp, #28]
 80047e4:	e649      	b.n	800447a <_dtoa_r+0x7c2>
 80047e6:	9b02      	ldr	r3, [sp, #8]
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	dc03      	bgt.n	80047f4 <_dtoa_r+0xb3c>
 80047ec:	9b06      	ldr	r3, [sp, #24]
 80047ee:	2b02      	cmp	r3, #2
 80047f0:	f73f aecc 	bgt.w	800458c <_dtoa_r+0x8d4>
 80047f4:	465d      	mov	r5, fp
 80047f6:	4639      	mov	r1, r7
 80047f8:	9804      	ldr	r0, [sp, #16]
 80047fa:	f7ff f9d0 	bl	8003b9e <quorem>
 80047fe:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8004802:	f805 8b01 	strb.w	r8, [r5], #1
 8004806:	9a02      	ldr	r2, [sp, #8]
 8004808:	eba5 030b 	sub.w	r3, r5, fp
 800480c:	429a      	cmp	r2, r3
 800480e:	ddb0      	ble.n	8004772 <_dtoa_r+0xaba>
 8004810:	2300      	movs	r3, #0
 8004812:	220a      	movs	r2, #10
 8004814:	9904      	ldr	r1, [sp, #16]
 8004816:	4620      	mov	r0, r4
 8004818:	f000 f872 	bl	8004900 <__multadd>
 800481c:	9004      	str	r0, [sp, #16]
 800481e:	e7ea      	b.n	80047f6 <_dtoa_r+0xb3e>
 8004820:	08004fb0 	.word	0x08004fb0
 8004824:	08004fb2 	.word	0x08004fb2

08004828 <_localeconv_r>:
 8004828:	4b04      	ldr	r3, [pc, #16]	; (800483c <_localeconv_r+0x14>)
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	6a18      	ldr	r0, [r3, #32]
 800482e:	4b04      	ldr	r3, [pc, #16]	; (8004840 <_localeconv_r+0x18>)
 8004830:	2800      	cmp	r0, #0
 8004832:	bf08      	it	eq
 8004834:	4618      	moveq	r0, r3
 8004836:	30f0      	adds	r0, #240	; 0xf0
 8004838:	4770      	bx	lr
 800483a:	bf00      	nop
 800483c:	2000001c 	.word	0x2000001c
 8004840:	20000080 	.word	0x20000080

08004844 <malloc>:
 8004844:	4b02      	ldr	r3, [pc, #8]	; (8004850 <malloc+0xc>)
 8004846:	4601      	mov	r1, r0
 8004848:	6818      	ldr	r0, [r3, #0]
 800484a:	f000 baf7 	b.w	8004e3c <_malloc_r>
 800484e:	bf00      	nop
 8004850:	2000001c 	.word	0x2000001c

08004854 <memcpy>:
 8004854:	b510      	push	{r4, lr}
 8004856:	1e43      	subs	r3, r0, #1
 8004858:	440a      	add	r2, r1
 800485a:	4291      	cmp	r1, r2
 800485c:	d100      	bne.n	8004860 <memcpy+0xc>
 800485e:	bd10      	pop	{r4, pc}
 8004860:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004864:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004868:	e7f7      	b.n	800485a <memcpy+0x6>

0800486a <_Balloc>:
 800486a:	b570      	push	{r4, r5, r6, lr}
 800486c:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800486e:	4604      	mov	r4, r0
 8004870:	460e      	mov	r6, r1
 8004872:	b93d      	cbnz	r5, 8004884 <_Balloc+0x1a>
 8004874:	2010      	movs	r0, #16
 8004876:	f7ff ffe5 	bl	8004844 <malloc>
 800487a:	6260      	str	r0, [r4, #36]	; 0x24
 800487c:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8004880:	6005      	str	r5, [r0, #0]
 8004882:	60c5      	str	r5, [r0, #12]
 8004884:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8004886:	68eb      	ldr	r3, [r5, #12]
 8004888:	b183      	cbz	r3, 80048ac <_Balloc+0x42>
 800488a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800488c:	68db      	ldr	r3, [r3, #12]
 800488e:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8004892:	b9b8      	cbnz	r0, 80048c4 <_Balloc+0x5a>
 8004894:	2101      	movs	r1, #1
 8004896:	fa01 f506 	lsl.w	r5, r1, r6
 800489a:	1d6a      	adds	r2, r5, #5
 800489c:	0092      	lsls	r2, r2, #2
 800489e:	4620      	mov	r0, r4
 80048a0:	f000 fabe 	bl	8004e20 <_calloc_r>
 80048a4:	b160      	cbz	r0, 80048c0 <_Balloc+0x56>
 80048a6:	e9c0 6501 	strd	r6, r5, [r0, #4]
 80048aa:	e00e      	b.n	80048ca <_Balloc+0x60>
 80048ac:	2221      	movs	r2, #33	; 0x21
 80048ae:	2104      	movs	r1, #4
 80048b0:	4620      	mov	r0, r4
 80048b2:	f000 fab5 	bl	8004e20 <_calloc_r>
 80048b6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80048b8:	60e8      	str	r0, [r5, #12]
 80048ba:	68db      	ldr	r3, [r3, #12]
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d1e4      	bne.n	800488a <_Balloc+0x20>
 80048c0:	2000      	movs	r0, #0
 80048c2:	bd70      	pop	{r4, r5, r6, pc}
 80048c4:	6802      	ldr	r2, [r0, #0]
 80048c6:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80048ca:	2300      	movs	r3, #0
 80048cc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80048d0:	e7f7      	b.n	80048c2 <_Balloc+0x58>

080048d2 <_Bfree>:
 80048d2:	b570      	push	{r4, r5, r6, lr}
 80048d4:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80048d6:	4606      	mov	r6, r0
 80048d8:	460d      	mov	r5, r1
 80048da:	b93c      	cbnz	r4, 80048ec <_Bfree+0x1a>
 80048dc:	2010      	movs	r0, #16
 80048de:	f7ff ffb1 	bl	8004844 <malloc>
 80048e2:	6270      	str	r0, [r6, #36]	; 0x24
 80048e4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80048e8:	6004      	str	r4, [r0, #0]
 80048ea:	60c4      	str	r4, [r0, #12]
 80048ec:	b13d      	cbz	r5, 80048fe <_Bfree+0x2c>
 80048ee:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80048f0:	686a      	ldr	r2, [r5, #4]
 80048f2:	68db      	ldr	r3, [r3, #12]
 80048f4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80048f8:	6029      	str	r1, [r5, #0]
 80048fa:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80048fe:	bd70      	pop	{r4, r5, r6, pc}

08004900 <__multadd>:
 8004900:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004904:	690d      	ldr	r5, [r1, #16]
 8004906:	461f      	mov	r7, r3
 8004908:	4606      	mov	r6, r0
 800490a:	460c      	mov	r4, r1
 800490c:	f101 0c14 	add.w	ip, r1, #20
 8004910:	2300      	movs	r3, #0
 8004912:	f8dc 0000 	ldr.w	r0, [ip]
 8004916:	b281      	uxth	r1, r0
 8004918:	fb02 7101 	mla	r1, r2, r1, r7
 800491c:	0c0f      	lsrs	r7, r1, #16
 800491e:	0c00      	lsrs	r0, r0, #16
 8004920:	fb02 7000 	mla	r0, r2, r0, r7
 8004924:	b289      	uxth	r1, r1
 8004926:	3301      	adds	r3, #1
 8004928:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800492c:	429d      	cmp	r5, r3
 800492e:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8004932:	f84c 1b04 	str.w	r1, [ip], #4
 8004936:	dcec      	bgt.n	8004912 <__multadd+0x12>
 8004938:	b1d7      	cbz	r7, 8004970 <__multadd+0x70>
 800493a:	68a3      	ldr	r3, [r4, #8]
 800493c:	42ab      	cmp	r3, r5
 800493e:	dc12      	bgt.n	8004966 <__multadd+0x66>
 8004940:	6861      	ldr	r1, [r4, #4]
 8004942:	4630      	mov	r0, r6
 8004944:	3101      	adds	r1, #1
 8004946:	f7ff ff90 	bl	800486a <_Balloc>
 800494a:	6922      	ldr	r2, [r4, #16]
 800494c:	3202      	adds	r2, #2
 800494e:	f104 010c 	add.w	r1, r4, #12
 8004952:	4680      	mov	r8, r0
 8004954:	0092      	lsls	r2, r2, #2
 8004956:	300c      	adds	r0, #12
 8004958:	f7ff ff7c 	bl	8004854 <memcpy>
 800495c:	4621      	mov	r1, r4
 800495e:	4630      	mov	r0, r6
 8004960:	f7ff ffb7 	bl	80048d2 <_Bfree>
 8004964:	4644      	mov	r4, r8
 8004966:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800496a:	3501      	adds	r5, #1
 800496c:	615f      	str	r7, [r3, #20]
 800496e:	6125      	str	r5, [r4, #16]
 8004970:	4620      	mov	r0, r4
 8004972:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08004976 <__hi0bits>:
 8004976:	0c02      	lsrs	r2, r0, #16
 8004978:	0412      	lsls	r2, r2, #16
 800497a:	4603      	mov	r3, r0
 800497c:	b9b2      	cbnz	r2, 80049ac <__hi0bits+0x36>
 800497e:	0403      	lsls	r3, r0, #16
 8004980:	2010      	movs	r0, #16
 8004982:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8004986:	bf04      	itt	eq
 8004988:	021b      	lsleq	r3, r3, #8
 800498a:	3008      	addeq	r0, #8
 800498c:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8004990:	bf04      	itt	eq
 8004992:	011b      	lsleq	r3, r3, #4
 8004994:	3004      	addeq	r0, #4
 8004996:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800499a:	bf04      	itt	eq
 800499c:	009b      	lsleq	r3, r3, #2
 800499e:	3002      	addeq	r0, #2
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	db06      	blt.n	80049b2 <__hi0bits+0x3c>
 80049a4:	005b      	lsls	r3, r3, #1
 80049a6:	d503      	bpl.n	80049b0 <__hi0bits+0x3a>
 80049a8:	3001      	adds	r0, #1
 80049aa:	4770      	bx	lr
 80049ac:	2000      	movs	r0, #0
 80049ae:	e7e8      	b.n	8004982 <__hi0bits+0xc>
 80049b0:	2020      	movs	r0, #32
 80049b2:	4770      	bx	lr

080049b4 <__lo0bits>:
 80049b4:	6803      	ldr	r3, [r0, #0]
 80049b6:	f013 0207 	ands.w	r2, r3, #7
 80049ba:	4601      	mov	r1, r0
 80049bc:	d00b      	beq.n	80049d6 <__lo0bits+0x22>
 80049be:	07da      	lsls	r2, r3, #31
 80049c0:	d423      	bmi.n	8004a0a <__lo0bits+0x56>
 80049c2:	0798      	lsls	r0, r3, #30
 80049c4:	bf49      	itett	mi
 80049c6:	085b      	lsrmi	r3, r3, #1
 80049c8:	089b      	lsrpl	r3, r3, #2
 80049ca:	2001      	movmi	r0, #1
 80049cc:	600b      	strmi	r3, [r1, #0]
 80049ce:	bf5c      	itt	pl
 80049d0:	600b      	strpl	r3, [r1, #0]
 80049d2:	2002      	movpl	r0, #2
 80049d4:	4770      	bx	lr
 80049d6:	b298      	uxth	r0, r3
 80049d8:	b9a8      	cbnz	r0, 8004a06 <__lo0bits+0x52>
 80049da:	0c1b      	lsrs	r3, r3, #16
 80049dc:	2010      	movs	r0, #16
 80049de:	f013 0fff 	tst.w	r3, #255	; 0xff
 80049e2:	bf04      	itt	eq
 80049e4:	0a1b      	lsreq	r3, r3, #8
 80049e6:	3008      	addeq	r0, #8
 80049e8:	071a      	lsls	r2, r3, #28
 80049ea:	bf04      	itt	eq
 80049ec:	091b      	lsreq	r3, r3, #4
 80049ee:	3004      	addeq	r0, #4
 80049f0:	079a      	lsls	r2, r3, #30
 80049f2:	bf04      	itt	eq
 80049f4:	089b      	lsreq	r3, r3, #2
 80049f6:	3002      	addeq	r0, #2
 80049f8:	07da      	lsls	r2, r3, #31
 80049fa:	d402      	bmi.n	8004a02 <__lo0bits+0x4e>
 80049fc:	085b      	lsrs	r3, r3, #1
 80049fe:	d006      	beq.n	8004a0e <__lo0bits+0x5a>
 8004a00:	3001      	adds	r0, #1
 8004a02:	600b      	str	r3, [r1, #0]
 8004a04:	4770      	bx	lr
 8004a06:	4610      	mov	r0, r2
 8004a08:	e7e9      	b.n	80049de <__lo0bits+0x2a>
 8004a0a:	2000      	movs	r0, #0
 8004a0c:	4770      	bx	lr
 8004a0e:	2020      	movs	r0, #32
 8004a10:	4770      	bx	lr

08004a12 <__i2b>:
 8004a12:	b510      	push	{r4, lr}
 8004a14:	460c      	mov	r4, r1
 8004a16:	2101      	movs	r1, #1
 8004a18:	f7ff ff27 	bl	800486a <_Balloc>
 8004a1c:	2201      	movs	r2, #1
 8004a1e:	6144      	str	r4, [r0, #20]
 8004a20:	6102      	str	r2, [r0, #16]
 8004a22:	bd10      	pop	{r4, pc}

08004a24 <__multiply>:
 8004a24:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a28:	4614      	mov	r4, r2
 8004a2a:	690a      	ldr	r2, [r1, #16]
 8004a2c:	6923      	ldr	r3, [r4, #16]
 8004a2e:	429a      	cmp	r2, r3
 8004a30:	bfb8      	it	lt
 8004a32:	460b      	movlt	r3, r1
 8004a34:	4688      	mov	r8, r1
 8004a36:	bfbc      	itt	lt
 8004a38:	46a0      	movlt	r8, r4
 8004a3a:	461c      	movlt	r4, r3
 8004a3c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8004a40:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8004a44:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8004a48:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8004a4c:	eb07 0609 	add.w	r6, r7, r9
 8004a50:	42b3      	cmp	r3, r6
 8004a52:	bfb8      	it	lt
 8004a54:	3101      	addlt	r1, #1
 8004a56:	f7ff ff08 	bl	800486a <_Balloc>
 8004a5a:	f100 0514 	add.w	r5, r0, #20
 8004a5e:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8004a62:	462b      	mov	r3, r5
 8004a64:	2200      	movs	r2, #0
 8004a66:	4573      	cmp	r3, lr
 8004a68:	d316      	bcc.n	8004a98 <__multiply+0x74>
 8004a6a:	f104 0214 	add.w	r2, r4, #20
 8004a6e:	f108 0114 	add.w	r1, r8, #20
 8004a72:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8004a76:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8004a7a:	9300      	str	r3, [sp, #0]
 8004a7c:	9b00      	ldr	r3, [sp, #0]
 8004a7e:	9201      	str	r2, [sp, #4]
 8004a80:	4293      	cmp	r3, r2
 8004a82:	d80c      	bhi.n	8004a9e <__multiply+0x7a>
 8004a84:	2e00      	cmp	r6, #0
 8004a86:	dd03      	ble.n	8004a90 <__multiply+0x6c>
 8004a88:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d05d      	beq.n	8004b4c <__multiply+0x128>
 8004a90:	6106      	str	r6, [r0, #16]
 8004a92:	b003      	add	sp, #12
 8004a94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004a98:	f843 2b04 	str.w	r2, [r3], #4
 8004a9c:	e7e3      	b.n	8004a66 <__multiply+0x42>
 8004a9e:	f8b2 b000 	ldrh.w	fp, [r2]
 8004aa2:	f1bb 0f00 	cmp.w	fp, #0
 8004aa6:	d023      	beq.n	8004af0 <__multiply+0xcc>
 8004aa8:	4689      	mov	r9, r1
 8004aaa:	46ac      	mov	ip, r5
 8004aac:	f04f 0800 	mov.w	r8, #0
 8004ab0:	f859 4b04 	ldr.w	r4, [r9], #4
 8004ab4:	f8dc a000 	ldr.w	sl, [ip]
 8004ab8:	b2a3      	uxth	r3, r4
 8004aba:	fa1f fa8a 	uxth.w	sl, sl
 8004abe:	fb0b a303 	mla	r3, fp, r3, sl
 8004ac2:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8004ac6:	f8dc 4000 	ldr.w	r4, [ip]
 8004aca:	4443      	add	r3, r8
 8004acc:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8004ad0:	fb0b 840a 	mla	r4, fp, sl, r8
 8004ad4:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8004ad8:	46e2      	mov	sl, ip
 8004ada:	b29b      	uxth	r3, r3
 8004adc:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8004ae0:	454f      	cmp	r7, r9
 8004ae2:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8004ae6:	f84a 3b04 	str.w	r3, [sl], #4
 8004aea:	d82b      	bhi.n	8004b44 <__multiply+0x120>
 8004aec:	f8cc 8004 	str.w	r8, [ip, #4]
 8004af0:	9b01      	ldr	r3, [sp, #4]
 8004af2:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8004af6:	3204      	adds	r2, #4
 8004af8:	f1ba 0f00 	cmp.w	sl, #0
 8004afc:	d020      	beq.n	8004b40 <__multiply+0x11c>
 8004afe:	682b      	ldr	r3, [r5, #0]
 8004b00:	4689      	mov	r9, r1
 8004b02:	46a8      	mov	r8, r5
 8004b04:	f04f 0b00 	mov.w	fp, #0
 8004b08:	f8b9 c000 	ldrh.w	ip, [r9]
 8004b0c:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8004b10:	fb0a 440c 	mla	r4, sl, ip, r4
 8004b14:	445c      	add	r4, fp
 8004b16:	46c4      	mov	ip, r8
 8004b18:	b29b      	uxth	r3, r3
 8004b1a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8004b1e:	f84c 3b04 	str.w	r3, [ip], #4
 8004b22:	f859 3b04 	ldr.w	r3, [r9], #4
 8004b26:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8004b2a:	0c1b      	lsrs	r3, r3, #16
 8004b2c:	fb0a b303 	mla	r3, sl, r3, fp
 8004b30:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8004b34:	454f      	cmp	r7, r9
 8004b36:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8004b3a:	d805      	bhi.n	8004b48 <__multiply+0x124>
 8004b3c:	f8c8 3004 	str.w	r3, [r8, #4]
 8004b40:	3504      	adds	r5, #4
 8004b42:	e79b      	b.n	8004a7c <__multiply+0x58>
 8004b44:	46d4      	mov	ip, sl
 8004b46:	e7b3      	b.n	8004ab0 <__multiply+0x8c>
 8004b48:	46e0      	mov	r8, ip
 8004b4a:	e7dd      	b.n	8004b08 <__multiply+0xe4>
 8004b4c:	3e01      	subs	r6, #1
 8004b4e:	e799      	b.n	8004a84 <__multiply+0x60>

08004b50 <__pow5mult>:
 8004b50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004b54:	4615      	mov	r5, r2
 8004b56:	f012 0203 	ands.w	r2, r2, #3
 8004b5a:	4606      	mov	r6, r0
 8004b5c:	460f      	mov	r7, r1
 8004b5e:	d007      	beq.n	8004b70 <__pow5mult+0x20>
 8004b60:	3a01      	subs	r2, #1
 8004b62:	4c21      	ldr	r4, [pc, #132]	; (8004be8 <__pow5mult+0x98>)
 8004b64:	2300      	movs	r3, #0
 8004b66:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8004b6a:	f7ff fec9 	bl	8004900 <__multadd>
 8004b6e:	4607      	mov	r7, r0
 8004b70:	10ad      	asrs	r5, r5, #2
 8004b72:	d035      	beq.n	8004be0 <__pow5mult+0x90>
 8004b74:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8004b76:	b93c      	cbnz	r4, 8004b88 <__pow5mult+0x38>
 8004b78:	2010      	movs	r0, #16
 8004b7a:	f7ff fe63 	bl	8004844 <malloc>
 8004b7e:	6270      	str	r0, [r6, #36]	; 0x24
 8004b80:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8004b84:	6004      	str	r4, [r0, #0]
 8004b86:	60c4      	str	r4, [r0, #12]
 8004b88:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8004b8c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8004b90:	b94c      	cbnz	r4, 8004ba6 <__pow5mult+0x56>
 8004b92:	f240 2171 	movw	r1, #625	; 0x271
 8004b96:	4630      	mov	r0, r6
 8004b98:	f7ff ff3b 	bl	8004a12 <__i2b>
 8004b9c:	2300      	movs	r3, #0
 8004b9e:	f8c8 0008 	str.w	r0, [r8, #8]
 8004ba2:	4604      	mov	r4, r0
 8004ba4:	6003      	str	r3, [r0, #0]
 8004ba6:	f04f 0800 	mov.w	r8, #0
 8004baa:	07eb      	lsls	r3, r5, #31
 8004bac:	d50a      	bpl.n	8004bc4 <__pow5mult+0x74>
 8004bae:	4639      	mov	r1, r7
 8004bb0:	4622      	mov	r2, r4
 8004bb2:	4630      	mov	r0, r6
 8004bb4:	f7ff ff36 	bl	8004a24 <__multiply>
 8004bb8:	4639      	mov	r1, r7
 8004bba:	4681      	mov	r9, r0
 8004bbc:	4630      	mov	r0, r6
 8004bbe:	f7ff fe88 	bl	80048d2 <_Bfree>
 8004bc2:	464f      	mov	r7, r9
 8004bc4:	106d      	asrs	r5, r5, #1
 8004bc6:	d00b      	beq.n	8004be0 <__pow5mult+0x90>
 8004bc8:	6820      	ldr	r0, [r4, #0]
 8004bca:	b938      	cbnz	r0, 8004bdc <__pow5mult+0x8c>
 8004bcc:	4622      	mov	r2, r4
 8004bce:	4621      	mov	r1, r4
 8004bd0:	4630      	mov	r0, r6
 8004bd2:	f7ff ff27 	bl	8004a24 <__multiply>
 8004bd6:	6020      	str	r0, [r4, #0]
 8004bd8:	f8c0 8000 	str.w	r8, [r0]
 8004bdc:	4604      	mov	r4, r0
 8004bde:	e7e4      	b.n	8004baa <__pow5mult+0x5a>
 8004be0:	4638      	mov	r0, r7
 8004be2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004be6:	bf00      	nop
 8004be8:	080050b0 	.word	0x080050b0

08004bec <__lshift>:
 8004bec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004bf0:	460c      	mov	r4, r1
 8004bf2:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8004bf6:	6923      	ldr	r3, [r4, #16]
 8004bf8:	6849      	ldr	r1, [r1, #4]
 8004bfa:	eb0a 0903 	add.w	r9, sl, r3
 8004bfe:	68a3      	ldr	r3, [r4, #8]
 8004c00:	4607      	mov	r7, r0
 8004c02:	4616      	mov	r6, r2
 8004c04:	f109 0501 	add.w	r5, r9, #1
 8004c08:	42ab      	cmp	r3, r5
 8004c0a:	db32      	blt.n	8004c72 <__lshift+0x86>
 8004c0c:	4638      	mov	r0, r7
 8004c0e:	f7ff fe2c 	bl	800486a <_Balloc>
 8004c12:	2300      	movs	r3, #0
 8004c14:	4680      	mov	r8, r0
 8004c16:	f100 0114 	add.w	r1, r0, #20
 8004c1a:	461a      	mov	r2, r3
 8004c1c:	4553      	cmp	r3, sl
 8004c1e:	db2b      	blt.n	8004c78 <__lshift+0x8c>
 8004c20:	6920      	ldr	r0, [r4, #16]
 8004c22:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8004c26:	f104 0314 	add.w	r3, r4, #20
 8004c2a:	f016 021f 	ands.w	r2, r6, #31
 8004c2e:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8004c32:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8004c36:	d025      	beq.n	8004c84 <__lshift+0x98>
 8004c38:	f1c2 0e20 	rsb	lr, r2, #32
 8004c3c:	2000      	movs	r0, #0
 8004c3e:	681e      	ldr	r6, [r3, #0]
 8004c40:	468a      	mov	sl, r1
 8004c42:	4096      	lsls	r6, r2
 8004c44:	4330      	orrs	r0, r6
 8004c46:	f84a 0b04 	str.w	r0, [sl], #4
 8004c4a:	f853 0b04 	ldr.w	r0, [r3], #4
 8004c4e:	459c      	cmp	ip, r3
 8004c50:	fa20 f00e 	lsr.w	r0, r0, lr
 8004c54:	d814      	bhi.n	8004c80 <__lshift+0x94>
 8004c56:	6048      	str	r0, [r1, #4]
 8004c58:	b108      	cbz	r0, 8004c5e <__lshift+0x72>
 8004c5a:	f109 0502 	add.w	r5, r9, #2
 8004c5e:	3d01      	subs	r5, #1
 8004c60:	4638      	mov	r0, r7
 8004c62:	f8c8 5010 	str.w	r5, [r8, #16]
 8004c66:	4621      	mov	r1, r4
 8004c68:	f7ff fe33 	bl	80048d2 <_Bfree>
 8004c6c:	4640      	mov	r0, r8
 8004c6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c72:	3101      	adds	r1, #1
 8004c74:	005b      	lsls	r3, r3, #1
 8004c76:	e7c7      	b.n	8004c08 <__lshift+0x1c>
 8004c78:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8004c7c:	3301      	adds	r3, #1
 8004c7e:	e7cd      	b.n	8004c1c <__lshift+0x30>
 8004c80:	4651      	mov	r1, sl
 8004c82:	e7dc      	b.n	8004c3e <__lshift+0x52>
 8004c84:	3904      	subs	r1, #4
 8004c86:	f853 2b04 	ldr.w	r2, [r3], #4
 8004c8a:	f841 2f04 	str.w	r2, [r1, #4]!
 8004c8e:	459c      	cmp	ip, r3
 8004c90:	d8f9      	bhi.n	8004c86 <__lshift+0x9a>
 8004c92:	e7e4      	b.n	8004c5e <__lshift+0x72>

08004c94 <__mcmp>:
 8004c94:	6903      	ldr	r3, [r0, #16]
 8004c96:	690a      	ldr	r2, [r1, #16]
 8004c98:	1a9b      	subs	r3, r3, r2
 8004c9a:	b530      	push	{r4, r5, lr}
 8004c9c:	d10c      	bne.n	8004cb8 <__mcmp+0x24>
 8004c9e:	0092      	lsls	r2, r2, #2
 8004ca0:	3014      	adds	r0, #20
 8004ca2:	3114      	adds	r1, #20
 8004ca4:	1884      	adds	r4, r0, r2
 8004ca6:	4411      	add	r1, r2
 8004ca8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8004cac:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8004cb0:	4295      	cmp	r5, r2
 8004cb2:	d003      	beq.n	8004cbc <__mcmp+0x28>
 8004cb4:	d305      	bcc.n	8004cc2 <__mcmp+0x2e>
 8004cb6:	2301      	movs	r3, #1
 8004cb8:	4618      	mov	r0, r3
 8004cba:	bd30      	pop	{r4, r5, pc}
 8004cbc:	42a0      	cmp	r0, r4
 8004cbe:	d3f3      	bcc.n	8004ca8 <__mcmp+0x14>
 8004cc0:	e7fa      	b.n	8004cb8 <__mcmp+0x24>
 8004cc2:	f04f 33ff 	mov.w	r3, #4294967295
 8004cc6:	e7f7      	b.n	8004cb8 <__mcmp+0x24>

08004cc8 <__mdiff>:
 8004cc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004ccc:	460d      	mov	r5, r1
 8004cce:	4607      	mov	r7, r0
 8004cd0:	4611      	mov	r1, r2
 8004cd2:	4628      	mov	r0, r5
 8004cd4:	4614      	mov	r4, r2
 8004cd6:	f7ff ffdd 	bl	8004c94 <__mcmp>
 8004cda:	1e06      	subs	r6, r0, #0
 8004cdc:	d108      	bne.n	8004cf0 <__mdiff+0x28>
 8004cde:	4631      	mov	r1, r6
 8004ce0:	4638      	mov	r0, r7
 8004ce2:	f7ff fdc2 	bl	800486a <_Balloc>
 8004ce6:	2301      	movs	r3, #1
 8004ce8:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8004cec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004cf0:	bfa4      	itt	ge
 8004cf2:	4623      	movge	r3, r4
 8004cf4:	462c      	movge	r4, r5
 8004cf6:	4638      	mov	r0, r7
 8004cf8:	6861      	ldr	r1, [r4, #4]
 8004cfa:	bfa6      	itte	ge
 8004cfc:	461d      	movge	r5, r3
 8004cfe:	2600      	movge	r6, #0
 8004d00:	2601      	movlt	r6, #1
 8004d02:	f7ff fdb2 	bl	800486a <_Balloc>
 8004d06:	692b      	ldr	r3, [r5, #16]
 8004d08:	60c6      	str	r6, [r0, #12]
 8004d0a:	6926      	ldr	r6, [r4, #16]
 8004d0c:	f105 0914 	add.w	r9, r5, #20
 8004d10:	f104 0214 	add.w	r2, r4, #20
 8004d14:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8004d18:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8004d1c:	f100 0514 	add.w	r5, r0, #20
 8004d20:	f04f 0e00 	mov.w	lr, #0
 8004d24:	f852 ab04 	ldr.w	sl, [r2], #4
 8004d28:	f859 4b04 	ldr.w	r4, [r9], #4
 8004d2c:	fa1e f18a 	uxtah	r1, lr, sl
 8004d30:	b2a3      	uxth	r3, r4
 8004d32:	1ac9      	subs	r1, r1, r3
 8004d34:	0c23      	lsrs	r3, r4, #16
 8004d36:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8004d3a:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8004d3e:	b289      	uxth	r1, r1
 8004d40:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8004d44:	45c8      	cmp	r8, r9
 8004d46:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8004d4a:	4694      	mov	ip, r2
 8004d4c:	f845 3b04 	str.w	r3, [r5], #4
 8004d50:	d8e8      	bhi.n	8004d24 <__mdiff+0x5c>
 8004d52:	45bc      	cmp	ip, r7
 8004d54:	d304      	bcc.n	8004d60 <__mdiff+0x98>
 8004d56:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8004d5a:	b183      	cbz	r3, 8004d7e <__mdiff+0xb6>
 8004d5c:	6106      	str	r6, [r0, #16]
 8004d5e:	e7c5      	b.n	8004cec <__mdiff+0x24>
 8004d60:	f85c 1b04 	ldr.w	r1, [ip], #4
 8004d64:	fa1e f381 	uxtah	r3, lr, r1
 8004d68:	141a      	asrs	r2, r3, #16
 8004d6a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8004d6e:	b29b      	uxth	r3, r3
 8004d70:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004d74:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8004d78:	f845 3b04 	str.w	r3, [r5], #4
 8004d7c:	e7e9      	b.n	8004d52 <__mdiff+0x8a>
 8004d7e:	3e01      	subs	r6, #1
 8004d80:	e7e9      	b.n	8004d56 <__mdiff+0x8e>

08004d82 <__d2b>:
 8004d82:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8004d86:	460e      	mov	r6, r1
 8004d88:	2101      	movs	r1, #1
 8004d8a:	ec59 8b10 	vmov	r8, r9, d0
 8004d8e:	4615      	mov	r5, r2
 8004d90:	f7ff fd6b 	bl	800486a <_Balloc>
 8004d94:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8004d98:	4607      	mov	r7, r0
 8004d9a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8004d9e:	bb34      	cbnz	r4, 8004dee <__d2b+0x6c>
 8004da0:	9301      	str	r3, [sp, #4]
 8004da2:	f1b8 0300 	subs.w	r3, r8, #0
 8004da6:	d027      	beq.n	8004df8 <__d2b+0x76>
 8004da8:	a802      	add	r0, sp, #8
 8004daa:	f840 3d08 	str.w	r3, [r0, #-8]!
 8004dae:	f7ff fe01 	bl	80049b4 <__lo0bits>
 8004db2:	9900      	ldr	r1, [sp, #0]
 8004db4:	b1f0      	cbz	r0, 8004df4 <__d2b+0x72>
 8004db6:	9a01      	ldr	r2, [sp, #4]
 8004db8:	f1c0 0320 	rsb	r3, r0, #32
 8004dbc:	fa02 f303 	lsl.w	r3, r2, r3
 8004dc0:	430b      	orrs	r3, r1
 8004dc2:	40c2      	lsrs	r2, r0
 8004dc4:	617b      	str	r3, [r7, #20]
 8004dc6:	9201      	str	r2, [sp, #4]
 8004dc8:	9b01      	ldr	r3, [sp, #4]
 8004dca:	61bb      	str	r3, [r7, #24]
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	bf14      	ite	ne
 8004dd0:	2102      	movne	r1, #2
 8004dd2:	2101      	moveq	r1, #1
 8004dd4:	6139      	str	r1, [r7, #16]
 8004dd6:	b1c4      	cbz	r4, 8004e0a <__d2b+0x88>
 8004dd8:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8004ddc:	4404      	add	r4, r0
 8004dde:	6034      	str	r4, [r6, #0]
 8004de0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8004de4:	6028      	str	r0, [r5, #0]
 8004de6:	4638      	mov	r0, r7
 8004de8:	b003      	add	sp, #12
 8004dea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004dee:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004df2:	e7d5      	b.n	8004da0 <__d2b+0x1e>
 8004df4:	6179      	str	r1, [r7, #20]
 8004df6:	e7e7      	b.n	8004dc8 <__d2b+0x46>
 8004df8:	a801      	add	r0, sp, #4
 8004dfa:	f7ff fddb 	bl	80049b4 <__lo0bits>
 8004dfe:	9b01      	ldr	r3, [sp, #4]
 8004e00:	617b      	str	r3, [r7, #20]
 8004e02:	2101      	movs	r1, #1
 8004e04:	6139      	str	r1, [r7, #16]
 8004e06:	3020      	adds	r0, #32
 8004e08:	e7e5      	b.n	8004dd6 <__d2b+0x54>
 8004e0a:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8004e0e:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8004e12:	6030      	str	r0, [r6, #0]
 8004e14:	6918      	ldr	r0, [r3, #16]
 8004e16:	f7ff fdae 	bl	8004976 <__hi0bits>
 8004e1a:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8004e1e:	e7e1      	b.n	8004de4 <__d2b+0x62>

08004e20 <_calloc_r>:
 8004e20:	b538      	push	{r3, r4, r5, lr}
 8004e22:	fb02 f401 	mul.w	r4, r2, r1
 8004e26:	4621      	mov	r1, r4
 8004e28:	f000 f808 	bl	8004e3c <_malloc_r>
 8004e2c:	4605      	mov	r5, r0
 8004e2e:	b118      	cbz	r0, 8004e38 <_calloc_r+0x18>
 8004e30:	4622      	mov	r2, r4
 8004e32:	2100      	movs	r1, #0
 8004e34:	f7fe fb62 	bl	80034fc <memset>
 8004e38:	4628      	mov	r0, r5
 8004e3a:	bd38      	pop	{r3, r4, r5, pc}

08004e3c <_malloc_r>:
 8004e3c:	b570      	push	{r4, r5, r6, lr}
 8004e3e:	1ccd      	adds	r5, r1, #3
 8004e40:	f025 0503 	bic.w	r5, r5, #3
 8004e44:	3508      	adds	r5, #8
 8004e46:	2d0c      	cmp	r5, #12
 8004e48:	bf38      	it	cc
 8004e4a:	250c      	movcc	r5, #12
 8004e4c:	2d00      	cmp	r5, #0
 8004e4e:	4606      	mov	r6, r0
 8004e50:	db01      	blt.n	8004e56 <_malloc_r+0x1a>
 8004e52:	42a9      	cmp	r1, r5
 8004e54:	d903      	bls.n	8004e5e <_malloc_r+0x22>
 8004e56:	230c      	movs	r3, #12
 8004e58:	6033      	str	r3, [r6, #0]
 8004e5a:	2000      	movs	r0, #0
 8004e5c:	bd70      	pop	{r4, r5, r6, pc}
 8004e5e:	f000 f869 	bl	8004f34 <__malloc_lock>
 8004e62:	4a21      	ldr	r2, [pc, #132]	; (8004ee8 <_malloc_r+0xac>)
 8004e64:	6814      	ldr	r4, [r2, #0]
 8004e66:	4621      	mov	r1, r4
 8004e68:	b991      	cbnz	r1, 8004e90 <_malloc_r+0x54>
 8004e6a:	4c20      	ldr	r4, [pc, #128]	; (8004eec <_malloc_r+0xb0>)
 8004e6c:	6823      	ldr	r3, [r4, #0]
 8004e6e:	b91b      	cbnz	r3, 8004e78 <_malloc_r+0x3c>
 8004e70:	4630      	mov	r0, r6
 8004e72:	f000 f83d 	bl	8004ef0 <_sbrk_r>
 8004e76:	6020      	str	r0, [r4, #0]
 8004e78:	4629      	mov	r1, r5
 8004e7a:	4630      	mov	r0, r6
 8004e7c:	f000 f838 	bl	8004ef0 <_sbrk_r>
 8004e80:	1c43      	adds	r3, r0, #1
 8004e82:	d124      	bne.n	8004ece <_malloc_r+0x92>
 8004e84:	230c      	movs	r3, #12
 8004e86:	6033      	str	r3, [r6, #0]
 8004e88:	4630      	mov	r0, r6
 8004e8a:	f000 f854 	bl	8004f36 <__malloc_unlock>
 8004e8e:	e7e4      	b.n	8004e5a <_malloc_r+0x1e>
 8004e90:	680b      	ldr	r3, [r1, #0]
 8004e92:	1b5b      	subs	r3, r3, r5
 8004e94:	d418      	bmi.n	8004ec8 <_malloc_r+0x8c>
 8004e96:	2b0b      	cmp	r3, #11
 8004e98:	d90f      	bls.n	8004eba <_malloc_r+0x7e>
 8004e9a:	600b      	str	r3, [r1, #0]
 8004e9c:	50cd      	str	r5, [r1, r3]
 8004e9e:	18cc      	adds	r4, r1, r3
 8004ea0:	4630      	mov	r0, r6
 8004ea2:	f000 f848 	bl	8004f36 <__malloc_unlock>
 8004ea6:	f104 000b 	add.w	r0, r4, #11
 8004eaa:	1d23      	adds	r3, r4, #4
 8004eac:	f020 0007 	bic.w	r0, r0, #7
 8004eb0:	1ac3      	subs	r3, r0, r3
 8004eb2:	d0d3      	beq.n	8004e5c <_malloc_r+0x20>
 8004eb4:	425a      	negs	r2, r3
 8004eb6:	50e2      	str	r2, [r4, r3]
 8004eb8:	e7d0      	b.n	8004e5c <_malloc_r+0x20>
 8004eba:	428c      	cmp	r4, r1
 8004ebc:	684b      	ldr	r3, [r1, #4]
 8004ebe:	bf16      	itet	ne
 8004ec0:	6063      	strne	r3, [r4, #4]
 8004ec2:	6013      	streq	r3, [r2, #0]
 8004ec4:	460c      	movne	r4, r1
 8004ec6:	e7eb      	b.n	8004ea0 <_malloc_r+0x64>
 8004ec8:	460c      	mov	r4, r1
 8004eca:	6849      	ldr	r1, [r1, #4]
 8004ecc:	e7cc      	b.n	8004e68 <_malloc_r+0x2c>
 8004ece:	1cc4      	adds	r4, r0, #3
 8004ed0:	f024 0403 	bic.w	r4, r4, #3
 8004ed4:	42a0      	cmp	r0, r4
 8004ed6:	d005      	beq.n	8004ee4 <_malloc_r+0xa8>
 8004ed8:	1a21      	subs	r1, r4, r0
 8004eda:	4630      	mov	r0, r6
 8004edc:	f000 f808 	bl	8004ef0 <_sbrk_r>
 8004ee0:	3001      	adds	r0, #1
 8004ee2:	d0cf      	beq.n	8004e84 <_malloc_r+0x48>
 8004ee4:	6025      	str	r5, [r4, #0]
 8004ee6:	e7db      	b.n	8004ea0 <_malloc_r+0x64>
 8004ee8:	20000208 	.word	0x20000208
 8004eec:	2000020c 	.word	0x2000020c

08004ef0 <_sbrk_r>:
 8004ef0:	b538      	push	{r3, r4, r5, lr}
 8004ef2:	4c06      	ldr	r4, [pc, #24]	; (8004f0c <_sbrk_r+0x1c>)
 8004ef4:	2300      	movs	r3, #0
 8004ef6:	4605      	mov	r5, r0
 8004ef8:	4608      	mov	r0, r1
 8004efa:	6023      	str	r3, [r4, #0]
 8004efc:	f000 f82a 	bl	8004f54 <_sbrk>
 8004f00:	1c43      	adds	r3, r0, #1
 8004f02:	d102      	bne.n	8004f0a <_sbrk_r+0x1a>
 8004f04:	6823      	ldr	r3, [r4, #0]
 8004f06:	b103      	cbz	r3, 8004f0a <_sbrk_r+0x1a>
 8004f08:	602b      	str	r3, [r5, #0]
 8004f0a:	bd38      	pop	{r3, r4, r5, pc}
 8004f0c:	2000029c 	.word	0x2000029c

08004f10 <__ascii_mbtowc>:
 8004f10:	b082      	sub	sp, #8
 8004f12:	b901      	cbnz	r1, 8004f16 <__ascii_mbtowc+0x6>
 8004f14:	a901      	add	r1, sp, #4
 8004f16:	b142      	cbz	r2, 8004f2a <__ascii_mbtowc+0x1a>
 8004f18:	b14b      	cbz	r3, 8004f2e <__ascii_mbtowc+0x1e>
 8004f1a:	7813      	ldrb	r3, [r2, #0]
 8004f1c:	600b      	str	r3, [r1, #0]
 8004f1e:	7812      	ldrb	r2, [r2, #0]
 8004f20:	1c10      	adds	r0, r2, #0
 8004f22:	bf18      	it	ne
 8004f24:	2001      	movne	r0, #1
 8004f26:	b002      	add	sp, #8
 8004f28:	4770      	bx	lr
 8004f2a:	4610      	mov	r0, r2
 8004f2c:	e7fb      	b.n	8004f26 <__ascii_mbtowc+0x16>
 8004f2e:	f06f 0001 	mvn.w	r0, #1
 8004f32:	e7f8      	b.n	8004f26 <__ascii_mbtowc+0x16>

08004f34 <__malloc_lock>:
 8004f34:	4770      	bx	lr

08004f36 <__malloc_unlock>:
 8004f36:	4770      	bx	lr

08004f38 <__ascii_wctomb>:
 8004f38:	b149      	cbz	r1, 8004f4e <__ascii_wctomb+0x16>
 8004f3a:	2aff      	cmp	r2, #255	; 0xff
 8004f3c:	bf85      	ittet	hi
 8004f3e:	238a      	movhi	r3, #138	; 0x8a
 8004f40:	6003      	strhi	r3, [r0, #0]
 8004f42:	700a      	strbls	r2, [r1, #0]
 8004f44:	f04f 30ff 	movhi.w	r0, #4294967295
 8004f48:	bf98      	it	ls
 8004f4a:	2001      	movls	r0, #1
 8004f4c:	4770      	bx	lr
 8004f4e:	4608      	mov	r0, r1
 8004f50:	4770      	bx	lr
	...

08004f54 <_sbrk>:
 8004f54:	4b04      	ldr	r3, [pc, #16]	; (8004f68 <_sbrk+0x14>)
 8004f56:	6819      	ldr	r1, [r3, #0]
 8004f58:	4602      	mov	r2, r0
 8004f5a:	b909      	cbnz	r1, 8004f60 <_sbrk+0xc>
 8004f5c:	4903      	ldr	r1, [pc, #12]	; (8004f6c <_sbrk+0x18>)
 8004f5e:	6019      	str	r1, [r3, #0]
 8004f60:	6818      	ldr	r0, [r3, #0]
 8004f62:	4402      	add	r2, r0
 8004f64:	601a      	str	r2, [r3, #0]
 8004f66:	4770      	bx	lr
 8004f68:	20000210 	.word	0x20000210
 8004f6c:	200002a0 	.word	0x200002a0

08004f70 <_init>:
 8004f70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f72:	bf00      	nop
 8004f74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004f76:	bc08      	pop	{r3}
 8004f78:	469e      	mov	lr, r3
 8004f7a:	4770      	bx	lr

08004f7c <_fini>:
 8004f7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f7e:	bf00      	nop
 8004f80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004f82:	bc08      	pop	{r3}
 8004f84:	469e      	mov	lr, r3
 8004f86:	4770      	bx	lr
