#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5637255055d0 .scope module, "dflipflop_testbench" "dflipflop_testbench" 2 5;
 .timescale 0 0;
v0x563725533b40_0 .var "clk", 0 0;
v0x563725533c30_0 .var "d", 0 0;
v0x563725533cf0_0 .net "q", 0 0, L_0x563725534ba0;  1 drivers
v0x563725533d90_0 .net "qbar", 0 0, L_0x563725534d50;  1 drivers
v0x563725533e30_0 .var "reset", 0 0;
S_0x563725515e70 .scope module, "dff" "flipflop_d" 2 13, 3 36 0, S_0x5637255055d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "qbar";
L_0x563725533f20 .functor NOT 1, v0x563725533b40_0, C4<0>, C4<0>, C4<0>;
L_0x563725533fe0 .functor NOT 1, v0x563725533e30_0, C4<0>, C4<0>, C4<0>;
L_0x5637255340a0 .functor AND 1, v0x563725533c30_0, L_0x563725533fe0, C4<1>, C4<1>;
v0x563725533200_0 .net *"_ivl_2", 0 0, L_0x563725533fe0;  1 drivers
v0x5637255332e0_0 .net "clk", 0 0, v0x563725533b40_0;  1 drivers
v0x5637255333a0_0 .net "clk_bar", 0 0, L_0x563725533f20;  1 drivers
v0x5637255334a0_0 .net "d", 0 0, v0x563725533c30_0;  1 drivers
v0x563725533540_0 .net "data", 0 0, L_0x5637255340a0;  1 drivers
v0x563725533630_0 .net "n1", 0 0, L_0x5637255345a0;  1 drivers
v0x5637255336d0_0 .net "q", 0 0, L_0x563725534ba0;  alias, 1 drivers
v0x5637255337c0_0 .net "qbar", 0 0, L_0x563725534d50;  alias, 1 drivers
v0x5637255338b0_0 .net "reset", 0 0, v0x563725533e30_0;  1 drivers
S_0x563725516050 .scope module, "master_latch" "latch_d" 3 49, 3 14 0, S_0x563725515e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qbar";
L_0x563725534200 .functor NOT 1, L_0x5637255340a0, C4<0>, C4<0>, C4<0>;
L_0x563725534270 .functor AND 1, L_0x563725533f20, L_0x563725534200, C4<1>, C4<1>;
L_0x5637255343a0 .functor AND 1, L_0x563725533f20, L_0x5637255340a0, C4<1>, C4<1>;
v0x563725531b80_0 .net *"_ivl_0", 0 0, L_0x563725534200;  1 drivers
v0x563725531c80_0 .net "clk", 0 0, L_0x563725533f20;  alias, 1 drivers
v0x563725531d40_0 .net "d", 0 0, L_0x5637255340a0;  alias, 1 drivers
v0x563725531de0_0 .net "q", 0 0, L_0x5637255345a0;  alias, 1 drivers
v0x563725531e80_0 .net "qbar", 0 0, L_0x563725534750;  1 drivers
v0x563725531f70_0 .net "r", 0 0, L_0x563725534270;  1 drivers
v0x563725532040_0 .net "s", 0 0, L_0x5637255343a0;  1 drivers
S_0x563725514040 .scope module, "lsr" "latch_sr" 3 27, 3 2 0, S_0x563725516050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 1 "r";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qbar";
L_0x563725534510 .functor OR 1, L_0x563725534750, L_0x5637255343a0, C4<0>, C4<0>;
L_0x5637255345a0 .functor NOT 1, L_0x563725534510, C4<0>, C4<0>, C4<0>;
L_0x5637255346c0 .functor OR 1, L_0x5637255345a0, L_0x563725534270, C4<0>, C4<0>;
L_0x563725534750 .functor NOT 1, L_0x5637255346c0, C4<0>, C4<0>, C4<0>;
v0x563725514290_0 .net *"_ivl_0", 0 0, L_0x563725534510;  1 drivers
v0x5637255316f0_0 .net *"_ivl_4", 0 0, L_0x5637255346c0;  1 drivers
v0x5637255317d0_0 .net "q", 0 0, L_0x5637255345a0;  alias, 1 drivers
v0x563725531870_0 .net "qbar", 0 0, L_0x563725534750;  alias, 1 drivers
v0x563725531930_0 .net "r", 0 0, L_0x563725534270;  alias, 1 drivers
v0x563725531a40_0 .net "s", 0 0, L_0x5637255343a0;  alias, 1 drivers
S_0x563725532140 .scope module, "slave_latch" "latch_d" 3 56, 3 14 0, S_0x563725515e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qbar";
L_0x5637255347c0 .functor NOT 1, L_0x5637255345a0, C4<0>, C4<0>, C4<0>;
L_0x563725534830 .functor AND 1, v0x563725533b40_0, L_0x5637255347c0, C4<1>, C4<1>;
L_0x5637255349a0 .functor AND 1, v0x563725533b40_0, L_0x5637255345a0, C4<1>, C4<1>;
v0x563725532bf0_0 .net *"_ivl_0", 0 0, L_0x5637255347c0;  1 drivers
v0x563725532cf0_0 .net "clk", 0 0, v0x563725533b40_0;  alias, 1 drivers
v0x563725532db0_0 .net "d", 0 0, L_0x5637255345a0;  alias, 1 drivers
v0x563725532ea0_0 .net "q", 0 0, L_0x563725534ba0;  alias, 1 drivers
v0x563725532f40_0 .net "qbar", 0 0, L_0x563725534d50;  alias, 1 drivers
v0x563725533030_0 .net "r", 0 0, L_0x563725534830;  1 drivers
v0x563725533100_0 .net "s", 0 0, L_0x5637255349a0;  1 drivers
S_0x5637255323b0 .scope module, "lsr" "latch_sr" 3 27, 3 2 0, S_0x563725532140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 1 "r";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qbar";
L_0x563725534a80 .functor OR 1, L_0x563725534d50, L_0x5637255349a0, C4<0>, C4<0>;
L_0x563725534ba0 .functor NOT 1, L_0x563725534a80, C4<0>, C4<0>, C4<0>;
L_0x563725534cc0 .functor OR 1, L_0x563725534ba0, L_0x563725534830, C4<0>, C4<0>;
L_0x563725534d50 .functor NOT 1, L_0x563725534cc0, C4<0>, C4<0>, C4<0>;
v0x563725532630_0 .net *"_ivl_0", 0 0, L_0x563725534a80;  1 drivers
v0x563725532730_0 .net *"_ivl_4", 0 0, L_0x563725534cc0;  1 drivers
v0x563725532810_0 .net "q", 0 0, L_0x563725534ba0;  alias, 1 drivers
v0x5637255328e0_0 .net "qbar", 0 0, L_0x563725534d50;  alias, 1 drivers
v0x5637255329a0_0 .net "r", 0 0, L_0x563725534830;  alias, 1 drivers
v0x563725532ab0_0 .net "s", 0 0, L_0x5637255349a0;  alias, 1 drivers
S_0x563725533990 .scope task, "display" "display" 2 37, 2 37 0, S_0x5637255055d0;
 .timescale 0 0;
TD_dflipflop_testbench.display ;
    %delay 10, 0;
    %vpi_call 2 38 "$display", "clk=%b, d=%b, q=%b, qbar=%b", v0x563725533b40_0, v0x563725533c30_0, v0x563725533cf0_0, v0x563725533d90_0 {0 0 0};
    %end;
    .scope S_0x5637255055d0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563725533e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563725533b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563725533c30_0, 0, 1;
    %fork TD_dflipflop_testbench.display, S_0x563725533990;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563725533c30_0, 0, 1;
    %fork TD_dflipflop_testbench.display, S_0x563725533990;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563725533b40_0, 0, 1;
    %fork TD_dflipflop_testbench.display, S_0x563725533990;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563725533c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563725533b40_0, 0, 1;
    %fork TD_dflipflop_testbench.display, S_0x563725533990;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563725533b40_0, 0, 1;
    %fork TD_dflipflop_testbench.display, S_0x563725533990;
    %join;
    %vpi_call 2 34 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "dflipflop_structural_tb.v";
    "dflipflop_structural.sv";
