// Seed: 2681003011
module module_0 #(
    parameter id_0 = 32'd93
) (
    output wire  _id_0,
    input  uwire id_1,
    output wand  id_2
);
  logic [id_0 : -1 'h0] id_4;
  ;
  wire id_5;
  assign module_1.id_34 = 0;
  assign id_4[1'b0 : 1] = id_4;
  logic id_6 = -1;
  logic [(  1  ) : {  1  ,  1  }] id_7;
  logic id_8;
  ;
endmodule
module module_1 #(
    parameter id_11 = 32'd87,
    parameter id_23 = 32'd8,
    parameter id_37 = 32'd76
) (
    input wire id_0,
    output tri id_1,
    input tri id_2,
    output wand id_3,
    input uwire id_4,
    input wor id_5,
    input wor id_6,
    input tri id_7,
    input uwire id_8,
    input tri0 id_9,
    input wor id_10,
    input tri1 _id_11,
    output supply1 id_12,
    input uwire id_13,
    output wire id_14,
    input tri1 id_15,
    input tri0 id_16,
    output wire id_17,
    input tri id_18,
    output tri0 id_19,
    output tri id_20,
    input uwire id_21,
    input tri1 id_22,
    input supply1 _id_23,
    output tri0 id_24,
    input wor id_25,
    input wire id_26,
    input wand id_27,
    input tri0 id_28,
    output wand id_29,
    output tri0 id_30,
    input uwire id_31,
    input tri id_32,
    input wor id_33,
    input supply1 id_34,
    output tri id_35
);
  assign id_30 = -1;
  localparam id_37 = 1'd0 + 1 ? 1 : 1;
  wire [1 : {  id_37  ,  id_11  }] id_38;
  assign id_35 = id_5;
  assign id_35 = id_31 - ~id_28;
  module_0 modCall_1 (
      id_37,
      id_5,
      id_17
  );
  wire id_39;
  logic [id_23 : 1 'b0] id_40 = -1;
endmodule
