[2024-11-24 20:29:22.165026] [openram.globals/init_openram]: Initializing OpenRAM...
[2024-11-24 20:29:22.165182] [openram.globals/setup_paths]: OpenRAM source code found in /home/sh4471/workplace/OpenRAM/compiler
[2024-11-24 20:29:22.165336] [openram.globals/setup_paths]: Temporary files saved in /tmp/openram_sh4471_10696_temp/
[2024-11-24 20:29:22.165541] [openram.globals/read_config]: Configuration file is /home/sh4471/workplace/OpenRAM/sram_configs/sram_config_32_512.py
[2024-11-24 20:29:22.166324] [openram.globals/read_config]: Output saved in /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_32_512_freepdk45/
[2024-11-24 20:29:22.166584] [openram.globals/install_conda]: Creating conda setup...
[2024-11-24 20:29:22.168122] [openram.globals/import_tech]: Tech directory found in /home/sh4471/workplace/OpenRAM/technology:/home/sh4471/anaconda3/lib/python3.12/site-packages/openram/technology
[2024-11-24 20:29:22.168345] [openram.globals/import_tech]: Adding technology path: /home/sh4471/workplace/OpenRAM/technology
[2024-11-24 20:29:22.168541] [openram.globals/import_tech]: Adding technology path: /home/sh4471/anaconda3/lib/python3.12/site-packages/openram/technology
[2024-11-24 20:29:22.170583] [openram.globals/init_paths]: Creating temp directory: /tmp/openram_sh4471_10696_temp/
[2024-11-24 20:29:22.258292] [openram.globals/setup_bitcell]: Using bitcell: bitcell_2port
[2024-11-24 20:29:22.783374] [openram.characterizer/<module>]: Initializing characterizer...
[2024-11-24 20:29:22.791556] [openram.characterizer/<module>]: Analytical model enabled.
[2024-11-24 20:29:22.800332] [openram.verify/<module>]: Initializing verify...
[2024-11-24 20:29:22.808442] [openram.verify/<module>]: LVS/DRC/PEX disabled.
[2024-11-24 20:29:22.808831] [openram.globals/setup_bitcell]: Using bitcell: bitcell_2port
[2024-11-24 20:29:22.808888] |==============================================================================|
[2024-11-24 20:29:22.808945] |=========                      OpenRAM v1.2.48                       =========|
[2024-11-24 20:29:22.808979] |=========                                                            =========|
[2024-11-24 20:29:22.809009] |=========               VLSI Design and Automation Lab               =========|
[2024-11-24 20:29:22.809038] |=========        Computer Science and Engineering Department         =========|
[2024-11-24 20:29:22.809066] |=========            University of California Santa Cruz             =========|
[2024-11-24 20:29:22.809095] |=========                                                            =========|
[2024-11-24 20:29:22.809128] |=========          Usage help: openram-user-group@ucsc.edu           =========|
[2024-11-24 20:29:22.809157] |=========        Development help: openram-dev-group@ucsc.edu        =========|
[2024-11-24 20:29:22.809189] |=========                See LICENSE for license info                =========|
[2024-11-24 20:29:22.809217] |==============================================================================|
[2024-11-24 20:29:22.809253] ** Start: 11/24/2024 20:29:22
[2024-11-24 20:29:22.809286] Technology: freepdk45
[2024-11-24 20:29:22.809316] Total size: 16384 bits
[2024-11-24 20:29:22.809350] Word size: 32
Words: 512
Banks: 1
[2024-11-24 20:29:22.809382] RW ports: 0
R-only ports: 1
W-only ports: 1
[2024-11-24 20:29:22.809411] Design supply routing skipped. Supplies will have multiple must-connect pins. (route_supplies=True to enable supply routing).
[2024-11-24 20:29:22.809447] DRC/LVS/PEX is only run on the top-level design to save run-time (inline_lvsdrc=True to do inline checking).
[2024-11-24 20:29:22.809474] DRC/LVS/PEX is disabled (check_lvsdrc=True to enable).
[2024-11-24 20:29:22.809503] Characterization is disabled (using analytical delay models) (analytical_delay=False to simulate).
[2024-11-24 20:29:22.809530] Only generating nominal corner timing.
[2024-11-24 20:29:22.809559] Words per row: None
[2024-11-24 20:29:22.809594] Output files are: 
[2024-11-24 20:29:22.809623] /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_32_512_freepdk45/sram_0rw1r1w_32_512_freepdk45.lvs
[2024-11-24 20:29:22.809661] /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_32_512_freepdk45/sram_0rw1r1w_32_512_freepdk45.sp
[2024-11-24 20:29:22.809690] /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_32_512_freepdk45/sram_0rw1r1w_32_512_freepdk45.v
[2024-11-24 20:29:22.809717] /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_32_512_freepdk45/sram_0rw1r1w_32_512_freepdk45.lib
[2024-11-24 20:29:22.809744] /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_32_512_freepdk45/sram_0rw1r1w_32_512_freepdk45.py
[2024-11-24 20:29:22.809771] /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_32_512_freepdk45/sram_0rw1r1w_32_512_freepdk45.html
[2024-11-24 20:29:22.809798] /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_32_512_freepdk45/sram_0rw1r1w_32_512_freepdk45.log
[2024-11-24 20:29:22.809825] /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_32_512_freepdk45/sram_0rw1r1w_32_512_freepdk45.lef
[2024-11-24 20:29:22.809852] /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_32_512_freepdk45/sram_0rw1r1w_32_512_freepdk45.gds
[2024-11-24 20:29:22.819550] [openram.sram_config/recompute_sizes]: Recomputing with words per row: 4
[2024-11-24 20:29:22.819861] [openram.sram_config/recompute_sizes]: Rows: 128 Cols: 128
[2024-11-24 20:29:22.820185] [openram.sram_config/recompute_sizes]: Row addr size: 7 Col addr size: 2 Bank addr size: 9
[2024-11-24 20:29:22.820446] [openram.sram_config/compute_sizes]: Set SRAM Words Per Row=4
[2024-11-24 20:29:22.833306] [openram.modules.bitcell_base_array/__init__]: Creating sram_0rw1r1w_32_512_freepdk45_capped_replica_bitcell_array 128 x 128
[2024-11-24 20:29:22.833793] [openram.modules.capped_replica_bitcell_array/__init__]: Creating sram_0rw1r1w_32_512_freepdk45_capped_replica_bitcell_array 128 x 128 rbls: [1, 1] left_rbl: [0] right_rbl: [1]
[2024-11-24 20:29:22.834577] [openram.modules.bitcell_base_array/__init__]: Creating sram_0rw1r1w_32_512_freepdk45_replica_bitcell_array 128 x 128
[2024-11-24 20:29:22.835155] [openram.modules.replica_bitcell_array/__init__]: Creating sram_0rw1r1w_32_512_freepdk45_replica_bitcell_array 128 x 128 rbls: [1, 1] left_rbl: [0] right_rbl: [1]
[2024-11-24 20:29:22.836028] [openram.modules.bitcell_base_array/__init__]: Creating sram_0rw1r1w_32_512_freepdk45_bitcell_array 128 x 128
[2024-11-24 20:29:22.836726] [openram.modules.bitcell_array/__init__]: Creating sram_0rw1r1w_32_512_freepdk45_bitcell_array 128 x 128
[2024-11-24 20:31:02.625203] [openram.modules.bitcell_base_array/__init__]: Creating sram_0rw1r1w_32_512_freepdk45_replica_column 130 x 1
[2024-11-24 20:31:02.700534] [openram.modules.bitcell_base_array/__init__]: Creating sram_0rw1r1w_32_512_freepdk45_replica_column_0 130 x 1
[2024-11-24 20:31:02.762403] [openram.modules.bitcell_base_array/__init__]: Creating sram_0rw1r1w_32_512_freepdk45_dummy_array 1 x 128
[2024-11-24 20:31:03.595659] [openram.modules.bitcell_base_array/__init__]: Creating sram_0rw1r1w_32_512_freepdk45_dummy_array_0 1 x 130
[2024-11-24 20:31:03.672229] [openram.modules.bitcell_base_array/__init__]: Creating sram_0rw1r1w_32_512_freepdk45_dummy_array_1 1 x 130
[2024-11-24 20:31:03.747983] [openram.modules.bitcell_base_array/__init__]: Creating sram_0rw1r1w_32_512_freepdk45_dummy_array_2 132 x 1
[2024-11-24 20:31:03.810454] [openram.modules.bitcell_base_array/__init__]: Creating sram_0rw1r1w_32_512_freepdk45_dummy_array_3 132 x 1
[2024-11-24 20:31:04.231187] [openram.modules.and2_dec/__init__]: Creating and2_dec and2_dec
[2024-11-24 20:31:04.240302] [openram.modules.and3_dec/__init__]: Creating and3_dec and3_dec
[2024-11-24 20:31:04.261106] [openram.modules.and4_dec/__init__]: Creating and4_dec and4_dec
[2024-11-24 20:31:04.423489] [openram.modules.wordline_driver_array/__init__]: Creating sram_0rw1r1w_32_512_freepdk45_wordline_driver_array
[2024-11-24 20:31:04.424280] [openram.modules.wordline_driver/__init__]: Creating wordline_driver wordline_driver
[2024-11-24 20:31:04.515839] [openram.modules.and2_dec/__init__]: Creating and2_dec and2_dec_0
[2024-11-24 20:31:04.609988] [openram.modules.precharge_array/__init__]: Creating sram_0rw1r1w_32_512_freepdk45_precharge_array
[2024-11-24 20:31:04.668860] [openram.modules.column_mux_array/__init__]: Creating sram_0rw1r1w_32_512_freepdk45_column_mux_array
[2024-11-24 20:31:04.783063] [openram.modules.write_driver_array/__init__]: Creating sram_0rw1r1w_32_512_freepdk45_write_driver_array
[2024-11-24 20:31:04.907577] [openram.modules.precharge_array/__init__]: Creating sram_0rw1r1w_32_512_freepdk45_precharge_array_0
[2024-11-24 20:31:04.966512] [openram.modules.sense_amp_array/__init__]: Creating sram_0rw1r1w_32_512_freepdk45_sense_amp_array
[2024-11-24 20:31:04.991161] [openram.modules.column_mux_array/__init__]: Creating sram_0rw1r1w_32_512_freepdk45_column_mux_array_0
[2024-11-24 20:31:05.214285] [openram.modules.pand2/__init__]: Creating pand2 pand2
[2024-11-24 20:31:05.217307] [openram.modules.pdriver/__init__]: creating pdriver pdriver
[2024-11-24 20:31:05.414967] [openram.modules.dff_array/__init__]: Creating sram_0rw1r1w_32_512_freepdk45_row_addr_dff rows=7 cols=1
[2024-11-24 20:31:05.419215] [openram.modules.dff_array/__init__]: Creating sram_0rw1r1w_32_512_freepdk45_col_addr_dff rows=1 cols=2
[2024-11-24 20:31:05.420737] [openram.modules.dff_array/__init__]: Creating sram_0rw1r1w_32_512_freepdk45_data_dff rows=1 cols=32
[2024-11-24 20:31:05.433193] [openram.modules.control_logic_base/__init__]: Creating control_logic_w
[2024-11-24 20:31:05.433883] [openram.modules.dff_buf/__init__]: Creating sram_0rw1r1w_32_512_freepdk45_dff_buf
[2024-11-24 20:31:05.440578] [openram.modules.dff_buf_array/__init__]: Creating sram_0rw1r1w_32_512_freepdk45_dff_buf_array
[2024-11-24 20:31:05.441264] [openram.modules.dff_buf/__init__]: Creating sram_0rw1r1w_32_512_freepdk45_dff_buf_0
[2024-11-24 20:31:05.443949] [openram.modules.pand2/__init__]: Creating pand2 pand2_0
[2024-11-24 20:31:05.444673] [openram.modules.pdriver/__init__]: creating pdriver pdriver_0
[2024-11-24 20:31:05.449748] [openram.modules.pbuf/__init__]: creating pbuf with size of 128
[2024-11-24 20:31:05.469461] [openram.modules.pdriver/__init__]: creating pdriver pdriver_1
[2024-11-24 20:31:05.490520] [openram.modules.pdriver/__init__]: creating pdriver pdriver_2
[2024-11-24 20:31:05.501668] [openram.modules.pand3/__init__]: Creating pand3 pand3
[2024-11-24 20:31:05.504764] [openram.modules.pdriver/__init__]: creating pdriver pdriver_3
[2024-11-24 20:31:05.512298] [openram.modules.pand3/__init__]: Creating pand3 pand3_0
[2024-11-24 20:31:05.513075] [openram.modules.pdriver/__init__]: creating pdriver pdriver_4
[2024-11-24 20:31:05.516743] [openram.modules.pdriver/__init__]: creating pdriver pdriver_5
[2024-11-24 20:31:05.531190] [openram.modules.delay_chain/__init__]: creating delay chain [4, 4, 4, 4, 4, 4, 4, 4, 4]
[2024-11-24 20:31:05.559053] [openram.modules.control_logic_base/__init__]: Creating control_logic_r
[2024-11-24 20:31:05.570784] ** Submodules: 102.8 seconds
[2024-11-24 20:31:05.595355] ** Placement: 0.0 seconds
[2024-11-24 20:32:55.647362] [openram.base.hierarchy_layout/get_bbox]: Size: 231.835 x 234.53000000000003 with perimeter margin 0
[2024-11-24 20:32:55.727633] [openram.router.router_tech/__init__]: Minimum track width: 0.280
[2024-11-24 20:32:55.728169] [openram.router.router_tech/__init__]: Minimum track space: 0.140
[2024-11-24 20:32:55.728666] [openram.router.router_tech/__init__]: Minimum track wire width: 0.140
[2024-11-24 20:32:55.729102] [openram.router.signal_escape_router/route]: Running signal escape router...
[2024-11-24 20:33:43.144276] ** Routing: 157.5 seconds
[2024-11-24 20:33:43.148303] ** Verification: 0.0 seconds
[2024-11-24 20:33:43.148400] ** SRAM creation: 260.3 seconds
[2024-11-24 20:33:43.148457] SP: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_32_512_freepdk45/sram_0rw1r1w_32_512_freepdk45.sp
[2024-11-24 20:33:43.417114] [openram.characterizer.functional/__init__]: Random seed for functional simulation: 1732480423416672966
[2024-11-24 20:33:43.460759] ** Spice writing: 0.3 seconds
[2024-11-24 20:33:43.460850] DELAY: Writing stimulus...
[2024-11-24 20:33:44.613683] [openram.characterizer.delay/create_sen_and_bitline_path_measures]: self.bl_name = xsram_0rw1r1w_32_512_freepdk45.xbank0.bl_1_127
[2024-11-24 20:33:44.616634] ** DELAY: 1.2 seconds
[2024-11-24 20:33:44.891239] GDS: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_32_512_freepdk45/sram_0rw1r1w_32_512_freepdk45.gds
[2024-11-24 20:33:45.371548] ** GDS: 0.5 seconds
[2024-11-24 20:33:45.371669] LEF: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_32_512_freepdk45/sram_0rw1r1w_32_512_freepdk45.lef
[2024-11-24 20:33:45.385247] ** LEF: 0.0 seconds
[2024-11-24 20:33:45.385322] LVS: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_32_512_freepdk45/sram_0rw1r1w_32_512_freepdk45.lvs.sp
[2024-11-24 20:33:45.658290] ** LVS writing: 0.3 seconds
[2024-11-24 20:33:45.658403] LIB: Characterizing... 
[2024-11-24 20:33:45.659410] [openram.characterizer.lib/prepare_tables]: Slews: [0.00125 0.005   0.04   ]
[2024-11-24 20:33:45.660089] [openram.characterizer.lib/prepare_tables]: Loads: [0.052275 0.2091   0.8364  ]
[2024-11-24 20:33:45.660587] [openram.characterizer.lib/prepare_tables]: self.load_slews : [(np.float64(0.052275), np.float64(0.00125)), (np.float64(0.2091), np.float64(0.00125)), (np.float64(0.8364), np.float64(0.00125)), (np.float64(0.052275), np.float64(0.005)), (np.float64(0.2091), np.float64(0.005)), (np.float64(0.8364), np.float64(0.005)), (np.float64(0.052275), np.float64(0.04)), (np.float64(0.2091), np.float64(0.04)), (np.float64(0.8364), np.float64(0.04))]
[2024-11-24 20:33:45.661000] [openram.characterizer.lib/characterize_corners]: Characterizing corners: [('TT', 1.0, 25)]
[2024-11-24 20:33:45.661388] [openram.characterizer.lib/characterize_corners]: Corner: ('TT', 1.0, 25)
[2024-11-24 20:33:45.661836] [openram.characterizer.lib/characterize_corners]: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_32_512_freepdk45/sram_0rw1r1w_32_512_freepdk45_TT_1p0V_25C.lib
[2024-11-24 20:33:45.662580] WARNING: file elmore.py: line 45: In analytical mode, all ports have the timing of the first read port.

[2024-11-24 20:33:46.652139] [openram.characterizer.elmore/analytical_power]: Dynamic Power: 4.35111120693867 mW
[2024-11-24 20:33:46.652759] [openram.characterizer.elmore/analytical_power]: Leakage Power: 0.017701 mW
[2024-11-24 20:33:46.653290] [openram.characterizer.elmore/get_lib_values]: Slew, Load, Delay(ns), Slew(ns)
[2024-11-24 20:33:46.654106] [openram.characterizer.elmore/get_lib_values]: 0.00125, 0.052275, 0.3232098733258929, 0.000716101171875
[2024-11-24 20:33:46.654840] [openram.characterizer.elmore/get_lib_values]: 0.00125, 0.2091, 0.32343040848214294, 0.0007381546875
[2024-11-24 20:33:46.655544] [openram.characterizer.elmore/get_lib_values]: 0.00125, 0.8364, 0.3243125491071429, 0.00082636875
[2024-11-24 20:33:46.656230] [openram.characterizer.elmore/get_lib_values]: 0.005, 0.052275, 0.3232098733258929, 0.000716101171875
[2024-11-24 20:33:46.656925] [openram.characterizer.elmore/get_lib_values]: 0.005, 0.2091, 0.32343040848214294, 0.0007381546875
[2024-11-24 20:33:46.657630] [openram.characterizer.elmore/get_lib_values]: 0.005, 0.8364, 0.3243125491071429, 0.00082636875
[2024-11-24 20:33:46.658317] [openram.characterizer.elmore/get_lib_values]: 0.04, 0.052275, 0.3232098733258929, 0.000716101171875
[2024-11-24 20:33:46.659008] [openram.characterizer.elmore/get_lib_values]: 0.04, 0.2091, 0.32343040848214294, 0.0007381546875
[2024-11-24 20:33:46.659699] [openram.characterizer.elmore/get_lib_values]: 0.04, 0.8364, 0.3243125491071429, 0.00082636875
[2024-11-24 20:33:46.663531] ** Characterization: 1.0 seconds
[2024-11-24 20:33:46.663693] Config: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_32_512_freepdk45/sram_0rw1r1w_32_512_freepdk45.py
[2024-11-24 20:33:46.663744] ** Config: 0.0 seconds
[2024-11-24 20:33:46.664458] Datasheet: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_32_512_freepdk45/sram_0rw1r1w_32_512_freepdk45.html
[2024-11-24 20:33:46.665683] ** Datasheet: 0.0 seconds
[2024-11-24 20:33:46.665744] Verilog: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_32_512_freepdk45/sram_0rw1r1w_32_512_freepdk45.v
[2024-11-24 20:33:46.665890] ** Verilog: 0.0 seconds
[2024-11-24 20:33:46.666649] [openram.globals/purge_temp]: Purging temp directory: /tmp/openram_sh4471_10696_temp/
[2024-11-24 20:33:46.667872] ** End: 263.9 seconds
