// Seed: 1821643894
`timescale 1ps / 1 ps
module module_0 #(
    parameter id_10 = 32'd58
) (
    input id_1,
    input logic id_2
    , id_3,
    input logic id_4,
    input logic id_5,
    input logic id_6,
    output id_7,
    output logic id_8,
    output id_9
);
  logic _id_10;
  logic id_11;
  always @(posedge 1) begin
    id_7 = id_11;
  end
  assign id_5 = id_8[id_10];
  type_23 id_12 (
      .id_0(~id_10),
      .id_1(id_5),
      .id_2(id_1)
  );
  logic id_13;
  assign id_3 = id_2;
  assign id_6 = id_5[1 : id_10[id_10]];
  logic id_14;
  assign id_2 = 1;
  assign id_1[1] = id_13;
  assign id_9[1] = id_9;
  assign id_14 = 1;
  logic id_15;
  assign id_3 = 1'h0;
endmodule
