//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-37061995
// Cuda compilation tools, release 13.1, V13.1.115
// Based on NVVM 21.0.0
//

.version 9.1
.target sm_120
.address_size 64

	// .globl	build_p_neut_tables_all_pk
.const .align 4 .b8 c_tmax[20] = {0, 0, 96, 65, 0, 0, 140, 65, 0, 0, 168, 65, 0, 0, 196, 65, 0, 0, 224, 65};
.const .align 4 .b8 c_thalf[60] = {0, 0, 200, 65, 184, 30, 225, 65, 236, 81, 250, 65, 82, 184, 9, 66, 174, 71, 22, 66, 10, 215, 34, 66, 164, 112, 47, 66, 0, 0, 60, 66, 92, 143, 72, 66, 246, 40, 85, 66, 82, 184, 97, 66, 174, 71, 110, 66, 10, 215, 122, 66, 82, 184, 131, 66, 0, 0, 138, 66};
// _ZZ23compute_immunity_all_pkE9smem_freq has been demoted
// _ZZ23compute_immunity_all_pkE8smem_inc has been demoted
// _ZZ23compute_immunity_all_pkE8smem_sum has been demoted
// _ZZ23compute_immunity_all_pkE9smem_comp has been demoted
// _ZZ22compute_gamma_envelopeE5s_min has been demoted
// _ZZ22compute_gamma_envelopeE5s_max has been demoted
// _ZZ22compute_gamma_envelopeE5s_sum has been demoted
// _ZZ22compute_gamma_envelopeE5s_cnt has been demoted
.global .align 1 .b8 _ZN55_INTERNAL_6a52708b_26_prism_immunity_accurate_cu_c_tmax4cuda3std3__45__cpo9iter_swapE[1];

.visible .entry build_p_neut_tables_all_pk(
	.param .u64 .ptr .align 1 build_p_neut_tables_all_pk_param_0,
	.param .u64 .ptr .align 1 build_p_neut_tables_all_pk_param_1,
	.param .u32 build_p_neut_tables_all_pk_param_2
)
{
	.reg .pred 	%p<21>;
	.reg .b16 	%rs<6>;
	.reg .b32 	%r<212>;
	.reg .b64 	%rd<30>;

	ld.param.b32 	%r97, [build_p_neut_tables_all_pk_param_2];
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ctaid.y;
	mov.u32 	%r3, %ctaid.z;
	max.s32 	%r98, %r1, %r2;
	setp.ge.s32 	%p1, %r98, %r97;
	setp.gt.u32 	%p2, %r3, 74;
	or.pred 	%p3, %p2, %p1;
	@%p3 bra 	$L__BB0_42;
	cvt.u16.u32 	%rs1, %r3;
	mul.lo.s16 	%rs2, %rs1, 137;
	shr.u16 	%rs3, %rs2, 11;
	cvt.u32.u16 	%r99, %rs3;
	mul.wide.u32 	%rd7, %r99, 4;
	mov.b64 	%rd8, c_tmax;
	add.s64 	%rd9, %rd8, %rd7;
	ld.const.b32 	%r4, [%rd9];
	mul.lo.s16 	%rs4, %rs3, 15;
	sub.s16 	%rs5, %rs1, %rs4;
	cvt.u32.u16 	%r100, %rs5;
	and.b32 	%r101, %r100, 255;
	mul.wide.u32 	%rd10, %r101, 4;
	mov.b64 	%rd11, c_thalf;
	add.s64 	%rd12, %rd11, %rd10;
	ld.const.b32 	%r102, [%rd12];
	mov.b32 	%r103, 0f40000000;
	lg2.approx.ftz.f32 	%r104, %r103;
	mul.ftz.f32 	%r5, %r104, 0f3F317218;
	div.approx.ftz.f32 	%r6, %r5, %r102;
	mul.ftz.f32 	%r7, %r4, %r6;
	add.ftz.f32 	%r105, %r5, 0f3C23D70A;
	setp.leu.ftz.f32 	%p4, %r7, %r105;
	@%p4 bra 	$L__BB0_3;
	sub.ftz.f32 	%r106, %r7, %r5;
	div.approx.ftz.f32 	%r107, %r7, %r106;
	lg2.approx.ftz.f32 	%r108, %r107;
	mul.ftz.f32 	%r198, %r108, 0f3F317218;
	bra.uni 	$L__BB0_4;
$L__BB0_3:
	add.ftz.f32 	%r198, %r6, %r6;
$L__BB0_4:
	ld.param.b64 	%rd27, [build_p_neut_tables_all_pk_param_0];
	cvta.to.global.u64 	%rd13, %rd27;
	neg.ftz.f32 	%r11, %r6;
	mul.ftz.f32 	%r109, %r4, %r11;
	mul.ftz.f32 	%r110, %r109, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%r111, %r110;
	neg.ftz.f32 	%r12, %r198;
	mul.ftz.f32 	%r112, %r4, %r12;
	mul.ftz.f32 	%r113, %r112, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%r114, %r113;
	sub.ftz.f32 	%r13, %r111, %r114;
	mul.lo.s32 	%r115, %r2, 11;
	mul.lo.s32 	%r116, %r1, 11;
	mul.wide.u32 	%rd14, %r116, 4;
	add.s64 	%rd15, %rd13, %rd14;
	ld.global.nc.b32 	%r14, [%rd15];
	mul.wide.u32 	%rd16, %r115, 4;
	add.s64 	%rd17, %rd13, %rd16;
	ld.global.nc.b32 	%r15, [%rd17];
	ld.global.nc.b32 	%r16, [%rd15+4];
	ld.global.nc.b32 	%r17, [%rd17+4];
	ld.global.nc.b32 	%r18, [%rd15+8];
	ld.global.nc.b32 	%r19, [%rd17+8];
	ld.global.nc.b32 	%r20, [%rd15+12];
	ld.global.nc.b32 	%r21, [%rd17+12];
	ld.global.nc.b32 	%r22, [%rd15+16];
	ld.global.nc.b32 	%r23, [%rd17+16];
	ld.global.nc.b32 	%r24, [%rd15+20];
	ld.global.nc.b32 	%r25, [%rd17+20];
	ld.global.nc.b32 	%r26, [%rd15+24];
	ld.global.nc.b32 	%r27, [%rd17+24];
	ld.global.nc.b32 	%r28, [%rd15+28];
	ld.global.nc.b32 	%r29, [%rd17+28];
	ld.global.nc.b32 	%r30, [%rd15+32];
	ld.global.nc.b32 	%r31, [%rd17+32];
	ld.global.nc.b32 	%r32, [%rd15+36];
	ld.global.nc.b32 	%r33, [%rd17+36];
	ld.global.nc.b32 	%r34, [%rd15+40];
	ld.global.nc.b32 	%r35, [%rd17+40];
	setp.leu.ftz.f32 	%p5, %r14, 0f3C23D70A;
	@%p5 bra 	$L__BB0_6;
	add.ftz.f32 	%r117, %r15, 0f3F800000;
	add.ftz.f32 	%r118, %r14, 0f3F800000;
	div.approx.ftz.f32 	%r199, %r117, %r118;
	bra.uni 	$L__BB0_7;
$L__BB0_6:
	add.ftz.f32 	%r199, %r15, 0f3F800000;
$L__BB0_7:
	min.ftz.f32 	%r39, %r199, 0f42C80000;
	setp.gt.ftz.f32 	%p6, %r16, 0f3C23D70A;
	@%p6 bra 	$L__BB0_9;
	add.ftz.f32 	%r200, %r17, 0f3F800000;
	bra.uni 	$L__BB0_10;
$L__BB0_9:
	add.ftz.f32 	%r119, %r17, 0f3F800000;
	add.ftz.f32 	%r120, %r16, 0f3F800000;
	div.approx.ftz.f32 	%r200, %r119, %r120;
$L__BB0_10:
	min.ftz.f32 	%r43, %r200, 0f42C80000;
	setp.gt.ftz.f32 	%p7, %r18, 0f3C23D70A;
	@%p7 bra 	$L__BB0_12;
	add.ftz.f32 	%r201, %r19, 0f3F800000;
	bra.uni 	$L__BB0_13;
$L__BB0_12:
	add.ftz.f32 	%r121, %r19, 0f3F800000;
	add.ftz.f32 	%r122, %r18, 0f3F800000;
	div.approx.ftz.f32 	%r201, %r121, %r122;
$L__BB0_13:
	min.ftz.f32 	%r47, %r201, 0f42C80000;
	setp.gt.ftz.f32 	%p8, %r20, 0f3C23D70A;
	@%p8 bra 	$L__BB0_15;
	add.ftz.f32 	%r202, %r21, 0f3F800000;
	bra.uni 	$L__BB0_16;
$L__BB0_15:
	add.ftz.f32 	%r123, %r21, 0f3F800000;
	add.ftz.f32 	%r124, %r20, 0f3F800000;
	div.approx.ftz.f32 	%r202, %r123, %r124;
$L__BB0_16:
	min.ftz.f32 	%r51, %r202, 0f42C80000;
	setp.gt.ftz.f32 	%p9, %r22, 0f3C23D70A;
	@%p9 bra 	$L__BB0_18;
	add.ftz.f32 	%r203, %r23, 0f3F800000;
	bra.uni 	$L__BB0_19;
$L__BB0_18:
	add.ftz.f32 	%r125, %r23, 0f3F800000;
	add.ftz.f32 	%r126, %r22, 0f3F800000;
	div.approx.ftz.f32 	%r203, %r125, %r126;
$L__BB0_19:
	min.ftz.f32 	%r55, %r203, 0f42C80000;
	setp.gt.ftz.f32 	%p10, %r24, 0f3C23D70A;
	@%p10 bra 	$L__BB0_21;
	add.ftz.f32 	%r204, %r25, 0f3F800000;
	bra.uni 	$L__BB0_22;
$L__BB0_21:
	add.ftz.f32 	%r127, %r25, 0f3F800000;
	add.ftz.f32 	%r128, %r24, 0f3F800000;
	div.approx.ftz.f32 	%r204, %r127, %r128;
$L__BB0_22:
	min.ftz.f32 	%r59, %r204, 0f42C80000;
	setp.gt.ftz.f32 	%p11, %r26, 0f3C23D70A;
	@%p11 bra 	$L__BB0_24;
	add.ftz.f32 	%r205, %r27, 0f3F800000;
	bra.uni 	$L__BB0_25;
$L__BB0_24:
	add.ftz.f32 	%r129, %r27, 0f3F800000;
	add.ftz.f32 	%r130, %r26, 0f3F800000;
	div.approx.ftz.f32 	%r205, %r129, %r130;
$L__BB0_25:
	min.ftz.f32 	%r63, %r205, 0f42C80000;
	setp.gt.ftz.f32 	%p12, %r28, 0f3C23D70A;
	@%p12 bra 	$L__BB0_27;
	add.ftz.f32 	%r206, %r29, 0f3F800000;
	bra.uni 	$L__BB0_28;
$L__BB0_27:
	add.ftz.f32 	%r131, %r29, 0f3F800000;
	add.ftz.f32 	%r132, %r28, 0f3F800000;
	div.approx.ftz.f32 	%r206, %r131, %r132;
$L__BB0_28:
	min.ftz.f32 	%r67, %r206, 0f42C80000;
	setp.gt.ftz.f32 	%p13, %r30, 0f3C23D70A;
	@%p13 bra 	$L__BB0_30;
	add.ftz.f32 	%r207, %r31, 0f3F800000;
	bra.uni 	$L__BB0_31;
$L__BB0_30:
	add.ftz.f32 	%r133, %r31, 0f3F800000;
	add.ftz.f32 	%r134, %r30, 0f3F800000;
	div.approx.ftz.f32 	%r207, %r133, %r134;
$L__BB0_31:
	min.ftz.f32 	%r71, %r207, 0f42C80000;
	setp.gt.ftz.f32 	%p14, %r32, 0f3C23D70A;
	@%p14 bra 	$L__BB0_33;
	add.ftz.f32 	%r208, %r33, 0f3F800000;
	bra.uni 	$L__BB0_34;
$L__BB0_33:
	add.ftz.f32 	%r135, %r33, 0f3F800000;
	add.ftz.f32 	%r136, %r32, 0f3F800000;
	div.approx.ftz.f32 	%r208, %r135, %r136;
$L__BB0_34:
	min.ftz.f32 	%r75, %r208, 0f42C80000;
	setp.gt.ftz.f32 	%p15, %r34, 0f3C23D70A;
	@%p15 bra 	$L__BB0_36;
	add.ftz.f32 	%r209, %r35, 0f3F800000;
	bra.uni 	$L__BB0_37;
$L__BB0_36:
	add.ftz.f32 	%r137, %r35, 0f3F800000;
	add.ftz.f32 	%r138, %r34, 0f3F800000;
	div.approx.ftz.f32 	%r209, %r137, %r138;
$L__BB0_37:
	ld.param.b32 	%r196, [build_p_neut_tables_all_pk_param_2];
	ld.param.b64 	%rd28, [build_p_neut_tables_all_pk_param_1];
	min.ftz.f32 	%r139, %r209, 0f42C80000;
	max.ftz.f32 	%r79, %r139, 0f3DCCCCCD;
	cvt.u64.u32 	%rd18, %r196;
	mov.u32 	%r210, %tid.x;
	abs.ftz.f32 	%r81, %r13;
	cvt.u64.u32 	%rd19, %r1;
	cvt.u64.u32 	%rd20, %r2;
	mad.lo.s32 	%r140, %r3, 1500, %r210;
	mul.wide.u32 	%rd21, %r196, %r140;
	add.s64 	%rd22, %rd21, %rd19;
	mad.lo.s64 	%rd23, %rd22, %rd18, %rd20;
	shl.b64 	%rd24, %rd23, 2;
	cvta.to.global.u64 	%rd25, %rd28;
	add.s64 	%rd29, %rd25, %rd24;
	mul.wide.u32 	%rd26, %r196, %r196;
	shl.b64 	%rd2, %rd26, 10;
	max.ftz.f32 	%r82, %r39, 0f3DCCCCCD;
	max.ftz.f32 	%r83, %r43, 0f3DCCCCCD;
	max.ftz.f32 	%r84, %r47, 0f3DCCCCCD;
	max.ftz.f32 	%r85, %r51, 0f3DCCCCCD;
	max.ftz.f32 	%r86, %r55, 0f3DCCCCCD;
	max.ftz.f32 	%r87, %r59, 0f3DCCCCCD;
	max.ftz.f32 	%r88, %r63, 0f3DCCCCCD;
	max.ftz.f32 	%r89, %r67, 0f3DCCCCCD;
	max.ftz.f32 	%r90, %r71, 0f3DCCCCCD;
	max.ftz.f32 	%r91, %r75, 0f3DCCCCCD;
$L__BB0_38:
	mov.b32 	%r92, %r210;
	setp.leu.ftz.f32 	%p16, %r81, 0f2EDBE6FF;
	setp.eq.s32 	%p17, %r92, 0;
	or.pred 	%p18, %p17, %p16;
	mov.b32 	%r211, 0f00000000;
	@%p18 bra 	$L__BB0_41;
	cvt.rn.f32.u32 	%r143, %r92;
	mul.ftz.f32 	%r144, %r11, %r143;
	mul.ftz.f32 	%r145, %r144, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%r146, %r145;
	mul.ftz.f32 	%r147, %r12, %r143;
	mul.ftz.f32 	%r148, %r147, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%r149, %r148;
	sub.ftz.f32 	%r150, %r146, %r149;
	div.approx.ftz.f32 	%r151, %r150, %r13;
	max.ftz.f32 	%r93, %r151, 0f00000000;
	setp.leu.ftz.f32 	%p19, %r93, 0f322BCC77;
	@%p19 bra 	$L__BB0_41;
	add.ftz.f32 	%r152, %r93, %r82;
	div.approx.ftz.f32 	%r153, %r93, %r152;
	mov.b32 	%r154, 0f3F800000;
	sub.ftz.f32 	%r155, %r154, %r153;
	add.ftz.f32 	%r156, %r93, %r83;
	div.approx.ftz.f32 	%r157, %r93, %r156;
	sub.ftz.f32 	%r158, %r154, %r157;
	mul.ftz.f32 	%r159, %r155, %r158;
	add.ftz.f32 	%r160, %r93, %r84;
	div.approx.ftz.f32 	%r161, %r93, %r160;
	sub.ftz.f32 	%r162, %r154, %r161;
	mul.ftz.f32 	%r163, %r159, %r162;
	add.ftz.f32 	%r164, %r93, %r85;
	div.approx.ftz.f32 	%r165, %r93, %r164;
	sub.ftz.f32 	%r166, %r154, %r165;
	mul.ftz.f32 	%r167, %r163, %r166;
	add.ftz.f32 	%r168, %r93, %r86;
	div.approx.ftz.f32 	%r169, %r93, %r168;
	sub.ftz.f32 	%r170, %r154, %r169;
	mul.ftz.f32 	%r171, %r167, %r170;
	add.ftz.f32 	%r172, %r93, %r87;
	div.approx.ftz.f32 	%r173, %r93, %r172;
	sub.ftz.f32 	%r174, %r154, %r173;
	mul.ftz.f32 	%r175, %r171, %r174;
	add.ftz.f32 	%r176, %r93, %r88;
	div.approx.ftz.f32 	%r177, %r93, %r176;
	sub.ftz.f32 	%r178, %r154, %r177;
	mul.ftz.f32 	%r179, %r175, %r178;
	add.ftz.f32 	%r180, %r93, %r89;
	div.approx.ftz.f32 	%r181, %r93, %r180;
	sub.ftz.f32 	%r182, %r154, %r181;
	mul.ftz.f32 	%r183, %r179, %r182;
	add.ftz.f32 	%r184, %r93, %r90;
	div.approx.ftz.f32 	%r185, %r93, %r184;
	sub.ftz.f32 	%r186, %r154, %r185;
	mul.ftz.f32 	%r187, %r183, %r186;
	add.ftz.f32 	%r188, %r93, %r91;
	div.approx.ftz.f32 	%r189, %r93, %r188;
	sub.ftz.f32 	%r190, %r154, %r189;
	mul.ftz.f32 	%r191, %r187, %r190;
	add.ftz.f32 	%r192, %r93, %r79;
	div.approx.ftz.f32 	%r193, %r93, %r192;
	sub.ftz.f32 	%r194, %r154, %r193;
	mul.ftz.f32 	%r195, %r191, %r194;
	sub.ftz.f32 	%r211, %r154, %r195;
$L__BB0_41:
	st.global.b32 	[%rd29], %r211;
	add.s32 	%r210, %r92, 256;
	add.s64 	%rd29, %rd29, %rd2;
	setp.lt.u32 	%p20, %r92, 1244;
	@%p20 bra 	$L__BB0_38;
$L__BB0_42:
	ret;

}
	// .globl	compute_immunity_all_pk
.visible .entry compute_immunity_all_pk(
	.param .u64 .ptr .align 1 compute_immunity_all_pk_param_0,
	.param .u64 .ptr .align 1 compute_immunity_all_pk_param_1,
	.param .u64 .ptr .align 1 compute_immunity_all_pk_param_2,
	.param .u64 .ptr .align 1 compute_immunity_all_pk_param_3,
	.param .u32 compute_immunity_all_pk_param_4,
	.param .u32 compute_immunity_all_pk_param_5,
	.param .u32 compute_immunity_all_pk_param_6,
	.param .u32 compute_immunity_all_pk_param_7
)
{
	.reg .pred 	%p<41>;
	.reg .b32 	%r<74>;
	.reg .b64 	%rd<190>;
	// demoted variable
	.shared .align 4 .b8 _ZZ23compute_immunity_all_pkE9smem_freq[4224];
	// demoted variable
	.shared .align 8 .b8 _ZZ23compute_immunity_all_pkE8smem_inc[256];
	// demoted variable
	.shared .align 8 .b8 _ZZ23compute_immunity_all_pkE8smem_sum[2048];
	// demoted variable
	.shared .align 8 .b8 _ZZ23compute_immunity_all_pkE9smem_comp[2048];
	ld.param.b64 	%rd23, [compute_immunity_all_pk_param_0];
	ld.param.b64 	%rd25, [compute_immunity_all_pk_param_2];
	ld.param.b32 	%r38, [compute_immunity_all_pk_param_4];
	ld.param.b32 	%r39, [compute_immunity_all_pk_param_5];
	ld.param.b32 	%r40, [compute_immunity_all_pk_param_6];
	ld.param.b32 	%r41, [compute_immunity_all_pk_param_7];
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ctaid.y;
	mov.u32 	%r3, %ctaid.z;
	setp.ge.s32 	%p1, %r1, %r38;
	setp.ge.s32 	%p2, %r2, %r39;
	or.pred 	%p3, %p1, %p2;
	setp.gt.u32 	%p4, %r3, 74;
	or.pred 	%p5, %p4, %p3;
	@%p5 bra 	$L__BB1_43;
	add.s32 	%r4, %r41, %r2;
	cvt.u64.u32 	%rd1, %r38;
	setp.lt.s32 	%p6, %r4, 1;
	mov.b64 	%rd186, 0d0000000000000000;
	mov.b64 	%rd187, %rd186;
	@%p6 bra 	$L__BB1_25;
	mov.u32 	%r5, %tid.x;
	min.s32 	%r6, %r4, %r40;
	and.b32 	%r7, %r5, 31;
	shl.b32 	%r43, %r5, 2;
	and.b32 	%r44, %r43, 124;
	mov.b32 	%r45, _ZZ23compute_immunity_all_pkE9smem_freq;
	add.s32 	%r46, %r45, %r44;
	shl.b32 	%r47, %r5, 7;
	and.b32 	%r48, %r47, 3968;
	add.s32 	%r8, %r46, %r48;
	shr.u32 	%r9, %r5, 5;
	mad.lo.s32 	%r49, %r9, 132, %r44;
	add.s32 	%r10, %r45, %r49;
	shl.b32 	%r11, %r40, 3;
	cvta.to.global.u64 	%rd2, %rd25;
	cvta.to.global.u64 	%rd3, %rd23;
	mul.wide.u32 	%rd4, %r3, 1500;
	mov.b64 	%rd187, 0d0000000000000000;
	mov.b32 	%r67, 0;
	mov.b64 	%rd186, %rd187;
$L__BB1_3:
	setp.gt.u32 	%p7, %r5, 31;
	@%p7 bra 	$L__BB1_7;
	add.s32 	%r13, %r67, %r5;
	setp.ge.s32 	%p8, %r13, %r6;
	mov.b64 	%rd181, 0d0000000000000000;
	@%p8 bra 	$L__BB1_6;
	ld.param.b64 	%rd177, [compute_immunity_all_pk_param_1];
	cvta.to.global.u64 	%rd30, %rd177;
	mul.wide.u32 	%rd31, %r13, 8;
	add.s64 	%rd32, %rd30, %rd31;
	ld.global.nc.b64 	%rd181, [%rd32];
$L__BB1_6:
	shl.b32 	%r50, %r5, 3;
	mov.b32 	%r51, _ZZ23compute_immunity_all_pkE8smem_inc;
	add.s32 	%r52, %r51, %r50;
	st.shared.b64 	[%r52], %rd181;
$L__BB1_7:
	add.s32 	%r14, %r7, %r67;
	mov.b32 	%r68, 0;
$L__BB1_8:
	add.s32 	%r69, %r9, %r68;
	mad.lo.s32 	%r70, %r40, %r69, %r14;
	mov.b32 	%r71, %r10;
	mov.b32 	%r72, %r5;
$L__BB1_9:
	setp.ge.s32 	%p9, %r14, %r6;
	setp.ge.s32 	%p10, %r69, %r38;
	or.pred 	%p11, %p10, %p9;
	@%p11 bra 	$L__BB1_11;
	mul.wide.s32 	%rd33, %r70, 4;
	add.s64 	%rd34, %rd3, %rd33;
	ld.global.nc.b32 	%r54, [%rd34];
	st.shared.b32 	[%r71], %r54;
	bra.uni 	$L__BB1_12;
$L__BB1_11:
	st.shared.b32 	[%r71], 0;
$L__BB1_12:
	add.s32 	%r22, %r72, 256;
	add.s32 	%r71, %r71, 1056;
	add.s32 	%r70, %r70, %r11;
	add.s32 	%r69, %r69, 8;
	setp.lt.u32 	%p12, %r72, 768;
	mov.b32 	%r72, %r22;
	@%p12 bra 	$L__BB1_9;
	barrier.sync 	0;
	add.s32 	%r55, %r7, %r68;
	cvt.u64.u32 	%rd11, %r55;
	mov.b32 	%r73, %r5;
$L__BB1_14:
	mov.b32 	%r26, %r73;
	cvt.u32.u64 	%r56, %rd11;
	setp.ge.s32 	%p13, %r56, %r38;
	shr.u32 	%r27, %r26, 5;
	add.s32 	%r28, %r27, %r67;
	setp.le.s32 	%p14, %r4, %r28;
	or.pred 	%p15, %p14, %p13;
	@%p15 bra 	$L__BB1_22;
	sub.s32 	%r29, %r4, %r28;
	add.s32 	%r57, %r29, -1500;
	setp.lt.u32 	%p16, %r57, -1499;
	@%p16 bra 	$L__BB1_22;
	shl.b32 	%r58, %r27, 2;
	add.s32 	%r59, %r8, %r58;
	ld.shared.b32 	%r30, [%r59];
	setp.lt.ftz.f32 	%p17, %r30, 0f3A83126F;
	@%p17 bra 	$L__BB1_22;
	shl.b32 	%r60, %r27, 3;
	mov.b32 	%r61, _ZZ23compute_immunity_all_pkE8smem_inc;
	add.s32 	%r62, %r61, %r60;
	ld.shared.b64 	%rd14, [%r62];
	setp.lt.f64 	%p18, %rd14, 0d3FF0000000000000;
	@%p18 bra 	$L__BB1_22;
	cvt.u64.u32 	%rd36, %r29;
	add.s64 	%rd37, %rd4, %rd36;
	mad.lo.s64 	%rd38, %rd37, %rd1, %rd11;
	cvt.u64.u32 	%rd39, %r1;
	mad.lo.s64 	%rd40, %rd38, %rd1, %rd39;
	shl.b64 	%rd41, %rd40, 2;
	add.s64 	%rd42, %rd2, %rd41;
	ld.global.nc.b32 	%r31, [%rd42];
	setp.lt.ftz.f32 	%p19, %r31, 0f322BCC77;
	@%p19 bra 	$L__BB1_22;
	cvt.ftz.f64.f32 	%rd43, %r30;
	mul.f64 	%rd44, %rd14, %rd43;
	cvt.ftz.f64.f32 	%rd45, %r31;
	mul.f64 	%rd15, %rd44, %rd45;
	add.f64 	%rd16, %rd186, %rd15;
	abs.f64 	%rd46, %rd186;
	abs.f64 	%rd47, %rd15;
	setp.ltu.f64 	%p20, %rd46, %rd47;
	@%p20 bra 	$L__BB1_21;
	sub.f64 	%rd48, %rd186, %rd16;
	add.f64 	%rd49, %rd15, %rd48;
	add.f64 	%rd187, %rd187, %rd49;
	mov.b64 	%rd186, %rd16;
	bra.uni 	$L__BB1_22;
$L__BB1_21:
	sub.f64 	%rd50, %rd15, %rd16;
	add.f64 	%rd51, %rd186, %rd50;
	add.f64 	%rd187, %rd187, %rd51;
	mov.b64 	%rd186, %rd16;
$L__BB1_22:
	add.s32 	%r73, %r26, 256;
	setp.lt.u32 	%p21, %r26, 768;
	@%p21 bra 	$L__BB1_14;
	barrier.sync 	0;
	add.s32 	%r68, %r68, 32;
	setp.lt.s32 	%p22, %r68, %r38;
	@%p22 bra 	$L__BB1_8;
	add.s32 	%r67, %r67, 32;
	setp.lt.s32 	%p23, %r67, %r4;
	@%p23 bra 	$L__BB1_3;
$L__BB1_25:
	mov.u32 	%r35, %tid.x;
	shl.b32 	%r63, %r35, 3;
	mov.b32 	%r64, _ZZ23compute_immunity_all_pkE8smem_sum;
	add.s32 	%r36, %r64, %r63;
	st.shared.b64 	[%r36], %rd186;
	mov.b32 	%r65, _ZZ23compute_immunity_all_pkE9smem_comp;
	add.s32 	%r37, %r65, %r63;
	st.shared.b64 	[%r37], %rd187;
	barrier.sync 	0;
	setp.gt.u32 	%p24, %r35, 127;
	@%p24 bra 	$L__BB1_27;
	ld.shared.b64 	%rd52, [%r36];
	ld.shared.b64 	%rd53, [%r36+1024];
	add.f64 	%rd54, %rd52, %rd53;
	ld.shared.b64 	%rd55, [%r37];
	ld.shared.b64 	%rd56, [%r37+1024];
	add.f64 	%rd57, %rd55, %rd56;
	abs.f64 	%rd58, %rd52;
	abs.f64 	%rd59, %rd53;
	setp.ltu.f64 	%p25, %rd58, %rd59;
	sub.f64 	%rd60, %rd52, %rd54;
	add.f64 	%rd61, %rd53, %rd60;
	sub.f64 	%rd62, %rd53, %rd54;
	add.f64 	%rd63, %rd52, %rd62;
	selp.f64 	%rd64, %rd63, %rd61, %p25;
	add.f64 	%rd65, %rd57, %rd64;
	st.shared.b64 	[%r36], %rd54;
	st.shared.b64 	[%r37], %rd65;
$L__BB1_27:
	barrier.sync 	0;
	setp.gt.u32 	%p26, %r35, 63;
	@%p26 bra 	$L__BB1_29;
	ld.shared.b64 	%rd66, [%r36];
	ld.shared.b64 	%rd67, [%r36+512];
	add.f64 	%rd68, %rd66, %rd67;
	ld.shared.b64 	%rd69, [%r37];
	ld.shared.b64 	%rd70, [%r37+512];
	add.f64 	%rd71, %rd69, %rd70;
	abs.f64 	%rd72, %rd66;
	abs.f64 	%rd73, %rd67;
	setp.ltu.f64 	%p27, %rd72, %rd73;
	sub.f64 	%rd74, %rd66, %rd68;
	add.f64 	%rd75, %rd67, %rd74;
	sub.f64 	%rd76, %rd67, %rd68;
	add.f64 	%rd77, %rd66, %rd76;
	selp.f64 	%rd78, %rd77, %rd75, %p27;
	add.f64 	%rd79, %rd71, %rd78;
	st.shared.b64 	[%r36], %rd68;
	st.shared.b64 	[%r37], %rd79;
$L__BB1_29:
	barrier.sync 	0;
	setp.gt.u32 	%p28, %r35, 31;
	@%p28 bra 	$L__BB1_31;
	ld.shared.b64 	%rd80, [%r36];
	ld.shared.b64 	%rd81, [%r36+256];
	add.f64 	%rd82, %rd80, %rd81;
	ld.shared.b64 	%rd83, [%r37];
	ld.shared.b64 	%rd84, [%r37+256];
	add.f64 	%rd85, %rd83, %rd84;
	abs.f64 	%rd86, %rd80;
	abs.f64 	%rd87, %rd81;
	setp.ltu.f64 	%p29, %rd86, %rd87;
	sub.f64 	%rd88, %rd80, %rd82;
	add.f64 	%rd89, %rd81, %rd88;
	sub.f64 	%rd90, %rd81, %rd82;
	add.f64 	%rd91, %rd80, %rd90;
	selp.f64 	%rd92, %rd91, %rd89, %p29;
	add.f64 	%rd93, %rd85, %rd92;
	st.shared.b64 	[%r36], %rd82;
	st.shared.b64 	[%r37], %rd93;
$L__BB1_31:
	barrier.sync 	0;
	setp.gt.u32 	%p30, %r35, 15;
	@%p30 bra 	$L__BB1_33;
	ld.shared.b64 	%rd94, [%r36];
	ld.shared.b64 	%rd95, [%r36+128];
	add.f64 	%rd96, %rd94, %rd95;
	ld.shared.b64 	%rd97, [%r37];
	ld.shared.b64 	%rd98, [%r37+128];
	add.f64 	%rd99, %rd97, %rd98;
	abs.f64 	%rd100, %rd94;
	abs.f64 	%rd101, %rd95;
	setp.ltu.f64 	%p31, %rd100, %rd101;
	sub.f64 	%rd102, %rd94, %rd96;
	add.f64 	%rd103, %rd95, %rd102;
	sub.f64 	%rd104, %rd95, %rd96;
	add.f64 	%rd105, %rd94, %rd104;
	selp.f64 	%rd106, %rd105, %rd103, %p31;
	add.f64 	%rd107, %rd99, %rd106;
	st.shared.b64 	[%r36], %rd96;
	st.shared.b64 	[%r37], %rd107;
$L__BB1_33:
	barrier.sync 	0;
	setp.gt.u32 	%p32, %r35, 7;
	@%p32 bra 	$L__BB1_35;
	ld.shared.b64 	%rd108, [%r36];
	ld.shared.b64 	%rd109, [%r36+64];
	add.f64 	%rd110, %rd108, %rd109;
	ld.shared.b64 	%rd111, [%r37];
	ld.shared.b64 	%rd112, [%r37+64];
	add.f64 	%rd113, %rd111, %rd112;
	abs.f64 	%rd114, %rd108;
	abs.f64 	%rd115, %rd109;
	setp.ltu.f64 	%p33, %rd114, %rd115;
	sub.f64 	%rd116, %rd108, %rd110;
	add.f64 	%rd117, %rd109, %rd116;
	sub.f64 	%rd118, %rd109, %rd110;
	add.f64 	%rd119, %rd108, %rd118;
	selp.f64 	%rd120, %rd119, %rd117, %p33;
	add.f64 	%rd121, %rd113, %rd120;
	st.shared.b64 	[%r36], %rd110;
	st.shared.b64 	[%r37], %rd121;
$L__BB1_35:
	barrier.sync 	0;
	setp.gt.u32 	%p34, %r35, 3;
	@%p34 bra 	$L__BB1_37;
	ld.shared.b64 	%rd122, [%r36];
	ld.shared.b64 	%rd123, [%r36+32];
	add.f64 	%rd124, %rd122, %rd123;
	ld.shared.b64 	%rd125, [%r37];
	ld.shared.b64 	%rd126, [%r37+32];
	add.f64 	%rd127, %rd125, %rd126;
	abs.f64 	%rd128, %rd122;
	abs.f64 	%rd129, %rd123;
	setp.ltu.f64 	%p35, %rd128, %rd129;
	sub.f64 	%rd130, %rd122, %rd124;
	add.f64 	%rd131, %rd123, %rd130;
	sub.f64 	%rd132, %rd123, %rd124;
	add.f64 	%rd133, %rd122, %rd132;
	selp.f64 	%rd134, %rd133, %rd131, %p35;
	add.f64 	%rd135, %rd127, %rd134;
	st.shared.b64 	[%r36], %rd124;
	st.shared.b64 	[%r37], %rd135;
$L__BB1_37:
	barrier.sync 	0;
	setp.gt.u32 	%p36, %r35, 1;
	@%p36 bra 	$L__BB1_39;
	ld.shared.b64 	%rd136, [%r36];
	ld.shared.b64 	%rd137, [%r36+16];
	add.f64 	%rd138, %rd136, %rd137;
	ld.shared.b64 	%rd139, [%r37];
	ld.shared.b64 	%rd140, [%r37+16];
	add.f64 	%rd141, %rd139, %rd140;
	abs.f64 	%rd142, %rd136;
	abs.f64 	%rd143, %rd137;
	setp.ltu.f64 	%p37, %rd142, %rd143;
	sub.f64 	%rd144, %rd136, %rd138;
	add.f64 	%rd145, %rd137, %rd144;
	sub.f64 	%rd146, %rd137, %rd138;
	add.f64 	%rd147, %rd136, %rd146;
	selp.f64 	%rd148, %rd147, %rd145, %p37;
	add.f64 	%rd149, %rd141, %rd148;
	st.shared.b64 	[%r36], %rd138;
	st.shared.b64 	[%r37], %rd149;
$L__BB1_39:
	barrier.sync 	0;
	setp.ne.s32 	%p38, %r35, 0;
	@%p38 bra 	$L__BB1_41;
	ld.shared.b64 	%rd150, [%r36];
	ld.shared.b64 	%rd151, [_ZZ23compute_immunity_all_pkE8smem_sum+8];
	add.f64 	%rd152, %rd150, %rd151;
	ld.shared.b64 	%rd153, [%r37];
	ld.shared.b64 	%rd154, [_ZZ23compute_immunity_all_pkE9smem_comp+8];
	add.f64 	%rd155, %rd153, %rd154;
	abs.f64 	%rd156, %rd150;
	abs.f64 	%rd157, %rd151;
	setp.ltu.f64 	%p39, %rd156, %rd157;
	sub.f64 	%rd158, %rd150, %rd152;
	add.f64 	%rd159, %rd151, %rd158;
	sub.f64 	%rd160, %rd151, %rd152;
	add.f64 	%rd161, %rd150, %rd160;
	selp.f64 	%rd162, %rd161, %rd159, %p39;
	add.f64 	%rd163, %rd155, %rd162;
	st.shared.b64 	[%r36], %rd152;
	st.shared.b64 	[%r37], %rd163;
$L__BB1_41:
	setp.ne.s32 	%p40, %r35, 0;
	barrier.sync 	0;
	@%p40 bra 	$L__BB1_43;
	ld.param.b64 	%rd178, [compute_immunity_all_pk_param_3];
	cvt.u64.u32 	%rd164, %r3;
	mul.lo.s64 	%rd165, %rd1, %rd164;
	cvt.u64.u32 	%rd166, %r39;
	mul.lo.s32 	%r66, %r39, %r1;
	cvt.u64.u32 	%rd167, %r66;
	cvt.u64.u32 	%rd168, %r2;
	add.s64 	%rd169, %rd167, %rd168;
	mad.lo.s64 	%rd170, %rd165, %rd166, %rd169;
	ld.shared.b64 	%rd171, [_ZZ23compute_immunity_all_pkE8smem_sum];
	ld.shared.b64 	%rd172, [_ZZ23compute_immunity_all_pkE9smem_comp];
	add.f64 	%rd173, %rd171, %rd172;
	cvta.to.global.u64 	%rd174, %rd178;
	shl.b64 	%rd175, %rd170, 3;
	add.s64 	%rd176, %rd174, %rd175;
	st.global.b64 	[%rd176], %rd173;
$L__BB1_43:
	ret;

}
	// .globl	compute_gamma_envelope
.visible .entry compute_gamma_envelope(
	.param .u64 .ptr .align 1 compute_gamma_envelope_param_0,
	.param .u64 .ptr .align 1 compute_gamma_envelope_param_1,
	.param .u64 .ptr .align 1 compute_gamma_envelope_param_2,
	.param .u64 .ptr .align 1 compute_gamma_envelope_param_3,
	.param .u64 .ptr .align 1 compute_gamma_envelope_param_4,
	.param .f64 compute_gamma_envelope_param_5,
	.param .u32 compute_gamma_envelope_param_6,
	.param .u32 compute_gamma_envelope_param_7
)
{
	.reg .pred 	%p<41>;
	.reg .b32 	%r<125>;
	.reg .b64 	%rd<379>;
	// demoted variable
	.shared .align 8 .b8 _ZZ22compute_gamma_envelopeE5s_min[2048];
	// demoted variable
	.shared .align 8 .b8 _ZZ22compute_gamma_envelopeE5s_max[2048];
	// demoted variable
	.shared .align 8 .b8 _ZZ22compute_gamma_envelopeE5s_sum[2048];
	// demoted variable
	.shared .align 4 .b8 _ZZ22compute_gamma_envelopeE5s_cnt[1024];
	ld.param.b64 	%rd105, [compute_gamma_envelope_param_0];
	ld.param.b64 	%rd106, [compute_gamma_envelope_param_1];
	ld.param.b64 	%rd104, [compute_gamma_envelope_param_5];
	ld.param.b32 	%r66, [compute_gamma_envelope_param_6];
	ld.param.b32 	%r67, [compute_gamma_envelope_param_7];
	cvta.to.global.u64 	%rd1, %rd106;
	cvta.to.global.u64 	%rd2, %rd105;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ctaid.y;
	setp.ge.s32 	%p1, %r1, %r66;
	setp.ge.s32 	%p2, %r2, %r67;
	or.pred 	%p3, %p1, %p2;
	@%p3 bra 	$L__BB2_65;
	mov.u32 	%r3, %tid.x;
	setp.gt.u32 	%p4, %r3, 74;
	mov.b32 	%r124, 0;
	mov.b64 	%rd377, 0d0000000000000000;
	mov.b64 	%rd376, 0dC6293E5939A08CEA;
	mov.b64 	%rd375, 0d46293E5939A08CEA;
	@%p4 bra 	$L__BB2_45;
	cvt.u64.u32 	%rd112, %r3;
	mul.wide.u32 	%rd113, %r67, %r66;
	mul.lo.s64 	%rd114, %rd113, %rd112;
	mul.lo.s32 	%r70, %r67, %r1;
	cvt.u64.u32 	%rd115, %r70;
	cvt.u64.u32 	%rd116, %r2;
	add.s64 	%rd117, %rd115, %rd116;
	add.s64 	%rd118, %rd117, %rd114;
	shl.b64 	%rd119, %rd118, 3;
	add.s64 	%rd120, %rd2, %rd119;
	ld.global.nc.b64 	%rd3, [%rd120];
	add.s64 	%rd4, %rd114, %rd116;
	and.b32 	%r4, %r66, 7;
	setp.lt.u32 	%p5, %r66, 8;
	mov.b64 	%rd333, 0d0000000000000000;
	mov.b32 	%r122, 0;
	mov.b64 	%rd332, %rd333;
	@%p5 bra 	$L__BB2_21;
	and.b32 	%r72, %r66, 2147483640;
	neg.s32 	%r120, %r72;
	shl.b32 	%r118, %r67, 1;
	mul.lo.s32 	%r117, %r67, 3;
	shl.b32 	%r116, %r67, 2;
	mul.lo.s32 	%r115, %r67, 5;
	mul.lo.s32 	%r114, %r67, 6;
	mul.lo.s32 	%r113, %r67, 7;
	mov.b64 	%rd333, 0d0000000000000000;
	mov.b32 	%r112, 0;
	mov.b32 	%r111, %r2;
	mov.b32 	%r119, %r67;
$L__BB2_4:
	.pragma "nounroll";
	mul.wide.s32 	%rd122, %r111, 4;
	add.s64 	%rd7, %rd1, %rd122;
	ld.global.nc.b32 	%r22, [%rd7];
	setp.ltu.ftz.f32 	%p6, %r22, 0f3C23D70A;
	@%p6 bra 	$L__BB2_6;
	cvt.s64.s32 	%rd123, %r112;
	add.s64 	%rd124, %rd4, %rd123;
	shl.b64 	%rd125, %rd124, 3;
	add.s64 	%rd126, %rd2, %rd125;
	ld.global.nc.b64 	%rd127, [%rd126];
	sub.f64 	%rd128, %rd104, %rd127;
	cvt.ftz.f64.f32 	%rd129, %r22;
	fma.rn.f64 	%rd332, %rd128, %rd129, %rd332;
	add.f64 	%rd333, %rd333, %rd129;
$L__BB2_6:
	mul.wide.s32 	%rd12, %r67, 4;
	add.s64 	%rd13, %rd7, %rd12;
	ld.global.nc.b32 	%r23, [%rd13];
	setp.ltu.ftz.f32 	%p7, %r23, 0f3C23D70A;
	@%p7 bra 	$L__BB2_8;
	cvt.s64.s32 	%rd130, %r119;
	add.s64 	%rd131, %rd4, %rd130;
	shl.b64 	%rd132, %rd131, 3;
	add.s64 	%rd133, %rd2, %rd132;
	ld.global.nc.b64 	%rd134, [%rd133];
	sub.f64 	%rd135, %rd104, %rd134;
	cvt.ftz.f64.f32 	%rd136, %r23;
	fma.rn.f64 	%rd332, %rd135, %rd136, %rd332;
	add.f64 	%rd333, %rd333, %rd136;
$L__BB2_8:
	add.s64 	%rd18, %rd13, %rd12;
	ld.global.nc.b32 	%r24, [%rd18];
	setp.ltu.ftz.f32 	%p8, %r24, 0f3C23D70A;
	@%p8 bra 	$L__BB2_10;
	cvt.s64.s32 	%rd137, %r118;
	add.s64 	%rd138, %rd4, %rd137;
	shl.b64 	%rd139, %rd138, 3;
	add.s64 	%rd140, %rd2, %rd139;
	ld.global.nc.b64 	%rd141, [%rd140];
	sub.f64 	%rd142, %rd104, %rd141;
	cvt.ftz.f64.f32 	%rd143, %r24;
	fma.rn.f64 	%rd332, %rd142, %rd143, %rd332;
	add.f64 	%rd333, %rd333, %rd143;
$L__BB2_10:
	add.s64 	%rd23, %rd18, %rd12;
	ld.global.nc.b32 	%r25, [%rd23];
	setp.ltu.ftz.f32 	%p9, %r25, 0f3C23D70A;
	@%p9 bra 	$L__BB2_12;
	cvt.s64.s32 	%rd144, %r117;
	add.s64 	%rd145, %rd4, %rd144;
	shl.b64 	%rd146, %rd145, 3;
	add.s64 	%rd147, %rd2, %rd146;
	ld.global.nc.b64 	%rd148, [%rd147];
	sub.f64 	%rd149, %rd104, %rd148;
	cvt.ftz.f64.f32 	%rd150, %r25;
	fma.rn.f64 	%rd332, %rd149, %rd150, %rd332;
	add.f64 	%rd333, %rd333, %rd150;
$L__BB2_12:
	add.s64 	%rd28, %rd23, %rd12;
	ld.global.nc.b32 	%r26, [%rd28];
	setp.ltu.ftz.f32 	%p10, %r26, 0f3C23D70A;
	@%p10 bra 	$L__BB2_14;
	cvt.s64.s32 	%rd151, %r116;
	add.s64 	%rd152, %rd4, %rd151;
	shl.b64 	%rd153, %rd152, 3;
	add.s64 	%rd154, %rd2, %rd153;
	ld.global.nc.b64 	%rd155, [%rd154];
	sub.f64 	%rd156, %rd104, %rd155;
	cvt.ftz.f64.f32 	%rd157, %r26;
	fma.rn.f64 	%rd332, %rd156, %rd157, %rd332;
	add.f64 	%rd333, %rd333, %rd157;
$L__BB2_14:
	add.s64 	%rd33, %rd28, %rd12;
	ld.global.nc.b32 	%r27, [%rd33];
	setp.ltu.ftz.f32 	%p11, %r27, 0f3C23D70A;
	@%p11 bra 	$L__BB2_16;
	cvt.s64.s32 	%rd158, %r115;
	add.s64 	%rd159, %rd4, %rd158;
	shl.b64 	%rd160, %rd159, 3;
	add.s64 	%rd161, %rd2, %rd160;
	ld.global.nc.b64 	%rd162, [%rd161];
	sub.f64 	%rd163, %rd104, %rd162;
	cvt.ftz.f64.f32 	%rd164, %r27;
	fma.rn.f64 	%rd332, %rd163, %rd164, %rd332;
	add.f64 	%rd333, %rd333, %rd164;
$L__BB2_16:
	add.s64 	%rd38, %rd33, %rd12;
	ld.global.nc.b32 	%r28, [%rd38];
	setp.ltu.ftz.f32 	%p12, %r28, 0f3C23D70A;
	@%p12 bra 	$L__BB2_18;
	cvt.s64.s32 	%rd165, %r114;
	add.s64 	%rd166, %rd4, %rd165;
	shl.b64 	%rd167, %rd166, 3;
	add.s64 	%rd168, %rd2, %rd167;
	ld.global.nc.b64 	%rd169, [%rd168];
	sub.f64 	%rd170, %rd104, %rd169;
	cvt.ftz.f64.f32 	%rd171, %r28;
	fma.rn.f64 	%rd332, %rd170, %rd171, %rd332;
	add.f64 	%rd333, %rd333, %rd171;
$L__BB2_18:
	add.s64 	%rd172, %rd38, %rd12;
	ld.global.nc.b32 	%r29, [%rd172];
	setp.ltu.ftz.f32 	%p13, %r29, 0f3C23D70A;
	@%p13 bra 	$L__BB2_20;
	cvt.s64.s32 	%rd173, %r113;
	add.s64 	%rd174, %rd4, %rd173;
	shl.b64 	%rd175, %rd174, 3;
	add.s64 	%rd176, %rd2, %rd175;
	ld.global.nc.b64 	%rd177, [%rd176];
	sub.f64 	%rd178, %rd104, %rd177;
	cvt.ftz.f64.f32 	%rd179, %r29;
	fma.rn.f64 	%rd332, %rd178, %rd179, %rd332;
	add.f64 	%rd333, %rd333, %rd179;
$L__BB2_20:
	and.b32 	%r122, %r66, 2147483640;
	add.s32 	%r120, %r120, 8;
	shl.b32 	%r73, %r67, 3;
	add.s32 	%r119, %r119, %r73;
	add.s32 	%r118, %r118, %r73;
	add.s32 	%r117, %r117, %r73;
	add.s32 	%r116, %r116, %r73;
	add.s32 	%r115, %r115, %r73;
	add.s32 	%r114, %r114, %r73;
	add.s32 	%r113, %r113, %r73;
	add.s32 	%r112, %r112, %r73;
	add.s32 	%r111, %r111, %r73;
	setp.ne.s32 	%p14, %r120, 0;
	@%p14 bra 	$L__BB2_4;
$L__BB2_21:
	setp.eq.s32 	%p15, %r4, 0;
	@%p15 bra 	$L__BB2_42;
	and.b32 	%r42, %r66, 3;
	setp.lt.u32 	%p16, %r4, 4;
	@%p16 bra 	$L__BB2_32;
	mul.lo.s32 	%r43, %r122, %r67;
	add.s32 	%r74, %r43, %r2;
	mul.wide.s32 	%rd181, %r74, 4;
	add.s64 	%rd51, %rd1, %rd181;
	ld.global.nc.b32 	%r44, [%rd51];
	setp.ltu.ftz.f32 	%p17, %r44, 0f3C23D70A;
	@%p17 bra 	$L__BB2_25;
	cvt.s64.s32 	%rd182, %r43;
	add.s64 	%rd183, %rd4, %rd182;
	shl.b64 	%rd184, %rd183, 3;
	add.s64 	%rd185, %rd2, %rd184;
	ld.global.nc.b64 	%rd186, [%rd185];
	sub.f64 	%rd187, %rd104, %rd186;
	cvt.ftz.f64.f32 	%rd188, %r44;
	fma.rn.f64 	%rd332, %rd187, %rd188, %rd332;
	add.f64 	%rd333, %rd333, %rd188;
$L__BB2_25:
	add.s32 	%r45, %r43, %r67;
	mul.wide.s32 	%rd56, %r67, 4;
	add.s64 	%rd57, %rd51, %rd56;
	ld.global.nc.b32 	%r46, [%rd57];
	setp.ltu.ftz.f32 	%p18, %r46, 0f3C23D70A;
	@%p18 bra 	$L__BB2_27;
	cvt.s64.s32 	%rd189, %r45;
	add.s64 	%rd190, %rd4, %rd189;
	shl.b64 	%rd191, %rd190, 3;
	add.s64 	%rd192, %rd2, %rd191;
	ld.global.nc.b64 	%rd193, [%rd192];
	sub.f64 	%rd194, %rd104, %rd193;
	cvt.ftz.f64.f32 	%rd195, %r46;
	fma.rn.f64 	%rd332, %rd194, %rd195, %rd332;
	add.f64 	%rd333, %rd333, %rd195;
$L__BB2_27:
	add.s32 	%r47, %r45, %r67;
	add.s64 	%rd62, %rd57, %rd56;
	ld.global.nc.b32 	%r48, [%rd62];
	setp.ltu.ftz.f32 	%p19, %r48, 0f3C23D70A;
	@%p19 bra 	$L__BB2_29;
	cvt.s64.s32 	%rd196, %r47;
	add.s64 	%rd197, %rd4, %rd196;
	shl.b64 	%rd198, %rd197, 3;
	add.s64 	%rd199, %rd2, %rd198;
	ld.global.nc.b64 	%rd200, [%rd199];
	sub.f64 	%rd201, %rd104, %rd200;
	cvt.ftz.f64.f32 	%rd202, %r48;
	fma.rn.f64 	%rd332, %rd201, %rd202, %rd332;
	add.f64 	%rd333, %rd333, %rd202;
$L__BB2_29:
	add.s64 	%rd203, %rd62, %rd56;
	ld.global.nc.b32 	%r49, [%rd203];
	setp.ltu.ftz.f32 	%p20, %r49, 0f3C23D70A;
	@%p20 bra 	$L__BB2_31;
	add.s32 	%r75, %r47, %r67;
	cvt.s64.s32 	%rd204, %r75;
	add.s64 	%rd205, %rd4, %rd204;
	shl.b64 	%rd206, %rd205, 3;
	add.s64 	%rd207, %rd2, %rd206;
	ld.global.nc.b64 	%rd208, [%rd207];
	sub.f64 	%rd209, %rd104, %rd208;
	cvt.ftz.f64.f32 	%rd210, %r49;
	fma.rn.f64 	%rd332, %rd209, %rd210, %rd332;
	add.f64 	%rd333, %rd333, %rd210;
$L__BB2_31:
	add.s32 	%r122, %r122, 4;
$L__BB2_32:
	setp.eq.s32 	%p21, %r42, 0;
	@%p21 bra 	$L__BB2_42;
	setp.eq.s32 	%p22, %r42, 1;
	@%p22 bra 	$L__BB2_39;
	mul.lo.s32 	%r52, %r122, %r67;
	add.s32 	%r76, %r52, %r2;
	mul.wide.s32 	%rd212, %r76, 4;
	add.s64 	%rd75, %rd1, %rd212;
	ld.global.nc.b32 	%r53, [%rd75];
	setp.ltu.ftz.f32 	%p23, %r53, 0f3C23D70A;
	@%p23 bra 	$L__BB2_36;
	cvt.s64.s32 	%rd213, %r52;
	add.s64 	%rd214, %rd4, %rd213;
	shl.b64 	%rd215, %rd214, 3;
	add.s64 	%rd216, %rd2, %rd215;
	ld.global.nc.b64 	%rd217, [%rd216];
	sub.f64 	%rd218, %rd104, %rd217;
	cvt.ftz.f64.f32 	%rd219, %r53;
	fma.rn.f64 	%rd332, %rd218, %rd219, %rd332;
	add.f64 	%rd333, %rd333, %rd219;
$L__BB2_36:
	mul.wide.s32 	%rd220, %r67, 4;
	add.s64 	%rd221, %rd75, %rd220;
	ld.global.nc.b32 	%r54, [%rd221];
	setp.ltu.ftz.f32 	%p24, %r54, 0f3C23D70A;
	@%p24 bra 	$L__BB2_38;
	add.s32 	%r77, %r52, %r67;
	cvt.s64.s32 	%rd222, %r77;
	add.s64 	%rd223, %rd4, %rd222;
	shl.b64 	%rd224, %rd223, 3;
	add.s64 	%rd225, %rd2, %rd224;
	ld.global.nc.b64 	%rd226, [%rd225];
	sub.f64 	%rd227, %rd104, %rd226;
	cvt.ftz.f64.f32 	%rd228, %r54;
	fma.rn.f64 	%rd332, %rd227, %rd228, %rd332;
	add.f64 	%rd333, %rd333, %rd228;
$L__BB2_38:
	add.s32 	%r122, %r122, 2;
$L__BB2_39:
	and.b32 	%r78, %r66, 1;
	setp.ne.b32 	%p25, %r78, 0;
	not.pred 	%p26, %p25;
	@%p26 bra 	$L__BB2_42;
	mul.lo.s32 	%r57, %r122, %r67;
	add.s32 	%r79, %r57, %r2;
	mul.wide.s32 	%rd229, %r79, 4;
	add.s64 	%rd230, %rd1, %rd229;
	ld.global.nc.b32 	%r58, [%rd230];
	setp.ltu.ftz.f32 	%p27, %r58, 0f3C23D70A;
	@%p27 bra 	$L__BB2_42;
	cvt.s64.s32 	%rd231, %r57;
	add.s64 	%rd232, %rd4, %rd231;
	shl.b64 	%rd233, %rd232, 3;
	add.s64 	%rd234, %rd2, %rd233;
	ld.global.nc.b64 	%rd235, [%rd234];
	sub.f64 	%rd236, %rd104, %rd235;
	cvt.ftz.f64.f32 	%rd237, %r58;
	fma.rn.f64 	%rd332, %rd236, %rd237, %rd332;
	add.f64 	%rd333, %rd333, %rd237;
$L__BB2_42:
	setp.leu.f64 	%p28, %rd333, 0d3F847AE147AE147B;
	setp.leu.f64 	%p29, %rd332, 0d3FF0000000000000;
	mov.b64 	%rd377, 0d0000000000000000;
	or.pred 	%p30, %p28, %p29;
	@%p30 bra 	$L__BB2_44;
	div.rn.f64 	%rd239, %rd332, %rd333;
	sub.f64 	%rd240, %rd104, %rd3;
	div.rn.f64 	%rd241, %rd240, %rd239;
	add.f64 	%rd377, %rd241, 0dBFF0000000000000;
$L__BB2_44:
	max.f64 	%rd376, %rd377, 0dC6293E5939A08CEA;
	min.f64 	%rd375, %rd377, 0d46293E5939A08CEA;
	mov.b32 	%r124, 1;
$L__BB2_45:
	shl.b32 	%r81, %r3, 3;
	mov.b32 	%r82, _ZZ22compute_gamma_envelopeE5s_min;
	add.s32 	%r60, %r82, %r81;
	st.shared.b64 	[%r60], %rd375;
	mov.b32 	%r83, _ZZ22compute_gamma_envelopeE5s_max;
	add.s32 	%r61, %r83, %r81;
	st.shared.b64 	[%r61], %rd376;
	mov.b32 	%r84, _ZZ22compute_gamma_envelopeE5s_sum;
	add.s32 	%r62, %r84, %r81;
	st.shared.b64 	[%r62], %rd377;
	shl.b32 	%r85, %r3, 2;
	mov.b32 	%r86, _ZZ22compute_gamma_envelopeE5s_cnt;
	add.s32 	%r63, %r86, %r85;
	st.shared.b32 	[%r63], %r124;
	bar.sync 	0;
	setp.gt.u32 	%p31, %r3, 127;
	@%p31 bra 	$L__BB2_47;
	ld.shared.b64 	%rd242, [%r60];
	ld.shared.b64 	%rd243, [%r60+1024];
	min.f64 	%rd244, %rd242, %rd243;
	st.shared.b64 	[%r60], %rd244;
	ld.shared.b64 	%rd245, [%r61];
	ld.shared.b64 	%rd246, [%r61+1024];
	max.f64 	%rd247, %rd245, %rd246;
	st.shared.b64 	[%r61], %rd247;
	ld.shared.b64 	%rd248, [%r62+1024];
	ld.shared.b64 	%rd249, [%r62];
	add.f64 	%rd250, %rd248, %rd249;
	st.shared.b64 	[%r62], %rd250;
	ld.shared.b32 	%r87, [%r63+512];
	ld.shared.b32 	%r88, [%r63];
	add.s32 	%r89, %r88, %r87;
	st.shared.b32 	[%r63], %r89;
$L__BB2_47:
	bar.sync 	0;
	setp.gt.u32 	%p32, %r3, 63;
	@%p32 bra 	$L__BB2_49;
	ld.shared.b64 	%rd251, [%r60];
	ld.shared.b64 	%rd252, [%r60+512];
	min.f64 	%rd253, %rd251, %rd252;
	st.shared.b64 	[%r60], %rd253;
	ld.shared.b64 	%rd254, [%r61];
	ld.shared.b64 	%rd255, [%r61+512];
	max.f64 	%rd256, %rd254, %rd255;
	st.shared.b64 	[%r61], %rd256;
	ld.shared.b64 	%rd257, [%r62+512];
	ld.shared.b64 	%rd258, [%r62];
	add.f64 	%rd259, %rd257, %rd258;
	st.shared.b64 	[%r62], %rd259;
	ld.shared.b32 	%r90, [%r63+256];
	ld.shared.b32 	%r91, [%r63];
	add.s32 	%r92, %r91, %r90;
	st.shared.b32 	[%r63], %r92;
$L__BB2_49:
	bar.sync 	0;
	setp.gt.u32 	%p33, %r3, 31;
	@%p33 bra 	$L__BB2_51;
	ld.shared.b64 	%rd260, [%r60];
	ld.shared.b64 	%rd261, [%r60+256];
	min.f64 	%rd262, %rd260, %rd261;
	st.shared.b64 	[%r60], %rd262;
	ld.shared.b64 	%rd263, [%r61];
	ld.shared.b64 	%rd264, [%r61+256];
	max.f64 	%rd265, %rd263, %rd264;
	st.shared.b64 	[%r61], %rd265;
	ld.shared.b64 	%rd266, [%r62+256];
	ld.shared.b64 	%rd267, [%r62];
	add.f64 	%rd268, %rd266, %rd267;
	st.shared.b64 	[%r62], %rd268;
	ld.shared.b32 	%r93, [%r63+128];
	ld.shared.b32 	%r94, [%r63];
	add.s32 	%r95, %r94, %r93;
	st.shared.b32 	[%r63], %r95;
$L__BB2_51:
	bar.sync 	0;
	setp.gt.u32 	%p34, %r3, 15;
	@%p34 bra 	$L__BB2_53;
	ld.shared.b64 	%rd269, [%r60];
	ld.shared.b64 	%rd270, [%r60+128];
	min.f64 	%rd271, %rd269, %rd270;
	st.shared.b64 	[%r60], %rd271;
	ld.shared.b64 	%rd272, [%r61];
	ld.shared.b64 	%rd273, [%r61+128];
	max.f64 	%rd274, %rd272, %rd273;
	st.shared.b64 	[%r61], %rd274;
	ld.shared.b64 	%rd275, [%r62+128];
	ld.shared.b64 	%rd276, [%r62];
	add.f64 	%rd277, %rd275, %rd276;
	st.shared.b64 	[%r62], %rd277;
	ld.shared.b32 	%r96, [%r63+64];
	ld.shared.b32 	%r97, [%r63];
	add.s32 	%r98, %r97, %r96;
	st.shared.b32 	[%r63], %r98;
$L__BB2_53:
	bar.sync 	0;
	setp.gt.u32 	%p35, %r3, 7;
	@%p35 bra 	$L__BB2_55;
	ld.shared.b64 	%rd278, [%r60];
	ld.shared.b64 	%rd279, [%r60+64];
	min.f64 	%rd280, %rd278, %rd279;
	st.shared.b64 	[%r60], %rd280;
	ld.shared.b64 	%rd281, [%r61];
	ld.shared.b64 	%rd282, [%r61+64];
	max.f64 	%rd283, %rd281, %rd282;
	st.shared.b64 	[%r61], %rd283;
	ld.shared.b64 	%rd284, [%r62+64];
	ld.shared.b64 	%rd285, [%r62];
	add.f64 	%rd286, %rd284, %rd285;
	st.shared.b64 	[%r62], %rd286;
	ld.shared.b32 	%r99, [%r63+32];
	ld.shared.b32 	%r100, [%r63];
	add.s32 	%r101, %r100, %r99;
	st.shared.b32 	[%r63], %r101;
$L__BB2_55:
	bar.sync 	0;
	setp.gt.u32 	%p36, %r3, 3;
	@%p36 bra 	$L__BB2_57;
	ld.shared.b64 	%rd287, [%r60];
	ld.shared.b64 	%rd288, [%r60+32];
	min.f64 	%rd289, %rd287, %rd288;
	st.shared.b64 	[%r60], %rd289;
	ld.shared.b64 	%rd290, [%r61];
	ld.shared.b64 	%rd291, [%r61+32];
	max.f64 	%rd292, %rd290, %rd291;
	st.shared.b64 	[%r61], %rd292;
	ld.shared.b64 	%rd293, [%r62+32];
	ld.shared.b64 	%rd294, [%r62];
	add.f64 	%rd295, %rd293, %rd294;
	st.shared.b64 	[%r62], %rd295;
	ld.shared.b32 	%r102, [%r63+16];
	ld.shared.b32 	%r103, [%r63];
	add.s32 	%r104, %r103, %r102;
	st.shared.b32 	[%r63], %r104;
$L__BB2_57:
	bar.sync 	0;
	setp.gt.u32 	%p37, %r3, 1;
	@%p37 bra 	$L__BB2_59;
	ld.shared.b64 	%rd296, [%r60];
	ld.shared.b64 	%rd297, [%r60+16];
	min.f64 	%rd298, %rd296, %rd297;
	st.shared.b64 	[%r60], %rd298;
	ld.shared.b64 	%rd299, [%r61];
	ld.shared.b64 	%rd300, [%r61+16];
	max.f64 	%rd301, %rd299, %rd300;
	st.shared.b64 	[%r61], %rd301;
	ld.shared.b64 	%rd302, [%r62+16];
	ld.shared.b64 	%rd303, [%r62];
	add.f64 	%rd304, %rd302, %rd303;
	st.shared.b64 	[%r62], %rd304;
	ld.shared.b32 	%r105, [%r63+8];
	ld.shared.b32 	%r106, [%r63];
	add.s32 	%r107, %r106, %r105;
	st.shared.b32 	[%r63], %r107;
$L__BB2_59:
	bar.sync 	0;
	setp.ne.s32 	%p38, %r3, 0;
	@%p38 bra 	$L__BB2_61;
	ld.shared.b64 	%rd305, [%r60];
	ld.shared.b64 	%rd306, [_ZZ22compute_gamma_envelopeE5s_min+8];
	min.f64 	%rd307, %rd305, %rd306;
	st.shared.b64 	[%r60], %rd307;
	ld.shared.b64 	%rd308, [%r61];
	ld.shared.b64 	%rd309, [_ZZ22compute_gamma_envelopeE5s_max+8];
	max.f64 	%rd310, %rd308, %rd309;
	st.shared.b64 	[%r61], %rd310;
	ld.shared.b64 	%rd311, [_ZZ22compute_gamma_envelopeE5s_sum+8];
	ld.shared.b64 	%rd312, [%r62];
	add.f64 	%rd313, %rd311, %rd312;
	st.shared.b64 	[%r62], %rd313;
	ld.shared.b32 	%r108, [_ZZ22compute_gamma_envelopeE5s_cnt+4];
	ld.shared.b32 	%r109, [%r63];
	add.s32 	%r110, %r109, %r108;
	st.shared.b32 	[%r63], %r110;
$L__BB2_61:
	setp.ne.s32 	%p39, %r3, 0;
	bar.sync 	0;
	@%p39 bra 	$L__BB2_65;
	ld.param.b64 	%rd328, [compute_gamma_envelope_param_3];
	ld.param.b64 	%rd327, [compute_gamma_envelope_param_2];
	mad.lo.s32 	%r64, %r67, %r1, %r2;
	ld.shared.b64 	%rd315, [_ZZ22compute_gamma_envelopeE5s_min];
	cvta.to.global.u64 	%rd316, %rd327;
	mul.wide.u32 	%rd317, %r64, 8;
	add.s64 	%rd318, %rd316, %rd317;
	st.global.b64 	[%rd318], %rd315;
	ld.shared.b64 	%rd319, [_ZZ22compute_gamma_envelopeE5s_max];
	cvta.to.global.u64 	%rd320, %rd328;
	add.s64 	%rd321, %rd320, %rd317;
	st.global.b64 	[%rd321], %rd319;
	ld.shared.b32 	%r65, [_ZZ22compute_gamma_envelopeE5s_cnt];
	setp.lt.s32 	%p40, %r65, 1;
	mov.b64 	%rd378, 0d0000000000000000;
	@%p40 bra 	$L__BB2_64;
	ld.shared.b64 	%rd322, [_ZZ22compute_gamma_envelopeE5s_sum];
	cvt.rn.f64.u32 	%rd323, %r65;
	div.rn.f64 	%rd378, %rd322, %rd323;
$L__BB2_64:
	ld.param.b64 	%rd329, [compute_gamma_envelope_param_4];
	cvta.to.global.u64 	%rd324, %rd329;
	add.s64 	%rd326, %rd324, %rd317;
	st.global.b64 	[%rd326], %rd378;
$L__BB2_65:
	ret;

}
	// .globl	compute_predictions
.visible .entry compute_predictions(
	.param .u64 .ptr .align 1 compute_predictions_param_0,
	.param .u64 .ptr .align 1 compute_predictions_param_1,
	.param .u64 .ptr .align 1 compute_predictions_param_2,
	.param .u32 compute_predictions_param_3
)
{
	.reg .pred 	%p<8>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<19>;

	ld.param.b64 	%rd4, [compute_predictions_param_0];
	ld.param.b64 	%rd5, [compute_predictions_param_1];
	ld.param.b64 	%rd6, [compute_predictions_param_2];
	ld.param.b32 	%r2, [compute_predictions_param_3];
	cvta.to.global.u64 	%rd1, %rd6;
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r1, %r3, %r4, %r5;
	setp.ge.s32 	%p1, %r1, %r2;
	@%p1 bra 	$L__BB3_6;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd5;
	mul.wide.s32 	%rd9, %r1, 8;
	add.s64 	%rd10, %rd7, %rd9;
	ld.global.b64 	%rd2, [%rd10];
	add.s64 	%rd11, %rd8, %rd9;
	ld.global.b64 	%rd12, [%rd11];
	setp.leu.f64 	%p2, %rd2, 0d0000000000000000;
	setp.leu.f64 	%p3, %rd12, 0d0000000000000000;
	or.pred 	%p4, %p2, %p3;
	@%p4 bra 	$L__BB3_3;
	mul.wide.s32 	%rd17, %r1, 4;
	add.s64 	%rd18, %rd1, %rd17;
	st.global.b32 	[%rd18], 1;
	bra.uni 	$L__BB3_6;
$L__BB3_3:
	setp.geu.f64 	%p5, %rd2, 0d0000000000000000;
	setp.geu.f64 	%p6, %rd12, 0d0000000000000000;
	or.pred 	%p7, %p5, %p6;
	@%p7 bra 	$L__BB3_5;
	mul.wide.s32 	%rd15, %r1, 4;
	add.s64 	%rd16, %rd1, %rd15;
	st.global.b32 	[%rd16], -1;
	bra.uni 	$L__BB3_6;
$L__BB3_5:
	mul.wide.s32 	%rd13, %r1, 4;
	add.s64 	%rd14, %rd1, %rd13;
	st.global.b32 	[%rd14], 0;
$L__BB3_6:
	ret;

}
