{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1595394241801 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1595394241801 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 22 12:04:01 2020 " "Processing started: Wed Jul 22 12:04:01 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1595394241801 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595394241801 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off miniproject -c miniproject " "Command: quartus_map --read_settings_files=on --write_settings_files=off miniproject -c miniproject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595394241801 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1595394242207 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1595394242207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/lab3/led7_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/lab3/led7_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 led7_decoder " "Found entity 1: led7_decoder" {  } { { "../lab3/led7_decoder.v" "" { Text "C:/intelFPGA_lite/lab3/led7_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595394251304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595394251304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seccond_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file seccond_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 seccond_counter " "Found entity 1: seccond_counter" {  } { { "seccond_counter.v" "" { Text "C:/intelFPGA_lite/mini project/seccond_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595394251304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595394251304 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clock.v(12) " "Verilog HDL information at clock.v(12): always construct contains both blocking and non-blocking assignments" {  } { { "clock.v" "" { Text "C:/intelFPGA_lite/mini project/clock.v" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1595394251304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.v 1 1 " "Found 1 design units, including 1 entities, in source file clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock " "Found entity 1: Clock" {  } { { "clock.v" "" { Text "C:/intelFPGA_lite/mini project/clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595394251304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595394251304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_devider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_devider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_devider " "Found entity 1: clock_devider" {  } { { "clock_devider.v" "" { Text "C:/intelFPGA_lite/mini project/clock_devider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595394251304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595394251304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "C:/intelFPGA_lite/mini project/testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595394251304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595394251304 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "interface interface.v(1) " "Verilog HDL Declaration warning at interface.v(1): \"interface\" is SystemVerilog-2005 keyword" {  } { { "interface.v" "" { Text "C:/intelFPGA_lite/mini project/interface.v" 1 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1595394251304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface.v 1 1 " "Found 1 design units, including 1 entities, in source file interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 interface " "Found entity 1: interface" {  } { { "interface.v" "" { Text "C:/intelFPGA_lite/mini project/interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595394251304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595394251304 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bin_to_bcd3.v(6) " "Verilog HDL information at bin_to_bcd3.v(6): always construct contains both blocking and non-blocking assignments" {  } { { "output_files/bin_to_bcd3.v" "" { Text "C:/intelFPGA_lite/mini project/output_files/bin_to_bcd3.v" 6 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1595394251304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/bin_to_bcd3.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/bin_to_bcd3.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin_to_bcd3 " "Found entity 1: bin_to_bcd3" {  } { { "output_files/bin_to_bcd3.v" "" { Text "C:/intelFPGA_lite/mini project/output_files/bin_to_bcd3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595394251304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595394251304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface_2.v 1 1 " "Found 1 design units, including 1 entities, in source file interface_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 interface_2 " "Found entity 1: interface_2" {  } { { "interface_2.v" "" { Text "C:/intelFPGA_lite/mini project/interface_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595394251304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595394251304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minute_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file minute_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 minute_counter " "Found entity 1: minute_counter" {  } { { "minute_counter.v" "" { Text "C:/intelFPGA_lite/mini project/minute_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595394251320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595394251320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_2.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_2 " "Found entity 1: testbench_2" {  } { { "testbench_2.v" "" { Text "C:/intelFPGA_lite/mini project/testbench_2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595394251320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595394251320 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "second_counter2.v(30) " "Verilog HDL information at second_counter2.v(30): always construct contains both blocking and non-blocking assignments" {  } { { "output_files/second_counter2.v" "" { Text "C:/intelFPGA_lite/mini project/output_files/second_counter2.v" 30 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1595394251320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/second_counter2.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/second_counter2.v" { { "Info" "ISGN_ENTITY_NAME" "1 second_counter2 " "Found entity 1: second_counter2" {  } { { "output_files/second_counter2.v" "" { Text "C:/intelFPGA_lite/mini project/output_files/second_counter2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595394251320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595394251320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider2.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider2.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider2 " "Found entity 1: clock_divider2" {  } { { "clock_divider2.v" "" { Text "C:/intelFPGA_lite/mini project/clock_divider2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595394251320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595394251320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface_3.v 1 1 " "Found 1 design units, including 1 entities, in source file interface_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 interface_3 " "Found entity 1: interface_3" {  } { { "interface_3.v" "" { Text "C:/intelFPGA_lite/mini project/interface_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595394251320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595394251320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file d_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_ff " "Found entity 1: d_ff" {  } { { "d_ff.v" "" { Text "C:/intelFPGA_lite/mini project/d_ff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595394251320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595394251320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.v" "" { Text "C:/intelFPGA_lite/mini project/debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595394251320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595394251320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minute_counter2.v 1 1 " "Found 1 design units, including 1 entities, in source file minute_counter2.v" { { "Info" "ISGN_ENTITY_NAME" "1 minute_counter2 " "Found entity 1: minute_counter2" {  } { { "minute_counter2.v" "" { Text "C:/intelFPGA_lite/mini project/minute_counter2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595394251335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595394251335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hour_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file hour_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 hour_counter " "Found entity 1: hour_counter" {  } { { "hour_counter.v" "" { Text "C:/intelFPGA_lite/mini project/hour_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595394251335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595394251335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switch_states.v 1 1 " "Found 1 design units, including 1 entities, in source file switch_states.v" { { "Info" "ISGN_ENTITY_NAME" "1 switch_states " "Found entity 1: switch_states" {  } { { "switch_states.v" "" { Text "C:/intelFPGA_lite/mini project/switch_states.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595394251335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595394251335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_for_switchstates.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_for_switchstates.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_for_switchstates " "Found entity 1: testbench_for_switchstates" {  } { { "testbench_for_switchstates.v" "" { Text "C:/intelFPGA_lite/mini project/testbench_for_switchstates.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595394251335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595394251335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface_for_switch_states.v 1 1 " "Found 1 design units, including 1 entities, in source file interface_for_switch_states.v" { { "Info" "ISGN_ENTITY_NAME" "1 interface_for_switch_states " "Found entity 1: interface_for_switch_states" {  } { { "interface_for_switch_states.v" "" { Text "C:/intelFPGA_lite/mini project/interface_for_switch_states.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595394251335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595394251335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switch_state_ver2.v 1 1 " "Found 1 design units, including 1 entities, in source file switch_state_ver2.v" { { "Info" "ISGN_ENTITY_NAME" "1 switch_state_ver2 " "Found entity 1: switch_state_ver2" {  } { { "switch_state_ver2.v" "" { Text "C:/intelFPGA_lite/mini project/switch_state_ver2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595394251335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595394251335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "second_counter_ver2.v 1 1 " "Found 1 design units, including 1 entities, in source file second_counter_ver2.v" { { "Info" "ISGN_ENTITY_NAME" "1 second_counter_ver2 " "Found entity 1: second_counter_ver2" {  } { { "second_counter_ver2.v" "" { Text "C:/intelFPGA_lite/mini project/second_counter_ver2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595394251335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595394251335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mini_block_diagram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mini_block_diagram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mini_block_diagram " "Found entity 1: mini_block_diagram" {  } { { "mini_block_diagram.bdf" "" { Schematic "C:/intelFPGA_lite/mini project/mini_block_diagram.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595394251335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595394251335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minute_counter_ver2.v 1 1 " "Found 1 design units, including 1 entities, in source file minute_counter_ver2.v" { { "Info" "ISGN_ENTITY_NAME" "1 minute_counter_ver2 " "Found entity 1: minute_counter_ver2" {  } { { "minute_counter_ver2.v" "" { Text "C:/intelFPGA_lite/mini project/minute_counter_ver2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595394251335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595394251335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hour_counter_ver2.v 1 1 " "Found 1 design units, including 1 entities, in source file hour_counter_ver2.v" { { "Info" "ISGN_ENTITY_NAME" "1 hour_counter_ver2 " "Found entity 1: hour_counter_ver2" {  } { { "hour_counter_ver2.v" "" { Text "C:/intelFPGA_lite/mini project/hour_counter_ver2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595394251335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595394251335 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bin_to_bcd4.v(6) " "Verilog HDL information at bin_to_bcd4.v(6): always construct contains both blocking and non-blocking assignments" {  } { { "bin_to_bcd4.v" "" { Text "C:/intelFPGA_lite/mini project/bin_to_bcd4.v" 6 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1595394251351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_to_bcd4.v 1 1 " "Found 1 design units, including 1 entities, in source file bin_to_bcd4.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin_to_bcd4 " "Found entity 1: bin_to_bcd4" {  } { { "bin_to_bcd4.v" "" { Text "C:/intelFPGA_lite/mini project/bin_to_bcd4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595394251351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595394251351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenchfinal.v 1 1 " "Found 1 design units, including 1 entities, in source file testbenchfinal.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbenchfinal " "Found entity 1: testbenchfinal" {  } { { "testbenchfinal.v" "" { Text "C:/intelFPGA_lite/mini project/testbenchfinal.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595394251351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595394251351 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "interface.v(5) " "Verilog HDL Instantiation warning at interface.v(5): instance has no name" {  } { { "interface.v" "" { Text "C:/intelFPGA_lite/mini project/interface.v" 5 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1595394251351 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "interface_for_switch_states " "Elaborating entity \"interface_for_switch_states\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1595394251398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switch_states switch_states:uut " "Elaborating entity \"switch_states\" for hierarchy \"switch_states:uut\"" {  } { { "interface_for_switch_states.v" "uut" { Text "C:/intelFPGA_lite/mini project/interface_for_switch_states.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595394251398 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 switch_states.v(19) " "Verilog HDL assignment warning at switch_states.v(19): truncated value with size 32 to match size of target (2)" {  } { { "switch_states.v" "" { Text "C:/intelFPGA_lite/mini project/switch_states.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1595394251398 "|switch_states"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seccond_counter switch_states:uut\|seccond_counter:second " "Elaborating entity \"seccond_counter\" for hierarchy \"switch_states:uut\|seccond_counter:second\"" {  } { { "switch_states.v" "second" { Text "C:/intelFPGA_lite/mini project/switch_states.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595394251398 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 seccond_counter.v(23) " "Verilog HDL assignment warning at seccond_counter.v(23): truncated value with size 32 to match size of target (1)" {  } { { "seccond_counter.v" "" { Text "C:/intelFPGA_lite/mini project/seccond_counter.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1595394251398 "|interface_for_switch_states|switch_states:uut|seccond_counter:second"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 seccond_counter.v(77) " "Verilog HDL assignment warning at seccond_counter.v(77): truncated value with size 32 to match size of target (6)" {  } { { "seccond_counter.v" "" { Text "C:/intelFPGA_lite/mini project/seccond_counter.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1595394251398 "|interface_for_switch_states|switch_states:uut|seccond_counter:second"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 seccond_counter.v(81) " "Verilog HDL assignment warning at seccond_counter.v(81): truncated value with size 32 to match size of target (28)" {  } { { "seccond_counter.v" "" { Text "C:/intelFPGA_lite/mini project/seccond_counter.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1595394251398 "|interface_for_switch_states|switch_states:uut|seccond_counter:second"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 seccond_counter.v(100) " "Verilog HDL assignment warning at seccond_counter.v(100): truncated value with size 32 to match size of target (6)" {  } { { "seccond_counter.v" "" { Text "C:/intelFPGA_lite/mini project/seccond_counter.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1595394251398 "|interface_for_switch_states|switch_states:uut|seccond_counter:second"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 seccond_counter.v(114) " "Verilog HDL assignment warning at seccond_counter.v(114): truncated value with size 32 to match size of target (6)" {  } { { "seccond_counter.v" "" { Text "C:/intelFPGA_lite/mini project/seccond_counter.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1595394251398 "|interface_for_switch_states|switch_states:uut|seccond_counter:second"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_to_bcd4 switch_states:uut\|seccond_counter:second\|bin_to_bcd4:uut " "Elaborating entity \"bin_to_bcd4\" for hierarchy \"switch_states:uut\|seccond_counter:second\|bin_to_bcd4:uut\"" {  } { { "seccond_counter.v" "uut" { Text "C:/intelFPGA_lite/mini project/seccond_counter.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595394251398 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin_to_bcd4.v(8) " "Verilog HDL assignment warning at bin_to_bcd4.v(8): truncated value with size 32 to match size of target (4)" {  } { { "bin_to_bcd4.v" "" { Text "C:/intelFPGA_lite/mini project/bin_to_bcd4.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1595394251398 "|switch_states|seccond_counter:second|bin_to_bcd4:uut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin_to_bcd4.v(9) " "Verilog HDL assignment warning at bin_to_bcd4.v(9): truncated value with size 32 to match size of target (4)" {  } { { "bin_to_bcd4.v" "" { Text "C:/intelFPGA_lite/mini project/bin_to_bcd4.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1595394251398 "|switch_states|seccond_counter:second|bin_to_bcd4:uut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led7_decoder switch_states:uut\|seccond_counter:second\|led7_decoder:hex0 " "Elaborating entity \"led7_decoder\" for hierarchy \"switch_states:uut\|seccond_counter:second\|led7_decoder:hex0\"" {  } { { "seccond_counter.v" "hex0" { Text "C:/intelFPGA_lite/mini project/seccond_counter.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595394251398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minute_counter switch_states:uut\|minute_counter:minute " "Elaborating entity \"minute_counter\" for hierarchy \"switch_states:uut\|minute_counter:minute\"" {  } { { "switch_states.v" "minute" { Text "C:/intelFPGA_lite/mini project/switch_states.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595394251398 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 minute_counter.v(32) " "Verilog HDL assignment warning at minute_counter.v(32): truncated value with size 32 to match size of target (1)" {  } { { "minute_counter.v" "" { Text "C:/intelFPGA_lite/mini project/minute_counter.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1595394251398 "|switch_states|minute_counter:minute"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 minute_counter.v(82) " "Verilog HDL assignment warning at minute_counter.v(82): truncated value with size 32 to match size of target (6)" {  } { { "minute_counter.v" "" { Text "C:/intelFPGA_lite/mini project/minute_counter.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1595394251398 "|switch_states|minute_counter:minute"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 minute_counter.v(102) " "Verilog HDL assignment warning at minute_counter.v(102): truncated value with size 32 to match size of target (6)" {  } { { "minute_counter.v" "" { Text "C:/intelFPGA_lite/mini project/minute_counter.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1595394251398 "|switch_states|minute_counter:minute"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 minute_counter.v(117) " "Verilog HDL assignment warning at minute_counter.v(117): truncated value with size 32 to match size of target (6)" {  } { { "minute_counter.v" "" { Text "C:/intelFPGA_lite/mini project/minute_counter.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1595394251398 "|switch_states|minute_counter:minute"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hour_counter switch_states:uut\|hour_counter:hour " "Elaborating entity \"hour_counter\" for hierarchy \"switch_states:uut\|hour_counter:hour\"" {  } { { "switch_states.v" "hour" { Text "C:/intelFPGA_lite/mini project/switch_states.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595394251414 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 hour_counter.v(63) " "Verilog HDL assignment warning at hour_counter.v(63): truncated value with size 32 to match size of target (6)" {  } { { "hour_counter.v" "" { Text "C:/intelFPGA_lite/mini project/hour_counter.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1595394251414 "|switch_states|hour_counter:hour"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 hour_counter.v(78) " "Verilog HDL assignment warning at hour_counter.v(78): truncated value with size 32 to match size of target (6)" {  } { { "hour_counter.v" "" { Text "C:/intelFPGA_lite/mini project/hour_counter.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1595394251414 "|switch_states|hour_counter:hour"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 hour_counter.v(93) " "Verilog HDL assignment warning at hour_counter.v(93): truncated value with size 32 to match size of target (6)" {  } { { "hour_counter.v" "" { Text "C:/intelFPGA_lite/mini project/hour_counter.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1595394251414 "|switch_states|hour_counter:hour"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "switch_states:uut\|seccond_counter:second\|bin_to_bcd4:uut\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"switch_states:uut\|seccond_counter:second\|bin_to_bcd4:uut\|Mod0\"" {  } { { "bin_to_bcd4.v" "Mod0" { Text "C:/intelFPGA_lite/mini project/bin_to_bcd4.v" 8 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1595394251710 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "switch_states:uut\|seccond_counter:second\|bin_to_bcd4:uut\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"switch_states:uut\|seccond_counter:second\|bin_to_bcd4:uut\|Div0\"" {  } { { "bin_to_bcd4.v" "Div0" { Text "C:/intelFPGA_lite/mini project/bin_to_bcd4.v" 9 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1595394251710 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "switch_states:uut\|minute_counter:minute\|bin_to_bcd4:uut\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"switch_states:uut\|minute_counter:minute\|bin_to_bcd4:uut\|Mod0\"" {  } { { "bin_to_bcd4.v" "Mod0" { Text "C:/intelFPGA_lite/mini project/bin_to_bcd4.v" 8 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1595394251710 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "switch_states:uut\|minute_counter:minute\|bin_to_bcd4:uut\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"switch_states:uut\|minute_counter:minute\|bin_to_bcd4:uut\|Div0\"" {  } { { "bin_to_bcd4.v" "Div0" { Text "C:/intelFPGA_lite/mini project/bin_to_bcd4.v" 9 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1595394251710 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "switch_states:uut\|hour_counter:hour\|bin_to_bcd4:uut\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"switch_states:uut\|hour_counter:hour\|bin_to_bcd4:uut\|Mod0\"" {  } { { "bin_to_bcd4.v" "Mod0" { Text "C:/intelFPGA_lite/mini project/bin_to_bcd4.v" 8 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1595394251710 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "switch_states:uut\|hour_counter:hour\|bin_to_bcd4:uut\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"switch_states:uut\|hour_counter:hour\|bin_to_bcd4:uut\|Div0\"" {  } { { "bin_to_bcd4.v" "Div0" { Text "C:/intelFPGA_lite/mini project/bin_to_bcd4.v" 9 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1595394251710 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1595394251710 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "switch_states:uut\|seccond_counter:second\|bin_to_bcd4:uut\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"switch_states:uut\|seccond_counter:second\|bin_to_bcd4:uut\|lpm_divide:Mod0\"" {  } { { "bin_to_bcd4.v" "" { Text "C:/intelFPGA_lite/mini project/bin_to_bcd4.v" 8 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595394251742 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "switch_states:uut\|seccond_counter:second\|bin_to_bcd4:uut\|lpm_divide:Mod0 " "Instantiated megafunction \"switch_states:uut\|seccond_counter:second\|bin_to_bcd4:uut\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595394251742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595394251742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595394251742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595394251742 ""}  } { { "bin_to_bcd4.v" "" { Text "C:/intelFPGA_lite/mini project/bin_to_bcd4.v" 8 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1595394251742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_edm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_edm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_edm " "Found entity 1: lpm_divide_edm" {  } { { "db/lpm_divide_edm.tdf" "" { Text "C:/intelFPGA_lite/mini project/db/lpm_divide_edm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595394251788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595394251788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "C:/intelFPGA_lite/mini project/db/sign_div_unsign_9kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595394251788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595394251788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_08f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_08f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_08f " "Found entity 1: alt_u_div_08f" {  } { { "db/alt_u_div_08f.tdf" "" { Text "C:/intelFPGA_lite/mini project/db/alt_u_div_08f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595394251804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595394251804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1tc " "Found entity 1: add_sub_1tc" {  } { { "db/add_sub_1tc.tdf" "" { Text "C:/intelFPGA_lite/mini project/db/add_sub_1tc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595394251851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595394251851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2tc " "Found entity 1: add_sub_2tc" {  } { { "db/add_sub_2tc.tdf" "" { Text "C:/intelFPGA_lite/mini project/db/add_sub_2tc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595394251882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595394251882 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "switch_states:uut\|seccond_counter:second\|bin_to_bcd4:uut\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"switch_states:uut\|seccond_counter:second\|bin_to_bcd4:uut\|lpm_divide:Div0\"" {  } { { "bin_to_bcd4.v" "" { Text "C:/intelFPGA_lite/mini project/bin_to_bcd4.v" 9 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595394251898 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "switch_states:uut\|seccond_counter:second\|bin_to_bcd4:uut\|lpm_divide:Div0 " "Instantiated megafunction \"switch_states:uut\|seccond_counter:second\|bin_to_bcd4:uut\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595394251898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595394251898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595394251898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1595394251898 ""}  } { { "bin_to_bcd4.v" "" { Text "C:/intelFPGA_lite/mini project/bin_to_bcd4.v" 9 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1595394251898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_blm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_blm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_blm " "Found entity 1: lpm_divide_blm" {  } { { "db/lpm_divide_blm.tdf" "" { Text "C:/intelFPGA_lite/mini project/db/lpm_divide_blm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595394251929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595394251929 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1595394252320 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/mini project/output_files/miniproject.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/mini project/output_files/miniproject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595394252804 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1595394253038 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595394253038 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "426 " "Implemented 426 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1595394253116 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1595394253116 ""} { "Info" "ICUT_CUT_TM_LCELLS" "380 " "Implemented 380 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1595394253116 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1595394253116 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1595394253163 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 22 12:04:13 2020 " "Processing ended: Wed Jul 22 12:04:13 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1595394253163 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1595394253163 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1595394253163 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1595394253163 ""}
