// Seed: 4047830275
module module_0 (
    id_1
);
  output supply1 id_1;
  assign id_1 = -1;
  id_2 :
  assert property (@(negedge id_2) -1)
  else $clog2(6);
  ;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd70,
    parameter id_2 = 32'd13,
    parameter id_3 = 32'd26,
    parameter id_4 = 32'd91,
    parameter id_5 = 32'd80
) (
    _id_1,
    _id_2
);
  inout wire _id_2;
  inout wire _id_1;
  wire _id_3;
  _id_4 :
  assert property (@(posedge id_3) (-1) * id_1 * id_1 - (1))
  else $signed(20);
  ;
  logic _id_5;
  ;
  logic id_6[(  id_2  ) : id_3] = id_5 * 1;
  logic [7:0][id_1 : id_5] id_7, id_8, id_9, id_10;
  logic id_11;
  wire  id_12;
  logic id_13;
  assign id_1 = id_12;
  wire id_14;
  always_ff @(posedge id_3 !== -1);
  parameter id_15 = -1 < 1, id_16 = id_11, id_17 = -1;
  module_0 modCall_1 (id_12);
  assign id_7 = id_15;
  assign id_11 = 1;
  assign id_8[id_4] = id_7;
  wire id_18;
endmodule
