<?xml version="1.0" ?>
<!-- DESCRIPTION: Verilator output: XML representation of netlist -->
<verilator_xml>
  <files>
    <file id="c" filename="/usr/share/verilator/include/verilated_std.sv" language="1800-2017"/>
    <file id="a" filename="&lt;built-in&gt;" language="1800-2017"/>
    <file id="b" filename="&lt;command-line&gt;" language="1800-2017"/>
    <file id="e" filename="src/cells.v" language="1800-2017"/>
    <file id="d" filename="src/tt_um_vaelix_sentinel.v" language="1800-2017"/>
  </files>
  <module_files>
    <file id="d" filename="src/tt_um_vaelix_sentinel.v" language="1800-2017"/>
    <file id="e" filename="src/cells.v" language="1800-2017"/>
  </module_files>
  <cells>
    <cell loc="d,22,8,22,29" name="tt_um_vaelix_sentinel" submodname="tt_um_vaelix_sentinel" hier="tt_um_vaelix_sentinel">
      <cell loc="d,50,17,50,24" name="sys_ena" submodname="buffer_cell" hier="tt_um_vaelix_sentinel.sys_ena"/>
    </cell>
  </cells>
  <netlist>
    <module loc="d,22,8,22,29" name="tt_um_vaelix_sentinel" origName="tt_um_vaelix_sentinel" topModule="1">
      <var loc="d,23,23,23,28" name="ui_in" dtype_id="1" dir="input" pinIndex="1" vartype="logic" origName="ui_in"/>
      <var loc="d,24,23,24,29" name="uo_out" dtype_id="1" dir="output" pinIndex="2" vartype="logic" origName="uo_out"/>
      <var loc="d,25,23,25,29" name="uio_in" dtype_id="1" dir="input" pinIndex="3" vartype="logic" origName="uio_in"/>
      <var loc="d,26,23,26,30" name="uio_out" dtype_id="1" dir="output" pinIndex="4" vartype="logic" origName="uio_out"/>
      <var loc="d,27,23,27,29" name="uio_oe" dtype_id="1" dir="output" pinIndex="5" vartype="logic" origName="uio_oe">
        <const loc="d,90,22,90,27" name="8&apos;hff" dtype_id="1"/>
      </var>
      <var loc="d,28,23,28,26" name="ena" dtype_id="2" dir="input" pinIndex="6" vartype="logic" origName="ena"/>
      <var loc="d,29,23,29,26" name="clk" dtype_id="2" dir="input" pinIndex="7" vartype="logic" origName="clk"/>
      <var loc="d,30,23,30,28" name="rst_n" dtype_id="2" dir="input" pinIndex="8" vartype="logic" origName="rst_n"/>
      <var loc="d,39,10,39,23" name="is_authorized" dtype_id="2" vartype="logic" origName="is_authorized"/>
      <var loc="d,49,10,49,22" name="internal_ena" dtype_id="2" vartype="logic" origName="internal_ena"/>
      <instance loc="d,50,17,50,24" name="sys_ena" defName="buffer_cell" origName="sys_ena">
        <port loc="d,51,10,51,12" name="in" direction="in" portIndex="1">
          <varref loc="d,51,15,51,18" name="ena" dtype_id="2"/>
        </port>
        <port loc="d,52,10,52,13" name="out" direction="out" portIndex="2">
          <varref loc="d,52,15,52,27" name="internal_ena" dtype_id="2"/>
        </port>
      </instance>
      <var loc="d,71,28,71,37" name="SegLocked" dtype_id="1" vartype="logic" origName="SegLocked" localparam="true">
        <const loc="d,71,42,71,47" name="8&apos;hc7" dtype_id="1"/>
      </var>
      <var loc="d,72,28,72,39" name="SegVerified" dtype_id="1" vartype="logic" origName="SegVerified" localparam="true">
        <const loc="d,72,42,72,47" name="8&apos;hc1" dtype_id="1"/>
      </var>
      <var loc="d,73,28,73,34" name="SegOff" dtype_id="1" vartype="logic" origName="SegOff" localparam="true">
        <const loc="d,73,42,73,47" name="8&apos;hff" dtype_id="1"/>
      </var>
      <var loc="d,98,10,98,24" name="_unused_signal" dtype_id="2" vartype="logic" origName="_unused_signal">
        <const loc="d,98,27,98,28" name="1&apos;h0" dtype_id="2"/>
      </var>
      <initial loc="d,90,20,90,21">
        <assign loc="d,90,20,90,21" dtype_id="1">
          <const loc="d,90,22,90,27" name="8&apos;hff" dtype_id="1"/>
          <varref loc="d,90,12,90,18" name="uio_oe" dtype_id="1"/>
        </assign>
      </initial>
      <initial loc="d,98,25,98,26">
        <assign loc="d,98,25,98,26" dtype_id="2">
          <const loc="d,98,27,98,28" name="1&apos;h0" dtype_id="2"/>
          <varref loc="d,98,10,98,24" name="_unused_signal" dtype_id="2"/>
        </assign>
      </initial>
      <contassign loc="d,75,19,75,20" dtype_id="1">
        <cond loc="d,75,34,75,35" dtype_id="1">
          <varref loc="d,49,10,49,22" name="internal_ena" dtype_id="2"/>
          <cond loc="d,75,51,75,52" dtype_id="1">
            <varref loc="d,40,35,40,37" name="is_authorized" dtype_id="2"/>
            <const loc="d,75,53,75,64" name="8&apos;hc1" dtype_id="1"/>
            <const loc="d,75,67,75,76" name="8&apos;hc7" dtype_id="1"/>
          </cond>
          <const loc="d,76,36,76,42" name="8&apos;hff" dtype_id="1"/>
        </cond>
        <varref loc="d,24,23,24,29" name="uo_out" dtype_id="1"/>
      </contassign>
      <contassign loc="d,89,20,89,21" dtype_id="1">
        <cond loc="d,89,53,89,54" dtype_id="1">
          <and loc="d,89,36,89,37" dtype_id="2">
            <varref loc="d,49,10,49,22" name="internal_ena" dtype_id="2"/>
            <varref loc="d,40,35,40,37" name="is_authorized" dtype_id="2"/>
          </and>
          <const loc="d,89,55,89,60" name="8&apos;hff" dtype_id="1"/>
          <const loc="d,89,63,89,68" name="8&apos;h0" dtype_id="1"/>
        </cond>
        <varref loc="d,26,23,26,30" name="uio_out" dtype_id="1"/>
      </contassign>
      <contassign loc="d,40,26,40,27" dtype_id="2">
        <eq loc="d,40,35,40,37" dtype_id="2">
          <const loc="d,40,38,40,50" name="8&apos;hb6" dtype_id="1"/>
          <varref loc="d,23,23,23,28" name="ui_in" dtype_id="1"/>
        </eq>
        <varref loc="d,39,10,39,23" name="is_authorized" dtype_id="2"/>
      </contassign>
    </module>
    <module loc="e,33,8,33,19" name="buffer_cell" origName="buffer_cell">
      <var loc="e,34,17,34,19" name="in" dtype_id="2" dir="input" pinIndex="1" vartype="logic" origName="in"/>
      <var loc="e,35,17,35,20" name="out" dtype_id="2" dir="output" pinIndex="2" vartype="logic" origName="out"/>
      <contassign loc="e,37,16,37,17" dtype_id="2">
        <varref loc="e,34,17,34,19" name="in" dtype_id="2"/>
        <varref loc="e,35,17,35,20" name="out" dtype_id="2"/>
      </contassign>
    </module>
    <typetable loc="a,0,0,0,0">
      <basicdtype loc="c,50,22,50,24" id="2" name="logic"/>
      <voiddtype loc="c,51,21,51,30" id="3"/>
      <basicdtype loc="d,23,17,23,18" id="1" name="logic" left="7" right="0"/>
    </typetable>
  </netlist>
</verilator_xml>
