Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Dec  3 22:02:22 2021
| Host         : archHome running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -warn_on_violation -file rsa_project_wrapper_timing_summary_postroute_physopted.rpt -pb rsa_project_wrapper_timing_summary_postroute_physopted.pb -rpx rsa_project_wrapper_timing_summary_postroute_physopted.rpx
| Design       : rsa_project_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.298       -6.263                     54                54700        0.023        0.000                      0                54700        3.750        0.000                       0                 27541  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -0.298       -6.263                     54                54604        0.023        0.000                      0                54604        3.750        0.000                       0                 27541  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               6.430        0.000                      0                   96        0.614        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           54  Failing Endpoints,  Worst Slack       -0.298ns,  Total Violation       -6.263ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.298ns  (required time - arrival time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/C0_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[110]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.508ns  (logic 5.901ns (56.155%)  route 4.607ns (43.845%))
  Logic Levels:           33  (CARRY4=28 LUT3=1 LUT5=4)
  Clock Path Skew:        0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.159ns = ( 13.159 - 10.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=19, routed)          1.724     3.018    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/FCLK_CLK0_repN_1_alias
    SLICE_X63Y34         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/C0_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.419     3.437 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/C0_reg_replica/Q
                         net (fo=1, routed)           0.942     4.379    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/C0_0_repN
    SLICE_X59Y34         LUT5 (Prop_lut5_I2_O)        0.296     4.675 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/S0[111]_i_14_replica/O
                         net (fo=1, routed)           0.282     4.958    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[3].adder_i/carries_2_repN_alias
    SLICE_X57Y34         LUT5 (Prop_lut5_I1_O)        0.124     5.082 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[3].adder_i/S0[111]_i_14__0/O
                         net (fo=114, routed)         1.167     6.249    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/carries_4
    SLICE_X77Y47         LUT5 (Prop_lut5_I1_O)        0.124     6.373 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/regC_Q[894]_i_4/O
                         net (fo=114, routed)         0.966     7.339    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/C1_reg_0
    SLICE_X87Y46         LUT3 (Prop_lut3_I2_O)        0.124     7.463 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/regC_Q[789]_i_2/O
                         net (fo=3, routed)           0.164     7.627    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/adder_b_result[790]
    SLICE_X87Y46         LUT5 (Prop_lut5_I1_O)        0.124     7.751 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0[7]_i_3__6/O
                         net (fo=1, routed)           0.338     8.089    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/adder_m_input[790]
    SLICE_X85Y46         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.487 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[7]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     8.487    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[7]_i_1__15_n_0
    SLICE_X85Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.601 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[11]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     8.601    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[11]_i_1__15_n_0
    SLICE_X85Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     8.949 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[15]_i_1__15/O[1]
                         net (fo=2, routed)           0.747     9.696    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/regC_sub_reg[895]_1[13]
    SLICE_X86Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816    10.512 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[16]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    10.512    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[16]_i_1__14_n_0
    SLICE_X86Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.629 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[20]_i_1__14/CO[3]
                         net (fo=1, routed)           0.001    10.629    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[20]_i_1__14_n_0
    SLICE_X86Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.746 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[24]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    10.746    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[24]_i_1__14_n_0
    SLICE_X86Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.863 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[28]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    10.863    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[28]_i_1__14_n_0
    SLICE_X86Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.980 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[32]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    10.980    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[32]_i_1__14_n_0
    SLICE_X86Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.097 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[36]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.097    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[36]_i_1__14_n_0
    SLICE_X86Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.214 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[40]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.214    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[40]_i_1__14_n_0
    SLICE_X86Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.331 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[44]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.331    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[44]_i_1__14_n_0
    SLICE_X86Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.448 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[48]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.448    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[48]_i_1__14_n_0
    SLICE_X86Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.565 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[52]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.565    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[52]_i_1__14_n_0
    SLICE_X86Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.682 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[56]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.682    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[56]_i_1__14_n_0
    SLICE_X86Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.799 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[60]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.799    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[60]_i_1__14_n_0
    SLICE_X86Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.916 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[64]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.916    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[64]_i_1__14_n_0
    SLICE_X86Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.033 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[68]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.033    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[68]_i_1__14_n_0
    SLICE_X86Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.150 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[72]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.150    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[72]_i_1__14_n_0
    SLICE_X86Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.267 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[76]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.267    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[76]_i_1__14_n_0
    SLICE_X86Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.384 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[80]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.384    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[80]_i_1__14_n_0
    SLICE_X86Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.501 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[84]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.501    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[84]_i_1__14_n_0
    SLICE_X86Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.618 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[88]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.618    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[88]_i_1__14_n_0
    SLICE_X86Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.735 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[92]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.735    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[92]_i_1__14_n_0
    SLICE_X86Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.852 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[96]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.852    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[96]_i_1__14_n_0
    SLICE_X86Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.969 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[100]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.969    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[100]_i_1__14_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.086 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[104]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    13.086    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[104]_i_1__14_n_0
    SLICE_X86Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.203 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[108]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    13.203    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[108]_i_1__14_n_0
    SLICE_X86Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.526 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[111]_i_1__14/O[1]
                         net (fo=1, routed)           0.000    13.526    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[111]_i_1__14_n_6
    SLICE_X86Y72         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[110]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=19, routed)          0.133    11.312    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.403 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=20, routed)          0.133    11.536    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.627 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27503, routed)       1.532    13.159    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/clk
    SLICE_X86Y72         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[110]/C
                         clock pessimism              0.115    13.274    
                         clock uncertainty           -0.154    13.120    
    SLICE_X86Y72         FDRE (Setup_fdre_C_D)        0.109    13.229    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[110]
  -------------------------------------------------------------------
                         required time                         13.229    
                         arrival time                         -13.526    
  -------------------------------------------------------------------
                         slack                                 -0.298    

Slack (VIOLATED) :        -0.298ns  (required time - arrival time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/mont_exp/regStart_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[2].adder_i/C1_reg_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.569ns  (logic 5.652ns (59.066%)  route 3.917ns (40.934%))
  Logic Levels:           32  (CARRY4=30 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 12.729 - 10.000 ) 
    Source Clock Delay      (SCD):    3.190ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=19, routed)          0.146     1.440    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=20, routed)          1.649     3.190    rsa_project_i/rsa_wrapper_0/inst/mont_exp/FCLK_CLK0_repN_alias
    SLICE_X51Y34         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/regStart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y34         FDRE (Prop_fdre_C_Q)         0.419     3.609 f  rsa_project_i/rsa_wrapper_0/inst/mont_exp/regStart_reg/Q
                         net (fo=24, routed)          0.818     4.427    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[2].adder_i/regStart
    SLICE_X54Y33         LUT2 (Prop_lut2_I0_O)        0.299     4.726 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[2].adder_i/S0[111]_i_6__14_replica/O
                         net (fo=16, routed)          1.440     6.166    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[2].adder_i/S0[111]_i_6__14_n_0_repN
    SLICE_X54Y1          LUT4 (Prop_lut4_I2_O)        0.124     6.290 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[2].adder_i/S0[3]_i_4__19/O
                         net (fo=1, routed)           0.000     6.290    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[2].adder_i/S0[3]_i_4__19_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.823 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[2].adder_i/S0_reg[3]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     6.823    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[2].adder_i/S0_reg[3]_i_1__1_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.940 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[2].adder_i/S0_reg[7]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     6.940    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[2].adder_i/S0_reg[7]_i_1__1_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.057 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[2].adder_i/S0_reg[11]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     7.057    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[2].adder_i/S0_reg[11]_i_1__1_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.174 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[2].adder_i/S0_reg[15]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     7.174    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[2].adder_i/S0_reg[15]_i_1__1_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.291 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[2].adder_i/S0_reg[19]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     7.291    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[2].adder_i/S0_reg[19]_i_1__1_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.408 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[2].adder_i/S0_reg[23]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     7.408    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[2].adder_i/S0_reg[23]_i_1__1_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.525 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[2].adder_i/S0_reg[27]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     7.525    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[2].adder_i/S0_reg[27]_i_1__1_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.642 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[2].adder_i/S0_reg[31]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     7.642    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[2].adder_i/S0_reg[31]_i_1__1_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.759 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[2].adder_i/S0_reg[35]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     7.759    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[2].adder_i/S0_reg[35]_i_1__1_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.876 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[2].adder_i/S0_reg[39]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     7.876    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[2].adder_i/S0_reg[39]_i_1__1_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.993 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[2].adder_i/S0_reg[43]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     7.993    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[2].adder_i/S0_reg[43]_i_1__1_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.110 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[2].adder_i/S0_reg[47]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.110    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[2].adder_i/S0_reg[47]_i_1__1_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.227 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[2].adder_i/S0_reg[51]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.227    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[2].adder_i/S0_reg[51]_i_1__1_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.344 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[2].adder_i/S0_reg[55]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.344    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[2].adder_i/S0_reg[55]_i_1__1_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.461 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[2].adder_i/S0_reg[59]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.461    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[2].adder_i/S0_reg[59]_i_1__1_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.578 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[2].adder_i/S0_reg[63]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.578    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[2].adder_i/S0_reg[63]_i_1__1_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.695 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[2].adder_i/S0_reg[67]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.695    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[2].adder_i/S0_reg[67]_i_1__1_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.812 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[2].adder_i/S0_reg[71]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.812    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[2].adder_i/S0_reg[71]_i_1__1_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.929 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[2].adder_i/S0_reg[75]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.929    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[2].adder_i/S0_reg[75]_i_1__1_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.046 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[2].adder_i/S0_reg[79]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.046    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[2].adder_i/S0_reg[79]_i_1__1_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.163 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[2].adder_i/S0_reg[83]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.163    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[2].adder_i/S0_reg[83]_i_1__1_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.280 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[2].adder_i/S0_reg[87]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.280    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[2].adder_i/S0_reg[87]_i_1__1_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.397 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[2].adder_i/S0_reg[91]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.397    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[2].adder_i/S0_reg[91]_i_1__1_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.514 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[2].adder_i/S0_reg[95]_i_1__1/CO[3]
                         net (fo=1, routed)           0.009     9.523    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[2].adder_i/S0_reg[95]_i_1__1_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.640 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[2].adder_i/S0_reg[99]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.640    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[2].adder_i/S0_reg[99]_i_1__1_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     9.872 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[2].adder_i/S0_reg[103]_i_1__1/O[0]
                         net (fo=2, routed)           0.699    10.571    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[2].adder_i/S0_reg[103]_i_1__1_n_7
    SLICE_X53Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.696    11.267 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[2].adder_i/S1_reg[100]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009    11.276    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[2].adder_i/S1_reg[100]_i_1__0_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.390 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[2].adder_i/S1_reg[104]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.390    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[2].adder_i/S1_reg[104]_i_1__0_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.504 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[2].adder_i/S1_reg[108]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.504    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[2].adder_i/S1_reg[108]_i_1__0_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.817 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[2].adder_i/S1_reg[111]_i_1__0/O[3]
                         net (fo=2, routed)           0.942    12.759    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[2].adder_i/S1_reg[111]_i_1__0_n_4
    SLICE_X63Y34         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[2].adder_i/C1_reg_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=19, routed)          1.550    12.729    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[2].adder_i/FCLK_CLK0_repN_1_alias
    SLICE_X63Y34         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[2].adder_i/C1_reg_replica/C
                         clock pessimism              0.115    12.844    
                         clock uncertainty           -0.154    12.690    
    SLICE_X63Y34         FDRE (Setup_fdre_C_D)       -0.229    12.461    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[2].adder_i/C1_reg_replica
  -------------------------------------------------------------------
                         required time                         12.461    
                         arrival time                         -12.759    
  -------------------------------------------------------------------
                         slack                                 -0.298    

Slack (VIOLATED) :        -0.290ns  (required time - arrival time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/C0_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/C1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.500ns  (logic 5.893ns (56.121%)  route 4.607ns (43.879%))
  Logic Levels:           33  (CARRY4=28 LUT3=1 LUT5=4)
  Clock Path Skew:        0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.159ns = ( 13.159 - 10.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=19, routed)          1.724     3.018    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/FCLK_CLK0_repN_1_alias
    SLICE_X63Y34         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/C0_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.419     3.437 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/C0_reg_replica/Q
                         net (fo=1, routed)           0.942     4.379    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/C0_0_repN
    SLICE_X59Y34         LUT5 (Prop_lut5_I2_O)        0.296     4.675 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/S0[111]_i_14_replica/O
                         net (fo=1, routed)           0.282     4.958    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[3].adder_i/carries_2_repN_alias
    SLICE_X57Y34         LUT5 (Prop_lut5_I1_O)        0.124     5.082 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[3].adder_i/S0[111]_i_14__0/O
                         net (fo=114, routed)         1.167     6.249    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/carries_4
    SLICE_X77Y47         LUT5 (Prop_lut5_I1_O)        0.124     6.373 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/regC_Q[894]_i_4/O
                         net (fo=114, routed)         0.966     7.339    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/C1_reg_0
    SLICE_X87Y46         LUT3 (Prop_lut3_I2_O)        0.124     7.463 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/regC_Q[789]_i_2/O
                         net (fo=3, routed)           0.164     7.627    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/adder_b_result[790]
    SLICE_X87Y46         LUT5 (Prop_lut5_I1_O)        0.124     7.751 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0[7]_i_3__6/O
                         net (fo=1, routed)           0.338     8.089    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/adder_m_input[790]
    SLICE_X85Y46         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.487 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[7]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     8.487    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[7]_i_1__15_n_0
    SLICE_X85Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.601 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[11]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     8.601    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[11]_i_1__15_n_0
    SLICE_X85Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     8.949 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[15]_i_1__15/O[1]
                         net (fo=2, routed)           0.747     9.696    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/regC_sub_reg[895]_1[13]
    SLICE_X86Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816    10.512 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[16]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    10.512    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[16]_i_1__14_n_0
    SLICE_X86Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.629 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[20]_i_1__14/CO[3]
                         net (fo=1, routed)           0.001    10.629    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[20]_i_1__14_n_0
    SLICE_X86Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.746 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[24]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    10.746    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[24]_i_1__14_n_0
    SLICE_X86Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.863 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[28]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    10.863    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[28]_i_1__14_n_0
    SLICE_X86Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.980 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[32]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    10.980    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[32]_i_1__14_n_0
    SLICE_X86Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.097 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[36]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.097    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[36]_i_1__14_n_0
    SLICE_X86Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.214 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[40]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.214    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[40]_i_1__14_n_0
    SLICE_X86Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.331 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[44]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.331    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[44]_i_1__14_n_0
    SLICE_X86Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.448 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[48]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.448    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[48]_i_1__14_n_0
    SLICE_X86Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.565 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[52]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.565    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[52]_i_1__14_n_0
    SLICE_X86Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.682 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[56]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.682    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[56]_i_1__14_n_0
    SLICE_X86Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.799 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[60]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.799    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[60]_i_1__14_n_0
    SLICE_X86Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.916 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[64]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.916    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[64]_i_1__14_n_0
    SLICE_X86Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.033 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[68]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.033    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[68]_i_1__14_n_0
    SLICE_X86Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.150 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[72]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.150    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[72]_i_1__14_n_0
    SLICE_X86Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.267 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[76]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.267    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[76]_i_1__14_n_0
    SLICE_X86Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.384 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[80]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.384    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[80]_i_1__14_n_0
    SLICE_X86Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.501 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[84]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.501    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[84]_i_1__14_n_0
    SLICE_X86Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.618 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[88]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.618    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[88]_i_1__14_n_0
    SLICE_X86Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.735 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[92]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.735    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[92]_i_1__14_n_0
    SLICE_X86Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.852 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[96]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.852    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[96]_i_1__14_n_0
    SLICE_X86Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.969 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[100]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.969    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[100]_i_1__14_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.086 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[104]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    13.086    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[104]_i_1__14_n_0
    SLICE_X86Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.203 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[108]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    13.203    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[108]_i_1__14_n_0
    SLICE_X86Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.518 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[111]_i_1__14/O[3]
                         net (fo=1, routed)           0.000    13.518    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[111]_i_1__14_n_4
    SLICE_X86Y72         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/C1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=19, routed)          0.133    11.312    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.403 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=20, routed)          0.133    11.536    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.627 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27503, routed)       1.532    13.159    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/clk
    SLICE_X86Y72         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/C1_reg/C
                         clock pessimism              0.115    13.274    
                         clock uncertainty           -0.154    13.120    
    SLICE_X86Y72         FDRE (Setup_fdre_C_D)        0.109    13.229    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/C1_reg
  -------------------------------------------------------------------
                         required time                         13.229    
                         arrival time                         -13.518    
  -------------------------------------------------------------------
                         slack                                 -0.290    

Slack (VIOLATED) :        -0.275ns  (required time - arrival time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/C1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[110]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.431ns  (logic 5.954ns (57.078%)  route 4.477ns (42.922%))
  Logic Levels:           32  (CARRY4=28 LUT3=1 LUT5=3)
  Clock Path Skew:        0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.152ns = ( 13.152 - 10.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=19, routed)          1.724     3.018    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/FCLK_CLK0_repN_1_alias
    SLICE_X63Y34         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/C1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.419     3.437 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/C1_reg_replica/Q
                         net (fo=2, routed)           0.977     4.414    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/C1_1_repN
    SLICE_X53Y30         LUT5 (Prop_lut5_I0_O)        0.299     4.713 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/S0[111]_i_14/O
                         net (fo=113, routed)         0.490     5.203    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[3].adder_i/carries_2
    SLICE_X53Y30         LUT5 (Prop_lut5_I1_O)        0.124     5.327 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[3].adder_i/regC_Q[670]_i_4/O
                         net (fo=112, routed)         0.537     5.864    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/C1_reg_0
    SLICE_X50Y30         LUT3 (Prop_lut3_I2_O)        0.119     5.983 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/regC_Q[566]_i_2/O
                         net (fo=3, routed)           1.127     7.110    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/adder_b_result[567]
    SLICE_X24Y30         LUT5 (Prop_lut5_I1_O)        0.355     7.465 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/S0[7]_i_2__4/O
                         net (fo=1, routed)           0.613     8.078    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/adder_m_input[567]
    SLICE_X27Y30         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.463 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/S0_reg[7]_i_1__13/CO[3]
                         net (fo=1, routed)           0.000     8.463    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/S0_reg[7]_i_1__13_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.577 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/S0_reg[11]_i_1__13/CO[3]
                         net (fo=1, routed)           0.000     8.577    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/S0_reg[11]_i_1__13_n_0
    SLICE_X27Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     8.925 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/S0_reg[15]_i_1__13/O[1]
                         net (fo=2, routed)           0.733     9.658    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/regC_sub_reg[671]_1[13]
    SLICE_X31Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    10.493 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[16]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    10.493    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[16]_i_1__12_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.607 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[20]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    10.607    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[20]_i_1__12_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.721 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[24]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    10.721    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[24]_i_1__12_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.835 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[28]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    10.835    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[28]_i_1__12_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.949 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[32]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    10.949    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[32]_i_1__12_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.063 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[36]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    11.063    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[36]_i_1__12_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.177 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[40]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    11.177    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[40]_i_1__12_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.291 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[44]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    11.291    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[44]_i_1__12_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.405 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[48]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    11.405    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[48]_i_1__12_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.519 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[52]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    11.519    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[52]_i_1__12_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.633 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[56]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    11.633    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[56]_i_1__12_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.747 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[60]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    11.747    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[60]_i_1__12_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.861 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[64]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    11.861    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[64]_i_1__12_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.975 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[68]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    11.975    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[68]_i_1__12_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.089 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[72]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    12.089    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[72]_i_1__12_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.203 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[76]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    12.203    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[76]_i_1__12_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.317 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[80]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    12.317    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[80]_i_1__12_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.431 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[84]_i_1__12/CO[3]
                         net (fo=1, routed)           0.001    12.431    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[84]_i_1__12_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.545 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[88]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    12.545    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[88]_i_1__12_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.659 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[92]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    12.659    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[92]_i_1__12_n_0
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.773 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[96]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    12.773    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[96]_i_1__12_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.887 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[100]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    12.887    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[100]_i_1__12_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.001 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[104]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    13.001    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[104]_i_1__12_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.115 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[108]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    13.115    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[108]_i_1__12_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.449 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[111]_i_1__12/O[1]
                         net (fo=1, routed)           0.000    13.449    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[111]_i_1__12_n_6
    SLICE_X31Y56         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[110]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=19, routed)          0.133    11.312    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.403 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=20, routed)          0.133    11.536    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.627 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27503, routed)       1.525    13.152    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/clk
    SLICE_X31Y56         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[110]/C
                         clock pessimism              0.115    13.267    
                         clock uncertainty           -0.154    13.113    
    SLICE_X31Y56         FDRE (Setup_fdre_C_D)        0.062    13.175    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[110]
  -------------------------------------------------------------------
                         required time                         13.175    
                         arrival time                         -13.449    
  -------------------------------------------------------------------
                         slack                                 -0.275    

Slack (VIOLATED) :        -0.254ns  (required time - arrival time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/C1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/C1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.410ns  (logic 5.933ns (56.991%)  route 4.477ns (43.009%))
  Logic Levels:           32  (CARRY4=28 LUT3=1 LUT5=3)
  Clock Path Skew:        0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.152ns = ( 13.152 - 10.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=19, routed)          1.724     3.018    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/FCLK_CLK0_repN_1_alias
    SLICE_X63Y34         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/C1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.419     3.437 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/C1_reg_replica/Q
                         net (fo=2, routed)           0.977     4.414    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/C1_1_repN
    SLICE_X53Y30         LUT5 (Prop_lut5_I0_O)        0.299     4.713 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/S0[111]_i_14/O
                         net (fo=113, routed)         0.490     5.203    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[3].adder_i/carries_2
    SLICE_X53Y30         LUT5 (Prop_lut5_I1_O)        0.124     5.327 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[3].adder_i/regC_Q[670]_i_4/O
                         net (fo=112, routed)         0.537     5.864    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/C1_reg_0
    SLICE_X50Y30         LUT3 (Prop_lut3_I2_O)        0.119     5.983 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/regC_Q[566]_i_2/O
                         net (fo=3, routed)           1.127     7.110    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/adder_b_result[567]
    SLICE_X24Y30         LUT5 (Prop_lut5_I1_O)        0.355     7.465 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/S0[7]_i_2__4/O
                         net (fo=1, routed)           0.613     8.078    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/adder_m_input[567]
    SLICE_X27Y30         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.463 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/S0_reg[7]_i_1__13/CO[3]
                         net (fo=1, routed)           0.000     8.463    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/S0_reg[7]_i_1__13_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.577 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/S0_reg[11]_i_1__13/CO[3]
                         net (fo=1, routed)           0.000     8.577    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/S0_reg[11]_i_1__13_n_0
    SLICE_X27Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     8.925 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/S0_reg[15]_i_1__13/O[1]
                         net (fo=2, routed)           0.733     9.658    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/regC_sub_reg[671]_1[13]
    SLICE_X31Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    10.493 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[16]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    10.493    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[16]_i_1__12_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.607 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[20]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    10.607    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[20]_i_1__12_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.721 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[24]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    10.721    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[24]_i_1__12_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.835 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[28]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    10.835    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[28]_i_1__12_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.949 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[32]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    10.949    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[32]_i_1__12_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.063 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[36]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    11.063    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[36]_i_1__12_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.177 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[40]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    11.177    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[40]_i_1__12_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.291 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[44]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    11.291    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[44]_i_1__12_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.405 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[48]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    11.405    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[48]_i_1__12_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.519 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[52]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    11.519    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[52]_i_1__12_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.633 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[56]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    11.633    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[56]_i_1__12_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.747 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[60]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    11.747    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[60]_i_1__12_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.861 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[64]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    11.861    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[64]_i_1__12_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.975 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[68]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    11.975    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[68]_i_1__12_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.089 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[72]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    12.089    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[72]_i_1__12_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.203 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[76]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    12.203    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[76]_i_1__12_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.317 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[80]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    12.317    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[80]_i_1__12_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.431 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[84]_i_1__12/CO[3]
                         net (fo=1, routed)           0.001    12.431    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[84]_i_1__12_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.545 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[88]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    12.545    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[88]_i_1__12_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.659 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[92]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    12.659    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[92]_i_1__12_n_0
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.773 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[96]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    12.773    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[96]_i_1__12_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.887 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[100]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    12.887    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[100]_i_1__12_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.001 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[104]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    13.001    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[104]_i_1__12_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.115 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[108]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    13.115    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[108]_i_1__12_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.428 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[111]_i_1__12/O[3]
                         net (fo=1, routed)           0.000    13.428    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[111]_i_1__12_n_4
    SLICE_X31Y56         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/C1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=19, routed)          0.133    11.312    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.403 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=20, routed)          0.133    11.536    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.627 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27503, routed)       1.525    13.152    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/clk
    SLICE_X31Y56         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/C1_reg/C
                         clock pessimism              0.115    13.267    
                         clock uncertainty           -0.154    13.113    
    SLICE_X31Y56         FDRE (Setup_fdre_C_D)        0.062    13.175    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/C1_reg
  -------------------------------------------------------------------
                         required time                         13.175    
                         arrival time                         -13.428    
  -------------------------------------------------------------------
                         slack                                 -0.254    

Slack (VIOLATED) :        -0.215ns  (required time - arrival time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/adder_0/C0_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[110]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.223ns  (logic 5.630ns (55.070%)  route 4.593ns (44.930%))
  Logic Levels:           30  (CARRY4=26 LUT3=1 LUT5=3)
  Clock Path Skew:        0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.152ns = ( 13.152 - 10.000 ) 
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=19, routed)          0.146     1.440    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=20, routed)          1.648     3.189    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/adder_0/FCLK_CLK0_repN_alias
    SLICE_X51Y33         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/adder_0/C0_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y33         FDRE (Prop_fdre_C_Q)         0.419     3.608 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/adder_0/C0_reg_replica/Q
                         net (fo=1, routed)           0.803     4.411    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[1].adder_i/cout_repN_alias
    SLICE_X53Y33         LUT5 (Prop_lut5_I1_O)        0.299     4.710 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[1].adder_i/S0[111]_i_14__2/O
                         net (fo=114, routed)         0.690     5.400    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[3].adder_i/carries_2
    SLICE_X44Y31         LUT5 (Prop_lut5_I1_O)        0.124     5.524 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[3].adder_i/regC_Q[670]_i_3__0/O
                         net (fo=112, routed)         0.669     6.193    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[5].adder_i/C1_reg_0
    SLICE_X39Y32         LUT3 (Prop_lut3_I2_O)        0.124     6.317 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[5].adder_i/regC_Q[572]_i_2__0/O
                         net (fo=3, routed)           1.138     7.455    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[5].adder_i/adder_b_result[573]
    SLICE_X23Y31         LUT5 (Prop_lut5_I1_O)        0.124     7.579 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[5].adder_i/S0[15]_i_4__13/O
                         net (fo=1, routed)           0.566     8.145    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[5].adder_i/adder_m_input[573]
    SLICE_X26Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.665 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[5].adder_i/S0_reg[15]_i_1__31/CO[3]
                         net (fo=1, routed)           0.000     8.665    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[5].adder_i/S0_reg[15]_i_1__31_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.782 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[5].adder_i/S0_reg[19]_i_1__31/CO[3]
                         net (fo=1, routed)           0.000     8.782    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[5].adder_i/S0_reg[19]_i_1__31_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     9.119 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[5].adder_i/S0_reg[23]_i_1__31/O[1]
                         net (fo=2, routed)           0.727     9.846    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/regC_sub_reg[671]_1[21]
    SLICE_X29Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.838    10.684 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[24]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    10.684    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[24]_i_1__29_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.798 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[28]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    10.798    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[28]_i_1__29_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.912 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[32]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    10.912    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[32]_i_1__29_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.026 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[36]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    11.026    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[36]_i_1__29_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.140 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[40]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    11.140    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[40]_i_1__29_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.254 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[44]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    11.254    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[44]_i_1__29_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.368 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[48]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    11.368    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[48]_i_1__29_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.482 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[52]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    11.482    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[52]_i_1__29_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.596 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[56]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    11.596    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[56]_i_1__29_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.710 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[60]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    11.710    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[60]_i_1__29_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.824 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[64]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    11.824    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[64]_i_1__29_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.938 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[68]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    11.938    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[68]_i_1__29_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.052 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[72]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    12.052    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[72]_i_1__29_n_0
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.166 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[76]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    12.166    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[76]_i_1__29_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.280 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[80]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    12.280    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[80]_i_1__29_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.394 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[84]_i_1__29/CO[3]
                         net (fo=1, routed)           0.001    12.394    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[84]_i_1__29_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.508 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[88]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    12.508    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[88]_i_1__29_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.622 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[92]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    12.622    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[92]_i_1__29_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.736 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[96]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    12.736    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[96]_i_1__29_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.850 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[100]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    12.850    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[100]_i_1__29_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.964 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[104]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    12.964    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[104]_i_1__29_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.078 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[108]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    13.078    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[108]_i_1__29_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.412 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[111]_i_1__29/O[1]
                         net (fo=1, routed)           0.000    13.412    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[111]_i_1__29_n_6
    SLICE_X29Y56         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[110]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=19, routed)          0.133    11.312    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.403 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=20, routed)          0.133    11.536    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.627 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27503, routed)       1.525    13.152    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/clk
    SLICE_X29Y56         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[110]/C
                         clock pessimism              0.138    13.290    
                         clock uncertainty           -0.154    13.136    
    SLICE_X29Y56         FDRE (Setup_fdre_C_D)        0.062    13.198    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[110]
  -------------------------------------------------------------------
                         required time                         13.198    
                         arrival time                         -13.412    
  -------------------------------------------------------------------
                         slack                                 -0.215    

Slack (VIOLATED) :        -0.214ns  (required time - arrival time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/C0_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[111]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.424ns  (logic 5.817ns (55.802%)  route 4.607ns (44.199%))
  Logic Levels:           33  (CARRY4=28 LUT3=1 LUT5=4)
  Clock Path Skew:        0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.159ns = ( 13.159 - 10.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=19, routed)          1.724     3.018    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/FCLK_CLK0_repN_1_alias
    SLICE_X63Y34         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/C0_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.419     3.437 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/C0_reg_replica/Q
                         net (fo=1, routed)           0.942     4.379    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/C0_0_repN
    SLICE_X59Y34         LUT5 (Prop_lut5_I2_O)        0.296     4.675 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/S0[111]_i_14_replica/O
                         net (fo=1, routed)           0.282     4.958    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[3].adder_i/carries_2_repN_alias
    SLICE_X57Y34         LUT5 (Prop_lut5_I1_O)        0.124     5.082 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[3].adder_i/S0[111]_i_14__0/O
                         net (fo=114, routed)         1.167     6.249    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/carries_4
    SLICE_X77Y47         LUT5 (Prop_lut5_I1_O)        0.124     6.373 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/regC_Q[894]_i_4/O
                         net (fo=114, routed)         0.966     7.339    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/C1_reg_0
    SLICE_X87Y46         LUT3 (Prop_lut3_I2_O)        0.124     7.463 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/regC_Q[789]_i_2/O
                         net (fo=3, routed)           0.164     7.627    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/adder_b_result[790]
    SLICE_X87Y46         LUT5 (Prop_lut5_I1_O)        0.124     7.751 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0[7]_i_3__6/O
                         net (fo=1, routed)           0.338     8.089    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/adder_m_input[790]
    SLICE_X85Y46         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.487 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[7]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     8.487    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[7]_i_1__15_n_0
    SLICE_X85Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.601 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[11]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     8.601    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[11]_i_1__15_n_0
    SLICE_X85Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     8.949 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[15]_i_1__15/O[1]
                         net (fo=2, routed)           0.747     9.696    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/regC_sub_reg[895]_1[13]
    SLICE_X86Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816    10.512 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[16]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    10.512    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[16]_i_1__14_n_0
    SLICE_X86Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.629 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[20]_i_1__14/CO[3]
                         net (fo=1, routed)           0.001    10.629    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[20]_i_1__14_n_0
    SLICE_X86Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.746 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[24]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    10.746    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[24]_i_1__14_n_0
    SLICE_X86Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.863 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[28]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    10.863    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[28]_i_1__14_n_0
    SLICE_X86Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.980 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[32]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    10.980    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[32]_i_1__14_n_0
    SLICE_X86Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.097 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[36]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.097    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[36]_i_1__14_n_0
    SLICE_X86Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.214 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[40]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.214    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[40]_i_1__14_n_0
    SLICE_X86Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.331 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[44]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.331    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[44]_i_1__14_n_0
    SLICE_X86Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.448 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[48]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.448    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[48]_i_1__14_n_0
    SLICE_X86Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.565 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[52]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.565    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[52]_i_1__14_n_0
    SLICE_X86Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.682 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[56]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.682    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[56]_i_1__14_n_0
    SLICE_X86Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.799 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[60]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.799    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[60]_i_1__14_n_0
    SLICE_X86Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.916 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[64]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.916    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[64]_i_1__14_n_0
    SLICE_X86Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.033 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[68]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.033    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[68]_i_1__14_n_0
    SLICE_X86Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.150 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[72]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.150    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[72]_i_1__14_n_0
    SLICE_X86Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.267 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[76]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.267    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[76]_i_1__14_n_0
    SLICE_X86Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.384 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[80]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.384    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[80]_i_1__14_n_0
    SLICE_X86Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.501 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[84]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.501    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[84]_i_1__14_n_0
    SLICE_X86Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.618 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[88]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.618    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[88]_i_1__14_n_0
    SLICE_X86Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.735 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[92]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.735    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[92]_i_1__14_n_0
    SLICE_X86Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.852 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[96]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.852    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[96]_i_1__14_n_0
    SLICE_X86Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.969 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[100]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.969    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[100]_i_1__14_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.086 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[104]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    13.086    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[104]_i_1__14_n_0
    SLICE_X86Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.203 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[108]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    13.203    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[108]_i_1__14_n_0
    SLICE_X86Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.442 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[111]_i_1__14/O[2]
                         net (fo=1, routed)           0.000    13.442    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[111]_i_1__14_n_5
    SLICE_X86Y72         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[111]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=19, routed)          0.133    11.312    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.403 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=20, routed)          0.133    11.536    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.627 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27503, routed)       1.532    13.159    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/clk
    SLICE_X86Y72         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[111]/C
                         clock pessimism              0.115    13.274    
                         clock uncertainty           -0.154    13.120    
    SLICE_X86Y72         FDRE (Setup_fdre_C_D)        0.109    13.229    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[111]
  -------------------------------------------------------------------
                         required time                         13.229    
                         arrival time                         -13.442    
  -------------------------------------------------------------------
                         slack                                 -0.214    

Slack (VIOLATED) :        -0.211ns  (required time - arrival time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/adder_0/C0_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[8].adder_i/S1_reg[110]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.144ns  (logic 5.934ns (58.500%)  route 4.210ns (41.500%))
  Logic Levels:           32  (CARRY4=27 LUT5=5)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.076ns = ( 13.076 - 10.000 ) 
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=19, routed)          0.146     1.440    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=20, routed)          1.648     3.189    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/adder_0/FCLK_CLK0_repN_alias
    SLICE_X51Y33         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/adder_0/C0_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y33         FDRE (Prop_fdre_C_Q)         0.419     3.608 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/adder_0/C0_reg_replica/Q
                         net (fo=1, routed)           0.803     4.411    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[1].adder_i/cout_repN_alias
    SLICE_X53Y33         LUT5 (Prop_lut5_I1_O)        0.299     4.710 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[1].adder_i/S0[111]_i_14__2/O
                         net (fo=114, routed)         0.442     5.152    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[3].adder_i/carries_2
    SLICE_X54Y33         LUT5 (Prop_lut5_I1_O)        0.124     5.276 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[3].adder_i/S0[111]_i_14__3/O
                         net (fo=114, routed)         0.215     5.491    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[5].adder_i/carries_4
    SLICE_X54Y33         LUT5 (Prop_lut5_I1_O)        0.124     5.615 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[5].adder_i/S0[111]_i_14__4/O
                         net (fo=113, routed)         1.172     6.787    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/carries_6
    SLICE_X52Y49         LUT5 (Prop_lut5_I1_O)        0.124     6.911 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0[11]_i_12__6/O
                         net (fo=3, routed)           0.324     7.235    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/adder_b_result[905]
    SLICE_X52Y48         LUT5 (Prop_lut5_I1_O)        0.124     7.359 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0[11]_i_4__16/O
                         net (fo=1, routed)           0.734     8.093    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/adder_m_input[905]
    SLICE_X54Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.613 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[11]_i_1__34/CO[3]
                         net (fo=1, routed)           0.001     8.613    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[11]_i_1__34_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.730 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[15]_i_1__34/CO[3]
                         net (fo=1, routed)           0.000     8.730    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[15]_i_1__34_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.847 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[19]_i_1__34/CO[3]
                         net (fo=1, routed)           0.000     8.847    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[19]_i_1__34_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.964 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[23]_i_1__34/CO[3]
                         net (fo=1, routed)           0.000     8.964    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[23]_i_1__34_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.081 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[27]_i_1__34/CO[3]
                         net (fo=1, routed)           0.000     9.081    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[27]_i_1__34_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.198 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[31]_i_1__34/CO[3]
                         net (fo=1, routed)           0.000     9.198    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[31]_i_1__34_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.315 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[35]_i_1__34/CO[3]
                         net (fo=1, routed)           0.000     9.315    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[35]_i_1__34_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.432 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[39]_i_1__34/CO[3]
                         net (fo=1, routed)           0.000     9.432    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[39]_i_1__34_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.549 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[43]_i_1__34/CO[3]
                         net (fo=1, routed)           0.000     9.549    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[43]_i_1__34_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.666 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[47]_i_1__34/CO[3]
                         net (fo=1, routed)           0.000     9.666    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[47]_i_1__34_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.783 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[51]_i_1__34/CO[3]
                         net (fo=1, routed)           0.000     9.783    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[51]_i_1__34_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.900 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[55]_i_1__34/CO[3]
                         net (fo=1, routed)           0.000     9.900    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[55]_i_1__34_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.017 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[59]_i_1__34/CO[3]
                         net (fo=1, routed)           0.000    10.017    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[59]_i_1__34_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.134 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[63]_i_1__34/CO[3]
                         net (fo=1, routed)           0.000    10.134    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[63]_i_1__34_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.251 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[67]_i_1__34/CO[3]
                         net (fo=1, routed)           0.000    10.251    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[67]_i_1__34_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.368 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[71]_i_1__34/CO[3]
                         net (fo=1, routed)           0.000    10.368    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[71]_i_1__34_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.485 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[75]_i_1__34/CO[3]
                         net (fo=1, routed)           0.000    10.485    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[75]_i_1__34_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.602 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[79]_i_1__34/CO[3]
                         net (fo=1, routed)           0.000    10.602    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[79]_i_1__34_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.719 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[83]_i_1__34/CO[3]
                         net (fo=1, routed)           0.000    10.719    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[83]_i_1__34_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.836 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[87]_i_1__34/CO[3]
                         net (fo=1, routed)           0.000    10.836    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[87]_i_1__34_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.953 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[91]_i_1__34/CO[3]
                         net (fo=1, routed)           0.000    10.953    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[91]_i_1__34_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.070 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[95]_i_1__34/CO[3]
                         net (fo=1, routed)           0.000    11.070    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[95]_i_1__34_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.187 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[99]_i_1__34/CO[3]
                         net (fo=1, routed)           0.000    11.187    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[99]_i_1__34_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.304 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[103]_i_1__34/CO[3]
                         net (fo=1, routed)           0.000    11.304    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[103]_i_1__34_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.641 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[107]_i_1__34/O[1]
                         net (fo=2, routed)           0.519    12.161    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[8].adder_i/regC_sub_reg[1007]_0[105]
    SLICE_X53Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.838    12.999 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[8].adder_i/S1_reg[108]_i_1__32/CO[3]
                         net (fo=1, routed)           0.000    12.999    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[8].adder_i/S1_reg[108]_i_1__32_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.333 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[8].adder_i/S1_reg[111]_i_1__32/O[1]
                         net (fo=1, routed)           0.000    13.333    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[8].adder_i/S1_reg[111]_i_1__32_n_6
    SLICE_X53Y74         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[8].adder_i/S1_reg[110]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=19, routed)          0.133    11.312    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.403 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=20, routed)          0.133    11.536    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.627 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27503, routed)       1.449    13.076    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[8].adder_i/clk
    SLICE_X53Y74         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[8].adder_i/S1_reg[110]/C
                         clock pessimism              0.138    13.214    
                         clock uncertainty           -0.154    13.060    
    SLICE_X53Y74         FDRE (Setup_fdre_C_D)        0.062    13.122    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[8].adder_i/S1_reg[110]
  -------------------------------------------------------------------
                         required time                         13.122    
                         arrival time                         -13.333    
  -------------------------------------------------------------------
                         slack                                 -0.211    

Slack (VIOLATED) :        -0.194ns  (required time - arrival time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/C0_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[109]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.404ns  (logic 5.797ns (55.717%)  route 4.607ns (44.283%))
  Logic Levels:           33  (CARRY4=28 LUT3=1 LUT5=4)
  Clock Path Skew:        0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.159ns = ( 13.159 - 10.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=19, routed)          1.724     3.018    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/FCLK_CLK0_repN_1_alias
    SLICE_X63Y34         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/C0_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.419     3.437 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/C0_reg_replica/Q
                         net (fo=1, routed)           0.942     4.379    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/C0_0_repN
    SLICE_X59Y34         LUT5 (Prop_lut5_I2_O)        0.296     4.675 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/S0[111]_i_14_replica/O
                         net (fo=1, routed)           0.282     4.958    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[3].adder_i/carries_2_repN_alias
    SLICE_X57Y34         LUT5 (Prop_lut5_I1_O)        0.124     5.082 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[3].adder_i/S0[111]_i_14__0/O
                         net (fo=114, routed)         1.167     6.249    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/carries_4
    SLICE_X77Y47         LUT5 (Prop_lut5_I1_O)        0.124     6.373 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/regC_Q[894]_i_4/O
                         net (fo=114, routed)         0.966     7.339    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/C1_reg_0
    SLICE_X87Y46         LUT3 (Prop_lut3_I2_O)        0.124     7.463 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/regC_Q[789]_i_2/O
                         net (fo=3, routed)           0.164     7.627    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/adder_b_result[790]
    SLICE_X87Y46         LUT5 (Prop_lut5_I1_O)        0.124     7.751 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0[7]_i_3__6/O
                         net (fo=1, routed)           0.338     8.089    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/adder_m_input[790]
    SLICE_X85Y46         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.487 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[7]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     8.487    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[7]_i_1__15_n_0
    SLICE_X85Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.601 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[11]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     8.601    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[11]_i_1__15_n_0
    SLICE_X85Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     8.949 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[15]_i_1__15/O[1]
                         net (fo=2, routed)           0.747     9.696    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/regC_sub_reg[895]_1[13]
    SLICE_X86Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816    10.512 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[16]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    10.512    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[16]_i_1__14_n_0
    SLICE_X86Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.629 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[20]_i_1__14/CO[3]
                         net (fo=1, routed)           0.001    10.629    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[20]_i_1__14_n_0
    SLICE_X86Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.746 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[24]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    10.746    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[24]_i_1__14_n_0
    SLICE_X86Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.863 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[28]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    10.863    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[28]_i_1__14_n_0
    SLICE_X86Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.980 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[32]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    10.980    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[32]_i_1__14_n_0
    SLICE_X86Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.097 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[36]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.097    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[36]_i_1__14_n_0
    SLICE_X86Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.214 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[40]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.214    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[40]_i_1__14_n_0
    SLICE_X86Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.331 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[44]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.331    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[44]_i_1__14_n_0
    SLICE_X86Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.448 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[48]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.448    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[48]_i_1__14_n_0
    SLICE_X86Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.565 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[52]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.565    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[52]_i_1__14_n_0
    SLICE_X86Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.682 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[56]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.682    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[56]_i_1__14_n_0
    SLICE_X86Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.799 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[60]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.799    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[60]_i_1__14_n_0
    SLICE_X86Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.916 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[64]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.916    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[64]_i_1__14_n_0
    SLICE_X86Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.033 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[68]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.033    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[68]_i_1__14_n_0
    SLICE_X86Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.150 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[72]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.150    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[72]_i_1__14_n_0
    SLICE_X86Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.267 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[76]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.267    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[76]_i_1__14_n_0
    SLICE_X86Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.384 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[80]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.384    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[80]_i_1__14_n_0
    SLICE_X86Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.501 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[84]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.501    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[84]_i_1__14_n_0
    SLICE_X86Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.618 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[88]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.618    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[88]_i_1__14_n_0
    SLICE_X86Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.735 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[92]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.735    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[92]_i_1__14_n_0
    SLICE_X86Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.852 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[96]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.852    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[96]_i_1__14_n_0
    SLICE_X86Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.969 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[100]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.969    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[100]_i_1__14_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.086 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[104]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    13.086    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[104]_i_1__14_n_0
    SLICE_X86Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.203 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[108]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    13.203    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[108]_i_1__14_n_0
    SLICE_X86Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.422 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[111]_i_1__14/O[0]
                         net (fo=1, routed)           0.000    13.422    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[111]_i_1__14_n_7
    SLICE_X86Y72         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[109]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=19, routed)          0.133    11.312    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.403 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=20, routed)          0.133    11.536    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.627 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27503, routed)       1.532    13.159    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/clk
    SLICE_X86Y72         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[109]/C
                         clock pessimism              0.115    13.274    
                         clock uncertainty           -0.154    13.120    
    SLICE_X86Y72         FDRE (Setup_fdre_C_D)        0.109    13.229    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[109]
  -------------------------------------------------------------------
                         required time                         13.229    
                         arrival time                         -13.422    
  -------------------------------------------------------------------
                         slack                                 -0.194    

Slack (VIOLATED) :        -0.194ns  (required time - arrival time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/adder_0/C0_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/C1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.202ns  (logic 5.609ns (54.978%)  route 4.593ns (45.022%))
  Logic Levels:           30  (CARRY4=26 LUT3=1 LUT5=3)
  Clock Path Skew:        0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.152ns = ( 13.152 - 10.000 ) 
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=19, routed)          0.146     1.440    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=20, routed)          1.648     3.189    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/adder_0/FCLK_CLK0_repN_alias
    SLICE_X51Y33         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/adder_0/C0_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y33         FDRE (Prop_fdre_C_Q)         0.419     3.608 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/adder_0/C0_reg_replica/Q
                         net (fo=1, routed)           0.803     4.411    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[1].adder_i/cout_repN_alias
    SLICE_X53Y33         LUT5 (Prop_lut5_I1_O)        0.299     4.710 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[1].adder_i/S0[111]_i_14__2/O
                         net (fo=114, routed)         0.690     5.400    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[3].adder_i/carries_2
    SLICE_X44Y31         LUT5 (Prop_lut5_I1_O)        0.124     5.524 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[3].adder_i/regC_Q[670]_i_3__0/O
                         net (fo=112, routed)         0.669     6.193    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[5].adder_i/C1_reg_0
    SLICE_X39Y32         LUT3 (Prop_lut3_I2_O)        0.124     6.317 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[5].adder_i/regC_Q[572]_i_2__0/O
                         net (fo=3, routed)           1.138     7.455    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[5].adder_i/adder_b_result[573]
    SLICE_X23Y31         LUT5 (Prop_lut5_I1_O)        0.124     7.579 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[5].adder_i/S0[15]_i_4__13/O
                         net (fo=1, routed)           0.566     8.145    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[5].adder_i/adder_m_input[573]
    SLICE_X26Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.665 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[5].adder_i/S0_reg[15]_i_1__31/CO[3]
                         net (fo=1, routed)           0.000     8.665    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[5].adder_i/S0_reg[15]_i_1__31_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.782 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[5].adder_i/S0_reg[19]_i_1__31/CO[3]
                         net (fo=1, routed)           0.000     8.782    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[5].adder_i/S0_reg[19]_i_1__31_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     9.119 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[5].adder_i/S0_reg[23]_i_1__31/O[1]
                         net (fo=2, routed)           0.727     9.846    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/regC_sub_reg[671]_1[21]
    SLICE_X29Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.838    10.684 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[24]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    10.684    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[24]_i_1__29_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.798 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[28]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    10.798    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[28]_i_1__29_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.912 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[32]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    10.912    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[32]_i_1__29_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.026 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[36]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    11.026    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[36]_i_1__29_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.140 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[40]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    11.140    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[40]_i_1__29_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.254 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[44]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    11.254    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[44]_i_1__29_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.368 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[48]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    11.368    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[48]_i_1__29_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.482 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[52]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    11.482    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[52]_i_1__29_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.596 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[56]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    11.596    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[56]_i_1__29_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.710 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[60]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    11.710    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[60]_i_1__29_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.824 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[64]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    11.824    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[64]_i_1__29_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.938 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[68]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    11.938    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[68]_i_1__29_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.052 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[72]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    12.052    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[72]_i_1__29_n_0
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.166 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[76]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    12.166    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[76]_i_1__29_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.280 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[80]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    12.280    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[80]_i_1__29_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.394 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[84]_i_1__29/CO[3]
                         net (fo=1, routed)           0.001    12.394    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[84]_i_1__29_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.508 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[88]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    12.508    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[88]_i_1__29_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.622 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[92]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    12.622    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[92]_i_1__29_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.736 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[96]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    12.736    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[96]_i_1__29_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.850 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[100]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    12.850    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[100]_i_1__29_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.964 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[104]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    12.964    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[104]_i_1__29_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.078 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[108]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    13.078    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[108]_i_1__29_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.391 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[111]_i_1__29/O[3]
                         net (fo=1, routed)           0.000    13.391    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[111]_i_1__29_n_4
    SLICE_X29Y56         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/C1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=19, routed)          0.133    11.312    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.403 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=20, routed)          0.133    11.536    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.627 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27503, routed)       1.525    13.152    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/clk
    SLICE_X29Y56         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/C1_reg/C
                         clock pessimism              0.138    13.290    
                         clock uncertainty           -0.154    13.136    
    SLICE_X29Y56         FDRE (Setup_fdre_C_D)        0.062    13.198    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/C1_reg
  -------------------------------------------------------------------
                         required time                         13.198    
                         arrival time                         -13.391    
  -------------------------------------------------------------------
                         slack                                 -0.194    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/in_a_reg_reg[908]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/in_a_reg_reg[907]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.209ns (55.105%)  route 0.170ns (44.895%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.369ns
    Source Clock Delay      (SCD):    1.063ns
    Clock Pessimism Removal (CPR):    0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=19, routed)          0.030     0.366    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=20, routed)          0.030     0.422    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.448 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27503, routed)       0.615     1.062    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/clk
    SLICE_X102Y49        FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/in_a_reg_reg[908]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y49        FDRE (Prop_fdre_C_Q)         0.164     1.227 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/in_a_reg_reg[908]/Q
                         net (fo=1, routed)           0.170     1.397    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/in_a_reg_reg[1022]_2[907]
    SLICE_X103Y50        LUT6 (Prop_lut6_I5_O)        0.045     1.442 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/in_a_reg[907]_i_1__0/O
                         net (fo=1, routed)           0.000     1.442    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/regA_Q_reg[1022][907]
    SLICE_X103Y50        FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/in_a_reg_reg[907]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=19, routed)          0.033     0.399    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=20, routed)          0.033     0.461    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.490 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27503, routed)       0.879     1.369    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/clk
    SLICE_X103Y50        FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/in_a_reg_reg[907]/C
                         clock pessimism             -0.042     1.327    
    SLICE_X103Y50        FDRE (Hold_fdre_C_D)         0.092     1.419    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/in_a_reg_reg[907]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           1.442    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_last_skid_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.657%)  route 0.204ns (52.343%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.309ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=19, routed)          0.030     0.366    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=20, routed)          0.030     0.422    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.448 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27503, routed)       0.548     0.996    rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_s2mm_aclk
    SLICE_X51Y84         FDRE                                         r  rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDRE (Prop_fdre_C_Q)         0.141     1.137 r  rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full_reg/Q
                         net (fo=6, routed)           0.204     1.341    rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full
    SLICE_X49Y85         LUT6 (Prop_lut6_I0_O)        0.045     1.386 r  rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_last_skid_reg_i_1__0/O
                         net (fo=1, routed)           0.000     1.386    rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data2skid_wlast
    SLICE_X49Y85         FDRE                                         r  rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_last_skid_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=19, routed)          0.033     0.399    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=20, routed)          0.033     0.461    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.490 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27503, routed)       0.819     1.309    rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X49Y85         FDRE                                         r  rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_last_skid_reg_reg/C
                         clock pessimism             -0.047     1.262    
    SLICE_X49Y85         FDRE (Hold_fdre_C_D)         0.091     1.353    rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_last_skid_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.386    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_address_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.146%)  route 0.158ns (52.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.315ns
    Source Clock Delay      (SCD):    1.087ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=19, routed)          0.030     0.366    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=20, routed)          0.030     0.422    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.448 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27503, routed)       0.639     1.087    rsa_project_i/Interface_Cell/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X44Y100        FDRE                                         r  rsa_project_i/Interface_Cell/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_address_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y100        FDRE (Prop_fdre_C_Q)         0.141     1.228 r  rsa_project_i/Interface_Cell/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_address_i_reg[30]/Q
                         net (fo=2, routed)           0.158     1.386    rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/Q[30]
    SLICE_X44Y99         FDRE                                         r  rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=19, routed)          0.033     0.399    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=20, routed)          0.033     0.461    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.490 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27503, routed)       0.825     1.315    rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/s_axi_lite_aclk
    SLICE_X44Y99         FDRE                                         r  rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[62]/C
                         clock pessimism             -0.047     1.268    
    SLICE_X44Y99         FDRE (Hold_fdre_C_D)         0.076     1.344    rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[62]
  -------------------------------------------------------------------
                         required time                         -1.344    
                         arrival time                           1.386    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_addr_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.313ns
    Source Clock Delay      (SCD):    1.003ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=19, routed)          0.030     0.366    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=20, routed)          0.030     0.422    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.448 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27503, routed)       0.555     1.003    rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/m_axi_s2mm_aclk
    SLICE_X43Y92         FDRE                                         r  rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_addr_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.141     1.144 r  rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_addr_reg_reg[17]/Q
                         net (fo=1, routed)           0.110     1.254    rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[17]
    SLICE_X42Y91         SRL16E                                       r  rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=19, routed)          0.033     0.399    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=20, routed)          0.033     0.461    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.490 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27503, routed)       0.823     1.313    rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X42Y91         SRL16E                                       r  rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4/CLK
                         clock pessimism             -0.294     1.019    
    SLICE_X42Y91         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.202    rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/regC_sub_reg[714]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[714]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.227%)  route 0.271ns (65.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.319ns
    Source Clock Delay      (SCD):    1.005ns
    Clock Pessimism Removal (CPR):    0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=19, routed)          0.030     0.366    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=20, routed)          0.030     0.422    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.448 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27503, routed)       0.557     1.005    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/clk
    SLICE_X40Y50         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/regC_sub_reg[714]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.141     1.146 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/regC_sub_reg[714]/Q
                         net (fo=5, routed)           0.271     1.417    rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[714]
    SLICE_X36Y46         FDRE                                         r  rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[714]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=19, routed)          0.033     0.399    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=20, routed)          0.033     0.461    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.490 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27503, routed)       0.829     1.319    rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X36Y46         FDRE                                         r  rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[714]/C
                         clock pessimism             -0.042     1.277    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.085     1.362    rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[714]
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[10].acc_data_reg[335]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/r2modn_reg[335]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.893%)  route 0.241ns (63.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns
    Source Clock Delay      (SCD):    1.001ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=19, routed)          0.030     0.366    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=20, routed)          0.030     0.422    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.448 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27503, routed)       0.553     1.000    rsa_project_i/Interface_Cell/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/aclk
    SLICE_X48Y30         FDRE                                         r  rsa_project_i/Interface_Cell/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[10].acc_data_reg[335]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y30         FDRE (Prop_fdre_C_Q)         0.141     1.141 r  rsa_project_i/Interface_Cell/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[10].acc_data_reg[335]/Q
                         net (fo=5, routed)           0.241     1.383    rsa_project_i/rsa_wrapper_0/inst/arm_to_fpga_data[335]
    SLICE_X53Y30         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/r2modn_reg[335]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=19, routed)          0.033     0.399    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=20, routed)          0.033     0.461    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.490 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27503, routed)       0.815     1.305    rsa_project_i/rsa_wrapper_0/inst/clk
    SLICE_X53Y30         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/r2modn_reg[335]/C
                         clock pessimism             -0.047     1.258    
    SLICE_X53Y30         FDRE (Hold_fdre_C_D)         0.070     1.328    rsa_project_i/rsa_wrapper_0/inst/r2modn_reg[335]
  -------------------------------------------------------------------
                         required time                         -1.328    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_addr_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.314ns
    Source Clock Delay      (SCD):    1.004ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=19, routed)          0.030     0.366    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=20, routed)          0.030     0.422    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.448 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27503, routed)       0.556     1.004    rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/m_axi_mm2s_aclk
    SLICE_X43Y96         FDRE                                         r  rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_addr_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDRE (Prop_fdre_C_Q)         0.141     1.145 r  rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_addr_reg_reg[17]/Q
                         net (fo=1, routed)           0.116     1.261    rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[17]
    SLICE_X42Y95         SRL16E                                       r  rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=19, routed)          0.033     0.399    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=20, routed)          0.033     0.461    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.490 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27503, routed)       0.824     1.314    rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_mm2s_aclk
    SLICE_X42Y95         SRL16E                                       r  rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4/CLK
                         clock pessimism             -0.294     1.020    
    SLICE_X42Y95         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.203    rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4
  -------------------------------------------------------------------
                         required time                         -1.203    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[24].acc_data_reg[770]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/r2modn_reg[770]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.005%)  route 0.230ns (61.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=19, routed)          0.030     0.366    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=20, routed)          0.030     0.422    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.448 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27503, routed)       0.545     0.993    rsa_project_i/Interface_Cell/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/aclk
    SLICE_X48Y72         FDRE                                         r  rsa_project_i/Interface_Cell/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[24].acc_data_reg[770]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y72         FDRE (Prop_fdre_C_Q)         0.141     1.134 r  rsa_project_i/Interface_Cell/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[24].acc_data_reg[770]/Q
                         net (fo=5, routed)           0.230     1.364    rsa_project_i/rsa_wrapper_0/inst/arm_to_fpga_data[770]
    SLICE_X50Y69         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/r2modn_reg[770]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=19, routed)          0.033     0.399    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=20, routed)          0.033     0.461    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.490 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27503, routed)       0.810     1.300    rsa_project_i/rsa_wrapper_0/inst/clk
    SLICE_X50Y69         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/r2modn_reg[770]/C
                         clock pessimism             -0.047     1.253    
    SLICE_X50Y69         FDRE (Hold_fdre_C_D)         0.052     1.305    rsa_project_i/rsa_wrapper_0/inst/r2modn_reg[770]
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           1.364    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/pre_next_word_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.209ns (50.055%)  route 0.209ns (49.945%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.307ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=19, routed)          0.030     0.366    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=20, routed)          0.030     0.422    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.448 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27503, routed)       0.546     0.994    rsa_project_i/Interface_Cell/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/out
    SLICE_X50Y82         FDRE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.164     1.158 r  rsa_project_i/Interface_Cell/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[10]/Q
                         net (fo=1, routed)           0.209     1.366    rsa_project_i/Interface_Cell/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/cmd_step[2]
    SLICE_X47Y83         LUT5 (Prop_lut5_I1_O)        0.045     1.411 r  rsa_project_i/Interface_Cell/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/pre_next_word_1[2]_i_2/O
                         net (fo=1, routed)           0.000     1.411    rsa_project_i/Interface_Cell/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/D[2]
    SLICE_X47Y83         FDRE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/pre_next_word_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=19, routed)          0.033     0.399    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=20, routed)          0.033     0.461    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.490 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27503, routed)       0.817     1.307    rsa_project_i/Interface_Cell/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/out
    SLICE_X47Y83         FDRE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/pre_next_word_1_reg[2]/C
                         clock pessimism             -0.047     1.260    
    SLICE_X47Y83         FDRE (Hold_fdre_C_D)         0.092     1.352    rsa_project_i/Interface_Cell/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/pre_next_word_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.352    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[8].adder_i/S0_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/regC_Q_reg[914]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.209ns (45.544%)  route 0.250ns (54.456%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.342ns
    Source Clock Delay      (SCD):    1.025ns
    Clock Pessimism Removal (CPR):    0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=19, routed)          0.030     0.366    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=20, routed)          0.030     0.422    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.448 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27503, routed)       0.577     1.025    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[8].adder_i/clk
    SLICE_X54Y51         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[8].adder_i/S0_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y51         FDRE (Prop_fdre_C_Q)         0.164     1.189 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[8].adder_i/S0_reg[19]/Q
                         net (fo=2, routed)           0.250     1.438    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[8].adder_i/S0[19]
    SLICE_X58Y45         LUT5 (Prop_lut5_I1_O)        0.045     1.483 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[8].adder_i/regC_Q[914]_i_1__0/O
                         net (fo=1, routed)           0.000     1.483    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M_n_1120
    SLICE_X58Y45         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/regC_Q_reg[914]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=19, routed)          0.033     0.399    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=20, routed)          0.033     0.461    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.490 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27503, routed)       0.852     1.342    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/clk
    SLICE_X58Y45         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/regC_Q_reg[914]/C
                         clock pessimism             -0.042     1.300    
    SLICE_X58Y45         FDRE (Hold_fdre_C_D)         0.121     1.421    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/regC_Q_reg[914]
  -------------------------------------------------------------------
                         required time                         -1.421    
                         arrival time                           1.483    
  -------------------------------------------------------------------
                         slack                                  0.063    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/I
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X49Y94    rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/FSM_sequential_smpl_cs_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X49Y94    rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/FSM_sequential_smpl_cs_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X46Y100   rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X46Y100   rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X44Y99    rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[23]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X46Y99    rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X46Y99    rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[32]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y75    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y75    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y91    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y91    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y91    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y91    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y91    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y91    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y91    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y91    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y75    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y75    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y91    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y91    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y91    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y91    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y91    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y91    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y91    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y91    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.430ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.614ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.430ns  (required time - arrival time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.947ns  (logic 0.773ns (26.230%)  route 2.174ns (73.770%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.089ns = ( 13.089 - 10.000 ) 
    Source Clock Delay      (SCD):    3.428ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=19, routed)          0.146     1.440    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=20, routed)          0.146     1.687    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.788 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27503, routed)       1.640     3.428    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X38Y80         FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDPE (Prop_fdpe_C_Q)         0.478     3.906 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.970     4.876    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X36Y78         LUT3 (Prop_lut3_I2_O)        0.295     5.171 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.204     6.375    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X33Y75         FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=19, routed)          0.133    11.312    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.403 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=20, routed)          0.133    11.536    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.627 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27503, routed)       1.462    13.089    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y75         FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.275    13.364    
                         clock uncertainty           -0.154    13.210    
    SLICE_X33Y75         FDCE (Recov_fdce_C_CLR)     -0.405    12.805    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         12.805    
                         arrival time                          -6.375    
  -------------------------------------------------------------------
                         slack                                  6.430    

Slack (MET) :             6.430ns  (required time - arrival time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.947ns  (logic 0.773ns (26.230%)  route 2.174ns (73.770%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.089ns = ( 13.089 - 10.000 ) 
    Source Clock Delay      (SCD):    3.428ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=19, routed)          0.146     1.440    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=20, routed)          0.146     1.687    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.788 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27503, routed)       1.640     3.428    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X38Y80         FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDPE (Prop_fdpe_C_Q)         0.478     3.906 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.970     4.876    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X36Y78         LUT3 (Prop_lut3_I2_O)        0.295     5.171 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.204     6.375    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X33Y75         FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=19, routed)          0.133    11.312    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.403 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=20, routed)          0.133    11.536    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.627 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27503, routed)       1.462    13.089    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y75         FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.275    13.364    
                         clock uncertainty           -0.154    13.210    
    SLICE_X33Y75         FDCE (Recov_fdce_C_CLR)     -0.405    12.805    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         12.805    
                         arrival time                          -6.375    
  -------------------------------------------------------------------
                         slack                                  6.430    

Slack (MET) :             6.430ns  (required time - arrival time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.947ns  (logic 0.773ns (26.230%)  route 2.174ns (73.770%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.089ns = ( 13.089 - 10.000 ) 
    Source Clock Delay      (SCD):    3.428ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=19, routed)          0.146     1.440    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=20, routed)          0.146     1.687    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.788 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27503, routed)       1.640     3.428    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X38Y80         FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDPE (Prop_fdpe_C_Q)         0.478     3.906 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.970     4.876    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X36Y78         LUT3 (Prop_lut3_I2_O)        0.295     5.171 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.204     6.375    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X33Y75         FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=19, routed)          0.133    11.312    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.403 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=20, routed)          0.133    11.536    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.627 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27503, routed)       1.462    13.089    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y75         FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.275    13.364    
                         clock uncertainty           -0.154    13.210    
    SLICE_X33Y75         FDCE (Recov_fdce_C_CLR)     -0.405    12.805    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         12.805    
                         arrival time                          -6.375    
  -------------------------------------------------------------------
                         slack                                  6.430    

Slack (MET) :             6.430ns  (required time - arrival time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.947ns  (logic 0.773ns (26.230%)  route 2.174ns (73.770%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.089ns = ( 13.089 - 10.000 ) 
    Source Clock Delay      (SCD):    3.428ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=19, routed)          0.146     1.440    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=20, routed)          0.146     1.687    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.788 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27503, routed)       1.640     3.428    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X38Y80         FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDPE (Prop_fdpe_C_Q)         0.478     3.906 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.970     4.876    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X36Y78         LUT3 (Prop_lut3_I2_O)        0.295     5.171 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.204     6.375    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X33Y75         FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=19, routed)          0.133    11.312    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.403 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=20, routed)          0.133    11.536    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.627 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27503, routed)       1.462    13.089    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y75         FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.275    13.364    
                         clock uncertainty           -0.154    13.210    
    SLICE_X33Y75         FDCE (Recov_fdce_C_CLR)     -0.405    12.805    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.805    
                         arrival time                          -6.375    
  -------------------------------------------------------------------
                         slack                                  6.430    

Slack (MET) :             6.430ns  (required time - arrival time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.947ns  (logic 0.773ns (26.230%)  route 2.174ns (73.770%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.089ns = ( 13.089 - 10.000 ) 
    Source Clock Delay      (SCD):    3.428ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=19, routed)          0.146     1.440    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=20, routed)          0.146     1.687    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.788 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27503, routed)       1.640     3.428    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X38Y80         FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDPE (Prop_fdpe_C_Q)         0.478     3.906 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.970     4.876    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X36Y78         LUT3 (Prop_lut3_I2_O)        0.295     5.171 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.204     6.375    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X33Y75         FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=19, routed)          0.133    11.312    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.403 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=20, routed)          0.133    11.536    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.627 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27503, routed)       1.462    13.089    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y75         FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.275    13.364    
                         clock uncertainty           -0.154    13.210    
    SLICE_X33Y75         FDCE (Recov_fdce_C_CLR)     -0.405    12.805    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.805    
                         arrival time                          -6.375    
  -------------------------------------------------------------------
                         slack                                  6.430    

Slack (MET) :             6.458ns  (required time - arrival time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.924ns  (logic 0.718ns (24.560%)  route 2.206ns (75.440%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.093ns = ( 13.093 - 10.000 ) 
    Source Clock Delay      (SCD):    3.427ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=19, routed)          0.146     1.440    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=20, routed)          0.146     1.687    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.788 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27503, routed)       1.639     3.427    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y80         FDRE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDRE (Prop_fdre_C_Q)         0.419     3.846 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           1.026     4.872    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X38Y80         LUT3 (Prop_lut3_I1_O)        0.299     5.171 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.180     6.351    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X35Y77         FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=19, routed)          0.133    11.312    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.403 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=20, routed)          0.133    11.536    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.627 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27503, routed)       1.466    13.093    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X35Y77         FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.275    13.368    
                         clock uncertainty           -0.154    13.214    
    SLICE_X35Y77         FDCE (Recov_fdce_C_CLR)     -0.405    12.809    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.809    
                         arrival time                          -6.351    
  -------------------------------------------------------------------
                         slack                                  6.458    

Slack (MET) :             6.474ns  (required time - arrival time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.947ns  (logic 0.773ns (26.230%)  route 2.174ns (73.770%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.089ns = ( 13.089 - 10.000 ) 
    Source Clock Delay      (SCD):    3.428ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=19, routed)          0.146     1.440    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=20, routed)          0.146     1.687    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.788 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27503, routed)       1.640     3.428    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X38Y80         FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDPE (Prop_fdpe_C_Q)         0.478     3.906 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.970     4.876    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X36Y78         LUT3 (Prop_lut3_I2_O)        0.295     5.171 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.204     6.375    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X32Y75         FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=19, routed)          0.133    11.312    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.403 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=20, routed)          0.133    11.536    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.627 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27503, routed)       1.462    13.089    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X32Y75         FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.275    13.364    
                         clock uncertainty           -0.154    13.210    
    SLICE_X32Y75         FDCE (Recov_fdce_C_CLR)     -0.361    12.849    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.849    
                         arrival time                          -6.375    
  -------------------------------------------------------------------
                         slack                                  6.474    

Slack (MET) :             6.476ns  (required time - arrival time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.947ns  (logic 0.773ns (26.230%)  route 2.174ns (73.770%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.089ns = ( 13.089 - 10.000 ) 
    Source Clock Delay      (SCD):    3.428ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=19, routed)          0.146     1.440    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=20, routed)          0.146     1.687    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.788 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27503, routed)       1.640     3.428    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X38Y80         FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDPE (Prop_fdpe_C_Q)         0.478     3.906 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.970     4.876    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X36Y78         LUT3 (Prop_lut3_I2_O)        0.295     5.171 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.204     6.375    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X33Y75         FDPE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=19, routed)          0.133    11.312    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.403 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=20, routed)          0.133    11.536    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.627 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27503, routed)       1.462    13.089    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y75         FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.275    13.364    
                         clock uncertainty           -0.154    13.210    
    SLICE_X33Y75         FDPE (Recov_fdpe_C_PRE)     -0.359    12.851    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.851    
                         arrival time                          -6.375    
  -------------------------------------------------------------------
                         slack                                  6.476    

Slack (MET) :             6.504ns  (required time - arrival time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.924ns  (logic 0.718ns (24.560%)  route 2.206ns (75.440%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.093ns = ( 13.093 - 10.000 ) 
    Source Clock Delay      (SCD):    3.427ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=19, routed)          0.146     1.440    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=20, routed)          0.146     1.687    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.788 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27503, routed)       1.639     3.427    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y80         FDRE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDRE (Prop_fdre_C_Q)         0.419     3.846 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           1.026     4.872    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X38Y80         LUT3 (Prop_lut3_I1_O)        0.299     5.171 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.180     6.351    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X35Y77         FDPE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=19, routed)          0.133    11.312    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.403 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=20, routed)          0.133    11.536    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.627 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27503, routed)       1.466    13.093    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X35Y77         FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.275    13.368    
                         clock uncertainty           -0.154    13.214    
    SLICE_X35Y77         FDPE (Recov_fdpe_C_PRE)     -0.359    12.855    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.855    
                         arrival time                          -6.351    
  -------------------------------------------------------------------
                         slack                                  6.504    

Slack (MET) :             6.516ns  (required time - arrival time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.947ns  (logic 0.773ns (26.230%)  route 2.174ns (73.770%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.089ns = ( 13.089 - 10.000 ) 
    Source Clock Delay      (SCD):    3.428ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=19, routed)          0.146     1.440    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=20, routed)          0.146     1.687    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.788 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27503, routed)       1.640     3.428    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X38Y80         FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDPE (Prop_fdpe_C_Q)         0.478     3.906 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.970     4.876    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X36Y78         LUT3 (Prop_lut3_I2_O)        0.295     5.171 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.204     6.375    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X32Y75         FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=19, routed)          0.133    11.312    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.403 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=20, routed)          0.133    11.536    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.627 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27503, routed)       1.462    13.089    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X32Y75         FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.275    13.364    
                         clock uncertainty           -0.154    13.210    
    SLICE_X32Y75         FDCE (Recov_fdce_C_CLR)     -0.319    12.891    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.891    
                         arrival time                          -6.375    
  -------------------------------------------------------------------
                         slack                                  6.516    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.186ns (32.356%)  route 0.389ns (67.644%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.304ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=19, routed)          0.030     0.366    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=20, routed)          0.030     0.422    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.448 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27503, routed)       0.548     0.996    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y80         FDRE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDRE (Prop_fdre_C_Q)         0.141     1.137 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.212     1.348    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X38Y80         LUT3 (Prop_lut3_I0_O)        0.045     1.393 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.177     1.570    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X36Y80         FDPE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=19, routed)          0.033     0.399    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=20, routed)          0.033     0.461    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.490 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27503, routed)       0.814     1.304    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X36Y80         FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.276     1.028    
    SLICE_X36Y80         FDPE (Remov_fdpe_C_PRE)     -0.071     0.957    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -0.957    
                         arrival time                           1.570    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.247ns (41.240%)  route 0.352ns (58.760%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.303ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=19, routed)          0.030     0.366    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=20, routed)          0.030     0.422    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.448 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27503, routed)       0.546     0.994    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y78         FDRE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDRE (Prop_fdre_C_Q)         0.148     1.142 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.084     1.225    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X36Y78         LUT3 (Prop_lut3_I0_O)        0.099     1.324 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.268     1.593    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X34Y78         FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=19, routed)          0.033     0.399    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=20, routed)          0.033     0.461    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.490 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27503, routed)       0.813     1.303    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X34Y78         FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.276     1.027    
    SLICE_X34Y78         FDCE (Remov_fdce_C_CLR)     -0.067     0.960    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.960    
                         arrival time                           1.593    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.247ns (41.240%)  route 0.352ns (58.760%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.303ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=19, routed)          0.030     0.366    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=20, routed)          0.030     0.422    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.448 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27503, routed)       0.546     0.994    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y78         FDRE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDRE (Prop_fdre_C_Q)         0.148     1.142 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.084     1.225    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X36Y78         LUT3 (Prop_lut3_I0_O)        0.099     1.324 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.268     1.593    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X34Y78         FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=19, routed)          0.033     0.399    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=20, routed)          0.033     0.461    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.490 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27503, routed)       0.813     1.303    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X34Y78         FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.276     1.027    
    SLICE_X34Y78         FDCE (Remov_fdce_C_CLR)     -0.067     0.960    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.960    
                         arrival time                           1.593    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.247ns (41.240%)  route 0.352ns (58.760%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.303ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=19, routed)          0.030     0.366    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=20, routed)          0.030     0.422    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.448 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27503, routed)       0.546     0.994    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y78         FDRE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDRE (Prop_fdre_C_Q)         0.148     1.142 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.084     1.225    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X36Y78         LUT3 (Prop_lut3_I0_O)        0.099     1.324 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.268     1.593    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X34Y78         FDPE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=19, routed)          0.033     0.399    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=20, routed)          0.033     0.461    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.490 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27503, routed)       0.813     1.303    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X34Y78         FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.276     1.027    
    SLICE_X34Y78         FDPE (Remov_fdpe_C_PRE)     -0.071     0.956    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.956    
                         arrival time                           1.593    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.247ns (41.240%)  route 0.352ns (58.760%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.303ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=19, routed)          0.030     0.366    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=20, routed)          0.030     0.422    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.448 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27503, routed)       0.546     0.994    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y78         FDRE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDRE (Prop_fdre_C_Q)         0.148     1.142 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.084     1.225    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X36Y78         LUT3 (Prop_lut3_I0_O)        0.099     1.324 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.268     1.593    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X34Y78         FDPE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=19, routed)          0.033     0.399    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=20, routed)          0.033     0.461    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.490 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27503, routed)       0.813     1.303    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X34Y78         FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.276     1.027    
    SLICE_X34Y78         FDPE (Remov_fdpe_C_PRE)     -0.071     0.956    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.956    
                         arrival time                           1.593    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.247ns (41.240%)  route 0.352ns (58.760%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.303ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=19, routed)          0.030     0.366    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=20, routed)          0.030     0.422    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.448 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27503, routed)       0.546     0.994    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y78         FDRE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDRE (Prop_fdre_C_Q)         0.148     1.142 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.084     1.225    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X36Y78         LUT3 (Prop_lut3_I0_O)        0.099     1.324 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.268     1.593    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X34Y78         FDPE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=19, routed)          0.033     0.399    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=20, routed)          0.033     0.461    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.490 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27503, routed)       0.813     1.303    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X34Y78         FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.276     1.027    
    SLICE_X34Y78         FDPE (Remov_fdpe_C_PRE)     -0.071     0.956    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -0.956    
                         arrival time                           1.593    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.247ns (41.240%)  route 0.352ns (58.760%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.303ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=19, routed)          0.030     0.366    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=20, routed)          0.030     0.422    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.448 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27503, routed)       0.546     0.994    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y78         FDRE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDRE (Prop_fdre_C_Q)         0.148     1.142 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.084     1.225    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X36Y78         LUT3 (Prop_lut3_I0_O)        0.099     1.324 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.268     1.593    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X35Y78         FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=19, routed)          0.033     0.399    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=20, routed)          0.033     0.461    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.490 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27503, routed)       0.813     1.303    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X35Y78         FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.276     1.027    
    SLICE_X35Y78         FDCE (Remov_fdce_C_CLR)     -0.092     0.935    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           1.593    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.247ns (41.240%)  route 0.352ns (58.760%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.303ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=19, routed)          0.030     0.366    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=20, routed)          0.030     0.422    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.448 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27503, routed)       0.546     0.994    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y78         FDRE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDRE (Prop_fdre_C_Q)         0.148     1.142 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.084     1.225    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X36Y78         LUT3 (Prop_lut3_I0_O)        0.099     1.324 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.268     1.593    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X35Y78         FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=19, routed)          0.033     0.399    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=20, routed)          0.033     0.461    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.490 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27503, routed)       0.813     1.303    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X35Y78         FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.276     1.027    
    SLICE_X35Y78         FDCE (Remov_fdce_C_CLR)     -0.092     0.935    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           1.593    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.247ns (41.240%)  route 0.352ns (58.760%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.303ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=19, routed)          0.030     0.366    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=20, routed)          0.030     0.422    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.448 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27503, routed)       0.546     0.994    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y78         FDRE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDRE (Prop_fdre_C_Q)         0.148     1.142 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.084     1.225    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X36Y78         LUT3 (Prop_lut3_I0_O)        0.099     1.324 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.268     1.593    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X35Y78         FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=19, routed)          0.033     0.399    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=20, routed)          0.033     0.461    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.490 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27503, routed)       0.813     1.303    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X35Y78         FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.276     1.027    
    SLICE_X35Y78         FDCE (Remov_fdce_C_CLR)     -0.092     0.935    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           1.593    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.247ns (41.240%)  route 0.352ns (58.760%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.303ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=19, routed)          0.030     0.366    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=20, routed)          0.030     0.422    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.448 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27503, routed)       0.546     0.994    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y78         FDRE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDRE (Prop_fdre_C_Q)         0.148     1.142 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.084     1.225    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X36Y78         LUT3 (Prop_lut3_I0_O)        0.099     1.324 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.268     1.593    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X35Y78         FDPE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=19, routed)          0.033     0.399    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=20, routed)          0.033     0.461    rsa_project_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.490 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27503, routed)       0.813     1.303    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X35Y78         FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.276     1.027    
    SLICE_X35Y78         FDPE (Remov_fdpe_C_PRE)     -0.095     0.932    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.932    
                         arrival time                           1.593    
  -------------------------------------------------------------------
                         slack                                  0.661    





