verilog xil_defaultlib --include "../../../../Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ipshared/ec67/hdl" --include "../../../../Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ipshared/8c62/hdl" --include "../../../../Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ip/Counter_Overlay_processing_system7_0_0" --include "../../../../Pulse_Counter.srcs/sources_1/bd/Counter_Overlay/ipshared/c923" \
"../../../bd/Counter_Overlay/ip/Counter_Overlay_processing_system7_0_0/sim/Counter_Overlay_processing_system7_0_0.v" \
"../../../bd/Counter_Overlay/ip/Counter_Overlay_clk_wiz_0_0/Counter_Overlay_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/Counter_Overlay/ip/Counter_Overlay_clk_wiz_0_0/Counter_Overlay_clk_wiz_0_0.v" \
"../../../bd/Counter_Overlay/ip/Counter_Overlay_clk_wiz_1_0/Counter_Overlay_clk_wiz_1_0_clk_wiz.v" \
"../../../bd/Counter_Overlay/ip/Counter_Overlay_clk_wiz_1_0/Counter_Overlay_clk_wiz_1_0.v" \
"../../../bd/Counter_Overlay/ip/Counter_Overlay_xbar_0/sim/Counter_Overlay_xbar_0.v" \
"../../../bd/Counter_Overlay/ip/Counter_Overlay_xlslice_0_0/sim/Counter_Overlay_xlslice_0_0.v" \
"../../../bd/Counter_Overlay/ip/Counter_Overlay_channel_sl_0_0/sim/Counter_Overlay_channel_sl_0_0.v" \
"../../../bd/Counter_Overlay/ip/Counter_Overlay_channel_sl_1_0/sim/Counter_Overlay_channel_sl_1_0.v" \
"../../../bd/Counter_Overlay/ip/Counter_Overlay_channel_sl_2_0/sim/Counter_Overlay_channel_sl_2_0.v" \
"../../../bd/Counter_Overlay/ip/Counter_Overlay_COUNTER_wrapper_0_1/src/COUNTER_util_vector_logic_0_0/sim/COUNTER_util_vector_logic_0_0.v" \
"../../../bd/Counter_Overlay/ip/Counter_Overlay_auto_pc_0/sim/Counter_Overlay_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
