{
  "Top": "hcal_cluster_hls",
  "RtlTop": "hcal_cluster_hls",
  "RtlPrefix": "",
  "RtlSubPrefix": "hcal_cluster_hls_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtex7",
    "Device": "xc7vx550t",
    "Package": "-ffg1927",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "hit_dt": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_uint<3>",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "hit_dt",
          "name": "hit_dt",
          "usage": "data",
          "direction": "in"
        }]
    },
    "seed_threshold": {
      "index": "1",
      "direction": "in",
      "srcType": "ap_uint<13>",
      "srcSize": "16",
      "hwRefs": [{
          "type": "port",
          "interface": "seed_threshold",
          "name": "seed_threshold",
          "usage": "data",
          "direction": "in"
        }]
    },
    "cluster_threshold": {
      "index": "2",
      "direction": "in",
      "srcType": "ap_uint<16>",
      "srcSize": "16",
      "hwRefs": [{
          "type": "port",
          "interface": "cluster_threshold",
          "name": "cluster_threshold",
          "usage": "data",
          "direction": "in"
        }]
    },
    "s_fadc_hits_vxs": {
      "index": "3",
      "direction": "in",
      "srcType": "stream<fadc_hits_vxs, 0>&",
      "srcSize": "8192",
      "hwRefs": [{
          "type": "interface",
          "interface": "s_fadc_hits_vxs",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "s_fadc_hits_fiber": {
      "index": "4",
      "direction": "in",
      "srcType": "stream<fadc_hits_fiber, 0>&",
      "srcSize": "1024",
      "hwRefs": [{
          "type": "interface",
          "interface": "s_fadc_hits_fiber",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "s_fiberout": {
      "index": "5",
      "direction": "out",
      "srcType": "stream<fiber_bins_t, 0>&",
      "srcSize": "2048",
      "hwRefs": [{
          "type": "interface",
          "interface": "s_fiberout",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "s_cluster_all": {
      "index": "6",
      "direction": "out",
      "srcType": "stream<cluster_all_t, 0>&",
      "srcSize": "3456",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "s_cluster_all_0",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "interface",
          "interface": "s_cluster_all_1",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "interface",
          "interface": "s_cluster_all_2",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "interface",
          "interface": "s_cluster_all_3",
          "name": "",
          "usage": "data",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": [
      "set_directive_top hcal_cluster_hls -name hcal_cluster_hls",
      "set_directive_pipeline hcal_cluster_hls -II 1 -style flp",
      "set_directive_top hcal_cluster_hls -name hcal_cluster_hls"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "hcal_cluster_hls"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "32",
    "Uncertainty": "8.64",
    "IsCombinational": "0",
    "II": "1",
    "Latency": "1"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 32.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "hcal_cluster_hls",
    "Version": "1.0",
    "DisplayName": "Hcal_cluster_hls",
    "Revision": "2113434973",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_hcal_cluster_hls_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/hcal_cluster_hls.cpp"],
    "Vhdl": ["impl\/vhdl\/hcal_cluster_hls.vhd"],
    "Verilog": ["impl\/verilog\/hcal_cluster_hls.v"],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/hcal_cluster_hls.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "s_fadc_hits_vxs": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_read",
      "mode": "master",
      "dataWidth": "4096",
      "portPrefix": "s_fadc_hits_vxs_",
      "portMap": {
        "s_fadc_hits_vxs_dout": "RD_DATA",
        "s_fadc_hits_vxs_empty_n": "EMPTY_N",
        "s_fadc_hits_vxs_read": "RD_EN"
      },
      "ports": [
        "s_fadc_hits_vxs_dout",
        "s_fadc_hits_vxs_empty_n",
        "s_fadc_hits_vxs_read"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "s_fadc_hits_vxs"
        }]
    },
    "s_fadc_hits_fiber": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_read",
      "mode": "master",
      "dataWidth": "512",
      "portPrefix": "s_fadc_hits_fiber_",
      "portMap": {
        "s_fadc_hits_fiber_dout": "RD_DATA",
        "s_fadc_hits_fiber_empty_n": "EMPTY_N",
        "s_fadc_hits_fiber_read": "RD_EN"
      },
      "ports": [
        "s_fadc_hits_fiber_dout",
        "s_fadc_hits_fiber_empty_n",
        "s_fadc_hits_fiber_read"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "s_fadc_hits_fiber"
        }]
    },
    "s_cluster_all_0": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "dataWidth": "2304",
      "portPrefix": "s_cluster_all_0_",
      "portMap": {
        "s_cluster_all_0_din": "WR_DATA",
        "s_cluster_all_0_full_n": "FULL_N",
        "s_cluster_all_0_write": "WR_EN"
      },
      "ports": [
        "s_cluster_all_0_din",
        "s_cluster_all_0_full_n",
        "s_cluster_all_0_write"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "s_cluster_all"
        }]
    },
    "s_cluster_all_1": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "dataWidth": "2304",
      "portPrefix": "s_cluster_all_1_",
      "portMap": {
        "s_cluster_all_1_din": "WR_DATA",
        "s_cluster_all_1_full_n": "FULL_N",
        "s_cluster_all_1_write": "WR_EN"
      },
      "ports": [
        "s_cluster_all_1_din",
        "s_cluster_all_1_full_n",
        "s_cluster_all_1_write"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "s_cluster_all"
        }]
    },
    "s_cluster_all_2": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "dataWidth": "2304",
      "portPrefix": "s_cluster_all_2_",
      "portMap": {
        "s_cluster_all_2_din": "WR_DATA",
        "s_cluster_all_2_full_n": "FULL_N",
        "s_cluster_all_2_write": "WR_EN"
      },
      "ports": [
        "s_cluster_all_2_din",
        "s_cluster_all_2_full_n",
        "s_cluster_all_2_write"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "s_cluster_all"
        }]
    },
    "s_cluster_all_3": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "dataWidth": "2304",
      "portPrefix": "s_cluster_all_3_",
      "portMap": {
        "s_cluster_all_3_din": "WR_DATA",
        "s_cluster_all_3_full_n": "FULL_N",
        "s_cluster_all_3_write": "WR_EN"
      },
      "ports": [
        "s_cluster_all_3_din",
        "s_cluster_all_3_full_n",
        "s_cluster_all_3_write"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "s_cluster_all"
        }]
    },
    "s_fiberout": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "dataWidth": "512",
      "portPrefix": "s_fiberout_",
      "portMap": {
        "s_fiberout_din": "WR_DATA",
        "s_fiberout_full_n": "FULL_N",
        "s_fiberout_write": "WR_EN"
      },
      "ports": [
        "s_fiberout_din",
        "s_fiberout_full_n",
        "s_fiberout_write"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "s_fiberout"
        }]
    },
    "hit_dt": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "3",
      "portMap": {"hit_dt": "DATA"},
      "ports": ["hit_dt"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "hit_dt"
        }]
    },
    "seed_threshold": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "13",
      "portMap": {"seed_threshold": "DATA"},
      "ports": ["seed_threshold"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "seed_threshold"
        }]
    },
    "cluster_threshold": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"cluster_threshold": "DATA"},
      "ports": ["cluster_threshold"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "cluster_threshold"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "s_fadc_hits_vxs_dout": {
      "dir": "in",
      "width": "4096"
    },
    "s_fadc_hits_vxs_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "s_fadc_hits_vxs_read": {
      "dir": "out",
      "width": "1"
    },
    "s_fadc_hits_fiber_dout": {
      "dir": "in",
      "width": "512"
    },
    "s_fadc_hits_fiber_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "s_fadc_hits_fiber_read": {
      "dir": "out",
      "width": "1"
    },
    "s_cluster_all_0_din": {
      "dir": "out",
      "width": "2304"
    },
    "s_cluster_all_0_full_n": {
      "dir": "in",
      "width": "1"
    },
    "s_cluster_all_0_write": {
      "dir": "out",
      "width": "1"
    },
    "s_cluster_all_1_din": {
      "dir": "out",
      "width": "2304"
    },
    "s_cluster_all_1_full_n": {
      "dir": "in",
      "width": "1"
    },
    "s_cluster_all_1_write": {
      "dir": "out",
      "width": "1"
    },
    "s_cluster_all_2_din": {
      "dir": "out",
      "width": "2304"
    },
    "s_cluster_all_2_full_n": {
      "dir": "in",
      "width": "1"
    },
    "s_cluster_all_2_write": {
      "dir": "out",
      "width": "1"
    },
    "s_cluster_all_3_din": {
      "dir": "out",
      "width": "2304"
    },
    "s_cluster_all_3_full_n": {
      "dir": "in",
      "width": "1"
    },
    "s_cluster_all_3_write": {
      "dir": "out",
      "width": "1"
    },
    "s_fiberout_din": {
      "dir": "out",
      "width": "512"
    },
    "s_fiberout_full_n": {
      "dir": "in",
      "width": "1"
    },
    "s_fiberout_write": {
      "dir": "out",
      "width": "1"
    },
    "hit_dt": {
      "dir": "in",
      "width": "3"
    },
    "seed_threshold": {
      "dir": "in",
      "width": "13"
    },
    "cluster_threshold": {
      "dir": "in",
      "width": "16"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "hcal_cluster_hls"},
    "Info": {"hcal_cluster_hls": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"hcal_cluster_hls": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "2",
          "PipelineType": "yes(flp)"
        },
        "Timing": {
          "Target": "32.00",
          "Uncertainty": "8.64",
          "Estimate": "14.543"
        },
        "Area": {
          "FF": "15787",
          "AVAIL_FF": "692800",
          "UTIL_FF": "2",
          "LUT": "595558",
          "AVAIL_LUT": "346400",
          "UTIL_LUT": "171",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2360",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "2880",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-02-19 14:13:31 EST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.2"
  }
}
