#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu Apr 10 10:46:31 2025
# Process ID: 15264
# Current directory: D:/ASDI/Rifai_es/tesina/Progetto_10/Progetto_10/Progetto_10.runs/synth_1
# Command line: vivado.exe -log system.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system.tcl
# Log file: D:/ASDI/Rifai_es/tesina/Progetto_10/Progetto_10/Progetto_10.runs/synth_1/system.vds
# Journal file: D:/ASDI/Rifai_es/tesina/Progetto_10/Progetto_10/Progetto_10.runs/synth_1\vivado.jou
# Running On: LAPTOP-1ES8J68V, OS: Windows, CPU Frequency: 2096 MHz, CPU Physical cores: 8, Host memory: 7448 MB
#-----------------------------------------------------------
source system.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 510.562 ; gain = 216.160
Command: synth_design -top system -part xa7a15tcsg325-1Q
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xa7a15t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xa7a15t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11900
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 954.887 ; gain = 441.367
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system' [D:/ASDI/Rifai_es/tesina/Progetto_10/Progetto_10/Progetto_10.srcs/sources_1/new/system.vhd:41]
INFO: [Synth 8-3491] module 'system_a' declared at 'D:/ASDI/Rifai_es/tesina/Progetto_10/Progetto_10/Progetto_10.srcs/sources_1/new/system_a.vhd:34' bound to instance 'sysA' of component 'system_a' [D:/ASDI/Rifai_es/tesina/Progetto_10/Progetto_10/Progetto_10.srcs/sources_1/new/system.vhd:66]
INFO: [Synth 8-638] synthesizing module 'system_a' [D:/ASDI/Rifai_es/tesina/Progetto_10/Progetto_10/Progetto_10.srcs/sources_1/new/system_a.vhd:42]
INFO: [Synth 8-3491] module 'ROM_8x8' declared at 'D:/ASDI/Rifai_es/tesina/Progetto_10/Progetto_10/Progetto_10.srcs/sources_1/new/ROM_8x8.vhd:34' bound to instance 'mem_rom' of component 'ROM_8x8' [D:/ASDI/Rifai_es/tesina/Progetto_10/Progetto_10/Progetto_10.srcs/sources_1/new/system_a.vhd:111]
INFO: [Synth 8-638] synthesizing module 'ROM_8x8' [D:/ASDI/Rifai_es/tesina/Progetto_10/Progetto_10/Progetto_10.srcs/sources_1/new/ROM_8x8.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'ROM_8x8' (0#1) [D:/ASDI/Rifai_es/tesina/Progetto_10/Progetto_10/Progetto_10.srcs/sources_1/new/ROM_8x8.vhd:41]
INFO: [Synth 8-3491] module 'control_unit_a' declared at 'D:/ASDI/Rifai_es/tesina/Progetto_10/Progetto_10/Progetto_10.srcs/sources_1/new/control_unit_a.vhd:34' bound to instance 'cu_a' of component 'control_unit_a' [D:/ASDI/Rifai_es/tesina/Progetto_10/Progetto_10/Progetto_10.srcs/sources_1/new/system_a.vhd:118]
INFO: [Synth 8-638] synthesizing module 'control_unit_a' [D:/ASDI/Rifai_es/tesina/Progetto_10/Progetto_10/Progetto_10.srcs/sources_1/new/control_unit_a.vhd:44]
WARNING: [Synth 8-614] signal 'current_state' is read in the process but is not in the sensitivity list [D:/ASDI/Rifai_es/tesina/Progetto_10/Progetto_10/Progetto_10.srcs/sources_1/new/control_unit_a.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'control_unit_a' (0#1) [D:/ASDI/Rifai_es/tesina/Progetto_10/Progetto_10/Progetto_10.srcs/sources_1/new/control_unit_a.vhd:44]
	Parameter size bound to: 3 - type: integer 
	Parameter module bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'gen_counter' declared at 'D:/ASDI/Rifai_es/tesina/Progetto_10/Progetto_10/Progetto_10.srcs/sources_1/imports/sources_1/imports/new/gen_counter.vhd:27' bound to instance 'cnt_a' of component 'gen_counter' [D:/ASDI/Rifai_es/tesina/Progetto_10/Progetto_10/Progetto_10.srcs/sources_1/new/system_a.vhd:128]
INFO: [Synth 8-638] synthesizing module 'gen_counter' [D:/ASDI/Rifai_es/tesina/Progetto_10/Progetto_10/Progetto_10.srcs/sources_1/imports/sources_1/imports/new/gen_counter.vhd:40]
	Parameter size bound to: 3 - type: integer 
	Parameter module bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'gen_counter' (0#1) [D:/ASDI/Rifai_es/tesina/Progetto_10/Progetto_10/Progetto_10.srcs/sources_1/imports/sources_1/imports/new/gen_counter.vhd:40]
	Parameter clock_frequency_in bound to: 100000000 - type: integer 
	Parameter clock_frequency_out bound to: 50000000 - type: integer 
INFO: [Synth 8-3491] module 'clock_divider' declared at 'D:/ASDI/Rifai_es/tesina/Progetto_10/Progetto_10/Progetto_10.srcs/sources_1/imports/new/clock_divider.vhd:24' bound to instance 'div' of component 'clock_divider' [D:/ASDI/Rifai_es/tesina/Progetto_10/Progetto_10/Progetto_10.srcs/sources_1/new/system_a.vhd:140]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [D:/ASDI/Rifai_es/tesina/Progetto_10/Progetto_10/Progetto_10.srcs/sources_1/imports/new/clock_divider.vhd:33]
	Parameter clock_frequency_in bound to: 100000000 - type: integer 
	Parameter clock_frequency_out bound to: 50000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (0#1) [D:/ASDI/Rifai_es/tesina/Progetto_10/Progetto_10/Progetto_10.srcs/sources_1/imports/new/clock_divider.vhd:33]
INFO: [Synth 8-3491] module 'Rs232RefComp' declared at 'D:/ASDI/Rifai_es/tesina/Progetto_10/Progetto_10/Progetto_10.srcs/sources_1/imports/Interfaccia DiligentRS232Ref/RS232RefComp.vhd:23' bound to instance 'uart' of component 'Rs232RefComp' [D:/ASDI/Rifai_es/tesina/Progetto_10/Progetto_10/Progetto_10.srcs/sources_1/new/system_a.vhd:149]
INFO: [Synth 8-638] synthesizing module 'Rs232RefComp' [D:/ASDI/Rifai_es/tesina/Progetto_10/Progetto_10/Progetto_10.srcs/sources_1/imports/Interfaccia DiligentRS232Ref/RS232RefComp.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Rs232RefComp' (0#1) [D:/ASDI/Rifai_es/tesina/Progetto_10/Progetto_10/Progetto_10.srcs/sources_1/imports/Interfaccia DiligentRS232Ref/RS232RefComp.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'system_a' (0#1) [D:/ASDI/Rifai_es/tesina/Progetto_10/Progetto_10/Progetto_10.srcs/sources_1/new/system_a.vhd:42]
INFO: [Synth 8-3491] module 'system_b' declared at 'D:/ASDI/Rifai_es/tesina/Progetto_10/Progetto_10/Progetto_10.srcs/sources_1/new/system_b.vhd:34' bound to instance 'sysB' of component 'system_b' [D:/ASDI/Rifai_es/tesina/Progetto_10/Progetto_10/Progetto_10.srcs/sources_1/new/system.vhd:74]
INFO: [Synth 8-638] synthesizing module 'system_b' [D:/ASDI/Rifai_es/tesina/Progetto_10/Progetto_10/Progetto_10.srcs/sources_1/new/system_b.vhd:43]
INFO: [Synth 8-3491] module 'control_unit_b' declared at 'D:/ASDI/Rifai_es/tesina/Progetto_10/Progetto_10/Progetto_10.srcs/sources_1/new/control_unit_b.vhd:34' bound to instance 'cu_b' of component 'control_unit_b' [D:/ASDI/Rifai_es/tesina/Progetto_10/Progetto_10/Progetto_10.srcs/sources_1/new/system_b.vhd:125]
INFO: [Synth 8-638] synthesizing module 'control_unit_b' [D:/ASDI/Rifai_es/tesina/Progetto_10/Progetto_10/Progetto_10.srcs/sources_1/new/control_unit_b.vhd:47]
WARNING: [Synth 8-614] signal 'next_state' is read in the process but is not in the sensitivity list [D:/ASDI/Rifai_es/tesina/Progetto_10/Progetto_10/Progetto_10.srcs/sources_1/new/control_unit_b.vhd:92]
INFO: [Synth 8-256] done synthesizing module 'control_unit_b' (0#1) [D:/ASDI/Rifai_es/tesina/Progetto_10/Progetto_10/Progetto_10.srcs/sources_1/new/control_unit_b.vhd:47]
	Parameter size bound to: 3 - type: integer 
	Parameter module bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'gen_counter' declared at 'D:/ASDI/Rifai_es/tesina/Progetto_10/Progetto_10/Progetto_10.srcs/sources_1/imports/sources_1/imports/new/gen_counter.vhd:27' bound to instance 'cnt_b' of component 'gen_counter' [D:/ASDI/Rifai_es/tesina/Progetto_10/Progetto_10/Progetto_10.srcs/sources_1/new/system_b.vhd:138]
	Parameter clock_frequency_in bound to: 100000000 - type: integer 
	Parameter clock_frequency_out bound to: 50000000 - type: integer 
INFO: [Synth 8-3491] module 'clock_divider' declared at 'D:/ASDI/Rifai_es/tesina/Progetto_10/Progetto_10/Progetto_10.srcs/sources_1/imports/new/clock_divider.vhd:24' bound to instance 'div' of component 'clock_divider' [D:/ASDI/Rifai_es/tesina/Progetto_10/Progetto_10/Progetto_10.srcs/sources_1/new/system_b.vhd:150]
	Parameter Mem_size bound to: 8 - type: integer 
	Parameter Addr_size bound to: 3 - type: integer 
	Parameter Data_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MEM' declared at 'D:/ASDI/Rifai_es/tesina/Progetto_10/Progetto_10/Progetto_10.srcs/sources_1/imports/sources_1/new/MEM.vhd:34' bound to instance 'memory' of component 'MEM' [D:/ASDI/Rifai_es/tesina/Progetto_10/Progetto_10/Progetto_10.srcs/sources_1/new/system_b.vhd:159]
INFO: [Synth 8-638] synthesizing module 'MEM' [D:/ASDI/Rifai_es/tesina/Progetto_10/Progetto_10/Progetto_10.srcs/sources_1/imports/sources_1/new/MEM.vhd:47]
	Parameter Mem_size bound to: 8 - type: integer 
	Parameter Addr_size bound to: 3 - type: integer 
	Parameter Data_size bound to: 8 - type: integer 
WARNING: [Synth 8-614] signal 'addr' is read in the process but is not in the sensitivity list [D:/ASDI/Rifai_es/tesina/Progetto_10/Progetto_10/Progetto_10.srcs/sources_1/imports/sources_1/new/MEM.vhd:58]
WARNING: [Synth 8-614] signal 'data_in' is read in the process but is not in the sensitivity list [D:/ASDI/Rifai_es/tesina/Progetto_10/Progetto_10/Progetto_10.srcs/sources_1/imports/sources_1/new/MEM.vhd:58]
WARNING: [Synth 8-614] signal 'data' is read in the process but is not in the sensitivity list [D:/ASDI/Rifai_es/tesina/Progetto_10/Progetto_10/Progetto_10.srcs/sources_1/imports/sources_1/new/MEM.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'MEM' (0#1) [D:/ASDI/Rifai_es/tesina/Progetto_10/Progetto_10/Progetto_10.srcs/sources_1/imports/sources_1/new/MEM.vhd:47]
INFO: [Synth 8-3491] module 'Rs232RefComp' declared at 'D:/ASDI/Rifai_es/tesina/Progetto_10/Progetto_10/Progetto_10.srcs/sources_1/imports/Interfaccia DiligentRS232Ref/RS232RefComp.vhd:23' bound to instance 'UART' of component 'Rs232RefComp' [D:/ASDI/Rifai_es/tesina/Progetto_10/Progetto_10/Progetto_10.srcs/sources_1/new/system_b.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'system_b' (0#1) [D:/ASDI/Rifai_es/tesina/Progetto_10/Progetto_10/Progetto_10.srcs/sources_1/new/system_b.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'system' (0#1) [D:/ASDI/Rifai_es/tesina/Progetto_10/Progetto_10/Progetto_10.srcs/sources_1/new/system.vhd:41]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1067.352 ; gain = 553.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1067.352 ; gain = 553.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xa7a15tcsg325-1Q
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1067.352 ; gain = 553.832
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xa7a15tcsg325-1Q
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'control_unit_a'
INFO: [Synth 8-802] inferred FSM for state register 'strCur_reg' in module 'Rs232RefComp'
INFO: [Synth 8-802] inferred FSM for state register 'sttCur_reg' in module 'Rs232RefComp'
INFO: [Synth 8-802] inferred FSM for state register 'stbeCur_reg' in module 'Rs232RefComp'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'control_unit_b'
WARNING: [Synth 8-327] inferring latch for variable 'data_reg' [D:/ASDI/Rifai_es/tesina/Progetto_10/Progetto_10/Progetto_10.srcs/sources_1/new/ROM_8x8.vhd:62]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00001 |                              000
            wait_request |                            00010 |                              001
                 sending |                            00100 |                              010
            wait_confirm |                            01000 |                              011
              cnt_update |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'control_unit_a'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 sttidle |                              001 |                               00
             stttransfer |                              010 |                               01
                sttshift |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sttCur_reg' using encoding 'one-hot' in module 'Rs232RefComp'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 stridle |                               00 |                               00
           streightdelay |                               01 |                               01
              strgetdata |                               10 |                               10
            strcheckstop |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'strCur_reg' using encoding 'sequential' in module 'Rs232RefComp'
WARNING: [Synth 8-327] inferring latch for variable 'TBE_reg' [D:/ASDI/Rifai_es/tesina/Progetto_10/Progetto_10/Progetto_10.srcs/sources_1/imports/Interfaccia DiligentRS232Ref/RS232RefComp.vhd:488]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                stbeidle |                               00 |                               00
              stbesettbe |                               01 |                               01
            stbewaitload |                               10 |                               10
           stbewaitwrite |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stbeCur_reg' using encoding 'sequential' in module 'Rs232RefComp'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                  verify |                               01 |                               01
            error_report |                               10 |                               10
             wait_ending |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'control_unit_b'
WARNING: [Synth 8-327] inferring latch for variable 'tmp_reg' [D:/ASDI/Rifai_es/tesina/Progetto_10/Progetto_10/Progetto_10.srcs/sources_1/imports/sources_1/new/MEM.vhd:56]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[7]' [D:/ASDI/Rifai_es/tesina/Progetto_10/Progetto_10/Progetto_10.srcs/sources_1/imports/sources_1/new/MEM.vhd:62]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[6]' [D:/ASDI/Rifai_es/tesina/Progetto_10/Progetto_10/Progetto_10.srcs/sources_1/imports/sources_1/new/MEM.vhd:62]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[5]' [D:/ASDI/Rifai_es/tesina/Progetto_10/Progetto_10/Progetto_10.srcs/sources_1/imports/sources_1/new/MEM.vhd:62]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[4]' [D:/ASDI/Rifai_es/tesina/Progetto_10/Progetto_10/Progetto_10.srcs/sources_1/imports/sources_1/new/MEM.vhd:62]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[3]' [D:/ASDI/Rifai_es/tesina/Progetto_10/Progetto_10/Progetto_10.srcs/sources_1/imports/sources_1/new/MEM.vhd:62]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[2]' [D:/ASDI/Rifai_es/tesina/Progetto_10/Progetto_10/Progetto_10.srcs/sources_1/imports/sources_1/new/MEM.vhd:62]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1]' [D:/ASDI/Rifai_es/tesina/Progetto_10/Progetto_10/Progetto_10.srcs/sources_1/imports/sources_1/new/MEM.vhd:62]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[0]' [D:/ASDI/Rifai_es/tesina/Progetto_10/Progetto_10/Progetto_10.srcs/sources_1/imports/sources_1/new/MEM.vhd:62]
WARNING: [Synth 8-327] inferring latch for variable 'error_reg' [D:/ASDI/Rifai_es/tesina/Progetto_10/Progetto_10/Progetto_10.srcs/sources_1/new/system_b.vhd:122]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1067.352 ; gain = 553.832
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    9 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 8     
	   2 Input    3 Bit       Adders := 2     
+---XORs : 
	   8 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input   11 Bit        Muxes := 2     
	   8 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 4     
	   2 Input    3 Bit        Muxes := 10    
	   3 Input    3 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 6     
	   2 Input    2 Bit        Muxes := 19    
	   5 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 16    
	   4 Input    1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 45 (col length:60)
BRAMs: 50 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (sysA/mem_rom/data_reg[7]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysA/mem_rom/data_reg[6]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysA/mem_rom/data_reg[5]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysA/mem_rom/data_reg[4]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysA/mem_rom/data_reg[3]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysA/mem_rom/data_reg[2]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysA/mem_rom/data_reg[1]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysA/mem_rom/data_reg[0]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysA/cu_a/FSM_onehot_current_state_reg[4]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysA/cu_a/FSM_onehot_current_state_reg[3]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysA/cu_a/FSM_onehot_current_state_reg[2]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysA/cu_a/FSM_onehot_current_state_reg[1]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysA/cu_a/FSM_onehot_current_state_reg[0]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysA/uart/FSM_onehot_sttCur_reg[2]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysA/uart/FSM_onehot_sttCur_reg[1]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysA/uart/FSM_onehot_sttCur_reg[0]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysA/uart/FSM_sequential_strCur_reg[1]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysA/uart/FSM_sequential_strCur_reg[0]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysA/uart/TBE_reg) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysA/uart/FSM_sequential_stbeCur_reg[1]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysA/uart/FSM_sequential_stbeCur_reg[0]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysB/cu_b/FSM_sequential_current_state_reg[1]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysB/cu_b/FSM_sequential_current_state_reg[0]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysB/memory/tmp_reg[7]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysB/memory/tmp_reg[6]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysB/memory/tmp_reg[5]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysB/memory/tmp_reg[4]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysB/memory/tmp_reg[3]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysB/memory/tmp_reg[2]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysB/memory/tmp_reg[1]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysB/memory/tmp_reg[0]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysB/memory/data_reg[7][7]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysB/memory/data_reg[7][6]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysB/memory/data_reg[7][5]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysB/memory/data_reg[7][4]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysB/memory/data_reg[7][3]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysB/memory/data_reg[7][2]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysB/memory/data_reg[7][1]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysB/memory/data_reg[7][0]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysB/memory/data_reg[6][7]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysB/memory/data_reg[6][6]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysB/memory/data_reg[6][5]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysB/memory/data_reg[6][4]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysB/memory/data_reg[6][3]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysB/memory/data_reg[6][2]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysB/memory/data_reg[6][1]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysB/memory/data_reg[6][0]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysB/memory/data_reg[5][7]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysB/memory/data_reg[5][6]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysB/memory/data_reg[5][5]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysB/memory/data_reg[5][4]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysB/memory/data_reg[5][3]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysB/memory/data_reg[5][2]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysB/memory/data_reg[5][1]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysB/memory/data_reg[5][0]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysB/memory/data_reg[4][7]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysB/memory/data_reg[4][6]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysB/memory/data_reg[4][5]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysB/memory/data_reg[4][4]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysB/memory/data_reg[4][3]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysB/memory/data_reg[4][2]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysB/memory/data_reg[4][1]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysB/memory/data_reg[4][0]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysB/memory/data_reg[3][7]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysB/memory/data_reg[3][6]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysB/memory/data_reg[3][5]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysB/memory/data_reg[3][4]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysB/memory/data_reg[3][3]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysB/memory/data_reg[3][2]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysB/memory/data_reg[3][1]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysB/memory/data_reg[3][0]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysB/memory/data_reg[2][7]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysB/memory/data_reg[2][6]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysB/memory/data_reg[2][5]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysB/memory/data_reg[2][4]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysB/memory/data_reg[2][3]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysB/memory/data_reg[2][2]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysB/memory/data_reg[2][1]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysB/memory/data_reg[2][0]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysB/memory/data_reg[1][7]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysB/memory/data_reg[1][6]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysB/memory/data_reg[1][5]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysB/memory/data_reg[1][4]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysB/memory/data_reg[1][3]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysB/memory/data_reg[1][2]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysB/memory/data_reg[1][1]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysB/memory/data_reg[1][0]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysB/memory/data_reg[0][7]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysB/memory/data_reg[0][6]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysB/memory/data_reg[0][5]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysB/memory/data_reg[0][4]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysB/memory/data_reg[0][3]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysB/memory/data_reg[0][2]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysB/memory/data_reg[0][1]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysB/memory/data_reg[0][0]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysB/UART/FSM_onehot_sttCur_reg[2]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysB/UART/FSM_onehot_sttCur_reg[1]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysB/UART/FSM_onehot_sttCur_reg[0]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysB/UART/FSM_sequential_strCur_reg[1]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (sysB/UART/FSM_sequential_strCur_reg[0]) is unused and will be removed from module system.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:32 . Memory (MB): peak = 1238.117 ; gain = 724.598
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:32 . Memory (MB): peak = 1238.117 ; gain = 724.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:32 . Memory (MB): peak = 1238.117 ; gain = 724.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:39 . Memory (MB): peak = 1238.117 ; gain = 724.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:39 . Memory (MB): peak = 1238.117 ; gain = 724.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:39 . Memory (MB): peak = 1238.117 ; gain = 724.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:39 . Memory (MB): peak = 1238.117 ; gain = 724.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:39 . Memory (MB): peak = 1238.117 ; gain = 724.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:39 . Memory (MB): peak = 1238.117 ; gain = 724.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:39 . Memory (MB): peak = 1238.117 ; gain = 724.598
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 122 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:39 . Memory (MB): peak = 1238.117 ; gain = 724.598
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:39 . Memory (MB): peak = 1238.117 ; gain = 724.598
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1238.117 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1343.656 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: d2b63f77
INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 118 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:57 . Memory (MB): peak = 1343.656 ; gain = 833.094
INFO: [Common 17-1381] The checkpoint 'D:/ASDI/Rifai_es/tesina/Progetto_10/Progetto_10/Progetto_10.runs/synth_1/system.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_utilization_synth.rpt -pb system_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 10 10:48:02 2025...
