// Seed: 228844905
module module_0 (
    output supply0 id_0,
    output wor id_1,
    input wire id_2,
    output supply1 id_3
);
  wire id_5;
endmodule
module module_1 (
    input logic id_0,
    output wor id_1,
    input supply1 id_2,
    input wand id_3,
    output wor id_4,
    input wor id_5,
    output uwire id_6
);
  initial assign id_6 = id_0;
  wire id_8;
  module_0 modCall_1 (
      id_1,
      id_6,
      id_5,
      id_1
  );
  assign modCall_1.id_0 = 0;
  assign id_6 = id_2;
  wire id_9;
  wire id_10;
  nand primCall (id_1, id_5, id_2, id_3, id_8);
endmodule
module module_2 (
    output uwire id_0,
    input uwire id_1,
    input tri id_2,
    input wire id_3,
    output uwire id_4
    , id_10,
    input uwire id_5,
    input uwire id_6,
    input supply0 id_7,
    output wire id_8
);
  assign id_8 = 1;
  wire id_11;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_1,
      id_8
  );
  assign modCall_1.id_0 = 0;
endmodule
