<dec f='llvm/llvm/lib/Target/Hexagon/HexagonISelDAGToDAG.h' l='83' type='llvm::SDNode * llvm::HexagonDAGToDAGISel::StoreInstrForLoadIntrinsic(llvm::MachineSDNode * LoadN, llvm::SDNode * IntN)'/>
<def f='llvm/llvm/lib/Target/Hexagon/HexagonISelDAGToDAG.cpp' l='216' ll='249' type='llvm::SDNode * llvm::HexagonDAGToDAGISel::StoreInstrForLoadIntrinsic(llvm::MachineSDNode * LoadN, llvm::SDNode * IntN)'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelDAGToDAG.cpp' l='304' u='c' c='_ZN4llvm19HexagonDAGToDAGISel22tryLoadOfLoadIntrinsicEPNS_10LoadSDNodeE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelDAGToDAG.cpp' l='627' u='c' c='_ZN4llvm19HexagonDAGToDAGISel21SelectIntrinsicWChainEPNS_6SDNodeE'/>
<doc f='llvm/llvm/lib/Target/Hexagon/HexagonISelDAGToDAG.h' l='80'>// Given the circ/brev load intrinsic and the already generated machine
  // instruction, generate the appropriate store (that is a part of the
  // intrinsic&apos;s functionality).</doc>
