<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : Dedicated IO 3 Configuration Register - configuration_dedicated_io_3</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : Dedicated IO 3 Configuration Register - configuration_dedicated_io_3</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___g_r_p.html">Component : ALT_PINMUX_DCTD_IO_GRP</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>This register is used to control the electrical behavior and direction of Dedicated IO 3</p>
<p>Only reset by a cold reset (ignores warm reset).</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[4:0] </td><td align="left">RW </td><td align="left">0x8 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_PD_DRV_STRG">Pull down drive strength</a> </td></tr>
<tr>
<td align="left">[5] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_PD_SLW_RT">NMOS slew rate</a> </td></tr>
<tr>
<td align="left">[7:6] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_3_RSVD_7TO6</a> </td></tr>
<tr>
<td align="left">[12:8] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_PU_DRV_STRG">Pull up drive strength</a> </td></tr>
<tr>
<td align="left">[13] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_PU_SLW_RT">PMOS slew rate</a> </td></tr>
<tr>
<td align="left">[15:14] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_3_RSVD_15TO14</a> </td></tr>
<tr>
<td align="left">[16] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_WK_PU_EN">Weak pull up signal</a> </td></tr>
<tr>
<td align="left">[18:17] </td><td align="left">RW </td><td align="left">0x2 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_INPUT_BUF_EN">LVTTL input buffer enable signal</a> </td></tr>
<tr>
<td align="left">[21:19] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_RTRIM">Bias trim bits</a> </td></tr>
<tr>
<td align="left">[31:22] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_3_RSVD_31TO22</a> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Pull down drive strength - PD_DRV_STRG </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpeff65bafd1cf125d16d0754b8fcd023e"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_3_PD_DRV_STRG"></a></p>
<p>Configuration bits for NMOS pull down drive strength.</p>
<p>Pending Characterization</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga54dbb6c9d98762a268b1380a2efc874f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ga54dbb6c9d98762a268b1380a2efc874f">ALT_PINMUX_DCTD_IO_CFG_3_PD_DRV_STRG_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga54dbb6c9d98762a268b1380a2efc874f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ba69d589d6d243b76571a730912f3c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ga2ba69d589d6d243b76571a730912f3c2">ALT_PINMUX_DCTD_IO_CFG_3_PD_DRV_STRG_MSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga2ba69d589d6d243b76571a730912f3c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa41fc912c89d7b87aad524fc502db3c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#gaa41fc912c89d7b87aad524fc502db3c9">ALT_PINMUX_DCTD_IO_CFG_3_PD_DRV_STRG_WIDTH</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gaa41fc912c89d7b87aad524fc502db3c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ddca2e2a2c016b17785c263409a73fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ga2ddca2e2a2c016b17785c263409a73fb">ALT_PINMUX_DCTD_IO_CFG_3_PD_DRV_STRG_SET_MSK</a>&#160;&#160;&#160;0x0000001f</td></tr>
<tr class="separator:ga2ddca2e2a2c016b17785c263409a73fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga207322c8822110e40b82f51abb02ba53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ga207322c8822110e40b82f51abb02ba53">ALT_PINMUX_DCTD_IO_CFG_3_PD_DRV_STRG_CLR_MSK</a>&#160;&#160;&#160;0xffffffe0</td></tr>
<tr class="separator:ga207322c8822110e40b82f51abb02ba53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae207ef0114b092e8c11d701885375099"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#gae207ef0114b092e8c11d701885375099">ALT_PINMUX_DCTD_IO_CFG_3_PD_DRV_STRG_RESET</a>&#160;&#160;&#160;0x8</td></tr>
<tr class="separator:gae207ef0114b092e8c11d701885375099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa039e77e54b73e536aeedc72d0d7d6f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#gaa039e77e54b73e536aeedc72d0d7d6f4">ALT_PINMUX_DCTD_IO_CFG_3_PD_DRV_STRG_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000001f) &gt;&gt; 0)</td></tr>
<tr class="separator:gaa039e77e54b73e536aeedc72d0d7d6f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d86ab37fd88a3221b74fbe78c676801"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ga5d86ab37fd88a3221b74fbe78c676801">ALT_PINMUX_DCTD_IO_CFG_3_PD_DRV_STRG_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000001f)</td></tr>
<tr class="separator:ga5d86ab37fd88a3221b74fbe78c676801"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : NMOS slew rate - PD_SLW_RT </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp485eaa85fba8bc060c058fc902d9d0ec"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_3_PD_SLW_RT"></a></p>
<p>Configuration bit for output pull down slew rate control</p>
<p>0 : slow N slew</p>
<p>1 : fast N slew</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga5cc4f17fca15f8f57a4d540e14d64430"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ga5cc4f17fca15f8f57a4d540e14d64430">ALT_PINMUX_DCTD_IO_CFG_3_PD_SLW_RT_LSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga5cc4f17fca15f8f57a4d540e14d64430"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaace5d8fe5befdf71953da5a51636a31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#gaaace5d8fe5befdf71953da5a51636a31">ALT_PINMUX_DCTD_IO_CFG_3_PD_SLW_RT_MSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gaaace5d8fe5befdf71953da5a51636a31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7591b8609dbc49b91bd8abfa9e7ecb11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ga7591b8609dbc49b91bd8abfa9e7ecb11">ALT_PINMUX_DCTD_IO_CFG_3_PD_SLW_RT_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga7591b8609dbc49b91bd8abfa9e7ecb11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace31c78a61963d4fbc0a3c267952ea0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#gace31c78a61963d4fbc0a3c267952ea0d">ALT_PINMUX_DCTD_IO_CFG_3_PD_SLW_RT_SET_MSK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="separator:gace31c78a61963d4fbc0a3c267952ea0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b9b8e87bffb74e59b37a08814856094"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ga5b9b8e87bffb74e59b37a08814856094">ALT_PINMUX_DCTD_IO_CFG_3_PD_SLW_RT_CLR_MSK</a>&#160;&#160;&#160;0xffffffdf</td></tr>
<tr class="separator:ga5b9b8e87bffb74e59b37a08814856094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff25621237099dfccbe77fa126891385"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#gaff25621237099dfccbe77fa126891385">ALT_PINMUX_DCTD_IO_CFG_3_PD_SLW_RT_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaff25621237099dfccbe77fa126891385"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a74b38c171a1c311d331e9860f21c21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ga6a74b38c171a1c311d331e9860f21c21">ALT_PINMUX_DCTD_IO_CFG_3_PD_SLW_RT_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000020) &gt;&gt; 5)</td></tr>
<tr class="separator:ga6a74b38c171a1c311d331e9860f21c21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f26a684b534d409504606ee7d1e8b6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ga8f26a684b534d409504606ee7d1e8b6a">ALT_PINMUX_DCTD_IO_CFG_3_PD_SLW_RT_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x00000020)</td></tr>
<tr class="separator:ga8f26a684b534d409504606ee7d1e8b6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Reserved_7to6 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp4dbe656625c0abb3df54181d5d8016d8"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_3_RSVD_7TO6"></a></p>
<p>Reserved</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga4b2a3e3bfab8420bd46067308d132115"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ga4b2a3e3bfab8420bd46067308d132115">ALT_PINMUX_DCTD_IO_CFG_3_RSVD_7TO6_LSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga4b2a3e3bfab8420bd46067308d132115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaac0f03c7f6cdcf4df4477f867ab7dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#gaaaac0f03c7f6cdcf4df4477f867ab7dc">ALT_PINMUX_DCTD_IO_CFG_3_RSVD_7TO6_MSB</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gaaaac0f03c7f6cdcf4df4477f867ab7dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga051c3f02de1cc4c59a47ad41c4fec47e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ga051c3f02de1cc4c59a47ad41c4fec47e">ALT_PINMUX_DCTD_IO_CFG_3_RSVD_7TO6_WIDTH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga051c3f02de1cc4c59a47ad41c4fec47e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8595a2052ab0eeb454a02d0698e7ab1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ga8595a2052ab0eeb454a02d0698e7ab1d">ALT_PINMUX_DCTD_IO_CFG_3_RSVD_7TO6_SET_MSK</a>&#160;&#160;&#160;0x000000c0</td></tr>
<tr class="separator:ga8595a2052ab0eeb454a02d0698e7ab1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3345519e53b647218cbe3f5067c5592f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ga3345519e53b647218cbe3f5067c5592f">ALT_PINMUX_DCTD_IO_CFG_3_RSVD_7TO6_CLR_MSK</a>&#160;&#160;&#160;0xffffff3f</td></tr>
<tr class="separator:ga3345519e53b647218cbe3f5067c5592f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fdf98603c46a6dd59591417e971a41c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ga2fdf98603c46a6dd59591417e971a41c">ALT_PINMUX_DCTD_IO_CFG_3_RSVD_7TO6_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga2fdf98603c46a6dd59591417e971a41c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae99a664a93e795a7ad9261d055f7cdad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#gae99a664a93e795a7ad9261d055f7cdad">ALT_PINMUX_DCTD_IO_CFG_3_RSVD_7TO6_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x000000c0) &gt;&gt; 6)</td></tr>
<tr class="separator:gae99a664a93e795a7ad9261d055f7cdad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf3601474f7dd26c27731eb65f6d8656"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#gaaf3601474f7dd26c27731eb65f6d8656">ALT_PINMUX_DCTD_IO_CFG_3_RSVD_7TO6_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x000000c0)</td></tr>
<tr class="separator:gaaf3601474f7dd26c27731eb65f6d8656"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Pull up drive strength - PU_DRV_STRG </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpe96eb2b5134df28011a54ee8e85c26b7"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_3_PU_DRV_STRG"></a></p>
<p>Configuration bits for PMOS pull up drive strength</p>
<p>Pending Characterization</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga7806f56aac286a6c6c2f6c17427113c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ga7806f56aac286a6c6c2f6c17427113c8">ALT_PINMUX_DCTD_IO_CFG_3_PU_DRV_STRG_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga7806f56aac286a6c6c2f6c17427113c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4cfb955478330e3cb681fd9be5e4180"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#gad4cfb955478330e3cb681fd9be5e4180">ALT_PINMUX_DCTD_IO_CFG_3_PU_DRV_STRG_MSB</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:gad4cfb955478330e3cb681fd9be5e4180"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f36e09f60b111f6aeba1fd56cd658a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ga1f36e09f60b111f6aeba1fd56cd658a3">ALT_PINMUX_DCTD_IO_CFG_3_PU_DRV_STRG_WIDTH</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga1f36e09f60b111f6aeba1fd56cd658a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07132e8fed72b76321ab1a0b63306fc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ga07132e8fed72b76321ab1a0b63306fc9">ALT_PINMUX_DCTD_IO_CFG_3_PU_DRV_STRG_SET_MSK</a>&#160;&#160;&#160;0x00001f00</td></tr>
<tr class="separator:ga07132e8fed72b76321ab1a0b63306fc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bfec7b0dd75b2e411b3d979b26090d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ga4bfec7b0dd75b2e411b3d979b26090d7">ALT_PINMUX_DCTD_IO_CFG_3_PU_DRV_STRG_CLR_MSK</a>&#160;&#160;&#160;0xffffe0ff</td></tr>
<tr class="separator:ga4bfec7b0dd75b2e411b3d979b26090d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bf0ec99dcfe9ccfd0babb121bb4fa31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ga5bf0ec99dcfe9ccfd0babb121bb4fa31">ALT_PINMUX_DCTD_IO_CFG_3_PU_DRV_STRG_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga5bf0ec99dcfe9ccfd0babb121bb4fa31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae15795473f1849a16009c18b37a2a6cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#gae15795473f1849a16009c18b37a2a6cd">ALT_PINMUX_DCTD_IO_CFG_3_PU_DRV_STRG_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00001f00) &gt;&gt; 8)</td></tr>
<tr class="separator:gae15795473f1849a16009c18b37a2a6cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5f7abeb2e8be0b59b873920e2ba9675"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#gae5f7abeb2e8be0b59b873920e2ba9675">ALT_PINMUX_DCTD_IO_CFG_3_PU_DRV_STRG_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00001f00)</td></tr>
<tr class="separator:gae5f7abeb2e8be0b59b873920e2ba9675"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : PMOS slew rate - PU_SLW_RT </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp9966d14ca09a89e6dcc5a91f2d901e4c"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_3_PU_SLW_RT"></a></p>
<p>Configuration bit for output pull up slew rate control</p>
<p>0 : slow P slew</p>
<p>1 : fast P slew</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga73d7178a45043a0ded102d02b029b0cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ga73d7178a45043a0ded102d02b029b0cb">ALT_PINMUX_DCTD_IO_CFG_3_PU_SLW_RT_LSB</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:ga73d7178a45043a0ded102d02b029b0cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefcf69b3d895fdeeb576d067570d577a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#gaefcf69b3d895fdeeb576d067570d577a">ALT_PINMUX_DCTD_IO_CFG_3_PU_SLW_RT_MSB</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:gaefcf69b3d895fdeeb576d067570d577a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga240d4a32ce48db3995c64c3d63badce0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ga240d4a32ce48db3995c64c3d63badce0">ALT_PINMUX_DCTD_IO_CFG_3_PU_SLW_RT_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga240d4a32ce48db3995c64c3d63badce0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc7145206607b9ba696639cee56af16b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#gacc7145206607b9ba696639cee56af16b">ALT_PINMUX_DCTD_IO_CFG_3_PU_SLW_RT_SET_MSK</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr class="separator:gacc7145206607b9ba696639cee56af16b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b2da056b0da805d40e8fd2dd978e3e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ga5b2da056b0da805d40e8fd2dd978e3e3">ALT_PINMUX_DCTD_IO_CFG_3_PU_SLW_RT_CLR_MSK</a>&#160;&#160;&#160;0xffffdfff</td></tr>
<tr class="separator:ga5b2da056b0da805d40e8fd2dd978e3e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3caece27384f63dd334763c4b0b996bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ga3caece27384f63dd334763c4b0b996bb">ALT_PINMUX_DCTD_IO_CFG_3_PU_SLW_RT_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga3caece27384f63dd334763c4b0b996bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d81ba8458d7d93d71b2f7d4143ba356"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ga3d81ba8458d7d93d71b2f7d4143ba356">ALT_PINMUX_DCTD_IO_CFG_3_PU_SLW_RT_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00002000) &gt;&gt; 13)</td></tr>
<tr class="separator:ga3d81ba8458d7d93d71b2f7d4143ba356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac193573e176dafa059207e5fa6290bd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#gac193573e176dafa059207e5fa6290bd9">ALT_PINMUX_DCTD_IO_CFG_3_PU_SLW_RT_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 13) &amp; 0x00002000)</td></tr>
<tr class="separator:gac193573e176dafa059207e5fa6290bd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Reserved_15to14 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp566dcdd77defdbfbf17f1b3e518a05e4"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_3_RSVD_15TO14"></a></p>
<p>Reserved</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga0ef06edd54ecda5a3805c1bf147dac32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ga0ef06edd54ecda5a3805c1bf147dac32">ALT_PINMUX_DCTD_IO_CFG_3_RSVD_15TO14_LSB</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga0ef06edd54ecda5a3805c1bf147dac32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeff625c3855b4964eeb4395692129a24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#gaeff625c3855b4964eeb4395692129a24">ALT_PINMUX_DCTD_IO_CFG_3_RSVD_15TO14_MSB</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:gaeff625c3855b4964eeb4395692129a24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4786f3976175e14d66def508b75fc9c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ga4786f3976175e14d66def508b75fc9c3">ALT_PINMUX_DCTD_IO_CFG_3_RSVD_15TO14_WIDTH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga4786f3976175e14d66def508b75fc9c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddb71b635b104c38b592ef781bfe0bc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#gaddb71b635b104c38b592ef781bfe0bc9">ALT_PINMUX_DCTD_IO_CFG_3_RSVD_15TO14_SET_MSK</a>&#160;&#160;&#160;0x0000c000</td></tr>
<tr class="separator:gaddb71b635b104c38b592ef781bfe0bc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebd6268003ab7785099e7e34da542201"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#gaebd6268003ab7785099e7e34da542201">ALT_PINMUX_DCTD_IO_CFG_3_RSVD_15TO14_CLR_MSK</a>&#160;&#160;&#160;0xffff3fff</td></tr>
<tr class="separator:gaebd6268003ab7785099e7e34da542201"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0ebf271c08c7efbae03782553e2c648"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#gaf0ebf271c08c7efbae03782553e2c648">ALT_PINMUX_DCTD_IO_CFG_3_RSVD_15TO14_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaf0ebf271c08c7efbae03782553e2c648"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88385fcb97e1db5860ca2ffd1f7ac66d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ga88385fcb97e1db5860ca2ffd1f7ac66d">ALT_PINMUX_DCTD_IO_CFG_3_RSVD_15TO14_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000c000) &gt;&gt; 14)</td></tr>
<tr class="separator:ga88385fcb97e1db5860ca2ffd1f7ac66d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab32e006938f710acc8a56d0cd6a5aa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#gaab32e006938f710acc8a56d0cd6a5aa7">ALT_PINMUX_DCTD_IO_CFG_3_RSVD_15TO14_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 14) &amp; 0x0000c000)</td></tr>
<tr class="separator:gaab32e006938f710acc8a56d0cd6a5aa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Weak pull up signal - WK_PU_EN </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp002b763d3444f6dff7763a0332223914"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_3_WK_PU_EN"></a></p>
<p>Configuration bit for weak pull up enable</p>
<p>0 : weak pull up disable</p>
<p>1 : weak pull up enable</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga23b340caae798dfabd16dea582be056d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ga23b340caae798dfabd16dea582be056d">ALT_PINMUX_DCTD_IO_CFG_3_WK_PU_EN_LSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga23b340caae798dfabd16dea582be056d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab85dc3c2107c118ce70e419b70d257f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#gab85dc3c2107c118ce70e419b70d257f0">ALT_PINMUX_DCTD_IO_CFG_3_WK_PU_EN_MSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gab85dc3c2107c118ce70e419b70d257f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b244c566d750499cd751d589106b021"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ga6b244c566d750499cd751d589106b021">ALT_PINMUX_DCTD_IO_CFG_3_WK_PU_EN_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga6b244c566d750499cd751d589106b021"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac90d13f92c1a6ec745bbcce8b9d2c252"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#gac90d13f92c1a6ec745bbcce8b9d2c252">ALT_PINMUX_DCTD_IO_CFG_3_WK_PU_EN_SET_MSK</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:gac90d13f92c1a6ec745bbcce8b9d2c252"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f64cdcf888a408fd8792773427695d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ga5f64cdcf888a408fd8792773427695d6">ALT_PINMUX_DCTD_IO_CFG_3_WK_PU_EN_CLR_MSK</a>&#160;&#160;&#160;0xfffeffff</td></tr>
<tr class="separator:ga5f64cdcf888a408fd8792773427695d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8925c2beac6097ff6f9c3f4acb44342"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#gad8925c2beac6097ff6f9c3f4acb44342">ALT_PINMUX_DCTD_IO_CFG_3_WK_PU_EN_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gad8925c2beac6097ff6f9c3f4acb44342"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33dae9f40070d9fa35cd0a6808746df6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ga33dae9f40070d9fa35cd0a6808746df6">ALT_PINMUX_DCTD_IO_CFG_3_WK_PU_EN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00010000) &gt;&gt; 16)</td></tr>
<tr class="separator:ga33dae9f40070d9fa35cd0a6808746df6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaf5c8aff042e000a5cc99ae825c9d36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#gabaf5c8aff042e000a5cc99ae825c9d36">ALT_PINMUX_DCTD_IO_CFG_3_WK_PU_EN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x00010000)</td></tr>
<tr class="separator:gabaf5c8aff042e000a5cc99ae825c9d36"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : LVTTL input buffer enable signal - INPUT_BUF_EN </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp740f1b3ce1946d59e301107e1d6ae10e"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_3_INPUT_BUF_EN"></a></p>
<p>Configuration bits for LVTTL input buffer enable</p>
<p>00 : disable</p>
<p>01 : 1.8V TTL</p>
<p>10 : 2.5V/3.0V TTL</p>
<p>11 : 1.8V TTL</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga605a9b3158c01b69eac955a75211c184"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ga605a9b3158c01b69eac955a75211c184">ALT_PINMUX_DCTD_IO_CFG_3_INPUT_BUF_EN_LSB</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:ga605a9b3158c01b69eac955a75211c184"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefe6d9daf8d47f42c8f848ef92b84c5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#gaefe6d9daf8d47f42c8f848ef92b84c5f">ALT_PINMUX_DCTD_IO_CFG_3_INPUT_BUF_EN_MSB</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:gaefe6d9daf8d47f42c8f848ef92b84c5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfec6b123e098da266eec6502f245981"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#gadfec6b123e098da266eec6502f245981">ALT_PINMUX_DCTD_IO_CFG_3_INPUT_BUF_EN_WIDTH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gadfec6b123e098da266eec6502f245981"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab483f66412ee03f4c2ee351a6b2a4e7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#gab483f66412ee03f4c2ee351a6b2a4e7e">ALT_PINMUX_DCTD_IO_CFG_3_INPUT_BUF_EN_SET_MSK</a>&#160;&#160;&#160;0x00060000</td></tr>
<tr class="separator:gab483f66412ee03f4c2ee351a6b2a4e7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44d6a759a67c66a2b06e54c9f1c6d7eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ga44d6a759a67c66a2b06e54c9f1c6d7eb">ALT_PINMUX_DCTD_IO_CFG_3_INPUT_BUF_EN_CLR_MSK</a>&#160;&#160;&#160;0xfff9ffff</td></tr>
<tr class="separator:ga44d6a759a67c66a2b06e54c9f1c6d7eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91dc79255ef0b36fc34fa0ccba1cd4f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ga91dc79255ef0b36fc34fa0ccba1cd4f2">ALT_PINMUX_DCTD_IO_CFG_3_INPUT_BUF_EN_RESET</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:ga91dc79255ef0b36fc34fa0ccba1cd4f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga668b25926bdd1b11ac59044ee9eefb5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ga668b25926bdd1b11ac59044ee9eefb5f">ALT_PINMUX_DCTD_IO_CFG_3_INPUT_BUF_EN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00060000) &gt;&gt; 17)</td></tr>
<tr class="separator:ga668b25926bdd1b11ac59044ee9eefb5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed5e9c908ab6c33394af85daefaecbb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#gaed5e9c908ab6c33394af85daefaecbb4">ALT_PINMUX_DCTD_IO_CFG_3_INPUT_BUF_EN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 17) &amp; 0x00060000)</td></tr>
<tr class="separator:gaed5e9c908ab6c33394af85daefaecbb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Bias trim bits - RTRIM </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpceadfd19d7722847266d0bde0e178e6f"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_3_RTRIM"></a></p>
<p>Configuration bits for bias trim</p>
<p>000 : disable</p>
<p>001 : default</p>
<p>010 : trim low</p>
<p>100 : trim high</p>
<p>others : invalid/reserved</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga633c8e81f3fbf7bf1f30d498f0373d56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ga633c8e81f3fbf7bf1f30d498f0373d56">ALT_PINMUX_DCTD_IO_CFG_3_RTRIM_LSB</a>&#160;&#160;&#160;19</td></tr>
<tr class="separator:ga633c8e81f3fbf7bf1f30d498f0373d56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66005f2ac6bfb8cb2d1657895f84be1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ga66005f2ac6bfb8cb2d1657895f84be1c">ALT_PINMUX_DCTD_IO_CFG_3_RTRIM_MSB</a>&#160;&#160;&#160;21</td></tr>
<tr class="separator:ga66005f2ac6bfb8cb2d1657895f84be1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8447b82bdd4881cca73bdf773cc9b6c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ga8447b82bdd4881cca73bdf773cc9b6c7">ALT_PINMUX_DCTD_IO_CFG_3_RTRIM_WIDTH</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga8447b82bdd4881cca73bdf773cc9b6c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga769a177e8088e6c7203c2bac8101d1d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ga769a177e8088e6c7203c2bac8101d1d9">ALT_PINMUX_DCTD_IO_CFG_3_RTRIM_SET_MSK</a>&#160;&#160;&#160;0x00380000</td></tr>
<tr class="separator:ga769a177e8088e6c7203c2bac8101d1d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae35c4da05b7c8d126e93f0e456344fb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#gae35c4da05b7c8d126e93f0e456344fb7">ALT_PINMUX_DCTD_IO_CFG_3_RTRIM_CLR_MSK</a>&#160;&#160;&#160;0xffc7ffff</td></tr>
<tr class="separator:gae35c4da05b7c8d126e93f0e456344fb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6a55f578e4713a2d68a3cfca70c1434"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#gad6a55f578e4713a2d68a3cfca70c1434">ALT_PINMUX_DCTD_IO_CFG_3_RTRIM_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gad6a55f578e4713a2d68a3cfca70c1434"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e9d5fda3afb03e990c0128330b87177"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ga1e9d5fda3afb03e990c0128330b87177">ALT_PINMUX_DCTD_IO_CFG_3_RTRIM_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00380000) &gt;&gt; 19)</td></tr>
<tr class="separator:ga1e9d5fda3afb03e990c0128330b87177"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fc9f093eca6ebfc9d23dd2401e77108"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ga3fc9f093eca6ebfc9d23dd2401e77108">ALT_PINMUX_DCTD_IO_CFG_3_RTRIM_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 19) &amp; 0x00380000)</td></tr>
<tr class="separator:ga3fc9f093eca6ebfc9d23dd2401e77108"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Reserved_31to22 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpcb791f6b0bc552754177e6e1acea0cec"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_3_RSVD_31TO22"></a></p>
<p>Reserved</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gab47314fbe79dc86115c5c7d51a144f06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#gab47314fbe79dc86115c5c7d51a144f06">ALT_PINMUX_DCTD_IO_CFG_3_RSVD_31TO22_LSB</a>&#160;&#160;&#160;22</td></tr>
<tr class="separator:gab47314fbe79dc86115c5c7d51a144f06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9622d1ea293d7027ff4ca6bd9fc36d23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ga9622d1ea293d7027ff4ca6bd9fc36d23">ALT_PINMUX_DCTD_IO_CFG_3_RSVD_31TO22_MSB</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:ga9622d1ea293d7027ff4ca6bd9fc36d23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b0b959a7aac9c6d8f7ea7e2a2721698"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ga4b0b959a7aac9c6d8f7ea7e2a2721698">ALT_PINMUX_DCTD_IO_CFG_3_RSVD_31TO22_WIDTH</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga4b0b959a7aac9c6d8f7ea7e2a2721698"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9ccd48004464b5b53f3e80e21a96114"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#gac9ccd48004464b5b53f3e80e21a96114">ALT_PINMUX_DCTD_IO_CFG_3_RSVD_31TO22_SET_MSK</a>&#160;&#160;&#160;0xffc00000</td></tr>
<tr class="separator:gac9ccd48004464b5b53f3e80e21a96114"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8032ed10f9088674e7af305324934e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#gac8032ed10f9088674e7af305324934e2">ALT_PINMUX_DCTD_IO_CFG_3_RSVD_31TO22_CLR_MSK</a>&#160;&#160;&#160;0x003fffff</td></tr>
<tr class="separator:gac8032ed10f9088674e7af305324934e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50f923f48ef68e75dfe6f626b030728e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ga50f923f48ef68e75dfe6f626b030728e">ALT_PINMUX_DCTD_IO_CFG_3_RSVD_31TO22_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga50f923f48ef68e75dfe6f626b030728e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa97dd7eebc2383a5ebacc97a5803aff8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#gaa97dd7eebc2383a5ebacc97a5803aff8">ALT_PINMUX_DCTD_IO_CFG_3_RSVD_31TO22_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0xffc00000) &gt;&gt; 22)</td></tr>
<tr class="separator:gaa97dd7eebc2383a5ebacc97a5803aff8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e43533d289d14ad128744b84303036d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ga3e43533d289d14ad128744b84303036d">ALT_PINMUX_DCTD_IO_CFG_3_RSVD_31TO22_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 22) &amp; 0xffc00000)</td></tr>
<tr class="separator:ga3e43533d289d14ad128744b84303036d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3__s">ALT_PINMUX_DCTD_IO_CFG_3_s</a></td></tr>
<tr class="separator:struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga2abfa722d6417bd6f87c1862898d2beb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ga2abfa722d6417bd6f87c1862898d2beb">ALT_PINMUX_DCTD_IO_CFG_3_RESET</a>&#160;&#160;&#160;0x000c0008</td></tr>
<tr class="separator:ga2abfa722d6417bd6f87c1862898d2beb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b7307d3a83e377109659340056ab474"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ga6b7307d3a83e377109659340056ab474">ALT_PINMUX_DCTD_IO_CFG_3_OFST</a>&#160;&#160;&#160;0x10c</td></tr>
<tr class="separator:ga6b7307d3a83e377109659340056ab474"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga9c1e3acce2943a00dd5e71de76fb1945"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3__s">ALT_PINMUX_DCTD_IO_CFG_3_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ga9c1e3acce2943a00dd5e71de76fb1945">ALT_PINMUX_DCTD_IO_CFG_3_t</a></td></tr>
<tr class="separator:ga9c1e3acce2943a00dd5e71de76fb1945"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3__s" id="struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_PINMUX_DCTD_IO_CFG_3_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html">ALT_PINMUX_DCTD_IO_CFG_3</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a82ed84f9dae57b4f716c9c1468d6aa12"></a>uint32_t</td>
<td class="fieldname">
PD_DRV_STRG: 5</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_PD_DRV_STRG">Pull down drive strength</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a547d1132dce79a2440d3c91a05a64a17"></a>uint32_t</td>
<td class="fieldname">
PD_SLW_RT: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_PD_SLW_RT">NMOS slew rate</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aa85c96e8c72660732784583bc4ee0de1"></a>const uint32_t</td>
<td class="fieldname">
Reserved_7to6: 2</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_3_RSVD_7TO6</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a0ea9441ebbcfe21586329c2c9170cf95"></a>uint32_t</td>
<td class="fieldname">
PU_DRV_STRG: 5</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_PU_DRV_STRG">Pull up drive strength</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a096d9e5b567edbec1c10573bf284d40b"></a>uint32_t</td>
<td class="fieldname">
PU_SLW_RT: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_PU_SLW_RT">PMOS slew rate</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a5663027b7e20cfc6cd9b0be04d2c8762"></a>const uint32_t</td>
<td class="fieldname">
Reserved_15to14: 2</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_3_RSVD_15TO14</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4121e84cb183daf878fdc80dc668d523"></a>uint32_t</td>
<td class="fieldname">
WK_PU_EN: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_WK_PU_EN">Weak pull up signal</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="accca13d96dc2a3aa42eb6a103dda5645"></a>uint32_t</td>
<td class="fieldname">
INPUT_BUF_EN: 2</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_INPUT_BUF_EN">LVTTL input buffer enable signal</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a3f6b05155e0a78cbfbbd6ef785380517"></a>uint32_t</td>
<td class="fieldname">
RTRIM: 3</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_RTRIM">Bias trim bits</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a90229da76f244f39a85663b49ea5ffde"></a>const uint32_t</td>
<td class="fieldname">
Reserved_31to22: 10</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_3_RSVD_31TO22</a> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="ga54dbb6c9d98762a268b1380a2efc874f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_3_PD_DRV_STRG_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_3_PD_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2ba69d589d6d243b76571a730912f3c2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_3_PD_DRV_STRG_MSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_3_PD_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa41fc912c89d7b87aad524fc502db3c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_3_PD_DRV_STRG_WIDTH&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_3_PD_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2ddca2e2a2c016b17785c263409a73fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_3_PD_DRV_STRG_SET_MSK&#160;&#160;&#160;0x0000001f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_3_PD_DRV_STRG</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga207322c8822110e40b82f51abb02ba53"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_3_PD_DRV_STRG_CLR_MSK&#160;&#160;&#160;0xffffffe0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_3_PD_DRV_STRG</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gae207ef0114b092e8c11d701885375099"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_3_PD_DRV_STRG_RESET&#160;&#160;&#160;0x8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_3_PD_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa039e77e54b73e536aeedc72d0d7d6f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_3_PD_DRV_STRG_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000001f) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_3_PD_DRV_STRG</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga5d86ab37fd88a3221b74fbe78c676801"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_3_PD_DRV_STRG_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000001f)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_3_PD_DRV_STRG</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga5cc4f17fca15f8f57a4d540e14d64430"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_3_PD_SLW_RT_LSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_3_PD_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaaace5d8fe5befdf71953da5a51636a31"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_3_PD_SLW_RT_MSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_3_PD_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7591b8609dbc49b91bd8abfa9e7ecb11"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_3_PD_SLW_RT_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_3_PD_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gace31c78a61963d4fbc0a3c267952ea0d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_3_PD_SLW_RT_SET_MSK&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_3_PD_SLW_RT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga5b9b8e87bffb74e59b37a08814856094"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_3_PD_SLW_RT_CLR_MSK&#160;&#160;&#160;0xffffffdf</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_3_PD_SLW_RT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaff25621237099dfccbe77fa126891385"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_3_PD_SLW_RT_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_3_PD_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6a74b38c171a1c311d331e9860f21c21"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_3_PD_SLW_RT_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000020) &gt;&gt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_3_PD_SLW_RT</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga8f26a684b534d409504606ee7d1e8b6a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_3_PD_SLW_RT_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_3_PD_SLW_RT</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga4b2a3e3bfab8420bd46067308d132115"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_3_RSVD_7TO6_LSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_3_RSVD_7TO6</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaaaac0f03c7f6cdcf4df4477f867ab7dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_3_RSVD_7TO6_MSB&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_3_RSVD_7TO6</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga051c3f02de1cc4c59a47ad41c4fec47e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_3_RSVD_7TO6_WIDTH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_3_RSVD_7TO6</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8595a2052ab0eeb454a02d0698e7ab1d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_3_RSVD_7TO6_SET_MSK&#160;&#160;&#160;0x000000c0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_3_RSVD_7TO6</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga3345519e53b647218cbe3f5067c5592f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_3_RSVD_7TO6_CLR_MSK&#160;&#160;&#160;0xffffff3f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_3_RSVD_7TO6</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga2fdf98603c46a6dd59591417e971a41c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_3_RSVD_7TO6_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_3_RSVD_7TO6</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae99a664a93e795a7ad9261d055f7cdad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_3_RSVD_7TO6_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x000000c0) &gt;&gt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_3_RSVD_7TO6</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaaf3601474f7dd26c27731eb65f6d8656"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_3_RSVD_7TO6_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x000000c0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_3_RSVD_7TO6</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga7806f56aac286a6c6c2f6c17427113c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_3_PU_DRV_STRG_LSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_3_PU_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad4cfb955478330e3cb681fd9be5e4180"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_3_PU_DRV_STRG_MSB&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_3_PU_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1f36e09f60b111f6aeba1fd56cd658a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_3_PU_DRV_STRG_WIDTH&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_3_PU_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga07132e8fed72b76321ab1a0b63306fc9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_3_PU_DRV_STRG_SET_MSK&#160;&#160;&#160;0x00001f00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_3_PU_DRV_STRG</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga4bfec7b0dd75b2e411b3d979b26090d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_3_PU_DRV_STRG_CLR_MSK&#160;&#160;&#160;0xffffe0ff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_3_PU_DRV_STRG</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga5bf0ec99dcfe9ccfd0babb121bb4fa31"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_3_PU_DRV_STRG_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_3_PU_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae15795473f1849a16009c18b37a2a6cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_3_PU_DRV_STRG_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00001f00) &gt;&gt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_3_PU_DRV_STRG</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gae5f7abeb2e8be0b59b873920e2ba9675"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_3_PU_DRV_STRG_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00001f00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_3_PU_DRV_STRG</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga73d7178a45043a0ded102d02b029b0cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_3_PU_SLW_RT_LSB&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_3_PU_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaefcf69b3d895fdeeb576d067570d577a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_3_PU_SLW_RT_MSB&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_3_PU_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga240d4a32ce48db3995c64c3d63badce0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_3_PU_SLW_RT_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_3_PU_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gacc7145206607b9ba696639cee56af16b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_3_PU_SLW_RT_SET_MSK&#160;&#160;&#160;0x00002000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_3_PU_SLW_RT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga5b2da056b0da805d40e8fd2dd978e3e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_3_PU_SLW_RT_CLR_MSK&#160;&#160;&#160;0xffffdfff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_3_PU_SLW_RT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga3caece27384f63dd334763c4b0b996bb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_3_PU_SLW_RT_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_3_PU_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3d81ba8458d7d93d71b2f7d4143ba356"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_3_PU_SLW_RT_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00002000) &gt;&gt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_3_PU_SLW_RT</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gac193573e176dafa059207e5fa6290bd9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_3_PU_SLW_RT_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 13) &amp; 0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_3_PU_SLW_RT</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga0ef06edd54ecda5a3805c1bf147dac32"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_3_RSVD_15TO14_LSB&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_3_RSVD_15TO14</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaeff625c3855b4964eeb4395692129a24"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_3_RSVD_15TO14_MSB&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_3_RSVD_15TO14</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4786f3976175e14d66def508b75fc9c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_3_RSVD_15TO14_WIDTH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_3_RSVD_15TO14</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaddb71b635b104c38b592ef781bfe0bc9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_3_RSVD_15TO14_SET_MSK&#160;&#160;&#160;0x0000c000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_3_RSVD_15TO14</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaebd6268003ab7785099e7e34da542201"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_3_RSVD_15TO14_CLR_MSK&#160;&#160;&#160;0xffff3fff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_3_RSVD_15TO14</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaf0ebf271c08c7efbae03782553e2c648"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_3_RSVD_15TO14_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_3_RSVD_15TO14</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga88385fcb97e1db5860ca2ffd1f7ac66d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_3_RSVD_15TO14_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000c000) &gt;&gt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_3_RSVD_15TO14</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaab32e006938f710acc8a56d0cd6a5aa7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_3_RSVD_15TO14_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 14) &amp; 0x0000c000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_3_RSVD_15TO14</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga23b340caae798dfabd16dea582be056d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_3_WK_PU_EN_LSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_3_WK_PU_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab85dc3c2107c118ce70e419b70d257f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_3_WK_PU_EN_MSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_3_WK_PU_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6b244c566d750499cd751d589106b021"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_3_WK_PU_EN_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_3_WK_PU_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac90d13f92c1a6ec745bbcce8b9d2c252"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_3_WK_PU_EN_SET_MSK&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_3_WK_PU_EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga5f64cdcf888a408fd8792773427695d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_3_WK_PU_EN_CLR_MSK&#160;&#160;&#160;0xfffeffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_3_WK_PU_EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gad8925c2beac6097ff6f9c3f4acb44342"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_3_WK_PU_EN_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_3_WK_PU_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga33dae9f40070d9fa35cd0a6808746df6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_3_WK_PU_EN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00010000) &gt;&gt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_3_WK_PU_EN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gabaf5c8aff042e000a5cc99ae825c9d36"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_3_WK_PU_EN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_3_WK_PU_EN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga605a9b3158c01b69eac955a75211c184"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_3_INPUT_BUF_EN_LSB&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_3_INPUT_BUF_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaefe6d9daf8d47f42c8f848ef92b84c5f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_3_INPUT_BUF_EN_MSB&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_3_INPUT_BUF_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gadfec6b123e098da266eec6502f245981"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_3_INPUT_BUF_EN_WIDTH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_3_INPUT_BUF_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab483f66412ee03f4c2ee351a6b2a4e7e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_3_INPUT_BUF_EN_SET_MSK&#160;&#160;&#160;0x00060000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_3_INPUT_BUF_EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga44d6a759a67c66a2b06e54c9f1c6d7eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_3_INPUT_BUF_EN_CLR_MSK&#160;&#160;&#160;0xfff9ffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_3_INPUT_BUF_EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga91dc79255ef0b36fc34fa0ccba1cd4f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_3_INPUT_BUF_EN_RESET&#160;&#160;&#160;0x2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_3_INPUT_BUF_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga668b25926bdd1b11ac59044ee9eefb5f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_3_INPUT_BUF_EN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00060000) &gt;&gt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_3_INPUT_BUF_EN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaed5e9c908ab6c33394af85daefaecbb4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_3_INPUT_BUF_EN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 17) &amp; 0x00060000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_3_INPUT_BUF_EN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga633c8e81f3fbf7bf1f30d498f0373d56"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_3_RTRIM_LSB&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_RTRIM">ALT_PINMUX_DCTD_IO_CFG_3_RTRIM</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga66005f2ac6bfb8cb2d1657895f84be1c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_3_RTRIM_MSB&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_RTRIM">ALT_PINMUX_DCTD_IO_CFG_3_RTRIM</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8447b82bdd4881cca73bdf773cc9b6c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_3_RTRIM_WIDTH&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_RTRIM">ALT_PINMUX_DCTD_IO_CFG_3_RTRIM</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga769a177e8088e6c7203c2bac8101d1d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_3_RTRIM_SET_MSK&#160;&#160;&#160;0x00380000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_RTRIM">ALT_PINMUX_DCTD_IO_CFG_3_RTRIM</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gae35c4da05b7c8d126e93f0e456344fb7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_3_RTRIM_CLR_MSK&#160;&#160;&#160;0xffc7ffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_RTRIM">ALT_PINMUX_DCTD_IO_CFG_3_RTRIM</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gad6a55f578e4713a2d68a3cfca70c1434"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_3_RTRIM_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_RTRIM">ALT_PINMUX_DCTD_IO_CFG_3_RTRIM</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1e9d5fda3afb03e990c0128330b87177"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_3_RTRIM_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00380000) &gt;&gt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_RTRIM">ALT_PINMUX_DCTD_IO_CFG_3_RTRIM</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga3fc9f093eca6ebfc9d23dd2401e77108"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_3_RTRIM_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 19) &amp; 0x00380000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_RTRIM">ALT_PINMUX_DCTD_IO_CFG_3_RTRIM</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gab47314fbe79dc86115c5c7d51a144f06"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_3_RSVD_31TO22_LSB&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_3_RSVD_31TO22</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9622d1ea293d7027ff4ca6bd9fc36d23"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_3_RSVD_31TO22_MSB&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_3_RSVD_31TO22</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4b0b959a7aac9c6d8f7ea7e2a2721698"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_3_RSVD_31TO22_WIDTH&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_3_RSVD_31TO22</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac9ccd48004464b5b53f3e80e21a96114"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_3_RSVD_31TO22_SET_MSK&#160;&#160;&#160;0xffc00000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_3_RSVD_31TO22</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gac8032ed10f9088674e7af305324934e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_3_RSVD_31TO22_CLR_MSK&#160;&#160;&#160;0x003fffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_3_RSVD_31TO22</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga50f923f48ef68e75dfe6f626b030728e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_3_RSVD_31TO22_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_3_RSVD_31TO22</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa97dd7eebc2383a5ebacc97a5803aff8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_3_RSVD_31TO22_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0xffc00000) &gt;&gt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_3_RSVD_31TO22</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga3e43533d289d14ad128744b84303036d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_3_RSVD_31TO22_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 22) &amp; 0xffc00000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ALT_PINMUX_DCTD_IO_CFG_3_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_3_RSVD_31TO22</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga2abfa722d6417bd6f87c1862898d2beb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_3_RESET&#160;&#160;&#160;0x000c0008</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html">ALT_PINMUX_DCTD_IO_CFG_3</a> register. </p>

</div>
</div>
<a class="anchor" id="ga6b7307d3a83e377109659340056ab474"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_3_OFST&#160;&#160;&#160;0x10c</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html">ALT_PINMUX_DCTD_IO_CFG_3</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga9c1e3acce2943a00dd5e71de76fb1945"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3__s">ALT_PINMUX_DCTD_IO_CFG_3_s</a> <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html#ga9c1e3acce2943a00dd5e71de76fb1945">ALT_PINMUX_DCTD_IO_CFG_3_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__3.html">ALT_PINMUX_DCTD_IO_CFG_3</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:46 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
