Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Nov 17 17:01:17 2022
| Host         : DESKTOP-Q90JH2A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    49          
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (49)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (108)
5. checking no_input_delay (2)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (49)
-------------------------
 There are 5 register/latch pins with no clock driven by root clock pin: CLK100Hz/sclk_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: MUX/CLK256Hz/sclk_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: dsec_ready_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: hsec_ready_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: min_ready_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: sec_ready_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tmin_ready_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: tsec_ready_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (108)
--------------------------------------------------
 There are 108 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.606        0.000                      0                   38        0.246        0.000                      0                   38        4.500        0.000                       0                    39  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.606        0.000                      0                   38        0.246        0.000                      0                   38        4.500        0.000                       0                    39  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.606ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.606ns  (required time - arrival time)
  Source:                 CLK100Hz/counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK100Hz/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.366ns  (logic 0.766ns (22.759%)  route 2.600ns (77.241%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.723     5.326    CLK100Hz/sclk_reg_0
    SLICE_X6Y91          FDPE                                         r  CLK100Hz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDPE (Prop_fdpe_C_Q)         0.518     5.844 r  CLK100Hz/counter_reg[0]/Q
                         net (fo=3, routed)           1.195     7.039    CLK100Hz/counter_reg_n_0_[0]
    SLICE_X6Y91          LUT3 (Prop_lut3_I2_O)        0.124     7.163 r  CLK100Hz/counter[18]_i_4/O
                         net (fo=19, routed)          1.405     8.567    CLK100Hz/counter[18]_i_4_n_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I2_O)        0.124     8.691 r  CLK100Hz/counter[14]_i_1__0/O
                         net (fo=1, routed)           0.000     8.691    CLK100Hz/counter[14]
    SLICE_X5Y94          FDCE                                         r  CLK100Hz/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.603    15.026    CLK100Hz/sclk_reg_0
    SLICE_X5Y94          FDCE                                         r  CLK100Hz/counter_reg[14]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X5Y94          FDCE (Setup_fdce_C_D)        0.031    15.297    CLK100Hz/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                          -8.691    
  -------------------------------------------------------------------
                         slack                                  6.606    

Slack (MET) :             6.635ns  (required time - arrival time)
  Source:                 CLK100Hz/counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK100Hz/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.385ns  (logic 2.077ns (61.364%)  route 1.308ns (38.636%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.723     5.326    CLK100Hz/sclk_reg_0
    SLICE_X6Y91          FDPE                                         r  CLK100Hz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDPE (Prop_fdpe_C_Q)         0.518     5.844 r  CLK100Hz/counter_reg[0]/Q
                         net (fo=3, routed)           0.637     6.480    CLK100Hz/counter_reg_n_0_[0]
    SLICE_X7Y91          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.060 r  CLK100Hz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.060    CLK100Hz/counter0_carry_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.174 r  CLK100Hz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.174    CLK100Hz/counter0_carry__0_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.288 r  CLK100Hz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.288    CLK100Hz/counter0_carry__1_n_0
    SLICE_X7Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.402 r  CLK100Hz/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.402    CLK100Hz/counter0_carry__2_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.736 r  CLK100Hz/counter0_carry__3/O[1]
                         net (fo=1, routed)           0.671     8.407    CLK100Hz/data0[18]
    SLICE_X6Y94          LUT6 (Prop_lut6_I5_O)        0.303     8.710 r  CLK100Hz/counter[18]_i_1/O
                         net (fo=1, routed)           0.000     8.710    CLK100Hz/counter[18]
    SLICE_X6Y94          FDCE                                         r  CLK100Hz/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.603    15.026    CLK100Hz/sclk_reg_0
    SLICE_X6Y94          FDCE                                         r  CLK100Hz/counter_reg[18]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X6Y94          FDCE (Setup_fdce_C_D)        0.079    15.345    CLK100Hz/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.345    
                         arrival time                          -8.710    
  -------------------------------------------------------------------
                         slack                                  6.635    

Slack (MET) :             6.693ns  (required time - arrival time)
  Source:                 CLK100Hz/counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK100Hz/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.277ns  (logic 1.847ns (56.370%)  route 1.430ns (43.630%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.723     5.326    CLK100Hz/sclk_reg_0
    SLICE_X6Y91          FDPE                                         r  CLK100Hz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDPE (Prop_fdpe_C_Q)         0.518     5.844 r  CLK100Hz/counter_reg[0]/Q
                         net (fo=3, routed)           0.637     6.480    CLK100Hz/counter_reg_n_0_[0]
    SLICE_X7Y91          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.060 r  CLK100Hz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.060    CLK100Hz/counter0_carry_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.174 r  CLK100Hz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.174    CLK100Hz/counter0_carry__0_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.288 r  CLK100Hz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.288    CLK100Hz/counter0_carry__1_n_0
    SLICE_X7Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.510 r  CLK100Hz/counter0_carry__2/O[0]
                         net (fo=1, routed)           0.793     8.303    CLK100Hz/data0[13]
    SLICE_X5Y94          LUT6 (Prop_lut6_I5_O)        0.299     8.602 r  CLK100Hz/counter[13]_i_1__0/O
                         net (fo=1, routed)           0.000     8.602    CLK100Hz/counter[13]
    SLICE_X5Y94          FDCE                                         r  CLK100Hz/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.603    15.026    CLK100Hz/sclk_reg_0
    SLICE_X5Y94          FDCE                                         r  CLK100Hz/counter_reg[13]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X5Y94          FDCE (Setup_fdce_C_D)        0.029    15.295    CLK100Hz/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.295    
                         arrival time                          -8.602    
  -------------------------------------------------------------------
                         slack                                  6.693    

Slack (MET) :             6.721ns  (required time - arrival time)
  Source:                 MUX/CLK256Hz/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MUX/CLK256Hz/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.253ns  (logic 1.816ns (55.832%)  route 1.437ns (44.168%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.723     5.326    MUX/CLK256Hz/CLK
    SLICE_X3Y90          FDCE                                         r  MUX/CLK256Hz/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  MUX/CLK256Hz/counter_reg[3]/Q
                         net (fo=2, routed)           0.749     6.531    MUX/CLK256Hz/counter_reg_n_0_[3]
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.035 r  MUX/CLK256Hz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.035    MUX/CLK256Hz/counter0_carry_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.152 r  MUX/CLK256Hz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.152    MUX/CLK256Hz/counter0_carry__0_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.269 r  MUX/CLK256Hz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.269    MUX/CLK256Hz/counter0_carry__1_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.584 r  MUX/CLK256Hz/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.688     8.271    MUX/CLK256Hz/counter0_carry__2_n_4
    SLICE_X3Y93          LUT5 (Prop_lut5_I4_O)        0.307     8.578 r  MUX/CLK256Hz/counter[16]_i_1/O
                         net (fo=1, routed)           0.000     8.578    MUX/CLK256Hz/counter[16]
    SLICE_X3Y93          FDCE                                         r  MUX/CLK256Hz/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.605    15.028    MUX/CLK256Hz/CLK
    SLICE_X3Y93          FDCE                                         r  MUX/CLK256Hz/counter_reg[16]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X3Y93          FDCE (Setup_fdce_C_D)        0.032    15.299    MUX/CLK256Hz/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.299    
                         arrival time                          -8.578    
  -------------------------------------------------------------------
                         slack                                  6.721    

Slack (MET) :             6.744ns  (required time - arrival time)
  Source:                 CLK100Hz/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK100Hz/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.271ns  (logic 0.766ns (23.420%)  route 2.505ns (76.580%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.724     5.327    CLK100Hz/sclk_reg_0
    SLICE_X6Y94          FDCE                                         r  CLK100Hz/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDCE (Prop_fdce_C_Q)         0.518     5.845 f  CLK100Hz/counter_reg[16]/Q
                         net (fo=2, routed)           0.815     6.660    CLK100Hz/counter_reg_n_0_[16]
    SLICE_X5Y94          LUT4 (Prop_lut4_I2_O)        0.124     6.784 r  CLK100Hz/counter[18]_i_3/O
                         net (fo=19, routed)          1.689     8.473    CLK100Hz/counter[18]_i_3_n_0
    SLICE_X6Y90          LUT6 (Prop_lut6_I1_O)        0.124     8.597 r  CLK100Hz/counter[2]_i_1__1/O
                         net (fo=1, routed)           0.000     8.597    CLK100Hz/counter[2]
    SLICE_X6Y90          FDCE                                         r  CLK100Hz/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.601    15.024    CLK100Hz/sclk_reg_0
    SLICE_X6Y90          FDCE                                         r  CLK100Hz/counter_reg[2]/C
                         clock pessimism              0.276    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X6Y90          FDCE (Setup_fdce_C_D)        0.077    15.341    CLK100Hz/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.341    
                         arrival time                          -8.597    
  -------------------------------------------------------------------
                         slack                                  6.744    

Slack (MET) :             6.758ns  (required time - arrival time)
  Source:                 CLK100Hz/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK100Hz/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.261ns  (logic 0.766ns (23.492%)  route 2.495ns (76.508%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.724     5.327    CLK100Hz/sclk_reg_0
    SLICE_X6Y94          FDCE                                         r  CLK100Hz/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDCE (Prop_fdce_C_Q)         0.518     5.845 f  CLK100Hz/counter_reg[16]/Q
                         net (fo=2, routed)           0.815     6.660    CLK100Hz/counter_reg_n_0_[16]
    SLICE_X5Y94          LUT4 (Prop_lut4_I2_O)        0.124     6.784 r  CLK100Hz/counter[18]_i_3/O
                         net (fo=19, routed)          1.679     8.463    CLK100Hz/counter[18]_i_3_n_0
    SLICE_X6Y90          LUT6 (Prop_lut6_I1_O)        0.124     8.587 r  CLK100Hz/counter[3]_i_1__1/O
                         net (fo=1, routed)           0.000     8.587    CLK100Hz/counter[3]
    SLICE_X6Y90          FDCE                                         r  CLK100Hz/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.601    15.024    CLK100Hz/sclk_reg_0
    SLICE_X6Y90          FDCE                                         r  CLK100Hz/counter_reg[3]/C
                         clock pessimism              0.276    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X6Y90          FDCE (Setup_fdce_C_D)        0.081    15.345    CLK100Hz/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.345    
                         arrival time                          -8.587    
  -------------------------------------------------------------------
                         slack                                  6.758    

Slack (MET) :             6.781ns  (required time - arrival time)
  Source:                 CLK100Hz/counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK100Hz/sclk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.190ns  (logic 0.766ns (24.011%)  route 2.424ns (75.989%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.723     5.326    CLK100Hz/sclk_reg_0
    SLICE_X6Y91          FDPE                                         r  CLK100Hz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDPE (Prop_fdpe_C_Q)         0.518     5.844 r  CLK100Hz/counter_reg[0]/Q
                         net (fo=3, routed)           1.195     7.039    CLK100Hz/counter_reg_n_0_[0]
    SLICE_X6Y91          LUT3 (Prop_lut3_I2_O)        0.124     7.163 r  CLK100Hz/counter[18]_i_4/O
                         net (fo=19, routed)          1.229     8.392    CLK100Hz/counter[18]_i_4_n_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I2_O)        0.124     8.516 r  CLK100Hz/sclk_i_1__0/O
                         net (fo=1, routed)           0.000     8.516    CLK100Hz/sclk_i_1__0_n_0
    SLICE_X5Y94          FDCE                                         r  CLK100Hz/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.603    15.026    CLK100Hz/sclk_reg_0
    SLICE_X5Y94          FDCE                                         r  CLK100Hz/sclk_reg/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X5Y94          FDCE (Setup_fdce_C_D)        0.031    15.297    CLK100Hz/sclk_reg
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                          -8.516    
  -------------------------------------------------------------------
                         slack                                  6.781    

Slack (MET) :             6.784ns  (required time - arrival time)
  Source:                 CLK100Hz/counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK100Hz/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 1.945ns (60.068%)  route 1.293ns (39.932%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.723     5.326    CLK100Hz/sclk_reg_0
    SLICE_X6Y91          FDPE                                         r  CLK100Hz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDPE (Prop_fdpe_C_Q)         0.518     5.844 r  CLK100Hz/counter_reg[0]/Q
                         net (fo=3, routed)           0.637     6.480    CLK100Hz/counter_reg_n_0_[0]
    SLICE_X7Y91          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.060 r  CLK100Hz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.060    CLK100Hz/counter0_carry_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.174 r  CLK100Hz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.174    CLK100Hz/counter0_carry__0_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.288 r  CLK100Hz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.288    CLK100Hz/counter0_carry__1_n_0
    SLICE_X7Y94          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.601 r  CLK100Hz/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.656     8.258    CLK100Hz/data0[16]
    SLICE_X6Y94          LUT6 (Prop_lut6_I5_O)        0.306     8.564 r  CLK100Hz/counter[16]_i_1__0/O
                         net (fo=1, routed)           0.000     8.564    CLK100Hz/counter[16]
    SLICE_X6Y94          FDCE                                         r  CLK100Hz/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.603    15.026    CLK100Hz/sclk_reg_0
    SLICE_X6Y94          FDCE                                         r  CLK100Hz/counter_reg[16]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X6Y94          FDCE (Setup_fdce_C_D)        0.081    15.347    CLK100Hz/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.347    
                         arrival time                          -8.564    
  -------------------------------------------------------------------
                         slack                                  6.784    

Slack (MET) :             6.797ns  (required time - arrival time)
  Source:                 MUX/CLK256Hz/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MUX/CLK256Hz/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.175ns  (logic 0.704ns (22.173%)  route 2.471ns (77.827%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.723     5.326    MUX/CLK256Hz/CLK
    SLICE_X3Y90          FDCE                                         r  MUX/CLK256Hz/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  MUX/CLK256Hz/counter_reg[4]/Q
                         net (fo=2, routed)           0.981     6.763    MUX/CLK256Hz/counter_reg_n_0_[4]
    SLICE_X4Y90          LUT4 (Prop_lut4_I0_O)        0.124     6.887 r  MUX/CLK256Hz/counter[16]_i_2/O
                         net (fo=17, routed)          1.490     8.377    MUX/CLK256Hz/counter[16]_i_2_n_0
    SLICE_X1Y92          LUT5 (Prop_lut5_I0_O)        0.124     8.501 r  MUX/CLK256Hz/counter[12]_i_1/O
                         net (fo=1, routed)           0.000     8.501    MUX/CLK256Hz/counter[12]
    SLICE_X1Y92          FDCE                                         r  MUX/CLK256Hz/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.604    15.027    MUX/CLK256Hz/CLK
    SLICE_X1Y92          FDCE                                         r  MUX/CLK256Hz/counter_reg[12]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X1Y92          FDCE (Setup_fdce_C_D)        0.031    15.297    MUX/CLK256Hz/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                          -8.501    
  -------------------------------------------------------------------
                         slack                                  6.797    

Slack (MET) :             6.797ns  (required time - arrival time)
  Source:                 MUX/CLK256Hz/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MUX/CLK256Hz/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.173ns  (logic 0.704ns (22.186%)  route 2.469ns (77.814%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.723     5.326    MUX/CLK256Hz/CLK
    SLICE_X3Y90          FDCE                                         r  MUX/CLK256Hz/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  MUX/CLK256Hz/counter_reg[4]/Q
                         net (fo=2, routed)           0.981     6.763    MUX/CLK256Hz/counter_reg_n_0_[4]
    SLICE_X4Y90          LUT4 (Prop_lut4_I0_O)        0.124     6.887 r  MUX/CLK256Hz/counter[16]_i_2/O
                         net (fo=17, routed)          1.488     8.375    MUX/CLK256Hz/counter[16]_i_2_n_0
    SLICE_X1Y92          LUT5 (Prop_lut5_I0_O)        0.124     8.499 r  MUX/CLK256Hz/counter[11]_i_1/O
                         net (fo=1, routed)           0.000     8.499    MUX/CLK256Hz/counter[11]
    SLICE_X1Y92          FDCE                                         r  MUX/CLK256Hz/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.604    15.027    MUX/CLK256Hz/CLK
    SLICE_X1Y92          FDCE                                         r  MUX/CLK256Hz/counter_reg[11]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X1Y92          FDCE (Setup_fdce_C_D)        0.029    15.295    MUX/CLK256Hz/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.295    
                         arrival time                          -8.499    
  -------------------------------------------------------------------
                         slack                                  6.797    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 MUX/CLK256Hz/counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MUX/CLK256Hz/counter_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.603     1.522    MUX/CLK256Hz/CLK
    SLICE_X3Y91          FDPE                                         r  MUX/CLK256Hz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDPE (Prop_fdpe_C_Q)         0.141     1.663 f  MUX/CLK256Hz/counter_reg[0]/Q
                         net (fo=3, routed)           0.168     1.832    MUX/CLK256Hz/counter_reg_n_0_[0]
    SLICE_X3Y91          LUT1 (Prop_lut1_I0_O)        0.042     1.874 r  MUX/CLK256Hz/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.874    MUX/CLK256Hz/counter[0]
    SLICE_X3Y91          FDPE                                         r  MUX/CLK256Hz/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.876     2.041    MUX/CLK256Hz/CLK
    SLICE_X3Y91          FDPE                                         r  MUX/CLK256Hz/counter_reg[0]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X3Y91          FDPE (Hold_fdpe_C_D)         0.105     1.627    MUX/CLK256Hz/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 CLK100Hz/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK100Hz/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.254ns (56.656%)  route 0.194ns (43.344%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.602     1.521    CLK100Hz/sclk_reg_0
    SLICE_X6Y90          FDCE                                         r  CLK100Hz/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDCE (Prop_fdce_C_Q)         0.164     1.685 r  CLK100Hz/counter_reg[2]/Q
                         net (fo=2, routed)           0.127     1.812    CLK100Hz/counter_reg_n_0_[2]
    SLICE_X6Y90          LUT4 (Prop_lut4_I0_O)        0.045     1.857 r  CLK100Hz/counter[18]_i_2/O
                         net (fo=19, routed)          0.068     1.925    CLK100Hz/counter[18]_i_2_n_0
    SLICE_X6Y90          LUT6 (Prop_lut6_I0_O)        0.045     1.970 r  CLK100Hz/counter[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.970    CLK100Hz/counter[2]
    SLICE_X6Y90          FDCE                                         r  CLK100Hz/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.873     2.038    CLK100Hz/sclk_reg_0
    SLICE_X6Y90          FDCE                                         r  CLK100Hz/counter_reg[2]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X6Y90          FDCE (Hold_fdce_C_D)         0.120     1.641    CLK100Hz/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 CLK100Hz/sclk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK100Hz/sclk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.212%)  route 0.244ns (56.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.603     1.522    CLK100Hz/sclk_reg_0
    SLICE_X5Y94          FDCE                                         r  CLK100Hz/sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  CLK100Hz/sclk_reg/Q
                         net (fo=6, routed)           0.244     1.908    CLK100Hz/CLK
    SLICE_X5Y94          LUT6 (Prop_lut6_I5_O)        0.045     1.953 r  CLK100Hz/sclk_i_1__0/O
                         net (fo=1, routed)           0.000     1.953    CLK100Hz/sclk_i_1__0_n_0
    SLICE_X5Y94          FDCE                                         r  CLK100Hz/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.874     2.039    CLK100Hz/sclk_reg_0
    SLICE_X5Y94          FDCE                                         r  CLK100Hz/sclk_reg/C
                         clock pessimism             -0.516     1.522    
    SLICE_X5Y94          FDCE (Hold_fdce_C_D)         0.092     1.614    CLK100Hz/sclk_reg
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 MUX/CLK256Hz/sclk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MUX/CLK256Hz/sclk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.186ns (39.837%)  route 0.281ns (60.163%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.603     1.522    MUX/CLK256Hz/CLK
    SLICE_X1Y92          FDCE                                         r  MUX/CLK256Hz/sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  MUX/CLK256Hz/sclk_reg/Q
                         net (fo=18, routed)          0.281     1.944    MUX/CLK256Hz/sclk_reg_0
    SLICE_X1Y92          LUT5 (Prop_lut5_I4_O)        0.045     1.989 r  MUX/CLK256Hz/sclk_i_1/O
                         net (fo=1, routed)           0.000     1.989    MUX/CLK256Hz/sclk_i_1_n_0
    SLICE_X1Y92          FDCE                                         r  MUX/CLK256Hz/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.876     2.041    MUX/CLK256Hz/CLK
    SLICE_X1Y92          FDCE                                         r  MUX/CLK256Hz/sclk_reg/C
                         clock pessimism             -0.518     1.522    
    SLICE_X1Y92          FDCE (Hold_fdce_C_D)         0.092     1.614    MUX/CLK256Hz/sclk_reg
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 CLK100Hz/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK100Hz/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.254ns (49.509%)  route 0.259ns (50.491%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.602     1.521    CLK100Hz/sclk_reg_0
    SLICE_X6Y92          FDCE                                         r  CLK100Hz/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDCE (Prop_fdce_C_Q)         0.164     1.685 f  CLK100Hz/counter_reg[8]/Q
                         net (fo=2, routed)           0.104     1.789    CLK100Hz/counter_reg_n_0_[8]
    SLICE_X5Y92          LUT4 (Prop_lut4_I2_O)        0.045     1.834 r  CLK100Hz/counter[18]_i_6/O
                         net (fo=19, routed)          0.155     1.989    CLK100Hz/counter[18]_i_6_n_0
    SLICE_X6Y93          LUT6 (Prop_lut6_I4_O)        0.045     2.034 r  CLK100Hz/counter[12]_i_1__0/O
                         net (fo=1, routed)           0.000     2.034    CLK100Hz/counter[12]
    SLICE_X6Y93          FDCE                                         r  CLK100Hz/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.874     2.039    CLK100Hz/sclk_reg_0
    SLICE_X6Y93          FDCE                                         r  CLK100Hz/counter_reg[12]/C
                         clock pessimism             -0.500     1.538    
    SLICE_X6Y93          FDCE (Hold_fdce_C_D)         0.121     1.659    CLK100Hz/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 CLK100Hz/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK100Hz/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.254ns (49.316%)  route 0.261ns (50.684%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.602     1.521    CLK100Hz/sclk_reg_0
    SLICE_X6Y92          FDCE                                         r  CLK100Hz/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDCE (Prop_fdce_C_Q)         0.164     1.685 f  CLK100Hz/counter_reg[8]/Q
                         net (fo=2, routed)           0.104     1.789    CLK100Hz/counter_reg_n_0_[8]
    SLICE_X5Y92          LUT4 (Prop_lut4_I2_O)        0.045     1.834 r  CLK100Hz/counter[18]_i_6/O
                         net (fo=19, routed)          0.157     1.991    CLK100Hz/counter[18]_i_6_n_0
    SLICE_X6Y93          LUT6 (Prop_lut6_I4_O)        0.045     2.036 r  CLK100Hz/counter[11]_i_1__0/O
                         net (fo=1, routed)           0.000     2.036    CLK100Hz/counter[11]
    SLICE_X6Y93          FDCE                                         r  CLK100Hz/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.874     2.039    CLK100Hz/sclk_reg_0
    SLICE_X6Y93          FDCE                                         r  CLK100Hz/counter_reg[11]/C
                         clock pessimism             -0.500     1.538    
    SLICE_X6Y93          FDCE (Hold_fdce_C_D)         0.120     1.658    CLK100Hz/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 MUX/CLK256Hz/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MUX/CLK256Hz/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.231ns (45.674%)  route 0.275ns (54.326%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.603     1.522    MUX/CLK256Hz/CLK
    SLICE_X3Y90          FDCE                                         r  MUX/CLK256Hz/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  MUX/CLK256Hz/counter_reg[1]/Q
                         net (fo=2, routed)           0.149     1.813    MUX/CLK256Hz/counter_reg_n_0_[1]
    SLICE_X3Y91          LUT5 (Prop_lut5_I4_O)        0.045     1.858 r  MUX/CLK256Hz/counter[16]_i_3/O
                         net (fo=17, routed)          0.125     1.983    MUX/CLK256Hz/counter[16]_i_3_n_0
    SLICE_X3Y91          LUT5 (Prop_lut5_I1_O)        0.045     2.028 r  MUX/CLK256Hz/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     2.028    MUX/CLK256Hz/counter[5]
    SLICE_X3Y91          FDCE                                         r  MUX/CLK256Hz/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.876     2.041    MUX/CLK256Hz/CLK
    SLICE_X3Y91          FDCE                                         r  MUX/CLK256Hz/counter_reg[5]/C
                         clock pessimism             -0.502     1.538    
    SLICE_X3Y91          FDCE (Hold_fdce_C_D)         0.092     1.630    MUX/CLK256Hz/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 CLK100Hz/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK100Hz/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.254ns (48.400%)  route 0.271ns (51.600%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.603     1.522    CLK100Hz/sclk_reg_0
    SLICE_X6Y93          FDCE                                         r  CLK100Hz/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDCE (Prop_fdce_C_Q)         0.164     1.686 r  CLK100Hz/counter_reg[11]/Q
                         net (fo=2, routed)           0.124     1.810    CLK100Hz/counter_reg_n_0_[11]
    SLICE_X6Y93          LUT4 (Prop_lut4_I3_O)        0.045     1.855 r  CLK100Hz/counter[18]_i_5/O
                         net (fo=19, routed)          0.147     2.002    CLK100Hz/counter[18]_i_5_n_0
    SLICE_X6Y93          LUT6 (Prop_lut6_I3_O)        0.045     2.047 r  CLK100Hz/counter[10]_i_1__0/O
                         net (fo=1, routed)           0.000     2.047    CLK100Hz/counter[10]
    SLICE_X6Y93          FDCE                                         r  CLK100Hz/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.874     2.039    CLK100Hz/sclk_reg_0
    SLICE_X6Y93          FDCE                                         r  CLK100Hz/counter_reg[10]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X6Y93          FDCE (Hold_fdce_C_D)         0.121     1.643    CLK100Hz/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 MUX/CLK256Hz/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MUX/CLK256Hz/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.231ns (44.439%)  route 0.289ns (55.561%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.603     1.522    MUX/CLK256Hz/CLK
    SLICE_X3Y91          FDCE                                         r  MUX/CLK256Hz/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDCE (Prop_fdce_C_Q)         0.141     1.663 f  MUX/CLK256Hz/counter_reg[7]/Q
                         net (fo=2, routed)           0.149     1.812    MUX/CLK256Hz/counter_reg_n_0_[7]
    SLICE_X3Y92          LUT4 (Prop_lut4_I0_O)        0.045     1.857 r  MUX/CLK256Hz/counter[16]_i_5/O
                         net (fo=17, routed)          0.140     1.997    MUX/CLK256Hz/counter[16]_i_5_n_0
    SLICE_X3Y92          LUT5 (Prop_lut5_I3_O)        0.045     2.042 r  MUX/CLK256Hz/counter[10]_i_1/O
                         net (fo=1, routed)           0.000     2.042    MUX/CLK256Hz/counter[10]
    SLICE_X3Y92          FDCE                                         r  MUX/CLK256Hz/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.876     2.041    MUX/CLK256Hz/CLK
    SLICE_X3Y92          FDCE                                         r  MUX/CLK256Hz/counter_reg[10]/C
                         clock pessimism             -0.502     1.538    
    SLICE_X3Y92          FDCE (Hold_fdce_C_D)         0.092     1.630    MUX/CLK256Hz/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 MUX/CLK256Hz/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MUX/CLK256Hz/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.231ns (43.599%)  route 0.299ns (56.401%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.603     1.522    MUX/CLK256Hz/CLK
    SLICE_X3Y91          FDCE                                         r  MUX/CLK256Hz/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  MUX/CLK256Hz/counter_reg[6]/Q
                         net (fo=2, routed)           0.127     1.790    MUX/CLK256Hz/counter_reg_n_0_[6]
    SLICE_X4Y90          LUT4 (Prop_lut4_I3_O)        0.045     1.835 r  MUX/CLK256Hz/counter[16]_i_2/O
                         net (fo=17, routed)          0.172     2.007    MUX/CLK256Hz/counter[16]_i_2_n_0
    SLICE_X3Y90          LUT5 (Prop_lut5_I0_O)        0.045     2.052 r  MUX/CLK256Hz/counter[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.052    MUX/CLK256Hz/counter[2]
    SLICE_X3Y90          FDCE                                         r  MUX/CLK256Hz/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.876     2.041    MUX/CLK256Hz/CLK
    SLICE_X3Y90          FDCE                                         r  MUX/CLK256Hz/counter_reg[2]/C
                         clock pessimism             -0.502     1.538    
    SLICE_X3Y90          FDCE (Hold_fdce_C_D)         0.092     1.630    MUX/CLK256Hz/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.422    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X6Y91     CLK100Hz/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y93     CLK100Hz/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y93     CLK100Hz/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y93     CLK100Hz/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y94     CLK100Hz/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y94     CLK100Hz/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y94     CLK100Hz/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y94     CLK100Hz/counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y94     CLK100Hz/counter_reg[17]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X6Y91     CLK100Hz/counter_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X6Y91     CLK100Hz/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y93     CLK100Hz/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y93     CLK100Hz/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y93     CLK100Hz/counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y93     CLK100Hz/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y93     CLK100Hz/counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y93     CLK100Hz/counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y94     CLK100Hz/counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y94     CLK100Hz/counter_reg[13]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X6Y91     CLK100Hz/counter_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X6Y91     CLK100Hz/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y93     CLK100Hz/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y93     CLK100Hz/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y93     CLK100Hz/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y93     CLK100Hz/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y93     CLK100Hz/counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y93     CLK100Hz/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y94     CLK100Hz/counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y94     CLK100Hz/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           130 Endpoints
Min Delay           130 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MUX/an_reg[1]/C
                            (rising edge-triggered cell FDSE)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.614ns  (logic 3.974ns (46.131%)  route 4.640ns (53.869%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDSE                         0.000     0.000 r  MUX/an_reg[1]/C
    SLICE_X1Y93          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  MUX/an_reg[1]/Q
                         net (fo=1, routed)           4.640     5.096    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518     8.614 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.614    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MUX/bcd_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.415ns  (logic 4.387ns (52.134%)  route 4.028ns (47.866%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE                         0.000     0.000 r  MUX/bcd_reg[2]/C
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MUX/bcd_reg[2]/Q
                         net (fo=7, routed)           1.051     1.507    DECODER/bcd[2]
    SLICE_X0Y91          LUT4 (Prop_lut4_I1_O)        0.152     1.659 r  DECODER/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.977     4.636    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.779     8.415 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.415    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MUX/bcd_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.334ns  (logic 4.135ns (49.621%)  route 4.199ns (50.379%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE                         0.000     0.000 r  MUX/bcd_reg[2]/C
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MUX/bcd_reg[2]/Q
                         net (fo=7, routed)           1.051     1.507    DECODER/bcd[2]
    SLICE_X0Y91          LUT4 (Prop_lut4_I1_O)        0.124     1.631 r  DECODER/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.148     4.779    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555     8.334 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.334    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MUX/bcd_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.898ns  (logic 4.374ns (55.379%)  route 3.524ns (44.621%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE                         0.000     0.000 r  MUX/bcd_reg[0]/C
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MUX/bcd_reg[0]/Q
                         net (fo=7, routed)           1.037     1.493    DECODER/bcd[0]
    SLICE_X0Y91          LUT4 (Prop_lut4_I2_O)        0.154     1.647 r  DECODER/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.487     4.134    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.764     7.898 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.898    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MUX/bcd_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.797ns  (logic 4.366ns (56.000%)  route 3.431ns (44.000%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE                         0.000     0.000 r  MUX/bcd_reg[2]/C
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MUX/bcd_reg[2]/Q
                         net (fo=7, routed)           1.044     1.500    DECODER/bcd[2]
    SLICE_X0Y91          LUT4 (Prop_lut4_I1_O)        0.152     1.652 r  DECODER/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.387     4.039    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.758     7.797 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.797    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MUX/bcd_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.484ns  (logic 4.114ns (54.965%)  route 3.370ns (45.035%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE                         0.000     0.000 r  MUX/bcd_reg[0]/C
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MUX/bcd_reg[0]/Q
                         net (fo=7, routed)           1.037     1.493    DECODER/bcd[0]
    SLICE_X0Y91          LUT4 (Prop_lut4_I3_O)        0.124     1.617 r  DECODER/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.333     3.950    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534     7.484 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.484    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MUX/an_reg[5]/C
                            (rising edge-triggered cell FDSE)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.287ns  (logic 4.165ns (57.164%)  route 3.121ns (42.836%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDSE                         0.000     0.000 r  MUX/an_reg[5]/C
    SLICE_X1Y93          FDSE (Prop_fdse_C_Q)         0.419     0.419 r  MUX/an_reg[5]/Q
                         net (fo=1, routed)           3.121     3.540    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.746     7.287 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.287    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MUX/an_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.138ns  (logic 4.009ns (56.171%)  route 3.128ns (43.829%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE                         0.000     0.000 r  MUX/an_reg[0]/C
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MUX/an_reg[0]/Q
                         net (fo=1, routed)           3.128     3.584    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.553     7.138 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.138    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MUX/bcd_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.035ns  (logic 4.073ns (57.900%)  route 2.962ns (42.100%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE                         0.000     0.000 r  MUX/bcd_reg[2]/C
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MUX/bcd_reg[2]/Q
                         net (fo=7, routed)           1.044     1.500    DECODER/bcd[2]
    SLICE_X0Y91          LUT4 (Prop_lut4_I3_O)        0.124     1.624 r  DECODER/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.918     3.542    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493     7.035 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.035    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MUX/bcd_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.659ns  (logic 4.117ns (61.828%)  route 2.542ns (38.172%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE                         0.000     0.000 r  MUX/bcd_reg[2]/C
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MUX/bcd_reg[2]/Q
                         net (fo=7, routed)           0.872     1.328    DECODER/bcd[2]
    SLICE_X1Y91          LUT4 (Prop_lut4_I2_O)        0.124     1.452 r  DECODER/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.670     3.122    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537     6.659 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.659    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dsec_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dsec_ready_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.186ns (60.767%)  route 0.120ns (39.233%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDCE                         0.000     0.000 r  dsec_reg[0]/C
    SLICE_X0Y89          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  dsec_reg[0]/Q
                         net (fo=6, routed)           0.120     0.261    dsec_reg_n_0_[0]
    SLICE_X1Y89          LUT6 (Prop_lut6_I3_O)        0.045     0.306 r  dsec_ready_i_1/O
                         net (fo=1, routed)           0.000     0.306    dsec_ready_i_1_n_0
    SLICE_X1Y89          FDRE                                         r  dsec_ready_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 min_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            min_ready_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.186ns (60.563%)  route 0.121ns (39.437%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDCE                         0.000     0.000 r  min_reg[1]/C
    SLICE_X0Y90          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  min_reg[1]/Q
                         net (fo=5, routed)           0.121     0.262    min_reg_n_0_[1]
    SLICE_X1Y90          LUT6 (Prop_lut6_I2_O)        0.045     0.307 r  min_ready_i_1/O
                         net (fo=1, routed)           0.000     0.307    min_ready_i_1_n_0
    SLICE_X1Y90          FDRE                                         r  min_ready_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sec_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sec_ready_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.186ns (60.340%)  route 0.122ns (39.660%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDCE                         0.000     0.000 r  sec_reg[0]/C
    SLICE_X0Y94          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sec_reg[0]/Q
                         net (fo=6, routed)           0.122     0.263    sec_reg_n_0_[0]
    SLICE_X1Y94          LUT6 (Prop_lut6_I3_O)        0.045     0.308 r  sec_ready_i_1/O
                         net (fo=1, routed)           0.000     0.308    sec_ready_i_1_n_0
    SLICE_X1Y94          FDRE                                         r  sec_ready_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hour_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hour_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.183ns (50.649%)  route 0.178ns (49.351%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDCE                         0.000     0.000 r  hour_reg[0]/C
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  hour_reg[0]/Q
                         net (fo=5, routed)           0.178     0.319    hour[0]
    SLICE_X5Y91          LUT4 (Prop_lut4_I0_O)        0.042     0.361 r  hour[2]_i_1/O
                         net (fo=1, routed)           0.000     0.361    hour[2]_i_1_n_0
    SLICE_X5Y91          FDCE                                         r  hour_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmin_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tmin_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDCE                         0.000     0.000 r  tmin_reg[1]/C
    SLICE_X5Y92          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  tmin_reg[1]/Q
                         net (fo=4, routed)           0.180     0.321    tmin_reg_n_0_[1]
    SLICE_X5Y92          LUT3 (Prop_lut3_I0_O)        0.042     0.363 r  tmin[2]_i_1/O
                         net (fo=1, routed)           0.000     0.363    tmin[2]_i_1_n_0
    SLICE_X5Y92          FDCE                                         r  tmin_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hour_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hour_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.186ns (51.055%)  route 0.178ns (48.945%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDCE                         0.000     0.000 r  hour_reg[0]/C
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  hour_reg[0]/Q
                         net (fo=5, routed)           0.178     0.319    hour[0]
    SLICE_X5Y91          LUT1 (Prop_lut1_I0_O)        0.045     0.364 r  hour[0]_i_1/O
                         net (fo=1, routed)           0.000     0.364    hour[0]_i_1_n_0
    SLICE_X5Y91          FDCE                                         r  hour_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hour_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hour_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.184ns (50.506%)  route 0.180ns (49.494%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDCE                         0.000     0.000 r  hour_reg[0]/C
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  hour_reg[0]/Q
                         net (fo=5, routed)           0.180     0.321    hour[0]
    SLICE_X5Y91          LUT4 (Prop_lut4_I0_O)        0.043     0.364 r  hour[3]_i_1/O
                         net (fo=1, routed)           0.000     0.364    hour[3]_i_1_n_0
    SLICE_X5Y91          FDCE                                         r  hour_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hour_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hour_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.776%)  route 0.180ns (49.224%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDCE                         0.000     0.000 r  hour_reg[0]/C
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  hour_reg[0]/Q
                         net (fo=5, routed)           0.180     0.321    hour[0]
    SLICE_X5Y91          LUT4 (Prop_lut4_I0_O)        0.045     0.366 r  hour[1]_i_1/O
                         net (fo=1, routed)           0.000     0.366    hour[1]_i_1_n_0
    SLICE_X5Y91          FDCE                                         r  hour_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmin_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tmin_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDCE                         0.000     0.000 r  tmin_reg[1]/C
    SLICE_X5Y92          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  tmin_reg[1]/Q
                         net (fo=4, routed)           0.180     0.321    tmin_reg_n_0_[1]
    SLICE_X5Y92          LUT3 (Prop_lut3_I0_O)        0.045     0.366 r  tmin[1]_i_1/O
                         net (fo=1, routed)           0.000     0.366    tmin[1]_i_1_n_0
    SLICE_X5Y92          FDCE                                         r  tmin_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tsec_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tsec_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.183ns (49.756%)  route 0.185ns (50.244%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE                         0.000     0.000 r  tsec_reg[1]/C
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  tsec_reg[1]/Q
                         net (fo=4, routed)           0.185     0.326    tsec_reg_n_0_[1]
    SLICE_X0Y92          LUT3 (Prop_lut3_I0_O)        0.042     0.368 r  tsec[2]_i_1/O
                         net (fo=1, routed)           0.000     0.368    tsec[2]_i_1_n_0
    SLICE_X0Y92          FDCE                                         r  tsec_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            38 Endpoints
Min Delay            38 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            CLK100Hz/counter_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.168ns  (logic 1.478ns (35.452%)  route 2.690ns (64.548%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  RESET_IBUF_inst/O
                         net (fo=78, routed)          2.690     4.168    CLK100Hz/RESET_IBUF
    SLICE_X6Y92          FDCE                                         f  CLK100Hz/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.602     5.025    CLK100Hz/sclk_reg_0
    SLICE_X6Y92          FDCE                                         r  CLK100Hz/counter_reg[5]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            CLK100Hz/counter_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.168ns  (logic 1.478ns (35.452%)  route 2.690ns (64.548%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  RESET_IBUF_inst/O
                         net (fo=78, routed)          2.690     4.168    CLK100Hz/RESET_IBUF
    SLICE_X6Y92          FDCE                                         f  CLK100Hz/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.602     5.025    CLK100Hz/sclk_reg_0
    SLICE_X6Y92          FDCE                                         r  CLK100Hz/counter_reg[7]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            CLK100Hz/counter_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.168ns  (logic 1.478ns (35.452%)  route 2.690ns (64.548%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  RESET_IBUF_inst/O
                         net (fo=78, routed)          2.690     4.168    CLK100Hz/RESET_IBUF
    SLICE_X6Y92          FDCE                                         f  CLK100Hz/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.602     5.025    CLK100Hz/sclk_reg_0
    SLICE_X6Y92          FDCE                                         r  CLK100Hz/counter_reg[8]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            CLK100Hz/counter_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.168ns  (logic 1.478ns (35.452%)  route 2.690ns (64.548%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  RESET_IBUF_inst/O
                         net (fo=78, routed)          2.690     4.168    CLK100Hz/RESET_IBUF
    SLICE_X6Y92          FDCE                                         f  CLK100Hz/counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.602     5.025    CLK100Hz/sclk_reg_0
    SLICE_X6Y92          FDCE                                         r  CLK100Hz/counter_reg[9]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            CLK100Hz/counter_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.079ns  (logic 1.478ns (36.227%)  route 2.601ns (63.773%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  RESET_IBUF_inst/O
                         net (fo=78, routed)          2.601     4.079    CLK100Hz/RESET_IBUF
    SLICE_X6Y94          FDCE                                         f  CLK100Hz/counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.603     5.026    CLK100Hz/sclk_reg_0
    SLICE_X6Y94          FDCE                                         r  CLK100Hz/counter_reg[15]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            CLK100Hz/counter_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.079ns  (logic 1.478ns (36.227%)  route 2.601ns (63.773%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  RESET_IBUF_inst/O
                         net (fo=78, routed)          2.601     4.079    CLK100Hz/RESET_IBUF
    SLICE_X6Y94          FDCE                                         f  CLK100Hz/counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.603     5.026    CLK100Hz/sclk_reg_0
    SLICE_X6Y94          FDCE                                         r  CLK100Hz/counter_reg[16]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            CLK100Hz/counter_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.079ns  (logic 1.478ns (36.227%)  route 2.601ns (63.773%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  RESET_IBUF_inst/O
                         net (fo=78, routed)          2.601     4.079    CLK100Hz/RESET_IBUF
    SLICE_X6Y94          FDCE                                         f  CLK100Hz/counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.603     5.026    CLK100Hz/sclk_reg_0
    SLICE_X6Y94          FDCE                                         r  CLK100Hz/counter_reg[17]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            CLK100Hz/counter_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.079ns  (logic 1.478ns (36.227%)  route 2.601ns (63.773%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  RESET_IBUF_inst/O
                         net (fo=78, routed)          2.601     4.079    CLK100Hz/RESET_IBUF
    SLICE_X6Y94          FDCE                                         f  CLK100Hz/counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.603     5.026    CLK100Hz/sclk_reg_0
    SLICE_X6Y94          FDCE                                         r  CLK100Hz/counter_reg[18]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            CLK100Hz/counter_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.029ns  (logic 1.478ns (36.670%)  route 2.552ns (63.330%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  RESET_IBUF_inst/O
                         net (fo=78, routed)          2.552     4.029    CLK100Hz/RESET_IBUF
    SLICE_X6Y91          FDPE                                         f  CLK100Hz/counter_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.602     5.025    CLK100Hz/sclk_reg_0
    SLICE_X6Y91          FDPE                                         r  CLK100Hz/counter_reg[0]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            CLK100Hz/counter_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.029ns  (logic 1.478ns (36.670%)  route 2.552ns (63.330%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  RESET_IBUF_inst/O
                         net (fo=78, routed)          2.552     4.029    CLK100Hz/RESET_IBUF
    SLICE_X6Y91          FDCE                                         f  CLK100Hz/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.602     5.025    CLK100Hz/sclk_reg_0
    SLICE_X6Y91          FDCE                                         r  CLK100Hz/counter_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            MUX/CLK256Hz/counter_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.838ns  (logic 0.245ns (29.280%)  route 0.593ns (70.720%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  RESET_IBUF_inst/O
                         net (fo=78, routed)          0.593     0.838    MUX/CLK256Hz/RESET_IBUF
    SLICE_X3Y93          FDCE                                         f  MUX/CLK256Hz/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.877     2.042    MUX/CLK256Hz/CLK
    SLICE_X3Y93          FDCE                                         r  MUX/CLK256Hz/counter_reg[13]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            MUX/CLK256Hz/counter_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.838ns  (logic 0.245ns (29.280%)  route 0.593ns (70.720%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  RESET_IBUF_inst/O
                         net (fo=78, routed)          0.593     0.838    MUX/CLK256Hz/RESET_IBUF
    SLICE_X3Y93          FDCE                                         f  MUX/CLK256Hz/counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.877     2.042    MUX/CLK256Hz/CLK
    SLICE_X3Y93          FDCE                                         r  MUX/CLK256Hz/counter_reg[14]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            MUX/CLK256Hz/counter_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.838ns  (logic 0.245ns (29.280%)  route 0.593ns (70.720%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  RESET_IBUF_inst/O
                         net (fo=78, routed)          0.593     0.838    MUX/CLK256Hz/RESET_IBUF
    SLICE_X3Y93          FDCE                                         f  MUX/CLK256Hz/counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.877     2.042    MUX/CLK256Hz/CLK
    SLICE_X3Y93          FDCE                                         r  MUX/CLK256Hz/counter_reg[15]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            MUX/CLK256Hz/counter_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.838ns  (logic 0.245ns (29.280%)  route 0.593ns (70.720%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  RESET_IBUF_inst/O
                         net (fo=78, routed)          0.593     0.838    MUX/CLK256Hz/RESET_IBUF
    SLICE_X3Y93          FDCE                                         f  MUX/CLK256Hz/counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.877     2.042    MUX/CLK256Hz/CLK
    SLICE_X3Y93          FDCE                                         r  MUX/CLK256Hz/counter_reg[16]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            CLK100Hz/counter_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.852ns  (logic 0.245ns (28.812%)  route 0.606ns (71.188%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  RESET_IBUF_inst/O
                         net (fo=78, routed)          0.606     0.852    CLK100Hz/RESET_IBUF
    SLICE_X5Y94          FDCE                                         f  CLK100Hz/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.874     2.039    CLK100Hz/sclk_reg_0
    SLICE_X5Y94          FDCE                                         r  CLK100Hz/counter_reg[13]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            CLK100Hz/counter_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.852ns  (logic 0.245ns (28.812%)  route 0.606ns (71.188%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  RESET_IBUF_inst/O
                         net (fo=78, routed)          0.606     0.852    CLK100Hz/RESET_IBUF
    SLICE_X5Y94          FDCE                                         f  CLK100Hz/counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.874     2.039    CLK100Hz/sclk_reg_0
    SLICE_X5Y94          FDCE                                         r  CLK100Hz/counter_reg[14]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            CLK100Hz/sclk_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.852ns  (logic 0.245ns (28.812%)  route 0.606ns (71.188%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  RESET_IBUF_inst/O
                         net (fo=78, routed)          0.606     0.852    CLK100Hz/RESET_IBUF
    SLICE_X5Y94          FDCE                                         f  CLK100Hz/sclk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.874     2.039    CLK100Hz/sclk_reg_0
    SLICE_X5Y94          FDCE                                         r  CLK100Hz/sclk_reg/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            MUX/CLK256Hz/counter_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.857ns  (logic 0.245ns (28.651%)  route 0.611ns (71.349%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  RESET_IBUF_inst/O
                         net (fo=78, routed)          0.611     0.857    MUX/CLK256Hz/RESET_IBUF
    SLICE_X1Y92          FDCE                                         f  MUX/CLK256Hz/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.876     2.041    MUX/CLK256Hz/CLK
    SLICE_X1Y92          FDCE                                         r  MUX/CLK256Hz/counter_reg[11]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            MUX/CLK256Hz/counter_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.857ns  (logic 0.245ns (28.651%)  route 0.611ns (71.349%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  RESET_IBUF_inst/O
                         net (fo=78, routed)          0.611     0.857    MUX/CLK256Hz/RESET_IBUF
    SLICE_X1Y92          FDCE                                         f  MUX/CLK256Hz/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.876     2.041    MUX/CLK256Hz/CLK
    SLICE_X1Y92          FDCE                                         r  MUX/CLK256Hz/counter_reg[12]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            MUX/CLK256Hz/sclk_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.857ns  (logic 0.245ns (28.651%)  route 0.611ns (71.349%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  RESET_IBUF_inst/O
                         net (fo=78, routed)          0.611     0.857    MUX/CLK256Hz/RESET_IBUF
    SLICE_X1Y92          FDCE                                         f  MUX/CLK256Hz/sclk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.876     2.041    MUX/CLK256Hz/CLK
    SLICE_X1Y92          FDCE                                         r  MUX/CLK256Hz/sclk_reg/C





