// Seed: 1963787171
module module_0 (
    output uwire id_0,
    output uwire id_1,
    input supply0 id_2,
    input tri0 id_3,
    input wire id_4,
    output tri1 id_5
);
  assign id_5 = 1'd0;
  assign module_1.id_17 = 0;
endmodule
module module_1 (
    input logic id_0,
    output wand id_1,
    input wand id_2,
    input uwire id_3,
    input tri0 id_4,
    output tri1 id_5,
    input wand id_6,
    input supply0 id_7,
    output wor id_8,
    input wire id_9,
    output wor id_10,
    input wor id_11,
    input tri0 id_12,
    input tri id_13,
    output tri id_14,
    output wor id_15,
    output supply0 id_16,
    output logic id_17,
    input wire id_18,
    output wire id_19
);
  task id_21;
    output reg id_22;
    if (id_22) id_17 <= 1'h0;
    else begin : LABEL_0
      if ((id_18) << id_3) begin : LABEL_0
        id_21 <= id_0;
      end
    end
  endtask
  module_0 modCall_1 (
      id_14,
      id_10,
      id_2,
      id_4,
      id_9,
      id_19
  );
  wire id_23;
endmodule
