# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ECE4304L_Lab6_VHDL.srcs/sources_1/new/downcounter.vhd" \
"../../../../ECE4304L_Lab6_VHDL.srcs/sim_1/new/downcounter_tb.vhd" \

# Do not sort compile order
nosort
