adder_full(ia, ib, ic, os, oc)
{
wire:
	ts
	tc
chip:
	a0: adder_half
	a1: adder_half
chipview:
	a0(ia, ib, ts, tc)
	a1(ts, ic, os, oc)
}
