<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\OneDrive\UoG_challenge_course\TEST\impl\gwsynthesis\TEST.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\OneDrive\UoG_challenge_course\TEST\src\TEST.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>D:\OneDrive\UoG_challenge_course\TEST\src\TEST.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-5</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138FPG676AES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138B</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Oct 03 00:09:53 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.85V -40C ES</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.95V 100C ES</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>2119</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>2952</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>13</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>67</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk50M</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk50M </td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Base</td>
<td>50.000</td>
<td>20.000
<td>0.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td>gw_gao_inst_0/tck_ibuf/I </td>
</tr>
<tr>
<td>clk_out_0_6</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>ClockDivider460k_inst/clk_out_0_s2/Q </td>
</tr>
<tr>
<td>clk_out_1_6</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk50M</td>
<td>50.000(MHz)</td>
<td>270.430(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>tck_pad_i</td>
<td>20.000(MHz)</td>
<td>109.875(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>clk_out_0_6</td>
<td>100.000(MHz)</td>
<td>154.956(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>clk_out_1_6</td>
<td>100.000(MHz)</td>
<td>185.702(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk50M</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk50M</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_out_0_6</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_out_0_6</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_out_1_6</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_out_1_6</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.324</td>
<td>gw_gao_inst_0/u_la0_top/n15_s3/I0</td>
<td>ClockDivider460k_inst/clk_out_1_s2/D</td>
<td>clk_out_1_6:[F]</td>
<td>clk50M:[R]</td>
<td>5.000</td>
<td>-4.244</td>
<td>8.822</td>
</tr>
<tr>
<td>2</td>
<td>1.103</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/D</td>
<td>clk_out_1_6:[R]</td>
<td>tck_pad_i:[F]</td>
<td>5.000</td>
<td>-0.455</td>
<td>4.309</td>
</tr>
<tr>
<td>3</td>
<td>3.166</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0/D</td>
<td>tck_pad_i:[F]</td>
<td>clk_out_1_6:[R]</td>
<td>5.000</td>
<td>0.442</td>
<td>1.294</td>
</tr>
<tr>
<td>4</td>
<td>3.313</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0/D</td>
<td>tck_pad_i:[F]</td>
<td>clk_out_1_6:[R]</td>
<td>5.000</td>
<td>0.446</td>
<td>1.143</td>
</tr>
<tr>
<td>5</td>
<td>3.441</td>
<td>ClockDivider460k_inst/n46_s3/I0</td>
<td>ClockDivider460k_inst/clk_out_0_s2/D</td>
<td>clk_out_0_6:[F]</td>
<td>clk50M:[R]</td>
<td>5.000</td>
<td>-4.237</td>
<td>5.698</td>
</tr>
<tr>
<td>6</td>
<td>3.547</td>
<td>data_counter_6_s0/Q</td>
<td>data_out_tmp_5_s0/CE</td>
<td>clk_out_0_6:[R]</td>
<td>clk_out_0_6:[R]</td>
<td>10.000</td>
<td>-0.010</td>
<td>6.153</td>
</tr>
<tr>
<td>7</td>
<td>3.547</td>
<td>data_counter_6_s0/Q</td>
<td>data_out_tmp_6_s0/CE</td>
<td>clk_out_0_6:[R]</td>
<td>clk_out_0_6:[R]</td>
<td>10.000</td>
<td>-0.010</td>
<td>6.153</td>
</tr>
<tr>
<td>8</td>
<td>3.760</td>
<td>data_counter_6_s0/Q</td>
<td>data_out_tmp_0_s0/CE</td>
<td>clk_out_0_6:[R]</td>
<td>clk_out_0_6:[R]</td>
<td>10.000</td>
<td>-0.020</td>
<td>5.949</td>
</tr>
<tr>
<td>9</td>
<td>3.760</td>
<td>data_counter_6_s0/Q</td>
<td>data_out_tmp_1_s0/CE</td>
<td>clk_out_0_6:[R]</td>
<td>clk_out_0_6:[R]</td>
<td>10.000</td>
<td>-0.020</td>
<td>5.949</td>
</tr>
<tr>
<td>10</td>
<td>3.760</td>
<td>data_counter_6_s0/Q</td>
<td>data_out_tmp_2_s0/CE</td>
<td>clk_out_0_6:[R]</td>
<td>clk_out_0_6:[R]</td>
<td>10.000</td>
<td>-0.020</td>
<td>5.949</td>
</tr>
<tr>
<td>11</td>
<td>3.760</td>
<td>data_counter_6_s0/Q</td>
<td>data_out_tmp_3_s0/CE</td>
<td>clk_out_0_6:[R]</td>
<td>clk_out_0_6:[R]</td>
<td>10.000</td>
<td>-0.020</td>
<td>5.949</td>
</tr>
<tr>
<td>12</td>
<td>3.760</td>
<td>data_counter_6_s0/Q</td>
<td>data_out_tmp_4_s0/CE</td>
<td>clk_out_0_6:[R]</td>
<td>clk_out_0_6:[R]</td>
<td>10.000</td>
<td>-0.020</td>
<td>5.949</td>
</tr>
<tr>
<td>13</td>
<td>3.760</td>
<td>data_counter_6_s0/Q</td>
<td>data_out_tmp_7_s0/CE</td>
<td>clk_out_0_6:[R]</td>
<td>clk_out_0_6:[R]</td>
<td>10.000</td>
<td>-0.020</td>
<td>5.949</td>
</tr>
<tr>
<td>14</td>
<td>4.053</td>
<td>UART_RX_inst/UART_DATA_6_s0/Q</td>
<td>data_counter_0_s0/RESET</td>
<td>clk_out_0_6:[R]</td>
<td>clk_out_0_6:[R]</td>
<td>10.000</td>
<td>0.050</td>
<td>5.525</td>
</tr>
<tr>
<td>15</td>
<td>4.147</td>
<td>UART_RX_inst/UART_DATA_6_s0/Q</td>
<td>data_counter_15_s0/RESET</td>
<td>clk_out_0_6:[R]</td>
<td>clk_out_0_6:[R]</td>
<td>10.000</td>
<td>0.062</td>
<td>5.419</td>
</tr>
<tr>
<td>16</td>
<td>4.147</td>
<td>UART_RX_inst/UART_DATA_6_s0/Q</td>
<td>data_counter_13_s0/RESET</td>
<td>clk_out_0_6:[R]</td>
<td>clk_out_0_6:[R]</td>
<td>10.000</td>
<td>0.062</td>
<td>5.419</td>
</tr>
<tr>
<td>17</td>
<td>4.147</td>
<td>UART_RX_inst/UART_DATA_6_s0/Q</td>
<td>data_counter_14_s0/RESET</td>
<td>clk_out_0_6:[R]</td>
<td>clk_out_0_6:[R]</td>
<td>10.000</td>
<td>0.062</td>
<td>5.419</td>
</tr>
<tr>
<td>18</td>
<td>4.320</td>
<td>data_counter_6_s0/Q</td>
<td>data_out_tmp_9_s0/CE</td>
<td>clk_out_0_6:[R]</td>
<td>clk_out_0_6:[R]</td>
<td>10.000</td>
<td>0.003</td>
<td>5.365</td>
</tr>
<tr>
<td>19</td>
<td>4.383</td>
<td>UART_RX_inst/UART_DATA_6_s0/Q</td>
<td>data_counter_1_s0/SET</td>
<td>clk_out_0_6:[R]</td>
<td>clk_out_0_6:[R]</td>
<td>10.000</td>
<td>0.062</td>
<td>5.182</td>
</tr>
<tr>
<td>20</td>
<td>4.383</td>
<td>UART_RX_inst/UART_DATA_6_s0/Q</td>
<td>data_counter_2_s0/RESET</td>
<td>clk_out_0_6:[R]</td>
<td>clk_out_0_6:[R]</td>
<td>10.000</td>
<td>0.062</td>
<td>5.182</td>
</tr>
<tr>
<td>21</td>
<td>4.383</td>
<td>UART_RX_inst/UART_DATA_6_s0/Q</td>
<td>data_counter_3_s0/RESET</td>
<td>clk_out_0_6:[R]</td>
<td>clk_out_0_6:[R]</td>
<td>10.000</td>
<td>0.062</td>
<td>5.182</td>
</tr>
<tr>
<td>22</td>
<td>4.383</td>
<td>UART_RX_inst/UART_DATA_6_s0/Q</td>
<td>data_counter_4_s0/RESET</td>
<td>clk_out_0_6:[R]</td>
<td>clk_out_0_6:[R]</td>
<td>10.000</td>
<td>0.062</td>
<td>5.182</td>
</tr>
<tr>
<td>23</td>
<td>4.383</td>
<td>UART_RX_inst/UART_DATA_6_s0/Q</td>
<td>data_counter_5_s0/RESET</td>
<td>clk_out_0_6:[R]</td>
<td>clk_out_0_6:[R]</td>
<td>10.000</td>
<td>0.062</td>
<td>5.182</td>
</tr>
<tr>
<td>24</td>
<td>4.383</td>
<td>UART_RX_inst/UART_DATA_6_s0/Q</td>
<td>data_counter_6_s0/RESET</td>
<td>clk_out_0_6:[R]</td>
<td>clk_out_0_6:[R]</td>
<td>10.000</td>
<td>0.062</td>
<td>5.182</td>
</tr>
<tr>
<td>25</td>
<td>4.392</td>
<td>UART_RX_inst/UART_DATA_6_s0/Q</td>
<td>data_counter_7_s0/RESET</td>
<td>clk_out_0_6:[R]</td>
<td>clk_out_0_6:[R]</td>
<td>10.000</td>
<td>0.053</td>
<td>5.182</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.329</td>
<td>data_counter_14_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_46_s0/D</td>
<td>clk_out_0_6:[R]</td>
<td>clk_out_1_6:[R]</td>
<td>0.000</td>
<td>-1.803</td>
<td>0.485</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.329</td>
<td>data_counter_15_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_47_s0/D</td>
<td>clk_out_0_6:[R]</td>
<td>clk_out_1_6:[R]</td>
<td>0.000</td>
<td>-1.803</td>
<td>0.485</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.320</td>
<td>data_counter_9_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_41_s0/D</td>
<td>clk_out_0_6:[R]</td>
<td>clk_out_1_6:[R]</td>
<td>0.000</td>
<td>-1.793</td>
<td>0.509</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.213</td>
<td>data_out_tmp_9_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_9_s0/D</td>
<td>clk_out_0_6:[R]</td>
<td>clk_out_1_6:[R]</td>
<td>0.000</td>
<td>-1.812</td>
<td>0.610</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.211</td>
<td>UART_RX_inst/UART_DATA_0_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/D</td>
<td>clk_out_0_6:[R]</td>
<td>clk_out_1_6:[R]</td>
<td>0.000</td>
<td>-1.783</td>
<td>0.584</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-1.206</td>
<td>data_counter_5_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_37_s0/D</td>
<td>clk_out_0_6:[R]</td>
<td>clk_out_1_6:[R]</td>
<td>0.000</td>
<td>-1.803</td>
<td>0.607</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-1.203</td>
<td>data_out_tmp_5_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_5_s0/D</td>
<td>clk_out_0_6:[R]</td>
<td>clk_out_1_6:[R]</td>
<td>0.000</td>
<td>-1.801</td>
<td>0.609</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-1.197</td>
<td>UART_RX_inst/UART_DATA_4_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_4_s0/D</td>
<td>clk_out_0_6:[R]</td>
<td>clk_out_1_6:[R]</td>
<td>0.000</td>
<td>-1.791</td>
<td>0.605</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-1.193</td>
<td>data_counter_12_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_44_s0/D</td>
<td>clk_out_0_6:[R]</td>
<td>clk_out_1_6:[R]</td>
<td>0.000</td>
<td>-1.798</td>
<td>0.616</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-1.191</td>
<td>data_counter_1_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_33_s0/D</td>
<td>clk_out_0_6:[R]</td>
<td>clk_out_1_6:[R]</td>
<td>0.000</td>
<td>-1.803</td>
<td>0.623</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-1.191</td>
<td>data_counter_6_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_38_s0/D</td>
<td>clk_out_0_6:[R]</td>
<td>clk_out_1_6:[R]</td>
<td>0.000</td>
<td>-1.797</td>
<td>0.618</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-1.189</td>
<td>UART_RX_inst/UART_DATA_1_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_1_s0/D</td>
<td>clk_out_0_6:[R]</td>
<td>clk_out_1_6:[R]</td>
<td>0.000</td>
<td>-1.783</td>
<td>0.605</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-1.188</td>
<td>UART_RX_inst/UART_DATA_2_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_2_s0/D</td>
<td>clk_out_0_6:[R]</td>
<td>clk_out_1_6:[R]</td>
<td>0.000</td>
<td>-1.791</td>
<td>0.614</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-1.186</td>
<td>data_out_tmp_4_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_4_s0/D</td>
<td>clk_out_0_6:[R]</td>
<td>clk_out_1_6:[R]</td>
<td>0.000</td>
<td>-1.796</td>
<td>0.621</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-1.146</td>
<td>data_counter_13_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_45_s0/D</td>
<td>clk_out_0_6:[R]</td>
<td>clk_out_1_6:[R]</td>
<td>0.000</td>
<td>-1.799</td>
<td>0.664</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-1.115</td>
<td>data_counter_7_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_39_s0/D</td>
<td>clk_out_0_6:[R]</td>
<td>clk_out_1_6:[R]</td>
<td>0.000</td>
<td>-1.802</td>
<td>0.699</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-1.115</td>
<td>data_counter_8_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_40_s0/D</td>
<td>clk_out_0_6:[R]</td>
<td>clk_out_1_6:[R]</td>
<td>0.000</td>
<td>-1.802</td>
<td>0.699</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-1.109</td>
<td>data_out_tmp_6_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_6_s0/D</td>
<td>clk_out_0_6:[R]</td>
<td>clk_out_1_6:[R]</td>
<td>0.000</td>
<td>-1.801</td>
<td>0.703</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-1.095</td>
<td>data_out_tmp_12_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s0/D</td>
<td>clk_out_0_6:[R]</td>
<td>clk_out_1_6:[R]</td>
<td>0.000</td>
<td>-1.808</td>
<td>0.724</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-1.094</td>
<td>data_out_tmp_15_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_15_s0/D</td>
<td>clk_out_0_6:[R]</td>
<td>clk_out_1_6:[R]</td>
<td>0.000</td>
<td>-1.814</td>
<td>0.731</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-1.076</td>
<td>data_counter_10_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_42_s0/D</td>
<td>clk_out_0_6:[R]</td>
<td>clk_out_1_6:[R]</td>
<td>0.000</td>
<td>-1.802</td>
<td>0.738</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-1.074</td>
<td>data_counter_0_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_32_s0/D</td>
<td>clk_out_0_6:[R]</td>
<td>clk_out_1_6:[R]</td>
<td>0.000</td>
<td>-1.804</td>
<td>0.741</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-1.070</td>
<td>UART_RX_inst/UART_DATA_6_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_6_s0/D</td>
<td>clk_out_0_6:[R]</td>
<td>clk_out_1_6:[R]</td>
<td>0.000</td>
<td>-1.786</td>
<td>0.727</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-1.068</td>
<td>UART_RX_inst/UART_DATA_5_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_5_s0/D</td>
<td>clk_out_0_6:[R]</td>
<td>clk_out_1_6:[R]</td>
<td>0.000</td>
<td>-1.791</td>
<td>0.734</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-1.067</td>
<td>data_out_15_s2/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_31_s0/D</td>
<td>clk_out_0_6:[R]</td>
<td>clk_out_1_6:[R]</td>
<td>0.000</td>
<td>-1.797</td>
<td>0.741</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>2.489</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_0_s0/CLEAR</td>
<td>clk_out_1_6:[F]</td>
<td>clk_out_1_6:[R]</td>
<td>5.000</td>
<td>-0.612</td>
<td>2.776</td>
</tr>
<tr>
<td>2</td>
<td>2.489</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_1_s0/CLEAR</td>
<td>clk_out_1_6:[F]</td>
<td>clk_out_1_6:[R]</td>
<td>5.000</td>
<td>-0.612</td>
<td>2.776</td>
</tr>
<tr>
<td>3</td>
<td>2.489</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_2_s0/CLEAR</td>
<td>clk_out_1_6:[F]</td>
<td>clk_out_1_6:[R]</td>
<td>5.000</td>
<td>-0.612</td>
<td>2.776</td>
</tr>
<tr>
<td>4</td>
<td>2.761</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0/CLEAR</td>
<td>clk_out_1_6:[F]</td>
<td>clk_out_1_6:[R]</td>
<td>5.000</td>
<td>-0.600</td>
<td>2.491</td>
</tr>
<tr>
<td>5</td>
<td>2.851</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/CLEAR</td>
<td>clk_out_1_6:[F]</td>
<td>clk_out_1_6:[R]</td>
<td>5.000</td>
<td>-0.600</td>
<td>2.401</td>
</tr>
<tr>
<td>6</td>
<td>2.851</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_12_s1/CLEAR</td>
<td>clk_out_1_6:[F]</td>
<td>clk_out_1_6:[R]</td>
<td>5.000</td>
<td>-0.600</td>
<td>2.401</td>
</tr>
<tr>
<td>7</td>
<td>2.903</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/CLEAR</td>
<td>clk_out_1_6:[F]</td>
<td>clk_out_1_6:[R]</td>
<td>5.000</td>
<td>-0.615</td>
<td>2.365</td>
</tr>
<tr>
<td>8</td>
<td>2.903</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_1_s0/CLEAR</td>
<td>clk_out_1_6:[F]</td>
<td>clk_out_1_6:[R]</td>
<td>5.000</td>
<td>-0.615</td>
<td>2.365</td>
</tr>
<tr>
<td>9</td>
<td>2.903</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_3_s0/CLEAR</td>
<td>clk_out_1_6:[F]</td>
<td>clk_out_1_6:[R]</td>
<td>5.000</td>
<td>-0.615</td>
<td>2.365</td>
</tr>
<tr>
<td>10</td>
<td>2.903</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLEAR</td>
<td>clk_out_1_6:[F]</td>
<td>clk_out_1_6:[R]</td>
<td>5.000</td>
<td>-0.615</td>
<td>2.365</td>
</tr>
<tr>
<td>11</td>
<td>2.903</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_1_s0/CLEAR</td>
<td>clk_out_1_6:[F]</td>
<td>clk_out_1_6:[R]</td>
<td>5.000</td>
<td>-0.615</td>
<td>2.365</td>
</tr>
<tr>
<td>12</td>
<td>2.903</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_3_s0/CLEAR</td>
<td>clk_out_1_6:[F]</td>
<td>clk_out_1_6:[R]</td>
<td>5.000</td>
<td>-0.615</td>
<td>2.365</td>
</tr>
<tr>
<td>13</td>
<td>3.050</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0/CLEAR</td>
<td>clk_out_1_6:[F]</td>
<td>clk_out_1_6:[R]</td>
<td>5.000</td>
<td>-0.589</td>
<td>2.191</td>
</tr>
<tr>
<td>14</td>
<td>3.052</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLEAR</td>
<td>clk_out_1_6:[F]</td>
<td>clk_out_1_6:[R]</td>
<td>5.000</td>
<td>-0.591</td>
<td>2.191</td>
</tr>
<tr>
<td>15</td>
<td>3.052</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLEAR</td>
<td>clk_out_1_6:[F]</td>
<td>clk_out_1_6:[R]</td>
<td>5.000</td>
<td>-0.591</td>
<td>2.191</td>
</tr>
<tr>
<td>16</td>
<td>3.052</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/CLEAR</td>
<td>clk_out_1_6:[F]</td>
<td>clk_out_1_6:[R]</td>
<td>5.000</td>
<td>-0.591</td>
<td>2.191</td>
</tr>
<tr>
<td>17</td>
<td>3.052</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1/CLEAR</td>
<td>clk_out_1_6:[F]</td>
<td>clk_out_1_6:[R]</td>
<td>5.000</td>
<td>-0.591</td>
<td>2.191</td>
</tr>
<tr>
<td>18</td>
<td>3.064</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/CLEAR</td>
<td>clk_out_1_6:[F]</td>
<td>clk_out_1_6:[R]</td>
<td>5.000</td>
<td>-0.579</td>
<td>2.168</td>
</tr>
<tr>
<td>19</td>
<td>3.070</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLEAR</td>
<td>clk_out_1_6:[F]</td>
<td>clk_out_1_6:[R]</td>
<td>5.000</td>
<td>-0.585</td>
<td>2.168</td>
</tr>
<tr>
<td>20</td>
<td>3.070</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLEAR</td>
<td>clk_out_1_6:[F]</td>
<td>clk_out_1_6:[R]</td>
<td>5.000</td>
<td>-0.585</td>
<td>2.168</td>
</tr>
<tr>
<td>21</td>
<td>3.291</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1/CLEAR</td>
<td>clk_out_1_6:[F]</td>
<td>clk_out_1_6:[R]</td>
<td>5.000</td>
<td>-0.587</td>
<td>1.949</td>
</tr>
<tr>
<td>22</td>
<td>3.291</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1/CLEAR</td>
<td>clk_out_1_6:[F]</td>
<td>clk_out_1_6:[R]</td>
<td>5.000</td>
<td>-0.587</td>
<td>1.949</td>
</tr>
<tr>
<td>23</td>
<td>3.291</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0/CLEAR</td>
<td>clk_out_1_6:[F]</td>
<td>clk_out_1_6:[R]</td>
<td>5.000</td>
<td>-0.587</td>
<td>1.949</td>
</tr>
<tr>
<td>24</td>
<td>3.291</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0/CLEAR</td>
<td>clk_out_1_6:[F]</td>
<td>clk_out_1_6:[R]</td>
<td>5.000</td>
<td>-0.587</td>
<td>1.949</td>
</tr>
<tr>
<td>25</td>
<td>3.300</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_9_s1/CLEAR</td>
<td>clk_out_1_6:[F]</td>
<td>clk_out_1_6:[R]</td>
<td>5.000</td>
<td>-0.596</td>
<td>1.949</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.308</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLEAR</td>
<td>clk_out_1_6:[F]</td>
<td>tck_pad_i:[F]</td>
<td>0.000</td>
<td>-0.857</td>
<td>0.450</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.308</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLEAR</td>
<td>clk_out_1_6:[F]</td>
<td>tck_pad_i:[F]</td>
<td>0.000</td>
<td>-0.857</td>
<td>0.450</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.308</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLEAR</td>
<td>clk_out_1_6:[F]</td>
<td>tck_pad_i:[F]</td>
<td>0.000</td>
<td>-0.857</td>
<td>0.450</td>
</tr>
<tr>
<td>4</td>
<td>6.817</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3/CLEAR</td>
<td>clk_out_1_6:[F]</td>
<td>clk_out_1_6:[R]</td>
<td>-5.000</td>
<td>1.181</td>
<td>0.447</td>
</tr>
<tr>
<td>5</td>
<td>6.817</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1/CLEAR</td>
<td>clk_out_1_6:[F]</td>
<td>clk_out_1_6:[R]</td>
<td>-5.000</td>
<td>1.181</td>
<td>0.447</td>
</tr>
<tr>
<td>6</td>
<td>6.817</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0/CLEAR</td>
<td>clk_out_1_6:[F]</td>
<td>clk_out_1_6:[R]</td>
<td>-5.000</td>
<td>1.181</td>
<td>0.447</td>
</tr>
<tr>
<td>7</td>
<td>6.821</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1/CLEAR</td>
<td>clk_out_1_6:[F]</td>
<td>clk_out_1_6:[R]</td>
<td>-5.000</td>
<td>1.182</td>
<td>0.450</td>
</tr>
<tr>
<td>8</td>
<td>6.821</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1/CLEAR</td>
<td>clk_out_1_6:[F]</td>
<td>clk_out_1_6:[R]</td>
<td>-5.000</td>
<td>1.182</td>
<td>0.450</td>
</tr>
<tr>
<td>9</td>
<td>7.133</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1/CLEAR</td>
<td>clk_out_1_6:[F]</td>
<td>clk_out_1_6:[R]</td>
<td>-5.000</td>
<td>1.171</td>
<td>0.774</td>
</tr>
<tr>
<td>10</td>
<td>7.135</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLEAR</td>
<td>clk_out_1_6:[F]</td>
<td>clk_out_1_6:[R]</td>
<td>-5.000</td>
<td>1.172</td>
<td>0.774</td>
</tr>
<tr>
<td>11</td>
<td>7.135</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLEAR</td>
<td>clk_out_1_6:[F]</td>
<td>clk_out_1_6:[R]</td>
<td>-5.000</td>
<td>1.172</td>
<td>0.774</td>
</tr>
<tr>
<td>12</td>
<td>7.135</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLEAR</td>
<td>clk_out_1_6:[F]</td>
<td>clk_out_1_6:[R]</td>
<td>-5.000</td>
<td>1.172</td>
<td>0.774</td>
</tr>
<tr>
<td>13</td>
<td>7.135</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLEAR</td>
<td>clk_out_1_6:[F]</td>
<td>clk_out_1_6:[R]</td>
<td>-5.000</td>
<td>1.172</td>
<td>0.774</td>
</tr>
<tr>
<td>14</td>
<td>7.135</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/CLEAR</td>
<td>clk_out_1_6:[F]</td>
<td>clk_out_1_6:[R]</td>
<td>-5.000</td>
<td>1.172</td>
<td>0.774</td>
</tr>
<tr>
<td>15</td>
<td>7.135</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1/CLEAR</td>
<td>clk_out_1_6:[F]</td>
<td>clk_out_1_6:[R]</td>
<td>-5.000</td>
<td>1.172</td>
<td>0.774</td>
</tr>
<tr>
<td>16</td>
<td>7.135</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_6_s1/CLEAR</td>
<td>clk_out_1_6:[F]</td>
<td>clk_out_1_6:[R]</td>
<td>-5.000</td>
<td>1.172</td>
<td>0.774</td>
</tr>
<tr>
<td>17</td>
<td>7.274</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLEAR</td>
<td>clk_out_1_6:[F]</td>
<td>clk_out_1_6:[R]</td>
<td>-5.000</td>
<td>1.174</td>
<td>0.911</td>
</tr>
<tr>
<td>18</td>
<td>7.279</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1/CLEAR</td>
<td>clk_out_1_6:[F]</td>
<td>clk_out_1_6:[R]</td>
<td>-5.000</td>
<td>1.179</td>
<td>0.911</td>
</tr>
<tr>
<td>19</td>
<td>7.279</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_1_s0/CLEAR</td>
<td>clk_out_1_6:[F]</td>
<td>clk_out_1_6:[R]</td>
<td>-5.000</td>
<td>1.179</td>
<td>0.911</td>
</tr>
<tr>
<td>20</td>
<td>7.279</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0/CLEAR</td>
<td>clk_out_1_6:[F]</td>
<td>clk_out_1_6:[R]</td>
<td>-5.000</td>
<td>1.179</td>
<td>0.911</td>
</tr>
<tr>
<td>21</td>
<td>7.396</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/CLEAR</td>
<td>clk_out_1_6:[F]</td>
<td>clk_out_1_6:[R]</td>
<td>-5.000</td>
<td>1.176</td>
<td>1.031</td>
</tr>
<tr>
<td>22</td>
<td>7.403</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_8_s1/CLEAR</td>
<td>clk_out_1_6:[F]</td>
<td>clk_out_1_6:[R]</td>
<td>-5.000</td>
<td>1.181</td>
<td>1.034</td>
</tr>
<tr>
<td>23</td>
<td>7.403</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLEAR</td>
<td>clk_out_1_6:[F]</td>
<td>clk_out_1_6:[R]</td>
<td>-5.000</td>
<td>1.181</td>
<td>1.034</td>
</tr>
<tr>
<td>24</td>
<td>7.408</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/PRESET</td>
<td>clk_out_1_6:[F]</td>
<td>clk_out_1_6:[R]</td>
<td>-5.000</td>
<td>1.176</td>
<td>1.044</td>
</tr>
<tr>
<td>25</td>
<td>7.408</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1/CLEAR</td>
<td>clk_out_1_6:[F]</td>
<td>clk_out_1_6:[R]</td>
<td>-5.000</td>
<td>1.176</td>
<td>1.044</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>0.479</td>
<td>1.479</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_out_1_6</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_3_s</td>
</tr>
<tr>
<td>2</td>
<td>0.479</td>
<td>1.479</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_out_1_6</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_4_s</td>
</tr>
<tr>
<td>3</td>
<td>0.483</td>
<td>1.483</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_out_1_6</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s</td>
</tr>
<tr>
<td>4</td>
<td>0.483</td>
<td>1.483</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_out_1_6</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s</td>
</tr>
<tr>
<td>5</td>
<td>0.483</td>
<td>1.483</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_out_1_6</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_5_s</td>
</tr>
<tr>
<td>6</td>
<td>0.483</td>
<td>1.483</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_out_1_6</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_6_s</td>
</tr>
<tr>
<td>7</td>
<td>0.488</td>
<td>1.488</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_out_1_6</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td>8</td>
<td>0.555</td>
<td>1.555</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_out_1_6</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_11_s</td>
</tr>
<tr>
<td>9</td>
<td>0.555</td>
<td>1.555</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_out_1_6</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_12_s</td>
</tr>
<tr>
<td>10</td>
<td>0.555</td>
<td>1.555</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_out_1_6</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_22_s</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.324</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.822</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/n15_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>ClockDivider460k_inst/clk_out_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk50M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>23.254</td>
<td>8.254</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R80C156[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/n15_s3/I0</td>
</tr>
<tr>
<td>23.822</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R80C156[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n15_s3/F</td>
</tr>
<tr>
<td>23.822</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C156[0][A]</td>
<td style=" font-weight:bold;">ClockDivider460k_inst/clk_out_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk50M_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOR103[B]</td>
<td>clk50M_ibuf/O</td>
</tr>
<tr>
<td>24.244</td>
<td>3.562</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/CLK</td>
</tr>
<tr>
<td>24.209</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ClockDivider460k_inst/clk_out_1_s2</td>
</tr>
<tr>
<td>24.145</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.244</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.567, 6.433%; route: 0.000, 0.000%; tC2Q: 8.254, 93.567%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 16.081%; route: 3.562, 83.919%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.994</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>34.096</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>28.685</td>
<td>8.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C161[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1/CLK</td>
</tr>
<tr>
<td>29.067</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R89C161[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1/Q</td>
</tr>
<tr>
<td>30.940</td>
<td>1.873</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R92C162[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/n2605_s11/I0</td>
</tr>
<tr>
<td>31.501</td>
<td>0.561</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R92C162[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n2605_s11/COUT</td>
</tr>
<tr>
<td>32.705</td>
<td>1.204</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C161[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/n2606_s1/I1</td>
</tr>
<tr>
<td>32.994</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R89C161[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n2606_s1/F</td>
</tr>
<tr>
<td>32.994</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C161[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>25.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>25.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>26.375</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>337</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>34.140</td>
<td>7.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R89C161[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLK</td>
</tr>
<tr>
<td>34.105</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td>34.096</td>
<td>-0.009</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R89C161[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.455</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 8.685, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.850, 19.727%; route: 3.076, 71.395%; tC2Q: 0.382, 8.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.375, 15.044%; route: 7.765, 84.956%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.166</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.432</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.597</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>25.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>25.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>26.375</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>337</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>34.138</td>
<td>7.763</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R88C161[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_s1/CLK</td>
</tr>
<tr>
<td>34.572</td>
<td>0.434</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R88C161[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_start_s1/Q</td>
</tr>
<tr>
<td>35.432</td>
<td>0.860</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C162[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>38.696</td>
<td>8.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C162[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0/CLK</td>
</tr>
<tr>
<td>38.661</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0</td>
</tr>
<tr>
<td>38.597</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R90C162[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.442</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.375, 15.047%; route: 7.763, 84.953%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.860, 66.473%; tC2Q: 0.434, 33.527%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 8.696, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.271</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.584</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>25.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>25.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>26.375</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>337</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>34.129</td>
<td>7.754</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R88C160[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_s1/CLK</td>
</tr>
<tr>
<td>34.563</td>
<td>0.434</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R88C160[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_force_triger_s1/Q</td>
</tr>
<tr>
<td>35.271</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C157[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>38.683</td>
<td>8.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C157[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0/CLK</td>
</tr>
<tr>
<td>38.648</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0</td>
</tr>
<tr>
<td>38.584</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R88C157[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.446</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.375, 15.062%; route: 7.754, 84.938%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.709, 62.035%; tC2Q: 0.434, 37.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 8.683, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.441</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.697</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.138</td>
</tr>
<tr>
<td class="label">From</td>
<td>ClockDivider460k_inst/n46_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>ClockDivider460k_inst/clk_out_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_0_6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk50M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_6</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>78</td>
<td>R81C152[0][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s2/Q</td>
</tr>
<tr>
<td>20.119</td>
<td>5.119</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R81C152[0][A]</td>
<td style=" font-weight:bold;">ClockDivider460k_inst/n46_s3/I0</td>
</tr>
<tr>
<td>20.698</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R81C152[0][A]</td>
<td style=" background: #97FFFF;">ClockDivider460k_inst/n46_s3/F</td>
</tr>
<tr>
<td>20.697</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R81C152[0][A]</td>
<td style=" font-weight:bold;">ClockDivider460k_inst/clk_out_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk50M_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOR103[B]</td>
<td>clk50M_ibuf/O</td>
</tr>
<tr>
<td>24.237</td>
<td>3.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R81C152[0][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s2/CLK</td>
</tr>
<tr>
<td>24.202</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ClockDivider460k_inst/clk_out_0_s2</td>
</tr>
<tr>
<td>24.138</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R81C152[0][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.237</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.579, 10.158%; route: 0.000, 0.000%; tC2Q: 5.119, 89.842%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 16.109%; route: 3.554, 83.891%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.547</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.408</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.954</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_counter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_out_tmp_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_0_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_0_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R81C152[0][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s2/Q</td>
</tr>
<tr>
<td>5.255</td>
<td>5.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C153[2][B]</td>
<td>data_counter_6_s0/CLK</td>
</tr>
<tr>
<td>5.638</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R84C153[2][B]</td>
<td style=" font-weight:bold;">data_counter_6_s0/Q</td>
</tr>
<tr>
<td>6.198</td>
<td>0.560</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C154[2][B]</td>
<td>n130_s7/I0</td>
</tr>
<tr>
<td>6.777</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C154[2][B]</td>
<td style=" background: #97FFFF;">n130_s7/F</td>
</tr>
<tr>
<td>6.928</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C154[3][A]</td>
<td>n130_s4/I1</td>
</tr>
<tr>
<td>7.502</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R85C154[3][A]</td>
<td style=" background: #97FFFF;">n130_s4/F</td>
</tr>
<tr>
<td>8.114</td>
<td>0.613</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C152[3][B]</td>
<td>n130_s3/I1</td>
</tr>
<tr>
<td>8.662</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R88C152[3][B]</td>
<td style=" background: #97FFFF;">n130_s3/F</td>
</tr>
<tr>
<td>9.470</td>
<td>0.809</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C153[3][A]</td>
<td>data_out_tmp_15_s2/I0</td>
</tr>
<tr>
<td>10.044</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R84C153[3][A]</td>
<td style=" background: #97FFFF;">data_out_tmp_15_s2/F</td>
</tr>
<tr>
<td>10.472</td>
<td>0.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C153[3][A]</td>
<td>data_out_tmp_7_s2/I2</td>
</tr>
<tr>
<td>11.045</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R88C153[3][A]</td>
<td style=" background: #97FFFF;">data_out_tmp_7_s2/F</td>
</tr>
<tr>
<td>11.408</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C152[1][A]</td>
<td style=" font-weight:bold;">data_out_tmp_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R81C152[0][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s2/Q</td>
</tr>
<tr>
<td>15.266</td>
<td>5.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C152[1][A]</td>
<td>data_out_tmp_5_s0/CLK</td>
</tr>
<tr>
<td>14.954</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R88C152[1][A]</td>
<td>data_out_tmp_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.255, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.848, 46.282%; route: 2.923, 47.501%; tC2Q: 0.382, 6.217%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.266, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.547</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.408</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.954</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_counter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_out_tmp_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_0_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_0_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R81C152[0][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s2/Q</td>
</tr>
<tr>
<td>5.255</td>
<td>5.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C153[2][B]</td>
<td>data_counter_6_s0/CLK</td>
</tr>
<tr>
<td>5.638</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R84C153[2][B]</td>
<td style=" font-weight:bold;">data_counter_6_s0/Q</td>
</tr>
<tr>
<td>6.198</td>
<td>0.560</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C154[2][B]</td>
<td>n130_s7/I0</td>
</tr>
<tr>
<td>6.777</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C154[2][B]</td>
<td style=" background: #97FFFF;">n130_s7/F</td>
</tr>
<tr>
<td>6.928</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C154[3][A]</td>
<td>n130_s4/I1</td>
</tr>
<tr>
<td>7.502</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R85C154[3][A]</td>
<td style=" background: #97FFFF;">n130_s4/F</td>
</tr>
<tr>
<td>8.114</td>
<td>0.613</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C152[3][B]</td>
<td>n130_s3/I1</td>
</tr>
<tr>
<td>8.662</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R88C152[3][B]</td>
<td style=" background: #97FFFF;">n130_s3/F</td>
</tr>
<tr>
<td>9.470</td>
<td>0.809</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C153[3][A]</td>
<td>data_out_tmp_15_s2/I0</td>
</tr>
<tr>
<td>10.044</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R84C153[3][A]</td>
<td style=" background: #97FFFF;">data_out_tmp_15_s2/F</td>
</tr>
<tr>
<td>10.472</td>
<td>0.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C153[3][A]</td>
<td>data_out_tmp_7_s2/I2</td>
</tr>
<tr>
<td>11.045</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R88C153[3][A]</td>
<td style=" background: #97FFFF;">data_out_tmp_7_s2/F</td>
</tr>
<tr>
<td>11.408</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C152[1][B]</td>
<td style=" font-weight:bold;">data_out_tmp_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R81C152[0][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s2/Q</td>
</tr>
<tr>
<td>15.266</td>
<td>5.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C152[1][B]</td>
<td>data_out_tmp_6_s0/CLK</td>
</tr>
<tr>
<td>14.954</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R88C152[1][B]</td>
<td>data_out_tmp_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.255, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.848, 46.282%; route: 2.923, 47.501%; tC2Q: 0.382, 6.217%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.266, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.760</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.204</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.964</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_counter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_out_tmp_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_0_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_0_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R81C152[0][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s2/Q</td>
</tr>
<tr>
<td>5.255</td>
<td>5.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C153[2][B]</td>
<td>data_counter_6_s0/CLK</td>
</tr>
<tr>
<td>5.638</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R84C153[2][B]</td>
<td style=" font-weight:bold;">data_counter_6_s0/Q</td>
</tr>
<tr>
<td>6.198</td>
<td>0.560</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C154[2][B]</td>
<td>n130_s7/I0</td>
</tr>
<tr>
<td>6.777</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C154[2][B]</td>
<td style=" background: #97FFFF;">n130_s7/F</td>
</tr>
<tr>
<td>6.928</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C154[3][A]</td>
<td>n130_s4/I1</td>
</tr>
<tr>
<td>7.502</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R85C154[3][A]</td>
<td style=" background: #97FFFF;">n130_s4/F</td>
</tr>
<tr>
<td>8.114</td>
<td>0.613</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C152[3][B]</td>
<td>n130_s3/I1</td>
</tr>
<tr>
<td>8.662</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R88C152[3][B]</td>
<td style=" background: #97FFFF;">n130_s3/F</td>
</tr>
<tr>
<td>9.470</td>
<td>0.809</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C153[3][A]</td>
<td>data_out_tmp_15_s2/I0</td>
</tr>
<tr>
<td>10.044</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R84C153[3][A]</td>
<td style=" background: #97FFFF;">data_out_tmp_15_s2/F</td>
</tr>
<tr>
<td>10.472</td>
<td>0.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C153[3][A]</td>
<td>data_out_tmp_7_s2/I2</td>
</tr>
<tr>
<td>11.045</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R88C153[3][A]</td>
<td style=" background: #97FFFF;">data_out_tmp_7_s2/F</td>
</tr>
<tr>
<td>11.204</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C153[2][A]</td>
<td style=" font-weight:bold;">data_out_tmp_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R81C152[0][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s2/Q</td>
</tr>
<tr>
<td>15.275</td>
<td>5.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C153[2][A]</td>
<td>data_out_tmp_0_s0/CLK</td>
</tr>
<tr>
<td>14.964</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R88C153[2][A]</td>
<td>data_out_tmp_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.255, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.848, 47.867%; route: 2.719, 45.703%; tC2Q: 0.382, 6.430%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.275, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.760</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.204</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.964</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_counter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_out_tmp_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_0_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_0_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R81C152[0][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s2/Q</td>
</tr>
<tr>
<td>5.255</td>
<td>5.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C153[2][B]</td>
<td>data_counter_6_s0/CLK</td>
</tr>
<tr>
<td>5.638</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R84C153[2][B]</td>
<td style=" font-weight:bold;">data_counter_6_s0/Q</td>
</tr>
<tr>
<td>6.198</td>
<td>0.560</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C154[2][B]</td>
<td>n130_s7/I0</td>
</tr>
<tr>
<td>6.777</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C154[2][B]</td>
<td style=" background: #97FFFF;">n130_s7/F</td>
</tr>
<tr>
<td>6.928</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C154[3][A]</td>
<td>n130_s4/I1</td>
</tr>
<tr>
<td>7.502</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R85C154[3][A]</td>
<td style=" background: #97FFFF;">n130_s4/F</td>
</tr>
<tr>
<td>8.114</td>
<td>0.613</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C152[3][B]</td>
<td>n130_s3/I1</td>
</tr>
<tr>
<td>8.662</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R88C152[3][B]</td>
<td style=" background: #97FFFF;">n130_s3/F</td>
</tr>
<tr>
<td>9.470</td>
<td>0.809</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C153[3][A]</td>
<td>data_out_tmp_15_s2/I0</td>
</tr>
<tr>
<td>10.044</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R84C153[3][A]</td>
<td style=" background: #97FFFF;">data_out_tmp_15_s2/F</td>
</tr>
<tr>
<td>10.472</td>
<td>0.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C153[3][A]</td>
<td>data_out_tmp_7_s2/I2</td>
</tr>
<tr>
<td>11.045</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R88C153[3][A]</td>
<td style=" background: #97FFFF;">data_out_tmp_7_s2/F</td>
</tr>
<tr>
<td>11.204</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C153[2][B]</td>
<td style=" font-weight:bold;">data_out_tmp_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R81C152[0][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s2/Q</td>
</tr>
<tr>
<td>15.275</td>
<td>5.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C153[2][B]</td>
<td>data_out_tmp_1_s0/CLK</td>
</tr>
<tr>
<td>14.964</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R88C153[2][B]</td>
<td>data_out_tmp_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.255, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.848, 47.867%; route: 2.719, 45.703%; tC2Q: 0.382, 6.430%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.275, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.760</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.204</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.964</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_counter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_out_tmp_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_0_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_0_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R81C152[0][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s2/Q</td>
</tr>
<tr>
<td>5.255</td>
<td>5.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C153[2][B]</td>
<td>data_counter_6_s0/CLK</td>
</tr>
<tr>
<td>5.638</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R84C153[2][B]</td>
<td style=" font-weight:bold;">data_counter_6_s0/Q</td>
</tr>
<tr>
<td>6.198</td>
<td>0.560</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C154[2][B]</td>
<td>n130_s7/I0</td>
</tr>
<tr>
<td>6.777</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C154[2][B]</td>
<td style=" background: #97FFFF;">n130_s7/F</td>
</tr>
<tr>
<td>6.928</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C154[3][A]</td>
<td>n130_s4/I1</td>
</tr>
<tr>
<td>7.502</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R85C154[3][A]</td>
<td style=" background: #97FFFF;">n130_s4/F</td>
</tr>
<tr>
<td>8.114</td>
<td>0.613</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C152[3][B]</td>
<td>n130_s3/I1</td>
</tr>
<tr>
<td>8.662</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R88C152[3][B]</td>
<td style=" background: #97FFFF;">n130_s3/F</td>
</tr>
<tr>
<td>9.470</td>
<td>0.809</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C153[3][A]</td>
<td>data_out_tmp_15_s2/I0</td>
</tr>
<tr>
<td>10.044</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R84C153[3][A]</td>
<td style=" background: #97FFFF;">data_out_tmp_15_s2/F</td>
</tr>
<tr>
<td>10.472</td>
<td>0.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C153[3][A]</td>
<td>data_out_tmp_7_s2/I2</td>
</tr>
<tr>
<td>11.045</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R88C153[3][A]</td>
<td style=" background: #97FFFF;">data_out_tmp_7_s2/F</td>
</tr>
<tr>
<td>11.204</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C153[1][B]</td>
<td style=" font-weight:bold;">data_out_tmp_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R81C152[0][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s2/Q</td>
</tr>
<tr>
<td>15.275</td>
<td>5.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C153[1][B]</td>
<td>data_out_tmp_2_s0/CLK</td>
</tr>
<tr>
<td>14.964</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R88C153[1][B]</td>
<td>data_out_tmp_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.255, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.848, 47.867%; route: 2.719, 45.703%; tC2Q: 0.382, 6.430%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.275, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.760</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.204</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.964</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_counter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_out_tmp_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_0_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_0_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R81C152[0][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s2/Q</td>
</tr>
<tr>
<td>5.255</td>
<td>5.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C153[2][B]</td>
<td>data_counter_6_s0/CLK</td>
</tr>
<tr>
<td>5.638</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R84C153[2][B]</td>
<td style=" font-weight:bold;">data_counter_6_s0/Q</td>
</tr>
<tr>
<td>6.198</td>
<td>0.560</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C154[2][B]</td>
<td>n130_s7/I0</td>
</tr>
<tr>
<td>6.777</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C154[2][B]</td>
<td style=" background: #97FFFF;">n130_s7/F</td>
</tr>
<tr>
<td>6.928</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C154[3][A]</td>
<td>n130_s4/I1</td>
</tr>
<tr>
<td>7.502</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R85C154[3][A]</td>
<td style=" background: #97FFFF;">n130_s4/F</td>
</tr>
<tr>
<td>8.114</td>
<td>0.613</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C152[3][B]</td>
<td>n130_s3/I1</td>
</tr>
<tr>
<td>8.662</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R88C152[3][B]</td>
<td style=" background: #97FFFF;">n130_s3/F</td>
</tr>
<tr>
<td>9.470</td>
<td>0.809</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C153[3][A]</td>
<td>data_out_tmp_15_s2/I0</td>
</tr>
<tr>
<td>10.044</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R84C153[3][A]</td>
<td style=" background: #97FFFF;">data_out_tmp_15_s2/F</td>
</tr>
<tr>
<td>10.472</td>
<td>0.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C153[3][A]</td>
<td>data_out_tmp_7_s2/I2</td>
</tr>
<tr>
<td>11.045</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R88C153[3][A]</td>
<td style=" background: #97FFFF;">data_out_tmp_7_s2/F</td>
</tr>
<tr>
<td>11.204</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C153[0][B]</td>
<td style=" font-weight:bold;">data_out_tmp_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R81C152[0][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s2/Q</td>
</tr>
<tr>
<td>15.275</td>
<td>5.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C153[0][B]</td>
<td>data_out_tmp_3_s0/CLK</td>
</tr>
<tr>
<td>14.964</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R88C153[0][B]</td>
<td>data_out_tmp_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.255, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.848, 47.867%; route: 2.719, 45.703%; tC2Q: 0.382, 6.430%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.275, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.760</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.204</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.964</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_counter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_out_tmp_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_0_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_0_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R81C152[0][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s2/Q</td>
</tr>
<tr>
<td>5.255</td>
<td>5.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C153[2][B]</td>
<td>data_counter_6_s0/CLK</td>
</tr>
<tr>
<td>5.638</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R84C153[2][B]</td>
<td style=" font-weight:bold;">data_counter_6_s0/Q</td>
</tr>
<tr>
<td>6.198</td>
<td>0.560</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C154[2][B]</td>
<td>n130_s7/I0</td>
</tr>
<tr>
<td>6.777</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C154[2][B]</td>
<td style=" background: #97FFFF;">n130_s7/F</td>
</tr>
<tr>
<td>6.928</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C154[3][A]</td>
<td>n130_s4/I1</td>
</tr>
<tr>
<td>7.502</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R85C154[3][A]</td>
<td style=" background: #97FFFF;">n130_s4/F</td>
</tr>
<tr>
<td>8.114</td>
<td>0.613</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C152[3][B]</td>
<td>n130_s3/I1</td>
</tr>
<tr>
<td>8.662</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R88C152[3][B]</td>
<td style=" background: #97FFFF;">n130_s3/F</td>
</tr>
<tr>
<td>9.470</td>
<td>0.809</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C153[3][A]</td>
<td>data_out_tmp_15_s2/I0</td>
</tr>
<tr>
<td>10.044</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R84C153[3][A]</td>
<td style=" background: #97FFFF;">data_out_tmp_15_s2/F</td>
</tr>
<tr>
<td>10.472</td>
<td>0.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C153[3][A]</td>
<td>data_out_tmp_7_s2/I2</td>
</tr>
<tr>
<td>11.045</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R88C153[3][A]</td>
<td style=" background: #97FFFF;">data_out_tmp_7_s2/F</td>
</tr>
<tr>
<td>11.204</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C153[1][A]</td>
<td style=" font-weight:bold;">data_out_tmp_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R81C152[0][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s2/Q</td>
</tr>
<tr>
<td>15.275</td>
<td>5.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C153[1][A]</td>
<td>data_out_tmp_4_s0/CLK</td>
</tr>
<tr>
<td>14.964</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R88C153[1][A]</td>
<td>data_out_tmp_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.255, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.848, 47.867%; route: 2.719, 45.703%; tC2Q: 0.382, 6.430%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.275, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.760</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.204</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.964</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_counter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_out_tmp_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_0_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_0_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R81C152[0][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s2/Q</td>
</tr>
<tr>
<td>5.255</td>
<td>5.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C153[2][B]</td>
<td>data_counter_6_s0/CLK</td>
</tr>
<tr>
<td>5.638</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R84C153[2][B]</td>
<td style=" font-weight:bold;">data_counter_6_s0/Q</td>
</tr>
<tr>
<td>6.198</td>
<td>0.560</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C154[2][B]</td>
<td>n130_s7/I0</td>
</tr>
<tr>
<td>6.777</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C154[2][B]</td>
<td style=" background: #97FFFF;">n130_s7/F</td>
</tr>
<tr>
<td>6.928</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C154[3][A]</td>
<td>n130_s4/I1</td>
</tr>
<tr>
<td>7.502</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R85C154[3][A]</td>
<td style=" background: #97FFFF;">n130_s4/F</td>
</tr>
<tr>
<td>8.114</td>
<td>0.613</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C152[3][B]</td>
<td>n130_s3/I1</td>
</tr>
<tr>
<td>8.662</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R88C152[3][B]</td>
<td style=" background: #97FFFF;">n130_s3/F</td>
</tr>
<tr>
<td>9.470</td>
<td>0.809</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C153[3][A]</td>
<td>data_out_tmp_15_s2/I0</td>
</tr>
<tr>
<td>10.044</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R84C153[3][A]</td>
<td style=" background: #97FFFF;">data_out_tmp_15_s2/F</td>
</tr>
<tr>
<td>10.472</td>
<td>0.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C153[3][A]</td>
<td>data_out_tmp_7_s2/I2</td>
</tr>
<tr>
<td>11.045</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R88C153[3][A]</td>
<td style=" background: #97FFFF;">data_out_tmp_7_s2/F</td>
</tr>
<tr>
<td>11.204</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C153[0][A]</td>
<td style=" font-weight:bold;">data_out_tmp_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R81C152[0][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s2/Q</td>
</tr>
<tr>
<td>15.275</td>
<td>5.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C153[0][A]</td>
<td>data_out_tmp_7_s0/CLK</td>
</tr>
<tr>
<td>14.964</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R88C153[0][A]</td>
<td>data_out_tmp_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.255, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.848, 47.867%; route: 2.719, 45.703%; tC2Q: 0.382, 6.430%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.275, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.053</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.842</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.895</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART_RX_inst/UART_DATA_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_0_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_0_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R81C152[0][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s2/Q</td>
</tr>
<tr>
<td>5.318</td>
<td>5.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C158[0][A]</td>
<td>UART_RX_inst/UART_DATA_6_s0/CLK</td>
</tr>
<tr>
<td>5.700</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R76C158[0][A]</td>
<td style=" font-weight:bold;">UART_RX_inst/UART_DATA_6_s0/Q</td>
</tr>
<tr>
<td>7.676</td>
<td>1.976</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C153[0][B]</td>
<td>n54_s6/I2</td>
</tr>
<tr>
<td>8.184</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C153[0][B]</td>
<td style=" background: #97FFFF;">n54_s6/F</td>
</tr>
<tr>
<td>8.186</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C153[1][A]</td>
<td>n54_s2/I3</td>
</tr>
<tr>
<td>8.754</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R83C153[1][A]</td>
<td style=" background: #97FFFF;">n54_s2/F</td>
</tr>
<tr>
<td>9.554</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C152[3][A]</td>
<td>n54_s1/I1</td>
</tr>
<tr>
<td>10.101</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R84C152[3][A]</td>
<td style=" background: #97FFFF;">n54_s1/F</td>
</tr>
<tr>
<td>10.842</td>
<td>0.741</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C152[0][A]</td>
<td style=" font-weight:bold;">data_counter_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R81C152[0][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s2/Q</td>
</tr>
<tr>
<td>15.267</td>
<td>5.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C152[0][A]</td>
<td>data_counter_0_s0/CLK</td>
</tr>
<tr>
<td>14.895</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R89C152[0][A]</td>
<td>data_counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.050</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.318, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.623, 29.367%; route: 3.520, 63.710%; tC2Q: 0.382, 6.923%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.267, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.147</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.883</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART_RX_inst/UART_DATA_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_counter_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_0_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_0_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R81C152[0][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s2/Q</td>
</tr>
<tr>
<td>5.318</td>
<td>5.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C158[0][A]</td>
<td>UART_RX_inst/UART_DATA_6_s0/CLK</td>
</tr>
<tr>
<td>5.700</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R76C158[0][A]</td>
<td style=" font-weight:bold;">UART_RX_inst/UART_DATA_6_s0/Q</td>
</tr>
<tr>
<td>7.676</td>
<td>1.976</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C153[0][B]</td>
<td>n54_s6/I2</td>
</tr>
<tr>
<td>8.184</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C153[0][B]</td>
<td style=" background: #97FFFF;">n54_s6/F</td>
</tr>
<tr>
<td>8.186</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C153[1][A]</td>
<td>n54_s2/I3</td>
</tr>
<tr>
<td>8.754</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R83C153[1][A]</td>
<td style=" background: #97FFFF;">n54_s2/F</td>
</tr>
<tr>
<td>9.554</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C152[3][A]</td>
<td>n54_s1/I1</td>
</tr>
<tr>
<td>10.101</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R84C152[3][A]</td>
<td style=" background: #97FFFF;">n54_s1/F</td>
</tr>
<tr>
<td>10.736</td>
<td>0.635</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C155[1][A]</td>
<td style=" font-weight:bold;">data_counter_15_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R81C152[0][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s2/Q</td>
</tr>
<tr>
<td>15.255</td>
<td>5.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C155[1][A]</td>
<td>data_counter_15_s0/CLK</td>
</tr>
<tr>
<td>14.883</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R84C155[1][A]</td>
<td>data_counter_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.062</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.318, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.623, 29.942%; route: 3.414, 62.999%; tC2Q: 0.382, 7.059%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.255, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.147</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.883</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART_RX_inst/UART_DATA_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_counter_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_0_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_0_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R81C152[0][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s2/Q</td>
</tr>
<tr>
<td>5.318</td>
<td>5.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C158[0][A]</td>
<td>UART_RX_inst/UART_DATA_6_s0/CLK</td>
</tr>
<tr>
<td>5.700</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R76C158[0][A]</td>
<td style=" font-weight:bold;">UART_RX_inst/UART_DATA_6_s0/Q</td>
</tr>
<tr>
<td>7.676</td>
<td>1.976</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C153[0][B]</td>
<td>n54_s6/I2</td>
</tr>
<tr>
<td>8.184</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C153[0][B]</td>
<td style=" background: #97FFFF;">n54_s6/F</td>
</tr>
<tr>
<td>8.186</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C153[1][A]</td>
<td>n54_s2/I3</td>
</tr>
<tr>
<td>8.754</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R83C153[1][A]</td>
<td style=" background: #97FFFF;">n54_s2/F</td>
</tr>
<tr>
<td>9.554</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C152[3][A]</td>
<td>n54_s1/I1</td>
</tr>
<tr>
<td>10.101</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R84C152[3][A]</td>
<td style=" background: #97FFFF;">n54_s1/F</td>
</tr>
<tr>
<td>10.736</td>
<td>0.635</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C155[0][A]</td>
<td style=" font-weight:bold;">data_counter_13_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R81C152[0][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s2/Q</td>
</tr>
<tr>
<td>15.255</td>
<td>5.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C155[0][A]</td>
<td>data_counter_13_s0/CLK</td>
</tr>
<tr>
<td>14.883</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R84C155[0][A]</td>
<td>data_counter_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.062</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.318, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.623, 29.942%; route: 3.414, 62.999%; tC2Q: 0.382, 7.059%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.255, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.147</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.883</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART_RX_inst/UART_DATA_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_counter_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_0_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_0_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R81C152[0][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s2/Q</td>
</tr>
<tr>
<td>5.318</td>
<td>5.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C158[0][A]</td>
<td>UART_RX_inst/UART_DATA_6_s0/CLK</td>
</tr>
<tr>
<td>5.700</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R76C158[0][A]</td>
<td style=" font-weight:bold;">UART_RX_inst/UART_DATA_6_s0/Q</td>
</tr>
<tr>
<td>7.676</td>
<td>1.976</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C153[0][B]</td>
<td>n54_s6/I2</td>
</tr>
<tr>
<td>8.184</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C153[0][B]</td>
<td style=" background: #97FFFF;">n54_s6/F</td>
</tr>
<tr>
<td>8.186</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C153[1][A]</td>
<td>n54_s2/I3</td>
</tr>
<tr>
<td>8.754</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R83C153[1][A]</td>
<td style=" background: #97FFFF;">n54_s2/F</td>
</tr>
<tr>
<td>9.554</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C152[3][A]</td>
<td>n54_s1/I1</td>
</tr>
<tr>
<td>10.101</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R84C152[3][A]</td>
<td style=" background: #97FFFF;">n54_s1/F</td>
</tr>
<tr>
<td>10.736</td>
<td>0.635</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C155[0][B]</td>
<td style=" font-weight:bold;">data_counter_14_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R81C152[0][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s2/Q</td>
</tr>
<tr>
<td>15.255</td>
<td>5.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C155[0][B]</td>
<td>data_counter_14_s0/CLK</td>
</tr>
<tr>
<td>14.883</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R84C155[0][B]</td>
<td>data_counter_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.062</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.318, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.623, 29.942%; route: 3.414, 62.999%; tC2Q: 0.382, 7.059%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.255, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.320</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.941</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_counter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_out_tmp_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_0_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_0_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R81C152[0][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s2/Q</td>
</tr>
<tr>
<td>5.255</td>
<td>5.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C153[2][B]</td>
<td>data_counter_6_s0/CLK</td>
</tr>
<tr>
<td>5.638</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R84C153[2][B]</td>
<td style=" font-weight:bold;">data_counter_6_s0/Q</td>
</tr>
<tr>
<td>6.198</td>
<td>0.560</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C154[2][B]</td>
<td>n130_s7/I0</td>
</tr>
<tr>
<td>6.777</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C154[2][B]</td>
<td style=" background: #97FFFF;">n130_s7/F</td>
</tr>
<tr>
<td>6.928</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C154[3][A]</td>
<td>n130_s4/I1</td>
</tr>
<tr>
<td>7.502</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R85C154[3][A]</td>
<td style=" background: #97FFFF;">n130_s4/F</td>
</tr>
<tr>
<td>8.114</td>
<td>0.613</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C152[3][B]</td>
<td>n130_s3/I1</td>
</tr>
<tr>
<td>8.662</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R88C152[3][B]</td>
<td style=" background: #97FFFF;">n130_s3/F</td>
</tr>
<tr>
<td>9.470</td>
<td>0.809</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C153[3][A]</td>
<td>data_out_tmp_15_s2/I0</td>
</tr>
<tr>
<td>10.044</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R84C153[3][A]</td>
<td style=" background: #97FFFF;">data_out_tmp_15_s2/F</td>
</tr>
<tr>
<td>10.620</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C152[0][A]</td>
<td style=" font-weight:bold;">data_out_tmp_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R81C152[0][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s2/Q</td>
</tr>
<tr>
<td>15.252</td>
<td>5.252</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C152[0][A]</td>
<td>data_out_tmp_9_s0/CLK</td>
</tr>
<tr>
<td>14.941</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R85C152[0][A]</td>
<td>data_out_tmp_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.255, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.274, 42.381%; route: 2.709, 50.489%; tC2Q: 0.382, 7.130%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.252, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.383</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.500</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.883</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART_RX_inst/UART_DATA_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_0_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_0_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R81C152[0][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s2/Q</td>
</tr>
<tr>
<td>5.318</td>
<td>5.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C158[0][A]</td>
<td>UART_RX_inst/UART_DATA_6_s0/CLK</td>
</tr>
<tr>
<td>5.700</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R76C158[0][A]</td>
<td style=" font-weight:bold;">UART_RX_inst/UART_DATA_6_s0/Q</td>
</tr>
<tr>
<td>7.676</td>
<td>1.976</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C153[0][B]</td>
<td>n54_s6/I2</td>
</tr>
<tr>
<td>8.184</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C153[0][B]</td>
<td style=" background: #97FFFF;">n54_s6/F</td>
</tr>
<tr>
<td>8.186</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C153[1][A]</td>
<td>n54_s2/I3</td>
</tr>
<tr>
<td>8.754</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R83C153[1][A]</td>
<td style=" background: #97FFFF;">n54_s2/F</td>
</tr>
<tr>
<td>9.554</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C152[3][A]</td>
<td>n54_s1/I1</td>
</tr>
<tr>
<td>10.101</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R84C152[3][A]</td>
<td style=" background: #97FFFF;">n54_s1/F</td>
</tr>
<tr>
<td>10.500</td>
<td>0.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C153[0][A]</td>
<td style=" font-weight:bold;">data_counter_1_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R81C152[0][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s2/Q</td>
</tr>
<tr>
<td>15.255</td>
<td>5.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C153[0][A]</td>
<td>data_counter_1_s0/CLK</td>
</tr>
<tr>
<td>14.883</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R84C153[0][A]</td>
<td>data_counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.062</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.318, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.623, 31.307%; route: 3.178, 61.312%; tC2Q: 0.382, 7.381%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.255, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.383</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.500</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.883</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART_RX_inst/UART_DATA_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_0_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_0_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R81C152[0][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s2/Q</td>
</tr>
<tr>
<td>5.318</td>
<td>5.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C158[0][A]</td>
<td>UART_RX_inst/UART_DATA_6_s0/CLK</td>
</tr>
<tr>
<td>5.700</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R76C158[0][A]</td>
<td style=" font-weight:bold;">UART_RX_inst/UART_DATA_6_s0/Q</td>
</tr>
<tr>
<td>7.676</td>
<td>1.976</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C153[0][B]</td>
<td>n54_s6/I2</td>
</tr>
<tr>
<td>8.184</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C153[0][B]</td>
<td style=" background: #97FFFF;">n54_s6/F</td>
</tr>
<tr>
<td>8.186</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C153[1][A]</td>
<td>n54_s2/I3</td>
</tr>
<tr>
<td>8.754</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R83C153[1][A]</td>
<td style=" background: #97FFFF;">n54_s2/F</td>
</tr>
<tr>
<td>9.554</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C152[3][A]</td>
<td>n54_s1/I1</td>
</tr>
<tr>
<td>10.101</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R84C152[3][A]</td>
<td style=" background: #97FFFF;">n54_s1/F</td>
</tr>
<tr>
<td>10.500</td>
<td>0.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C153[0][B]</td>
<td style=" font-weight:bold;">data_counter_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R81C152[0][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s2/Q</td>
</tr>
<tr>
<td>15.255</td>
<td>5.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C153[0][B]</td>
<td>data_counter_2_s0/CLK</td>
</tr>
<tr>
<td>14.883</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R84C153[0][B]</td>
<td>data_counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.062</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.318, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.623, 31.307%; route: 3.178, 61.312%; tC2Q: 0.382, 7.381%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.255, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.383</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.500</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.883</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART_RX_inst/UART_DATA_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_0_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_0_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R81C152[0][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s2/Q</td>
</tr>
<tr>
<td>5.318</td>
<td>5.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C158[0][A]</td>
<td>UART_RX_inst/UART_DATA_6_s0/CLK</td>
</tr>
<tr>
<td>5.700</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R76C158[0][A]</td>
<td style=" font-weight:bold;">UART_RX_inst/UART_DATA_6_s0/Q</td>
</tr>
<tr>
<td>7.676</td>
<td>1.976</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C153[0][B]</td>
<td>n54_s6/I2</td>
</tr>
<tr>
<td>8.184</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C153[0][B]</td>
<td style=" background: #97FFFF;">n54_s6/F</td>
</tr>
<tr>
<td>8.186</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C153[1][A]</td>
<td>n54_s2/I3</td>
</tr>
<tr>
<td>8.754</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R83C153[1][A]</td>
<td style=" background: #97FFFF;">n54_s2/F</td>
</tr>
<tr>
<td>9.554</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C152[3][A]</td>
<td>n54_s1/I1</td>
</tr>
<tr>
<td>10.101</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R84C152[3][A]</td>
<td style=" background: #97FFFF;">n54_s1/F</td>
</tr>
<tr>
<td>10.500</td>
<td>0.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C153[1][A]</td>
<td style=" font-weight:bold;">data_counter_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R81C152[0][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s2/Q</td>
</tr>
<tr>
<td>15.255</td>
<td>5.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C153[1][A]</td>
<td>data_counter_3_s0/CLK</td>
</tr>
<tr>
<td>14.883</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R84C153[1][A]</td>
<td>data_counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.062</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.318, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.623, 31.307%; route: 3.178, 61.312%; tC2Q: 0.382, 7.381%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.255, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.383</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.500</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.883</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART_RX_inst/UART_DATA_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_counter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_0_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_0_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R81C152[0][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s2/Q</td>
</tr>
<tr>
<td>5.318</td>
<td>5.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C158[0][A]</td>
<td>UART_RX_inst/UART_DATA_6_s0/CLK</td>
</tr>
<tr>
<td>5.700</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R76C158[0][A]</td>
<td style=" font-weight:bold;">UART_RX_inst/UART_DATA_6_s0/Q</td>
</tr>
<tr>
<td>7.676</td>
<td>1.976</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C153[0][B]</td>
<td>n54_s6/I2</td>
</tr>
<tr>
<td>8.184</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C153[0][B]</td>
<td style=" background: #97FFFF;">n54_s6/F</td>
</tr>
<tr>
<td>8.186</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C153[1][A]</td>
<td>n54_s2/I3</td>
</tr>
<tr>
<td>8.754</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R83C153[1][A]</td>
<td style=" background: #97FFFF;">n54_s2/F</td>
</tr>
<tr>
<td>9.554</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C152[3][A]</td>
<td>n54_s1/I1</td>
</tr>
<tr>
<td>10.101</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R84C152[3][A]</td>
<td style=" background: #97FFFF;">n54_s1/F</td>
</tr>
<tr>
<td>10.500</td>
<td>0.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C153[1][B]</td>
<td style=" font-weight:bold;">data_counter_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R81C152[0][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s2/Q</td>
</tr>
<tr>
<td>15.255</td>
<td>5.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C153[1][B]</td>
<td>data_counter_4_s0/CLK</td>
</tr>
<tr>
<td>14.883</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R84C153[1][B]</td>
<td>data_counter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.062</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.318, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.623, 31.307%; route: 3.178, 61.312%; tC2Q: 0.382, 7.381%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.255, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.383</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.500</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.883</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART_RX_inst/UART_DATA_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_counter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_0_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_0_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R81C152[0][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s2/Q</td>
</tr>
<tr>
<td>5.318</td>
<td>5.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C158[0][A]</td>
<td>UART_RX_inst/UART_DATA_6_s0/CLK</td>
</tr>
<tr>
<td>5.700</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R76C158[0][A]</td>
<td style=" font-weight:bold;">UART_RX_inst/UART_DATA_6_s0/Q</td>
</tr>
<tr>
<td>7.676</td>
<td>1.976</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C153[0][B]</td>
<td>n54_s6/I2</td>
</tr>
<tr>
<td>8.184</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C153[0][B]</td>
<td style=" background: #97FFFF;">n54_s6/F</td>
</tr>
<tr>
<td>8.186</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C153[1][A]</td>
<td>n54_s2/I3</td>
</tr>
<tr>
<td>8.754</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R83C153[1][A]</td>
<td style=" background: #97FFFF;">n54_s2/F</td>
</tr>
<tr>
<td>9.554</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C152[3][A]</td>
<td>n54_s1/I1</td>
</tr>
<tr>
<td>10.101</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R84C152[3][A]</td>
<td style=" background: #97FFFF;">n54_s1/F</td>
</tr>
<tr>
<td>10.500</td>
<td>0.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C153[2][A]</td>
<td style=" font-weight:bold;">data_counter_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R81C152[0][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s2/Q</td>
</tr>
<tr>
<td>15.255</td>
<td>5.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C153[2][A]</td>
<td>data_counter_5_s0/CLK</td>
</tr>
<tr>
<td>14.883</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R84C153[2][A]</td>
<td>data_counter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.062</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.318, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.623, 31.307%; route: 3.178, 61.312%; tC2Q: 0.382, 7.381%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.255, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.383</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.500</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.883</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART_RX_inst/UART_DATA_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_0_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_0_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R81C152[0][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s2/Q</td>
</tr>
<tr>
<td>5.318</td>
<td>5.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C158[0][A]</td>
<td>UART_RX_inst/UART_DATA_6_s0/CLK</td>
</tr>
<tr>
<td>5.700</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R76C158[0][A]</td>
<td style=" font-weight:bold;">UART_RX_inst/UART_DATA_6_s0/Q</td>
</tr>
<tr>
<td>7.676</td>
<td>1.976</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C153[0][B]</td>
<td>n54_s6/I2</td>
</tr>
<tr>
<td>8.184</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C153[0][B]</td>
<td style=" background: #97FFFF;">n54_s6/F</td>
</tr>
<tr>
<td>8.186</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C153[1][A]</td>
<td>n54_s2/I3</td>
</tr>
<tr>
<td>8.754</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R83C153[1][A]</td>
<td style=" background: #97FFFF;">n54_s2/F</td>
</tr>
<tr>
<td>9.554</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C152[3][A]</td>
<td>n54_s1/I1</td>
</tr>
<tr>
<td>10.101</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R84C152[3][A]</td>
<td style=" background: #97FFFF;">n54_s1/F</td>
</tr>
<tr>
<td>10.500</td>
<td>0.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C153[2][B]</td>
<td style=" font-weight:bold;">data_counter_6_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R81C152[0][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s2/Q</td>
</tr>
<tr>
<td>15.255</td>
<td>5.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C153[2][B]</td>
<td>data_counter_6_s0/CLK</td>
</tr>
<tr>
<td>14.883</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R84C153[2][B]</td>
<td>data_counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.062</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.318, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.623, 31.307%; route: 3.178, 61.312%; tC2Q: 0.382, 7.381%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.255, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.392</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.500</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.892</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART_RX_inst/UART_DATA_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_counter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_0_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_0_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R81C152[0][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s2/Q</td>
</tr>
<tr>
<td>5.318</td>
<td>5.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C158[0][A]</td>
<td>UART_RX_inst/UART_DATA_6_s0/CLK</td>
</tr>
<tr>
<td>5.700</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R76C158[0][A]</td>
<td style=" font-weight:bold;">UART_RX_inst/UART_DATA_6_s0/Q</td>
</tr>
<tr>
<td>7.676</td>
<td>1.976</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C153[0][B]</td>
<td>n54_s6/I2</td>
</tr>
<tr>
<td>8.184</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C153[0][B]</td>
<td style=" background: #97FFFF;">n54_s6/F</td>
</tr>
<tr>
<td>8.186</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C153[1][A]</td>
<td>n54_s2/I3</td>
</tr>
<tr>
<td>8.754</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R83C153[1][A]</td>
<td style=" background: #97FFFF;">n54_s2/F</td>
</tr>
<tr>
<td>9.554</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C152[3][A]</td>
<td>n54_s1/I1</td>
</tr>
<tr>
<td>10.101</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R84C152[3][A]</td>
<td style=" background: #97FFFF;">n54_s1/F</td>
</tr>
<tr>
<td>10.500</td>
<td>0.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C154[0][A]</td>
<td style=" font-weight:bold;">data_counter_7_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R81C152[0][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s2/Q</td>
</tr>
<tr>
<td>15.265</td>
<td>5.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C154[0][A]</td>
<td>data_counter_7_s0/CLK</td>
</tr>
<tr>
<td>14.892</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R84C154[0][A]</td>
<td>data_counter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.053</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.318, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.623, 31.307%; route: 3.178, 61.312%; tC2Q: 0.382, 7.381%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.265, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.329</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.661</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_counter_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_46_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_0_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R81C152[0][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s2/Q</td>
</tr>
<tr>
<td>2.848</td>
<td>2.848</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C155[0][B]</td>
<td>data_counter_14_s0/CLK</td>
</tr>
<tr>
<td>3.028</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R84C155[0][B]</td>
<td style=" font-weight:bold;">data_counter_14_s0/Q</td>
</tr>
<tr>
<td>3.333</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C155[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_46_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>4.650</td>
<td>4.650</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C155[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_46_s0/CLK</td>
</tr>
<tr>
<td>4.685</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_46_s0</td>
</tr>
<tr>
<td>4.661</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R85C155[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_46_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.803</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.848, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 62.887%; tC2Q: 0.180, 37.113%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.650, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.329</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.661</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_counter_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_47_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_0_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R81C152[0][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s2/Q</td>
</tr>
<tr>
<td>2.848</td>
<td>2.848</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C155[1][A]</td>
<td>data_counter_15_s0/CLK</td>
</tr>
<tr>
<td>3.028</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R84C155[1][A]</td>
<td style=" font-weight:bold;">data_counter_15_s0/Q</td>
</tr>
<tr>
<td>3.333</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C155[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_47_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>4.650</td>
<td>4.650</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C155[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_47_s0/CLK</td>
</tr>
<tr>
<td>4.685</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_47_s0</td>
</tr>
<tr>
<td>4.661</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R85C155[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_47_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.803</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.848, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 62.887%; tC2Q: 0.180, 37.113%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.650, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.320</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.361</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.681</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_counter_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_41_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_0_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R81C152[0][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s2/Q</td>
</tr>
<tr>
<td>2.852</td>
<td>2.852</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C154[1][A]</td>
<td>data_counter_9_s0/CLK</td>
</tr>
<tr>
<td>3.029</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R84C154[1][A]</td>
<td style=" font-weight:bold;">data_counter_9_s0/Q</td>
</tr>
<tr>
<td>3.361</td>
<td>0.332</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R85C154[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_41_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>4.645</td>
<td>4.645</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C154[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_41_s0/CLK</td>
</tr>
<tr>
<td>4.680</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_41_s0</td>
</tr>
<tr>
<td>4.681</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R85C154[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_41_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.793</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.852, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.332, 65.356%; tC2Q: 0.176, 34.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.645, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.458</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.671</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_out_tmp_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_0_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R81C152[0][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s2/Q</td>
</tr>
<tr>
<td>2.848</td>
<td>2.848</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C152[0][A]</td>
<td>data_out_tmp_9_s0/CLK</td>
</tr>
<tr>
<td>3.028</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R85C152[0][A]</td>
<td style=" font-weight:bold;">data_out_tmp_9_s0/Q</td>
</tr>
<tr>
<td>3.458</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C154[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>4.660</td>
<td>4.660</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C154[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_9_s0/CLK</td>
</tr>
<tr>
<td>4.695</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_9_s0</td>
</tr>
<tr>
<td>4.671</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R90C154[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.812</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.848, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.430, 70.492%; tC2Q: 0.180, 29.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.660, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.474</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.685</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART_RX_inst/UART_DATA_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_0_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R81C152[0][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s2/Q</td>
</tr>
<tr>
<td>2.890</td>
<td>2.890</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C161[0][B]</td>
<td>UART_RX_inst/UART_DATA_0_s0/CLK</td>
</tr>
<tr>
<td>3.070</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R76C161[0][B]</td>
<td style=" font-weight:bold;">UART_RX_inst/UART_DATA_0_s0/Q</td>
</tr>
<tr>
<td>3.474</td>
<td>0.404</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C161[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>4.673</td>
<td>4.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C161[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLK</td>
</tr>
<tr>
<td>4.708</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
<tr>
<td>4.685</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R78C161[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.783</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.890, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.404, 69.165%; tC2Q: 0.180, 30.835%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.673, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.206</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.455</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.661</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_counter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_37_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_0_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R81C152[0][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s2/Q</td>
</tr>
<tr>
<td>2.848</td>
<td>2.848</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C153[2][A]</td>
<td>data_counter_5_s0/CLK</td>
</tr>
<tr>
<td>3.028</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R84C153[2][A]</td>
<td style=" font-weight:bold;">data_counter_5_s0/Q</td>
</tr>
<tr>
<td>3.455</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C154[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_37_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>4.650</td>
<td>4.650</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C154[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_37_s0/CLK</td>
</tr>
<tr>
<td>4.685</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_37_s0</td>
</tr>
<tr>
<td>4.661</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R86C154[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_37_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.803</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.848, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.427, 70.370%; tC2Q: 0.180, 29.630%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.650, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.203</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.468</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.671</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_out_tmp_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_0_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R81C152[0][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s2/Q</td>
</tr>
<tr>
<td>2.859</td>
<td>2.859</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C152[1][A]</td>
<td>data_out_tmp_5_s0/CLK</td>
</tr>
<tr>
<td>3.039</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R88C152[1][A]</td>
<td style=" font-weight:bold;">data_out_tmp_5_s0/Q</td>
</tr>
<tr>
<td>3.468</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C154[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>4.660</td>
<td>4.660</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C154[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_5_s0/CLK</td>
</tr>
<tr>
<td>4.695</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_5_s0</td>
</tr>
<tr>
<td>4.671</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R90C154[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.801</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.859, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.429, 70.431%; tC2Q: 0.180, 29.569%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.660, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.197</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.495</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART_RX_inst/UART_DATA_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_0_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R81C152[0][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s2/Q</td>
</tr>
<tr>
<td>2.890</td>
<td>2.890</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C159[0][B]</td>
<td>UART_RX_inst/UART_DATA_4_s0/CLK</td>
</tr>
<tr>
<td>3.070</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R76C159[0][B]</td>
<td style=" font-weight:bold;">UART_RX_inst/UART_DATA_4_s0/Q</td>
</tr>
<tr>
<td>3.495</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C159[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>4.681</td>
<td>4.681</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C159[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_4_s0/CLK</td>
</tr>
<tr>
<td>4.716</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_4_s0</td>
</tr>
<tr>
<td>4.693</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R79C159[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.791</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.890, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.425, 70.248%; tC2Q: 0.180, 29.752%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.681, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.193</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.469</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.661</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_counter_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_44_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_0_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R81C152[0][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s2/Q</td>
</tr>
<tr>
<td>2.852</td>
<td>2.852</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C154[2][B]</td>
<td>data_counter_12_s0/CLK</td>
</tr>
<tr>
<td>3.033</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R84C154[2][B]</td>
<td style=" font-weight:bold;">data_counter_12_s0/Q</td>
</tr>
<tr>
<td>3.469</td>
<td>0.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C155[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_44_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>4.650</td>
<td>4.650</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C155[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_44_s0/CLK</td>
</tr>
<tr>
<td>4.685</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_44_s0</td>
</tr>
<tr>
<td>4.661</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R85C155[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_44_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.798</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.852, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.436, 70.791%; tC2Q: 0.180, 29.209%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.650, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.191</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.470</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.661</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_33_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_0_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R81C152[0][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s2/Q</td>
</tr>
<tr>
<td>2.848</td>
<td>2.848</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C153[0][A]</td>
<td>data_counter_1_s0/CLK</td>
</tr>
<tr>
<td>3.028</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R84C153[0][A]</td>
<td style=" font-weight:bold;">data_counter_1_s0/Q</td>
</tr>
<tr>
<td>3.470</td>
<td>0.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C154[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_33_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>4.650</td>
<td>4.650</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C154[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_33_s0/CLK</td>
</tr>
<tr>
<td>4.685</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_33_s0</td>
</tr>
<tr>
<td>4.661</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R86C154[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_33_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.803</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.848, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.442, 71.084%; tC2Q: 0.180, 28.916%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.650, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.191</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.465</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.656</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_counter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_38_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_0_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R81C152[0][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s2/Q</td>
</tr>
<tr>
<td>2.848</td>
<td>2.848</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C153[2][B]</td>
<td>data_counter_6_s0/CLK</td>
</tr>
<tr>
<td>3.028</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R84C153[2][B]</td>
<td style=" font-weight:bold;">data_counter_6_s0/Q</td>
</tr>
<tr>
<td>3.465</td>
<td>0.438</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C154[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_38_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>4.645</td>
<td>4.645</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C154[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_38_s0/CLK</td>
</tr>
<tr>
<td>4.680</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_38_s0</td>
</tr>
<tr>
<td>4.656</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R85C154[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_38_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.797</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.848, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.438, 70.850%; tC2Q: 0.180, 29.150%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.645, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.189</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.495</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.685</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART_RX_inst/UART_DATA_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_0_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R81C152[0][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s2/Q</td>
</tr>
<tr>
<td>2.890</td>
<td>2.890</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C161[0][A]</td>
<td>UART_RX_inst/UART_DATA_1_s0/CLK</td>
</tr>
<tr>
<td>3.070</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R76C161[0][A]</td>
<td style=" font-weight:bold;">UART_RX_inst/UART_DATA_1_s0/Q</td>
</tr>
<tr>
<td>3.495</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C161[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>4.673</td>
<td>4.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C161[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_1_s0/CLK</td>
</tr>
<tr>
<td>4.708</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_1_s0</td>
</tr>
<tr>
<td>4.685</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R78C161[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.783</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.890, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.425, 70.248%; tC2Q: 0.180, 29.752%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.673, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.188</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.504</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART_RX_inst/UART_DATA_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_0_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R81C152[0][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s2/Q</td>
</tr>
<tr>
<td>2.890</td>
<td>2.890</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C159[3][B]</td>
<td>UART_RX_inst/UART_DATA_2_s0/CLK</td>
</tr>
<tr>
<td>3.070</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R76C159[3][B]</td>
<td style=" font-weight:bold;">UART_RX_inst/UART_DATA_2_s0/Q</td>
</tr>
<tr>
<td>3.504</td>
<td>0.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C159[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>4.681</td>
<td>4.681</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C159[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_2_s0/CLK</td>
</tr>
<tr>
<td>4.716</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_2_s0</td>
</tr>
<tr>
<td>4.693</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R79C159[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.791</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.890, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.434, 70.672%; tC2Q: 0.180, 29.328%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.681, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.186</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.485</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.671</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_out_tmp_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_0_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R81C152[0][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s2/Q</td>
</tr>
<tr>
<td>2.864</td>
<td>2.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C153[1][A]</td>
<td>data_out_tmp_4_s0/CLK</td>
</tr>
<tr>
<td>3.044</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R88C153[1][A]</td>
<td style=" font-weight:bold;">data_out_tmp_4_s0/Q</td>
</tr>
<tr>
<td>3.485</td>
<td>0.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C154[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>4.660</td>
<td>4.660</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C154[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_4_s0/CLK</td>
</tr>
<tr>
<td>4.695</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_4_s0</td>
</tr>
<tr>
<td>4.671</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R90C154[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.796</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.864, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.441, 71.026%; tC2Q: 0.180, 28.974%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.660, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.146</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.511</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.657</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_counter_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_45_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_0_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R81C152[0][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s2/Q</td>
</tr>
<tr>
<td>2.848</td>
<td>2.848</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C155[0][A]</td>
<td>data_counter_13_s0/CLK</td>
</tr>
<tr>
<td>3.028</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R84C155[0][A]</td>
<td style=" font-weight:bold;">data_counter_13_s0/Q</td>
</tr>
<tr>
<td>3.511</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C157[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_45_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>4.646</td>
<td>4.646</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C157[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_45_s0/CLK</td>
</tr>
<tr>
<td>4.681</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_45_s0</td>
</tr>
<tr>
<td>4.657</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R83C157[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_45_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.799</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.848, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.484, 72.881%; tC2Q: 0.180, 27.119%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.646, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.115</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.551</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.666</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_counter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_39_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_0_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R81C152[0][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s2/Q</td>
</tr>
<tr>
<td>2.852</td>
<td>2.852</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C154[0][A]</td>
<td>data_counter_7_s0/CLK</td>
</tr>
<tr>
<td>3.033</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R84C154[0][A]</td>
<td style=" font-weight:bold;">data_counter_7_s0/Q</td>
</tr>
<tr>
<td>3.551</td>
<td>0.519</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C154[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_39_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>4.655</td>
<td>4.655</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C154[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_39_s0/CLK</td>
</tr>
<tr>
<td>4.690</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_39_s0</td>
</tr>
<tr>
<td>4.666</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R87C154[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_39_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.802</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.852, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.519, 74.240%; tC2Q: 0.180, 25.760%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.655, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.115</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.551</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.666</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_counter_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_40_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_0_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R81C152[0][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s2/Q</td>
</tr>
<tr>
<td>2.852</td>
<td>2.852</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C154[0][B]</td>
<td>data_counter_8_s0/CLK</td>
</tr>
<tr>
<td>3.033</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R84C154[0][B]</td>
<td style=" font-weight:bold;">data_counter_8_s0/Q</td>
</tr>
<tr>
<td>3.551</td>
<td>0.519</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C154[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_40_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>4.655</td>
<td>4.655</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C154[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_40_s0/CLK</td>
</tr>
<tr>
<td>4.690</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_40_s0</td>
</tr>
<tr>
<td>4.666</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R87C154[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_40_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.802</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.852, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.519, 74.240%; tC2Q: 0.180, 25.760%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.655, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.109</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.671</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_out_tmp_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_0_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R81C152[0][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s2/Q</td>
</tr>
<tr>
<td>2.859</td>
<td>2.859</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C152[1][B]</td>
<td>data_out_tmp_6_s0/CLK</td>
</tr>
<tr>
<td>3.039</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R88C152[1][B]</td>
<td style=" font-weight:bold;">data_out_tmp_6_s0/Q</td>
</tr>
<tr>
<td>3.562</td>
<td>0.523</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C154[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>4.660</td>
<td>4.660</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C154[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_6_s0/CLK</td>
</tr>
<tr>
<td>4.695</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_6_s0</td>
</tr>
<tr>
<td>4.671</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R90C154[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.801</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.859, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.523, 74.377%; tC2Q: 0.180, 25.623%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.660, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.095</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.661</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_out_tmp_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_0_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R81C152[0][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s2/Q</td>
</tr>
<tr>
<td>2.842</td>
<td>2.842</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C152[1][A]</td>
<td>data_out_tmp_12_s0/CLK</td>
</tr>
<tr>
<td>3.023</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R84C152[1][A]</td>
<td style=" font-weight:bold;">data_out_tmp_12_s0/Q</td>
</tr>
<tr>
<td>3.566</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C153[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>4.650</td>
<td>4.650</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C153[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s0/CLK</td>
</tr>
<tr>
<td>4.685</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s0</td>
</tr>
<tr>
<td>4.661</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R87C153[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.808</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.842, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.544, 75.130%; tC2Q: 0.180, 24.870%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.650, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.094</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.574</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.668</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_out_tmp_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_0_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R81C152[0][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s2/Q</td>
</tr>
<tr>
<td>2.842</td>
<td>2.842</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C152[2][B]</td>
<td>data_out_tmp_15_s0/CLK</td>
</tr>
<tr>
<td>3.023</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R84C152[2][B]</td>
<td style=" font-weight:bold;">data_out_tmp_15_s0/Q</td>
</tr>
<tr>
<td>3.574</td>
<td>0.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C154[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C154[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_15_s0/CLK</td>
</tr>
<tr>
<td>4.692</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_15_s0</td>
</tr>
<tr>
<td>4.668</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R88C154[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.814</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.842, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.551, 75.385%; tC2Q: 0.180, 24.615%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.657, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.076</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.590</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.666</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_counter_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_42_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_0_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R81C152[0][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s2/Q</td>
</tr>
<tr>
<td>2.852</td>
<td>2.852</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C154[1][B]</td>
<td>data_counter_10_s0/CLK</td>
</tr>
<tr>
<td>3.033</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R84C154[1][B]</td>
<td style=" font-weight:bold;">data_counter_10_s0/Q</td>
</tr>
<tr>
<td>3.590</td>
<td>0.558</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C154[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_42_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>4.655</td>
<td>4.655</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C154[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_42_s0/CLK</td>
</tr>
<tr>
<td>4.690</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_42_s0</td>
</tr>
<tr>
<td>4.666</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R87C154[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_42_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.802</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.852, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.558, 75.593%; tC2Q: 0.180, 24.407%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.655, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.602</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.676</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_32_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_0_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R81C152[0][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s2/Q</td>
</tr>
<tr>
<td>2.861</td>
<td>2.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C152[0][A]</td>
<td>data_counter_0_s0/CLK</td>
</tr>
<tr>
<td>3.041</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R89C152[0][A]</td>
<td style=" font-weight:bold;">data_counter_0_s0/Q</td>
</tr>
<tr>
<td>3.602</td>
<td>0.561</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C155[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_32_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>4.665</td>
<td>4.665</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C155[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_32_s0/CLK</td>
</tr>
<tr>
<td>4.700</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_32_s0</td>
</tr>
<tr>
<td>4.676</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R90C155[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_32_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.804</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.861, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.561, 75.717%; tC2Q: 0.180, 24.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.665, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.070</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.623</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART_RX_inst/UART_DATA_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_0_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R81C152[0][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s2/Q</td>
</tr>
<tr>
<td>2.895</td>
<td>2.895</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C158[0][A]</td>
<td>UART_RX_inst/UART_DATA_6_s0/CLK</td>
</tr>
<tr>
<td>3.075</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R76C158[0][A]</td>
<td style=" font-weight:bold;">UART_RX_inst/UART_DATA_6_s0/Q</td>
</tr>
<tr>
<td>3.623</td>
<td>0.547</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C159[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>4.681</td>
<td>4.681</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C159[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_6_s0/CLK</td>
</tr>
<tr>
<td>4.716</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_6_s0</td>
</tr>
<tr>
<td>4.693</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R79C159[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.786</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.895, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.547, 75.258%; tC2Q: 0.180, 24.742%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.681, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.068</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.624</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART_RX_inst/UART_DATA_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_0_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R81C152[0][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s2/Q</td>
</tr>
<tr>
<td>2.890</td>
<td>2.890</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C157[1][B]</td>
<td>UART_RX_inst/UART_DATA_5_s0/CLK</td>
</tr>
<tr>
<td>3.070</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R76C157[1][B]</td>
<td style=" font-weight:bold;">UART_RX_inst/UART_DATA_5_s0/Q</td>
</tr>
<tr>
<td>3.624</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C159[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>4.681</td>
<td>4.681</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C159[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_5_s0/CLK</td>
</tr>
<tr>
<td>4.716</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_5_s0</td>
</tr>
<tr>
<td>4.693</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R79C159[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.791</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.890, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.554, 75.468%; tC2Q: 0.180, 24.532%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.681, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.067</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.607</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.674</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_out_15_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_0_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_0_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R81C152[0][A]</td>
<td>ClockDivider460k_inst/clk_out_0_s2/Q</td>
</tr>
<tr>
<td>2.866</td>
<td>2.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C153[2][A]</td>
<td>data_out_15_s2/CLK</td>
</tr>
<tr>
<td>3.046</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R89C153[2][A]</td>
<td style=" font-weight:bold;">data_out_15_s2/Q</td>
</tr>
<tr>
<td>3.607</td>
<td>0.561</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C159[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>4.663</td>
<td>4.663</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C159[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_31_s0/CLK</td>
</tr>
<tr>
<td>4.698</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_31_s0</td>
</tr>
<tr>
<td>4.674</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R89C159[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.797</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.866, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.561, 75.717%; tC2Q: 0.180, 24.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.663, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.489</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.872</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>13.096</td>
<td>8.096</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R90C162[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>13.539</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>77</td>
<td>R90C162[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>15.872</td>
<td>2.334</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R79C161[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>18.709</td>
<td>8.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C161[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_0_s0/CLK</td>
</tr>
<tr>
<td>18.361</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R79C161[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.612</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 8.096, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.334, 84.061%; tC2Q: 0.442, 15.939%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 8.709, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.489</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.872</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>13.096</td>
<td>8.096</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R90C162[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>13.539</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>77</td>
<td>R90C162[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>15.872</td>
<td>2.334</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R79C161[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>18.709</td>
<td>8.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C161[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_1_s0/CLK</td>
</tr>
<tr>
<td>18.361</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R79C161[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.612</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 8.096, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.334, 84.061%; tC2Q: 0.442, 15.939%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 8.709, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.489</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.872</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>13.096</td>
<td>8.096</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R90C162[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>13.539</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>77</td>
<td>R90C162[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>15.872</td>
<td>2.334</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R79C161[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>18.709</td>
<td>8.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C161[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_2_s0/CLK</td>
</tr>
<tr>
<td>18.361</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R79C161[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.612</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 8.096, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.334, 84.061%; tC2Q: 0.442, 15.939%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 8.709, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.761</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.587</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.349</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>13.096</td>
<td>8.096</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R90C162[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>13.539</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>77</td>
<td>R90C162[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>15.587</td>
<td>2.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R90C162[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>18.696</td>
<td>8.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C162[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0/CLK</td>
</tr>
<tr>
<td>18.349</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R90C162[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.600</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 8.096, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.049, 82.238%; tC2Q: 0.442, 17.762%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 8.696, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.497</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.349</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>13.096</td>
<td>8.096</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R90C162[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>13.539</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>77</td>
<td>R90C162[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>15.497</td>
<td>1.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R90C158[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>18.696</td>
<td>8.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C158[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/CLK</td>
</tr>
<tr>
<td>18.349</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R90C158[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.600</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 8.096, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.959, 81.572%; tC2Q: 0.442, 18.428%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 8.696, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.497</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.349</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>13.096</td>
<td>8.096</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R90C162[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>13.539</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>77</td>
<td>R90C162[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>15.497</td>
<td>1.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R90C158[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_12_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>18.696</td>
<td>8.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C158[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_12_s1/CLK</td>
</tr>
<tr>
<td>18.349</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R90C158[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.600</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 8.096, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.959, 81.572%; tC2Q: 0.442, 18.428%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 8.696, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.903</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.364</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>13.096</td>
<td>8.096</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R90C162[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>13.539</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>77</td>
<td>R90C162[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>15.461</td>
<td>1.923</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R78C161[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>18.711</td>
<td>8.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C161[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/CLK</td>
</tr>
<tr>
<td>18.364</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R78C161[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.615</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 8.096, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.923, 81.290%; tC2Q: 0.442, 18.710%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 8.711, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.903</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.364</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>13.096</td>
<td>8.096</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R90C162[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>13.539</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>77</td>
<td>R90C162[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>15.461</td>
<td>1.923</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R78C161[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>18.711</td>
<td>8.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C161[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_1_s0/CLK</td>
</tr>
<tr>
<td>18.364</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R78C161[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.615</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 8.096, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.923, 81.290%; tC2Q: 0.442, 18.710%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 8.711, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.903</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.364</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>13.096</td>
<td>8.096</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R90C162[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>13.539</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>77</td>
<td>R90C162[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>15.461</td>
<td>1.923</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R78C161[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>18.711</td>
<td>8.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C161[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_3_s0/CLK</td>
</tr>
<tr>
<td>18.364</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R78C161[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.615</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 8.096, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.923, 81.290%; tC2Q: 0.442, 18.710%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 8.711, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.903</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.364</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>13.096</td>
<td>8.096</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R90C162[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>13.539</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>77</td>
<td>R90C162[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>15.461</td>
<td>1.923</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R78C161[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>18.711</td>
<td>8.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C161[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLK</td>
</tr>
<tr>
<td>18.364</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R78C161[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.615</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 8.096, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.923, 81.290%; tC2Q: 0.442, 18.710%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 8.711, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.903</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.364</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>13.096</td>
<td>8.096</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R90C162[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>13.539</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>77</td>
<td>R90C162[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>15.461</td>
<td>1.923</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R78C161[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>18.711</td>
<td>8.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C161[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_1_s0/CLK</td>
</tr>
<tr>
<td>18.364</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R78C161[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.615</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 8.096, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.923, 81.290%; tC2Q: 0.442, 18.710%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 8.711, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.903</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.364</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>13.096</td>
<td>8.096</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R90C162[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>13.539</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>77</td>
<td>R90C162[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>15.461</td>
<td>1.923</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R78C161[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>18.711</td>
<td>8.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C161[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_3_s0/CLK</td>
</tr>
<tr>
<td>18.364</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R78C161[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.615</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 8.096, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.923, 81.290%; tC2Q: 0.442, 18.710%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 8.711, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.050</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.287</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.337</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>13.096</td>
<td>8.096</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R90C162[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>13.539</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>77</td>
<td>R90C162[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>15.287</td>
<td>1.749</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R89C157[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/start_reg_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>18.685</td>
<td>8.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C157[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0/CLK</td>
</tr>
<tr>
<td>18.337</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R89C157[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.589</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 8.096, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.749, 79.806%; tC2Q: 0.442, 20.194%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 8.685, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.052</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.287</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.339</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>13.096</td>
<td>8.096</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R90C162[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>13.539</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>77</td>
<td>R90C162[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>15.287</td>
<td>1.749</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R90C157[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>18.687</td>
<td>8.687</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C157[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLK</td>
</tr>
<tr>
<td>18.339</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R90C157[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.591</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 8.096, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.749, 79.806%; tC2Q: 0.442, 20.194%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 8.687, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.052</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.287</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.339</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>13.096</td>
<td>8.096</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R90C162[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>13.539</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>77</td>
<td>R90C162[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>15.287</td>
<td>1.749</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R90C157[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>18.687</td>
<td>8.687</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C157[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLK</td>
</tr>
<tr>
<td>18.339</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R90C157[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.591</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 8.096, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.749, 79.806%; tC2Q: 0.442, 20.194%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 8.687, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.052</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.287</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.339</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>13.096</td>
<td>8.096</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R90C162[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>13.539</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>77</td>
<td>R90C162[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>15.287</td>
<td>1.749</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R90C157[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>18.687</td>
<td>8.687</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C157[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/CLK</td>
</tr>
<tr>
<td>18.339</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R90C157[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.591</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 8.096, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.749, 79.806%; tC2Q: 0.442, 20.194%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 8.687, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.052</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.287</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.339</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>13.096</td>
<td>8.096</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R90C162[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>13.539</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>77</td>
<td>R90C162[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>15.287</td>
<td>1.749</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R90C157[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>18.687</td>
<td>8.687</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C157[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1/CLK</td>
</tr>
<tr>
<td>18.339</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R90C157[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.591</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 8.096, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.749, 79.806%; tC2Q: 0.442, 20.194%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 8.687, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.064</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.264</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.328</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>13.096</td>
<td>8.096</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R90C162[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>13.539</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>77</td>
<td>R90C162[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>15.264</td>
<td>1.725</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C157[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>18.675</td>
<td>8.675</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C157[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/CLK</td>
</tr>
<tr>
<td>18.328</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R86C157[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.579</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 8.096, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.725, 79.585%; tC2Q: 0.442, 20.415%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 8.675, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.070</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.264</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.334</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>13.096</td>
<td>8.096</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R90C162[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>13.539</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>77</td>
<td>R90C162[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>15.264</td>
<td>1.725</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R87C157[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>18.681</td>
<td>8.681</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C157[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLK</td>
</tr>
<tr>
<td>18.334</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R87C157[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.585</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 8.096, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.725, 79.585%; tC2Q: 0.442, 20.415%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 8.681, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.070</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.264</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.334</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>13.096</td>
<td>8.096</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R90C162[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>13.539</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>77</td>
<td>R90C162[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>15.264</td>
<td>1.725</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R87C157[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>18.681</td>
<td>8.681</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C157[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLK</td>
</tr>
<tr>
<td>18.334</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R87C157[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.585</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 8.096, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.725, 79.585%; tC2Q: 0.442, 20.415%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 8.681, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.291</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.045</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>13.096</td>
<td>8.096</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R90C162[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>13.539</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>77</td>
<td>R90C162[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>15.045</td>
<td>1.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R88C157[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>18.683</td>
<td>8.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C157[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>18.336</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R88C157[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.587</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 8.096, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.506, 77.293%; tC2Q: 0.442, 22.707%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 8.683, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.291</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.045</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>13.096</td>
<td>8.096</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R90C162[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>13.539</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>77</td>
<td>R90C162[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>15.045</td>
<td>1.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R88C157[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/trigger_seq_start_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>18.683</td>
<td>8.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C157[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1/CLK</td>
</tr>
<tr>
<td>18.336</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R88C157[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.587</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 8.096, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.506, 77.293%; tC2Q: 0.442, 22.707%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 8.683, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.291</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.045</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>13.096</td>
<td>8.096</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R90C162[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>13.539</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>77</td>
<td>R90C162[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>15.045</td>
<td>1.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R88C157[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>18.683</td>
<td>8.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C157[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0/CLK</td>
</tr>
<tr>
<td>18.336</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R88C157[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.587</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 8.096, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.506, 77.293%; tC2Q: 0.442, 22.707%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 8.683, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.291</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.045</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>13.096</td>
<td>8.096</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R90C162[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>13.539</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>77</td>
<td>R90C162[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>15.045</td>
<td>1.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R88C157[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>18.683</td>
<td>8.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C157[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0/CLK</td>
</tr>
<tr>
<td>18.336</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R88C157[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.587</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 8.096, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.506, 77.293%; tC2Q: 0.442, 22.707%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 8.683, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.300</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.045</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.345</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>13.096</td>
<td>8.096</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R90C162[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>13.539</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>77</td>
<td>R90C162[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>15.045</td>
<td>1.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R88C158[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>18.692</td>
<td>8.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C158[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_9_s1/CLK</td>
</tr>
<tr>
<td>18.345</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R88C158[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.596</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 8.096, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.506, 77.293%; tC2Q: 0.442, 22.707%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 8.692, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.308</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.286</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>30.836</td>
<td>5.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R90C162[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>31.033</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>77</td>
<td>R90C162[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>31.286</td>
<td>0.252</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C161[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>25.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>25.677</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>26.355</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>337</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>31.692</td>
<td>5.337</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R89C161[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLK</td>
</tr>
<tr>
<td>31.727</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td>31.594</td>
<td>-0.134</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R89C161[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.857</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.836, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.252, 56.111%; tC2Q: 0.198, 43.889%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.355, 20.247%; route: 5.337, 79.753%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.308</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.286</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>30.836</td>
<td>5.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R90C162[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>31.033</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>77</td>
<td>R90C162[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>31.286</td>
<td>0.252</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C161[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>25.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>25.677</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>26.355</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>337</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>31.692</td>
<td>5.337</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R89C161[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLK</td>
</tr>
<tr>
<td>31.727</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td>31.594</td>
<td>-0.134</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R89C161[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.857</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.836, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.252, 56.111%; tC2Q: 0.198, 43.889%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.355, 20.247%; route: 5.337, 79.753%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.308</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.286</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>30.836</td>
<td>5.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R90C162[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>31.033</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>77</td>
<td>R90C162[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>31.286</td>
<td>0.252</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C161[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>25.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>25.677</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>26.355</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>337</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>31.692</td>
<td>5.337</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R89C161[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLK</td>
</tr>
<tr>
<td>31.727</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td>31.594</td>
<td>-0.134</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R89C161[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.857</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.836, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.252, 56.111%; tC2Q: 0.198, 43.889%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.355, 20.247%; route: 5.337, 79.753%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.817</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.283</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>10.836</td>
<td>5.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R90C162[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>11.033</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>77</td>
<td>R90C162[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.283</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C161[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>4.655</td>
<td>4.655</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C161[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3/CLK</td>
</tr>
<tr>
<td>4.466</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R90C161[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.181</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.836, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.250, 55.866%; tC2Q: 0.198, 44.134%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.655, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.817</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.283</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>10.836</td>
<td>5.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R90C162[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>11.033</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>77</td>
<td>R90C162[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.283</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C161[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>4.655</td>
<td>4.655</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C161[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1/CLK</td>
</tr>
<tr>
<td>4.466</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R90C161[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.181</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.836, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.250, 55.866%; tC2Q: 0.198, 44.134%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.655, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.817</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.283</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>10.836</td>
<td>5.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R90C162[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>11.033</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>77</td>
<td>R90C162[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.283</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C161[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>4.655</td>
<td>4.655</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C161[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0/CLK</td>
</tr>
<tr>
<td>4.466</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R90C161[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.181</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.836, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.250, 55.866%; tC2Q: 0.198, 44.134%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.655, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.821</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.286</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.464</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>10.836</td>
<td>5.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R90C162[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>11.033</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>77</td>
<td>R90C162[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.286</td>
<td>0.252</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C161[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>4.653</td>
<td>4.653</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C161[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1/CLK</td>
</tr>
<tr>
<td>4.464</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R89C161[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.182</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.836, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.252, 56.111%; tC2Q: 0.198, 43.889%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.653, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.821</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.286</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.464</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>10.836</td>
<td>5.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R90C162[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>11.033</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>77</td>
<td>R90C162[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.286</td>
<td>0.252</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C161[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>4.653</td>
<td>4.653</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C161[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1/CLK</td>
</tr>
<tr>
<td>4.464</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R89C161[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.182</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.836, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.252, 56.111%; tC2Q: 0.198, 43.889%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.653, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.133</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.609</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.476</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>10.836</td>
<td>5.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R90C162[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>11.033</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>77</td>
<td>R90C162[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.609</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C155[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>4.665</td>
<td>4.665</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C155[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1/CLK</td>
</tr>
<tr>
<td>4.476</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R90C155[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.171</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.836, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.576, 74.475%; tC2Q: 0.198, 25.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.665, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.135</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.609</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.474</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>10.836</td>
<td>5.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R90C162[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>11.033</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>77</td>
<td>R90C162[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.609</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C155[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>4.663</td>
<td>4.663</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C155[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLK</td>
</tr>
<tr>
<td>4.474</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R89C155[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.172</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.836, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.576, 74.475%; tC2Q: 0.198, 25.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.663, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.135</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.609</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.474</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>10.836</td>
<td>5.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R90C162[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>11.033</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>77</td>
<td>R90C162[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.609</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C155[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>4.663</td>
<td>4.663</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C155[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLK</td>
</tr>
<tr>
<td>4.474</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R89C155[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.172</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.836, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.576, 74.475%; tC2Q: 0.198, 25.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.663, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.135</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.609</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.474</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>10.836</td>
<td>5.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R90C162[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>11.033</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>77</td>
<td>R90C162[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.609</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C155[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>4.663</td>
<td>4.663</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C155[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLK</td>
</tr>
<tr>
<td>4.474</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R89C155[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.172</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.836, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.576, 74.475%; tC2Q: 0.198, 25.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.663, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.135</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.609</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.474</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>10.836</td>
<td>5.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R90C162[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>11.033</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>77</td>
<td>R90C162[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.609</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C155[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>4.663</td>
<td>4.663</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C155[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLK</td>
</tr>
<tr>
<td>4.474</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R89C155[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.172</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.836, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.576, 74.475%; tC2Q: 0.198, 25.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.663, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.135</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.609</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.474</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>10.836</td>
<td>5.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R90C162[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>11.033</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>77</td>
<td>R90C162[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.609</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C155[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>4.663</td>
<td>4.663</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C155[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/CLK</td>
</tr>
<tr>
<td>4.474</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R89C155[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.172</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.836, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.576, 74.475%; tC2Q: 0.198, 25.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.663, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.135</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.609</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.474</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>10.836</td>
<td>5.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R90C162[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>11.033</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>77</td>
<td>R90C162[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.609</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C155[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>4.663</td>
<td>4.663</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C155[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1/CLK</td>
</tr>
<tr>
<td>4.474</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R89C155[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.172</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.836, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.576, 74.475%; tC2Q: 0.198, 25.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.663, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.135</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.609</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.474</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>10.836</td>
<td>5.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R90C162[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>11.033</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>77</td>
<td>R90C162[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.609</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C155[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>4.663</td>
<td>4.663</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R89C155[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_6_s1/CLK</td>
</tr>
<tr>
<td>4.474</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R89C155[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.172</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.836, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.576, 74.475%; tC2Q: 0.198, 25.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.663, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.274</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.747</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>10.836</td>
<td>5.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R90C162[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>11.033</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>77</td>
<td>R90C162[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.747</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C155[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>4.662</td>
<td>4.662</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C155[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLK</td>
</tr>
<tr>
<td>4.473</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R88C155[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.174</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.836, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.714, 78.326%; tC2Q: 0.198, 21.674%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.662, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.279</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.747</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>10.836</td>
<td>5.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R90C162[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>11.033</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>77</td>
<td>R90C162[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.747</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C156[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C156[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1/CLK</td>
</tr>
<tr>
<td>4.468</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R88C156[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.179</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.836, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.714, 78.326%; tC2Q: 0.198, 21.674%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.657, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.279</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.747</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>10.836</td>
<td>5.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R90C162[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>11.033</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>77</td>
<td>R90C162[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.747</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C156[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_start_dly_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C156[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_1_s0/CLK</td>
</tr>
<tr>
<td>4.468</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R88C156[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.179</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.836, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.714, 78.326%; tC2Q: 0.198, 21.674%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.657, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.279</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.747</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>10.836</td>
<td>5.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R90C162[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>11.033</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>77</td>
<td>R90C162[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.747</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C156[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R88C156[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0/CLK</td>
</tr>
<tr>
<td>4.468</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R88C156[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.179</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.836, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.714, 78.326%; tC2Q: 0.198, 21.674%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.657, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.471</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>10.836</td>
<td>5.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R90C162[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>11.033</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>77</td>
<td>R90C162[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.867</td>
<td>0.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C155[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>4.660</td>
<td>4.660</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C155[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/CLK</td>
</tr>
<tr>
<td>4.471</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R87C155[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.176</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.836, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.834, 80.848%; tC2Q: 0.198, 19.152%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.660, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.403</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.869</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>10.836</td>
<td>5.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R90C162[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>11.033</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>77</td>
<td>R90C162[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.869</td>
<td>0.836</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C156[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>4.655</td>
<td>4.655</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C156[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_8_s1/CLK</td>
</tr>
<tr>
<td>4.466</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R87C156[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.181</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.836, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.836, 80.895%; tC2Q: 0.198, 19.105%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.655, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.403</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.869</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>10.836</td>
<td>5.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R90C162[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>11.033</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>77</td>
<td>R90C162[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.869</td>
<td>0.836</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C156[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>4.655</td>
<td>4.655</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R87C156[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLK</td>
</tr>
<tr>
<td>4.466</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R87C156[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.181</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.836, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.836, 80.895%; tC2Q: 0.198, 19.105%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.655, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.408</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.879</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.471</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>10.836</td>
<td>5.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R90C162[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>11.033</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>77</td>
<td>R90C162[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.879</td>
<td>0.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C156[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>4.660</td>
<td>4.660</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C156[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/CLK</td>
</tr>
<tr>
<td>4.471</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R90C156[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.176</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.836, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.846, 81.078%; tC2Q: 0.198, 18.922%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.660, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.408</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.879</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.471</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_1_6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_1_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>10.836</td>
<td>5.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R90C162[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>11.033</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>77</td>
<td>R90C162[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.879</td>
<td>0.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C156[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>220</td>
<td>R80C156[0][A]</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>4.660</td>
<td>4.660</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R90C156[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1/CLK</td>
</tr>
<tr>
<td>4.471</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R90C156[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.176</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.836, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.846, 81.078%; tC2Q: 0.198, 18.922%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.660, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.479</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.479</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_3_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>13.196</td>
<td>8.196</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_3_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>14.675</td>
<td>4.675</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_3_s/CLKA</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.479</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.479</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_4_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>13.196</td>
<td>8.196</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_4_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>14.675</td>
<td>4.675</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_4_s/CLKA</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.483</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.483</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>13.187</td>
<td>8.187</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>14.670</td>
<td>4.670</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/CLKA</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.483</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.483</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>13.187</td>
<td>8.187</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>14.670</td>
<td>4.670</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s/CLKA</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.483</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.483</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_5_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>13.187</td>
<td>8.187</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_5_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>14.670</td>
<td>4.670</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_5_s/CLKA</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.483</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.483</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_6_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>13.187</td>
<td>8.187</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_6_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>14.670</td>
<td>4.670</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_6_s/CLKA</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.488</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.488</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>13.177</td>
<td>8.177</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>14.665</td>
<td>4.665</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.555</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.555</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_11_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>13.107</td>
<td>8.107</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_11_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>14.663</td>
<td>4.662</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_11_s/CLKA</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.555</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.555</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_12_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>13.107</td>
<td>8.107</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_12_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>14.663</td>
<td>4.662</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_12_s/CLKA</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.555</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.555</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_22_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>13.107</td>
<td>8.107</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_22_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_out_1_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>ClockDivider460k_inst/clk_out_1_s2/Q</td>
</tr>
<tr>
<td>14.663</td>
<td>4.662</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_22_s/CLKA</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>337</td>
<td>control0[0]</td>
<td>4.614</td>
<td>8.316</td>
</tr>
<tr>
<td>220</td>
<td>clk_out_1_6</td>
<td>0.324</td>
<td>8.872</td>
</tr>
<tr>
<td>80</td>
<td>n20_3</td>
<td>42.413</td>
<td>1.783</td>
</tr>
<tr>
<td>78</td>
<td>clk_out_0_6</td>
<td>3.441</td>
<td>5.456</td>
</tr>
<tr>
<td>77</td>
<td>rst_ao</td>
<td>2.489</td>
<td>2.334</td>
</tr>
<tr>
<td>64</td>
<td>n792_10</td>
<td>43.425</td>
<td>2.188</td>
</tr>
<tr>
<td>60</td>
<td>n792_12</td>
<td>42.331</td>
<td>2.875</td>
</tr>
<tr>
<td>58</td>
<td>data_out_shift_reg_56_7</td>
<td>42.413</td>
<td>1.618</td>
</tr>
<tr>
<td>38</td>
<td>op_reg_en</td>
<td>42.616</td>
<td>2.046</td>
</tr>
<tr>
<td>37</td>
<td>capture_mem_wr</td>
<td>3.606</td>
<td>3.938</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R88C162</td>
<td>68.06%</td>
</tr>
<tr>
<td>R89C155</td>
<td>68.06%</td>
</tr>
<tr>
<td>R90C161</td>
<td>66.67%</td>
</tr>
<tr>
<td>R87C162</td>
<td>66.67%</td>
</tr>
<tr>
<td>R88C161</td>
<td>65.28%</td>
</tr>
<tr>
<td>R88C160</td>
<td>61.11%</td>
</tr>
<tr>
<td>R81C160</td>
<td>59.72%</td>
</tr>
<tr>
<td>R84C163</td>
<td>58.33%</td>
</tr>
<tr>
<td>R84C161</td>
<td>58.33%</td>
</tr>
<tr>
<td>R90C160</td>
<td>58.33%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk50M -period 20 -waveform {0 10} [get_ports {clk50M}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
