INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Documentos/facu/5to segundo/arqui/mips-final-arqui/mips_final.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Documentos/facu/5to segundo/arqui/mips-final-arqui/mips_final.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Documentos/facu/5to segundo/arqui/mips-final-arqui/mips_final.srcs/sources_1/new/execute.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Documentos/facu/5to segundo/arqui/mips-final-arqui/mips_final.srcs/sim_1/new/execute_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_tb
