//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused__unsafe_index_add_mul_sub_5 // -- Begin function triton_poi_fused__unsafe_index_add_mul_sub_5
                                        // @triton_poi_fused__unsafe_index_add_mul_sub_5
.visible .entry triton_poi_fused__unsafe_index_add_mul_sub_5(
	.param .u64 .ptr .global .align 1 triton_poi_fused__unsafe_index_add_mul_sub_5_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused__unsafe_index_add_mul_sub_5_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused__unsafe_index_add_mul_sub_5_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused__unsafe_index_add_mul_sub_5_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused__unsafe_index_add_mul_sub_5_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused__unsafe_index_add_mul_sub_5_param_5,
	.param .u64 .ptr .global .align 1 triton_poi_fused__unsafe_index_add_mul_sub_5_param_6,
	.param .u64 .ptr .global .align 1 triton_poi_fused__unsafe_index_add_mul_sub_5_param_7,
	.param .u32 triton_poi_fused__unsafe_index_add_mul_sub_5_param_8
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<5>;
	.reg .b32 	%r<25>;
	.reg .f32 	%f<8>;
	.reg .b64 	%rd<13>;
	.loc	1 19 0                          // c3zrnz2azamv64vfdqxxzwaulovsin3jlqmfanhx7s7f7ylnn2iq.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // c3zrnz2azamv64vfdqxxzwaulovsin3jlqmfanhx7s7f7ylnn2iq.py:19:0

// %bb.0:
	ld.param.u64 	%rd5, [triton_poi_fused__unsafe_index_add_mul_sub_5_param_0];
$L__tmp0:
	.loc	1 21 28                         // c3zrnz2azamv64vfdqxxzwaulovsin3jlqmfanhx7s7f7ylnn2iq.py:21:28
	// begin inline asm
	mov.u32 %r1, %ctaid.x;
	// end inline asm
	.loc	1 21 33                         // c3zrnz2azamv64vfdqxxzwaulovsin3jlqmfanhx7s7f7ylnn2iq.py:21:33
	shl.b32 	%r6, %r1, 7;
	ld.param.u64 	%rd6, [triton_poi_fused__unsafe_index_add_mul_sub_5_param_3];
	.loc	1 22 36                         // c3zrnz2azamv64vfdqxxzwaulovsin3jlqmfanhx7s7f7ylnn2iq.py:22:36
	mov.u32 	%r7, %tid.x;
	and.b32  	%r8, %r7, 127;
	.loc	1 22 23                         // c3zrnz2azamv64vfdqxxzwaulovsin3jlqmfanhx7s7f7ylnn2iq.py:22:23
	or.b32  	%r9, %r6, %r8;
	ld.param.u64 	%rd7, [triton_poi_fused__unsafe_index_add_mul_sub_5_param_5];
	.loc	1 23 21                         // c3zrnz2azamv64vfdqxxzwaulovsin3jlqmfanhx7s7f7ylnn2iq.py:23:21
	setp.lt.s32 	%p1, %r9, 256;
	ld.param.u64 	%rd8, [triton_poi_fused__unsafe_index_add_mul_sub_5_param_7];
	.loc	1 24 21                         // c3zrnz2azamv64vfdqxxzwaulovsin3jlqmfanhx7s7f7ylnn2iq.py:24:21
	shr.s32 	%r11, %r9, 31;
	shr.u32 	%r12, %r11, 30;
	add.s32 	%r13, %r9, %r12;
	shr.s32 	%r14, %r13, 2;
	.loc	1 24 26                         // c3zrnz2azamv64vfdqxxzwaulovsin3jlqmfanhx7s7f7ylnn2iq.py:24:26
	shr.u32 	%r15, %r14, 30;
	add.s32 	%r16, %r14, %r15;
	and.b32  	%r17, %r16, -4;
	sub.s32 	%r18, %r14, %r17;
	.loc	1 25 19                         // c3zrnz2azamv64vfdqxxzwaulovsin3jlqmfanhx7s7f7ylnn2iq.py:25:19
	and.b32  	%r19, %r13, -4;
	sub.s32 	%r20, %r9, %r19;
	.loc	1 26 19                         // c3zrnz2azamv64vfdqxxzwaulovsin3jlqmfanhx7s7f7ylnn2iq.py:26:19
	bfe.s32 	%r21, %r1, 24, 1;
	shr.u32 	%r22, %r21, 28;
	add.s32 	%r23, %r9, %r22;
	shr.s32 	%r24, %r23, 4;
	.loc	1 30 30                         // c3zrnz2azamv64vfdqxxzwaulovsin3jlqmfanhx7s7f7ylnn2iq.py:30:30
	mul.wide.s32 	%rd9, %r24, 4;
	add.s64 	%rd1, %rd6, %rd9;
	.loc	1 30 35                         // c3zrnz2azamv64vfdqxxzwaulovsin3jlqmfanhx7s7f7ylnn2iq.py:30:35
	// begin inline asm
	mov.u32 %r2, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r2 }, [ %rd1 + 0 ];
	// end inline asm
	mov.b32 	%f1, %r2;
	.loc	1 32 31                         // c3zrnz2azamv64vfdqxxzwaulovsin3jlqmfanhx7s7f7ylnn2iq.py:32:31
	mul.wide.s32 	%rd10, %r20, 4;
	add.s64 	%rd2, %rd7, %rd10;
	.loc	1 32 36                         // c3zrnz2azamv64vfdqxxzwaulovsin3jlqmfanhx7s7f7ylnn2iq.py:32:36
	// begin inline asm
	mov.u32 %r3, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r3 }, [ %rd2 + 0 ];
	// end inline asm
	mov.b32 	%f2, %r3;
	.loc	1 34 31                         // c3zrnz2azamv64vfdqxxzwaulovsin3jlqmfanhx7s7f7ylnn2iq.py:34:31
	mul.wide.s32 	%rd11, %r18, 4;
	add.s64 	%rd3, %rd8, %rd11;
	.loc	1 34 36                         // c3zrnz2azamv64vfdqxxzwaulovsin3jlqmfanhx7s7f7ylnn2iq.py:34:36
	// begin inline asm
	mov.u32 %r4, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r4 }, [ %rd3 + 0 ];
	// end inline asm
	mov.b32 	%f3, %r4;
	.loc	1 45 19                         // c3zrnz2azamv64vfdqxxzwaulovsin3jlqmfanhx7s7f7ylnn2iq.py:45:19
	sub.f32 	%f4, %f1, %f1;
	.loc	1 47 19                         // c3zrnz2azamv64vfdqxxzwaulovsin3jlqmfanhx7s7f7ylnn2iq.py:47:19
	fma.rn.f32 	%f5, %f4, %f2, %f1;
	.loc	1 51 20                         // c3zrnz2azamv64vfdqxxzwaulovsin3jlqmfanhx7s7f7ylnn2iq.py:51:20
	sub.f32 	%f6, %f5, %f5;
	.loc	1 53 20                         // c3zrnz2azamv64vfdqxxzwaulovsin3jlqmfanhx7s7f7ylnn2iq.py:53:20
	fma.rn.f32 	%f7, %f6, %f3, %f5;
	.loc	1 54 28                         // c3zrnz2azamv64vfdqxxzwaulovsin3jlqmfanhx7s7f7ylnn2iq.py:54:28
	mul.wide.s32 	%rd12, %r9, 4;
	add.s64 	%rd4, %rd5, %rd12;
	.loc	1 54 40                         // c3zrnz2azamv64vfdqxxzwaulovsin3jlqmfanhx7s7f7ylnn2iq.py:54:40
	mov.b32 	%r5, %f7;
	// begin inline asm
	@%p1 st.global.b32 [ %rd4 + 0 ], { %r5 };
	// end inline asm
	.loc	1 54 4                          // c3zrnz2azamv64vfdqxxzwaulovsin3jlqmfanhx7s7f7ylnn2iq.py:54:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/3z/c3zrnz2azamv64vfdqxxzwaulovsin3jlqmfanhx7s7f7ylnn2iq.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 51
.b8 122
.b8 114
.b8 110
.b8 122
.b8 50
.b8 97
.b8 122
.b8 97
.b8 109
.b8 118
.b8 54
.b8 52
.b8 118
.b8 102
.b8 100
.b8 113
.b8 120
.b8 120
.b8 122
.b8 119
.b8 97
.b8 117
.b8 108
.b8 111
.b8 118
.b8 115
.b8 105
.b8 110
.b8 51
.b8 106
.b8 108
.b8 113
.b8 109
.b8 102
.b8 97
.b8 110
.b8 104
.b8 120
.b8 55
.b8 115
.b8 55
.b8 102
.b8 55
.b8 121
.b8 108
.b8 110
.b8 110
.b8 50
.b8 105
.b8 113
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 51
.b8 122
.b8 0
	}
	.section	.debug_macinfo	{	}
