<?xml version="1.0" encoding="UTF-8"?>
<nf:module xmlns:nf="http://www.NetFPGA.org/NF2_register_system" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.NetFPGA.org/NF2_register_system NF2_register_system.xsd ">
        <nf:name>gener</nf:name>
        <nf:prefix>gener</nf:prefix>
        <nf:location>udp</nf:location>
        <nf:description>Generator Module Registers</nf:description>
        <nf:blocksize>32</nf:blocksize>
        <nf:registers>
                <nf:register>
                        <nf:name>cnt_pkts</nf:name>
                        <nf:description>Number of generated packets</nf:description>
                        <nf:type>generic_counter32</nf:type>
                </nf:register>
                <nf:register>
                        <nf:name>ctrl</nf:name>
                        <nf:description>control register</nf:description>
                        <nf:type>gener_control</nf:type>
                </nf:register>
                <nf:register>
                        <nf:name>len</nf:name>
                        <nf:description>packet length</nf:description>
                        <nf:type>generic_software32</nf:type>
                </nf:register>
                <nf:register>
                        <nf:name>ifg</nf:name>
                        <nf:description>space between packets</nf:description>
                        <nf:type>generic_software32</nf:type>
                </nf:register>
                <nf:register>
                        <nf:name>seed</nf:name>
                        <nf:description>seed for rng</nf:description>
                        <nf:type>generic_software32</nf:type>
                </nf:register>
		<nf:register>
                        <nf:name>rng_out_lo</nf:name>
                        <nf:description>output of rng</nf:description>
                        <nf:type>generic_hardware32</nf:type>
                </nf:register>
		<nf:register>
                        <nf:name>rng_out_hi</nf:name>
                        <nf:description>output of rng</nf:description>
                        <nf:type>generic_hardware32</nf:type>
                </nf:register>
		<nf:register>
                        <nf:name>status</nf:name>
                        <nf:description>status register</nf:description>
                        <nf:type>gener_status</nf:type>
                </nf:register>
	</nf:registers>
        <nf:constants>
        </nf:constants>
        <nf:types>
		<nf:type xsi:type="nf:SimpleType">
			<nf:name>gener_control</nf:name>
			<nf:width>1</nf:width>
			<nf:bitmask>
				<nf:name>reset</nf:name>
				<nf:pos>0</nf:pos>
			</nf:bitmask>
			<nf:bitmask>
				<nf:name>enable_send</nf:name>
				<nf:pos>1</nf:pos>
			</nf:bitmask>
			<nf:bitmask>
				<nf:name>enable_wr_seed</nf:name>
				<nf:pos>2</nf:pos>
			</nf:bitmask>
		</nf:type>
		<nf:type xsi:type="nf:SimpleType">
			<nf:name>gener_status</nf:name>
			<nf:width>32</nf:width>
			<nf:bitmask>
				<nf:name>state</nf:name>
				<nf:pos>0</nf:pos>
				<nf:width>7</nf:width>
			</nf:bitmask>
			<nf:bitmask>
				<nf:name>out_rdy</nf:name>
				<nf:pos>7</nf:pos>
			</nf:bitmask>
			<nf:bitmask>
				<nf:name>in_fifo_empty</nf:name>
				<nf:pos>8</nf:pos>
			</nf:bitmask>
			<nf:bitmask>
				<nf:name>out_wr_int</nf:name>
				<nf:pos>9</nf:pos>
			</nf:bitmask>
			<nf:bitmask>
				<nf:name>pkt_upcnt</nf:name>
				<nf:pos>10</nf:pos>
			</nf:bitmask>
			<nf:bitmask>
				<nf:name>reg_len</nf:name>
				<nf:pos>11</nf:pos>
				<nf:width>5</nf:width>
			</nf:bitmask>
			<nf:bitmask>
				<nf:name>cnt</nf:name>
				<nf:pos>16</nf:pos>
				<nf:width>16</nf:width>
			</nf:bitmask>
		</nf:type>
        </nf:types>
</nf:module>
