{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1602121480060 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1602121480080 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 08 09:44:39 2020 " "Processing started: Thu Oct 08 09:44:39 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1602121480080 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121480080 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exp5_4_2 -c exp5_4_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off exp5_4_2 -c exp5_4_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121480080 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1602121480999 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1602121481000 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "CLK_div_N.v(4) " "Verilog HDL information at CLK_div_N.v(4): always construct contains both blocking and non-blocking assignments" {  } { { "CLK_div_N.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/CLK_div_N.v" 4 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1602121490079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div_n.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_div_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_N " "Found entity 1: div_N" {  } { { "CLK_div_N.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/CLK_div_N.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602121490081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121490081 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "counter.v(62) " "Verilog HDL information at counter.v(62): always construct contains both blocking and non-blocking assignments" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 62 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1602121490084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602121490085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121490085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp5_4_2.v 1 1 " "Found 1 design units, including 1 entities, in source file exp5_4_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 exp5_4_2 " "Found entity 1: exp5_4_2" {  } { { "exp5_4_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602121490089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121490089 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "div_N1.v(4) " "Verilog HDL information at div_N1.v(4): always construct contains both blocking and non-blocking assignments" {  } { { "div_N1.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/div_N1.v" 4 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1602121490092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_n1.v 1 1 " "Found 1 design units, including 1 entities, in source file div_n1.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_N1 " "Found entity 1: div_N1" {  } { { "div_N1.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/div_N1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602121490093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121490093 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "exp5_4_2 " "Elaborating entity \"exp5_4_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1602121490153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_N div_N:A " "Elaborating entity \"div_N\" for hierarchy \"div_N:A\"" {  } { { "exp5_4_2.v" "A" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602121490155 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CLK_div_N.v(9) " "Verilog HDL assignment warning at CLK_div_N.v(9): truncated value with size 32 to match size of target (1)" {  } { { "CLK_div_N.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/CLK_div_N.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602121490156 "|exp5_4_2|div_N:A"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_N1 div_N1:C " "Elaborating entity \"div_N1\" for hierarchy \"div_N1:C\"" {  } { { "exp5_4_2.v" "C" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602121490157 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 div_N1.v(9) " "Verilog HDL assignment warning at div_N1.v(9): truncated value with size 32 to match size of target (1)" {  } { { "div_N1.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/div_N1.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602121490158 "|exp5_4_2|div_N1:C"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:B " "Elaborating entity \"counter\" for hierarchy \"counter:B\"" {  } { { "exp5_4_2.v" "B" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602121490159 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 counter.v(45) " "Verilog HDL assignment warning at counter.v(45): truncated value with size 32 to match size of target (8)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602121490160 "|exp5_4_2|counter:B"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 counter.v(48) " "Verilog HDL assignment warning at counter.v(48): truncated value with size 32 to match size of target (8)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602121490161 "|exp5_4_2|counter:B"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 counter.v(55) " "Verilog HDL assignment warning at counter.v(55): truncated value with size 32 to match size of target (8)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602121490161 "|exp5_4_2|counter:B"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 counter.v(80) " "Verilog HDL assignment warning at counter.v(80): truncated value with size 32 to match size of target (8)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602121490161 "|exp5_4_2|counter:B"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 counter.v(82) " "Verilog HDL assignment warning at counter.v(82): truncated value with size 32 to match size of target (8)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602121490161 "|exp5_4_2|counter:B"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 counter.v(84) " "Verilog HDL assignment warning at counter.v(84): truncated value with size 32 to match size of target (8)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602121490162 "|exp5_4_2|counter:B"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 counter.v(101) " "Verilog HDL assignment warning at counter.v(101): truncated value with size 32 to match size of target (8)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602121490162 "|exp5_4_2|counter:B"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 counter.v(103) " "Verilog HDL assignment warning at counter.v(103): truncated value with size 32 to match size of target (8)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602121490162 "|exp5_4_2|counter:B"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 counter.v(105) " "Verilog HDL assignment warning at counter.v(105): truncated value with size 32 to match size of target (8)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602121490162 "|exp5_4_2|counter:B"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 counter.v(111) " "Verilog HDL assignment warning at counter.v(111): truncated value with size 32 to match size of target (8)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602121490162 "|exp5_4_2|counter:B"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 counter.v(120) " "Verilog HDL assignment warning at counter.v(120): truncated value with size 32 to match size of target (8)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602121490162 "|exp5_4_2|counter:B"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 counter.v(126) " "Verilog HDL assignment warning at counter.v(126): truncated value with size 32 to match size of target (8)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602121490162 "|exp5_4_2|counter:B"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX0 counter.v(134) " "Verilog HDL Always Construct warning at counter.v(134): inferring latch(es) for variable \"HEX0\", which holds its previous value in one or more paths through the always construct" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 134 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1602121490172 "|exp5_4_2|counter:B"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX1 counter.v(134) " "Verilog HDL Always Construct warning at counter.v(134): inferring latch(es) for variable \"HEX1\", which holds its previous value in one or more paths through the always construct" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 134 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1602121490173 "|exp5_4_2|counter:B"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX2 counter.v(134) " "Verilog HDL Always Construct warning at counter.v(134): inferring latch(es) for variable \"HEX2\", which holds its previous value in one or more paths through the always construct" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 134 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1602121490173 "|exp5_4_2|counter:B"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX3 counter.v(134) " "Verilog HDL Always Construct warning at counter.v(134): inferring latch(es) for variable \"HEX3\", which holds its previous value in one or more paths through the always construct" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 134 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1602121490173 "|exp5_4_2|counter:B"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX4 counter.v(134) " "Verilog HDL Always Construct warning at counter.v(134): inferring latch(es) for variable \"HEX4\", which holds its previous value in one or more paths through the always construct" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 134 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1602121490173 "|exp5_4_2|counter:B"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX5 counter.v(134) " "Verilog HDL Always Construct warning at counter.v(134): inferring latch(es) for variable \"HEX5\", which holds its previous value in one or more paths through the always construct" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 134 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1602121490173 "|exp5_4_2|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[0\] counter.v(262) " "Inferred latch for \"HEX5\[0\]\" at counter.v(262)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121490185 "|exp5_4_2|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[1\] counter.v(262) " "Inferred latch for \"HEX5\[1\]\" at counter.v(262)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121490185 "|exp5_4_2|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[2\] counter.v(262) " "Inferred latch for \"HEX5\[2\]\" at counter.v(262)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121490185 "|exp5_4_2|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[3\] counter.v(262) " "Inferred latch for \"HEX5\[3\]\" at counter.v(262)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121490185 "|exp5_4_2|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[4\] counter.v(262) " "Inferred latch for \"HEX5\[4\]\" at counter.v(262)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121490186 "|exp5_4_2|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[5\] counter.v(262) " "Inferred latch for \"HEX5\[5\]\" at counter.v(262)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121490186 "|exp5_4_2|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[6\] counter.v(262) " "Inferred latch for \"HEX5\[6\]\" at counter.v(262)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121490186 "|exp5_4_2|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[0\] counter.v(262) " "Inferred latch for \"HEX4\[0\]\" at counter.v(262)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121490186 "|exp5_4_2|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[1\] counter.v(262) " "Inferred latch for \"HEX4\[1\]\" at counter.v(262)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121490186 "|exp5_4_2|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[2\] counter.v(262) " "Inferred latch for \"HEX4\[2\]\" at counter.v(262)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121490187 "|exp5_4_2|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[3\] counter.v(262) " "Inferred latch for \"HEX4\[3\]\" at counter.v(262)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121490187 "|exp5_4_2|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[4\] counter.v(262) " "Inferred latch for \"HEX4\[4\]\" at counter.v(262)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121490187 "|exp5_4_2|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[5\] counter.v(262) " "Inferred latch for \"HEX4\[5\]\" at counter.v(262)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121490187 "|exp5_4_2|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[6\] counter.v(262) " "Inferred latch for \"HEX4\[6\]\" at counter.v(262)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121490187 "|exp5_4_2|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[0\] counter.v(262) " "Inferred latch for \"HEX3\[0\]\" at counter.v(262)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121490188 "|exp5_4_2|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[1\] counter.v(262) " "Inferred latch for \"HEX3\[1\]\" at counter.v(262)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121490188 "|exp5_4_2|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[2\] counter.v(262) " "Inferred latch for \"HEX3\[2\]\" at counter.v(262)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121490188 "|exp5_4_2|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[3\] counter.v(262) " "Inferred latch for \"HEX3\[3\]\" at counter.v(262)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121490188 "|exp5_4_2|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[4\] counter.v(262) " "Inferred latch for \"HEX3\[4\]\" at counter.v(262)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121490188 "|exp5_4_2|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[5\] counter.v(262) " "Inferred latch for \"HEX3\[5\]\" at counter.v(262)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121490188 "|exp5_4_2|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[6\] counter.v(262) " "Inferred latch for \"HEX3\[6\]\" at counter.v(262)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121490189 "|exp5_4_2|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[0\] counter.v(262) " "Inferred latch for \"HEX2\[0\]\" at counter.v(262)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121490189 "|exp5_4_2|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[1\] counter.v(262) " "Inferred latch for \"HEX2\[1\]\" at counter.v(262)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121490189 "|exp5_4_2|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[2\] counter.v(262) " "Inferred latch for \"HEX2\[2\]\" at counter.v(262)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121490189 "|exp5_4_2|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[3\] counter.v(262) " "Inferred latch for \"HEX2\[3\]\" at counter.v(262)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121490189 "|exp5_4_2|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[4\] counter.v(262) " "Inferred latch for \"HEX2\[4\]\" at counter.v(262)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121490190 "|exp5_4_2|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[5\] counter.v(262) " "Inferred latch for \"HEX2\[5\]\" at counter.v(262)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121490190 "|exp5_4_2|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[6\] counter.v(262) " "Inferred latch for \"HEX2\[6\]\" at counter.v(262)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121490190 "|exp5_4_2|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[0\] counter.v(262) " "Inferred latch for \"HEX1\[0\]\" at counter.v(262)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121490190 "|exp5_4_2|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[1\] counter.v(262) " "Inferred latch for \"HEX1\[1\]\" at counter.v(262)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121490191 "|exp5_4_2|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[2\] counter.v(262) " "Inferred latch for \"HEX1\[2\]\" at counter.v(262)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121490191 "|exp5_4_2|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[3\] counter.v(262) " "Inferred latch for \"HEX1\[3\]\" at counter.v(262)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121490191 "|exp5_4_2|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[4\] counter.v(262) " "Inferred latch for \"HEX1\[4\]\" at counter.v(262)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121490191 "|exp5_4_2|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[5\] counter.v(262) " "Inferred latch for \"HEX1\[5\]\" at counter.v(262)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121490191 "|exp5_4_2|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[6\] counter.v(262) " "Inferred latch for \"HEX1\[6\]\" at counter.v(262)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121490191 "|exp5_4_2|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[0\] counter.v(262) " "Inferred latch for \"HEX0\[0\]\" at counter.v(262)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121490192 "|exp5_4_2|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[1\] counter.v(262) " "Inferred latch for \"HEX0\[1\]\" at counter.v(262)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121490192 "|exp5_4_2|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[2\] counter.v(262) " "Inferred latch for \"HEX0\[2\]\" at counter.v(262)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121490192 "|exp5_4_2|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[3\] counter.v(262) " "Inferred latch for \"HEX0\[3\]\" at counter.v(262)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121490192 "|exp5_4_2|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[4\] counter.v(262) " "Inferred latch for \"HEX0\[4\]\" at counter.v(262)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121490192 "|exp5_4_2|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[5\] counter.v(262) " "Inferred latch for \"HEX0\[5\]\" at counter.v(262)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121490193 "|exp5_4_2|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[6\] counter.v(262) " "Inferred latch for \"HEX0\[6\]\" at counter.v(262)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121490193 "|exp5_4_2|counter:B"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "24 " "Inferred 24 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "counter:B\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"counter:B\|Mod6\"" {  } { { "counter.v" "Mod6" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 150 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602121490770 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "counter:B\|Mod12 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"counter:B\|Mod12\"" {  } { { "counter.v" "Mod12" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 406 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602121490770 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "counter:B\|Mod9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"counter:B\|Mod9\"" {  } { { "counter.v" "Mod9" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 278 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602121490770 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "counter:B\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"counter:B\|Div0\"" {  } { { "counter.v" "Div0" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 171 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602121490770 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "counter:B\|Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"counter:B\|Div6\"" {  } { { "counter.v" "Div6" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 427 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602121490770 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "counter:B\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"counter:B\|Div3\"" {  } { { "counter.v" "Div3" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 299 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602121490770 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "counter:B\|Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"counter:B\|Mod7\"" {  } { { "counter.v" "Mod7" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 192 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602121490770 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "counter:B\|Mod13 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"counter:B\|Mod13\"" {  } { { "counter.v" "Mod13" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 448 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602121490770 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "counter:B\|Mod10 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"counter:B\|Mod10\"" {  } { { "counter.v" "Mod10" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 320 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602121490770 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "counter:B\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"counter:B\|Div1\"" {  } { { "counter.v" "Div1" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 213 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602121490770 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "counter:B\|Div7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"counter:B\|Div7\"" {  } { { "counter.v" "Div7" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 469 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602121490770 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "counter:B\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"counter:B\|Div4\"" {  } { { "counter.v" "Div4" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 341 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602121490770 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "counter:B\|Mod8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"counter:B\|Mod8\"" {  } { { "counter.v" "Mod8" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 234 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602121490770 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "counter:B\|Mod14 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"counter:B\|Mod14\"" {  } { { "counter.v" "Mod14" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 490 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602121490770 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "counter:B\|Mod11 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"counter:B\|Mod11\"" {  } { { "counter.v" "Mod11" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 362 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602121490770 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "counter:B\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"counter:B\|Div2\"" {  } { { "counter.v" "Div2" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 255 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602121490770 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "counter:B\|Div8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"counter:B\|Div8\"" {  } { { "counter.v" "Div8" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 511 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602121490770 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "counter:B\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"counter:B\|Div5\"" {  } { { "counter.v" "Div5" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 383 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602121490770 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "counter:B\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"counter:B\|Mod3\"" {  } { { "counter.v" "Mod3" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 101 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602121490770 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "counter:B\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"counter:B\|Mod4\"" {  } { { "counter.v" "Mod4" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 103 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602121490770 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "counter:B\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"counter:B\|Mod5\"" {  } { { "counter.v" "Mod5" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 105 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602121490770 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "counter:B\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"counter:B\|Mod0\"" {  } { { "counter.v" "Mod0" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 80 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602121490770 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "counter:B\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"counter:B\|Mod1\"" {  } { { "counter.v" "Mod1" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 82 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602121490770 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "counter:B\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"counter:B\|Mod2\"" {  } { { "counter.v" "Mod2" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 84 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602121490770 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1602121490770 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "counter:B\|lpm_divide:Mod6 " "Elaborated megafunction instantiation \"counter:B\|lpm_divide:Mod6\"" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 150 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602121490859 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counter:B\|lpm_divide:Mod6 " "Instantiated megafunction \"counter:B\|lpm_divide:Mod6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602121490860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602121490860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602121490860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602121490860 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 150 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602121490860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_82m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_82m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_82m " "Found entity 1: lpm_divide_82m" {  } { { "db/lpm_divide_82m.tdf" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/db/lpm_divide_82m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602121490900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121490900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602121490915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121490915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_sse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sse " "Found entity 1: alt_u_div_sse" {  } { { "db/alt_u_div_sse.tdf" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/db/alt_u_div_sse.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602121490933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121490933 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "counter:B\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"counter:B\|lpm_divide:Div0\"" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 171 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602121490962 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counter:B\|lpm_divide:Div0 " "Instantiated megafunction \"counter:B\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602121490962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602121490962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602121490962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602121490962 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 171 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602121490962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5am " "Found entity 1: lpm_divide_5am" {  } { { "db/lpm_divide_5am.tdf" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/db/lpm_divide_5am.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602121491004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121491004 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "counter:B\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"counter:B\|lpm_divide:Mod3\"" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 101 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602121491183 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counter:B\|lpm_divide:Mod3 " "Instantiated megafunction \"counter:B\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602121491183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602121491183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602121491183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602121491183 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 101 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602121491183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_b2m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_b2m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_b2m " "Found entity 1: lpm_divide_b2m" {  } { { "db/lpm_divide_b2m.tdf" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/db/lpm_divide_b2m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602121491237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121491237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/db/sign_div_unsign_ekh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602121491253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121491253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2te.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2te.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2te " "Found entity 1: alt_u_div_2te" {  } { { "db/alt_u_div_2te.tdf" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/db/alt_u_div_2te.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602121491272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121491272 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "counter:B\|lpm_divide:Mod5 " "Elaborated megafunction instantiation \"counter:B\|lpm_divide:Mod5\"" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 105 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602121491300 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counter:B\|lpm_divide:Mod5 " "Instantiated megafunction \"counter:B\|lpm_divide:Mod5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602121491300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602121491300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602121491300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602121491300 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 105 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602121491300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_a2m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_a2m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_a2m " "Found entity 1: lpm_divide_a2m" {  } { { "db/lpm_divide_a2m.tdf" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/db/lpm_divide_a2m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602121491395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121491395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dkh " "Found entity 1: sign_div_unsign_dkh" {  } { { "db/sign_div_unsign_dkh.tdf" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/db/sign_div_unsign_dkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602121491414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121491414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0te.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0te.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0te " "Found entity 1: alt_u_div_0te" {  } { { "db/alt_u_div_0te.tdf" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/db/alt_u_div_0te.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602121491439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121491439 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:B\|HEX0\[0\] " "Latch counter:B\|HEX0\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set " "Ports D and ENA on the latch are fed by the same signal set" {  } { { "exp5_4_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602121491746 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602121491746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:B\|HEX0\[1\] " "Latch counter:B\|HEX0\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set " "Ports D and ENA on the latch are fed by the same signal set" {  } { { "exp5_4_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602121491746 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602121491746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:B\|HEX0\[2\] " "Latch counter:B\|HEX0\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set " "Ports D and ENA on the latch are fed by the same signal set" {  } { { "exp5_4_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602121491746 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602121491746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:B\|HEX0\[3\] " "Latch counter:B\|HEX0\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set " "Ports D and ENA on the latch are fed by the same signal set" {  } { { "exp5_4_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602121491746 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602121491746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:B\|HEX0\[4\] " "Latch counter:B\|HEX0\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set " "Ports D and ENA on the latch are fed by the same signal set" {  } { { "exp5_4_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602121491747 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602121491747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:B\|HEX0\[5\] " "Latch counter:B\|HEX0\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set " "Ports D and ENA on the latch are fed by the same signal set" {  } { { "exp5_4_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602121491747 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602121491747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:B\|HEX0\[6\] " "Latch counter:B\|HEX0\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set " "Ports D and ENA on the latch are fed by the same signal set" {  } { { "exp5_4_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602121491747 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602121491747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:B\|HEX1\[0\] " "Latch counter:B\|HEX1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set " "Ports D and ENA on the latch are fed by the same signal set" {  } { { "exp5_4_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602121491747 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602121491747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:B\|HEX1\[1\] " "Latch counter:B\|HEX1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set " "Ports D and ENA on the latch are fed by the same signal set" {  } { { "exp5_4_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602121491747 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602121491747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:B\|HEX1\[2\] " "Latch counter:B\|HEX1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set " "Ports D and ENA on the latch are fed by the same signal set" {  } { { "exp5_4_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602121491747 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602121491747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:B\|HEX1\[3\] " "Latch counter:B\|HEX1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set " "Ports D and ENA on the latch are fed by the same signal set" {  } { { "exp5_4_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602121491747 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602121491747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:B\|HEX1\[4\] " "Latch counter:B\|HEX1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set " "Ports D and ENA on the latch are fed by the same signal set" {  } { { "exp5_4_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602121491747 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602121491747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:B\|HEX1\[5\] " "Latch counter:B\|HEX1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set " "Ports D and ENA on the latch are fed by the same signal set" {  } { { "exp5_4_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602121491747 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602121491747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:B\|HEX1\[6\] " "Latch counter:B\|HEX1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set " "Ports D and ENA on the latch are fed by the same signal set" {  } { { "exp5_4_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602121491747 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602121491747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:B\|HEX2\[0\] " "Latch counter:B\|HEX2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set " "Ports D and ENA on the latch are fed by the same signal set" {  } { { "exp5_4_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602121491747 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602121491747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:B\|HEX2\[1\] " "Latch counter:B\|HEX2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set " "Ports D and ENA on the latch are fed by the same signal set" {  } { { "exp5_4_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602121491747 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602121491747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:B\|HEX2\[2\] " "Latch counter:B\|HEX2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set " "Ports D and ENA on the latch are fed by the same signal set" {  } { { "exp5_4_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602121491747 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602121491747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:B\|HEX2\[3\] " "Latch counter:B\|HEX2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set " "Ports D and ENA on the latch are fed by the same signal set" {  } { { "exp5_4_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602121491747 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602121491747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:B\|HEX2\[4\] " "Latch counter:B\|HEX2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set " "Ports D and ENA on the latch are fed by the same signal set" {  } { { "exp5_4_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602121491748 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602121491748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:B\|HEX2\[5\] " "Latch counter:B\|HEX2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set " "Ports D and ENA on the latch are fed by the same signal set" {  } { { "exp5_4_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602121491748 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602121491748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:B\|HEX2\[6\] " "Latch counter:B\|HEX2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set " "Ports D and ENA on the latch are fed by the same signal set" {  } { { "exp5_4_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602121491748 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602121491748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:B\|HEX3\[0\] " "Latch counter:B\|HEX3\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set " "Ports D and ENA on the latch are fed by the same signal set" {  } { { "exp5_4_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602121491748 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602121491748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:B\|HEX3\[1\] " "Latch counter:B\|HEX3\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set " "Ports D and ENA on the latch are fed by the same signal set" {  } { { "exp5_4_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602121491748 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602121491748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:B\|HEX3\[2\] " "Latch counter:B\|HEX3\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set " "Ports D and ENA on the latch are fed by the same signal set" {  } { { "exp5_4_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602121491748 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602121491748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:B\|HEX3\[3\] " "Latch counter:B\|HEX3\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set " "Ports D and ENA on the latch are fed by the same signal set" {  } { { "exp5_4_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602121491748 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602121491748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:B\|HEX3\[4\] " "Latch counter:B\|HEX3\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set " "Ports D and ENA on the latch are fed by the same signal set" {  } { { "exp5_4_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602121491748 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602121491748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:B\|HEX3\[5\] " "Latch counter:B\|HEX3\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set " "Ports D and ENA on the latch are fed by the same signal set" {  } { { "exp5_4_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602121491748 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602121491748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:B\|HEX3\[6\] " "Latch counter:B\|HEX3\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set " "Ports D and ENA on the latch are fed by the same signal set" {  } { { "exp5_4_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602121491748 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602121491748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:B\|HEX4\[0\] " "Latch counter:B\|HEX4\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set " "Ports D and ENA on the latch are fed by the same signal set" {  } { { "exp5_4_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602121491748 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602121491748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:B\|HEX4\[1\] " "Latch counter:B\|HEX4\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set " "Ports D and ENA on the latch are fed by the same signal set" {  } { { "exp5_4_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602121491748 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602121491748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:B\|HEX4\[2\] " "Latch counter:B\|HEX4\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set " "Ports D and ENA on the latch are fed by the same signal set" {  } { { "exp5_4_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602121491748 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602121491748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:B\|HEX4\[3\] " "Latch counter:B\|HEX4\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set " "Ports D and ENA on the latch are fed by the same signal set" {  } { { "exp5_4_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602121491749 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602121491749 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:B\|HEX4\[4\] " "Latch counter:B\|HEX4\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set " "Ports D and ENA on the latch are fed by the same signal set" {  } { { "exp5_4_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602121491749 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602121491749 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:B\|HEX4\[5\] " "Latch counter:B\|HEX4\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set " "Ports D and ENA on the latch are fed by the same signal set" {  } { { "exp5_4_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602121491749 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602121491749 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:B\|HEX4\[6\] " "Latch counter:B\|HEX4\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set " "Ports D and ENA on the latch are fed by the same signal set" {  } { { "exp5_4_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602121491749 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602121491749 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:B\|HEX5\[0\] " "Latch counter:B\|HEX5\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set " "Ports D and ENA on the latch are fed by the same signal set" {  } { { "exp5_4_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602121491749 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602121491749 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:B\|HEX5\[1\] " "Latch counter:B\|HEX5\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set " "Ports D and ENA on the latch are fed by the same signal set" {  } { { "exp5_4_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602121491749 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602121491749 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:B\|HEX5\[2\] " "Latch counter:B\|HEX5\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set " "Ports D and ENA on the latch are fed by the same signal set" {  } { { "exp5_4_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602121491749 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602121491749 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:B\|HEX5\[3\] " "Latch counter:B\|HEX5\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set " "Ports D and ENA on the latch are fed by the same signal set" {  } { { "exp5_4_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602121491749 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602121491749 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:B\|HEX5\[4\] " "Latch counter:B\|HEX5\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set " "Ports D and ENA on the latch are fed by the same signal set" {  } { { "exp5_4_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602121491750 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602121491750 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:B\|HEX5\[5\] " "Latch counter:B\|HEX5\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set " "Ports D and ENA on the latch are fed by the same signal set" {  } { { "exp5_4_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602121491750 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602121491750 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:B\|HEX5\[6\] " "Latch counter:B\|HEX5\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set " "Ports D and ENA on the latch are fed by the same signal set" {  } { { "exp5_4_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/exp5_4_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602121491750 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/counter.v" 262 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602121491750 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1602121492677 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/output_files/exp5_4_2.map.smsg " "Generated suppressed messages file C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/output_files/exp5_4_2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121493431 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1602121493593 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602121493593 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1926 " "Implemented 1926 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1602121493726 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1602121493726 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1875 " "Implemented 1875 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1602121493726 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1602121493726 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 105 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 105 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4858 " "Peak virtual memory: 4858 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602121493746 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 08 09:44:53 2020 " "Processing ended: Thu Oct 08 09:44:53 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602121493746 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602121493746 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602121493746 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1602121493746 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1602121495526 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1602121495531 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 08 09:44:54 2020 " "Processing started: Thu Oct 08 09:44:54 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1602121495531 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1602121495531 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off exp5_4_2 -c exp5_4_2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off exp5_4_2 -c exp5_4_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1602121495531 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1602121495723 ""}
{ "Info" "0" "" "Project  = exp5_4_2" {  } {  } 0 0 "Project  = exp5_4_2" 0 0 "Fitter" 0 0 1602121495724 ""}
{ "Info" "0" "" "Revision = exp5_4_2" {  } {  } 0 0 "Revision = exp5_4_2" 0 0 "Fitter" 0 0 1602121495724 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1602121496053 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1602121496054 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "exp5_4_2 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"exp5_4_2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1602121496091 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1602121496136 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1602121496136 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1602121496691 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1602121496718 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1602121497296 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1602121510662 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLK~inputCLKENA0 64 global CLKCTRL_G6 " "CLK~inputCLKENA0 with 64 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1602121510824 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1602121510824 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602121510824 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1602121510840 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1602121510841 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1602121510842 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1602121510843 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1602121510843 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1602121510844 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "42 " "TimeQuest Timing Analyzer is analyzing 42 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1602121511588 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "exp5_4_2.sdc " "Synopsys Design Constraints File file not found: 'exp5_4_2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1602121511589 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1602121511589 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B\|HEX0\[6\]~11  from: dataa  to: combout " "Cell: B\|HEX0\[6\]~11  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1602121511601 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B\|HEX1\[6\]~25  from: datae  to: combout " "Cell: B\|HEX1\[6\]~25  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1602121511601 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B\|HEX2\[6\]~10  from: dataa  to: combout " "Cell: B\|HEX2\[6\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1602121511601 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B\|HEX3\[6\]~25  from: datae  to: combout " "Cell: B\|HEX3\[6\]~25  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1602121511601 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B\|HEX4\[6\]~10  from: dataa  to: combout " "Cell: B\|HEX4\[6\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1602121511601 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B\|HEX5\[6\]~25  from: datae  to: combout " "Cell: B\|HEX5\[6\]~25  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1602121511601 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1602121511601 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1602121511605 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1602121511606 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1602121511606 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1602121511622 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1602121511622 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1602121511622 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:14 " "Fitter preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602121511701 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1602121517203 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1602121517676 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602121521291 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1602121528452 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1602121531754 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602121531754 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1602121533147 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "19 X67_Y11 X77_Y22 " "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X67_Y11 to location X77_Y22" {  } { { "loc" "" { Generic "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/" { { 1 { 0 "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X67_Y11 to location X77_Y22"} { { 12 { 0 ""} 67 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1602121543688 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1602121543688 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1602121586727 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1602121635991 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1602121635991 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:39 " "Fitter routing operations ending: elapsed time is 00:01:39" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602121635998 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.67 " "Total time spent on timing analysis during the Fitter is 4.67 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1602121640704 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1602121640752 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1602121642072 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1602121642074 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1602121643443 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:11 " "Fitter post-fit operations ending: elapsed time is 00:00:11" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602121651347 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/output_files/exp5_4_2.fit.smsg " "Generated suppressed messages file C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/output_files/exp5_4_2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1602121652045 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6620 " "Peak virtual memory: 6620 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602121653231 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 08 09:47:33 2020 " "Processing ended: Thu Oct 08 09:47:33 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602121653231 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:39 " "Elapsed time: 00:02:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602121653231 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:54 " "Total CPU time (on all processors): 00:03:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602121653231 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1602121653231 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1602121654692 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1602121654699 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 08 09:47:34 2020 " "Processing started: Thu Oct 08 09:47:34 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1602121654699 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1602121654699 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off exp5_4_2 -c exp5_4_2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off exp5_4_2 -c exp5_4_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1602121654700 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1602121656663 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1602121665239 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4840 " "Peak virtual memory: 4840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602121665795 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 08 09:47:45 2020 " "Processing ended: Thu Oct 08 09:47:45 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602121665795 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602121665795 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602121665795 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1602121665795 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1602121666496 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1602121667388 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1602121667399 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 08 09:47:46 2020 " "Processing started: Thu Oct 08 09:47:46 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1602121667399 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602121667399 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta exp5_4_2 -c exp5_4_2 " "Command: quartus_sta exp5_4_2 -c exp5_4_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602121667399 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1602121667562 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602121668937 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602121668937 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602121669013 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602121669013 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "42 " "TimeQuest Timing Analyzer is analyzing 42 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602121669972 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "exp5_4_2.sdc " "Synopsys Design Constraints File file not found: 'exp5_4_2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602121670030 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602121670030 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name div_N:A\|CLK_div_N div_N:A\|CLK_div_N " "create_clock -period 1.000 -name div_N:A\|CLK_div_N div_N:A\|CLK_div_N" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1602121670052 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1602121670052 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name div_N1:C\|CLK_div_N div_N1:C\|CLK_div_N " "create_clock -period 1.000 -name div_N1:C\|CLK_div_N div_N1:C\|CLK_div_N" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1602121670052 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name set set " "create_clock -period 1.000 -name set set" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1602121670052 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602121670052 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B\|HEX0\[6\]~11  from: datad  to: combout " "Cell: B\|HEX0\[6\]~11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1602121670068 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B\|HEX1\[6\]~25  from: datae  to: combout " "Cell: B\|HEX1\[6\]~25  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1602121670068 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B\|HEX2\[6\]~10  from: datab  to: combout " "Cell: B\|HEX2\[6\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1602121670068 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B\|HEX3\[6\]~25  from: datae  to: combout " "Cell: B\|HEX3\[6\]~25  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1602121670068 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B\|HEX4\[6\]~10  from: datae  to: combout " "Cell: B\|HEX4\[6\]~10  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1602121670068 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B\|HEX5\[6\]~25  from: datae  to: combout " "Cell: B\|HEX5\[6\]~25  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1602121670068 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602121670068 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602121670076 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602121670130 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1602121670132 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1602121670161 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1602121670420 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602121670420 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.071 " "Worst-case setup slack is -13.071" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602121670426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602121670426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.071            -494.272 set  " "  -13.071            -494.272 set " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602121670426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.855            -453.835 div_N:A\|CLK_div_N  " "  -10.855            -453.835 div_N:A\|CLK_div_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602121670426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.459             -72.330 div_N1:C\|CLK_div_N  " "   -3.459             -72.330 div_N1:C\|CLK_div_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602121670426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.007            -228.525 CLK  " "   -3.007            -228.525 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602121670426 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602121670426 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.096 " "Worst-case hold slack is -1.096" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602121670452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602121670452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.096             -12.897 set  " "   -1.096             -12.897 set " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602121670452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 div_N:A\|CLK_div_N  " "    0.297               0.000 div_N:A\|CLK_div_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602121670452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.302               0.000 CLK  " "    0.302               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602121670452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.674               0.000 div_N1:C\|CLK_div_N  " "    0.674               0.000 div_N1:C\|CLK_div_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602121670452 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602121670452 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602121670460 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602121670466 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.570 " "Worst-case minimum pulse width slack is -0.570" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602121670472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602121670472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.570             -57.920 div_N:A\|CLK_div_N  " "   -0.570             -57.920 div_N:A\|CLK_div_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602121670472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.448             -45.255 CLK  " "   -0.448             -45.255 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602121670472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -14.642 div_N1:C\|CLK_div_N  " "   -0.394             -14.642 div_N1:C\|CLK_div_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602121670472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.064              -0.304 set  " "   -0.064              -0.304 set " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602121670472 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602121670472 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1602121670521 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602121670622 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602121672727 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B\|HEX0\[6\]~11  from: datad  to: combout " "Cell: B\|HEX0\[6\]~11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1602121672934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B\|HEX1\[6\]~25  from: datae  to: combout " "Cell: B\|HEX1\[6\]~25  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1602121672934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B\|HEX2\[6\]~10  from: datab  to: combout " "Cell: B\|HEX2\[6\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1602121672934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B\|HEX3\[6\]~25  from: datae  to: combout " "Cell: B\|HEX3\[6\]~25  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1602121672934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B\|HEX4\[6\]~10  from: datae  to: combout " "Cell: B\|HEX4\[6\]~10  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1602121672934 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B\|HEX5\[6\]~25  from: datae  to: combout " "Cell: B\|HEX5\[6\]~25  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1602121672934 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602121672934 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602121672953 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1602121672972 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602121672972 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.222 " "Worst-case setup slack is -13.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602121672974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602121672974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.222            -504.493 set  " "  -13.222            -504.493 set " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602121672974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.180            -462.634 div_N:A\|CLK_div_N  " "  -11.180            -462.634 div_N:A\|CLK_div_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602121672974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.337             -69.921 div_N1:C\|CLK_div_N  " "   -3.337             -69.921 div_N1:C\|CLK_div_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602121672974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.950            -223.481 CLK  " "   -2.950            -223.481 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602121672974 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602121672974 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.275 " "Worst-case hold slack is -1.275" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602121672984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602121672984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.275             -14.453 set  " "   -1.275             -14.453 set " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602121672984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 div_N:A\|CLK_div_N  " "    0.307               0.000 div_N:A\|CLK_div_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602121672984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.389               0.000 CLK  " "    0.389               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602121672984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.660               0.000 div_N1:C\|CLK_div_N  " "    0.660               0.000 div_N1:C\|CLK_div_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602121672984 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602121672984 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602121672988 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602121672991 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.573 " "Worst-case minimum pulse width slack is -0.573" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602121672993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602121672993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.573             -57.169 div_N:A\|CLK_div_N  " "   -0.573             -57.169 div_N:A\|CLK_div_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602121672993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.483             -48.784 CLK  " "   -0.483             -48.784 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602121672993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -14.429 div_N1:C\|CLK_div_N  " "   -0.394             -14.429 div_N1:C\|CLK_div_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602121672993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.088              -0.438 set  " "   -0.088              -0.438 set " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602121672993 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602121672993 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1602121673010 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602121673340 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602121675072 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B\|HEX0\[6\]~11  from: datad  to: combout " "Cell: B\|HEX0\[6\]~11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1602121675258 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B\|HEX1\[6\]~25  from: datae  to: combout " "Cell: B\|HEX1\[6\]~25  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1602121675258 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B\|HEX2\[6\]~10  from: datab  to: combout " "Cell: B\|HEX2\[6\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1602121675258 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B\|HEX3\[6\]~25  from: datae  to: combout " "Cell: B\|HEX3\[6\]~25  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1602121675258 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B\|HEX4\[6\]~10  from: datae  to: combout " "Cell: B\|HEX4\[6\]~10  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1602121675258 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B\|HEX5\[6\]~25  from: datae  to: combout " "Cell: B\|HEX5\[6\]~25  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1602121675258 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602121675258 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602121675277 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1602121675286 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602121675286 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.032 " "Worst-case setup slack is -7.032" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602121675289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602121675289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.032            -256.723 set  " "   -7.032            -256.723 set " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602121675289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.530            -243.802 div_N:A\|CLK_div_N  " "   -5.530            -243.802 div_N:A\|CLK_div_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602121675289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.897             -37.982 div_N1:C\|CLK_div_N  " "   -1.897             -37.982 div_N1:C\|CLK_div_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602121675289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.539            -107.869 CLK  " "   -1.539            -107.869 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602121675289 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602121675289 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.932 " "Worst-case hold slack is -0.932" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602121675300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602121675300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.932             -14.960 set  " "   -0.932             -14.960 set " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602121675300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.127               0.000 CLK  " "    0.127               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602121675300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.157               0.000 div_N:A\|CLK_div_N  " "    0.157               0.000 div_N:A\|CLK_div_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602121675300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359               0.000 div_N1:C\|CLK_div_N  " "    0.359               0.000 div_N1:C\|CLK_div_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602121675300 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602121675300 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602121675304 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602121675307 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.485 " "Worst-case minimum pulse width slack is -0.485" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602121675308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602121675308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.485              -8.536 CLK  " "   -0.485              -8.536 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602121675308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.292             -12.852 set  " "   -0.292             -12.852 set " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602121675308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.284             -10.275 div_N:A\|CLK_div_N  " "   -0.284             -10.275 div_N:A\|CLK_div_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602121675308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.138              -0.427 div_N1:C\|CLK_div_N  " "   -0.138              -0.427 div_N1:C\|CLK_div_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602121675308 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602121675308 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1602121675337 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B\|HEX0\[6\]~11  from: datad  to: combout " "Cell: B\|HEX0\[6\]~11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1602121675626 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B\|HEX1\[6\]~25  from: datae  to: combout " "Cell: B\|HEX1\[6\]~25  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1602121675626 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B\|HEX2\[6\]~10  from: datab  to: combout " "Cell: B\|HEX2\[6\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1602121675626 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B\|HEX3\[6\]~25  from: datae  to: combout " "Cell: B\|HEX3\[6\]~25  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1602121675626 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B\|HEX4\[6\]~10  from: datae  to: combout " "Cell: B\|HEX4\[6\]~10  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1602121675626 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B\|HEX5\[6\]~25  from: datae  to: combout " "Cell: B\|HEX5\[6\]~25  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1602121675626 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602121675626 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602121675679 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1602121675692 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602121675692 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.252 " "Worst-case setup slack is -6.252" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602121675695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602121675695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.252            -229.803 set  " "   -6.252            -229.803 set " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602121675695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.147            -228.863 div_N:A\|CLK_div_N  " "   -5.147            -228.863 div_N:A\|CLK_div_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602121675695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.645             -32.771 div_N1:C\|CLK_div_N  " "   -1.645             -32.771 div_N1:C\|CLK_div_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602121675695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.377             -91.964 CLK  " "   -1.377             -91.964 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602121675695 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602121675695 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.942 " "Worst-case hold slack is -0.942" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602121675720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602121675720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.942             -17.359 set  " "   -0.942             -17.359 set " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602121675720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 div_N:A\|CLK_div_N  " "    0.145               0.000 div_N:A\|CLK_div_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602121675720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.196               0.000 CLK  " "    0.196               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602121675720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.321               0.000 div_N1:C\|CLK_div_N  " "    0.321               0.000 div_N1:C\|CLK_div_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602121675720 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602121675720 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602121675736 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602121675742 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.494 " "Worst-case minimum pulse width slack is -0.494" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602121675749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602121675749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.494              -8.427 CLK  " "   -0.494              -8.427 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602121675749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.247             -12.026 set  " "   -0.247             -12.026 set " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602121675749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.201              -5.839 div_N:A\|CLK_div_N  " "   -0.201              -5.839 div_N:A\|CLK_div_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602121675749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.070              -0.139 div_N1:C\|CLK_div_N  " "   -0.070              -0.139 div_N1:C\|CLK_div_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602121675749 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602121675749 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602121678034 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602121678036 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5161 " "Peak virtual memory: 5161 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602121678145 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 08 09:47:58 2020 " "Processing ended: Thu Oct 08 09:47:58 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602121678145 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602121678145 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602121678145 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602121678145 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602121679475 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1602121679480 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 08 09:47:59 2020 " "Processing started: Thu Oct 08 09:47:59 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1602121679480 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1602121679480 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off exp5_4_2 -c exp5_4_2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off exp5_4_2 -c exp5_4_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1602121679480 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1602121681161 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1602121681308 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "exp5_4_2.vo C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/simulation/modelsim/ simulation " "Generated file exp5_4_2.vo in folder \"C:/Users/44254/Desktop/digit_design_exp/exp5_4_2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1602121681888 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602121682018 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 08 09:48:02 2020 " "Processing ended: Thu Oct 08 09:48:02 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602121682018 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602121682018 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602121682018 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1602121682018 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 120 s " "Quartus Prime Full Compilation was successful. 0 errors, 120 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1602121682696 ""}
