// Seed: 1661790489
module module_0 (
    input supply0 id_0
);
  assign id_2 = id_0;
  assign id_3 = id_3 == 1;
  wire id_4;
endmodule
module module_1 (
    input wand id_0,
    output uwire id_1,
    input tri1 id_2,
    input tri0 id_3,
    output supply1 id_4,
    output tri id_5,
    input uwire id_6,
    output logic id_7,
    output wand id_8,
    input uwire id_9,
    input tri id_10,
    input tri1 id_11,
    output wand id_12,
    output supply1 id_13,
    output tri0 id_14,
    input tri1 id_15,
    input logic id_16,
    input tri0 id_17,
    id_26,
    input supply0 id_18,
    output wand id_19,
    input wire id_20,
    input supply0 id_21,
    input uwire id_22,
    output wire id_23,
    input wor id_24
);
  always id_7 <= #1 -1'b0;
  assign id_7 = id_16;
  module_0 modCall_1 (id_2);
  assign modCall_1.id_3 = 0;
  assign id_7 = id_15 != !id_26;
  always $display;
endmodule
