

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-ffe0a1a00e984ecce9bf36e17ab94c4de0de8108_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                  256 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               e2c96ab854920b9b814ed0b032e65335  /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/spmv/build/nvm_default/spmv
Extracting PTX file and ptxas options    1: spmv.1.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/spmv/build/nvm_default/spmv
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/spmv/build/nvm_default/spmv
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/spmv/build/nvm_default/spmv
Running md5sum using "md5sum /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/spmv/build/nvm_default/spmv "
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/spmv/build/nvm_default/spmv
Extracting specific PTX file named spmv.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z13spmv_jds_nvmbPfPKfPKiS3_S1_S3_i : hostFun 0x0x40402b, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing spmv.1.sm_70.ptx
GPGPU-Sim PTX: allocating global region for "tex_x_float" from 0x100 to 0x104 (global memory space)
GPGPU-Sim PTX: allocating constant region for "jds_ptr_int" from 0x180 to 0x4fa0 (global memory space) 1
GPGPU-Sim PTX: allocating constant region for "sh_zcnt_int" from 0x5000 to 0x9e20 (global memory space) 2
GPGPU-Sim PTX: allocating global region for "NVM_log" from 0x9e80 to 0x4009e80 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_flag" from 0x4009e80 to 0x4409e80 (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z13spmv_jds_nvmuPfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z13spmv_jds_nvm1PfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z13spmv_jds_nvm4PfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z13spmv_jds_nvmiPfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z13spmv_jds_nvmbPfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file spmv.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from spmv.1.sm_70.ptx
GPGPU-Sim PTX: Binary info : gmem=71303168, cmem=40000
GPGPU-Sim PTX: Kernel '_Z13spmv_jds_nvmbPfPKfPKiS3_S1_S3_i' : regs=31, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: Kernel '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i' : regs=31, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: Kernel '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i' : regs=32, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: Kernel '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i' : regs=32, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: Kernel '_Z13spmv_jds_nvmiPfPKfPKiS3_S1_S3_i' : regs=32, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: Kernel '_Z13spmv_jds_nvm4PfPKfPKiS3_S1_S3_i' : regs=32, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: Kernel '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i' : regs=32, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: Kernel '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i' : regs=32, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: Kernel '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i' : regs=31, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: Kernel '_Z13spmv_jds_nvm1PfPKfPKiS3_S1_S3_i' : regs=31, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: Kernel '_Z13spmv_jds_nvmuPfPKfPKiS3_S1_S3_i' : regs=31, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: Kernel '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i' : regs=31, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: __cudaRegisterFunction _Z8spmv_jdsPfPKfPKiS3_S1_S3_i : hostFun 0x0x403e2e, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i : hostFun 0x0x403c31, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i : hostFun 0x0x403a34, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13spmv_jds_nvmiPfPKfPKiS3_S1_S3_i : hostFun 0x0x403837, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13spmv_jds_nvm4PfPKfPKiS3_S1_S3_i : hostFun 0x0x40363a, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i : hostFun 0x0x40343d, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i : hostFun 0x0x403240, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i : hostFun 0x0x403043, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13spmv_jds_nvm1PfPKfPKiS3_S1_S3_i : hostFun 0x0x402e46, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13spmv_jds_nvmuPfPKfPKiS3_S1_S3_i : hostFun 0x0x402c49, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i : hostFun 0x0x402a4c, fat_cubin_handle = 1
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 1
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTextureInternal(void**, const textureReference*, const void**, const char*, int, int, int, gpgpu_context*)"
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x60e2e0; deviceAddress = jds_ptr_int; deviceName = jds_ptr_int
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 20000 bytes
GPGPU-Sim PTX registering constant jds_ptr_int (20000 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x613100; deviceAddress = sh_zcnt_int; deviceName = sh_zcnt_int
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 20000 bytes
GPGPU-Sim PTX registering constant sh_zcnt_int (20000 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x617f20; deviceAddress = NVM_log; deviceName = NVM_log
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x4617f20; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping
/home/pli11/Videos/parboil_benchmark/parboil/benchmarks/spmv/build/nvm_default/spmv -i /home/pli11/Videos/parboil_benchmark/parboil/datasets/spmv/large/input/Dubcova3.mtx.bin,/home/pli11/Videos/parboil_benchmark/parboil/datasets/spmv/large/input/vector.bin -o /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/spmv/run/large/Dubcova3.mtx.out 
CUDA accelerated sparse matrix vector multiplication****
Original version by Li-Wen Chang <lchang20@illinois.edu> and Shengzhao Wu<wu14@illinois.edu>
This version maintained by Chris Rodrigues  ***********
Converting COO to JDS format (146689x146689)
3636649 matrix entries, warp size = 32, row padding align = 1, pack size = 1

Padding data....146720 rows, 4585 groups
Allocating data space: 3637664 entries (0.027903% padding)
Finished converting.
JDS format has 146720 columns, 49 rows.
nz_count_len = 4585
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x60e2e0
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x60e2e0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x60e2e0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 200 bytes  to  symbol jds_ptr_int+0 @0x180 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x613100
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x613100
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x613100
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 18340 bytes  to  symbol sh_zcnt_int+0 @0x5000 ...
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd52e75a18..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd52e75a10..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd52e75a08..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd52e75a00..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd52e759f8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd52e759f0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd52e75ab0..

GPGPU-Sim PTX: cudaLaunch for 0x0x402a4c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: Finding dominators for '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: reconvergence points for _Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x060 (spmv.1.sm_70.ptx:48) @%p1 bra BB0_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x600 (spmv.1.sm_70.ptx:263) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x108 (spmv.1.sm_70.ptx:70) @%p2 bra BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x580 (spmv.1.sm_70.ptx:241) fma.rn.f32 %f38, %f46, %f47, %f44;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x160 (spmv.1.sm_70.ptx:82) @%p3 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x570 (spmv.1.sm_70.ptx:237) ld.global.f32 %f46, [%rd117];
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x198 (spmv.1.sm_70.ptx:90) @%p4 bra BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b0 (spmv.1.sm_70.ptx:176) setp.lt.u32%p7, %r24, 4;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1b0 (spmv.1.sm_70.ptx:94) @%p5 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x318 (spmv.1.sm_70.ptx:155) mul.wide.s32 %rd68, %r76, 4;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1b8 (spmv.1.sm_70.ptx:95) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x200 (spmv.1.sm_70.ptx:112) setp.eq.s32%p6, %r25, 2;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1c8 (spmv.1.sm_70.ptx:99) bra.uni BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x318 (spmv.1.sm_70.ptx:155) mul.wide.s32 %rd68, %r76, 4;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1e0 (spmv.1.sm_70.ptx:104) bra.uni BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x570 (spmv.1.sm_70.ptx:237) ld.global.f32 %f46, [%rd117];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1f8 (spmv.1.sm_70.ptx:109) bra.uni BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b0 (spmv.1.sm_70.ptx:176) setp.lt.u32%p7, %r24, 4;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x210 (spmv.1.sm_70.ptx:114) @%p6 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x298 (spmv.1.sm_70.ptx:137) mul.wide.s32 %rd59, %r75, 4;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x218 (spmv.1.sm_70.ptx:115) bra.uni BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x230 (spmv.1.sm_70.ptx:122) ld.global.f32 %f21, [%rd2];
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x228 (spmv.1.sm_70.ptx:119) bra.uni BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x298 (spmv.1.sm_70.ptx:137) mul.wide.s32 %rd59, %r75, 4;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x3b8 (spmv.1.sm_70.ptx:177) @%p7 bra BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x570 (spmv.1.sm_70.ptx:237) ld.global.f32 %f46, [%rd117];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x568 (spmv.1.sm_70.ptx:234) @%p8 bra BB0_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x570 (spmv.1.sm_70.ptx:237) ld.global.f32 %f46, [%rd117];
GPGPU-Sim PTX: ... end of reconvergence points for _Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'.
GPGPU-Sim PTX: pushing kernel '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i' to stream 0, gridDim= (765,1,1) blockDim = (192,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: CTA/core = 10, limited by: threads regs
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'
kernel_name = _Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 33256
gpu_sim_insn = 38870849
gpu_ipc =    1168.8372
gpu_tot_sim_cycle = 33256
gpu_tot_sim_insn = 38870849
gpu_tot_ipc =    1168.8372
gpu_tot_issued_cta = 765
gpu_occupancy = 88.2577% 
gpu_tot_occupancy = 88.2577% 
max_total_param_size = 0
gpu_stall_dramfull = 133071
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      23.8119
partiton_level_parallism_total  =      23.8119
partiton_level_parallism_util =      28.4883
partiton_level_parallism_util_total  =      28.4883
L2_BW  =     852.3434 GB/Sec
L2_BW_total  =     852.3434 GB/Sec
gpu_total_sim_rate=107082
############## bottleneck_stats #############
cycles: core 33256, icnt 33256, l2 33256, dram 24971
gpu_ipc	1168.837
gpu_tot_issued_cta = 765, average cycles = 43
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 644473 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 1 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.117	80
L1D data util	1.355	80	1.570	1
L1D tag util	0.474	80	0.569	1
L2 data util	1.276	64	1.287	24
L2 tag util	0.407	64	0.515	43
n_l2_access	 865375
icnt s2m util	0.000	0	0.000	43	flits per packet: -nan
icnt m2s util	0.000	0	0.000	43	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.806	32	0.808	20

latency_l1_hit:	8560080, num_l1_reqs:	428004
L1 hit latency:	20
latency_l2_hit:	44083622, num_l2_reqs:	125432
L2 hit latency:	351
latency_dram:	486284967, num_dram_reqs:	656378
DRAM latency:	740

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.938
smem size	0.000
thread slot	0.938
TB slot    	0.312
L1I tag util	0.244	80	0.256	16

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.134	80	0.141	16
sp pipe util	0.000	0	0.000	16
sfu pipe util	0.000	0	0.000	16
ldst mem cycle	0.003	80	0.004	23

smem port	0.000	0

n_reg_bank	16
reg port	0.082	16	0.086	2
L1D tag util	0.474	80	0.569	1
L1D fill util	0.287	80	0.324	0
n_l1d_mshr	4096
L1D mshr util	0.047	80
n_l1d_missq	16
L1D missq util	0.019	80
L1D hit rate	0.339
L1D miss rate	0.661
L1D rsfail rate	0.000
L2 tag util	0.407	64	0.515	43
L2 fill util	0.303	64	0.304	62
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.726	64	0.793	43
L2 missq util	0.010	64	0.010	17
L2 hit rate	0.145
L2 miss rate	0.763
L2 rsfail rate	0.092

dram activity	0.819	32	0.823	18

load trans eff	0.608
load trans sz	32.000
load_useful_bytes 24411212, load_transaction_bytes 40147488, icnt_m2s_bytes 0
n_gmem_load_insns 238509, n_gmem_load_accesses 1254609
n_smem_access_insn 0, n_smem_accesses 0

tmp_counter/12	0.407

run 0.011, fetch 0.000, sync 0.007, control 0.000, data 0.976, struct 0.005
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 18619, Miss = 11741, Miss_rate = 0.631, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 18917, Miss = 11707, Miss_rate = 0.619, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 18720, Miss = 11426, Miss_rate = 0.610, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 18807, Miss = 11449, Miss_rate = 0.609, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 17207, Miss = 10955, Miss_rate = 0.637, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 17410, Miss = 10941, Miss_rate = 0.628, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 17384, Miss = 11135, Miss_rate = 0.641, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 17416, Miss = 11091, Miss_rate = 0.637, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 17449, Miss = 11289, Miss_rate = 0.647, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 17544, Miss = 11159, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 17507, Miss = 11296, Miss_rate = 0.645, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 17444, Miss = 11288, Miss_rate = 0.647, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 17966, Miss = 11479, Miss_rate = 0.639, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 18048, Miss = 11505, Miss_rate = 0.637, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 17577, Miss = 11142, Miss_rate = 0.634, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 16849, Miss = 10702, Miss_rate = 0.635, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 16651, Miss = 10664, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 16595, Miss = 10693, Miss_rate = 0.644, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 16809, Miss = 10764, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 16799, Miss = 10801, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 16880, Miss = 10760, Miss_rate = 0.637, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 16609, Miss = 10686, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 16324, Miss = 10816, Miss_rate = 0.663, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 15915, Miss = 10642, Miss_rate = 0.669, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 15814, Miss = 10704, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 15764, Miss = 10526, Miss_rate = 0.668, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 15895, Miss = 10501, Miss_rate = 0.661, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 15677, Miss = 10517, Miss_rate = 0.671, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 15880, Miss = 10616, Miss_rate = 0.669, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 15885, Miss = 10690, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 15735, Miss = 10501, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 15873, Miss = 10634, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 15994, Miss = 10647, Miss_rate = 0.666, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 15745, Miss = 10928, Miss_rate = 0.694, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 15957, Miss = 11097, Miss_rate = 0.695, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 15784, Miss = 10816, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 15525, Miss = 10820, Miss_rate = 0.697, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 15832, Miss = 10776, Miss_rate = 0.681, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 15831, Miss = 10921, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 15942, Miss = 10806, Miss_rate = 0.678, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 15650, Miss = 10770, Miss_rate = 0.688, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 15874, Miss = 10859, Miss_rate = 0.684, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 15736, Miss = 10862, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 15598, Miss = 10869, Miss_rate = 0.697, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 14710, Miss = 10085, Miss_rate = 0.686, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 14715, Miss = 9852, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 14701, Miss = 9750, Miss_rate = 0.663, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 14586, Miss = 9790, Miss_rate = 0.671, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 14836, Miss = 9904, Miss_rate = 0.668, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 14710, Miss = 9807, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 14832, Miss = 9788, Miss_rate = 0.660, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 14818, Miss = 9883, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 14800, Miss = 9808, Miss_rate = 0.663, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 14780, Miss = 9769, Miss_rate = 0.661, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 14600, Miss = 9779, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 14626, Miss = 9743, Miss_rate = 0.666, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 14607, Miss = 9786, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 14438, Miss = 9753, Miss_rate = 0.676, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 14623, Miss = 9685, Miss_rate = 0.662, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 14546, Miss = 9659, Miss_rate = 0.664, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 14760, Miss = 9923, Miss_rate = 0.672, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 14753, Miss = 9907, Miss_rate = 0.672, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 14611, Miss = 9798, Miss_rate = 0.671, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 14712, Miss = 9801, Miss_rate = 0.666, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 14590, Miss = 9770, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 14741, Miss = 9772, Miss_rate = 0.663, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 14661, Miss = 9768, Miss_rate = 0.666, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 14695, Miss = 9834, Miss_rate = 0.669, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 14795, Miss = 9860, Miss_rate = 0.666, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 14633, Miss = 9885, Miss_rate = 0.676, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 14660, Miss = 9822, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 14818, Miss = 9945, Miss_rate = 0.671, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 14700, Miss = 9735, Miss_rate = 0.662, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 14729, Miss = 9826, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 14732, Miss = 9786, Miss_rate = 0.664, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 14658, Miss = 9820, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 14570, Miss = 9787, Miss_rate = 0.672, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 14775, Miss = 9897, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 14667, Miss = 9758, Miss_rate = 0.665, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 14736, Miss = 9831, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1262361
	L1D_total_cache_misses = 834357
	L1D_total_cache_miss_rate = 0.6609
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.189
	L1D_cache_fill_port_util = 0.338
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 428004
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 728916
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 95390
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10051
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1252310
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10051

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 
distro:
281, 281, 281, 281, 281, 281, 277, 281, 277, 277, 277, 277, 276, 276, 276, 276, 276, 280, 276, 276, 276, 276, 276, 276, 276, 276, 276, 276, 276, 276, 269, 269, 269, 269, 276, 276, 267, 267, 267, 267, 267, 267, 267, 267, 267, 267, 267, 267, 266, 266, 266, 266, 267, 266, 266, 266, 267, 266, 266, 266, 
gpgpu_n_tot_thrd_icount = 39837376
gpgpu_n_tot_w_icount = 1244918
gpgpu_n_stall_shd_mem = 1029012
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 784048
gpgpu_n_mem_write_global = 18184
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 7627005
gpgpu_n_store_insn = 130562
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 2726922
gpgpu_n_param_mem_insn = 881280
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1022913
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6099
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:210719	W0_Idle:400	W0_Scoreboard:7581894	W1:169	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1248418
single_issue_nums: WS0:317573	WS1:317557	WS2:306842	WS3:306615	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6272384 {8:784048,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 467104 {8:8133,40:10051,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 30577600 {40:764440,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 139656 {8:17457,}
maxmflatency = 2059 
max_icnt2mem_latency = 1173 
maxmrqlatency = 949 
max_icnt2sh_latency = 250 
averagemflatency = 678 
avg_icnt2mem_latency = 82 
avg_mrq_latency = 79 
avg_icnt2sh_latency = 7 
mrq_lat_table:37705 	34513 	45124 	67233 	63905 	102223 	147611 	116784 	28866 	389 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	52767 	72822 	617401 	38867 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	463 	352 	409 	497043 	98145 	61218 	69075 	44828 	20093 	262 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	575318 	89916 	39680 	30235 	25887 	16068 	4754 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	2 	52 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      5827      5812      6063      6075      6432      6448      6707      6687      7103      7027      7501      7502      7655      7636      5907      5835 
dram[1]:      5812      5823      6147      6011      6470      6441      6693      6742      7095      6940      7518      7482      7640      7641      5894      5839 
dram[2]:      5823      5812      6117      6119      6445      6446      6754      6643      7046      7022      7473      7533      7657      7694      5835      5876 
dram[3]:      5827      5812      6063      6099      6316      6469      6773      6634      7002      6983      7436      7480      7677      7612      5907      5835 
dram[4]:      5812      5823      6136      6075      6389      6476      6717      6674      7004      6991      7465      7488      7687      7726      5894      5839 
dram[5]:      5823      5812      6096      6107      6408      6445      6790      6686      7043      6971      7454      7476      7653      7739      5835      5876 
dram[6]:      5827      5812      6104      6105      6388      6425      6783      6655      6966      6967      7541      7393      7671      7738      5907      5835 
dram[7]:      5812      5823      6132      6036      6377      6421      6777      6631      7014      7030      7498      7400      7693      7758      5880      5852 
dram[8]:      5812      5815      6107      6049      6382      6462      6727      6655      6987      7028      7508      7404      7577      7687      5835      5879 
dram[9]:      5823      5812      6123      6113      6421      6416      6783      6645      7020      7028      7528      7421      7642      7701      5914      5835 
dram[10]:      5812      5823      6151      6080      6340      6428      6683      6651      6960      7058      7522      7430      7655      7698      5880      5852 
dram[11]:      5812      5815      6096      6055      6405      6406      6677      6714      6986      6987      7446      7449      7683      7685      5835      5879 
dram[12]:      5823      5812      6031      6117      6457      6417      6709      6669      7003      6974      7453      7424      7632      7616      5914      5835 
dram[13]:      5812      5823      6084      6093      6382      6405      6750      6622      6964      6927      7509      7432      7647      7628      5880      5852 
dram[14]:      5812      5815      6096      6056      6428      6429      6755      6699      6995      7032      7394      7456      7632      7654      5835      5879 
dram[15]:      5823      5812      6052      6089      6402      6497      6824      6674      6987      7010      7390      7392      7628      7670      5855      5835 
dram[16]:      5812      5823      6117      6083      6402      6511      6763      6745      7087      7117      7421      7422      7617      7690      5876      5835 
dram[17]:      5812      5827      6065      6045      6388      6498      6832      6742      6994      7196      7390      7470      7594      7706      5835      5870 
dram[18]:      5823      5812      6023      6139      6438      6440      6878      6689      7018      7200      7406      7470      7654      7698      5844      5835 
dram[19]:      5812      5823      6117      6077      6366      6480      6751      6605      6896      7147      7458      7484      7677      7636      5876      5835 
dram[20]:      5812      5827      6088      6089      6426      6418      6786      6646      6908      7156      7374      7496      7682      7662      5835      5870 
dram[21]:      5823      5812      6023      6139      6392      6416      6749      6659      6948      7075      7410      7497      7655      7636      5844      5835 
dram[22]:      5812      5823      6121      6109      6376      6410      6698      6607      6938      7084      7422      7369      7655      7657      5876      5835 
dram[23]:      5812      5827      6103      6061      6386      6420      6745      6729      6991      7103      7428      7410      7620      7663      5835      5887 
dram[24]:      5823      5812      6031      6116      6410      6453      6762      6687      6996      7019      7398      7400      7682      7576      5839      5883 
dram[25]:      5812      5823      6121      6077      6382      6470      6777      6634      6963      7051      7428      7429      7686      7576      5876      5835 
dram[26]:      5812      5827      6135      6031      6385      6450      6749      6659      6938      7163      7428      7466      7691      7629      5835      5887 
dram[27]:      5823      5812      6081      6083      6416      6417      6824      6687      6956      7227      7414      7376      7675      7698      5839      5883 
dram[28]:      5812      5823      6132      6059      6405      6426      6681      6682      6978      7180      7526      7465      7670      7671      5876      5835 
dram[29]:      5812      5827      6081      6065      6422      6380      6754      6703      6954      7181      7412      7501      7747      7625      5835      5887 
dram[30]:      5823      5812      6039      6125      6414      6396      6775      6657      6954      7151      7416      7542      7769      7566      5839      5883 
dram[31]:      5812      5823      6152      6075      6372      6454      6694      6637      7006      7177      7484      7509      7743      7597      5876      5835 
average row accesses per activate:
dram[0]: 52.160000 52.320000 45.793102 44.266666 34.270271 52.333332 46.222221 43.586208 37.939392 43.172413 29.428572 38.625000 31.179487 43.428570 36.878788 40.799999 
dram[1]: 62.095238 48.444443 53.000000 42.967743 34.378380 42.000000 40.064518 35.971428 35.542858 41.433334 30.146341 42.206898 29.658537 41.931034 43.285713 39.483871 
dram[2]: 52.160000 39.636364 44.400002 47.285713 37.294117 37.176472 38.781250 43.310345 34.777779 36.823528 37.333332 36.235294 41.931034 48.639999 40.533333 45.333332 
dram[3]: 56.869564 45.241379 40.484848 47.285713 38.212120 33.945946 37.575756 43.206898 38.181820 39.218750 34.222221 34.138889 39.225807 41.931034 40.533333 51.000000 
dram[4]: 48.592594 48.592594 46.068966 47.714287 36.941177 39.250000 48.576923 36.000000 35.000000 37.848484 35.200001 36.470589 34.742859 45.037037 43.428570 48.959999 
dram[5]: 50.461540 43.733334 38.171429 42.967743 36.000000 40.387096 37.333332 48.959999 34.222221 41.931034 26.369566 33.777779 43.428570 41.931034 40.533333 48.959999 
dram[6]: 37.485714 45.241379 43.096775 43.096775 44.714287 41.733334 46.296295 44.571430 34.777779 46.703705 44.285713 36.470589 40.433334 48.639999 43.428570 43.714287 
dram[7]: 48.592594 41.000000 44.533333 41.750000 38.060608 39.250000 50.400002 50.119999 40.000000 45.000000 32.526318 44.285713 33.777779 48.639999 38.250000 43.714287 
dram[8]: 52.480000 45.137932 42.967743 46.068966 34.888889 44.714287 45.142857 40.741936 34.444443 39.562500 35.200001 41.133335 46.769230 45.037037 43.714287 45.333332 
dram[9]: 36.222221 43.599998 40.000000 37.000000 33.052631 38.060608 36.823528 46.000000 33.621620 39.612904 27.200001 34.000000 39.225807 48.639999 46.769230 48.959999 
dram[10]: 44.413792 48.592594 38.941177 44.166668 33.729729 39.156250 36.911766 37.696968 31.384615 47.230770 30.000000 34.000000 45.037037 36.848484 44.888889 42.206898 
dram[11]: 45.241379 45.241379 39.176472 41.656250 34.805557 46.518520 31.024391 46.481480 29.428572 40.258064 36.470589 41.200001 45.037037 45.037037 45.333332 42.206898 
dram[12]: 39.757576 52.480000 40.363636 47.714287 34.666668 41.866665 38.545456 48.346153 33.157894 39.250000 29.333334 41.066666 32.000000 46.769230 37.090908 43.714287 
dram[13]: 45.241379 45.241379 47.321430 51.384617 37.969696 43.172413 34.270271 46.370369 33.945946 44.571430 36.558823 35.085712 34.742859 52.869564 42.206898 42.206898 
dram[14]: 45.241379 45.103447 34.947369 42.709679 37.818180 41.599998 37.176472 40.387096 27.511110 40.387096 33.405407 34.857143 36.848484 50.666668 42.206898 48.959999 
dram[15]: 39.757576 42.322582 42.838711 35.157894 36.823528 40.387096 36.941177 53.913044 28.340910 46.814816 28.090910 32.605263 36.848484 41.931034 40.799999 45.111111 
dram[16]: 39.757576 48.592594 39.058823 44.666668 36.823528 46.518520 29.209303 43.310345 35.542858 43.310345 32.210526 31.487179 32.864864 43.428570 34.971428 53.217392 
dram[17]: 41.000000 45.103447 38.970589 42.709679 34.694443 45.000000 37.818180 51.500000 31.200001 41.733334 25.583334 43.892857 39.225807 50.666668 42.206898 45.333332 
dram[18]: 39.757576 45.241379 34.153847 43.225807 40.387096 40.774193 39.375000 41.099998 26.166666 34.888889 32.315788 40.933334 40.533333 45.037037 42.206898 48.959999 
dram[19]: 39.757576 45.241379 38.171429 41.750000 39.125000 46.370369 40.774193 35.200001 27.822222 38.181820 44.142857 31.717949 32.864864 48.639999 43.714287 47.076923 
dram[20]: 39.757576 42.322582 36.000000 47.571430 34.888889 45.000000 34.162163 43.172413 27.822222 42.033333 26.000000 38.375000 31.179487 52.869564 37.090908 45.333332 
dram[21]: 39.757576 42.322582 40.363636 46.068966 37.029411 49.919998 43.862068 52.000000 27.130434 47.538460 23.634615 47.076923 34.742859 43.428570 45.333332 40.799999 
dram[22]: 32.000000 48.592594 31.069767 49.185184 39.125000 41.866665 45.142857 49.759998 31.225000 50.240002 31.769230 38.375000 28.952381 57.761906 48.959999 38.250000 
dram[23]: 35.459461 45.241379 42.967743 51.076923 36.735294 41.866665 36.228573 41.500000 25.916666 46.962963 30.243902 45.629631 38.000000 52.869564 48.959999 42.206898 
dram[24]: 39.575756 45.241379 41.750000 51.230770 33.729729 43.586208 36.342857 45.035713 34.444443 41.733334 28.837210 39.612904 40.533333 43.428570 53.217392 42.206898 
dram[25]: 48.592594 37.142857 40.121212 50.615383 37.818180 39.312500 36.941177 35.657143 31.200001 44.000000 29.428572 44.000000 30.400000 50.666668 48.959999 45.185184 
dram[26]: 52.320000 37.228573 40.363636 57.739132 34.777779 44.892857 40.903225 45.925926 38.750000 37.727272 28.090910 39.677418 38.000000 38.000000 47.076923 43.571430 
dram[27]: 45.034481 39.757576 49.185184 44.266666 31.475000 41.733334 35.222221 45.035713 29.761906 46.074074 36.117645 45.333332 39.225807 43.428570 45.333332 47.076923 
dram[28]: 35.351353 42.322582 44.533333 40.242424 32.025642 42.000000 43.448277 44.928570 29.809525 34.555557 35.200001 39.354839 41.931034 45.037037 51.000000 47.076923 
dram[29]: 45.103447 39.757576 36.108109 45.517242 37.818180 45.000000 43.724136 40.645161 34.777779 44.142857 35.457142 53.217392 32.000000 45.037037 48.959999 47.076923 
dram[30]: 39.636364 39.757576 46.000000 45.379311 33.729729 39.000000 46.222221 42.758621 32.736843 45.481480 32.342106 39.612904 39.225807 36.848484 42.206898 39.483871 
dram[31]: 45.241379 35.459461 40.363636 47.142857 36.000000 38.363636 38.303032 43.206898 25.280001 49.279999 32.102566 47.692307 31.179487 41.931034 53.086956 45.333332 
average row locality = 644353/16123 = 39.964832
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1304      1308      1328      1328      1268      1256      1248      1264      1252      1252      1236      1236      1216      1216      1217      1224 
dram[1]:      1304      1308      1325      1332      1272      1260      1242      1260      1244      1244      1236      1224      1216      1216      1212      1224 
dram[2]:      1304      1308      1332      1324      1268      1264      1242      1256      1252      1252      1232      1232      1216      1216      1216      1224 
dram[3]:      1308      1312      1336      1325      1261      1256      1240      1253      1260      1255      1232      1229      1216      1216      1216      1224 
dram[4]:      1312      1312      1336      1336      1256      1256      1264      1260      1260      1249      1232      1240      1216      1216      1216      1224 
dram[5]:      1312      1312      1336      1333      1260      1252      1232      1224      1232      1216      1219      1216      1216      1216      1216      1224 
dram[6]:      1312      1312      1336      1336      1252      1252      1250      1248      1252      1262      1240      1240      1213      1216      1216      1224 
dram[7]:      1312      1312      1336      1336      1256      1256      1260      1254      1240      1260      1237      1240      1216      1216      1224      1224 
dram[8]:      1312      1309      1332      1336      1256      1252      1264      1271      1240      1266      1232      1234      1216      1216      1224      1224 
dram[9]:      1304      1308      1320      1332      1256      1256      1253      1243      1244      1228      1224      1224      1216      1216      1216      1224 
dram[10]:      1288      1312      1324      1326      1248      1253      1255      1244      1224      1228      1235      1224      1216      1216      1212      1224 
dram[11]:      1312      1312      1332      1334      1253      1256      1272      1256      1236      1248      1240      1236      1216      1216      1224      1224 
dram[12]:      1312      1312      1332      1336      1248      1256      1272      1260      1260      1256      1232      1232      1216      1216      1224      1224 
dram[13]:      1312      1312      1326      1336      1256      1252      1268      1252      1256      1248      1245      1228      1216      1216      1224      1224 
dram[14]:      1312      1308      1328      1324      1248      1248      1264      1252      1238      1252      1236      1221      1216      1216      1224      1224 
dram[15]:      1312      1312      1328      1336      1252      1252      1256      1240      1247      1264      1236      1240      1216      1216      1224      1218 
dram[16]:      1312      1312      1328      1340      1252      1256      1256      1256      1244      1256      1224      1228      1216      1217      1224      1224 
dram[17]:      1312      1308      1325      1324      1252      1260      1248      1236      1248      1253      1228      1229      1216      1216      1224      1224 
dram[18]:      1312      1312      1332      1340      1252      1264      1260      1236      1256      1257      1228      1231      1216      1216      1224      1224 
dram[19]:      1312      1312      1336      1336      1252      1252      1264      1232      1252      1260      1236      1238      1216      1216      1224      1224 
dram[20]:      1312      1312      1332      1332      1256      1260      1264      1252      1252      1261      1248      1228      1216      1216      1224      1224 
dram[21]:      1312      1312      1332      1336      1260      1248      1272      1248      1252      1254      1236      1224      1216      1216      1224      1224 
dram[22]:      1312      1312      1336      1328      1252      1256      1264      1244      1250      1256      1239      1228      1216      1213      1224      1224 
dram[23]:      1312      1312      1332      1328      1252      1256      1268      1248      1244      1268      1240      1232      1216      1216      1224      1224 
dram[24]:      1306      1312      1336      1332      1248      1264      1272      1266      1240      1252      1240      1228      1216      1216      1224      1224 
dram[25]:      1312      1300      1324      1318      1248      1258      1256      1248      1248      1232      1236      1232      1216      1216      1224      1220 
dram[26]:      1308      1303      1332      1328      1252      1257      1268      1240      1243      1246      1236      1231      1216      1216      1224      1220 
dram[27]:      1309      1312      1328      1328      1260      1252      1268      1261      1252      1244      1228      1224      1216      1216      1224      1224 
dram[28]:      1308      1312      1336      1328      1252      1260      1260      1260      1252      1244      1232      1220      1216      1216      1224      1224 
dram[29]:      1308      1312      1336      1320      1248      1260      1268      1260      1252      1236      1241      1224      1216      1216      1224      1224 
dram[30]:      1308      1312      1335      1316      1248      1248      1248      1240      1244      1228      1230      1228      1216      1216      1224      1224 
dram[31]:      1312      1312      1332      1320      1260      1267      1264      1253      1264      1232      1252      1240      1216      1216      1221      1224 
total dram reads = 644473
bank skew: 1340/1212 = 1.11
chip skew: 20189/20016 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 1
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        706       725       761       790       882      1006       934       980       918       986       769       779       757       773       712       725
dram[1]:        697       725       756       792       867       998       933       954       929       943       760       776       747       771       707       726
dram[2]:        659       709       718       781       834       959       895       958       863       945       709       765       706       756       667       710
dram[3]:        690       704       739       780       863       997       930       962       908       937       743       754       733       736       707       707
dram[4]:        684       684       740       742       871       944       923       910       905       925       757       723       739       719       697       667
dram[5]:        666       694       714       754       826       962       908       949       894       945       729       776       718       743       674       695
dram[6]:        700       732       750       801       860       972       922      1000       917       950       726       816       735       801       701       726
dram[7]:        709       722       755       791       881       989       969       943       934       952       756       788       750       764       706       717
dram[8]:        720       714       773       792       892       964       969       935       951       929       767       772       761       772       720       721
dram[9]:        692       723       739       767       839       956       920       949       923       936       739       776       720       770       686       710
dram[10]:        689       733       758       793       848      1002       918       976       924       985       734       786       724       799       693       733
dram[11]:        722       741       774       799       883       991       988       966       976       967       769       785       767       799       722       736
dram[12]:        779       735       834       813      1256       986      1057       973      1029       975       831       778       805       785       771       735
dram[13]:        723       715       785       786      1144       966       989       943       958       921       770       752       753       759       721       710
dram[14]:        710       721       768       771      1052       990       962       947       945       938       757       778       732       792       705       712
dram[15]:        728       742       779       798      1088       983       994       977       979       949       791       780       761       808       735       749
dram[16]:        699       722       758       781      1033       979       956       945       944       946       764       766       731       782       693       726
dram[17]:        672       693       722       764       990       946       919       925       905       898       726       727       714       737       677       681
dram[18]:        705       718       752       775       986       957       963       935       931       933       764       746       741       755       702       718
dram[19]:        671       698       748       762      1006       961       902       925       898       925       724       742       703       779       681       708
dram[20]:        720       743       791       792      1021       972       972       946       968       974       781       785       764       788       727       731
dram[21]:        794       803       856       874      1066      1029      1042      1057      1045      1010       856       825       813       795       778       778
dram[22]:        732       700       799       757      1001       932       992       914       975       923       779       740       768       730       719       688
dram[23]:        714       710       791       783       981       927       975       925       974       918       767       758       755       761       723       707
dram[24]:        681       738       743       803       943       964       904       959       916       959       718       775       712       763       673       724
dram[25]:        669       725       741       780       939       927       922       924       906       951       734       744       724       733       678       711
dram[26]:        706       746       772       798       982       926       944       973       928       967       759       796       759       798       705       744
dram[27]:        656       692       699       753       928       874       882       895       880       891       690       724       707       722       658       673
dram[28]:        700       721       777       784       989       902       947       943       938       934       750       785       756       769       711       724
dram[29]:        711       738       766       812      1000       932       980       960       943       957       762       785       760       775       720       730
dram[30]:        700       734       764       808       980       900       959       959       940       953       743       776       731       772       702       742
dram[31]:        735       650       806       742       992       847      1028       865       994       889       789       716       780       690       734       670
maximum mf latency per bank:
dram[0]:       1101       996      1196      1381      1411      1497      1520      1544      1500      1493      1392      1409      1084      1182      1135      1407
dram[1]:       1035      1284      1267      1167      1383      1537      1621      1583      1464      1541      1275      1451      1119      1196      1038      1141
dram[2]:        992      1101      1262      1250      1418      1414      1508      1590      1583      1809      1357      1447      1088      1127      1028      1154
dram[3]:        974      1037      1223      1204      1494      1412      1511      1649      1692      1773      1214      1526      1109      1172      1135      1095
dram[4]:       1023      1214      1272      1395      1558      1418      1490      1620      1586      1700      1341      1408      1095      1153       975      1040
dram[5]:        966      1172      1404      1372      1555      1487      1477      1625      1442      1517      1305      1387      1100      1100      1005      1110
dram[6]:        991      1146      1360      1228      1489      1453      1486      1675      1679      1563      1313      1522      1100      1218      1187      1126
dram[7]:       1019      1299      1439      1229      1521      1524      1493      1593      1576      1590      1326      1294      1092      1126      1002      1136
dram[8]:        952      1053      1233      1319      1550      1427      1534      1599      1580      1518      1349      1508      1216      1115      1213      1059
dram[9]:       1083      1035      1210      1227      1394      1380      1528      1574      1684      1522      1377      1660      1096      1155       958      1272
dram[10]:        931      1093      1208      1235      1451      1424      1568      1597      1744      1559      1367      1467      1104      1193      1084      1296
dram[11]:       1031      1082      1213      1232      1406      1398      1511      1599      1499      1604      1367      1446      1182      1193      1180      1260
dram[12]:       1077      1068      1211      1216      1393      1370      1562      1615      1699      1580      1378      1308      1227      1280      1111      1089
dram[13]:       1016      1118      1261      1256      1382      1392      1597      1548      1484      1634      1361      1318      1153      1278      1165      1139
dram[14]:        952      1161      1168      1164      1411      1482      1565      1624      1663      1530      1325      1347      1063      1239      1016      1298
dram[15]:       1082      1077      1103      1243      1473      1449      1554      1549      1599      1505      1265      1238      1071      1314      1053      1470
dram[16]:       1053      1066      1149      1260      1482      1399      1581      1529      1732      1814      1374      1293      1067      1160      1191      1383
dram[17]:        943       959      1236      1267      1558      1469      1579      1473      1679      1754      1347      1393      1094      1149      1026       972
dram[18]:        995      1056      1207      1183      1474      1503      1523      1656      1527      1552      1315      1413      1215      1175      1082      1214
dram[19]:       1007      1143      1348      1200      1483      1601      1561      1643      1619      1463      1342      1316      1095      1163      1108      1111
dram[20]:       1064      1045      1261      1180      1498      1579      1579      1646      1454      1539      1325      1330      1254      1171      1143      1211
dram[21]:       1247      1477      1414      1714      1561      2059      1551      1963      1726      1476      1380      1491      1178      1291      1170      1353
dram[22]:       1163      1154      1315      1183      1409      1443      1548      1544      1518      1528      1387      1374      1145      1236      1020      1034
dram[23]:        988      1019      1360      1262      1494      1422      1527      1594      1480      1512      1381      1393      1145      1149      1042      1391
dram[24]:       1076      1031      1117      1237      1525      1362      1530      1548      1596      1810      1318      1366      1077      1125       985      1138
dram[25]:        999      1087      1151      1219      1449      1477      1602      1519      1501      1772      1334      1355      1085      1142      1088      1396
dram[26]:       1028      1130      1228      1209      1512      1484      1612      1575      1654      1626      1336      1573      1142      1132      1011      1266
dram[27]:       1051      1022      1150      1194      1464      1435      1496      1517      1674      1487      1274      1337      1096      1190      1018      1140
dram[28]:       1008      1022      1178      1188      1411      1430      1470      1618      1685      1841      1329      1454      1125      1157      1059      1235
dram[29]:       1057       991      1265      1188      1511      1377      1503      1605      1667      1487      1307      1427      1099      1218      1077      1299
dram[30]:       1164      1034      1220      1206      1477      1428      1542      1706      1659      1424      1253      1525      1141      1120      1123      1236
dram[31]:       1091       993      1170      1237      1533      1485      1597      1529      1555      1423      1313      1351      1086      1153      1116      1207
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 71): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24971 n_nop=4789 n_act=492 n_pre=476 n_ref_event=0 n_req=20153 n_rd=20153 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.8071
n_activity=20583 dram_eff=0.9791
bk0: 1304a 20978i bk1: 1308a 20198i bk2: 1328a 20814i bk3: 1328a 19951i bk4: 1268a 20522i bk5: 1256a 20038i bk6: 1248a 20911i bk7: 1264a 20282i bk8: 1252a 20950i bk9: 1252a 20035i bk10: 1236a 20321i bk11: 1236a 19705i bk12: 1216a 20158i bk13: 1216a 19791i bk14: 1217a 20762i bk15: 1224a 20271i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975587
Row_Buffer_Locality_read = 0.975587
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.592632
Bank_Level_Parallism_Col = 4.213824
Bank_Level_Parallism_Ready = 2.930432
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.200891 

BW Util details:
bwutil = 0.807056 
total_CMD = 24971 
util_bw = 20153 
Wasted_Col = 264 
Wasted_Row = 51 
Idle = 4503 

BW Util Bottlenecks: 
RCDc_limit = 169 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 274 
rwq = 0 
CCDLc_limit_alone = 274 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24971 
n_nop = 4789 
Read = 20153 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 492 
n_pre = 476 
n_ref = 0 
n_req = 20153 
total_req = 20153 

Dual Bus Interface Util: 
issued_total_row = 968 
issued_total_col = 20153 
Row_Bus_Util =  0.038765 
CoL_Bus_Util = 0.807056 
Either_Row_CoL_Bus_Util = 0.808218 
Issued_on_Two_Bus_Simul_Util = 0.037604 
issued_two_Eff = 0.046527 
queue_avg = 47.638382 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=47.6384
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 72): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24971 n_nop=4833 n_act=501 n_pre=485 n_ref_event=0 n_req=20119 n_rd=20116 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.8056
n_activity=20586 dram_eff=0.9772
bk0: 1304a 21390i bk1: 1308a 20306i bk2: 1325a 20982i bk3: 1332a 20151i bk4: 1272a 20407i bk5: 1260a 20027i bk6: 1242a 21057i bk7: 1259a 20490i bk8: 1244a 20861i bk9: 1242a 20166i bk10: 1236a 20475i bk11: 1224a 19843i bk12: 1216a 20184i bk13: 1216a 19881i bk14: 1212a 21029i bk15: 1224a 20409i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975096
Row_Buffer_Locality_read = 0.975096
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.497165
Bank_Level_Parallism_Col = 4.126708
Bank_Level_Parallism_Ready = 2.858322
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.138365 

BW Util details:
bwutil = 0.805574 
total_CMD = 24971 
util_bw = 20116 
Wasted_Col = 304 
Wasted_Row = 36 
Idle = 4515 

BW Util Bottlenecks: 
RCDc_limit = 179 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 318 
rwq = 0 
CCDLc_limit_alone = 318 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24971 
n_nop = 4833 
Read = 20116 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 501 
n_pre = 485 
n_ref = 0 
n_req = 20119 
total_req = 20116 

Dual Bus Interface Util: 
issued_total_row = 986 
issued_total_col = 20116 
Row_Bus_Util =  0.039486 
CoL_Bus_Util = 0.805574 
Either_Row_CoL_Bus_Util = 0.806455 
Issued_on_Two_Bus_Simul_Util = 0.038605 
issued_two_Eff = 0.047870 
queue_avg = 47.262745 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=47.2627
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 116): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24971 n_nop=4806 n_act=493 n_pre=477 n_ref_event=0 n_req=20138 n_rd=20136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.8064
n_activity=20538 dram_eff=0.9804
bk0: 1304a 20913i bk1: 1308a 19887i bk2: 1332a 20652i bk3: 1324a 20126i bk4: 1268a 20298i bk5: 1264a 20033i bk6: 1241a 20622i bk7: 1256a 20450i bk8: 1251a 20846i bk9: 1252a 20093i bk10: 1232a 20387i bk11: 1232a 19882i bk12: 1216a 20357i bk13: 1216a 20242i bk14: 1216a 20815i bk15: 1224a 20226i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975518
Row_Buffer_Locality_read = 0.975518
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.596092
Bank_Level_Parallism_Col = 4.221012
Bank_Level_Parallism_Ready = 2.929579
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.200893 

BW Util details:
bwutil = 0.806375 
total_CMD = 24971 
util_bw = 20136 
Wasted_Col = 248 
Wasted_Row = 34 
Idle = 4553 

BW Util Bottlenecks: 
RCDc_limit = 167 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 269 
rwq = 0 
CCDLc_limit_alone = 269 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24971 
n_nop = 4806 
Read = 20136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 493 
n_pre = 477 
n_ref = 0 
n_req = 20138 
total_req = 20136 

Dual Bus Interface Util: 
issued_total_row = 970 
issued_total_col = 20136 
Row_Bus_Util =  0.038845 
CoL_Bus_Util = 0.806375 
Either_Row_CoL_Bus_Util = 0.807537 
Issued_on_Two_Bus_Simul_Util = 0.037684 
issued_two_Eff = 0.046665 
queue_avg = 47.592209 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=47.5922
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 111): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24971 n_nop=4810 n_act=496 n_pre=480 n_ref_event=0 n_req=20139 n_rd=20137 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.8064
n_activity=20570 dram_eff=0.9789
bk0: 1308a 21143i bk1: 1312a 19831i bk2: 1336a 20270i bk3: 1324a 19703i bk4: 1261a 20217i bk5: 1256a 19654i bk6: 1240a 20522i bk7: 1253a 20245i bk8: 1260a 20912i bk9: 1254a 19976i bk10: 1232a 20438i bk11: 1229a 19848i bk12: 1216a 20307i bk13: 1216a 19800i bk14: 1216a 20709i bk15: 1224a 20344i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975370
Row_Buffer_Locality_read = 0.975370
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.687390
Bank_Level_Parallism_Col = 4.310516
Bank_Level_Parallism_Ready = 2.991409
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.249718 

BW Util details:
bwutil = 0.806415 
total_CMD = 24971 
util_bw = 20137 
Wasted_Col = 247 
Wasted_Row = 44 
Idle = 4543 

BW Util Bottlenecks: 
RCDc_limit = 142 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 274 
rwq = 0 
CCDLc_limit_alone = 274 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24971 
n_nop = 4810 
Read = 20137 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 496 
n_pre = 480 
n_ref = 0 
n_req = 20139 
total_req = 20137 

Dual Bus Interface Util: 
issued_total_row = 976 
issued_total_col = 20137 
Row_Bus_Util =  0.039085 
CoL_Bus_Util = 0.806415 
Either_Row_CoL_Bus_Util = 0.807377 
Issued_on_Two_Bus_Simul_Util = 0.038124 
issued_two_Eff = 0.047220 
queue_avg = 48.102520 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=48.1025
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 86): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24971 n_nop=4758 n_act=491 n_pre=475 n_ref_event=0 n_req=20185 n_rd=20183 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.8083
n_activity=20607 dram_eff=0.9794
bk0: 1312a 21027i bk1: 1312a 20062i bk2: 1336a 20863i bk3: 1336a 19951i bk4: 1256a 20668i bk5: 1256a 20103i bk6: 1262a 21159i bk7: 1260a 20134i bk8: 1260a 20714i bk9: 1249a 19921i bk10: 1232a 20602i bk11: 1240a 19780i bk12: 1216a 20752i bk13: 1216a 20031i bk14: 1216a 20937i bk15: 1224a 20438i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975674
Row_Buffer_Locality_read = 0.975674
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.511330
Bank_Level_Parallism_Col = 4.150251
Bank_Level_Parallism_Ready = 2.884358
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.159578 

BW Util details:
bwutil = 0.808258 
total_CMD = 24971 
util_bw = 20183 
Wasted_Col = 301 
Wasted_Row = 37 
Idle = 4450 

BW Util Bottlenecks: 
RCDc_limit = 176 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 356 
rwq = 0 
CCDLc_limit_alone = 356 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24971 
n_nop = 4758 
Read = 20183 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 491 
n_pre = 475 
n_ref = 0 
n_req = 20185 
total_req = 20183 

Dual Bus Interface Util: 
issued_total_row = 966 
issued_total_col = 20183 
Row_Bus_Util =  0.038685 
CoL_Bus_Util = 0.808258 
Either_Row_CoL_Bus_Util = 0.809459 
Issued_on_Two_Bus_Simul_Util = 0.037483 
issued_two_Eff = 0.046307 
queue_avg = 45.823116 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=45.8231
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 49): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24971 n_nop=4914 n_act=505 n_pre=489 n_ref_event=0 n_req=20016 n_rd=20008 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.8012
n_activity=20594 dram_eff=0.9715
bk0: 1312a 20736i bk1: 1312a 19853i bk2: 1336a 20485i bk3: 1332a 20216i bk4: 1260a 20669i bk5: 1252a 20374i bk6: 1232a 21000i bk7: 1224a 20717i bk8: 1232a 21148i bk9: 1216a 20596i bk10: 1212a 20197i bk11: 1216a 19875i bk12: 1216a 20818i bk13: 1216a 19874i bk14: 1216a 20718i bk15: 1224a 20272i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974761
Row_Buffer_Locality_read = 0.974761
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.488924
Bank_Level_Parallism_Col = 4.125215
Bank_Level_Parallism_Ready = 2.874450
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.137182 

BW Util details:
bwutil = 0.801249 
total_CMD = 24971 
util_bw = 20008 
Wasted_Col = 391 
Wasted_Row = 95 
Idle = 4477 

BW Util Bottlenecks: 
RCDc_limit = 291 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 339 
rwq = 0 
CCDLc_limit_alone = 339 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24971 
n_nop = 4914 
Read = 20008 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 505 
n_pre = 489 
n_ref = 0 
n_req = 20016 
total_req = 20008 

Dual Bus Interface Util: 
issued_total_row = 994 
issued_total_col = 20008 
Row_Bus_Util =  0.039806 
CoL_Bus_Util = 0.801249 
Either_Row_CoL_Bus_Util = 0.803212 
Issued_on_Two_Bus_Simul_Util = 0.037844 
issued_two_Eff = 0.047116 
queue_avg = 46.067078 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=46.0671
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 105): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24971 n_nop=4791 n_act=475 n_pre=459 n_ref_event=0 n_req=20161 n_rd=20160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.8073
n_activity=20584 dram_eff=0.9794
bk0: 1312a 20777i bk1: 1312a 20143i bk2: 1336a 20433i bk3: 1336a 20291i bk4: 1252a 20623i bk5: 1252a 20156i bk6: 1250a 21099i bk7: 1248a 20777i bk8: 1252a 21019i bk9: 1261a 20499i bk10: 1240a 20871i bk11: 1240a 20011i bk12: 1213a 20585i bk13: 1216a 20306i bk14: 1216a 21002i bk15: 1224a 20380i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976438
Row_Buffer_Locality_read = 0.976438
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.438335
Bank_Level_Parallism_Col = 4.086253
Bank_Level_Parallism_Ready = 2.835119
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.115658 

BW Util details:
bwutil = 0.807337 
total_CMD = 24971 
util_bw = 20160 
Wasted_Col = 249 
Wasted_Row = 32 
Idle = 4530 

BW Util Bottlenecks: 
RCDc_limit = 151 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 259 
rwq = 0 
CCDLc_limit_alone = 259 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24971 
n_nop = 4791 
Read = 20160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 475 
n_pre = 459 
n_ref = 0 
n_req = 20161 
total_req = 20160 

Dual Bus Interface Util: 
issued_total_row = 934 
issued_total_col = 20160 
Row_Bus_Util =  0.037403 
CoL_Bus_Util = 0.807337 
Either_Row_CoL_Bus_Util = 0.808137 
Issued_on_Two_Bus_Simul_Util = 0.036602 
issued_two_Eff = 0.045292 
queue_avg = 47.192585 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=47.1926
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 75): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24971 n_nop=4775 n_act=482 n_pre=466 n_ref_event=0 n_req=20179 n_rd=20176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.808
n_activity=20588 dram_eff=0.98
bk0: 1312a 21028i bk1: 1312a 20346i bk2: 1336a 20901i bk3: 1336a 20359i bk4: 1256a 20681i bk5: 1256a 20200i bk6: 1259a 20760i bk7: 1253a 20356i bk8: 1240a 20958i bk9: 1260a 20314i bk10: 1236a 20863i bk11: 1240a 20375i bk12: 1216a 20335i bk13: 1216a 20163i bk14: 1224a 20943i bk15: 1224a 20369i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976111
Row_Buffer_Locality_read = 0.976111
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.435371
Bank_Level_Parallism_Col = 4.078392
Bank_Level_Parallism_Ready = 2.839215
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.122068 

BW Util details:
bwutil = 0.807977 
total_CMD = 24971 
util_bw = 20176 
Wasted_Col = 250 
Wasted_Row = 37 
Idle = 4508 

BW Util Bottlenecks: 
RCDc_limit = 157 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 293 
rwq = 0 
CCDLc_limit_alone = 293 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24971 
n_nop = 4775 
Read = 20176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 482 
n_pre = 466 
n_ref = 0 
n_req = 20179 
total_req = 20176 

Dual Bus Interface Util: 
issued_total_row = 948 
issued_total_col = 20176 
Row_Bus_Util =  0.037964 
CoL_Bus_Util = 0.807977 
Either_Row_CoL_Bus_Util = 0.808778 
Issued_on_Two_Bus_Simul_Util = 0.037163 
issued_two_Eff = 0.045950 
queue_avg = 47.331863 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=47.3319
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 122): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24971 n_nop=4773 n_act=477 n_pre=461 n_ref_event=0 n_req=20184 n_rd=20175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.8079
n_activity=20572 dram_eff=0.9807
bk0: 1312a 21235i bk1: 1309a 20311i bk2: 1332a 20911i bk3: 1336a 20202i bk4: 1256a 20654i bk5: 1252a 20128i bk6: 1264a 20863i bk7: 1262a 20067i bk8: 1240a 20833i bk9: 1266a 20190i bk10: 1232a 20726i bk11: 1234a 19902i bk12: 1216a 20698i bk13: 1216a 20030i bk14: 1224a 20811i bk15: 1224a 20340i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976308
Row_Buffer_Locality_read = 0.976308
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.491683
Bank_Level_Parallism_Col = 4.133183
Bank_Level_Parallism_Ready = 2.858736
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.143137 

BW Util details:
bwutil = 0.807937 
total_CMD = 24971 
util_bw = 20175 
Wasted_Col = 224 
Wasted_Row = 41 
Idle = 4531 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 236 
rwq = 0 
CCDLc_limit_alone = 236 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24971 
n_nop = 4773 
Read = 20175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 477 
n_pre = 461 
n_ref = 0 
n_req = 20184 
total_req = 20175 

Dual Bus Interface Util: 
issued_total_row = 938 
issued_total_col = 20175 
Row_Bus_Util =  0.037564 
CoL_Bus_Util = 0.807937 
Either_Row_CoL_Bus_Util = 0.808858 
Issued_on_Two_Bus_Simul_Util = 0.036643 
issued_two_Eff = 0.045302 
queue_avg = 45.780746 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=45.7807
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 90): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24971 n_nop=4871 n_act=523 n_pre=507 n_ref_event=0 n_req=20064 n_rd=20061 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.8034
n_activity=20592 dram_eff=0.9742
bk0: 1304a 20860i bk1: 1308a 19977i bk2: 1320a 20561i bk3: 1332a 19943i bk4: 1256a 20735i bk5: 1256a 20074i bk6: 1252a 20851i bk7: 1241a 20451i bk8: 1244a 20997i bk9: 1228a 20079i bk10: 1224a 20388i bk11: 1224a 19672i bk12: 1216a 20590i bk13: 1216a 20237i bk14: 1216a 21003i bk15: 1224a 20405i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973931
Row_Buffer_Locality_read = 0.973931
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.546854
Bank_Level_Parallism_Col = 4.151703
Bank_Level_Parallism_Ready = 2.871542
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.145019 

BW Util details:
bwutil = 0.803372 
total_CMD = 24971 
util_bw = 20061 
Wasted_Col = 291 
Wasted_Row = 52 
Idle = 4567 

BW Util Bottlenecks: 
RCDc_limit = 220 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 297 
rwq = 0 
CCDLc_limit_alone = 297 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24971 
n_nop = 4871 
Read = 20061 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 523 
n_pre = 507 
n_ref = 0 
n_req = 20064 
total_req = 20061 

Dual Bus Interface Util: 
issued_total_row = 1030 
issued_total_col = 20061 
Row_Bus_Util =  0.041248 
CoL_Bus_Util = 0.803372 
Either_Row_CoL_Bus_Util = 0.804934 
Issued_on_Two_Bus_Simul_Util = 0.039686 
issued_two_Eff = 0.049303 
queue_avg = 45.954025 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=45.954
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 83): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24971 n_nop=4918 n_act=514 n_pre=498 n_ref_event=0 n_req=20029 n_rd=20022 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.8018
n_activity=20537 dram_eff=0.9749
bk0: 1288a 20894i bk1: 1312a 20310i bk2: 1324a 20647i bk3: 1325a 20229i bk4: 1248a 20661i bk5: 1253a 20484i bk6: 1255a 20763i bk7: 1244a 20337i bk8: 1224a 21002i bk9: 1228a 20753i bk10: 1229a 20449i bk11: 1224a 20116i bk12: 1216a 20701i bk13: 1216a 19813i bk14: 1212a 20952i bk15: 1224a 20529i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974330
Row_Buffer_Locality_read = 0.974330
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.467715
Bank_Level_Parallism_Col = 4.086247
Bank_Level_Parallism_Ready = 2.827739
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.132351 

BW Util details:
bwutil = 0.801810 
total_CMD = 24971 
util_bw = 20022 
Wasted_Col = 285 
Wasted_Row = 43 
Idle = 4621 

BW Util Bottlenecks: 
RCDc_limit = 201 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 281 
rwq = 0 
CCDLc_limit_alone = 281 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24971 
n_nop = 4918 
Read = 20022 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 514 
n_pre = 498 
n_ref = 0 
n_req = 20029 
total_req = 20022 

Dual Bus Interface Util: 
issued_total_row = 1012 
issued_total_col = 20022 
Row_Bus_Util =  0.040527 
CoL_Bus_Util = 0.801810 
Either_Row_CoL_Bus_Util = 0.803052 
Issued_on_Two_Bus_Simul_Util = 0.039286 
issued_two_Eff = 0.048920 
queue_avg = 47.722679 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=47.7227
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 98): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24971 n_nop=4784 n_act=502 n_pre=486 n_ref_event=0 n_req=20167 n_rd=20164 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.8075
n_activity=20594 dram_eff=0.9791
bk0: 1312a 20808i bk1: 1312a 20140i bk2: 1332a 20944i bk3: 1333a 19854i bk4: 1253a 20538i bk5: 1256a 20203i bk6: 1272a 20693i bk7: 1254a 20364i bk8: 1236a 20769i bk9: 1248a 20037i bk10: 1240a 21030i bk11: 1236a 20197i bk12: 1216a 20651i bk13: 1216a 19876i bk14: 1224a 20829i bk15: 1224a 20342i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975105
Row_Buffer_Locality_read = 0.975105
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.516689
Bank_Level_Parallism_Col = 4.138544
Bank_Level_Parallism_Ready = 2.859750
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.153616 

BW Util details:
bwutil = 0.807497 
total_CMD = 24971 
util_bw = 20164 
Wasted_Col = 271 
Wasted_Row = 28 
Idle = 4508 

BW Util Bottlenecks: 
RCDc_limit = 166 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 286 
rwq = 0 
CCDLc_limit_alone = 286 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24971 
n_nop = 4784 
Read = 20164 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 502 
n_pre = 486 
n_ref = 0 
n_req = 20167 
total_req = 20164 

Dual Bus Interface Util: 
issued_total_row = 988 
issued_total_col = 20164 
Row_Bus_Util =  0.039566 
CoL_Bus_Util = 0.807497 
Either_Row_CoL_Bus_Util = 0.808418 
Issued_on_Two_Bus_Simul_Util = 0.038645 
issued_two_Eff = 0.047803 
queue_avg = 47.456928 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=47.4569
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 72): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24971 n_nop=4754 n_act=510 n_pre=495 n_ref_event=0 n_req=20188 n_rd=20184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.8083
n_activity=20573 dram_eff=0.9811
bk0: 1312a 20623i bk1: 1312a 20032i bk2: 1332a 20347i bk3: 1336a 19687i bk4: 1248a 20570i bk5: 1256a 19802i bk6: 1272a 20843i bk7: 1256a 20367i bk8: 1260a 21105i bk9: 1256a 20208i bk10: 1232a 20665i bk11: 1232a 19947i bk12: 1216a 20402i bk13: 1216a 19873i bk14: 1224a 20708i bk15: 1224a 20240i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974684
Row_Buffer_Locality_read = 0.974684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.608141
Bank_Level_Parallism_Col = 4.217491
Bank_Level_Parallism_Ready = 2.921671
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.171977 

BW Util details:
bwutil = 0.808298 
total_CMD = 24971 
util_bw = 20184 
Wasted_Col = 252 
Wasted_Row = 28 
Idle = 4507 

BW Util Bottlenecks: 
RCDc_limit = 163 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 288 
rwq = 0 
CCDLc_limit_alone = 288 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24971 
n_nop = 4754 
Read = 20184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 510 
n_pre = 495 
n_ref = 0 
n_req = 20188 
total_req = 20184 

Dual Bus Interface Util: 
issued_total_row = 1005 
issued_total_col = 20184 
Row_Bus_Util =  0.040247 
CoL_Bus_Util = 0.808298 
Either_Row_CoL_Bus_Util = 0.809619 
Issued_on_Two_Bus_Simul_Util = 0.038925 
issued_two_Eff = 0.048078 
queue_avg = 47.793720 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=47.7937
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 87): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24971 n_nop=4778 n_act=488 n_pre=472 n_ref_event=0 n_req=20171 n_rd=20163 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.8075
n_activity=20570 dram_eff=0.9802
bk0: 1312a 20933i bk1: 1312a 20257i bk2: 1325a 20896i bk3: 1336a 20334i bk4: 1252a 21048i bk5: 1252a 20249i bk6: 1268a 20847i bk7: 1252a 20544i bk8: 1256a 21046i bk9: 1248a 20362i bk10: 1242a 20650i bk11: 1228a 19849i bk12: 1216a 20866i bk13: 1216a 20271i bk14: 1224a 20905i bk15: 1224a 20447i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975800
Row_Buffer_Locality_read = 0.975800
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.409435
Bank_Level_Parallism_Col = 4.039857
Bank_Level_Parallism_Ready = 2.791301
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.110158 

BW Util details:
bwutil = 0.807457 
total_CMD = 24971 
util_bw = 20163 
Wasted_Col = 239 
Wasted_Row = 53 
Idle = 4516 

BW Util Bottlenecks: 
RCDc_limit = 158 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 260 
rwq = 0 
CCDLc_limit_alone = 260 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24971 
n_nop = 4778 
Read = 20163 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 488 
n_pre = 472 
n_ref = 0 
n_req = 20171 
total_req = 20163 

Dual Bus Interface Util: 
issued_total_row = 960 
issued_total_col = 20163 
Row_Bus_Util =  0.038445 
CoL_Bus_Util = 0.807457 
Either_Row_CoL_Bus_Util = 0.808658 
Issued_on_Two_Bus_Simul_Util = 0.037243 
issued_two_Eff = 0.046056 
queue_avg = 47.794682 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=47.7947
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 81): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24971 n_nop=4835 n_act=514 n_pre=498 n_ref_event=0 n_req=20111 n_rd=20110 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.8053
n_activity=20593 dram_eff=0.9765
bk0: 1312a 20777i bk1: 1308a 20037i bk2: 1328a 20616i bk3: 1324a 20087i bk4: 1248a 20763i bk5: 1248a 20077i bk6: 1264a 20379i bk7: 1252a 20232i bk8: 1238a 20613i bk9: 1252a 20037i bk10: 1236a 20621i bk11: 1220a 20005i bk12: 1216a 20568i bk13: 1216a 20246i bk14: 1224a 20894i bk15: 1224a 20482i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974441
Row_Buffer_Locality_read = 0.974441
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.563623
Bank_Level_Parallism_Col = 4.175465
Bank_Level_Parallism_Ready = 2.894679
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.185806 

BW Util details:
bwutil = 0.805334 
total_CMD = 24971 
util_bw = 20110 
Wasted_Col = 295 
Wasted_Row = 20 
Idle = 4546 

BW Util Bottlenecks: 
RCDc_limit = 160 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 292 
rwq = 0 
CCDLc_limit_alone = 292 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24971 
n_nop = 4835 
Read = 20110 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 514 
n_pre = 498 
n_ref = 0 
n_req = 20111 
total_req = 20110 

Dual Bus Interface Util: 
issued_total_row = 1012 
issued_total_col = 20110 
Row_Bus_Util =  0.040527 
CoL_Bus_Util = 0.805334 
Either_Row_CoL_Bus_Util = 0.806375 
Issued_on_Two_Bus_Simul_Util = 0.039486 
issued_two_Eff = 0.048967 
queue_avg = 47.914059 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=47.9141
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 94): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24971 n_nop=4798 n_act=527 n_pre=511 n_ref_event=0 n_req=20149 n_rd=20148 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.8069
n_activity=20568 dram_eff=0.9796
bk0: 1312a 20515i bk1: 1312a 19694i bk2: 1328a 20570i bk3: 1336a 19602i bk4: 1252a 20563i bk5: 1252a 19909i bk6: 1256a 20908i bk7: 1240a 20617i bk8: 1247a 20791i bk9: 1264a 20073i bk10: 1236a 20103i bk11: 1239a 19646i bk12: 1216a 20516i bk13: 1216a 19651i bk14: 1224a 20819i bk15: 1218a 20305i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973844
Row_Buffer_Locality_read = 0.973844
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.665363
Bank_Level_Parallism_Col = 4.261564
Bank_Level_Parallism_Ready = 2.944064
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.188652 

BW Util details:
bwutil = 0.806856 
total_CMD = 24971 
util_bw = 20148 
Wasted_Col = 263 
Wasted_Row = 38 
Idle = 4522 

BW Util Bottlenecks: 
RCDc_limit = 176 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 284 
rwq = 0 
CCDLc_limit_alone = 284 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24971 
n_nop = 4798 
Read = 20148 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 527 
n_pre = 511 
n_ref = 0 
n_req = 20149 
total_req = 20148 

Dual Bus Interface Util: 
issued_total_row = 1038 
issued_total_col = 20148 
Row_Bus_Util =  0.041568 
CoL_Bus_Util = 0.806856 
Either_Row_CoL_Bus_Util = 0.807857 
Issued_on_Two_Bus_Simul_Util = 0.040567 
issued_two_Eff = 0.050216 
queue_avg = 48.030075 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=48.0301
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 71): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24971 n_nop=4800 n_act=521 n_pre=505 n_ref_event=0 n_req=20145 n_rd=20144 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.8067
n_activity=20571 dram_eff=0.9792
bk0: 1312a 20635i bk1: 1312a 20539i bk2: 1328a 20736i bk3: 1340a 19877i bk4: 1252a 20732i bk5: 1256a 19956i bk6: 1256a 20409i bk7: 1256a 20427i bk8: 1244a 20715i bk9: 1256a 20225i bk10: 1224a 20596i bk11: 1228a 19738i bk12: 1216a 20350i bk13: 1216a 19964i bk14: 1224a 20762i bk15: 1224a 20860i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974136
Row_Buffer_Locality_read = 0.974136
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.556344
Bank_Level_Parallism_Col = 4.155238
Bank_Level_Parallism_Ready = 2.872121
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.172786 

BW Util details:
bwutil = 0.806696 
total_CMD = 24971 
util_bw = 20144 
Wasted_Col = 262 
Wasted_Row = 40 
Idle = 4525 

BW Util Bottlenecks: 
RCDc_limit = 177 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 265 
rwq = 0 
CCDLc_limit_alone = 265 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24971 
n_nop = 4800 
Read = 20144 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 521 
n_pre = 505 
n_ref = 0 
n_req = 20145 
total_req = 20144 

Dual Bus Interface Util: 
issued_total_row = 1026 
issued_total_col = 20144 
Row_Bus_Util =  0.041088 
CoL_Bus_Util = 0.806696 
Either_Row_CoL_Bus_Util = 0.807777 
Issued_on_Two_Bus_Simul_Util = 0.040006 
issued_two_Eff = 0.049527 
queue_avg = 48.389652 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=48.3897
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 91): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24971 n_nop=4852 n_act=504 n_pre=488 n_ref_event=0 n_req=20103 n_rd=20097 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.8048
n_activity=20556 dram_eff=0.9777
bk0: 1312a 20876i bk1: 1308a 20307i bk2: 1325a 20655i bk3: 1324a 20063i bk4: 1248a 20577i bk5: 1260a 20259i bk6: 1248a 20904i bk7: 1236a 20635i bk8: 1248a 20806i bk9: 1252a 20310i bk10: 1228a 20344i bk11: 1228a 20053i bk12: 1216a 20563i bk13: 1216a 20280i bk14: 1224a 20787i bk15: 1224a 20571i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974924
Row_Buffer_Locality_read = 0.974924
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.496492
Bank_Level_Parallism_Col = 4.119870
Bank_Level_Parallism_Ready = 2.840225
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.141571 

BW Util details:
bwutil = 0.804814 
total_CMD = 24971 
util_bw = 20097 
Wasted_Col = 228 
Wasted_Row = 56 
Idle = 4590 

BW Util Bottlenecks: 
RCDc_limit = 138 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 247 
rwq = 0 
CCDLc_limit_alone = 247 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24971 
n_nop = 4852 
Read = 20097 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 504 
n_pre = 488 
n_ref = 0 
n_req = 20103 
total_req = 20097 

Dual Bus Interface Util: 
issued_total_row = 992 
issued_total_col = 20097 
Row_Bus_Util =  0.039726 
CoL_Bus_Util = 0.804814 
Either_Row_CoL_Bus_Util = 0.805695 
Issued_on_Two_Bus_Simul_Util = 0.038845 
issued_two_Eff = 0.048213 
queue_avg = 45.477634 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=45.4776
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 97): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24971 n_nop=4787 n_act=519 n_pre=503 n_ref_event=0 n_req=20160 n_rd=20151 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.807
n_activity=20606 dram_eff=0.9779
bk0: 1312a 21011i bk1: 1312a 20103i bk2: 1332a 20722i bk3: 1340a 20331i bk4: 1252a 20652i bk5: 1264a 20064i bk6: 1260a 20797i bk7: 1232a 20382i bk8: 1256a 20555i bk9: 1255a 20151i bk10: 1228a 20711i bk11: 1228a 19931i bk12: 1216a 20347i bk13: 1216a 19827i bk14: 1224a 20595i bk15: 1224a 20295i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974247
Row_Buffer_Locality_read = 0.974247
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.537458
Bank_Level_Parallism_Col = 4.147635
Bank_Level_Parallism_Ready = 2.890527
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.163843 

BW Util details:
bwutil = 0.806976 
total_CMD = 24971 
util_bw = 20151 
Wasted_Col = 336 
Wasted_Row = 56 
Idle = 4428 

BW Util Bottlenecks: 
RCDc_limit = 257 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 314 
rwq = 0 
CCDLc_limit_alone = 314 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24971 
n_nop = 4787 
Read = 20151 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 519 
n_pre = 503 
n_ref = 0 
n_req = 20160 
total_req = 20151 

Dual Bus Interface Util: 
issued_total_row = 1022 
issued_total_col = 20151 
Row_Bus_Util =  0.040927 
CoL_Bus_Util = 0.806976 
Either_Row_CoL_Bus_Util = 0.808298 
Issued_on_Two_Bus_Simul_Util = 0.039606 
issued_two_Eff = 0.048999 
queue_avg = 47.388252 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=47.3883
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 70): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24971 n_nop=4785 n_act=515 n_pre=499 n_ref_event=0 n_req=20162 n_rd=20161 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.8074
n_activity=20585 dram_eff=0.9794
bk0: 1312a 21017i bk1: 1312a 20481i bk2: 1336a 20888i bk3: 1336a 20482i bk4: 1252a 20688i bk5: 1252a 20053i bk6: 1264a 20937i bk7: 1232a 20028i bk8: 1252a 20688i bk9: 1260a 20479i bk10: 1236a 21237i bk11: 1237a 19843i bk12: 1216a 20235i bk13: 1216a 20172i bk14: 1224a 20846i bk15: 1224a 20462i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974456
Row_Buffer_Locality_read = 0.974456
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.453613
Bank_Level_Parallism_Col = 4.064069
Bank_Level_Parallism_Ready = 2.812807
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.125349 

BW Util details:
bwutil = 0.807377 
total_CMD = 24971 
util_bw = 20161 
Wasted_Col = 275 
Wasted_Row = 33 
Idle = 4502 

BW Util Bottlenecks: 
RCDc_limit = 137 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 321 
rwq = 0 
CCDLc_limit_alone = 321 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24971 
n_nop = 4785 
Read = 20161 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 515 
n_pre = 499 
n_ref = 0 
n_req = 20162 
total_req = 20161 

Dual Bus Interface Util: 
issued_total_row = 1014 
issued_total_col = 20161 
Row_Bus_Util =  0.040607 
CoL_Bus_Util = 0.807377 
Either_Row_CoL_Bus_Util = 0.808378 
Issued_on_Two_Bus_Simul_Util = 0.039606 
issued_two_Eff = 0.048994 
queue_avg = 46.205078 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=46.2051
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 84): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24971 n_nop=4752 n_act=536 n_pre=520 n_ref_event=0 n_req=20189 n_rd=20189 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.8085
n_activity=20586 dram_eff=0.9807
bk0: 1312a 20705i bk1: 1312a 19896i bk2: 1332a 20668i bk3: 1332a 19921i bk4: 1256a 20332i bk5: 1260a 20009i bk6: 1264a 20515i bk7: 1252a 20310i bk8: 1252a 20544i bk9: 1261a 20298i bk10: 1248a 20194i bk11: 1228a 19823i bk12: 1216a 20198i bk13: 1216a 20112i bk14: 1224a 20386i bk15: 1224a 20196i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973451
Row_Buffer_Locality_read = 0.973451
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.669303
Bank_Level_Parallism_Col = 4.271691
Bank_Level_Parallism_Ready = 2.956412
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.227208 

BW Util details:
bwutil = 0.808498 
total_CMD = 24971 
util_bw = 20189 
Wasted_Col = 250 
Wasted_Row = 39 
Idle = 4493 

BW Util Bottlenecks: 
RCDc_limit = 179 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 258 
rwq = 0 
CCDLc_limit_alone = 258 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24971 
n_nop = 4752 
Read = 20189 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 536 
n_pre = 520 
n_ref = 0 
n_req = 20189 
total_req = 20189 

Dual Bus Interface Util: 
issued_total_row = 1056 
issued_total_col = 20189 
Row_Bus_Util =  0.042289 
CoL_Bus_Util = 0.808498 
Either_Row_CoL_Bus_Util = 0.809699 
Issued_on_Two_Bus_Simul_Util = 0.041088 
issued_two_Eff = 0.050744 
queue_avg = 47.723518 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=47.7235
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 82): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24971 n_nop=4814 n_act=508 n_pre=492 n_ref_event=0 n_req=20167 n_rd=20131 n_rd_L2_A=0 n_write=0 n_wr_bk=1 bw_util=0.8062
n_activity=20388 dram_eff=0.9874
bk0: 1312a 20693i bk1: 1312a 20012i bk2: 1332a 20659i bk3: 1336a 19972i bk4: 1259a 20717i bk5: 1248a 20021i bk6: 1272a 20707i bk7: 1246a 18766i bk8: 1247a 20414i bk9: 1235a 20450i bk10: 1228a 20028i bk11: 1224a 20234i bk12: 1216a 20489i bk13: 1216a 20106i bk14: 1224a 20724i bk15: 1224a 20225i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974772
Row_Buffer_Locality_read = 0.974820
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 4.684482
Bank_Level_Parallism_Col = 4.294124
Bank_Level_Parallism_Ready = 2.913868
write_to_read_ratio_blp_rw_average = 0.020474
GrpLevelPara = 3.202415 

BW Util details:
bwutil = 0.806215 
total_CMD = 24971 
util_bw = 20132 
Wasted_Col = 238 
Wasted_Row = 6 
Idle = 4595 

BW Util Bottlenecks: 
RCDc_limit = 201 
RCDWRc_limit = 0 
WTRc_limit = 14 
RTWc_limit = 99 
CCDLc_limit = 287 
rwq = 0 
CCDLc_limit_alone = 280 
WTRc_limit_alone = 13 
RTWc_limit_alone = 93 

Commands details: 
total_CMD = 24971 
n_nop = 4814 
Read = 20131 
Write = 0 
L2_Alloc = 0 
L2_WB = 1 
n_act = 508 
n_pre = 492 
n_ref = 0 
n_req = 20167 
total_req = 20132 

Dual Bus Interface Util: 
issued_total_row = 1000 
issued_total_col = 20132 
Row_Bus_Util =  0.040046 
CoL_Bus_Util = 0.806215 
Either_Row_CoL_Bus_Util = 0.807216 
Issued_on_Two_Bus_Simul_Util = 0.039045 
issued_two_Eff = 0.048370 
queue_avg = 46.810501 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=46.8105
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 91): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24971 n_nop=4784 n_act=509 n_pre=493 n_ref_event=0 n_req=20154 n_rd=20153 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.8071
n_activity=20570 dram_eff=0.9797
bk0: 1312a 20464i bk1: 1312a 19808i bk2: 1336a 20393i bk3: 1328a 20005i bk4: 1252a 20635i bk5: 1256a 19736i bk6: 1264a 20929i bk7: 1244a 20438i bk8: 1249a 20728i bk9: 1256a 20152i bk10: 1239a 20640i bk11: 1228a 20000i bk12: 1216a 20466i bk13: 1213a 20157i bk14: 1224a 21188i bk15: 1224a 20069i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974743
Row_Buffer_Locality_read = 0.974743
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.597953
Bank_Level_Parallism_Col = 4.213252
Bank_Level_Parallism_Ready = 2.913859
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.180244 

BW Util details:
bwutil = 0.807056 
total_CMD = 24971 
util_bw = 20153 
Wasted_Col = 242 
Wasted_Row = 23 
Idle = 4553 

BW Util Bottlenecks: 
RCDc_limit = 170 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 261 
rwq = 0 
CCDLc_limit_alone = 261 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24971 
n_nop = 4784 
Read = 20153 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 509 
n_pre = 493 
n_ref = 0 
n_req = 20154 
total_req = 20153 

Dual Bus Interface Util: 
issued_total_row = 1002 
issued_total_col = 20153 
Row_Bus_Util =  0.040127 
CoL_Bus_Util = 0.807056 
Either_Row_CoL_Bus_Util = 0.808418 
Issued_on_Two_Bus_Simul_Util = 0.038765 
issued_two_Eff = 0.047952 
queue_avg = 47.103722 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=47.1037
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 112): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24971 n_nop=4774 n_act=502 n_pre=488 n_ref_event=0 n_req=20172 n_rd=20164 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.8075
n_activity=20570 dram_eff=0.9803
bk0: 1312a 20397i bk1: 1312a 20031i bk2: 1332a 20726i bk3: 1328a 20003i bk4: 1248a 20367i bk5: 1256a 19907i bk6: 1268a 20538i bk7: 1244a 20313i bk8: 1244a 20287i bk9: 1268a 20199i bk10: 1240a 20331i bk11: 1232a 19863i bk12: 1216a 20450i bk13: 1216a 20022i bk14: 1224a 20775i bk15: 1224a 20254i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975007
Row_Buffer_Locality_read = 0.975007
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.666422
Bank_Level_Parallism_Col = 4.286822
Bank_Level_Parallism_Ready = 2.971434
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.195681 

BW Util details:
bwutil = 0.807497 
total_CMD = 24971 
util_bw = 20164 
Wasted_Col = 214 
Wasted_Row = 31 
Idle = 4562 

BW Util Bottlenecks: 
RCDc_limit = 171 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 236 
rwq = 0 
CCDLc_limit_alone = 236 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24971 
n_nop = 4774 
Read = 20164 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 502 
n_pre = 488 
n_ref = 0 
n_req = 20172 
total_req = 20164 

Dual Bus Interface Util: 
issued_total_row = 990 
issued_total_col = 20164 
Row_Bus_Util =  0.039646 
CoL_Bus_Util = 0.807497 
Either_Row_CoL_Bus_Util = 0.808818 
Issued_on_Two_Bus_Simul_Util = 0.038324 
issued_two_Eff = 0.047383 
queue_avg = 47.706779 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=47.7068
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 98): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24971 n_nop=4774 n_act=499 n_pre=483 n_ref_event=0 n_req=20176 n_rd=20170 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.8077
n_activity=20597 dram_eff=0.9793
bk0: 1306a 20911i bk1: 1312a 20299i bk2: 1336a 20518i bk3: 1332a 20127i bk4: 1248a 20408i bk5: 1264a 19965i bk6: 1272a 20596i bk7: 1260a 20508i bk8: 1240a 20905i bk9: 1252a 20438i bk10: 1240a 20190i bk11: 1228a 19826i bk12: 1216a 20486i bk13: 1216a 19983i bk14: 1224a 20806i bk15: 1224a 20249i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975262
Row_Buffer_Locality_read = 0.975262
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.570346
Bank_Level_Parallism_Col = 4.200127
Bank_Level_Parallism_Ready = 2.919832
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.178533 

BW Util details:
bwutil = 0.807737 
total_CMD = 24971 
util_bw = 20170 
Wasted_Col = 256 
Wasted_Row = 30 
Idle = 4515 

BW Util Bottlenecks: 
RCDc_limit = 149 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 268 
rwq = 0 
CCDLc_limit_alone = 268 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24971 
n_nop = 4774 
Read = 20170 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 499 
n_pre = 483 
n_ref = 0 
n_req = 20176 
total_req = 20170 

Dual Bus Interface Util: 
issued_total_row = 982 
issued_total_col = 20170 
Row_Bus_Util =  0.039326 
CoL_Bus_Util = 0.807737 
Either_Row_CoL_Bus_Util = 0.808818 
Issued_on_Two_Bus_Simul_Util = 0.038244 
issued_two_Eff = 0.047284 
queue_avg = 45.132713 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=45.1327
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 77): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24971 n_nop=4858 n_act=509 n_pre=493 n_ref_event=0 n_req=20088 n_rd=20086 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.8044
n_activity=20567 dram_eff=0.9766
bk0: 1312a 20608i bk1: 1300a 19741i bk2: 1324a 20500i bk3: 1316a 20025i bk4: 1248a 20219i bk5: 1258a 20072i bk6: 1256a 20558i bk7: 1248a 19915i bk8: 1248a 20349i bk9: 1232a 20078i bk10: 1236a 20035i bk11: 1232a 19968i bk12: 1216a 20248i bk13: 1216a 19892i bk14: 1224a 20860i bk15: 1220a 20585i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974659
Row_Buffer_Locality_read = 0.974659
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.699755
Bank_Level_Parallism_Col = 4.307425
Bank_Level_Parallism_Ready = 3.005974
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.207925 

BW Util details:
bwutil = 0.804373 
total_CMD = 24971 
util_bw = 20086 
Wasted_Col = 311 
Wasted_Row = 23 
Idle = 4551 

BW Util Bottlenecks: 
RCDc_limit = 170 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 328 
rwq = 0 
CCDLc_limit_alone = 328 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24971 
n_nop = 4858 
Read = 20086 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 509 
n_pre = 493 
n_ref = 0 
n_req = 20088 
total_req = 20086 

Dual Bus Interface Util: 
issued_total_row = 1002 
issued_total_col = 20086 
Row_Bus_Util =  0.040127 
CoL_Bus_Util = 0.804373 
Either_Row_CoL_Bus_Util = 0.805454 
Issued_on_Two_Bus_Simul_Util = 0.039045 
issued_two_Eff = 0.048476 
queue_avg = 46.800167 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=46.8002
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 65): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24971 n_nop=4818 n_act=496 n_pre=480 n_ref_event=0 n_req=20120 n_rd=20113 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.8055
n_activity=20583 dram_eff=0.9772
bk0: 1308a 20770i bk1: 1302a 19810i bk2: 1332a 20741i bk3: 1328a 20349i bk4: 1252a 20963i bk5: 1256a 20131i bk6: 1268a 21104i bk7: 1240a 20730i bk8: 1240a 21104i bk9: 1245a 20391i bk10: 1236a 20625i bk11: 1230a 20040i bk12: 1216a 20512i bk13: 1216a 19781i bk14: 1224a 20973i bk15: 1220a 20290i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975342
Row_Buffer_Locality_read = 0.975342
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.452542
Bank_Level_Parallism_Col = 4.087412
Bank_Level_Parallism_Ready = 2.838065
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.139007 

BW Util details:
bwutil = 0.805454 
total_CMD = 24971 
util_bw = 20113 
Wasted_Col = 304 
Wasted_Row = 96 
Idle = 4458 

BW Util Bottlenecks: 
RCDc_limit = 226 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 255 
rwq = 0 
CCDLc_limit_alone = 255 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24971 
n_nop = 4818 
Read = 20113 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 496 
n_pre = 480 
n_ref = 0 
n_req = 20120 
total_req = 20113 

Dual Bus Interface Util: 
issued_total_row = 976 
issued_total_col = 20113 
Row_Bus_Util =  0.039085 
CoL_Bus_Util = 0.805454 
Either_Row_CoL_Bus_Util = 0.807056 
Issued_on_Two_Bus_Simul_Util = 0.037483 
issued_two_Eff = 0.046445 
queue_avg = 48.154541 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=48.1545
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 87): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24971 n_nop=4808 n_act=495 n_pre=479 n_ref_event=0 n_req=20146 n_rd=20138 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.8065
n_activity=20600 dram_eff=0.9776
bk0: 1306a 20942i bk1: 1312a 19894i bk2: 1328a 20874i bk3: 1328a 20031i bk4: 1258a 20811i bk5: 1252a 19850i bk6: 1268a 20804i bk7: 1261a 20351i bk8: 1249a 20680i bk9: 1244a 20427i bk10: 1228a 20547i bk11: 1224a 20209i bk12: 1216a 20751i bk13: 1216a 19735i bk14: 1224a 20925i bk15: 1224a 20244i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975422
Row_Buffer_Locality_read = 0.975422
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.523423
Bank_Level_Parallism_Col = 4.148161
Bank_Level_Parallism_Ready = 2.873920
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.146985 

BW Util details:
bwutil = 0.806455 
total_CMD = 24971 
util_bw = 20138 
Wasted_Col = 285 
Wasted_Row = 48 
Idle = 4500 

BW Util Bottlenecks: 
RCDc_limit = 178 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 285 
rwq = 0 
CCDLc_limit_alone = 285 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24971 
n_nop = 4808 
Read = 20138 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 495 
n_pre = 479 
n_ref = 0 
n_req = 20146 
total_req = 20138 

Dual Bus Interface Util: 
issued_total_row = 974 
issued_total_col = 20138 
Row_Bus_Util =  0.039005 
CoL_Bus_Util = 0.806455 
Either_Row_CoL_Bus_Util = 0.807457 
Issued_on_Two_Bus_Simul_Util = 0.038004 
issued_two_Eff = 0.047066 
queue_avg = 45.649193 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=45.6492
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 101): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24971 n_nop=4801 n_act=506 n_pre=491 n_ref_event=0 n_req=20144 n_rd=20137 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.8064
n_activity=20593 dram_eff=0.9779
bk0: 1308a 20489i bk1: 1312a 20043i bk2: 1336a 20893i bk3: 1328a 20061i bk4: 1248a 20656i bk5: 1260a 19684i bk6: 1260a 20617i bk7: 1257a 20192i bk8: 1252a 20262i bk9: 1244a 19850i bk10: 1232a 20674i bk11: 1220a 20185i bk12: 1216a 20397i bk13: 1216a 19851i bk14: 1224a 20797i bk15: 1224a 20263i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974825
Row_Buffer_Locality_read = 0.974825
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.626001
Bank_Level_Parallism_Col = 4.238911
Bank_Level_Parallism_Ready = 2.934399
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.178106 

BW Util details:
bwutil = 0.806415 
total_CMD = 24971 
util_bw = 20137 
Wasted_Col = 293 
Wasted_Row = 54 
Idle = 4487 

BW Util Bottlenecks: 
RCDc_limit = 233 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 297 
rwq = 0 
CCDLc_limit_alone = 297 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24971 
n_nop = 4801 
Read = 20137 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 506 
n_pre = 491 
n_ref = 0 
n_req = 20144 
total_req = 20137 

Dual Bus Interface Util: 
issued_total_row = 997 
issued_total_col = 20137 
Row_Bus_Util =  0.039926 
CoL_Bus_Util = 0.806415 
Either_Row_CoL_Bus_Util = 0.807737 
Issued_on_Two_Bus_Simul_Util = 0.038605 
issued_two_Eff = 0.047794 
queue_avg = 48.385288 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=48.3853
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 96): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24971 n_nop=4796 n_act=487 n_pre=471 n_ref_event=0 n_req=20145 n_rd=20145 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.8067
n_activity=20593 dram_eff=0.9782
bk0: 1308a 20759i bk1: 1312a 19990i bk2: 1336a 20479i bk3: 1320a 20026i bk4: 1248a 20506i bk5: 1260a 20066i bk6: 1268a 20786i bk7: 1260a 20454i bk8: 1252a 20825i bk9: 1236a 20374i bk10: 1241a 20481i bk11: 1224a 20297i bk12: 1216a 20559i bk13: 1216a 20083i bk14: 1224a 20857i bk15: 1224a 20606i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975825
Row_Buffer_Locality_read = 0.975825
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.523072
Bank_Level_Parallism_Col = 4.140614
Bank_Level_Parallism_Ready = 2.866518
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.143647 

BW Util details:
bwutil = 0.806736 
total_CMD = 24971 
util_bw = 20145 
Wasted_Col = 298 
Wasted_Row = 15 
Idle = 4513 

BW Util Bottlenecks: 
RCDc_limit = 186 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 314 
rwq = 0 
CCDLc_limit_alone = 314 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24971 
n_nop = 4796 
Read = 20145 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 487 
n_pre = 471 
n_ref = 0 
n_req = 20145 
total_req = 20145 

Dual Bus Interface Util: 
issued_total_row = 958 
issued_total_col = 20145 
Row_Bus_Util =  0.038365 
CoL_Bus_Util = 0.806736 
Either_Row_CoL_Bus_Util = 0.807937 
Issued_on_Two_Bus_Simul_Util = 0.037163 
issued_two_Eff = 0.045998 
queue_avg = 48.324017 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=48.324
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 63): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24971 n_nop=4880 n_act=507 n_pre=491 n_ref_event=0 n_req=20065 n_rd=20062 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.8034
n_activity=20539 dram_eff=0.9768
bk0: 1308a 20809i bk1: 1312a 19900i bk2: 1333a 20474i bk3: 1316a 20157i bk4: 1248a 20264i bk5: 1248a 19933i bk6: 1248a 20844i bk7: 1240a 20287i bk8: 1244a 20720i bk9: 1228a 20669i bk10: 1229a 20279i bk11: 1228a 20025i bk12: 1216a 20628i bk13: 1216a 19870i bk14: 1224a 20393i bk15: 1224a 20533i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974730
Row_Buffer_Locality_read = 0.974730
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.609749
Bank_Level_Parallism_Col = 4.214831
Bank_Level_Parallism_Ready = 2.909381
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.163327 

BW Util details:
bwutil = 0.803412 
total_CMD = 24971 
util_bw = 20062 
Wasted_Col = 251 
Wasted_Row = 38 
Idle = 4620 

BW Util Bottlenecks: 
RCDc_limit = 163 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 280 
rwq = 0 
CCDLc_limit_alone = 280 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24971 
n_nop = 4880 
Read = 20062 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 507 
n_pre = 491 
n_ref = 0 
n_req = 20065 
total_req = 20062 

Dual Bus Interface Util: 
issued_total_row = 998 
issued_total_col = 20062 
Row_Bus_Util =  0.039966 
CoL_Bus_Util = 0.803412 
Either_Row_CoL_Bus_Util = 0.804573 
Issued_on_Two_Bus_Simul_Util = 0.038805 
issued_two_Eff = 0.048231 
queue_avg = 48.057106 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=48.0571
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 88): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24971 n_nop=4763 n_act=515 n_pre=499 n_ref_event=0 n_req=20185 n_rd=20182 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.8082
n_activity=20592 dram_eff=0.9801
bk0: 1312a 20947i bk1: 1312a 19792i bk2: 1332a 20690i bk3: 1320a 19631i bk4: 1260a 20695i bk5: 1265a 19616i bk6: 1264a 20941i bk7: 1253a 20322i bk8: 1264a 20726i bk9: 1231a 20367i bk10: 1252a 20862i bk11: 1240a 20370i bk12: 1216a 20616i bk13: 1216a 20009i bk14: 1221a 21003i bk15: 1224a 20344i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974485
Row_Buffer_Locality_read = 0.974485
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.534158
Bank_Level_Parallism_Col = 4.143123
Bank_Level_Parallism_Ready = 2.854722
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.131918 

BW Util details:
bwutil = 0.808218 
total_CMD = 24971 
util_bw = 20182 
Wasted_Col = 257 
Wasted_Row = 25 
Idle = 4507 

BW Util Bottlenecks: 
RCDc_limit = 158 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 322 
rwq = 0 
CCDLc_limit_alone = 322 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24971 
n_nop = 4763 
Read = 20182 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 515 
n_pre = 499 
n_ref = 0 
n_req = 20185 
total_req = 20182 

Dual Bus Interface Util: 
issued_total_row = 1014 
issued_total_col = 20182 
Row_Bus_Util =  0.040607 
CoL_Bus_Util = 0.808218 
Either_Row_CoL_Bus_Util = 0.809259 
Issued_on_Two_Bus_Simul_Util = 0.039566 
issued_two_Eff = 0.048892 
queue_avg = 45.810902 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=45.8109

========= L2 cache stats =========
L2_cache_bank[0]: Access = 12211, Miss = 10257, Miss_rate = 0.840, Pending_hits = 26, Reservation_fails = 40
L2_cache_bank[1]: Access = 12323, Miss = 10279, Miss_rate = 0.834, Pending_hits = 55, Reservation_fails = 541
L2_cache_bank[2]: Access = 12150, Miss = 10234, Miss_rate = 0.842, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[3]: Access = 12289, Miss = 10258, Miss_rate = 0.835, Pending_hits = 51, Reservation_fails = 639
L2_cache_bank[4]: Access = 12092, Miss = 10274, Miss_rate = 0.850, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[5]: Access = 12282, Miss = 10286, Miss_rate = 0.837, Pending_hits = 48, Reservation_fails = 434
L2_cache_bank[6]: Access = 12150, Miss = 10271, Miss_rate = 0.845, Pending_hits = 27, Reservation_fails = 8
L2_cache_bank[7]: Access = 12295, Miss = 10283, Miss_rate = 0.836, Pending_hits = 44, Reservation_fails = 375
L2_cache_bank[8]: Access = 12115, Miss = 10300, Miss_rate = 0.850, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[9]: Access = 12345, Miss = 10299, Miss_rate = 0.834, Pending_hits = 64, Reservation_fails = 787
L2_cache_bank[10]: Access = 12200, Miss = 10214, Miss_rate = 0.837, Pending_hits = 40, Reservation_fails = 0
L2_cache_bank[11]: Access = 12284, Miss = 10189, Miss_rate = 0.829, Pending_hits = 51, Reservation_fails = 530
L2_cache_bank[12]: Access = 12086, Miss = 10281, Miss_rate = 0.851, Pending_hits = 28, Reservation_fails = 0
L2_cache_bank[13]: Access = 12363, Miss = 10306, Miss_rate = 0.834, Pending_hits = 49, Reservation_fails = 704
L2_cache_bank[14]: Access = 12137, Miss = 10274, Miss_rate = 0.847, Pending_hits = 34, Reservation_fails = 0
L2_cache_bank[15]: Access = 12300, Miss = 10283, Miss_rate = 0.836, Pending_hits = 47, Reservation_fails = 1273
L2_cache_bank[16]: Access = 12130, Miss = 10294, Miss_rate = 0.849, Pending_hits = 50, Reservation_fails = 57
L2_cache_bank[17]: Access = 12255, Miss = 10333, Miss_rate = 0.843, Pending_hits = 35, Reservation_fails = 1634
L2_cache_bank[18]: Access = 12154, Miss = 10246, Miss_rate = 0.843, Pending_hits = 49, Reservation_fails = 0
L2_cache_bank[19]: Access = 12217, Miss = 10226, Miss_rate = 0.837, Pending_hits = 39, Reservation_fails = 3074
L2_cache_bank[20]: Access = 12108, Miss = 10248, Miss_rate = 0.846, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[21]: Access = 12297, Miss = 10195, Miss_rate = 0.829, Pending_hits = 38, Reservation_fails = 2115
L2_cache_bank[22]: Access = 12156, Miss = 10301, Miss_rate = 0.847, Pending_hits = 49, Reservation_fails = 0
L2_cache_bank[23]: Access = 12290, Miss = 10282, Miss_rate = 0.837, Pending_hits = 29, Reservation_fails = 3558
L2_cache_bank[24]: Access = 12619, Miss = 10276, Miss_rate = 0.814, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[25]: Access = 12192, Miss = 10282, Miss_rate = 0.843, Pending_hits = 48, Reservation_fails = 3908
L2_cache_bank[26]: Access = 12541, Miss = 10297, Miss_rate = 0.821, Pending_hits = 57, Reservation_fails = 0
L2_cache_bank[27]: Access = 12210, Miss = 10260, Miss_rate = 0.840, Pending_hits = 37, Reservation_fails = 1969
L2_cache_bank[28]: Access = 12408, Miss = 10256, Miss_rate = 0.827, Pending_hits = 45, Reservation_fails = 0
L2_cache_bank[29]: Access = 12255, Miss = 10250, Miss_rate = 0.836, Pending_hits = 37, Reservation_fails = 3577
L2_cache_bank[30]: Access = 12574, Miss = 10296, Miss_rate = 0.819, Pending_hits = 45, Reservation_fails = 0
L2_cache_bank[31]: Access = 12288, Miss = 10276, Miss_rate = 0.836, Pending_hits = 34, Reservation_fails = 3760
L2_cache_bank[32]: Access = 12471, Miss = 10240, Miss_rate = 0.821, Pending_hits = 55, Reservation_fails = 0
L2_cache_bank[33]: Access = 12287, Miss = 10290, Miss_rate = 0.837, Pending_hits = 34, Reservation_fails = 3536
L2_cache_bank[34]: Access = 12441, Miss = 10251, Miss_rate = 0.824, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[35]: Access = 12257, Miss = 10261, Miss_rate = 0.837, Pending_hits = 33, Reservation_fails = 2345
L2_cache_bank[36]: Access = 12333, Miss = 10281, Miss_rate = 0.834, Pending_hits = 46, Reservation_fails = 0
L2_cache_bank[37]: Access = 12288, Miss = 10282, Miss_rate = 0.837, Pending_hits = 30, Reservation_fails = 2921
L2_cache_bank[38]: Access = 12480, Miss = 10281, Miss_rate = 0.824, Pending_hits = 49, Reservation_fails = 0
L2_cache_bank[39]: Access = 12339, Miss = 10259, Miss_rate = 0.831, Pending_hits = 33, Reservation_fails = 2002
L2_cache_bank[40]: Access = 12442, Miss = 10280, Miss_rate = 0.826, Pending_hits = 54, Reservation_fails = 0
L2_cache_bank[41]: Access = 12268, Miss = 10320, Miss_rate = 0.841, Pending_hits = 39, Reservation_fails = 4620
L2_cache_bank[42]: Access = 12411, Miss = 10284, Miss_rate = 0.829, Pending_hits = 55, Reservation_fails = 517
L2_cache_bank[43]: Access = 12122, Miss = 10285, Miss_rate = 0.848, Pending_hits = 43, Reservation_fails = 5012
L2_cache_bank[44]: Access = 12400, Miss = 10280, Miss_rate = 0.829, Pending_hits = 53, Reservation_fails = 0
L2_cache_bank[45]: Access = 12286, Miss = 10278, Miss_rate = 0.837, Pending_hits = 26, Reservation_fails = 3785
L2_cache_bank[46]: Access = 12253, Miss = 10291, Miss_rate = 0.840, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[47]: Access = 12227, Miss = 10283, Miss_rate = 0.841, Pending_hits = 28, Reservation_fails = 3416
L2_cache_bank[48]: Access = 12312, Miss = 10274, Miss_rate = 0.834, Pending_hits = 54, Reservation_fails = 0
L2_cache_bank[49]: Access = 12291, Miss = 10314, Miss_rate = 0.839, Pending_hits = 39, Reservation_fails = 4070
L2_cache_bank[50]: Access = 12342, Miss = 10241, Miss_rate = 0.830, Pending_hits = 53, Reservation_fails = 0
L2_cache_bank[51]: Access = 12159, Miss = 10236, Miss_rate = 0.842, Pending_hits = 39, Reservation_fails = 2370
L2_cache_bank[52]: Access = 12322, Miss = 10263, Miss_rate = 0.833, Pending_hits = 45, Reservation_fails = 1
L2_cache_bank[53]: Access = 12158, Miss = 10239, Miss_rate = 0.842, Pending_hits = 40, Reservation_fails = 2511
L2_cache_bank[54]: Access = 12304, Miss = 10293, Miss_rate = 0.837, Pending_hits = 40, Reservation_fails = 0
L2_cache_bank[55]: Access = 12202, Miss = 10251, Miss_rate = 0.840, Pending_hits = 32, Reservation_fails = 1388
L2_cache_bank[56]: Access = 12318, Miss = 10287, Miss_rate = 0.835, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[57]: Access = 12235, Miss = 10259, Miss_rate = 0.838, Pending_hits = 32, Reservation_fails = 3833
L2_cache_bank[58]: Access = 12339, Miss = 10289, Miss_rate = 0.834, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[59]: Access = 12158, Miss = 10247, Miss_rate = 0.843, Pending_hits = 39, Reservation_fails = 4131
L2_cache_bank[60]: Access = 12374, Miss = 10248, Miss_rate = 0.828, Pending_hits = 58, Reservation_fails = 6
L2_cache_bank[61]: Access = 12084, Miss = 10194, Miss_rate = 0.844, Pending_hits = 32, Reservation_fails = 2439
L2_cache_bank[62]: Access = 12340, Miss = 10332, Miss_rate = 0.837, Pending_hits = 41, Reservation_fails = 250
L2_cache_bank[63]: Access = 12277, Miss = 10261, Miss_rate = 0.836, Pending_hits = 35, Reservation_fails = 1403
L2_total_cache_accesses = 785836
L2_total_cache_misses = 657280
L2_total_cache_miss_rate = 0.8364
L2_total_cache_pending_hits = 2684
L2_total_cache_reservation_fails = 79539
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118351
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2684
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 161860
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 79539
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 485444
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7521
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2047
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 7929
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 768339
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17497
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 79289
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 250
L2_cache_data_port_util = 0.059
L2_cache_fill_port_util = 0.303

icnt_total_pkts_mem_to_simt=781897
icnt_total_pkts_simt_to_mem=802232
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 802232
Req_Network_cycles = 33256
Req_Network_injected_packets_per_cycle =      24.1229 
Req_Network_conflicts_per_cycle =      14.7564
Req_Network_conflicts_per_cycle_util =      17.6512
Req_Bank_Level_Parallism =      28.4844
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      11.6848
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       8.0582

Reply_Network_injected_packets_num = 782507
Reply_Network_cycles = 33256
Reply_Network_injected_packets_per_cycle =       23.5298
Reply_Network_conflicts_per_cycle =        9.1029
Reply_Network_conflicts_per_cycle_util =      11.0468
Reply_Bank_Level_Parallism =      28.5336
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       2.1608
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2939
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 3 sec (363 sec)
gpgpu_simulation_rate = 107082 (inst/sec)
gpgpu_simulation_rate = 91 (cycle/sec)
gpgpu_silicon_slowdown = 12439560x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: ** break due to reaching the maximum cycles (or instructions) **
GPGPU-Sim: *** exit detected ***
