Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
| Date         : Mon Mar 21 02:45:57 2022
| Host         : DESKTOP-0NNGBEI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file wrapper_control_sets_placed.rpt
| Design       : wrapper
| Device       : xc7z010
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    38 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              39 |           14 |
| No           | No                    | Yes                    |              15 |            8 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              31 |            9 |
| Yes          | No                    | Yes                    |               4 |            1 |
| Yes          | Yes                   | No                     |              33 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------+------------------+----------------+
|                    Clock Signal                    |                               Enable Signal                              |                      Set/Reset Signal                      | Slice Load Count | Bel Load Count |
+----------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG                                     | Inst_Uart/Inst_uart_master/tx_count[3]_i_1_n_0                           | btn_IBUF[0]                                                |                1 |              4 |
|  clk_IBUF_BUFG                                     | Inst_keyboard/ps2_keyboard_0/E[0]                                        |                                                            |                4 |              7 |
|  clk_IBUF_BUFG                                     | Inst_keyboard/ascii_code[6]_i_1_n_0                                      |                                                            |                1 |              7 |
|  clk_IBUF_BUFG                                     | Inst_keyboard/ps2_keyboard_0/ps2_code_new0                               |                                                            |                2 |              8 |
|  clk_IBUF_BUFG                                     | Inst_Uart/Inst_uart_master/tx_buffer0                                    |                                                            |                2 |              9 |
|  clk_IBUF_BUFG                                     | Inst_keyboard/ps2_keyboard_0/debounce_ps2_data/counter_out[9]_i_2__0_n_0 | Inst_keyboard/ps2_keyboard_0/debounce_ps2_data/counter_set |                2 |             10 |
|  clk_IBUF_BUFG                                     | Inst_keyboard/ps2_keyboard_0/debounce_ps2_clk/sel                        | Inst_keyboard/ps2_keyboard_0/debounce_ps2_clk/counter_set  |                3 |             10 |
| ~Inst_keyboard/ps2_keyboard_0/debounce_ps2_clk/CLK |                                                                          |                                                            |                2 |             11 |
|  clk_IBUF_BUFG                                     | Inst_keyboard/ps2_keyboard_0/count_idle[0]_i_2_n_0                       | Inst_keyboard/ps2_keyboard_0/debounce_ps2_clk/clear        |                4 |             13 |
|  clk_IBUF_BUFG                                     |                                                                          | btn_IBUF[0]                                                |                8 |             15 |
|  clk_IBUF_BUFG                                     |                                                                          |                                                            |               12 |             28 |
+----------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------+------------------+----------------+


