<html>
    <head>
        <style>
      body { font-family:arial; font-size:10pt; text-align:left; }
      h1, h2 {
          padding-top: 30px;
      }
      h3 {
          padding-top: 20px;
      }
      h4, h5, h6 {
          padding-top: 10px;
          font-size:12pt;
      }
      table {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          border-collapse:collapse;
      }
      table th, table td {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          padding: 4px;
      }
     </style>
    </head>
    <body>
        <h1 align="center">Timing Report Max Delay Analysis
</h1>
        <p>SmartTime Version 12.600.0.14</p>
        <p>Microsemi Corporation - Microsemi Libero Software Release v12.1 (Version 12.600.0.14)</p>
        <p>Date: Fri Sep  6 13:20:29 2019
</p>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Design</td>
                <td>creative</td>
            </tr>
            <tr>
                <td>Family</td>
                <td>IGLOO2</td>
            </tr>
            <tr>
                <td>Die</td>
                <td>M2GL025</td>
            </tr>
            <tr>
                <td>Package</td>
                <td>256 VF</td>
            </tr>
            <tr>
                <td>Temperature Range</td>
                <td>0 - 85 C</td>
            </tr>
            <tr>
                <td>Voltage Range</td>
                <td>1.14 - 1.26 V</td>
            </tr>
            <tr>
                <td>Speed Grade</td>
                <td>STD</td>
            </tr>
            <tr>
                <td>Design State</td>
                <td>Post-Layout</td>
            </tr>
            <tr>
                <td>Data source</td>
                <td>Production</td>
            </tr>
            <tr>
                <td>Min Operating Conditions</td>
                <td>BEST - 1.26 V - 0 C</td>
            </tr>
            <tr>
                <td>Max Operating Conditions</td>
                <td>WORST - 1.14 V - 85 C</td>
            </tr>
            <tr>
                <td>Operating Conditions</td>
                <td>WORST - 1.14 V - 85 C</td>
            </tr>
            <tr>
                <td>Scenario for Timing Analysis</td>
                <td>timing_analysis</td>
            </tr>
        </table>
        <p/>
        <h2>Summary</h2>
        <table cellpadding="4">
            <tr>
                <th>Clock Domain</th>
                <th>Period (ns)</th>
                <th>Frequency (MHz)</th>
                <th>Required Period (ns)</th>
                <th>Required Frequency (MHz)</th>
                <th>External Setup (ns)</th>
                <th>Max Clock-To-Out (ns)</th>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL0</td>
                <td>8.328</td>
                <td>120.077</td>
                <td>8.333</td>
                <td>120.005</td>
                <td>N/A</td>
                <td>13.292</td>
            </tr>
            <tr>
                <td>osc_in</td>
                <td>1.640</td>
                <td>609.756</td>
                <td>20.000</td>
                <td>50.000</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
        </table>
        <p/>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>Min Delay (ns)</th>
                <th>Max Delay (ns)</th>
            </tr>
            <tr>
                <td>Input to Output</td>
                <td>N/A</td>
            </tr>
        </table>
        <h2>Clock Domain FCCC_C0_0/FCCC_C0_0/GL0</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>Minimum Period (ns)</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.Y_ret_46:CLK</td>
                <td>Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.exception_PC_ret_66[10]:EN</td>
                <td>7.980</td>
                <td>0.005</td>
                <td>12.495</td>
                <td>12.500</td>
                <td>0.363</td>
                <td>8.328</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.Y_ret_46:CLK</td>
                <td>Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.exception_PC_ret_66[13]:EN</td>
                <td>7.980</td>
                <td>0.005</td>
                <td>12.495</td>
                <td>12.500</td>
                <td>0.363</td>
                <td>8.328</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.Y_ret_46:CLK</td>
                <td>Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.exception_PC_ret_66[14]:EN</td>
                <td>7.980</td>
                <td>0.005</td>
                <td>12.495</td>
                <td>12.500</td>
                <td>0.363</td>
                <td>8.328</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.Y_ret_46:CLK</td>
                <td>Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.exception_PC_ret_66[15]:EN</td>
                <td>7.980</td>
                <td>0.019</td>
                <td>12.495</td>
                <td>12.514</td>
                <td>0.363</td>
                <td>8.314</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.Y_ret_46:CLK</td>
                <td>Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.fetch_start_addr_ret_0[11]:EN</td>
                <td>7.972</td>
                <td>0.023</td>
                <td>12.487</td>
                <td>12.510</td>
                <td>0.363</td>
                <td>8.310</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.Y_ret_46:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.exception_PC_ret_66[10]:EN</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>12.500</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>12.495</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.005</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>2.614</td>
                <td>2.614</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL0_INST:An</td>
                <td>net</td>
                <td>FCCC_C0_0/FCCC_C0_0/GL0_net</td>
                <td/>
                <td>+</td>
                <td>0.305</td>
                <td>2.919</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL0_INST:YWn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GBM</td>
                <td>+</td>
                <td>0.209</td>
                <td>3.128</td>
                <td>25</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB29:An</td>
                <td>net</td>
                <td>FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_YWn</td>
                <td/>
                <td>+</td>
                <td>0.450</td>
                <td>3.578</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB29:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.372</td>
                <td>3.950</td>
                <td>63</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.Y_ret_46:CLK</td>
                <td>net</td>
                <td>FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB29_rgbr_net_1</td>
                <td/>
                <td>+</td>
                <td>0.565</td>
                <td>4.515</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.Y_ret_46:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.102</td>
                <td>4.617</td>
                <td>3</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.alu_proc.un12_ALU_out_cry_11:B</td>
                <td>net</td>
                <td>Rattlesnake_0/reg_file_read_rs1_data_out_reto[11]</td>
                <td/>
                <td>+</td>
                <td>1.528</td>
                <td>6.145</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.alu_proc.un12_ALU_out_cry_11:UB</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ARI1_CC</td>
                <td>+</td>
                <td>0.246</td>
                <td>6.391</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.alu_proc.un12_ALU_out_cry_0_CC_1:UB[8]</td>
                <td>net</td>
                <td>NET_CC_CONFIG1034</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>6.391</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.alu_proc.un12_ALU_out_cry_0_CC_1:CO</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CC_CONFIG</td>
                <td>+</td>
                <td>0.454</td>
                <td>6.845</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.alu_proc.un12_ALU_out_cry_0_CC_2:CI</td>
                <td>net</td>
                <td>CI_TO_CO998</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>6.845</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.alu_proc.un12_ALU_out_cry_0_CC_2:CO</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CC_CONFIG</td>
                <td>+</td>
                <td>0.218</td>
                <td>7.063</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.alu_proc.un12_ALU_out_cry_0_CC_3:CI</td>
                <td>net</td>
                <td>CI_TO_CO999</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>7.063</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.alu_proc.un12_ALU_out_cry_0_CC_3:CC[5]</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CC_CONFIG</td>
                <td>+</td>
                <td>0.346</td>
                <td>7.409</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.alu_proc.un12_ALU_out_cry_31_FCINST1:CC</td>
                <td>net</td>
                <td>NET_CC_CONFIG1098</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>7.409</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.alu_proc.un12_ALU_out_cry_31_FCINST1:CO</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:FCEND_BUFF_CC</td>
                <td>+</td>
                <td>0.086</td>
                <td>7.495</td>
                <td>2</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.branch_active_i.m6_i_a2_1:D</td>
                <td>net</td>
                <td>Rattlesnake_0/un12_ALU_out</td>
                <td/>
                <td>+</td>
                <td>0.398</td>
                <td>7.893</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.branch_active_i.m6_i_a2_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.117</td>
                <td>8.010</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.branch_active:C</td>
                <td>net</td>
                <td>Rattlesnake_0/N_1605</td>
                <td/>
                <td>+</td>
                <td>0.274</td>
                <td>8.284</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.branch_active:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.265</td>
                <td>8.549</td>
                <td>5</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.state_machine_comb.un1_jal_active_1:C</td>
                <td>net</td>
                <td>Rattlesnake_0/exe_branch_active</td>
                <td/>
                <td>+</td>
                <td>1.046</td>
                <td>9.595</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.state_machine_comb.un1_jal_active_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.102</td>
                <td>9.697</td>
                <td>6</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.fetch_proc.un1_ctl_instruction_addr_misalign_exception_3_sqmuxa_0_i_o2_0:A</td>
                <td>net</td>
                <td>Rattlesnake_0/un1_jal_active_1_Z</td>
                <td/>
                <td>+</td>
                <td>0.129</td>
                <td>9.826</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.fetch_proc.un1_ctl_instruction_addr_misalign_exception_3_sqmuxa_0_i_o2_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.117</td>
                <td>9.943</td>
                <td>13</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.fetch_proc.un1_exception_alignment_7_0_rep2_rep1:C</td>
                <td>net</td>
                <td>Rattlesnake_0/N_3154</td>
                <td/>
                <td>+</td>
                <td>0.842</td>
                <td>10.785</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.fetch_proc.un1_exception_alignment_7_0_rep2_rep1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.118</td>
                <td>10.903</td>
                <td>11</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.exception_PC_ret_66[10]:EN</td>
                <td>net</td>
                <td>Rattlesnake_0/un1_exception_alignment_7_rep2_rep1</td>
                <td/>
                <td>+</td>
                <td>1.592</td>
                <td>12.495</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>12.495</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL0</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>8.333</td>
                <td>8.333</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>8.333</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>2.614</td>
                <td>10.947</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL0_INST:An</td>
                <td>net</td>
                <td>FCCC_C0_0/FCCC_C0_0/GL0_net</td>
                <td/>
                <td>+</td>
                <td>0.305</td>
                <td>11.252</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL0_INST:YEn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GBM</td>
                <td>+</td>
                <td>0.209</td>
                <td>11.461</td>
                <td>26</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB16:An</td>
                <td>net</td>
                <td>FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_YWn_GEast</td>
                <td/>
                <td>+</td>
                <td>0.447</td>
                <td>11.908</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB16:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.372</td>
                <td>12.280</td>
                <td>78</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.exception_PC_ret_66[10]:CLK</td>
                <td>net</td>
                <td>FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB16_rgbl_net_1</td>
                <td/>
                <td>+</td>
                <td>0.583</td>
                <td>12.863</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.exception_PC_ret_66[10]:EN</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.363</td>
                <td>12.500</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>12.500</td>
                <td/>
                <td/>
            </tr>
            <tr/>
        </table>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Clock to Out (ns)</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.current_state[1]:CLK</td>
                <td>LED_GREEN</td>
                <td>8.770</td>
                <td/>
                <td>13.292</td>
                <td/>
                <td>13.292</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.current_state[1]:CLK</td>
                <td>LED_RED</td>
                <td>7.559</td>
                <td/>
                <td>12.081</td>
                <td/>
                <td>12.081</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>Rattlesnake_0/TXD_Z:CLK</td>
                <td>TXD</td>
                <td>5.047</td>
                <td/>
                <td>9.587</td>
                <td/>
                <td>9.587</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.current_state[1]:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: LED_GREEN</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>13.292</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>2.614</td>
                <td>2.614</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL0_INST:An</td>
                <td>net</td>
                <td>FCCC_C0_0/FCCC_C0_0/GL0_net</td>
                <td/>
                <td>+</td>
                <td>0.305</td>
                <td>2.919</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL0_INST:YWn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GBM</td>
                <td>+</td>
                <td>0.209</td>
                <td>3.128</td>
                <td>25</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB23:An</td>
                <td>net</td>
                <td>FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_YWn</td>
                <td/>
                <td>+</td>
                <td>0.439</td>
                <td>3.567</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB23:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.372</td>
                <td>3.939</td>
                <td>96</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.current_state[1]:CLK</td>
                <td>net</td>
                <td>FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB23_rgbr_net_1</td>
                <td/>
                <td>+</td>
                <td>0.583</td>
                <td>4.522</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.current_state[1]:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.102</td>
                <td>4.624</td>
                <td>52</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.current_state_RNIR03[1]:A</td>
                <td>net</td>
                <td>LED_RED_c</td>
                <td/>
                <td>+</td>
                <td>3.869</td>
                <td>8.493</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.current_state_RNIR03[1]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.118</td>
                <td>8.611</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>LED_GREEN_obuf/U0/U_IOOUTFF:A</td>
                <td>net</td>
                <td>LED_GREEN_c</td>
                <td/>
                <td>+</td>
                <td>1.098</td>
                <td>9.709</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>LED_GREEN_obuf/U0/U_IOOUTFF:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOOUTFF_BYPASS</td>
                <td>+</td>
                <td>0.388</td>
                <td>10.097</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>LED_GREEN_obuf/U0/U_IOPAD:D</td>
                <td>net</td>
                <td>LED_GREEN_obuf/U0/DOUT</td>
                <td/>
                <td>+</td>
                <td>0.367</td>
                <td>10.464</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>LED_GREEN_obuf/U0/U_IOPAD:PAD</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_TRI</td>
                <td>+</td>
                <td>2.828</td>
                <td>13.292</td>
                <td>0</td>
                <td>f</td>
            </tr>
            <tr>
                <td>LED_GREEN</td>
                <td>net</td>
                <td>LED_GREEN</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>13.292</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>13.292</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>2.614</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>LED_GREEN</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr/>
        </table>
        <h3>SET Register to Asynchronous</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Recovery (ns)</th>
                <th>Minimum Period (ns)</th>
                <th>Skew (ns)</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK</td>
                <td>Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.exception_addr_ret[11]:ALn</td>
                <td>4.566</td>
                <td>3.371</td>
                <td>9.071</td>
                <td>12.442</td>
                <td>0.415</td>
                <td>4.962</td>
                <td>-0.019</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK</td>
                <td>Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.exception_addr_ret[22]:ALn</td>
                <td>4.566</td>
                <td>3.371</td>
                <td>9.071</td>
                <td>12.442</td>
                <td>0.415</td>
                <td>4.962</td>
                <td>-0.019</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK</td>
                <td>Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.exception_addr_ret_124[15]:ALn</td>
                <td>4.566</td>
                <td>3.371</td>
                <td>9.071</td>
                <td>12.442</td>
                <td>0.415</td>
                <td>4.962</td>
                <td>-0.019</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK</td>
                <td>Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.exception_addr_ret_156[12]:ALn</td>
                <td>4.566</td>
                <td>3.371</td>
                <td>9.071</td>
                <td>12.442</td>
                <td>0.415</td>
                <td>4.962</td>
                <td>-0.019</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK</td>
                <td>Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_data_access_i.IR_out_ret_7:ALn</td>
                <td>4.566</td>
                <td>3.371</td>
                <td>9.071</td>
                <td>12.442</td>
                <td>0.415</td>
                <td>4.962</td>
                <td>-0.019</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.exception_addr_ret[11]:ALn</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>12.442</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>9.071</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3.371</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>2.614</td>
                <td>2.614</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL0_INST:An</td>
                <td>net</td>
                <td>FCCC_C0_0/FCCC_C0_0/GL0_net</td>
                <td/>
                <td>+</td>
                <td>0.305</td>
                <td>2.919</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL0_INST:YWn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GBM</td>
                <td>+</td>
                <td>0.209</td>
                <td>3.128</td>
                <td>25</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB21:An</td>
                <td>net</td>
                <td>FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_YWn</td>
                <td/>
                <td>+</td>
                <td>0.439</td>
                <td>3.567</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB21:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.372</td>
                <td>3.939</td>
                <td>38</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK</td>
                <td>net</td>
                <td>FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB21_rgbl_net_1</td>
                <td/>
                <td>+</td>
                <td>0.566</td>
                <td>4.505</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_reset:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.127</td>
                <td>4.632</td>
                <td>2</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Rattlesnake_0/un1_reset_n_i:A</td>
                <td>net</td>
                <td>Rattlesnake_0/cpu_reset</td>
                <td/>
                <td>+</td>
                <td>1.600</td>
                <td>6.232</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Rattlesnake_0/un1_reset_n_i:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.117</td>
                <td>6.349</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Rattlesnake_0/un1_reset_n_i_RNIB6E5:An</td>
                <td>net</td>
                <td>Rattlesnake_0/N_6164</td>
                <td/>
                <td>+</td>
                <td>0.838</td>
                <td>7.187</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Rattlesnake_0/un1_reset_n_i_RNIB6E5:YWn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GBM</td>
                <td>+</td>
                <td>0.440</td>
                <td>7.627</td>
                <td>23</td>
                <td>f</td>
            </tr>
            <tr>
                <td>Rattlesnake_0/un1_reset_n_i_RNIB6E5/U0_RGB1_RGB15:An</td>
                <td>net</td>
                <td>Rattlesnake_0/un1_reset_n_i_RNIB6E5/U0_YWn</td>
                <td/>
                <td>+</td>
                <td>0.434</td>
                <td>8.061</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>Rattlesnake_0/un1_reset_n_i_RNIB6E5/U0_RGB1_RGB15:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.372</td>
                <td>8.433</td>
                <td>108</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.exception_addr_ret[11]:ALn</td>
                <td>net</td>
                <td>Rattlesnake_0/un1_reset_n_i_RNIB6E5/U0_RGB1_RGB15_rgbr_net_1</td>
                <td/>
                <td>+</td>
                <td>0.638</td>
                <td>9.071</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>9.071</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL0</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>8.333</td>
                <td>8.333</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>8.333</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>2.614</td>
                <td>10.947</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL0_INST:An</td>
                <td>net</td>
                <td>FCCC_C0_0/FCCC_C0_0/GL0_net</td>
                <td/>
                <td>+</td>
                <td>0.305</td>
                <td>11.252</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL0_INST:YWn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GBM</td>
                <td>+</td>
                <td>0.209</td>
                <td>11.461</td>
                <td>25</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB17:An</td>
                <td>net</td>
                <td>FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_YWn</td>
                <td/>
                <td>+</td>
                <td>0.440</td>
                <td>11.901</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB17:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.372</td>
                <td>12.273</td>
                <td>113</td>
                <td>r</td>
            </tr>
            <tr>
                <td>Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.exception_addr_ret[11]:CLK</td>
                <td>net</td>
                <td>FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB17_rgbr_net_1</td>
                <td/>
                <td>+</td>
                <td>0.584</td>
                <td>12.857</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.exception_addr_ret[11]:ALn</td>
                <td>Library recovery time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.415</td>
                <td>12.442</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>12.442</td>
                <td/>
                <td/>
            </tr>
            <tr/>
        </table>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain osc_in</h2>
        <p>Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin FCCC_C0_0/FCCC_C0_0/CLK0_PAD_INST/U_IOPAD:PAD</p>
        <p/>
        <h3>SET Register to Register</h3>
        <p>No Path</p>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Path Set Pin to Pin</h2>
        <h3>SET Input to Output</h3>
        <p>No Path</p>
        <h2>Path Set User Sets</h2>
    </body>
</html>
