
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.020384                       # Number of seconds simulated
sim_ticks                                 20384047500                       # Number of ticks simulated
final_tick                                20384047500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 236177                       # Simulator instruction rate (inst/s)
host_op_rate                                   236176                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              245940560                       # Simulator tick rate (ticks/s)
host_mem_usage                                 172672                       # Number of bytes of host memory used
host_seconds                                    82.88                       # Real time elapsed on the host
sim_insts                                    19574349                       # Number of instructions simulated
sim_ops                                      19574349                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  20384047500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst         1897280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           65472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1962752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      1897280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1897280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         3968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            3968                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            29645                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             1023                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               30668                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks            62                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 62                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           93076706                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            3211923                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              96288630                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      93076706                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         93076706                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks          194662                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               194662                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks          194662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          93076706                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           3211923                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             96483292                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       30668                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      29233                       # Number of write requests accepted
system.mem_ctrls.readBursts                     30668                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    29233                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 125696                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1837056                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   37824                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1962752                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1870912                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  28704                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 28612                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                66                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                46                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               99                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               48                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               28                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               29                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                68                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                60                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                19                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                65                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                42                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                39                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                18                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               34                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               22                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   20384038000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 30668                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                29233                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1585                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     344                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          904                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    177.486726                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   110.455933                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   228.577928                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          588     65.04%     65.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          118     13.05%     78.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           68      7.52%     85.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           44      4.87%     90.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           26      2.88%     93.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           17      1.88%     95.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            4      0.44%     95.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            5      0.55%     96.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           34      3.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          904                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           36                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean             54                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.630904                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     75.203343                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15              8     22.22%     22.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31            14     38.89%     61.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             3      8.33%     69.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             3      8.33%     77.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             1      2.78%     80.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             3      8.33%     88.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            1      2.78%     91.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            1      2.78%     94.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      2.78%     97.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      2.78%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            36                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           36                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.416667                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.392599                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.937321                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               29     80.56%     80.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      2.78%     83.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                5     13.89%     97.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      2.78%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            36                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    147675000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               184500000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    9820000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     75190.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                93940.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         6.17                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         1.86                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     96.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     91.78                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.06                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.88                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     1207                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     431                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 61.46                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.40                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     340295.45                       # Average gap between requests
system.mem_ctrls.pageHitRate                    63.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  5183640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  2732400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                10938480                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                2275920                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         481263120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            111600870                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             25622400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       980814390                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       865223520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       3865915140                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             6352927080                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            311.661709                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          20069261250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     52584000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     204960000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  15665464000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   2253198000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      56927500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   2150914000                       # Time in different power states
system.mem_ctrls_1.actEnergy                  1363740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   698280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 3084480                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                 809100                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         63307920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             29263800                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              3335040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       123591390                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       116966400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       4748682180                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             5091102330                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            249.759148                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          20311130250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      6293000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      26918000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  19735550750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    304597250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      39671500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    271017000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  20384047500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 2055090                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1525731                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            240955                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1868943                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1314445                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             70.330930                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  173293                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            9494                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               6151                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3343                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           39                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                      2136783                       # DTB read hits
system.cpu.dtb.read_misses                         17                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                  2136800                       # DTB read accesses
system.cpu.dtb.write_hits                     1163393                       # DTB write hits
system.cpu.dtb.write_misses                        10                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                 1163403                       # DTB write accesses
system.cpu.dtb.data_hits                      3300176                       # DTB hits
system.cpu.dtb.data_misses                         27                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                  3300203                       # DTB accesses
system.cpu.itb.fetch_hits                    12427500                       # ITB hits
system.cpu.itb.fetch_misses                        58                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                12427558                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.numSyscalls                    14                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     20384047500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         40768097                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           13440993                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       22465441                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     2055090                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1493889                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      26472603                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  482120                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   54                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1042                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                  12427500                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 73233                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           40155752                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.559458                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.831730                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 26631195     66.32%     66.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  4583673     11.41%     77.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  8940884     22.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             40155752                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.050409                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.551054                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  2605347                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              26918710                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    799181                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               9630668                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 201846                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved              1214847                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                 43628                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               20548755                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  2434                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 201846                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  2761062                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                22314913                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         306381                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1218718                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              13352832                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               20325602                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents               4226420                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                      4                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                  94434                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            17250678                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              33337968                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         32503518                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            820066                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              16861830                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   388848                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              30863                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          12367                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  18918612                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              2152208                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1168586                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              7455                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                1                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   19728983                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               24727                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  19746262                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              3495                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          179360                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        56955                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      40155752                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.491742                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.546446                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            21386707     53.26%     53.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            17791828     44.31%     97.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              977217      2.43%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        40155752                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 1769019     99.51%     99.51% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     99.51% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  6513      0.37%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                    35      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                  2138      0.12%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                   91      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                59      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              15955482     80.80%     80.80% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                60950      0.31%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              238946      1.21%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp               23645      0.12%     82.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt               21034      0.11%     82.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult             112524      0.57%     83.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     83.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                  12      0.00%     83.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     83.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     83.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     83.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     83.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     83.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     83.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     83.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     83.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     83.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     83.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     83.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     83.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     83.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     83.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     83.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     83.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     83.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     83.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     83.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     83.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     83.12% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2005340     10.16%     93.27% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1096972      5.56%     98.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          159689      0.81%     99.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          71609      0.36%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               19746262                       # Type of FU issued
system.cpu.iq.rate                           0.484356                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     1777796                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.090032                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           80165871                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          19286741                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     19050081                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             1263696                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             646335                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       620927                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               20887763                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  636236                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             3421                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        46782                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         8687                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         2053                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 201846                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   20301                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  7035                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            20073589                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            114333                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               2152208                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1168586                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              12370                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  7034                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              6                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         109480                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        94303                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               203783                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              19692282                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               2136800                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             53980                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                        319879                       # number of nop insts executed
system.cpu.iew.exec_refs                      3300203                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  1711193                       # Number of branches executed
system.cpu.iew.exec_stores                    1163403                       # Number of stores executed
system.cpu.iew.exec_rate                     0.483032                       # Inst execution rate
system.cpu.iew.wb_sent                       19671087                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      19671008                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   5920585                       # num instructions producing a value
system.cpu.iew.wb_consumers                   5986607                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.482510                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.988972                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          188566                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           24727                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            201786                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     39946463                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.497791                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.554438                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     21208073     53.09%     53.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     17591796     44.04%     97.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1146594      2.87%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     39946463                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             19884984                       # Number of instructions committed
system.cpu.commit.committedOps               19884984                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        3265325                       # Number of memory references committed
system.cpu.commit.loads                       2105426                       # Number of loads committed
system.cpu.commit.membars                       12356                       # Number of memory barriers committed
system.cpu.commit.branches                    1705880                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                     608605                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  19093241                       # Number of committed integer instructions.
system.cpu.commit.function_calls               153277                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass       310642      1.56%      1.56% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         15851177     79.71%     81.28% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           60947      0.31%     81.58% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     81.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         231863      1.17%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp          21103      0.11%     82.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt          21030      0.11%     82.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult        110528      0.56%     83.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     83.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv             12      0.00%     83.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     83.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     83.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     83.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     83.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     83.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     83.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     83.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     83.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     83.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     83.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     83.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     83.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     83.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     83.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     83.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     83.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     83.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     83.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     83.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     83.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.52% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1964891      9.88%     93.40% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1088722      5.48%     98.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       152891      0.77%     99.64% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        71178      0.36%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          19884984                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1146594                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     58872730                       # The number of ROB reads
system.cpu.rob.rob_writes                    40356389                       # The number of ROB writes
system.cpu.timesIdled                           27837                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          612345                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    19574349                       # Number of Instructions Simulated
system.cpu.committedOps                      19574349                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.082731                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.082731                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.480139                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.480139                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 32122559                       # number of integer regfile reads
system.cpu.int_regfile_writes                16438276                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    804344                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   512188                       # number of floating regfile writes
system.cpu.misc_regfile_reads                  211604                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  24716                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  20384047500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements               186                       # number of replacements
system.cpu.dcache.tags.tagsinuse           765.642210                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              105598                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               186                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            567.731183                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            164000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   765.642210                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.747697                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.747697                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          837                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          819                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.817383                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6583437                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6583437                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  20384047500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      2118647                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2118647                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      1146133                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1146133                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        12353                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        12353                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        12356                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        12356                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data       3264780                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3264780                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      3264780                       # number of overall hits
system.cpu.dcache.overall_hits::total         3264780                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          305                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           305                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         1410                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1410                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data         1715                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1715                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         1715                       # number of overall misses
system.cpu.dcache.overall_misses::total          1715                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     34449000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     34449000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    321603000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    321603000                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       201000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       201000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    356052000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    356052000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    356052000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    356052000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      2118952                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2118952                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      1147543                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1147543                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        12356                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        12356                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        12356                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        12356                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      3266495                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3266495                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      3266495                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3266495                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000144                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000144                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.001229                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001229                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.000243                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000243                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000525                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000525                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000525                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000525                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 112947.540984                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 112947.540984                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 228087.234043                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 228087.234043                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        67000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        67000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 207610.495627                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 207610.495627                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 207610.495627                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 207610.495627                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          633                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          211                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks           62                       # number of writebacks
system.cpu.dcache.writebacks::total                62                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           62                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           62                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          632                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          632                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          694                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          694                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          694                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          694                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          243                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          243                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          778                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          778                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         1021                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1021                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         1021                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1021                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     27963000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     27963000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    148682000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    148682000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       126000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       126000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    176645000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    176645000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    176645000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    176645000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000115                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000115                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000678                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000678                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.000162                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000162                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000313                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000313                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000313                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000313                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 115074.074074                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 115074.074074                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 191107.969152                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 191107.969152                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        63000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        63000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 173011.753183                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 173011.753183                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 173011.753183                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 173011.753183                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  20384047500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements             29171                       # number of replacements
system.cpu.icache.tags.tagsinuse           442.594069                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1075430                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             29171                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             36.866408                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   442.594069                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.864442                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.864442                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          474                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          359                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.925781                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          24884645                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         24884645                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  20384047500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     12397667                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        12397667                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      12397667                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         12397667                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     12397667                       # number of overall hits
system.cpu.icache.overall_hits::total        12397667                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        29833                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         29833                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        29833                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          29833                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        29833                       # number of overall misses
system.cpu.icache.overall_misses::total         29833                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    734521500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    734521500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    734521500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    734521500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    734521500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    734521500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     12427500                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     12427500                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     12427500                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     12427500                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     12427500                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     12427500                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.002401                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002401                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.002401                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002401                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.002401                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002401                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 24621.107498                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 24621.107498                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 24621.107498                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 24621.107498                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 24621.107498                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 24621.107498                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks        29171                       # number of writebacks
system.cpu.icache.writebacks::total             29171                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          188                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          188                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          188                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          188                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          188                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          188                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        29645                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        29645                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        29645                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        29645                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        29645                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        29645                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    694103500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    694103500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    694103500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    694103500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    694103500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    694103500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.002385                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002385                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.002385                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002385                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.002385                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002385                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 23413.847192                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 23413.847192                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 23413.847192                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 23413.847192                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 23413.847192                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 23413.847192                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         60025                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        29358                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  20384047500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              29890                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           62                       # Transaction distribution
system.membus.trans_dist::WritebackClean        29171                       # Transaction distribution
system.membus.trans_dist::CleanEvict              124                       # Transaction distribution
system.membus.trans_dist::ReadExReq               778                       # Transaction distribution
system.membus.trans_dist::ReadExResp              778                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          29645                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           245                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        88461                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2232                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  90693                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      3764224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        69440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3833664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             30668                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000033                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.005710                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   30667    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       1      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               30668                       # Request fanout histogram
system.membus.reqLayer0.occupancy           182403500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy          148527249                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.membus.respLayer2.occupancy            5522000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
