###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       554861   # Number of WRITE/WRITEP commands
num_reads_done                 =       924145   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       740456   # Number of read row buffer hits
num_read_cmds                  =       924139   # Number of READ/READP commands
num_writes_done                =       554887   # Number of read requests issued
num_write_row_hits             =       436843   # Number of write row buffer hits
num_act_cmds                   =       303644   # Number of ACT commands
num_pre_cmds                   =       303617   # Number of PRE commands
num_ondemand_pres              =       279364   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9591236   # Cyles of rank active rank.0
rank_active_cycles.1           =      9408493   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       408764   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       591507   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1406423   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        14885   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4448   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         5379   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         7184   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =        11847   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2754   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          768   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          882   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          659   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        23856   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          220   # Write cmd latency (cycles)
write_latency[20-39]           =         2320   # Write cmd latency (cycles)
write_latency[40-59]           =         3467   # Write cmd latency (cycles)
write_latency[60-79]           =         6258   # Write cmd latency (cycles)
write_latency[80-99]           =        10345   # Write cmd latency (cycles)
write_latency[100-119]         =        13936   # Write cmd latency (cycles)
write_latency[120-139]         =        18818   # Write cmd latency (cycles)
write_latency[140-159]         =        23021   # Write cmd latency (cycles)
write_latency[160-179]         =        26575   # Write cmd latency (cycles)
write_latency[180-199]         =        29401   # Write cmd latency (cycles)
write_latency[200-]            =       420500   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           12   # Read request latency (cycles)
read_latency[20-39]            =       272480   # Read request latency (cycles)
read_latency[40-59]            =       106009   # Read request latency (cycles)
read_latency[60-79]            =       105591   # Read request latency (cycles)
read_latency[80-99]            =        49207   # Read request latency (cycles)
read_latency[100-119]          =        37362   # Read request latency (cycles)
read_latency[120-139]          =        31697   # Read request latency (cycles)
read_latency[140-159]          =        25469   # Read request latency (cycles)
read_latency[160-179]          =        21698   # Read request latency (cycles)
read_latency[180-199]          =        19249   # Read request latency (cycles)
read_latency[200-]             =       255371   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.76987e+09   # Write energy
read_energy                    =  3.72613e+09   # Read energy
act_energy                     =   8.3077e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.96207e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.83923e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.98493e+09   # Active standby energy rank.0
act_stb_energy.1               =   5.8709e+09   # Active standby energy rank.1
average_read_latency           =      193.193   # Average read request latency (cycles)
average_interarrival           =      6.76094   # Average request interarrival latency (cycles)
total_energy                   =  2.03674e+10   # Total energy (pJ)
average_power                  =      2036.74   # Average power (mW)
average_bandwidth              =      12.6211   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       528219   # Number of WRITE/WRITEP commands
num_reads_done                 =       890561   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       730133   # Number of read row buffer hits
num_read_cmds                  =       890555   # Number of READ/READP commands
num_writes_done                =       528263   # Number of read requests issued
num_write_row_hits             =       435374   # Number of write row buffer hits
num_act_cmds                   =       254752   # Number of ACT commands
num_pre_cmds                   =       254724   # Number of PRE commands
num_ondemand_pres              =       230163   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9515935   # Cyles of rank active rank.0
rank_active_cycles.1           =      9485906   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       484065   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       514094   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1343750   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        17296   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4460   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         5343   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         7156   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =        11698   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3010   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          778   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          876   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          625   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        23904   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          231   # Write cmd latency (cycles)
write_latency[20-39]           =         2621   # Write cmd latency (cycles)
write_latency[40-59]           =         3879   # Write cmd latency (cycles)
write_latency[60-79]           =         7301   # Write cmd latency (cycles)
write_latency[80-99]           =        11905   # Write cmd latency (cycles)
write_latency[100-119]         =        15447   # Write cmd latency (cycles)
write_latency[120-139]         =        20650   # Write cmd latency (cycles)
write_latency[140-159]         =        24668   # Write cmd latency (cycles)
write_latency[160-179]         =        27093   # Write cmd latency (cycles)
write_latency[180-199]         =        28840   # Write cmd latency (cycles)
write_latency[200-]            =       385584   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            6   # Read request latency (cycles)
read_latency[20-39]            =       298038   # Read request latency (cycles)
read_latency[40-59]            =       110495   # Read request latency (cycles)
read_latency[60-79]            =       106644   # Read request latency (cycles)
read_latency[80-99]            =        48958   # Read request latency (cycles)
read_latency[100-119]          =        37568   # Read request latency (cycles)
read_latency[120-139]          =        31339   # Read request latency (cycles)
read_latency[140-159]          =        23434   # Read request latency (cycles)
read_latency[160-179]          =        19504   # Read request latency (cycles)
read_latency[180-199]          =        16827   # Read request latency (cycles)
read_latency[200-]             =       197748   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.63687e+09   # Write energy
read_energy                    =  3.59072e+09   # Read energy
act_energy                     =  6.97001e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.32351e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.46765e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.93794e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.91921e+09   # Active standby energy rank.1
average_read_latency           =       157.79   # Average read request latency (cycles)
average_interarrival           =      7.04773   # Average request interarrival latency (cycles)
total_energy                   =  1.99655e+10   # Total energy (pJ)
average_power                  =      1996.55   # Average power (mW)
average_bandwidth              =      12.1073   # Average bandwidth
