###############################################################
#  Generated by:      Cadence Innovus 19.10-p002_1
#  OS:                Linux x86_64(Host ID r6cad-tsmc40r.stanford.edu)
#  Generated on:      Tue Jan 19 01:21:10 2021
#  Design:            pe_tile_new_unq1
#  Command:           timeDesign -prefix signoff -signoff -reportOnly -hold -outDir reports -expandedViews
###############################################################
Path 1: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S1_T1[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S3_T1[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.132
  Slack Time                    0.132
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.007
     = Beginpoint Arrival Time            0.017
     +----------------------------------------------------------------------------------------------------------+ 
     |     Instance     |        Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                  |                    |                            |       |        |  Time   |   Time   | 
     |------------------+--------------------+----------------------------+-------+--------+---------+----------| 
     |                  | in_BUS1_S3_T1[0] v |                            | 0.012 |        |   0.017 |   -0.115 | 
     | sb_1b            | in_3_1[0] v        | pe_tile_new_unq1_sb_unq2_0 |       |        |   0.017 |   -0.115 | 
     | sb_1b/U19        |                    | AOI22D0BWP40               | 0.012 | -0.000 |   0.017 |   -0.115 | 
     | sb_1b/U19        | A2 v -> ZN ^       | AOI22D0BWP40               | 0.031 |  0.024 |   0.041 |   -0.091 | 
     | sb_1b/U21        |                    | AOI22D1BWP40               | 0.031 |  0.000 |   0.041 |   -0.091 | 
     | sb_1b/U21        | B1 ^ -> ZN v       | AOI22D1BWP40               | 0.022 |  0.025 |   0.066 |   -0.066 | 
     | sb_1b/FE_RC_20_1 |                    | AOI22D1BWP40               | 0.022 |  0.000 |   0.066 |   -0.066 | 
     | sb_1b/FE_RC_20_1 | A1 v -> ZN ^       | AOI22D1BWP40               | 0.031 |  0.025 |   0.091 |   -0.041 | 
     | sb_1b/FE_RC_21_1 |                    | INVD2BWP40                 | 0.031 |  0.000 |   0.091 |   -0.041 | 
     | sb_1b/FE_RC_21_1 | I ^ -> ZN v        | INVD2BWP40                 | 0.052 |  0.039 |   0.130 |   -0.002 | 
     | sb_1b            | out_1_1[0] v       | pe_tile_new_unq1_sb_unq2_0 |       |        |   0.132 |    0.000 | 
     |                  |                    | pe_tile_new_unq1           | 0.052 |  0.002 |   0.132 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 2: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S1_T3[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S3_T3[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.141
  Slack Time                    0.141
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.016
     +---------------------------------------------------------------------------------------------------------+ 
     |     Instance     |        Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                  |                    |                            |       |       |  Time   |   Time   | 
     |------------------+--------------------+----------------------------+-------+-------+---------+----------| 
     |                  | in_BUS1_S3_T3[0] v |                            | 0.011 |       |   0.016 |   -0.125 | 
     | sb_1b            | in_3_3[0] v        | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.016 |   -0.125 | 
     | sb_1b/U24        |                    | AOI22D0BWP40               | 0.011 | 0.000 |   0.016 |   -0.125 | 
     | sb_1b/U24        | A2 v -> ZN ^       | AOI22D0BWP40               | 0.033 | 0.025 |   0.041 |   -0.100 | 
     | sb_1b/U26        |                    | AOI22D1BWP40               | 0.033 | 0.000 |   0.041 |   -0.100 | 
     | sb_1b/U26        | B1 ^ -> ZN v       | AOI22D1BWP40               | 0.028 | 0.031 |   0.072 |   -0.069 | 
     | sb_1b/FE_RC_28_0 |                    | AOI22D2BWP40               | 0.028 | 0.000 |   0.072 |   -0.069 | 
     | sb_1b/FE_RC_28_0 | B2 v -> ZN ^       | AOI22D2BWP40               | 0.032 | 0.037 |   0.109 |   -0.032 | 
     | sb_1b/FE_RC_29_0 |                    | INVD3BWP40                 | 0.032 | 0.000 |   0.109 |   -0.032 | 
     | sb_1b/FE_RC_29_0 | I ^ -> ZN v        | INVD3BWP40                 | 0.037 | 0.030 |   0.139 |   -0.002 | 
     | sb_1b            | out_1_3[0] v       | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.141 |    0.000 | 
     |                  |                    | pe_tile_new_unq1           | 0.037 | 0.002 |   0.141 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 3: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S1_T0[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S3_T0[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.142
  Slack Time                    0.142
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.019
     +----------------------------------------------------------------------------------------------------------+ 
     |     Instance     |        Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                  |                    |                            |       |        |  Time   |   Time   | 
     |------------------+--------------------+----------------------------+-------+--------+---------+----------| 
     |                  | in_BUS1_S3_T0[0] v |                            | 0.013 |        |   0.019 |   -0.123 | 
     | sb_1b            | in_3_0[0] v        | pe_tile_new_unq1_sb_unq2_0 |       |        |   0.018 |   -0.124 | 
     | sb_1b/U4         |                    | AOI22D0BWP40               | 0.013 | -0.000 |   0.018 |   -0.124 | 
     | sb_1b/U4         | A2 v -> ZN ^       | AOI22D0BWP40               | 0.035 |  0.027 |   0.045 |   -0.097 | 
     | sb_1b/U6         |                    | AOI22D1BWP40               | 0.035 |  0.000 |   0.045 |   -0.097 | 
     | sb_1b/U6         | B1 ^ -> ZN v       | AOI22D1BWP40               | 0.031 |  0.031 |   0.076 |   -0.066 | 
     | sb_1b/FE_RC_17_1 |                    | AOI22D1BWP40               | 0.031 |  0.000 |   0.076 |   -0.066 | 
     | sb_1b/FE_RC_17_1 | A1 v -> ZN ^       | AOI22D1BWP40               | 0.032 |  0.027 |   0.103 |   -0.038 | 
     | sb_1b/FE_RC_18_1 |                    | INVD2BWP40                 | 0.032 |  0.000 |   0.103 |   -0.038 | 
     | sb_1b/FE_RC_18_1 | I ^ -> ZN v        | INVD2BWP40                 | 0.048 |  0.037 |   0.140 |   -0.002 | 
     | sb_1b            | out_1_0[0] v       | pe_tile_new_unq1_sb_unq2_0 |       |        |   0.142 |    0.000 | 
     |                  |                    | pe_tile_new_unq1           | 0.048 |  0.002 |   0.142 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 4: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S2_T0[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S3_T0[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.143
  Slack Time                    0.143
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.019
     +----------------------------------------------------------------------------------------------------------+ 
     |     Instance     |        Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                  |                    |                            |       |        |  Time   |   Time   | 
     |------------------+--------------------+----------------------------+-------+--------+---------+----------| 
     |                  | in_BUS1_S3_T0[0] v |                            | 0.013 |        |   0.018 |   -0.125 | 
     | sb_1b            | in_3_0[0] v        | pe_tile_new_unq1_sb_unq2_0 |       |        |   0.018 |   -0.125 | 
     | sb_1b/U9         |                    | AOI22D0BWP40               | 0.013 | -0.000 |   0.018 |   -0.125 | 
     | sb_1b/U9         | A2 v -> ZN ^       | AOI22D0BWP40               | 0.032 |  0.025 |   0.043 |   -0.100 | 
     | sb_1b/U11        |                    | AOI22D1BWP40               | 0.032 |  0.000 |   0.043 |   -0.100 | 
     | sb_1b/U11        | B1 ^ -> ZN v       | AOI22D1BWP40               | 0.035 |  0.034 |   0.077 |   -0.066 | 
     | sb_1b/FE_RC_20_0 |                    | AOI22D2BWP40               | 0.035 |  0.000 |   0.077 |   -0.066 | 
     | sb_1b/FE_RC_20_0 | B2 v -> ZN ^       | AOI22D2BWP40               | 0.028 |  0.036 |   0.112 |   -0.031 | 
     | sb_1b/FE_RC_21_0 |                    | INVD3BWP40                 | 0.028 |  0.000 |   0.112 |   -0.031 | 
     | sb_1b/FE_RC_21_0 | I ^ -> ZN v        | INVD3BWP40                 | 0.036 |  0.029 |   0.142 |   -0.002 | 
     | sb_1b            | out_2_0[0] v       | pe_tile_new_unq1_sb_unq2_0 |       |        |   0.143 |    0.000 | 
     |                  |                    | pe_tile_new_unq1           | 0.036 |  0.002 |   0.143 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 5: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S2_T1[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S3_T1[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.144
  Slack Time                    0.144
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.007
     = Beginpoint Arrival Time            0.017
     +----------------------------------------------------------------------------------------------------------+ 
     |     Instance     |        Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                  |                    |                            |       |        |  Time   |   Time   | 
     |------------------+--------------------+----------------------------+-------+--------+---------+----------| 
     |                  | in_BUS1_S3_T1[0] v |                            | 0.012 |        |   0.017 |   -0.126 | 
     | sb_1b            | in_3_1[0] v        | pe_tile_new_unq1_sb_unq2_0 |       |        |   0.017 |   -0.127 | 
     | sb_1b/U42        |                    | AOI22D0BWP40               | 0.012 | -0.000 |   0.017 |   -0.127 | 
     | sb_1b/U42        | A2 v -> ZN ^       | AOI22D0BWP40               | 0.034 |  0.026 |   0.043 |   -0.101 | 
     | sb_1b/U44        |                    | AOI22D1BWP40               | 0.034 |  0.000 |   0.043 |   -0.101 | 
     | sb_1b/U44        | B1 ^ -> ZN v       | AOI22D1BWP40               | 0.033 |  0.034 |   0.076 |   -0.067 | 
     | sb_1b/FE_RC_26_0 |                    | AOI22D1BWP40               | 0.033 |  0.000 |   0.076 |   -0.067 | 
     | sb_1b/FE_RC_26_0 | A1 v -> ZN ^       | AOI22D1BWP40               | 0.041 |  0.033 |   0.109 |   -0.034 | 
     | sb_1b/FE_RC_27_0 |                    | INVD3BWP40                 | 0.041 |  0.000 |   0.109 |   -0.034 | 
     | sb_1b/FE_RC_27_0 | I ^ -> ZN v        | INVD3BWP40                 | 0.038 |  0.033 |   0.142 |   -0.002 | 
     | sb_1b            | out_2_1[0] v       | pe_tile_new_unq1_sb_unq2_0 |       |        |   0.144 |    0.000 | 
     |                  |                    | pe_tile_new_unq1           | 0.038 |  0.002 |   0.144 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 6: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S1_T4[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S2_T4[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.145
  Slack Time                    0.145
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.012
     = Beginpoint Arrival Time            0.022
     +---------------------------------------------------------------------------------------------------------+ 
     |     Instance     |        Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                  |                    |                            |       |       |  Time   |   Time   | 
     |------------------+--------------------+----------------------------+-------+-------+---------+----------| 
     |                  | in_BUS1_S2_T4[0] v |                            | 0.018 |       |   0.021 |   -0.124 | 
     | sb_1b            | in_2_4[0] v        | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.022 |   -0.124 | 
     | sb_1b/U55        |                    | AOI22D1BWP40               | 0.018 | 0.000 |   0.022 |   -0.124 | 
     | sb_1b/U55        | B1 v -> ZN ^       | AOI22D1BWP40               | 0.029 | 0.029 |   0.051 |   -0.094 | 
     | sb_1b/U32        |                    | AOI22D2BWP40               | 0.029 | 0.000 |   0.051 |   -0.094 | 
     | sb_1b/U32        | A2 ^ -> ZN v       | AOI22D2BWP40               | 0.024 | 0.024 |   0.075 |   -0.071 | 
     | sb_1b/FE_RC_23_0 |                    | AOI22D2BWP40               | 0.024 | 0.000 |   0.075 |   -0.071 | 
     | sb_1b/FE_RC_23_0 | B2 v -> ZN ^       | AOI22D2BWP40               | 0.027 | 0.032 |   0.107 |   -0.038 | 
     | sb_1b/FE_RC_24_0 |                    | INVD2BWP40                 | 0.027 | 0.000 |   0.107 |   -0.038 | 
     | sb_1b/FE_RC_24_0 | I ^ -> ZN v        | INVD2BWP40                 | 0.050 | 0.037 |   0.144 |   -0.002 | 
     | sb_1b            | out_1_4[0] v       | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.145 |    0.000 | 
     |                  |                    | pe_tile_new_unq1           | 0.050 | 0.002 |   0.145 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 7: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S2_T3[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S3_T3[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.148
  Slack Time                    0.148
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.016
     +---------------------------------------------------------------------------------------------------------+ 
     |     Instance     |        Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                  |                    |                            |       |       |  Time   |   Time   | 
     |------------------+--------------------+----------------------------+-------+-------+---------+----------| 
     |                  | in_BUS1_S3_T3[0] v |                            | 0.011 |       |   0.016 |   -0.132 | 
     | sb_1b            | in_3_3[0] v        | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.016 |   -0.132 | 
     | sb_1b/U48        |                    | AOI22D0BWP40               | 0.011 | 0.000 |   0.016 |   -0.132 | 
     | sb_1b/U48        | A2 v -> ZN ^       | AOI22D0BWP40               | 0.038 | 0.026 |   0.042 |   -0.106 | 
     | sb_1b/U51        |                    | AOI22D1BWP40               | 0.038 | 0.000 |   0.042 |   -0.106 | 
     | sb_1b/U51        | B1 ^ -> ZN v       | AOI22D1BWP40               | 0.034 | 0.035 |   0.077 |   -0.071 | 
     | sb_1b/FE_RC_70_0 |                    | MUX2D3BWP40                | 0.034 | 0.000 |   0.077 |   -0.071 | 
     | sb_1b/FE_RC_70_0 | I0 v -> Z v        | MUX2D3BWP40                | 0.045 | 0.069 |   0.146 |   -0.002 | 
     | sb_1b            | out_2_3[0] v       | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.148 |    0.000 | 
     |                  |                    | pe_tile_new_unq1           | 0.045 | 0.002 |   0.148 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 8: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S3_T4[0] (^) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S0_T4[0]  (^) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.153
  Slack Time                    0.153
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.021
     +---------------------------------------------------------------------------------------------------------+ 
     |     Instance     |        Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                  |                    |                            |       |       |  Time   |   Time   | 
     |------------------+--------------------+----------------------------+-------+-------+---------+----------| 
     |                  | in_BUS1_S0_T4[0] ^ |                            | 0.020 |       |   0.021 |   -0.132 | 
     | sb_1b            | in_0_4[0] ^        | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.021 |   -0.131 | 
     | sb_1b/U89        |                    | MUX4D0BWP40                | 0.020 | 0.001 |   0.021 |   -0.131 | 
     | sb_1b/U89        | I0 ^ -> Z ^        | MUX4D0BWP40                | 0.044 | 0.066 |   0.087 |   -0.066 | 
     | sb_1b/FE_RC_69_0 |                    | IND2D1BWP40                | 0.044 | 0.000 |   0.087 |   -0.066 | 
     | sb_1b/FE_RC_69_0 | B1 ^ -> ZN v       | IND2D1BWP40                | 0.025 | 0.027 |   0.114 |   -0.038 | 
     | sb_1b/FE_RC_23_1 |                    | ND2D3BWP40                 | 0.025 | 0.000 |   0.114 |   -0.038 | 
     | sb_1b/FE_RC_23_1 | A1 v -> ZN ^       | ND2D3BWP40                 | 0.052 | 0.038 |   0.152 |   -0.001 | 
     | sb_1b            | out_3_4[0] ^       | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.153 |    0.000 | 
     |                  |                    | pe_tile_new_unq1           | 0.052 | 0.001 |   0.153 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 9: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S2_T2[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S3_T2[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.153
  Slack Time                    0.153
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.008
     = Beginpoint Arrival Time            0.018
     +---------------------------------------------------------------------------------------------------------+ 
     |     Instance     |        Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                  |                    |                            |       |       |  Time   |   Time   | 
     |------------------+--------------------+----------------------------+-------+-------+---------+----------| 
     |                  | in_BUS1_S3_T2[0] v |                            | 0.013 |       |   0.018 |   -0.135 | 
     | sb_1b            | in_3_2[0] v        | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.018 |   -0.135 | 
     | sb_1b/U36        |                    | AOI22D0BWP40               | 0.013 | 0.000 |   0.018 |   -0.135 | 
     | sb_1b/U36        | A2 v -> ZN ^       | AOI22D0BWP40               | 0.034 | 0.026 |   0.044 |   -0.109 | 
     | sb_1b/U38        |                    | AOI22D1BWP40               | 0.034 | 0.000 |   0.044 |   -0.109 | 
     | sb_1b/U38        | B1 ^ -> ZN v       | AOI22D1BWP40               | 0.036 | 0.032 |   0.076 |   -0.077 | 
     | sb_1b/FE_RC_9_0  |                    | AOI22D1BWP40               | 0.036 | 0.000 |   0.076 |   -0.077 | 
     | sb_1b/FE_RC_9_0  | A1 v -> ZN ^       | AOI22D1BWP40               | 0.043 | 0.032 |   0.109 |   -0.044 | 
     | sb_1b/FE_RC_10_0 |                    | CKND3BWP40                 | 0.043 | 0.000 |   0.109 |   -0.044 | 
     | sb_1b/FE_RC_10_0 | I ^ -> ZN v        | CKND3BWP40                 | 0.054 | 0.042 |   0.151 |   -0.002 | 
     | sb_1b            | out_2_2[0] v       | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.153 |    0.000 | 
     |                  |                    | pe_tile_new_unq1           | 0.054 | 0.002 |   0.153 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 10: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S2_T4[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S1_T4[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.154
  Slack Time                    0.154
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.012
     = Beginpoint Arrival Time            0.022
     +--------------------------------------------------------------------------------------------------------+ 
     |    Instance     |        Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                 |                    |                            |       |       |  Time   |   Time   | 
     |-----------------+--------------------+----------------------------+-------+-------+---------+----------| 
     |                 | in_BUS1_S1_T4[0] v |                            | 0.018 |       |   0.022 |   -0.132 | 
     | sb_1b           | in_1_4[0] v        | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.022 |   -0.131 | 
     | sb_1b/U30       |                    | AOI22D1BWP40               | 0.018 | 0.001 |   0.022 |   -0.131 | 
     | sb_1b/U30       | B1 v -> ZN ^       | AOI22D1BWP40               | 0.031 | 0.031 |   0.053 |   -0.101 | 
     | sb_1b/U57       |                    | AOI22D2BWP40               | 0.031 | 0.000 |   0.053 |   -0.101 | 
     | sb_1b/U57       | A2 ^ -> ZN v       | AOI22D2BWP40               | 0.023 | 0.023 |   0.076 |   -0.078 | 
     | sb_1b/FE_RC_6_0 |                    | AOI22D1BWP40               | 0.023 | 0.000 |   0.076 |   -0.078 | 
     | sb_1b/FE_RC_6_0 | B2 v -> ZN ^       | AOI22D1BWP40               | 0.030 | 0.036 |   0.112 |   -0.042 | 
     | sb_1b/FE_RC_7_0 |                    | INVD2BWP40                 | 0.030 | 0.000 |   0.112 |   -0.042 | 
     | sb_1b/FE_RC_7_0 | I ^ -> ZN v        | INVD2BWP40                 | 0.053 | 0.040 |   0.152 |   -0.002 | 
     | sb_1b           | out_2_4[0] v       | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.154 |    0.000 | 
     |                 |                    | pe_tile_new_unq1           | 0.053 | 0.002 |   0.154 |    0.000 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 11: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S1_T2[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S3_T2[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.155
  Slack Time                    0.155
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.008
     = Beginpoint Arrival Time            0.018
     +---------------------------------------------------------------------------------------------------------+ 
     |     Instance     |        Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                  |                    |                            |       |       |  Time   |   Time   | 
     |------------------+--------------------+----------------------------+-------+-------+---------+----------| 
     |                  | in_BUS1_S3_T2[0] v |                            | 0.013 |       |   0.018 |   -0.137 | 
     | sb_1b            | in_3_2[0] v        | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.018 |   -0.137 | 
     | sb_1b/U14        |                    | AOI22D0BWP40               | 0.013 | 0.000 |   0.018 |   -0.137 | 
     | sb_1b/U14        | A2 v -> ZN ^       | AOI22D0BWP40               | 0.035 | 0.026 |   0.044 |   -0.111 | 
     | sb_1b/U16        |                    | AOI22D1BWP40               | 0.035 | 0.000 |   0.044 |   -0.111 | 
     | sb_1b/U16        | B1 ^ -> ZN v       | AOI22D1BWP40               | 0.035 | 0.035 |   0.080 |   -0.075 | 
     | sb_1b/FE_RC_14_0 |                    | AOI22D1BWP40               | 0.035 | 0.000 |   0.080 |   -0.075 | 
     | sb_1b/FE_RC_14_0 | A1 v -> ZN ^       | AOI22D1BWP40               | 0.037 | 0.031 |   0.111 |   -0.044 | 
     | sb_1b/FE_RC_15_0 |                    | CKND3BWP40                 | 0.037 | 0.000 |   0.111 |   -0.044 | 
     | sb_1b/FE_RC_15_0 | I ^ -> ZN v        | CKND3BWP40                 | 0.053 | 0.041 |   0.152 |   -0.002 | 
     | sb_1b            | out_1_2[0] v       | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.155 |    0.000 | 
     |                  |                    | pe_tile_new_unq1           | 0.053 | 0.002 |   0.155 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 12: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T1[4] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T1[4]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.156
  Slack Time                    0.156
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.024
     +-----------------------------------------------------------------------------------------------------------+ 
     |     Instance      |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                   |                     |                            |       |       |  Time   |   Time   | 
     |-------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                   | in_BUS16_S2_T1[4] v |                            | 0.023 |       |   0.024 |   -0.132 | 
     | sb_wide           | in_2_1[4] v         | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.026 |   -0.131 | 
     | sb_wide/U1345     |                     | AOI22D0BWP40               | 0.023 | 0.002 |   0.026 |   -0.131 | 
     | sb_wide/U1345     | A1 v -> ZN ^        | AOI22D0BWP40               | 0.031 | 0.025 |   0.051 |   -0.106 | 
     | sb_wide/U1347     |                     | ND2D1BWP40                 | 0.031 | 0.000 |   0.051 |   -0.106 | 
     | sb_wide/U1347     | A1 ^ -> ZN v        | ND2D1BWP40                 | 0.033 | 0.029 |   0.080 |   -0.077 | 
     | sb_wide/FE_RC_9_0 |                     | AOI22D3BWP40               | 0.033 | 0.000 |   0.080 |   -0.077 | 
     | sb_wide/FE_RC_9_0 | B2 v -> ZN ^        | AOI22D3BWP40               | 0.026 | 0.036 |   0.116 |   -0.041 | 
     | sb_wide/FE_RC_1_0 |                     | INVD5BWP40                 | 0.026 | 0.000 |   0.116 |   -0.041 | 
     | sb_wide/FE_RC_1_0 | I ^ -> ZN v         | INVD5BWP40                 | 0.052 | 0.034 |   0.150 |   -0.007 | 
     | sb_wide           | out_1_1[4] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.156 |    0.000 | 
     |                   |                     | pe_tile_new_unq1           | 0.054 | 0.007 |   0.156 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 13: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S3_T3[0] (^) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S0_T3[0]  (^) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.158
  Slack Time                    0.158
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.020
     +---------------------------------------------------------------------------------------------------+ 
     |  Instance |        Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |           |                    |                            |       |        |  Time   |   Time   | 
     |-----------+--------------------+----------------------------+-------+--------+---------+----------| 
     |           | in_BUS1_S0_T3[0] ^ |                            | 0.019 |        |   0.020 |   -0.138 | 
     | sb_1b     | in_0_3[0] ^        | pe_tile_new_unq1_sb_unq2_0 |       |        |   0.019 |   -0.139 | 
     | sb_1b/U77 |                    | MUX4D0BWP40                | 0.019 | -0.001 |   0.019 |   -0.139 | 
     | sb_1b/U77 | I0 ^ -> Z ^        | MUX4D0BWP40                | 0.049 |  0.067 |   0.086 |   -0.072 | 
     | sb_1b/U78 |                    | CKMUX2D2BWP40              | 0.049 |  0.000 |   0.086 |   -0.072 | 
     | sb_1b/U78 | I0 ^ -> Z ^        | CKMUX2D2BWP40              | 0.068 |  0.071 |   0.157 |   -0.000 | 
     | sb_1b     | out_3_3[0] ^       | pe_tile_new_unq1_sb_unq2_0 |       |        |   0.158 |    0.000 | 
     |           |                    | pe_tile_new_unq1           | 0.068 |  0.000 |   0.158 |    0.000 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 14: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T1[5] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T1[5]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.160
  Slack Time                    0.160
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.015
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------------------------------------+ 
     |      Instance      |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                    |                     |                            |       |       |  Time   |   Time   | 
     |--------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                    | in_BUS16_S2_T1[5] v |                            | 0.027 |       |   0.025 |   -0.135 | 
     | sb_wide            | in_2_1[5] v         | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.026 |   -0.135 | 
     | sb_wide/U945       |                     | AOI22D0BWP40               | 0.027 | 0.001 |   0.026 |   -0.135 | 
     | sb_wide/U945       | A1 v -> ZN ^        | AOI22D0BWP40               | 0.034 | 0.028 |   0.053 |   -0.107 | 
     | sb_wide/U947       |                     | ND2D1BWP40                 | 0.034 | 0.000 |   0.053 |   -0.107 | 
     | sb_wide/U947       | A1 ^ -> ZN v        | ND2D1BWP40                 | 0.034 | 0.029 |   0.082 |   -0.078 | 
     | sb_wide/FE_RC_12_0 |                     | AOI22D3BWP40               | 0.034 | 0.000 |   0.082 |   -0.078 | 
     | sb_wide/FE_RC_12_0 | B2 v -> ZN ^        | AOI22D3BWP40               | 0.027 | 0.037 |   0.119 |   -0.041 | 
     | sb_wide/FE_RC_5_0  |                     | INVD5BWP40                 | 0.027 | 0.000 |   0.119 |   -0.041 | 
     | sb_wide/FE_RC_5_0  | I ^ -> ZN v         | INVD5BWP40                 | 0.052 | 0.034 |   0.153 |   -0.007 | 
     | sb_wide            | out_1_1[5] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.160 |    0.000 | 
     |                    |                     | pe_tile_new_unq1           | 0.054 | 0.007 |   0.160 |    0.000 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S3_T0[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S0_T0[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.162
  Slack Time                    0.162
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.008
     = Beginpoint Arrival Time            0.018
     +---------------------------------------------------------------------------------------------------+ 
     |  Instance |        Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |           |                    |                            |       |        |  Time   |   Time   | 
     |-----------+--------------------+----------------------------+-------+--------+---------+----------| 
     |           | in_BUS1_S0_T0[0] v |                            | 0.013 |        |   0.018 |   -0.144 | 
     | sb_1b     | in_0_0[0] v        | pe_tile_new_unq1_sb_unq2_0 |       |        |   0.018 |   -0.144 | 
     | sb_1b/U91 |                    | MUX4D0BWP40                | 0.013 | -0.000 |   0.018 |   -0.144 | 
     | sb_1b/U91 | I0 v -> Z v        | MUX4D0BWP40                | 0.036 |  0.078 |   0.096 |   -0.067 | 
     | sb_1b/U92 |                    | CKMUX2D2BWP40              | 0.036 |  0.000 |   0.096 |   -0.067 | 
     | sb_1b/U92 | I0 v -> Z v        | CKMUX2D2BWP40              | 0.045 |  0.066 |   0.162 |   -0.001 | 
     | sb_1b     | out_3_0[0] v       | pe_tile_new_unq1_sb_unq2_0 |       |        |   0.162 |    0.000 | 
     |           |                    | pe_tile_new_unq1           | 0.045 |  0.001 |   0.162 |    0.000 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 16: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T1[6] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T1[6]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.162
  Slack Time                    0.162
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.015
     = Beginpoint Arrival Time            0.025
     +-------------------------------------------------------------------------------------------------------+ 
     |   Instance    |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |               |                     |                            |       |       |  Time   |   Time   | 
     |---------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |               | in_BUS16_S2_T1[6] v |                            | 0.024 |       |   0.025 |   -0.138 | 
     | sb_wide       | in_2_1[6] v         | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.026 |   -0.137 | 
     | sb_wide/U1349 |                     | AOI22D0BWP40               | 0.024 | 0.001 |   0.026 |   -0.137 | 
     | sb_wide/U1349 | A1 v -> ZN ^        | AOI22D0BWP40               | 0.029 | 0.024 |   0.050 |   -0.112 | 
     | sb_wide/U1351 |                     | ND2D1BWP40                 | 0.029 | 0.000 |   0.050 |   -0.112 | 
     | sb_wide/U1351 | A1 ^ -> ZN v        | ND2D1BWP40                 | 0.037 | 0.030 |   0.080 |   -0.083 | 
     | sb_wide/U1352 |                     | AO22D4BWP40                | 0.037 | 0.000 |   0.080 |   -0.083 | 
     | sb_wide/U1352 | B2 v -> Z v         | AO22D4BWP40                | 0.062 | 0.075 |   0.155 |   -0.007 | 
     | sb_wide       | out_1_1[6] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.162 |    0.000 | 
     |               |                     | pe_tile_new_unq1           | 0.064 | 0.007 |   0.162 |    0.000 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 17: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S0_T0[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S2_T0[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.164
  Slack Time                    0.164
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.020
     +--------------------------------------------------------------------------------------------------+ 
     |  Instance |        Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |           |                    |                            |       |       |  Time   |   Time   | 
     |-----------+--------------------+----------------------------+-------+-------+---------+----------| 
     |           | in_BUS1_S2_T0[0] v |                            | 0.016 |       |   0.020 |   -0.144 | 
     | sb_1b     | in_2_0[0] v        | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.021 |   -0.143 | 
     | sb_1b/U83 |                    | MUX4D0BWP40                | 0.016 | 0.001 |   0.021 |   -0.143 | 
     | sb_1b/U83 | I1 v -> Z v        | MUX4D0BWP40                | 0.038 | 0.078 |   0.099 |   -0.065 | 
     | sb_1b/U84 |                    | CKMUX2D2BWP40              | 0.038 | 0.000 |   0.099 |   -0.065 | 
     | sb_1b/U84 | I0 v -> Z v        | CKMUX2D2BWP40              | 0.043 | 0.065 |   0.164 |   -0.000 | 
     | sb_1b     | out_0_0[0] v       | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.164 |    0.000 | 
     |           |                    | pe_tile_new_unq1           | 0.043 | 0.000 |   0.164 |    0.000 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 18: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S3_T2[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S0_T2[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.165
  Slack Time                    0.165
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.008
     = Beginpoint Arrival Time            0.018
     +--------------------------------------------------------------------------------------------------+ 
     |  Instance |        Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |           |                    |                            |       |       |  Time   |   Time   | 
     |-----------+--------------------+----------------------------+-------+-------+---------+----------| 
     |           | in_BUS1_S0_T2[0] v |                            | 0.013 |       |   0.018 |   -0.147 | 
     | sb_1b     | in_0_2[0] v        | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.018 |   -0.147 | 
     | sb_1b/U74 |                    | MUX4D0BWP40                | 0.013 | 0.000 |   0.018 |   -0.147 | 
     | sb_1b/U74 | I0 v -> Z v        | MUX4D0BWP40                | 0.038 | 0.079 |   0.097 |   -0.068 | 
     | sb_1b/U76 |                    | CKMUX2D2BWP40              | 0.038 | 0.000 |   0.097 |   -0.068 | 
     | sb_1b/U76 | I0 v -> Z v        | CKMUX2D2BWP40              | 0.045 | 0.066 |   0.164 |   -0.001 | 
     | sb_1b     | out_3_2[0] v       | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.165 |    0.000 | 
     |           |                    | pe_tile_new_unq1           | 0.045 | 0.001 |   0.165 |    0.000 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 19: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T1[9] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T1[9]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.166
  Slack Time                    0.166
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.026
     +------------------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |              |                     |                            |       |       |  Time   |   Time   | 
     |--------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |              | in_BUS16_S2_T1[9] v |                            | 0.027 |       |   0.026 |   -0.140 | 
     | sb_wide      | in_2_1[9] v         | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.028 |   -0.138 | 
     | sb_wide/U897 |                     | AOI22D0BWP40               | 0.027 | 0.002 |   0.028 |   -0.138 | 
     | sb_wide/U897 | A1 v -> ZN ^        | AOI22D0BWP40               | 0.030 | 0.025 |   0.053 |   -0.113 | 
     | sb_wide/U899 |                     | ND2D1BWP40                 | 0.030 | 0.000 |   0.053 |   -0.113 | 
     | sb_wide/U899 | A1 ^ -> ZN v        | ND2D1BWP40                 | 0.032 | 0.028 |   0.081 |   -0.085 | 
     | sb_wide/U900 |                     | AO22D4BWP40                | 0.032 | 0.000 |   0.081 |   -0.085 | 
     | sb_wide/U900 | B2 v -> Z v         | AO22D4BWP40                | 0.066 | 0.078 |   0.159 |   -0.007 | 
     | sb_wide      | out_1_1[9] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.166 |    0.000 | 
     |              |                     | pe_tile_new_unq1           | 0.067 | 0.007 |   0.166 |    0.000 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 20: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S0_T1[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S2_T1[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.167
  Slack Time                    0.167
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.020
     +--------------------------------------------------------------------------------------------------+ 
     |  Instance |        Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |           |                    |                            |       |       |  Time   |   Time   | 
     |-----------+--------------------+----------------------------+-------+-------+---------+----------| 
     |           | in_BUS1_S2_T1[0] v |                            | 0.015 |       |   0.020 |   -0.147 | 
     | sb_1b     | in_2_1[0] v        | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.020 |   -0.147 | 
     | sb_1b/U85 |                    | MUX4D0BWP40                | 0.015 | 0.000 |   0.020 |   -0.147 | 
     | sb_1b/U85 | I1 v -> Z v        | MUX4D0BWP40                | 0.043 | 0.080 |   0.099 |   -0.067 | 
     | sb_1b/U86 |                    | CKMUX2D2BWP40              | 0.043 | 0.000 |   0.099 |   -0.067 | 
     | sb_1b/U86 | I0 v -> Z v        | CKMUX2D2BWP40              | 0.044 | 0.067 |   0.166 |   -0.001 | 
     | sb_1b     | out_0_1[0] v       | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.167 |    0.000 | 
     |           |                    | pe_tile_new_unq1           | 0.044 | 0.001 |   0.167 |    0.000 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 21: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S3_T1[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S0_T1[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.167
  Slack Time                    0.167
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.008
     = Beginpoint Arrival Time            0.018
     +--------------------------------------------------------------------------------------------------+ 
     |  Instance |        Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |           |                    |                            |       |       |  Time   |   Time   | 
     |-----------+--------------------+----------------------------+-------+-------+---------+----------| 
     |           | in_BUS1_S0_T1[0] v |                            | 0.013 |       |   0.018 |   -0.149 | 
     | sb_1b     | in_0_1[0] v        | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.018 |   -0.149 | 
     | sb_1b/U81 |                    | MUX4D0BWP40                | 0.013 | 0.000 |   0.018 |   -0.149 | 
     | sb_1b/U81 | I0 v -> Z v        | MUX4D0BWP40                | 0.045 | 0.081 |   0.100 |   -0.068 | 
     | sb_1b/U82 |                    | CKMUX2D2BWP40              | 0.045 | 0.000 |   0.100 |   -0.068 | 
     | sb_1b/U82 | I0 v -> Z v        | CKMUX2D2BWP40              | 0.044 | 0.067 |   0.167 |   -0.000 | 
     | sb_1b     | out_3_1[0] v       | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.167 |    0.000 | 
     |           |                    | pe_tile_new_unq1           | 0.044 | 0.000 |   0.167 |    0.000 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 22: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T2[8] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T2[8]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.168
  Slack Time                    0.168
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.020
     = Beginpoint Arrival Time            0.030
     +--------------------------------------------------------------------------------------------------------+ 
     |   Instance    |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |               |                     |                            |       |        |  Time   |   Time   | 
     |---------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |               | in_BUS16_S2_T2[8] v |                            | 0.036 |        |   0.030 |   -0.138 | 
     | sb_wide       | in_2_2[8] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.029 |   -0.138 | 
     | sb_wide/U1253 |                     | AOI22D0BWP40               | 0.037 | -0.000 |   0.029 |   -0.138 | 
     | sb_wide/U1253 | A1 v -> ZN ^        | AOI22D0BWP40               | 0.031 |  0.028 |   0.057 |   -0.110 | 
     | sb_wide/U1255 |                     | ND2D1BWP40                 | 0.031 |  0.000 |   0.057 |   -0.110 | 
     | sb_wide/U1255 | A1 ^ -> ZN v        | ND2D1BWP40                 | 0.030 |  0.027 |   0.084 |   -0.083 | 
     | sb_wide/U1256 |                     | AO22D4BWP40                | 0.030 |  0.000 |   0.084 |   -0.083 | 
     | sb_wide/U1256 | B2 v -> Z v         | AO22D4BWP40                | 0.064 |  0.078 |   0.162 |   -0.005 | 
     | sb_wide       | out_1_2[8] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.168 |    0.000 | 
     |               |                     | pe_tile_new_unq1           | 0.065 |  0.005 |   0.168 |    0.000 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 23: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T1[11] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T1[11]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.170
  Slack Time                    0.170
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.024
     +-------------------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |              |                      |                            |       |       |  Time   |   Time   | 
     |--------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |              | in_BUS16_S0_T1[11] v |                            | 0.024 |       |   0.024 |   -0.146 | 
     | sb_wide      | in_0_1[11] v         | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.026 |   -0.144 | 
     | sb_wide/U825 |                      | AOI22D0BWP40               | 0.024 | 0.002 |   0.026 |   -0.144 | 
     | sb_wide/U825 | B1 v -> ZN ^         | AOI22D0BWP40               | 0.029 | 0.032 |   0.058 |   -0.112 | 
     | sb_wide/U827 |                      | ND2D1BWP40                 | 0.029 | 0.000 |   0.058 |   -0.112 | 
     | sb_wide/U827 | A1 ^ -> ZN v         | ND2D1BWP40                 | 0.032 | 0.027 |   0.085 |   -0.084 | 
     | sb_wide/U828 |                      | AO22D4BWP40                | 0.032 | 0.000 |   0.085 |   -0.084 | 
     | sb_wide/U828 | B2 v -> Z v          | AO22D4BWP40                | 0.065 | 0.077 |   0.162 |   -0.007 | 
     | sb_wide      | out_1_1[11] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.170 |    0.000 | 
     |              |                      | pe_tile_new_unq1           | 0.067 | 0.007 |   0.170 |    0.000 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 24: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T1[10] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T1[10]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.170
  Slack Time                    0.170
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.015
     = Beginpoint Arrival Time            0.025
     +--------------------------------------------------------------------------------------------------------+ 
     |   Instance    |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |               |                      |                            |       |       |  Time   |   Time   | 
     |---------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |               | in_BUS16_S0_T1[10] v |                            | 0.028 |       |   0.025 |   -0.146 | 
     | sb_wide       | in_0_1[10] v         | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.027 |   -0.144 | 
     | sb_wide/U1225 |                      | AOI22D0BWP40               | 0.029 | 0.002 |   0.027 |   -0.144 | 
     | sb_wide/U1225 | B1 v -> ZN ^         | AOI22D0BWP40               | 0.029 | 0.034 |   0.061 |   -0.110 | 
     | sb_wide/U1227 |                      | ND2D1BWP40                 | 0.029 | 0.000 |   0.061 |   -0.110 | 
     | sb_wide/U1227 | A1 ^ -> ZN v         | ND2D1BWP40                 | 0.029 | 0.025 |   0.086 |   -0.084 | 
     | sb_wide/U1228 |                      | AO22D4BWP40                | 0.029 | 0.000 |   0.086 |   -0.084 | 
     | sb_wide/U1228 | B2 v -> Z v          | AO22D4BWP40                | 0.066 | 0.077 |   0.163 |   -0.007 | 
     | sb_wide       | out_1_1[10] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.170 |    0.000 | 
     |               |                      | pe_tile_new_unq1           | 0.068 | 0.007 |   0.170 |    0.000 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 25: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T1[3] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T1[3]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.171
  Slack Time                    0.171
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.017
     = Beginpoint Arrival Time            0.027
     +------------------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |              |                     |                            |       |       |  Time   |   Time   | 
     |--------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |              | in_BUS16_S2_T1[3] v |                            | 0.028 |       |   0.027 |   -0.144 | 
     | sb_wide      | in_2_1[3] v         | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.028 |   -0.143 | 
     | sb_wide/U949 |                     | AOI22D0BWP40               | 0.028 | 0.001 |   0.028 |   -0.143 | 
     | sb_wide/U949 | A1 v -> ZN ^        | AOI22D0BWP40               | 0.033 | 0.027 |   0.055 |   -0.116 | 
     | sb_wide/U951 |                     | ND2D1BWP40                 | 0.033 | 0.000 |   0.055 |   -0.116 | 
     | sb_wide/U951 | A1 ^ -> ZN v        | ND2D1BWP40                 | 0.034 | 0.030 |   0.085 |   -0.086 | 
     | sb_wide/U952 |                     | AO22D4BWP40                | 0.034 | 0.000 |   0.085 |   -0.086 | 
     | sb_wide/U952 | B2 v -> Z v         | AO22D4BWP40                | 0.066 | 0.079 |   0.164 |   -0.007 | 
     | sb_wide      | out_1_1[3] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.171 |    0.000 | 
     |              |                     | pe_tile_new_unq1           | 0.067 | 0.007 |   0.171 |    0.000 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 26: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S0_T3[0] (^) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S3_T3[0]  (^) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.171
  Slack Time                    0.171
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.007
     = Beginpoint Arrival Time            0.017
     +--------------------------------------------------------------------------------------------------+ 
     |  Instance |        Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |           |                    |                            |       |       |  Time   |   Time   | 
     |-----------+--------------------+----------------------------+-------+-------+---------+----------| 
     |           | in_BUS1_S3_T3[0] ^ |                            | 0.014 |       |   0.017 |   -0.154 | 
     | sb_1b     | in_3_3[0] ^        | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.017 |   -0.154 | 
     | sb_1b/U79 |                    | MUX4D0BWP40                | 0.014 | 0.000 |   0.017 |   -0.154 | 
     | sb_1b/U79 | I2 ^ -> Z ^        | MUX4D0BWP40                | 0.065 | 0.081 |   0.099 |   -0.072 | 
     | sb_1b/U80 |                    | MUX2D3BWP40                | 0.065 | 0.000 |   0.099 |   -0.072 | 
     | sb_1b/U80 | I0 ^ -> Z ^        | MUX2D3BWP40                | 0.051 | 0.072 |   0.170 |   -0.001 | 
     | sb_1b     | out_0_3[0] ^       | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.171 |    0.000 | 
     |           |                    | pe_tile_new_unq1           | 0.051 | 0.001 |   0.171 |    0.000 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 27: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T1[2] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T1[2]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.171
  Slack Time                    0.171
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.024
     +-------------------------------------------------------------------------------------------------------+ 
     |   Instance    |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |               |                     |                            |       |       |  Time   |   Time   | 
     |---------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |               | in_BUS16_S2_T1[2] v |                            | 0.023 |       |   0.024 |   -0.147 | 
     | sb_wide       | in_2_1[2] v         | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.025 |   -0.146 | 
     | sb_wide/U1297 |                     | AOI22D0BWP40               | 0.024 | 0.001 |   0.025 |   -0.146 | 
     | sb_wide/U1297 | A1 v -> ZN ^        | AOI22D0BWP40               | 0.032 | 0.026 |   0.051 |   -0.120 | 
     | sb_wide/U1299 |                     | ND2D1BWP40                 | 0.032 | 0.000 |   0.051 |   -0.120 | 
     | sb_wide/U1299 | A1 ^ -> ZN v        | ND2D1BWP40                 | 0.038 | 0.033 |   0.084 |   -0.087 | 
     | sb_wide/U1300 |                     | AO22D4BWP40                | 0.038 | 0.000 |   0.084 |   -0.087 | 
     | sb_wide/U1300 | B2 v -> Z v         | AO22D4BWP40                | 0.066 | 0.080 |   0.164 |   -0.007 | 
     | sb_wide       | out_1_1[2] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.171 |    0.000 | 
     |               |                     | pe_tile_new_unq1           | 0.067 | 0.007 |   0.171 |    0.000 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 28: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S0_T4[0] (^) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S3_T4[0]  (^) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.171
  Slack Time                    0.171
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.019
     +---------------------------------------------------------------------------------------------------+ 
     |  Instance |        Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |           |                    |                            |       |        |  Time   |   Time   | 
     |-----------+--------------------+----------------------------+-------+--------+---------+----------| 
     |           | in_BUS1_S3_T4[0] ^ |                            | 0.016 |        |   0.019 |   -0.153 | 
     | sb_1b     | in_3_4[0] ^        | pe_tile_new_unq1_sb_unq2_0 |       |        |   0.018 |   -0.153 | 
     | sb_1b/U87 |                    | MUX4D0BWP40                | 0.016 | -0.001 |   0.018 |   -0.153 | 
     | sb_1b/U87 | I2 ^ -> Z ^        | MUX4D0BWP40                | 0.082 |  0.079 |   0.097 |   -0.074 | 
     | sb_1b/U88 |                    | MUX2D3BWP40                | 0.082 |  0.000 |   0.097 |   -0.074 | 
     | sb_1b/U88 | I0 ^ -> Z ^        | MUX2D3BWP40                | 0.050 |  0.073 |   0.171 |   -0.000 | 
     | sb_1b     | out_0_4[0] ^       | pe_tile_new_unq1_sb_unq2_0 |       |        |   0.171 |    0.000 | 
     |           |                    | pe_tile_new_unq1           | 0.050 |  0.000 |   0.171 |    0.000 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 29: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T2[7] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T2[7]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.171
  Slack Time                    0.171
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.024
     +------------------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |              |                     |                            |       |       |  Time   |   Time   | 
     |--------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |              | in_BUS16_S3_T2[7] v |                            | 0.023 |       |   0.024 |   -0.148 | 
     | sb_wide      | in_3_2[7] v         | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.024 |   -0.147 | 
     | sb_wide/U990 |                     | AOI22D0BWP40               | 0.024 | 0.001 |   0.024 |   -0.147 | 
     | sb_wide/U990 | B1 v -> ZN ^        | AOI22D0BWP40               | 0.032 | 0.032 |   0.057 |   -0.114 | 
     | sb_wide/U991 |                     | ND2D1BWP40                 | 0.032 | 0.000 |   0.057 |   -0.114 | 
     | sb_wide/U991 | A2 ^ -> ZN v        | ND2D1BWP40                 | 0.033 | 0.030 |   0.087 |   -0.084 | 
     | sb_wide/U992 |                     | AO22D4BWP40                | 0.033 | 0.000 |   0.087 |   -0.084 | 
     | sb_wide/U992 | B2 v -> Z v         | AO22D4BWP40                | 0.064 | 0.080 |   0.167 |   -0.004 | 
     | sb_wide      | out_1_2[7] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.171 |    0.000 | 
     |              |                     | pe_tile_new_unq1           | 0.065 | 0.004 |   0.171 |    0.000 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 30: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T1[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T1[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.172
  Slack Time                    0.172
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.015
     = Beginpoint Arrival Time            0.025
     +-------------------------------------------------------------------------------------------------------+ 
     |   Instance    |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |               |                     |                            |       |       |  Time   |   Time   | 
     |---------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |               | in_BUS16_S2_T1[0] v |                            | 0.026 |       |   0.025 |   -0.147 | 
     | sb_wide       | in_2_1[0] v         | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.028 |   -0.144 | 
     | sb_wide/U1413 |                     | AOI22D0BWP40               | 0.026 | 0.002 |   0.028 |   -0.144 | 
     | sb_wide/U1413 | A1 v -> ZN ^        | AOI22D0BWP40               | 0.034 | 0.028 |   0.055 |   -0.117 | 
     | sb_wide/U1415 |                     | ND2D1BWP40                 | 0.034 | 0.000 |   0.055 |   -0.117 | 
     | sb_wide/U1415 | A1 ^ -> ZN v        | ND2D1BWP40                 | 0.039 | 0.033 |   0.088 |   -0.084 | 
     | sb_wide/U1416 |                     | AO22D4BWP40                | 0.039 | 0.000 |   0.088 |   -0.084 | 
     | sb_wide/U1416 | B2 v -> Z v         | AO22D4BWP40                | 0.060 | 0.078 |   0.166 |   -0.006 | 
     | sb_wide       | out_1_1[0] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.172 |    0.000 | 
     |               |                     | pe_tile_new_unq1           | 0.061 | 0.006 |   0.172 |    0.000 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 31: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T4[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T4[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.172
  Slack Time                    0.172
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.011
     = Beginpoint Arrival Time            0.021
     +------------------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |              |                     |                            |       |       |  Time   |   Time   | 
     |--------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |              | in_BUS16_S0_T4[0] v |                            | 0.019 |       |   0.021 |   -0.151 | 
     | sb_wide      | in_0_4[0] v         | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.023 |   -0.150 | 
     | sb_wide/U777 |                     | AOI22D1BWP40               | 0.019 | 0.002 |   0.023 |   -0.150 | 
     | sb_wide/U777 | A1 v -> ZN ^        | AOI22D1BWP40               | 0.046 | 0.027 |   0.050 |   -0.122 | 
     | sb_wide/U779 |                     | ND2D1BWP40                 | 0.046 | 0.000 |   0.050 |   -0.122 | 
     | sb_wide/U779 | A1 ^ -> ZN v        | ND2D1BWP40                 | 0.041 | 0.037 |   0.088 |   -0.085 | 
     | sb_wide/U780 |                     | AO22D4BWP40                | 0.041 | 0.000 |   0.088 |   -0.085 | 
     | sb_wide/U780 | B2 v -> Z v         | AO22D4BWP40                | 0.061 | 0.077 |   0.165 |   -0.008 | 
     | sb_wide      | out_3_4[0] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.172 |    0.000 | 
     |              |                     | pe_tile_new_unq1           | 0.063 | 0.008 |   0.172 |    0.000 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 32: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S0_T2[0] (^) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S2_T2[0]  (^) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.173
  Slack Time                    0.173
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.013
     = Beginpoint Arrival Time            0.023
     +---------------------------------------------------------------------------------------------------+ 
     |  Instance |        Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |           |                    |                            |       |        |  Time   |   Time   | 
     |-----------+--------------------+----------------------------+-------+--------+---------+----------| 
     |           | in_BUS1_S2_T2[0] ^ |                            | 0.024 |        |   0.023 |   -0.150 | 
     | sb_1b     | in_2_2[0] ^        | pe_tile_new_unq1_sb_unq2_0 |       |        |   0.022 |   -0.151 | 
     | sb_1b/U93 |                    | MUX4D0BWP40                | 0.024 | -0.001 |   0.022 |   -0.151 | 
     | sb_1b/U93 | I1 ^ -> Z ^        | MUX4D0BWP40                | 0.067 |  0.078 |   0.100 |   -0.073 | 
     | sb_1b/U94 |                    | MUX2D3BWP40                | 0.067 |  0.000 |   0.100 |   -0.073 | 
     | sb_1b/U94 | I0 ^ -> Z ^        | MUX2D3BWP40                | 0.052 |  0.072 |   0.172 |   -0.001 | 
     | sb_1b     | out_0_2[0] ^       | pe_tile_new_unq1_sb_unq2_0 |       |        |   0.173 |    0.000 | 
     |           |                    | pe_tile_new_unq1           | 0.052 |  0.001 |   0.173 |    0.000 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 33: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T1[1] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T1[1]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.173
  Slack Time                    0.173
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.029
     +------------------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |              |                     |                            |       |       |  Time   |   Time   | 
     |--------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |              | in_BUS16_S2_T1[1] v |                            | 0.031 |       |   0.029 |   -0.144 | 
     | sb_wide      | in_2_1[1] v         | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.029 |   -0.144 | 
     | sb_wide/U933 |                     | AOI22D0BWP40               | 0.032 | 0.000 |   0.029 |   -0.144 | 
     | sb_wide/U933 | A1 v -> ZN ^        | AOI22D0BWP40               | 0.030 | 0.026 |   0.055 |   -0.118 | 
     | sb_wide/U935 |                     | ND2D1BWP40                 | 0.030 | 0.000 |   0.055 |   -0.118 | 
     | sb_wide/U935 | A1 ^ -> ZN v        | ND2D1BWP40                 | 0.043 | 0.034 |   0.089 |   -0.084 | 
     | sb_wide/U936 |                     | AO22D4BWP40                | 0.043 | 0.000 |   0.089 |   -0.084 | 
     | sb_wide/U936 | B2 v -> Z v         | AO22D4BWP40                | 0.059 | 0.078 |   0.167 |   -0.006 | 
     | sb_wide      | out_1_1[1] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.173 |    0.000 | 
     |              |                     | pe_tile_new_unq1           | 0.060 | 0.006 |   0.173 |    0.000 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 34: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T2[15] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T2[15]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.174
  Slack Time                    0.174
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.024
     +-------------------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |              |                      |                            |       |       |  Time   |   Time   | 
     |--------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |              | in_BUS16_S2_T2[15] v |                            | 0.025 |       |   0.024 |   -0.150 | 
     | sb_wide      | in_2_2[15] v         | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.026 |   -0.149 | 
     | sb_wide/U141 |                      | AOI22D0BWP40               | 0.026 | 0.001 |   0.026 |   -0.149 | 
     | sb_wide/U141 | A1 v -> ZN ^         | AOI22D0BWP40               | 0.030 | 0.025 |   0.051 |   -0.123 | 
     | sb_wide/U146 |                      | ND2D1BWP40                 | 0.030 | 0.000 |   0.051 |   -0.123 | 
     | sb_wide/U146 | A1 ^ -> ZN v         | ND2D1BWP40                 | 0.046 | 0.035 |   0.086 |   -0.088 | 
     | sb_wide/U148 |                      | AO22D4BWP40                | 0.046 | 0.000 |   0.087 |   -0.088 | 
     | sb_wide/U148 | B2 v -> Z v          | AO22D4BWP40                | 0.063 | 0.084 |   0.171 |   -0.004 | 
     | sb_wide      | out_1_2[15] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.174 |    0.000 | 
     |              |                      | pe_tile_new_unq1           | 0.064 | 0.004 |   0.174 |    0.000 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 35: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T2[4] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T2[4]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.174
  Slack Time                    0.174
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.020
     = Beginpoint Arrival Time            0.030
     +--------------------------------------------------------------------------------------------------------+ 
     |   Instance    |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |               |                     |                            |       |        |  Time   |   Time   | 
     |---------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |               | in_BUS16_S2_T2[4] v |                            | 0.036 |        |   0.030 |   -0.144 | 
     | sb_wide       | in_2_2[4] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.028 |   -0.147 | 
     | sb_wide/U1301 |                     | AOI22D0BWP40               | 0.036 | -0.002 |   0.028 |   -0.147 | 
     | sb_wide/U1301 | A1 v -> ZN ^        | AOI22D0BWP40               | 0.036 |  0.031 |   0.058 |   -0.116 | 
     | sb_wide/U1303 |                     | ND2D1BWP40                 | 0.036 |  0.000 |   0.058 |   -0.116 | 
     | sb_wide/U1303 | A1 ^ -> ZN v        | ND2D1BWP40                 | 0.041 |  0.031 |   0.089 |   -0.085 | 
     | sb_wide/U1304 |                     | AO22D4BWP40                | 0.041 |  0.000 |   0.089 |   -0.085 | 
     | sb_wide/U1304 | B2 v -> Z v         | AO22D4BWP40                | 0.062 |  0.082 |   0.171 |   -0.004 | 
     | sb_wide       | out_1_2[4] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.174 |    0.000 | 
     |               |                     | pe_tile_new_unq1           | 0.063 |  0.004 |   0.174 |    0.000 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 36: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T3[5] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T3[5]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.175
  Slack Time                    0.175
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.024
     +------------------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |              |                     |                            |       |       |  Time   |   Time   | 
     |--------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |              | in_BUS16_S0_T3[5] v |                            | 0.026 |       |   0.024 |   -0.151 | 
     | sb_wide      | in_0_3[5] v         | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.024 |   -0.151 | 
     | sb_wide/U433 |                     | AOI22D1BWP40               | 0.026 | 0.000 |   0.024 |   -0.151 | 
     | sb_wide/U433 | A2 v -> ZN ^        | AOI22D1BWP40               | 0.056 | 0.030 |   0.055 |   -0.120 | 
     | sb_wide/U435 |                     | ND2D1BWP40                 | 0.056 | 0.000 |   0.055 |   -0.120 | 
     | sb_wide/U435 | A1 ^ -> ZN v        | ND2D1BWP40                 | 0.038 | 0.037 |   0.092 |   -0.083 | 
     | sb_wide/U436 |                     | AO22D4BWP40                | 0.038 | 0.000 |   0.092 |   -0.083 | 
     | sb_wide/U436 | B2 v -> Z v         | AO22D4BWP40                | 0.060 | 0.077 |   0.169 |   -0.007 | 
     | sb_wide      | out_3_3[5] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.175 |    0.000 | 
     |              |                     | pe_tile_new_unq1           | 0.062 | 0.007 |   0.175 |    0.000 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 37: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T3[4] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T3[4]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.177
  Slack Time                    0.177
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.024
     +------------------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |              |                     |                            |       |       |  Time   |   Time   | 
     |--------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |              | in_BUS16_S0_T3[4] v |                            | 0.023 |       |   0.023 |   -0.153 | 
     | sb_wide      | in_0_3[4] v         | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.024 |   -0.153 | 
     | sb_wide/U725 |                     | AOI22D1BWP40               | 0.023 | 0.001 |   0.024 |   -0.153 | 
     | sb_wide/U725 | A2 v -> ZN ^        | AOI22D1BWP40               | 0.046 | 0.031 |   0.055 |   -0.121 | 
     | sb_wide/U727 |                     | ND2D1BWP40                 | 0.046 | 0.000 |   0.055 |   -0.121 | 
     | sb_wide/U727 | A1 ^ -> ZN v        | ND2D1BWP40                 | 0.040 | 0.036 |   0.092 |   -0.085 | 
     | sb_wide/U728 |                     | AO22D4BWP40                | 0.040 | 0.000 |   0.092 |   -0.085 | 
     | sb_wide/U728 | B2 v -> Z v         | AO22D4BWP40                | 0.062 | 0.077 |   0.169 |   -0.008 | 
     | sb_wide      | out_3_3[4] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.177 |    0.000 | 
     |              |                     | pe_tile_new_unq1           | 0.064 | 0.008 |   0.177 |    0.000 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 38: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T0[2] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T0[2]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.177
  Slack Time                    0.177
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.018
     = Beginpoint Arrival Time            0.028
     +------------------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |              |                     |                            |       |       |  Time   |   Time   | 
     |--------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |              | in_BUS16_S2_T0[2] v |                            | 0.033 |       |   0.028 |   -0.149 | 
     | sb_wide      | in_2_0[2] v         | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.029 |   -0.148 | 
     | sb_wide/U685 |                     | AOI22D0BWP40               | 0.034 | 0.001 |   0.029 |   -0.148 | 
     | sb_wide/U685 | A1 v -> ZN ^        | AOI22D0BWP40               | 0.040 | 0.033 |   0.062 |   -0.115 | 
     | sb_wide/U687 |                     | ND2D2BWP40                 | 0.040 | 0.000 |   0.062 |   -0.115 | 
     | sb_wide/U687 | A1 ^ -> ZN v        | ND2D2BWP40                 | 0.040 | 0.033 |   0.095 |   -0.082 | 
     | sb_wide/U688 |                     | AO22D4BWP40                | 0.040 | 0.000 |   0.095 |   -0.082 | 
     | sb_wide/U688 | B2 v -> Z v         | AO22D4BWP40                | 0.057 | 0.077 |   0.171 |   -0.005 | 
     | sb_wide      | out_0_0[2] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.177 |    0.000 | 
     |              |                     | pe_tile_new_unq1           | 0.058 | 0.005 |   0.177 |    0.000 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 39: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T0[10] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T0[10]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.177
  Slack Time                    0.177
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.013
     = Beginpoint Arrival Time            0.023
     +--------------------------------------------------------------------------------------------------------+ 
     |   Instance    |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |               |                      |                            |       |       |  Time   |   Time   | 
     |---------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |               | in_BUS16_S0_T0[10] v |                            | 0.022 |       |   0.023 |   -0.154 | 
     | sb_wide       | in_0_0[10] v         | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.024 |   -0.153 | 
     | sb_wide/U1209 |                      | AOI22D1BWP40               | 0.022 | 0.001 |   0.024 |   -0.153 | 
     | sb_wide/U1209 | A1 v -> ZN ^         | AOI22D1BWP40               | 0.064 | 0.030 |   0.054 |   -0.123 | 
     | sb_wide/U1211 |                      | CKND2D2BWP40               | 0.064 | 0.000 |   0.054 |   -0.123 | 
     | sb_wide/U1211 | A1 ^ -> ZN v         | CKND2D2BWP40               | 0.038 | 0.036 |   0.090 |   -0.087 | 
     | sb_wide/U1212 |                      | AO22D4BWP40                | 0.038 | 0.000 |   0.090 |   -0.087 | 
     | sb_wide/U1212 | B2 v -> Z v          | AO22D4BWP40                | 0.066 | 0.083 |   0.173 |   -0.004 | 
     | sb_wide       | out_2_0[10] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.177 |    0.000 | 
     |               |                      | pe_tile_new_unq1           | 0.066 | 0.004 |   0.177 |    0.000 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 40: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T2[9] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T2[9]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.177
  Slack Time                    0.177
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.015
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |              |                     |                            |       |       |  Time   |   Time   | 
     |--------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |              | in_BUS16_S0_T2[9] v |                            | 0.026 |       |   0.025 |   -0.153 | 
     | sb_wide      | in_0_2[9] v         | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.025 |   -0.152 | 
     | sb_wide/U813 |                     | AOI22D0BWP40               | 0.026 | 0.001 |   0.025 |   -0.152 | 
     | sb_wide/U813 | B1 v -> ZN ^        | AOI22D0BWP40               | 0.040 | 0.035 |   0.061 |   -0.117 | 
     | sb_wide/U815 |                     | ND2D1BWP40                 | 0.040 | 0.000 |   0.061 |   -0.117 | 
     | sb_wide/U815 | A1 ^ -> ZN v        | ND2D1BWP40                 | 0.035 | 0.032 |   0.092 |   -0.085 | 
     | sb_wide/U816 |                     | AO22D4BWP40                | 0.035 | 0.000 |   0.092 |   -0.085 | 
     | sb_wide/U816 | B2 v -> Z v         | AO22D4BWP40                | 0.064 | 0.079 |   0.171 |   -0.006 | 
     | sb_wide      | out_1_2[9] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.177 |    0.000 | 
     |              |                     | pe_tile_new_unq1           | 0.065 | 0.006 |   0.177 |    0.000 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 41: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T3[8] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T3[8]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.178
  Slack Time                    0.178
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.018
     = Beginpoint Arrival Time            0.028
     +-------------------------------------------------------------------------------------------------------+ 
     |   Instance    |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |               |                     |                            |       |       |  Time   |   Time   | 
     |---------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |               | in_BUS16_S3_T3[8] v |                            | 0.035 |       |   0.028 |   -0.150 | 
     | sb_wide       | in_3_3[8] v         | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.029 |   -0.148 | 
     | sb_wide/U1202 |                     | AOI22D0BWP40               | 0.036 | 0.001 |   0.029 |   -0.148 | 
     | sb_wide/U1202 | B1 v -> ZN ^        | AOI22D0BWP40               | 0.032 | 0.035 |   0.065 |   -0.113 | 
     | sb_wide/U1203 |                     | ND2D1BWP40                 | 0.032 | 0.000 |   0.065 |   -0.113 | 
     | sb_wide/U1203 | A2 ^ -> ZN v        | ND2D1BWP40                 | 0.032 | 0.029 |   0.094 |   -0.084 | 
     | sb_wide/U1204 |                     | AO22D4BWP40                | 0.032 | 0.000 |   0.094 |   -0.084 | 
     | sb_wide/U1204 | B2 v -> Z v         | AO22D4BWP40                | 0.069 | 0.073 |   0.167 |   -0.011 | 
     | sb_wide       | out_1_3[8] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.178 |    0.000 | 
     |               |                     | pe_tile_new_unq1           | 0.073 | 0.011 |   0.178 |    0.000 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 42: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T3[3] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T3[3]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.178
  Slack Time                    0.178
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.020
     = Beginpoint Arrival Time            0.030
     +-------------------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |              |                     |                            |       |        |  Time   |   Time   | 
     |--------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |              | in_BUS16_S0_T3[3] v |                            | 0.035 |        |   0.030 |   -0.148 | 
     | sb_wide      | in_0_3[3] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.028 |   -0.150 | 
     | sb_wide/U349 |                     | AOI22D1BWP40               | 0.035 | -0.002 |   0.028 |   -0.150 | 
     | sb_wide/U349 | A2 v -> ZN ^        | AOI22D1BWP40               | 0.036 |  0.030 |   0.058 |   -0.120 | 
     | sb_wide/U351 |                     | ND2D1BWP40                 | 0.036 |  0.000 |   0.058 |   -0.120 | 
     | sb_wide/U351 | A1 ^ -> ZN v        | ND2D1BWP40                 | 0.047 |  0.036 |   0.093 |   -0.085 | 
     | sb_wide/U352 |                     | AO22D4BWP40                | 0.047 |  0.000 |   0.094 |   -0.084 | 
     | sb_wide/U352 | B2 v -> Z v         | AO22D4BWP40                | 0.061 |  0.077 |   0.171 |   -0.007 | 
     | sb_wide      | out_3_3[3] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.178 |    0.000 | 
     |              |                     | pe_tile_new_unq1           | 0.062 |  0.007 |   0.178 |    0.000 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 43: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T2[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T2[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.178
  Slack Time                    0.178
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.020
     = Beginpoint Arrival Time            0.030
     +--------------------------------------------------------------------------------------------------------+ 
     |   Instance    |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |               |                     |                            |       |        |  Time   |   Time   | 
     |---------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |               | in_BUS16_S2_T2[0] v |                            | 0.036 |        |   0.030 |   -0.148 | 
     | sb_wide       | in_2_2[0] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.029 |   -0.150 | 
     | sb_wide/U1417 |                     | AOI22D0BWP40               | 0.037 | -0.002 |   0.029 |   -0.150 | 
     | sb_wide/U1417 | A1 v -> ZN ^        | AOI22D0BWP40               | 0.034 |  0.030 |   0.058 |   -0.120 | 
     | sb_wide/U1419 |                     | ND2D1BWP40                 | 0.034 |  0.000 |   0.058 |   -0.120 | 
     | sb_wide/U1419 | A1 ^ -> ZN v        | ND2D1BWP40                 | 0.042 |  0.034 |   0.092 |   -0.086 | 
     | sb_wide/U1420 |                     | AO22D4BWP40                | 0.042 |  0.000 |   0.092 |   -0.086 | 
     | sb_wide/U1420 | B2 v -> Z v         | AO22D4BWP40                | 0.063 |  0.082 |   0.174 |   -0.004 | 
     | sb_wide       | out_1_2[0] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.178 |    0.000 | 
     |               |                     | pe_tile_new_unq1           | 0.064 |  0.004 |   0.178 |    0.000 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 44: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[2] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T4[2]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.178
  Slack Time                    0.178
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.011
     = Beginpoint Arrival Time            0.021
     +-------------------------------------------------------------------------------------------------------+ 
     |   Instance    |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |               |                     |                            |       |       |  Time   |   Time   | 
     |---------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |               | in_BUS16_S0_T4[2] v |                            | 0.019 |       |   0.021 |   -0.157 | 
     | sb_wide       | in_0_4[2] v         | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.023 |   -0.156 | 
     | sb_wide/U1381 |                     | AOI22D0BWP40               | 0.019 | 0.001 |   0.023 |   -0.156 | 
     | sb_wide/U1381 | B1 v -> ZN ^        | AOI22D0BWP40               | 0.052 | 0.041 |   0.064 |   -0.115 | 
     | sb_wide/U1383 |                     | ND2D2BWP40                 | 0.052 | 0.000 |   0.064 |   -0.115 | 
     | sb_wide/U1383 | A1 ^ -> ZN v        | ND2D2BWP40                 | 0.026 | 0.028 |   0.091 |   -0.087 | 
     | sb_wide/U1384 |                     | AO22D4BWP40                | 0.026 | 0.000 |   0.091 |   -0.087 | 
     | sb_wide/U1384 | B2 v -> Z v         | AO22D4BWP40                | 0.071 | 0.076 |   0.167 |   -0.011 | 
     | sb_wide       | out_1_4[2] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.178 |    0.000 | 
     |               |                     | pe_tile_new_unq1           | 0.074 | 0.011 |   0.178 |    0.000 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 45: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[11] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T4[11]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.178
  Slack Time                    0.178
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.015
     = Beginpoint Arrival Time            0.025
     +--------------------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc          |            Cell            |  Slew |  Delay | Arrival | Required | 
     |              |                      |                            |       |        |  Time   |   Time   | 
     |--------------+----------------------+----------------------------+-------+--------+---------+----------| 
     |              | in_BUS16_S3_T4[11] v |                            | 0.027 |        |   0.025 |   -0.153 | 
     | sb_wide      | in_3_4[11] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.023 |   -0.155 | 
     | sb_wide/U238 |                      | AOI22D0BWP40               | 0.027 | -0.002 |   0.023 |   -0.155 | 
     | sb_wide/U238 | B1 v -> ZN ^         | AOI22D0BWP40               | 0.044 |  0.041 |   0.064 |   -0.114 | 
     | sb_wide/U239 |                      | ND2D2BWP40                 | 0.044 |  0.000 |   0.064 |   -0.114 | 
     | sb_wide/U239 | A2 ^ -> ZN v         | ND2D2BWP40                 | 0.038 |  0.035 |   0.099 |   -0.079 | 
     | sb_wide/U240 |                      | AO22D4BWP40                | 0.038 |  0.000 |   0.099 |   -0.079 | 
     | sb_wide/U240 | B2 v -> Z v          | AO22D4BWP40                | 0.054 |  0.076 |   0.176 |   -0.003 | 
     | sb_wide      | out_0_4[11] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.178 |    0.000 | 
     |              |                      | pe_tile_new_unq1           | 0.054 |  0.003 |   0.178 |    0.000 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 46: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T3[1] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T3[1]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.178
  Slack Time                    0.178
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.024
     +------------------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |              |                     |                            |       |       |  Time   |   Time   | 
     |--------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |              | in_BUS16_S0_T3[1] v |                            | 0.025 |       |   0.024 |   -0.154 | 
     | sb_wide      | in_0_3[1] v         | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.026 |   -0.152 | 
     | sb_wide/U453 |                     | AOI22D1BWP40               | 0.026 | 0.002 |   0.026 |   -0.152 | 
     | sb_wide/U453 | A2 v -> ZN ^        | AOI22D1BWP40               | 0.036 | 0.029 |   0.056 |   -0.123 | 
     | sb_wide/U455 |                     | ND2D1BWP40                 | 0.036 | 0.000 |   0.056 |   -0.123 | 
     | sb_wide/U455 | A1 ^ -> ZN v        | ND2D1BWP40                 | 0.049 | 0.038 |   0.093 |   -0.085 | 
     | sb_wide/U456 |                     | AO22D4BWP40                | 0.049 | 0.000 |   0.093 |   -0.085 | 
     | sb_wide/U456 | B2 v -> Z v         | AO22D4BWP40                | 0.061 | 0.078 |   0.171 |   -0.007 | 
     | sb_wide      | out_3_3[1] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.178 |    0.000 | 
     |              |                     | pe_tile_new_unq1           | 0.062 | 0.007 |   0.178 |    0.000 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 47: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T0[12] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T0[12]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.179
  Slack Time                    0.179
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.018
     = Beginpoint Arrival Time            0.027
     +-------------------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |              |                      |                            |       |       |  Time   |   Time   | 
     |--------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |              | in_BUS16_S2_T0[12] v |                            | 0.035 |       |   0.027 |   -0.151 | 
     | sb_wide      | in_2_0[12] v         | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.031 |   -0.147 | 
     | sb_wide/U573 |                      | AOI22D0BWP40               | 0.037 | 0.004 |   0.031 |   -0.147 | 
     | sb_wide/U573 | A1 v -> ZN ^         | AOI22D0BWP40               | 0.040 | 0.034 |   0.065 |   -0.114 | 
     | sb_wide/U575 |                      | ND2D2BWP40                 | 0.040 | 0.000 |   0.065 |   -0.114 | 
     | sb_wide/U575 | A1 ^ -> ZN v         | ND2D2BWP40                 | 0.036 | 0.033 |   0.098 |   -0.081 | 
     | sb_wide/U576 |                      | AO22D4BWP40                | 0.036 | 0.000 |   0.098 |   -0.081 | 
     | sb_wide/U576 | B2 v -> Z v          | AO22D4BWP40                | 0.057 | 0.075 |   0.173 |   -0.005 | 
     | sb_wide      | out_0_0[12] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.179 |    0.000 | 
     |              |                      | pe_tile_new_unq1           | 0.058 | 0.005 |   0.179 |    0.000 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 48: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T3[11] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T3[11]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.179
  Slack Time                    0.179
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.024
     +-------------------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |              |                      |                            |       |       |  Time   |   Time   | 
     |--------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |              | in_BUS16_S3_T3[11] v |                            | 0.024 |       |   0.024 |   -0.155 | 
     | sb_wide      | in_3_3[11] v         | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.025 |   -0.154 | 
     | sb_wide/U842 |                      | AOI22D0BWP40               | 0.025 | 0.001 |   0.025 |   -0.154 | 
     | sb_wide/U842 | B1 v -> ZN ^         | AOI22D0BWP40               | 0.035 | 0.035 |   0.060 |   -0.119 | 
     | sb_wide/U843 |                      | ND2D1BWP40                 | 0.035 | 0.000 |   0.060 |   -0.119 | 
     | sb_wide/U843 | A2 ^ -> ZN v         | ND2D1BWP40                 | 0.036 | 0.032 |   0.092 |   -0.087 | 
     | sb_wide/U844 |                      | AO22D4BWP40                | 0.036 | 0.000 |   0.092 |   -0.087 | 
     | sb_wide/U844 | B2 v -> Z v          | AO22D4BWP40                | 0.066 | 0.078 |   0.170 |   -0.009 | 
     | sb_wide      | out_1_3[11] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.179 |    0.000 | 
     |              |                      | pe_tile_new_unq1           | 0.068 | 0.009 |   0.179 |    0.000 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 49: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T3[13] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T3[13]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.179
  Slack Time                    0.179
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.024
     +-------------------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |              |                      |                            |       |       |  Time   |   Time   | 
     |--------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |              | in_BUS16_S0_T3[13] v |                            | 0.025 |       |   0.024 |   -0.155 | 
     | sb_wide      | in_0_3[13] v         | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.025 |   -0.155 | 
     | sb_wide/U845 |                      | AOI22D0BWP40               | 0.025 | 0.001 |   0.025 |   -0.155 | 
     | sb_wide/U845 | B1 v -> ZN ^         | AOI22D0BWP40               | 0.033 | 0.034 |   0.058 |   -0.121 | 
     | sb_wide/U847 |                      | ND2D1BWP40                 | 0.033 | 0.000 |   0.058 |   -0.121 | 
     | sb_wide/U847 | A1 ^ -> ZN v         | ND2D1BWP40                 | 0.043 | 0.035 |   0.093 |   -0.086 | 
     | sb_wide/U848 |                      | AO22D4BWP40                | 0.043 | 0.000 |   0.093 |   -0.086 | 
     | sb_wide/U848 | B1 v -> Z v          | AO22D4BWP40                | 0.067 | 0.077 |   0.171 |   -0.009 | 
     | sb_wide      | out_1_3[13] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.179 |    0.000 | 
     |              |                      | pe_tile_new_unq1           | 0.069 | 0.009 |   0.179 |    0.000 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 50: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[12] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T1[12]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.180
  Slack Time                    0.180
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.024
     +--------------------------------------------------------------------------------------------------------+ 
     |   Instance   |         Arc          |            Cell            |  Slew |  Delay | Arrival | Required | 
     |              |                      |                            |       |        |  Time   |   Time   | 
     |--------------+----------------------+----------------------------+-------+--------+---------+----------| 
     |              | in_BUS16_S2_T1[12] v |                            | 0.023 |        |   0.024 |   -0.156 | 
     | sb_wide      | in_2_1[12] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.022 |   -0.158 | 
     | sb_wide/U510 |                      | AOI22D0BWP40               | 0.023 | -0.002 |   0.022 |   -0.158 | 
     | sb_wide/U510 | B2 v -> ZN ^         | AOI22D0BWP40               | 0.049 |  0.044 |   0.066 |   -0.114 | 
     | sb_wide/U511 |                      | ND2D2BWP40                 | 0.049 |  0.000 |   0.066 |   -0.114 | 
     | sb_wide/U511 | A2 ^ -> ZN v         | ND2D2BWP40                 | 0.030 |  0.032 |   0.098 |   -0.082 | 
     | sb_wide/U512 |                      | AO22D4BWP40                | 0.030 |  0.000 |   0.098 |   -0.082 | 
     | sb_wide/U512 | B2 v -> Z v          | AO22D4BWP40                | 0.064 |  0.072 |   0.170 |   -0.009 | 
     | sb_wide      | out_3_1[12] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.180 |    0.000 | 
     |              |                      | pe_tile_new_unq1           | 0.067 |  0.009 |   0.180 |    0.000 | 
     +--------------------------------------------------------------------------------------------------------+ 

