{
    "DESIGN_NAME": "rgb_mixer",
    "VERILOG_FILES": "dir::../../verilog/rtl/rgb_mixer/src/*.v",
    "PL_TARGET_DENSITY": "0.4",
    "FP_CORE_UTIL": "30",
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 150 250",
    "CLOCK_PERIOD": "10",
    "CLOCK_PORT": "clk",
    "DESIGN_IS_CORE": "0",
    "RT_MAX_LAYER": "met4",
    "VDD_NETS": ["vccd1"],
    "GND_NETS": ["vssd1"]
}
