open! Core
open Hardcaml
open Expect_test_helpers_core

(* We cannot compile these examples unless we also compile their dependancies. Which would
   mean building a work library in a separate directory (otherwise parallel builds clash)
   and building black boxes for instantiations. *)

let%expect_test "instantiation, with 0 or more parameters." =
  let module I = struct
    type 'a t =
      { foo : 'a
      ; bar : 'a
      }
    [@@deriving sexp_of, hardcaml]
  end
  in
  let module O = struct
    type 'a t =
      { zoo : 'a
      ; moo : 'a [@bits 2]
      }
    [@@deriving sexp_of, hardcaml]
  end
  in
  let module C = Circuit.With_interface (I) (O) in
  let circuit =
    C.create_exn ~name:"temp" (fun (i : _ I.t) ->
      let module I = Instantiation.With_interface (I) (O) in
      let o1 = I.create ~name:"foo" i in
      let o2 =
        I.create ~parameters:[ Parameter.create ~name:"par" ~value:(Int 3) ] ~name:"foo" i
      in
      let o3 =
        I.create
          ~parameters:
            [ Parameter.create ~name:"par" ~value:(Int 3)
            ; Parameter.create ~name:"far" ~value:(String "baloo")
            ]
          ~name:"foo"
          i
      in
      O.map3 o1 o2 o3 ~f:Signal.(fun a b c -> a |: b |: c))
  in
  Testing.analyse_vhdl_and_verilog ~quiet:true ~show:true circuit;
  [%expect
    {|
    ("Icarus Verilog failed with" (error_code (Error (Exit_non_zero 4))))
    module temp (
        bar,
        foo,
        zoo,
        moo
    );

        input bar;
        input foo;
        output zoo;
        output [1:0] moo;

        wire [1:0] _13;
        wire [1:0] _10;
        wire [1:0] _8;
        wire [1:0] _11;
        wire [1:0] _14;
        wire [2:0] _12;
        wire _18;
        wire [2:0] _9;
        wire _16;
        wire _3;
        wire _5;
        wire [2:0] _7;
        wire _15;
        wire _17;
        wire _19;
        assign _13 = _12[2:1];
        assign _10 = _9[2:1];
        assign _8 = _7[2:1];
        assign _11 = _8 | _10;
        assign _14 = _11 | _13;
        foo
            #( .par(3),
               .far("baloo") )
            the_foo
            ( .foo(_5),
              .bar(_3),
              .zoo(_12[0:0]),
              .moo(_12[2:1]) );
        assign _18 = _12[0:0];
        foo
            #( .par(3) )
            the_foo_1
            ( .foo(_5),
              .bar(_3),
              .zoo(_9[0:0]),
              .moo(_9[2:1]) );
        assign _16 = _9[0:0];
        assign _3 = bar;
        assign _5 = foo;
        foo
            the_foo_2
            ( .foo(_5),
              .bar(_3),
              .zoo(_7[0:0]),
              .moo(_7[2:1]) );
        assign _15 = _7[0:0];
        assign _17 = _15 | _16;
        assign _19 = _17 | _18;
        assign zoo = _19;
        assign moo = _14;

    endmodule
    ("GHDL failed with" (error_code (Error (Exit_non_zero 1))))
    library ieee;
    use ieee.std_logic_1164.all;
    use ieee.numeric_std.all;

    entity temp is
        port (
            bar : in std_logic;
            foo : in std_logic;
            zoo : out std_logic;
            moo : out std_logic_vector(1 downto 0)
        );
    end entity;

    architecture rtl of temp is

        signal hc_13 : std_logic_vector(1 downto 0);
        signal hc_10 : std_logic_vector(1 downto 0);
        signal hc_8 : std_logic_vector(1 downto 0);
        signal hc_11 : std_logic_vector(1 downto 0);
        signal hc_14 : std_logic_vector(1 downto 0);
        signal hc_12 : std_logic_vector(2 downto 0);
        signal hc_18 : std_logic;
        signal hc_9 : std_logic_vector(2 downto 0);
        signal hc_16 : std_logic;
        signal hc_3 : std_logic;
        signal hc_5 : std_logic;
        signal hc_7 : std_logic_vector(2 downto 0);
        signal hc_15 : std_logic;
        signal hc_17 : std_logic;
        signal hc_19 : std_logic;

    begin

        hc_13 <= hc_12(2 downto 1);
        hc_10 <= hc_9(2 downto 1);
        hc_8 <= hc_7(2 downto 1);
        hc_11 <= hc_8 or hc_10;
        hc_14 <= hc_11 or hc_13;
        the_foo: entity work.foo (rtl)
            generic map ( par => 3,
                          far => "baloo" )
            port map ( foo => hc_5,
                       bar => hc_3,
                       zoo => hc_12(0),
                       moo => hc_12(2 downto 1) );
        hc_18 <= hc_12(0);
        the_foo_1: entity work.foo (rtl)
            generic map ( par => 3 )
            port map ( foo => hc_5,
                       bar => hc_3,
                       zoo => hc_9(0),
                       moo => hc_9(2 downto 1) );
        hc_16 <= hc_9(0);
        hc_3 <= bar;
        hc_5 <= foo;
        the_foo_2: entity work.foo (rtl)
            port map ( foo => hc_5,
                       bar => hc_3,
                       zoo => hc_7(0),
                       moo => hc_7(2 downto 1) );
        hc_15 <= hc_7(0);
        hc_17 <= hc_15 or hc_16;
        hc_19 <= hc_17 or hc_18;
        zoo <= hc_19;
        moo <= hc_14;

    end architecture;
    |}]
;;

let%expect_test "instantiation output corner case" =
  let module I = struct
    type 'a t =
      { foo : 'a
      ; bar : 'a
      }
    [@@deriving sexp_of, hardcaml]
  end
  in
  let module O = struct
    type 'a t = { zoo : 'a } [@@deriving sexp_of, hardcaml]
  end
  in
  let module C = Circuit.With_interface (I) (O) in
  let circuit =
    C.create_exn ~name:"temp" (fun (i : _ I.t) ->
      let module I = Instantiation.With_interface (I) (O) in
      I.create ~name:"foo" i)
  in
  Testing.analyse_vhdl_and_verilog ~quiet:true ~show:true circuit;
  [%expect
    {|
    ("Icarus Verilog failed with" (error_code (Error (Exit_non_zero 2))))
    module temp (
        bar,
        foo,
        zoo
    );

        input bar;
        input foo;
        output zoo;

        wire _2;
        wire _4;
        wire _7;
        wire _5;
        assign _2 = bar;
        assign _4 = foo;
        foo
            the_foo
            ( .foo(_4),
              .bar(_2),
              .zoo(_7) );
        assign _5 = _7;
        assign zoo = _5;

    endmodule
    ("GHDL failed with" (error_code (Error (Exit_non_zero 1))))
    library ieee;
    use ieee.std_logic_1164.all;
    use ieee.numeric_std.all;

    entity temp is
        port (
            bar : in std_logic;
            foo : in std_logic;
            zoo : out std_logic
        );
    end entity;

    architecture rtl of temp is

        signal hc_2 : std_logic;
        signal hc_4 : std_logic;
        signal hc_7 : std_logic;
        signal hc_5 : std_logic;

    begin

        hc_2 <= bar;
        hc_4 <= foo;
        the_foo: entity work.foo (rtl)
            port map ( foo => hc_4,
                       bar => hc_2,
                       zoo => hc_7 );
        hc_5 <= hc_7;
        zoo <= hc_5;

    end architecture;
    |}]
;;

let%expect_test "all parameter types" =
  let module I = struct
    type 'a t =
      { foo : 'a
      ; bar : 'a
      }
    [@@deriving sexp_of, hardcaml]
  end
  in
  let module O = struct
    type 'a t = { zoo : 'a } [@@deriving sexp_of, hardcaml]
  end
  in
  let module C = Circuit.With_interface (I) (O) in
  let config = { Rtl.Config.default with backend = Modelsim } in
  let circuit =
    C.create_exn ~name:"temp" (fun (i : _ I.t) ->
      let module I = Instantiation.With_interface (I) (O) in
      I.create
        ~name:"foo"
        ~parameters:
          [ Parameter.create ~name:"a" ~value:(Bit true)
          ; Parameter.create ~name:"a2" ~value:(Bit false)
          ; Parameter.create ~name:"b" ~value:(Bit_vector [ 1; 0 ])
          ; Parameter.create ~name:"c" ~value:(Bool true)
          ; Parameter.create ~name:"c2" ~value:(Bool false)
          ; Parameter.create ~name:"d" ~value:(Int 123)
          ; Parameter.create ~name:"e" ~value:(Real 1.24)
          ; Parameter.create ~name:"f" ~value:(Std_logic U)
          ; Parameter.create
              ~name:"g"
              ~value:(Std_logic_vector [ U; X; L0; L1; Z; W; L; H; Don't_care ])
          ; Parameter.create ~name:"h" ~value:(Std_ulogic W)
          ; Parameter.create
              ~name:"i"
              ~value:(Std_ulogic_vector [ U; X; L0; L1; Z; W; L; H; Don't_care ])
          ; Parameter.create ~name:"j" ~value:(String "foo")
          ]
        i)
  in
  Testing.analyse_vhdl_and_verilog ~quiet:true ~show:true ~config circuit;
  [%expect
    {|
    ("Icarus Verilog failed with" (error_code (Error (Exit_non_zero 3))))
    module temp (
        bar,
        foo,
        zoo
    );

        input bar;
        input foo;
        output zoo;

        wire _2;
        wire _4;
        wire _7;
        wire _5;
        assign _2 = bar;
        assign _4 = foo;
        foo
            #( .a(1'b1),
               .a2(1'b0),
               .b(2'b10),
               .c(1'b1),
               .c2(1'b0),
               .d(123),
               .e(1.240000),
               .f(4'd0),
               .g(9'bUX01ZWLH_),
               .h(4'd5),
               .i(9'bUX01ZWLH_),
               .j("foo") )
            the_foo
            ( .foo(_4),
              .bar(_2),
              .zoo(_7) );
        assign _5 = _7;
        assign zoo = _5;

    endmodule
    ("GHDL failed with" (error_code (Error (Exit_non_zero 1))))
    library ieee;
    use ieee.std_logic_1164.all;
    use ieee.numeric_std.all;

    entity temp is
        port (
            bar : in std_logic;
            foo : in std_logic;
            zoo : out std_logic
        );
    end entity;

    architecture rtl of temp is

        signal hc_2 : std_logic;
        signal hc_4 : std_logic;
        signal hc_7 : std_logic;
        signal hc_5 : std_logic;

    begin

        hc_2 <= bar;
        hc_4 <= foo;
        the_foo: entity work.foo (rtl)
            generic map ( a => '1',
                          a2 => '0',
                          b => "10",
                          c => true,
                          c2 => false,
                          d => 123,
                          e => 1.240000,
                          f => 'U',
                          g => std_logic_vector'("UX01ZWLH_"),
                          h => 'W',
                          i => std_ulogic_vector'("UX01ZWLH_"),
                          j => "foo" )
            port map ( foo => hc_4,
                       bar => hc_2,
                       zoo => hc_7 );
        hc_5 <= hc_7;
        zoo <= hc_5;

    end architecture;
    |}]
;;

let%expect_test "phantom input" =
  let module I = struct
    type 'a t =
      { foo : 'a
      ; bar : 'a
      }
    [@@deriving sexp_of, hardcaml]
  end
  in
  let module O = struct
    type 'a t = { zoo : 'a } [@@deriving sexp_of, hardcaml]
  end
  in
  let module C = Circuit.With_interface (I) (O) in
  let circuit = C.create_exn ~name:"temp" (fun (i : _ I.t) -> { O.zoo = i.foo }) in
  Testing.analyse_vhdl_and_verilog ~quiet:true ~show:true circuit;
  [%expect
    {|
    module temp (
        foo,
        bar,
        zoo
    );

        input foo;
        input bar;
        output zoo;

        wire _2;
        assign _2 = foo;
        assign zoo = _2;

    endmodule
    library ieee;
    use ieee.std_logic_1164.all;
    use ieee.numeric_std.all;

    entity temp is
        port (
            foo : in std_logic;
            bar : in std_logic;
            zoo : out std_logic
        );
    end entity;

    architecture rtl of temp is

        signal hc_2 : std_logic;

    begin

        hc_2 <= foo;
        zoo <= hc_2;

    end architecture;
    |}]
;;

(* Ensure (resolved) Std_{u}logic values are mapped to bit types in Verilog for the
   (default) Vivado compatibility mode.  Tests above show the mapping for Modelsim. *)
let%expect_test "vivado compatibility mode" =
  let module I = struct
    type 'a t =
      { foo : 'a
      ; bar : 'a
      }
    [@@deriving sexp_of, hardcaml]
  end
  in
  let module O = struct
    type 'a t = { zoo : 'a } [@@deriving sexp_of, hardcaml]
  end
  in
  let module C = Circuit.With_interface (I) (O) in
  let circuit ~with_dodgy_std_logic_parameter =
    C.create_exn ~name:"temp" (fun (i : _ I.t) ->
      let module I = Instantiation.With_interface (I) (O) in
      I.create
        ~name:"foo"
        ~parameters:
          ([ Parameter.create ~name:"a" ~value:(Std_logic L0)
           ; Parameter.create ~name:"b" ~value:(Std_logic L1)
           ; Parameter.create ~name:"c" ~value:(Std_logic L0)
           ; Parameter.create ~name:"d" ~value:(Std_logic L1)
           ]
           @
           if with_dodgy_std_logic_parameter
           then [ Parameter.create ~name:"e" ~value:(Std_logic U) ]
           else [])
        i)
  in
  let config = { Rtl.Config.default with backend = Vivado } in
  Testing.analyse_vhdl_and_verilog
    ~quiet:true
    ~show:true
    ~config
    (circuit ~with_dodgy_std_logic_parameter:false);
  [%expect
    {|
    ("Icarus Verilog failed with" (error_code (Error (Exit_non_zero 2))))
    module temp (
        bar,
        foo,
        zoo
    );

        input bar;
        input foo;
        output zoo;

        wire _2;
        wire _4;
        wire _7;
        wire _5;
        assign _2 = bar;
        assign _4 = foo;
        foo
            #( .a(1'b0),
               .b(1'b1),
               .c(1'b0),
               .d(1'b1) )
            the_foo
            ( .foo(_4),
              .bar(_2),
              .zoo(_7) );
        assign _5 = _7;
        assign zoo = _5;

    endmodule
    ("GHDL failed with" (error_code (Error (Exit_non_zero 1))))
    library ieee;
    use ieee.std_logic_1164.all;
    use ieee.numeric_std.all;

    entity temp is
        port (
            bar : in std_logic;
            foo : in std_logic;
            zoo : out std_logic
        );
    end entity;

    architecture rtl of temp is

        signal hc_2 : std_logic;
        signal hc_4 : std_logic;
        signal hc_7 : std_logic;
        signal hc_5 : std_logic;

    begin

        hc_2 <= bar;
        hc_4 <= foo;
        the_foo: entity work.foo (rtl)
            generic map ( a => '0',
                          b => '1',
                          c => '0',
                          d => '1' )
            port map ( foo => hc_4,
                       bar => hc_2,
                       zoo => hc_7 );
        hc_5 <= hc_7;
        zoo <= hc_5;

    end architecture;
    |}];
  require_does_raise (fun () ->
    Testing.analyse_vhdl_and_verilog
      ~quiet:true
      ~show:true
      ~config
      (circuit ~with_dodgy_std_logic_parameter:true));
  [%expect
    {|
    ("Error while writing circuit"
      (circuit_name temp)
      (hierarchy_path (temp))
      (exn (
        "[Rtl_ast] failed to create statement for signal"
        (signal (
          instantiation
          (width 1)
          ("work.foo(rtl){the_foo}"
            (parameters (
              (a (Std_logic 0))
              (b (Std_logic 1))
              (c (Std_logic 0))
              (d (Std_logic 1))
              (e (Std_logic U))))
            (inputs (
              (foo wire)
              (bar wire)))
            (outputs ((zoo 1))))))
        (exn ("Cannot map Std_logic value to Bit type" (v U))))))
    |}]
;;
