INFO: [VRFC 10-163] Analyzing VHDL file "P:/IUP/Projekty/Laby/IUP_Laby/RS232_2/RS232_2.srcs/sim_1/new/tb_div.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_div'
