#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Nov  5 17:41:43 2020
# Process ID: 6068
# Current directory: F:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.runs/design_1_edge_detector_0_2_synth_1
# Command line: vivado.exe -log design_1_edge_detector_0_2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_edge_detector_0_2.tcl
# Log file: F:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.runs/design_1_edge_detector_0_2_synth_1/design_1_edge_detector_0_2.vds
# Journal file: F:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.runs/design_1_edge_detector_0_2_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_edge_detector_0_2.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/course_s3_hls_5ev/vivado/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/course_s3_hls_5ev/hls/edge_detector'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/xilinx_2020.1/Vivado/2020.1/data/ip'.
Command: synth_design -top design_1_edge_detector_0_2 -part xczu5ev-sfvc784-1-i -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu5ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu5ev'
INFO: [Device 21-403] Loading part xczu5ev-sfvc784-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2288
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1583.043 ; gain = 78.641
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_edge_detector_0_2' [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ip/design_1_edge_detector_0_2/synth/design_1_edge_detector_0_2.v:58]
INFO: [Synth 8-6157] synthesizing module 'edge_detector' [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector.v:12]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_edge_detector_entry3' [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_edge_detector_entry3.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_edge_detector_entry3' (1#1) [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_edge_detector_entry3.v:10]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_edge_detector_entry16' [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_edge_detector_entry16.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_edge_detector_entry16' (2#1) [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_edge_detector_entry16.v:10]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_Block_ZN2xf2cv6ScalarILi3E7ap_uintILi24EEEC2Ev_exit_i5067_proc' [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_Block_ZN2xf2cv6ScalarILi3E7ap_uintILi24EEEC2Ev_exit_i5067_proc.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_Block_ZN2xf2cv6ScalarILi3E7ap_uintILi24EEEC2Ev_exit_i5067_proc' (3#1) [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_Block_ZN2xf2cv6ScalarILi3E7ap_uintILi24EEEC2Ev_exit_i5067_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_Loop_loop_height_proc14' [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_Loop_loop_height_proc14.v:10]
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_state2 bound to: 6'b000010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 6'b000100 
	Parameter ap_ST_fsm_state5 bound to: 6'b001000 
	Parameter ap_ST_fsm_state6 bound to: 6'b010000 
	Parameter ap_ST_fsm_state7 bound to: 6'b100000 
INFO: [Synth 8-6157] synthesizing module 'regslice_both' [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'regslice_both' (4#1) [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-6157] synthesizing module 'regslice_both__parameterized0' [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'regslice_both__parameterized0' (4#1) [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-6157] synthesizing module 'regslice_both__parameterized1' [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'regslice_both__parameterized1' (4#1) [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_Loop_loop_height_proc14' (5#1) [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_Loop_loop_height_proc14.v:10]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_xfrgb2gray_1080_1920_s' [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_xfrgb2gray_1080_1920_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state9 bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'edge_detector_mul_mul_15ns_8ns_22_4_1' [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_mul_mul_15ns_8ns_22_4_1.v:32]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 15 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'edge_detector_mul_mul_15ns_8ns_22_4_1_DSP48_0' [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_mul_mul_15ns_8ns_22_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_mul_mul_15ns_8ns_22_4_1_DSP48_0' (6#1) [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_mul_mul_15ns_8ns_22_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_mul_mul_15ns_8ns_22_4_1' (7#1) [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_mul_mul_15ns_8ns_22_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_mac_muladd_13ns_8ns_22ns_22_4_1' [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_mac_muladd_13ns_8ns_22ns_22_4_1.v:46]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 13 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'edge_detector_mac_muladd_13ns_8ns_22ns_22_4_1_DSP48_1' [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_mac_muladd_13ns_8ns_22ns_22_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_mac_muladd_13ns_8ns_22ns_22_4_1_DSP48_1' (8#1) [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_mac_muladd_13ns_8ns_22ns_22_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_mac_muladd_13ns_8ns_22ns_22_4_1' (9#1) [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_mac_muladd_13ns_8ns_22ns_22_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_mac_muladd_16ns_8ns_22ns_23_4_1' [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_mac_muladd_16ns_8ns_22ns_23_4_1.v:46]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'edge_detector_mac_muladd_16ns_8ns_22ns_23_4_1_DSP48_2' [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_mac_muladd_16ns_8ns_22ns_23_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_mac_muladd_16ns_8ns_22ns_23_4_1_DSP48_2' (10#1) [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_mac_muladd_16ns_8ns_22ns_23_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_mac_muladd_16ns_8ns_22ns_23_4_1' (11#1) [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_mac_muladd_16ns_8ns_22ns_23_4_1.v:46]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_xfrgb2gray_1080_1920_s' (12#1) [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_xfrgb2gray_1080_1920_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_xFSobelFilter3x3_0_0_1080_1920_1_0_0_1_1_1_1920_false_s' [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_xFSobelFilter3x3_0_0_1080_1920_1_0_0_1_1_1_1920_false_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 6'b000010 
	Parameter ap_ST_fsm_state4 bound to: 6'b000100 
	Parameter ap_ST_fsm_state5 bound to: 6'b001000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 6'b010000 
	Parameter ap_ST_fsm_state10 bound to: 6'b100000 
INFO: [Synth 8-6157] synthesizing module 'edge_detector_xFSobelFilter3x3_0_0_1080_1920_1_0_0_1_1_1_1920_false_s_buf_0_V' [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_xFSobelFilter3x3_0_0_1080_1920_1_0_0_1_1_1_1920_false_s_buf_0_V.v:46]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 1920 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'edge_detector_xFSobelFilter3x3_0_0_1080_1920_1_0_0_1_1_1_1920_false_s_buf_0_V_ram' [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_xFSobelFilter3x3_0_0_1080_1920_1_0_0_1_1_1_1920_false_s_buf_0_V.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1920 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_xFSobelFilter3x3_0_0_1080_1920_1_0_0_1_1_1_1920_false_s_buf_0_V_ram' (13#1) [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_xFSobelFilter3x3_0_0_1080_1920_1_0_0_1_1_1_1920_false_s_buf_0_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_xFSobelFilter3x3_0_0_1080_1920_1_0_0_1_1_1_1920_false_s_buf_0_V' (14#1) [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_xFSobelFilter3x3_0_0_1080_1920_1_0_0_1_1_1_1920_false_s_buf_0_V.v:46]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_xFSobel3x3_1_1_0_0_s' [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_xFSobel3x3_1_1_0_0_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_xFGradientX3x3_0_0_s' [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_xFGradientX3x3_0_0_s.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_xFGradientX3x3_0_0_s.v:61]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_xFGradientX3x3_0_0_s.v:77]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_xFGradientX3x3_0_0_s' (15#1) [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_xFGradientX3x3_0_0_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_xFGradientY3x3_0_0_s' [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_xFGradientY3x3_0_0_s.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_xFGradientY3x3_0_0_s.v:61]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_xFGradientY3x3_0_0_s.v:77]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_xFGradientY3x3_0_0_s' (16#1) [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_xFGradientY3x3_0_0_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_xFSobel3x3_1_1_0_0_s' (17#1) [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_xFSobel3x3_1_1_0_0_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_mux_32_8_1_1' [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_mux_32_8_1_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_mux_32_8_1_1' (18#1) [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_mux_32_8_1_1.v:8]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_xFSobelFilter3x3_0_0_1080_1920_1_0_0_1_1_1_1920_false_s.v:1051]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_xFSobelFilter3x3_0_0_1080_1920_1_0_0_1_1_1_1920_false_s.v:1053]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_xFSobelFilter3x3_0_0_1080_1920_1_0_0_1_1_1_1920_false_s.v:1055]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_xFSobelFilter3x3_0_0_1080_1920_1_0_0_1_1_1_1920_false_s.v:1057]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_xFSobelFilter3x3_0_0_1080_1920_1_0_0_1_1_1_1920_false_s' (19#1) [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_xFSobelFilter3x3_0_0_1080_1920_1_0_0_1_1_1_1920_false_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_AddWeightedKernel_1080_1920_s' [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_AddWeightedKernel_1080_1920_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state4 bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_AddWeightedKernel_1080_1920_s' (20#1) [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_AddWeightedKernel_1080_1920_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_thresholding_1080_1920_s' [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_thresholding_1080_1920_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0010 
	Parameter ap_ST_fsm_state4 bound to: 4'b0100 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 4'b1000 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_thresholding_1080_1920_s.v:482]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_thresholding_1080_1920_s' (21#1) [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_thresholding_1080_1920_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_xfgray2rgb_1080_1920_s' [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_xfgray2rgb_1080_1920_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state4 bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_xfgray2rgb_1080_1920_s' (22#1) [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_xfgray2rgb_1080_1920_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_Loop_loop_height_proc1315' [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_Loop_loop_height_proc1315.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state6 bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_Loop_loop_height_proc1315' (23#1) [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_Loop_loop_height_proc1315.v:10]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_fifo_w8_d2_S' [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_fifo_w8_d2_S.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'edge_detector_fifo_w8_d2_S_shiftReg' [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_fifo_w8_d2_S.v:8]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_fifo_w8_d2_S_shiftReg' (24#1) [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_fifo_w8_d2_S.v:8]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_fifo_w8_d2_S' (25#1) [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_fifo_w8_d2_S.v:42]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_fifo_w8_d5_S' [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_fifo_w8_d5_S.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0101 
INFO: [Synth 8-6157] synthesizing module 'edge_detector_fifo_w8_d5_S_shiftReg' [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_fifo_w8_d5_S.v:8]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0101 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_fifo_w8_d5_S_shiftReg' (26#1) [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_fifo_w8_d5_S.v:8]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_fifo_w8_d5_S' (27#1) [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_fifo_w8_d5_S.v:42]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_fifo_w24_d1920_A' [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_fifo_w24_d1920_A.v:8]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
	Parameter DEPTH bound to: 1919 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_fifo_w24_d1920_A' (28#1) [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_fifo_w24_d1920_A.v:8]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_fifo_w8_d1920_A' [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_fifo_w8_d1920_A.v:8]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
	Parameter DEPTH bound to: 1919 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_fifo_w8_d1920_A' (29#1) [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_fifo_w8_d1920_A.v:8]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_start_for_edge_detector_entry16_U0' [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_start_for_edge_detector_entry16_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'edge_detector_start_for_edge_detector_entry16_U0_shiftReg' [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_start_for_edge_detector_entry16_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_start_for_edge_detector_entry16_U0_shiftReg' (30#1) [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_start_for_edge_detector_entry16_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_start_for_edge_detector_entry16_U0' (31#1) [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_start_for_edge_detector_entry16_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_start_for_Block_ZN2xf2cv6ScalarILi3E7ap_uintILi24EEEC2Ev_exit_i5067_proc_U0' [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_start_for_Block_ZN2xf2cv6ScalarILi3E7ap_uintILi24EEEC2Ev_exit_i5067_proc_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'edge_detector_start_for_Block_ZN2xf2cv6ScalarILi3E7ap_uintILi24EEEC2Ev_exit_i5067_proc_U0_shiftReg' [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_start_for_Block_ZN2xf2cv6ScalarILi3E7ap_uintILi24EEEC2Ev_exit_i5067_proc_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_start_for_Block_ZN2xf2cv6ScalarILi3E7ap_uintILi24EEEC2Ev_exit_i5067_proc_U0_shiftReg' (32#1) [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_start_for_Block_ZN2xf2cv6ScalarILi3E7ap_uintILi24EEEC2Ev_exit_i5067_proc_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_start_for_Block_ZN2xf2cv6ScalarILi3E7ap_uintILi24EEEC2Ev_exit_i5067_proc_U0' (33#1) [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_start_for_Block_ZN2xf2cv6ScalarILi3E7ap_uintILi24EEEC2Ev_exit_i5067_proc_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_start_for_thresholding_1080_1920_U0' [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_start_for_thresholding_1080_1920_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
INFO: [Synth 8-6157] synthesizing module 'edge_detector_start_for_thresholding_1080_1920_U0_shiftReg' [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_start_for_thresholding_1080_1920_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_start_for_thresholding_1080_1920_U0_shiftReg' (34#1) [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_start_for_thresholding_1080_1920_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_start_for_thresholding_1080_1920_U0' (35#1) [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_start_for_thresholding_1080_1920_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_start_for_xfrgb2gray_1080_1920_U0' [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_start_for_xfrgb2gray_1080_1920_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'edge_detector_start_for_xfrgb2gray_1080_1920_U0_shiftReg' [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_start_for_xfrgb2gray_1080_1920_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_start_for_xfrgb2gray_1080_1920_U0_shiftReg' (36#1) [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_start_for_xfrgb2gray_1080_1920_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_start_for_xfrgb2gray_1080_1920_U0' (37#1) [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_start_for_xfrgb2gray_1080_1920_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_start_for_xFSobelFilter3x3_0_0_1080_1920_1_0_0_1_1_1_1920_false_U0' [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_start_for_xFSobelFilter3x3_0_0_1080_1920_1_0_0_1_1_1_1920_false_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'edge_detector_start_for_xFSobelFilter3x3_0_0_1080_1920_1_0_0_1_1_1_1920_false_U0_shiftReg' [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_start_for_xFSobelFilter3x3_0_0_1080_1920_1_0_0_1_1_1_1920_false_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_start_for_xFSobelFilter3x3_0_0_1080_1920_1_0_0_1_1_1_1920_false_U0_shiftReg' (38#1) [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_start_for_xFSobelFilter3x3_0_0_1080_1920_1_0_0_1_1_1_1920_false_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_start_for_xFSobelFilter3x3_0_0_1080_1920_1_0_0_1_1_1_1920_false_U0' (39#1) [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_start_for_xFSobelFilter3x3_0_0_1080_1920_1_0_0_1_1_1_1920_false_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_start_for_AddWeightedKernel_1080_1920_U0' [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_start_for_AddWeightedKernel_1080_1920_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'edge_detector_start_for_AddWeightedKernel_1080_1920_U0_shiftReg' [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_start_for_AddWeightedKernel_1080_1920_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_start_for_AddWeightedKernel_1080_1920_U0_shiftReg' (40#1) [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_start_for_AddWeightedKernel_1080_1920_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_start_for_AddWeightedKernel_1080_1920_U0' (41#1) [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_start_for_AddWeightedKernel_1080_1920_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_start_for_xfgray2rgb_1080_1920_U0' [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_start_for_xfgray2rgb_1080_1920_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'edge_detector_start_for_xfgray2rgb_1080_1920_U0_shiftReg' [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_start_for_xfgray2rgb_1080_1920_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_start_for_xfgray2rgb_1080_1920_U0_shiftReg' (42#1) [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_start_for_xfgray2rgb_1080_1920_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_start_for_xfgray2rgb_1080_1920_U0' (43#1) [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_start_for_xfgray2rgb_1080_1920_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_start_for_Loop_loop_height_proc1315_U0' [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_start_for_Loop_loop_height_proc1315_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'edge_detector_start_for_Loop_loop_height_proc1315_U0_shiftReg' [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_start_for_Loop_loop_height_proc1315_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_start_for_Loop_loop_height_proc1315_U0_shiftReg' (44#1) [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_start_for_Loop_loop_height_proc1315_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_start_for_Loop_loop_height_proc1315_U0' (45#1) [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector_start_for_Loop_loop_height_proc1315_U0.v:42]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector' (46#1) [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/5341/hdl/verilog/edge_detector.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_edge_detector_0_2' (47#1) [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ip/design_1_edge_detector_0_2/synth/design_1_edge_detector_0_2.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1669.125 ; gain = 164.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1687.062 ; gain = 182.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1687.062 ; gain = 182.660
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 1687.062 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ip/design_1_edge_detector_0_2/constraints/edge_detector_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [f:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ip/design_1_edge_detector_0_2/constraints/edge_detector_ooc.xdc] for cell 'inst'
Parsing XDC File [F:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.runs/design_1_edge_detector_0_2_synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.runs/design_1_edge_detector_0_2_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1810.680 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1810.680 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1810.680 ; gain = 306.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu5ev-sfvc784-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1810.680 ; gain = 306.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  F:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.runs/design_1_edge_detector_0_2_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1810.680 ; gain = 306.277
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"edge_detector_xFSobelFilter3x3_0_0_1080_1920_1_0_0_1_1_1_1920_false_s_buf_0_V_ram:/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "edge_detector_xFSobelFilter3x3_0_0_1080_1920_1_0_0_1_1_1_1920_false_s_buf_0_V_ram:/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"edge_detector_fifo_w24_d1920_A:/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "edge_detector_fifo_w24_d1920_A:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 6 for RAM "edge_detector_fifo_w24_d1920_A:/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"edge_detector_fifo_w8_d1920_A:/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "edge_detector_fifo_w8_d1920_A:/mem_reg"
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1810.680 ; gain = 306.277
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/Loop_loop_height_proc1315_U0/regslice_both_dst_V_id_V_U' (regslice_both__parameterized1) to 'inst/Loop_loop_height_proc1315_U0/regslice_both_dst_V_dest_V_U'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 27    
	   4 Input   11 Bit       Adders := 4     
	   3 Input   10 Bit       Adders := 4     
	   2 Input    9 Bit       Adders := 8     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 9     
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
+---Registers : 
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 11    
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 25    
	                8 Bit    Registers := 33    
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 12    
	                2 Bit    Registers := 27    
	                1 Bit    Registers := 179   
+---RAMs : 
	              44K Bit	(1919 X 24 bit)          RAMs := 2     
	              15K Bit	(1920 X 8 bit)          RAMs := 3     
	              14K Bit	(1919 X 8 bit)          RAMs := 5     
+---Muxes : 
	   3 Input   32 Bit        Muxes := 2     
	   6 Input   32 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 4     
	   4 Input   13 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 32    
	   2 Input    8 Bit        Muxes := 26    
	   3 Input    6 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 6     
	   6 Input    3 Bit        Muxes := 3     
	   3 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 30    
	   4 Input    2 Bit        Muxes := 13    
	   3 Input    2 Bit        Muxes := 3     
	   5 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 162   
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mul_mul_15ns_8ns_22_4_1_U16/edge_detector_mul_mul_15ns_8ns_22_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((A:0x2646)'*B2)'.
DSP Report: register mul_mul_15ns_8ns_22_4_1_U16/edge_detector_mul_mul_15ns_8ns_22_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_15ns_8ns_22_4_1_U16/edge_detector_mul_mul_15ns_8ns_22_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_15ns_8ns_22_4_1_U16/edge_detector_mul_mul_15ns_8ns_22_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_15ns_8ns_22_4_1_U16/edge_detector_mul_mul_15ns_8ns_22_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_15ns_8ns_22_4_1_U16/edge_detector_mul_mul_15ns_8ns_22_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_15ns_8ns_22_4_1_U16/edge_detector_mul_mul_15ns_8ns_22_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_15ns_8ns_22_4_1_U16/edge_detector_mul_mul_15ns_8ns_22_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_15ns_8ns_22_4_1_U16/edge_detector_mul_mul_15ns_8ns_22_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_15ns_8ns_22_4_1_U16/edge_detector_mul_mul_15ns_8ns_22_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_15ns_8ns_22_4_1_U16/edge_detector_mul_mul_15ns_8ns_22_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_13ns_8ns_22ns_22_4_1_U17/edge_detector_mac_muladd_13ns_8ns_22ns_22_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+((A:0xe98)'*B'')')'.
DSP Report: register mac_muladd_13ns_8ns_22ns_22_4_1_U17/edge_detector_mac_muladd_13ns_8ns_22ns_22_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_13ns_8ns_22ns_22_4_1_U17/edge_detector_mac_muladd_13ns_8ns_22ns_22_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_13ns_8ns_22ns_22_4_1_U17/edge_detector_mac_muladd_13ns_8ns_22ns_22_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_13ns_8ns_22ns_22_4_1_U17/edge_detector_mac_muladd_13ns_8ns_22ns_22_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_13ns_8ns_22ns_22_4_1_U17/edge_detector_mac_muladd_13ns_8ns_22ns_22_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_13ns_8ns_22ns_22_4_1_U17/edge_detector_mac_muladd_13ns_8ns_22ns_22_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_13ns_8ns_22ns_22_4_1_U17/edge_detector_mac_muladd_13ns_8ns_22ns_22_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_13ns_8ns_22ns_22_4_1_U17/edge_detector_mac_muladd_13ns_8ns_22ns_22_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_13ns_8ns_22ns_22_4_1_U17/edge_detector_mac_muladd_13ns_8ns_22ns_22_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_13ns_8ns_22ns_22_4_1_U17/edge_detector_mac_muladd_13ns_8ns_22ns_22_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_13ns_8ns_22ns_22_4_1_U17/edge_detector_mac_muladd_13ns_8ns_22ns_22_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_13ns_8ns_22ns_22_4_1_U17/edge_detector_mac_muladd_13ns_8ns_22ns_22_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_13ns_8ns_22ns_22_4_1_U17/edge_detector_mac_muladd_13ns_8ns_22ns_22_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_13ns_8ns_22ns_22_4_1_U17/edge_detector_mac_muladd_13ns_8ns_22ns_22_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16ns_8ns_22ns_23_4_1_U18/edge_detector_mac_muladd_16ns_8ns_22ns_23_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C+((A:0x4b23)'*B'')')'.
DSP Report: register mac_muladd_16ns_8ns_22ns_23_4_1_U18/edge_detector_mac_muladd_16ns_8ns_22ns_23_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16ns_8ns_22ns_23_4_1_U18/edge_detector_mac_muladd_16ns_8ns_22ns_23_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16ns_8ns_22ns_23_4_1_U18/edge_detector_mac_muladd_16ns_8ns_22ns_23_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16ns_8ns_22ns_23_4_1_U18/edge_detector_mac_muladd_16ns_8ns_22ns_23_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16ns_8ns_22ns_23_4_1_U18/edge_detector_mac_muladd_16ns_8ns_22ns_23_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_16ns_8ns_22ns_23_4_1_U18/edge_detector_mac_muladd_16ns_8ns_22ns_23_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16ns_8ns_22ns_23_4_1_U18/edge_detector_mac_muladd_16ns_8ns_22ns_23_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16ns_8ns_22ns_23_4_1_U18/edge_detector_mac_muladd_16ns_8ns_22ns_23_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16ns_8ns_22ns_23_4_1_U18/edge_detector_mac_muladd_16ns_8ns_22ns_23_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16ns_8ns_22ns_23_4_1_U18/edge_detector_mac_muladd_16ns_8ns_22ns_23_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16ns_8ns_22ns_23_4_1_U18/edge_detector_mac_muladd_16ns_8ns_22ns_23_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16ns_8ns_22ns_23_4_1_U18/edge_detector_mac_muladd_16ns_8ns_22ns_23_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16ns_8ns_22ns_23_4_1_U18/edge_detector_mac_muladd_16ns_8ns_22ns_23_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16ns_8ns_22ns_23_4_1_U18/edge_detector_mac_muladd_16ns_8ns_22ns_23_4_1_DSP48_2_U/p_reg_reg.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/xFSobelFilter3x3_0_0_1080_1920_1_0_0_1_1_1_1920_false_U0/buf_0_V_U/edge_detector_xFSobelFilter3x3_0_0_1080_1920_1_0_0_1_1_1_1920_false_s_buf_0_V_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/xFSobelFilter3x3_0_0_1080_1920_1_0_0_1_1_1_1920_false_U0/buf_0_V_U/edge_detector_xFSobelFilter3x3_0_0_1080_1920_1_0_0_1_1_1_1920_false_s_buf_0_V_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/xFSobelFilter3x3_0_0_1080_1920_1_0_0_1_1_1_1920_false_U0/buf_1_V_U/edge_detector_xFSobelFilter3x3_0_0_1080_1920_1_0_0_1_1_1_1920_false_s_buf_0_V_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/xFSobelFilter3x3_0_0_1080_1920_1_0_0_1_1_1_1920_false_U0/buf_1_V_U/edge_detector_xFSobelFilter3x3_0_0_1080_1920_1_0_0_1_1_1_1920_false_s_buf_0_V_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/xFSobelFilter3x3_0_0_1080_1920_1_0_0_1_1_1_1920_false_U0/buf_2_V_U/edge_detector_xFSobelFilter3x3_0_0_1080_1920_1_0_0_1_1_1_1920_false_s_buf_0_V_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/xFSobelFilter3x3_0_0_1080_1920_1_0_0_1_1_1_1920_false_U0/buf_2_V_U/edge_detector_xFSobelFilter3x3_0_0_1080_1920_1_0_0_1_1_1_1920_false_s_buf_0_V_ram_U/ram_reg"
INFO: [Synth 8-7124] RAM ("inst/srcImg_data_U/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/srcImg_data_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "inst/srcImg_data_U/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 6 for RAM "inst/srcImg_data_U/mem_reg"
INFO: [Synth 8-7124] RAM ("inst/grayImg_data_U/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/grayImg_data_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/grayImg_data_U/mem_reg"
INFO: [Synth 8-7124] RAM ("inst/sobelImg_x_data_U/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/sobelImg_x_data_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/sobelImg_x_data_U/mem_reg"
INFO: [Synth 8-7124] RAM ("inst/sobelImg_y_data_U/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/sobelImg_y_data_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/sobelImg_y_data_U/mem_reg"
INFO: [Synth 8-7124] RAM ("inst/sobelImg_data_U/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/sobelImg_data_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/sobelImg_data_U/mem_reg"
INFO: [Synth 8-7124] RAM ("inst/thresholdImg_data_U/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/thresholdImg_data_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/thresholdImg_data_U/mem_reg"
INFO: [Synth 8-7124] RAM ("inst/rgbSobel_data_U/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rgbSobel_data_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "inst/rgbSobel_data_U/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 6 for RAM "inst/rgbSobel_data_U/mem_reg"
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1810.680 ; gain = 306.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name | RTL Object                                                                                                                                                     | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst        | xFSobelFilter3x3_0_0_1080_1920_1_0_0_1_1_1_1920_false_U0/buf_0_V_U/edge_detector_xFSobelFilter3x3_0_0_1080_1920_1_0_0_1_1_1_1920_false_s_buf_0_V_ram_U/ram_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | xFSobelFilter3x3_0_0_1080_1920_1_0_0_1_1_1_1920_false_U0/buf_1_V_U/edge_detector_xFSobelFilter3x3_0_0_1080_1920_1_0_0_1_1_1_1920_false_s_buf_0_V_ram_U/ram_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | xFSobelFilter3x3_0_0_1080_1920_1_0_0_1_1_1_1920_false_U0/buf_2_V_U/edge_detector_xFSobelFilter3x3_0_0_1080_1920_1_0_0_1_1_1_1920_false_s_buf_0_V_ram_U/ram_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | srcImg_data_U/mem_reg                                                                                                                                          | 1 K x 24(READ_FIRST)   | W |   | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst        | grayImg_data_U/mem_reg                                                                                                                                         | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | sobelImg_x_data_U/mem_reg                                                                                                                                      | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | sobelImg_y_data_U/mem_reg                                                                                                                                      | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | sobelImg_data_U/mem_reg                                                                                                                                        | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | thresholdImg_data_U/mem_reg                                                                                                                                    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | rgbSobel_data_U/mem_reg                                                                                                                                        | 1 K x 24(READ_FIRST)   | W |   | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping	Report (see note below)
+----------------------------------------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                   | DSP Mapping             | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|edge_detector_mul_mul_15ns_8ns_22_4_1_DSP48_0 | ((A:0x2646)'*B2)'       | 8      | 15     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|edge_detector_xfrgb2gray_1080_1920_s          | (C+((A:0xe98)'*B'')')'  | 27     | 18     | 23     | -      | 22     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|edge_detector_xfrgb2gray_1080_1920_s          | (C+((A:0x4b23)'*B'')')' | 27     | 18     | 23     | -      | 46     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
+----------------------------------------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 2428.961 ; gain = 924.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5556] The block RAM "inst/srcImg_data_U/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/srcImg_data_U/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "inst/srcImg_data_U/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 6 for RAM "inst/srcImg_data_U/mem_reg"
INFO: [Synth 8-5556] The block RAM "inst/rgbSobel_data_U/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/rgbSobel_data_U/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "inst/rgbSobel_data_U/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 6 for RAM "inst/rgbSobel_data_U/mem_reg"
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 2510.906 ; gain = 1006.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name | RTL Object                                                                                                                                                     | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst        | xFSobelFilter3x3_0_0_1080_1920_1_0_0_1_1_1_1920_false_U0/buf_0_V_U/edge_detector_xFSobelFilter3x3_0_0_1080_1920_1_0_0_1_1_1_1920_false_s_buf_0_V_ram_U/ram_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | xFSobelFilter3x3_0_0_1080_1920_1_0_0_1_1_1_1920_false_U0/buf_1_V_U/edge_detector_xFSobelFilter3x3_0_0_1080_1920_1_0_0_1_1_1_1920_false_s_buf_0_V_ram_U/ram_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | xFSobelFilter3x3_0_0_1080_1920_1_0_0_1_1_1_1920_false_U0/buf_2_V_U/edge_detector_xFSobelFilter3x3_0_0_1080_1920_1_0_0_1_1_1_1920_false_s_buf_0_V_ram_U/ram_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | srcImg_data_U/mem_reg                                                                                                                                          | 1 K x 24(READ_FIRST)   | W |   | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst        | grayImg_data_U/mem_reg                                                                                                                                         | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | sobelImg_x_data_U/mem_reg                                                                                                                                      | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | sobelImg_y_data_U/mem_reg                                                                                                                                      | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | sobelImg_data_U/mem_reg                                                                                                                                        | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | thresholdImg_data_U/mem_reg                                                                                                                                    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst        | rgbSobel_data_U/mem_reg                                                                                                                                        | 1 K x 24(READ_FIRST)   | W |   | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/xFSobelFilter3x3_0_0_1080_1920_1_0_0_1_1_1_1920_false_U0/buf_0_V_U/edge_detector_xFSobelFilter3x3_0_0_1080_1920_1_0_0_1_1_1_1920_false_s_buf_0_V_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/xFSobelFilter3x3_0_0_1080_1920_1_0_0_1_1_1_1920_false_U0/buf_1_V_U/edge_detector_xFSobelFilter3x3_0_0_1080_1920_1_0_0_1_1_1_1920_false_s_buf_0_V_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/xFSobelFilter3x3_0_0_1080_1920_1_0_0_1_1_1_1920_false_U0/buf_2_V_U/edge_detector_xFSobelFilter3x3_0_0_1080_1920_1_0_0_1_1_1_1920_false_s_buf_0_V_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/srcImg_data_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/srcImg_data_U/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grayImg_data_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/sobelImg_x_data_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/sobelImg_y_data_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/sobelImg_data_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/thresholdImg_data_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rgbSobel_data_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rgbSobel_data_U/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 2528.863 ; gain = 1024.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 2528.863 ; gain = 1024.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 2528.863 ; gain = 1024.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 2528.863 ; gain = 1024.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 2528.863 ; gain = 1024.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 2528.863 ; gain = 1024.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 2528.863 ; gain = 1024.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------+----------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name   | RTL Name                                                       | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------+----------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|edge_detector | xfrgb2gray_1080_1920_U0/icmp_ln65_reg_167_pp0_iter5_reg_reg[0] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+--------------+----------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | SRL_SIG_reg[4] | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__1     | SRL_SIG_reg[2] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |    44|
|2     |DSP_ALU         |     3|
|3     |DSP_A_B_DATA    |     3|
|5     |DSP_C_DATA      |     3|
|7     |DSP_MULTIPLIER  |     3|
|8     |DSP_M_DATA      |     3|
|9     |DSP_OUTPUT      |     3|
|10    |DSP_PREADD      |     3|
|11    |DSP_PREADD_DATA |     3|
|12    |LUT1            |    42|
|13    |LUT2            |   159|
|14    |LUT3            |   323|
|15    |LUT4            |   268|
|16    |LUT5            |   265|
|17    |LUT6            |   338|
|18    |RAMB18E2        |    10|
|20    |RAMB36E2        |     2|
|21    |SRL16E          |     9|
|22    |FDRE            |  1046|
|23    |FDSE            |    33|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 2528.863 ; gain = 1024.461
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 2528.863 ; gain = 900.844
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 2528.863 ; gain = 1024.461
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 2531.742 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 47 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2537.973 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
181 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:56 ; elapsed = 00:01:02 . Memory (MB): peak = 2537.973 ; gain = 1477.105
INFO: [Common 17-1381] The checkpoint 'F:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.runs/design_1_edge_detector_0_2_synth_1/design_1_edge_detector_0_2.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_edge_detector_0_2, cache-ID = cc1a8eb9d2e5010f
INFO: [Coretcl 2-1174] Renamed 55 cell refs.
INFO: [Common 17-1381] The checkpoint 'F:/course_s3_hls_5ev/vivado/11_edge_detector/edge_detector.runs/design_1_edge_detector_0_2_synth_1/design_1_edge_detector_0_2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_edge_detector_0_2_utilization_synth.rpt -pb design_1_edge_detector_0_2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov  5 17:42:54 2020...
