{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1586652351037 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1586652351045 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 11 22:15:50 2020 " "Processing started: Sat Apr 11 22:15:50 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1586652351045 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586652351045 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MultiFKlok -c MultiFKlok " "Command: quartus_map --read_settings_files=on --write_settings_files=off MultiFKlok -c MultiFKlok" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586652351045 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1586652351454 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1586652351455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "x28_31counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file x28_31counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 X28_31Counter-Behavioral " "Found design unit 1: X28_31Counter-Behavioral" {  } { { "X28_31Counter.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/X28_31Counter.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652361992 ""} { "Info" "ISGN_ENTITY_NAME" "1 X28_31Counter " "Found entity 1: X28_31Counter" {  } { { "X28_31Counter.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/X28_31Counter.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652361992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586652361992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wekkerfunctie_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wekkerfunctie_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alarm_clock_func-Structural " "Found design unit 1: alarm_clock_func-Structural" {  } { { "Wekkerfunctie_top.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/Wekkerfunctie_top.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652361993 ""} { "Info" "ISGN_ENTITY_NAME" "1 alarm_clock_func " "Found entity 1: alarm_clock_func" {  } { { "Wekkerfunctie_top.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/Wekkerfunctie_top.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652361993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586652361993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "weergavemodule.vhd 2 1 " "Found 2 design units, including 1 entities, in source file weergavemodule.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_module-Structural " "Found design unit 1: display_module-Structural" {  } { { "WeergaveModule.VHD" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/WeergaveModule.VHD" 81 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652361995 ""} { "Info" "ISGN_ENTITY_NAME" "1 display_module " "Found entity 1: display_module" {  } { { "WeergaveModule.VHD" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/WeergaveModule.VHD" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652361995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586652361995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_synccounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_synccounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_640x480-vga_640x480 " "Found design unit 1: vga_640x480-vga_640x480" {  } { { "vga_synccounter.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/vga_synccounter.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652361997 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_640x480 " "Found entity 1: vga_640x480" {  } { { "vga_synccounter.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/vga_synccounter.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652361997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586652361997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_prom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_prom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prom_DMH-prom_DMH " "Found design unit 1: prom_DMH-prom_DMH" {  } { { "vga_prom.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/vga_prom.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652361998 ""} { "Info" "ISGN_ENTITY_NAME" "1 prom_DMH " "Found entity 1: prom_DMH" {  } { { "vga_prom.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/vga_prom.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652361998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586652361998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_initials_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_initials_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA-structural " "Found design unit 1: VGA-structural" {  } { { "vga_initials_top.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/vga_initials_top.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652361999 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "vga_initials_top.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/vga_initials_top.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652361999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586652361999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_contentplacement.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_contentplacement.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_initials-vga_initials " "Found design unit 1: vga_initials-vga_initials" {  } { { "vga_contentplacement.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652362001 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_initials " "Found entity 1: vga_initials" {  } { { "vga_contentplacement.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652362001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586652362001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uren.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uren.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UREN-Behavioral " "Found design unit 1: UREN-Behavioral" {  } { { "UREN.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/UREN.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652362003 ""} { "Info" "ISGN_ENTITY_NAME" "1 UREN " "Found entity 1: UREN" {  } { { "UREN.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/UREN.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652362003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586652362003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timerfunctie_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timerfunctie_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer_func-Structural " "Found design unit 1: timer_func-Structural" {  } { { "Timerfunctie_top.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/Timerfunctie_top.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652362004 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer_func " "Found entity 1: timer_func" {  } { { "Timerfunctie_top.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/Timerfunctie_top.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652362004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586652362004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tijdsfunctie_besturing.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tijdsfunctie_besturing.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 besturing-Behavioral " "Found design unit 1: besturing-Behavioral" {  } { { "tijdsfunctie_besturing.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/tijdsfunctie_besturing.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652362006 ""} { "Info" "ISGN_ENTITY_NAME" "1 besturing " "Found entity 1: besturing" {  } { { "tijdsfunctie_besturing.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/tijdsfunctie_besturing.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652362006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586652362006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tijdsfunctie.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tijdsfunctie.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 time_func-Structural " "Found design unit 1: time_func-Structural" {  } { { "tijdsfunctie.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/tijdsfunctie.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652362007 ""} { "Info" "ISGN_ENTITY_NAME" "1 time_func " "Found entity 1: time_func" {  } { { "tijdsfunctie.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/tijdsfunctie.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652362007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586652362007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_bediening.vhd 2 1 " "Found 2 design units, including 1 entities, in source file state_bediening.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 state_control-behavioral " "Found design unit 1: state_control-behavioral" {  } { { "State_Bediening.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/State_Bediening.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652362009 ""} { "Info" "ISGN_ENTITY_NAME" "1 state_control " "Found entity 1: state_control" {  } { { "State_Bediening.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/State_Bediening.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652362009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586652362009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selctr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selctr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 selCtr-Behavioral " "Found design unit 1: selCtr-Behavioral" {  } { { "selCtr.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/selCtr.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652362011 ""} { "Info" "ISGN_ENTITY_NAME" "1 selCtr " "Found entity 1: selCtr" {  } { { "selCtr.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/selCtr.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652362011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586652362011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sel_uit_vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sel_uit_vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sel_Uit_VGA-Behavioral " "Found design unit 1: Sel_Uit_VGA-Behavioral" {  } { { "Sel_Uit_VGA.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/Sel_Uit_VGA.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652362012 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sel_Uit_VGA " "Found entity 1: Sel_Uit_VGA" {  } { { "Sel_Uit_VGA.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/Sel_Uit_VGA.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652362012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586652362012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sel_intern.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sel_intern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sel_intern-Behavioral " "Found design unit 1: sel_intern-Behavioral" {  } { { "sel_intern.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/sel_intern.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652362013 ""} { "Info" "ISGN_ENTITY_NAME" "1 sel_intern " "Found entity 1: sel_intern" {  } { { "sel_intern.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/sel_intern.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652362013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586652362013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SEC-Structural " "Found design unit 1: SEC-Structural" {  } { { "SEC.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/SEC.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652362015 ""} { "Info" "ISGN_ENTITY_NAME" "1 SEC " "Found entity 1: SEC" {  } { { "SEC.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/SEC.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652362015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586652362015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nncounterv2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nncounterv2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nnCounterV2-Behavioral " "Found design unit 1: nnCounterV2-Behavioral" {  } { { "nnCounterV2.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/nnCounterV2.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652362016 ""} { "Info" "ISGN_ENTITY_NAME" "1 nnCounterV2 " "Found entity 1: nnCounterV2" {  } { { "nnCounterV2.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/nnCounterV2.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652362016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586652362016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nncounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nncounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nnCounter-Behavioral " "Found design unit 1: nnCounter-Behavioral" {  } { { "nnCounter.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/nnCounter.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652362017 ""} { "Info" "ISGN_ENTITY_NAME" "1 nnCounter " "Found entity 1: nnCounter" {  } { { "nnCounter.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/nnCounter.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652362017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586652362017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multifklok.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multifklok.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MultiFKlok-Behavioral " "Found design unit 1: MultiFKlok-Behavioral" {  } { { "MultiFKlok.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/MultiFKlok.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652362019 ""} { "Info" "ISGN_ENTITY_NAME" "1 MultiFKlok " "Found entity 1: MultiFKlok" {  } { { "MultiFKlok.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/MultiFKlok.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652362019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586652362019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "min.vhd 2 1 " "Found 2 design units, including 1 entities, in source file min.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIN-Structural " "Found design unit 1: MIN-Structural" {  } { { "MIN.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/MIN.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652362020 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIN " "Found entity 1: MIN" {  } { { "MIN.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/MIN.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652362020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586652362020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maanden.vhd 2 1 " "Found 2 design units, including 1 entities, in source file maanden.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Maanden-Behavioral " "Found design unit 1: Maanden-Behavioral" {  } { { "Maanden.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/Maanden.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652362021 ""} { "Info" "ISGN_ENTITY_NAME" "1 Maanden " "Found entity 1: Maanden" {  } { { "Maanden.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/Maanden.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652362021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586652362021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "klokdeler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file klokdeler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider-Structural " "Found design unit 1: clock_divider-Structural" {  } { { "klokdeler.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/klokdeler.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652362022 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "klokdeler.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/klokdeler.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652362022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586652362022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keuze_uitgang_vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keuze_uitgang_vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Keuze_Uitgang_VGA-Behavioral " "Found design unit 1: Keuze_Uitgang_VGA-Behavioral" {  } { { "Keuze_Uitgang_VGA.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/Keuze_Uitgang_VGA.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652362024 ""} { "Info" "ISGN_ENTITY_NAME" "1 Keuze_Uitgang_VGA " "Found entity 1: Keuze_Uitgang_VGA" {  } { { "Keuze_Uitgang_VGA.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/Keuze_Uitgang_VGA.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652362024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586652362024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jaren.vhd 2 1 " "Found 2 design units, including 1 entities, in source file jaren.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Jaren-Structure " "Found design unit 1: Jaren-Structure" {  } { { "Jaren.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/Jaren.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652362025 ""} { "Info" "ISGN_ENTITY_NAME" "1 Jaren " "Found entity 1: Jaren" {  } { { "Jaren.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/Jaren.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652362025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586652362025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "honderdsten.vhd 2 1 " "Found 2 design units, including 1 entities, in source file honderdsten.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HONDERDSTEN-Structural " "Found design unit 1: HONDERDSTEN-Structural" {  } { { "honderdsten.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/honderdsten.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652362026 ""} { "Info" "ISGN_ENTITY_NAME" "1 HONDERDSTEN " "Found entity 1: HONDERDSTEN" {  } { { "honderdsten.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/honderdsten.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652362026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586652362026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncing.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncing.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer-Behavioral " "Found design unit 1: debouncer-Behavioral" {  } { { "debouncing.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/debouncing.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652362027 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncing.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/debouncing.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652362027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586652362027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datumfunctie_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datumfunctie_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 date_func-Structural " "Found design unit 1: date_func-Structural" {  } { { "Datumfunctie_top.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/Datumfunctie_top.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652362028 ""} { "Info" "ISGN_ENTITY_NAME" "1 date_func " "Found entity 1: date_func" {  } { { "Datumfunctie_top.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/Datumfunctie_top.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652362028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586652362028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dagen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dagen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dagen-Structure " "Found design unit 1: Dagen-Structure" {  } { { "Dagen.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/Dagen.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652362030 ""} { "Info" "ISGN_ENTITY_NAME" "1 Dagen " "Found entity 1: Dagen" {  } { { "Dagen.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/Dagen.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652362030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586652362030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countdown.vhd 2 1 " "Found 2 design units, including 1 entities, in source file countdown.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Countdown-Behavioral " "Found design unit 1: Countdown-Behavioral" {  } { { "Countdown.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/Countdown.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652362031 ""} { "Info" "ISGN_ENTITY_NAME" "1 Countdown " "Found entity 1: Countdown" {  } { { "Countdown.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/Countdown.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652362031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586652362031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convert_alarm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file convert_alarm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Convert_Alarm-Behavioral " "Found design unit 1: Convert_Alarm-Behavioral" {  } { { "Convert_Alarm.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/Convert_Alarm.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652362032 ""} { "Info" "ISGN_ENTITY_NAME" "1 Convert_Alarm " "Found entity 1: Convert_Alarm" {  } { { "Convert_Alarm.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/Convert_Alarm.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652362032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586652362032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comporator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comporator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comporator-Behavioral " "Found design unit 1: Comporator-Behavioral" {  } { { "Comporator.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/Comporator.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652362033 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comporator " "Found entity 1: Comporator" {  } { { "Comporator.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/Comporator.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652362033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586652362033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk25mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk25mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk25MHz-Behavioral " "Found design unit 1: clk25MHz-Behavioral" {  } { { "clk25MHz.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/clk25MHz.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652362034 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk25MHz " "Found entity 1: clk25MHz" {  } { { "clk25MHz.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/clk25MHz.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652362034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586652362034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chronometer_freeze.vhd 2 1 " "Found 2 design units, including 1 entities, in source file chronometer_freeze.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 c_freeze-Behavioral " "Found design unit 1: c_freeze-Behavioral" {  } { { "chronometer_freeze.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/chronometer_freeze.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652362036 ""} { "Info" "ISGN_ENTITY_NAME" "1 c_freeze " "Found entity 1: c_freeze" {  } { { "chronometer_freeze.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/chronometer_freeze.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652362036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586652362036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chronometer_besturing.vhd 2 1 " "Found 2 design units, including 1 entities, in source file chronometer_besturing.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 c_besturing-Behavioral " "Found design unit 1: c_besturing-Behavioral" {  } { { "chronometer_besturing.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/chronometer_besturing.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652362037 ""} { "Info" "ISGN_ENTITY_NAME" "1 c_besturing " "Found entity 1: c_besturing" {  } { { "chronometer_besturing.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/chronometer_besturing.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652362037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586652362037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chronometer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file chronometer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 chronometer-Structural " "Found design unit 1: chronometer-Structural" {  } { { "chronometer.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/chronometer.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652362038 ""} { "Info" "ISGN_ENTITY_NAME" "1 chronometer " "Found entity 1: chronometer" {  } { { "chronometer.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/chronometer.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652362038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586652362038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "besturingwekf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file besturingwekf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BesturingWekF-Behavioral " "Found design unit 1: BesturingWekF-Behavioral" {  } { { "BesturingWekF.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/BesturingWekF.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652362039 ""} { "Info" "ISGN_ENTITY_NAME" "1 BesturingWekF " "Found entity 1: BesturingWekF" {  } { { "BesturingWekF.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/BesturingWekF.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652362039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586652362039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "besturingtif.vhd 2 1 " "Found 2 design units, including 1 entities, in source file besturingtif.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BesturingTiF-Behavioral " "Found design unit 1: BesturingTiF-Behavioral" {  } { { "BesturingTiF.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/BesturingTiF.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652362040 ""} { "Info" "ISGN_ENTITY_NAME" "1 BesturingTiF " "Found entity 1: BesturingTiF" {  } { { "BesturingTiF.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/BesturingTiF.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652362040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586652362040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "besturingdatf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file besturingdatf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BesturingDatF-Behavioral " "Found design unit 1: BesturingDatF-Behavioral" {  } { { "BesturingDatF.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/BesturingDatF.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652362042 ""} { "Info" "ISGN_ENTITY_NAME" "1 BesturingDatF " "Found entity 1: BesturingDatF" {  } { { "BesturingDatF.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/BesturingDatF.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652362042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586652362042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "auto_alarm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file auto_alarm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Auto_Alarm-Behavioral " "Found design unit 1: Auto_Alarm-Behavioral" {  } { { "Auto_Alarm.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/Auto_Alarm.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652362043 ""} { "Info" "ISGN_ENTITY_NAME" "1 Auto_Alarm " "Found entity 1: Auto_Alarm" {  } { { "Auto_Alarm.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/Auto_Alarm.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652362043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586652362043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alarm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Alarm-Behavioral " "Found design unit 1: Alarm-Behavioral" {  } { { "Alarm.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/Alarm.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652362044 ""} { "Info" "ISGN_ENTITY_NAME" "1 Alarm " "Found entity 1: Alarm" {  } { { "Alarm.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/Alarm.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652362044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586652362044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "99counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 99counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 X99Counter-Behavioral " "Found design unit 1: X99Counter-Behavioral" {  } { { "99Counter.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/99Counter.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652362045 ""} { "Info" "ISGN_ENTITY_NAME" "1 X99Counter " "Found entity 1: X99Counter" {  } { { "99Counter.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/99Counter.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652362045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586652362045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "12counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 12counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 X12Counter-Behavioral " "Found design unit 1: X12Counter-Behavioral" {  } { { "12Counter.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/12Counter.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652362046 ""} { "Info" "ISGN_ENTITY_NAME" "1 X12Counter " "Found entity 1: X12Counter" {  } { { "12Counter.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/12Counter.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652362046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586652362046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 4counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 X4Counter-Behavioral " "Found design unit 1: X4Counter-Behavioral" {  } { { "4Counter.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/4Counter.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652362048 ""} { "Info" "ISGN_ENTITY_NAME" "1 X4Counter " "Found entity 1: X4Counter" {  } { { "4Counter.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/4Counter.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586652362048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586652362048 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "CONV_STD_LOGIC_VECTOR 1 UNSIGNED SIGNED UNSIGNED vga_contentplacement.vhd(380) " "VHDL type inferencing warning at vga_contentplacement.vhd(380): two visible identifiers match \"CONV_STD_LOGIC_VECTOR\" because the actual at position 1 has an ambiguous type - it could be \"UNSIGNED\" or \"SIGNED\", assuming \"UNSIGNED\"" {  } { { "vga_contentplacement.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd" 380 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652362053 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "CONV_STD_LOGIC_VECTOR 1 UNSIGNED SIGNED UNSIGNED vga_contentplacement.vhd(382) " "VHDL type inferencing warning at vga_contentplacement.vhd(382): two visible identifiers match \"CONV_STD_LOGIC_VECTOR\" because the actual at position 1 has an ambiguous type - it could be \"UNSIGNED\" or \"SIGNED\", assuming \"UNSIGNED\"" {  } { { "vga_contentplacement.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd" 382 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652362053 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "CONV_STD_LOGIC_VECTOR 1 UNSIGNED SIGNED UNSIGNED vga_contentplacement.vhd(384) " "VHDL type inferencing warning at vga_contentplacement.vhd(384): two visible identifiers match \"CONV_STD_LOGIC_VECTOR\" because the actual at position 1 has an ambiguous type - it could be \"UNSIGNED\" or \"SIGNED\", assuming \"UNSIGNED\"" {  } { { "vga_contentplacement.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd" 384 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652362053 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "CONV_STD_LOGIC_VECTOR 1 UNSIGNED SIGNED UNSIGNED vga_contentplacement.vhd(386) " "VHDL type inferencing warning at vga_contentplacement.vhd(386): two visible identifiers match \"CONV_STD_LOGIC_VECTOR\" because the actual at position 1 has an ambiguous type - it could be \"UNSIGNED\" or \"SIGNED\", assuming \"UNSIGNED\"" {  } { { "vga_contentplacement.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd" 386 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652362053 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "CONV_STD_LOGIC_VECTOR 1 UNSIGNED SIGNED UNSIGNED vga_contentplacement.vhd(388) " "VHDL type inferencing warning at vga_contentplacement.vhd(388): two visible identifiers match \"CONV_STD_LOGIC_VECTOR\" because the actual at position 1 has an ambiguous type - it could be \"UNSIGNED\" or \"SIGNED\", assuming \"UNSIGNED\"" {  } { { "vga_contentplacement.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd" 388 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652362053 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "CONV_STD_LOGIC_VECTOR 1 UNSIGNED SIGNED UNSIGNED vga_contentplacement.vhd(390) " "VHDL type inferencing warning at vga_contentplacement.vhd(390): two visible identifiers match \"CONV_STD_LOGIC_VECTOR\" because the actual at position 1 has an ambiguous type - it could be \"UNSIGNED\" or \"SIGNED\", assuming \"UNSIGNED\"" {  } { { "vga_contentplacement.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd" 390 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652362053 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "CONV_STD_LOGIC_VECTOR 1 UNSIGNED SIGNED UNSIGNED vga_contentplacement.vhd(392) " "VHDL type inferencing warning at vga_contentplacement.vhd(392): two visible identifiers match \"CONV_STD_LOGIC_VECTOR\" because the actual at position 1 has an ambiguous type - it could be \"UNSIGNED\" or \"SIGNED\", assuming \"UNSIGNED\"" {  } { { "vga_contentplacement.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd" 392 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652362053 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "CONV_STD_LOGIC_VECTOR 1 UNSIGNED SIGNED UNSIGNED vga_contentplacement.vhd(394) " "VHDL type inferencing warning at vga_contentplacement.vhd(394): two visible identifiers match \"CONV_STD_LOGIC_VECTOR\" because the actual at position 1 has an ambiguous type - it could be \"UNSIGNED\" or \"SIGNED\", assuming \"UNSIGNED\"" {  } { { "vga_contentplacement.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd" 394 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652362054 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "CONV_STD_LOGIC_VECTOR 1 UNSIGNED SIGNED UNSIGNED vga_contentplacement.vhd(396) " "VHDL type inferencing warning at vga_contentplacement.vhd(396): two visible identifiers match \"CONV_STD_LOGIC_VECTOR\" because the actual at position 1 has an ambiguous type - it could be \"UNSIGNED\" or \"SIGNED\", assuming \"UNSIGNED\"" {  } { { "vga_contentplacement.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd" 396 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652362054 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "CONV_STD_LOGIC_VECTOR 1 UNSIGNED SIGNED UNSIGNED vga_contentplacement.vhd(398) " "VHDL type inferencing warning at vga_contentplacement.vhd(398): two visible identifiers match \"CONV_STD_LOGIC_VECTOR\" because the actual at position 1 has an ambiguous type - it could be \"UNSIGNED\" or \"SIGNED\", assuming \"UNSIGNED\"" {  } { { "vga_contentplacement.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd" 398 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652362054 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "CONV_STD_LOGIC_VECTOR 1 UNSIGNED SIGNED UNSIGNED vga_contentplacement.vhd(400) " "VHDL type inferencing warning at vga_contentplacement.vhd(400): two visible identifiers match \"CONV_STD_LOGIC_VECTOR\" because the actual at position 1 has an ambiguous type - it could be \"UNSIGNED\" or \"SIGNED\", assuming \"UNSIGNED\"" {  } { { "vga_contentplacement.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd" 400 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652362054 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "CONV_STD_LOGIC_VECTOR 1 UNSIGNED SIGNED UNSIGNED vga_contentplacement.vhd(402) " "VHDL type inferencing warning at vga_contentplacement.vhd(402): two visible identifiers match \"CONV_STD_LOGIC_VECTOR\" because the actual at position 1 has an ambiguous type - it could be \"UNSIGNED\" or \"SIGNED\", assuming \"UNSIGNED\"" {  } { { "vga_contentplacement.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd" 402 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652362054 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "CONV_STD_LOGIC_VECTOR 1 UNSIGNED SIGNED UNSIGNED vga_contentplacement.vhd(404) " "VHDL type inferencing warning at vga_contentplacement.vhd(404): two visible identifiers match \"CONV_STD_LOGIC_VECTOR\" because the actual at position 1 has an ambiguous type - it could be \"UNSIGNED\" or \"SIGNED\", assuming \"UNSIGNED\"" {  } { { "vga_contentplacement.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd" 404 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652362054 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "CONV_STD_LOGIC_VECTOR 1 UNSIGNED SIGNED UNSIGNED vga_contentplacement.vhd(406) " "VHDL type inferencing warning at vga_contentplacement.vhd(406): two visible identifiers match \"CONV_STD_LOGIC_VECTOR\" because the actual at position 1 has an ambiguous type - it could be \"UNSIGNED\" or \"SIGNED\", assuming \"UNSIGNED\"" {  } { { "vga_contentplacement.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd" 406 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652362054 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "CONV_STD_LOGIC_VECTOR 1 UNSIGNED SIGNED UNSIGNED vga_contentplacement.vhd(408) " "VHDL type inferencing warning at vga_contentplacement.vhd(408): two visible identifiers match \"CONV_STD_LOGIC_VECTOR\" because the actual at position 1 has an ambiguous type - it could be \"UNSIGNED\" or \"SIGNED\", assuming \"UNSIGNED\"" {  } { { "vga_contentplacement.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd" 408 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652362055 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "CONV_STD_LOGIC_VECTOR 1 UNSIGNED SIGNED UNSIGNED vga_contentplacement.vhd(410) " "VHDL type inferencing warning at vga_contentplacement.vhd(410): two visible identifiers match \"CONV_STD_LOGIC_VECTOR\" because the actual at position 1 has an ambiguous type - it could be \"UNSIGNED\" or \"SIGNED\", assuming \"UNSIGNED\"" {  } { { "vga_contentplacement.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd" 410 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652362055 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "CONV_STD_LOGIC_VECTOR 1 UNSIGNED SIGNED UNSIGNED vga_contentplacement.vhd(412) " "VHDL type inferencing warning at vga_contentplacement.vhd(412): two visible identifiers match \"CONV_STD_LOGIC_VECTOR\" because the actual at position 1 has an ambiguous type - it could be \"UNSIGNED\" or \"SIGNED\", assuming \"UNSIGNED\"" {  } { { "vga_contentplacement.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd" 412 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652362055 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "CONV_STD_LOGIC_VECTOR 1 UNSIGNED SIGNED UNSIGNED vga_contentplacement.vhd(414) " "VHDL type inferencing warning at vga_contentplacement.vhd(414): two visible identifiers match \"CONV_STD_LOGIC_VECTOR\" because the actual at position 1 has an ambiguous type - it could be \"UNSIGNED\" or \"SIGNED\", assuming \"UNSIGNED\"" {  } { { "vga_contentplacement.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd" 414 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652362055 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "CONV_STD_LOGIC_VECTOR 1 UNSIGNED SIGNED UNSIGNED vga_contentplacement.vhd(416) " "VHDL type inferencing warning at vga_contentplacement.vhd(416): two visible identifiers match \"CONV_STD_LOGIC_VECTOR\" because the actual at position 1 has an ambiguous type - it could be \"UNSIGNED\" or \"SIGNED\", assuming \"UNSIGNED\"" {  } { { "vga_contentplacement.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd" 416 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652362055 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "CONV_STD_LOGIC_VECTOR 1 UNSIGNED SIGNED UNSIGNED vga_contentplacement.vhd(418) " "VHDL type inferencing warning at vga_contentplacement.vhd(418): two visible identifiers match \"CONV_STD_LOGIC_VECTOR\" because the actual at position 1 has an ambiguous type - it could be \"UNSIGNED\" or \"SIGNED\", assuming \"UNSIGNED\"" {  } { { "vga_contentplacement.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd" 418 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652362055 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "CONV_STD_LOGIC_VECTOR 1 UNSIGNED SIGNED UNSIGNED vga_contentplacement.vhd(420) " "VHDL type inferencing warning at vga_contentplacement.vhd(420): two visible identifiers match \"CONV_STD_LOGIC_VECTOR\" because the actual at position 1 has an ambiguous type - it could be \"UNSIGNED\" or \"SIGNED\", assuming \"UNSIGNED\"" {  } { { "vga_contentplacement.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd" 420 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652362055 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "CONV_STD_LOGIC_VECTOR 1 UNSIGNED SIGNED UNSIGNED vga_contentplacement.vhd(422) " "VHDL type inferencing warning at vga_contentplacement.vhd(422): two visible identifiers match \"CONV_STD_LOGIC_VECTOR\" because the actual at position 1 has an ambiguous type - it could be \"UNSIGNED\" or \"SIGNED\", assuming \"UNSIGNED\"" {  } { { "vga_contentplacement.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd" 422 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652362056 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "CONV_STD_LOGIC_VECTOR 1 UNSIGNED SIGNED UNSIGNED vga_contentplacement.vhd(424) " "VHDL type inferencing warning at vga_contentplacement.vhd(424): two visible identifiers match \"CONV_STD_LOGIC_VECTOR\" because the actual at position 1 has an ambiguous type - it could be \"UNSIGNED\" or \"SIGNED\", assuming \"UNSIGNED\"" {  } { { "vga_contentplacement.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd" 424 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652362056 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "CONV_STD_LOGIC_VECTOR 1 UNSIGNED SIGNED UNSIGNED vga_contentplacement.vhd(426) " "VHDL type inferencing warning at vga_contentplacement.vhd(426): two visible identifiers match \"CONV_STD_LOGIC_VECTOR\" because the actual at position 1 has an ambiguous type - it could be \"UNSIGNED\" or \"SIGNED\", assuming \"UNSIGNED\"" {  } { { "vga_contentplacement.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd" 426 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652362056 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "CONV_STD_LOGIC_VECTOR 1 UNSIGNED SIGNED UNSIGNED vga_contentplacement.vhd(428) " "VHDL type inferencing warning at vga_contentplacement.vhd(428): two visible identifiers match \"CONV_STD_LOGIC_VECTOR\" because the actual at position 1 has an ambiguous type - it could be \"UNSIGNED\" or \"SIGNED\", assuming \"UNSIGNED\"" {  } { { "vga_contentplacement.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd" 428 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652362056 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "CONV_STD_LOGIC_VECTOR 1 UNSIGNED SIGNED UNSIGNED vga_contentplacement.vhd(430) " "VHDL type inferencing warning at vga_contentplacement.vhd(430): two visible identifiers match \"CONV_STD_LOGIC_VECTOR\" because the actual at position 1 has an ambiguous type - it could be \"UNSIGNED\" or \"SIGNED\", assuming \"UNSIGNED\"" {  } { { "vga_contentplacement.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd" 430 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652362056 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "CONV_STD_LOGIC_VECTOR 1 UNSIGNED SIGNED UNSIGNED vga_contentplacement.vhd(432) " "VHDL type inferencing warning at vga_contentplacement.vhd(432): two visible identifiers match \"CONV_STD_LOGIC_VECTOR\" because the actual at position 1 has an ambiguous type - it could be \"UNSIGNED\" or \"SIGNED\", assuming \"UNSIGNED\"" {  } { { "vga_contentplacement.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd" 432 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652362056 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "CONV_STD_LOGIC_VECTOR 1 UNSIGNED SIGNED UNSIGNED vga_contentplacement.vhd(434) " "VHDL type inferencing warning at vga_contentplacement.vhd(434): two visible identifiers match \"CONV_STD_LOGIC_VECTOR\" because the actual at position 1 has an ambiguous type - it could be \"UNSIGNED\" or \"SIGNED\", assuming \"UNSIGNED\"" {  } { { "vga_contentplacement.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd" 434 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652362056 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "CONV_STD_LOGIC_VECTOR 1 UNSIGNED SIGNED UNSIGNED vga_contentplacement.vhd(436) " "VHDL type inferencing warning at vga_contentplacement.vhd(436): two visible identifiers match \"CONV_STD_LOGIC_VECTOR\" because the actual at position 1 has an ambiguous type - it could be \"UNSIGNED\" or \"SIGNED\", assuming \"UNSIGNED\"" {  } { { "vga_contentplacement.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd" 436 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652362056 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "CONV_STD_LOGIC_VECTOR 1 UNSIGNED SIGNED UNSIGNED vga_contentplacement.vhd(438) " "VHDL type inferencing warning at vga_contentplacement.vhd(438): two visible identifiers match \"CONV_STD_LOGIC_VECTOR\" because the actual at position 1 has an ambiguous type - it could be \"UNSIGNED\" or \"SIGNED\", assuming \"UNSIGNED\"" {  } { { "vga_contentplacement.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/vga_contentplacement.vhd" 438 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586652362057 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "debouncer MultiFKlok.vhd(267) " "VHDL error at MultiFKlok.vhd(267): object \"debouncer\" is used but not declared" {  } { { "MultiFKlok.vhd" "" { Text "D:/intelFPGA_lite/program/Multi_func_clock/MultiFKlok.vhd" 267 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1586652362097 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 31 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "697 " "Peak virtual memory: 697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1586652362217 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Apr 11 22:16:02 2020 " "Processing ended: Sat Apr 11 22:16:02 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1586652362217 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1586652362217 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1586652362217 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1586652362217 ""}
