{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 23 16:14:27 2016 " "Info: Processing started: Fri Sep 23 16:14:27 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off sss_spi_discovery -c sss_spi_discovery --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sss_spi_discovery -c sss_spi_discovery --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Info: Only one processor detected - disabling parallel compilation" {  } {  } 0 0 "Only one processor detected - disabling parallel compilation" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "spi_glob_clk " "Info: Assuming node \"spi_glob_clk\" is an undefined clock" {  } { { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 208 1304 1472 224 "spi_glob_clk" "" } } } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "spi_glob_clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "inst47 " "Info: Detected ripple clock \"inst47\" as buffer" {  } { { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 2192 1712 1776 2272 "inst47" "" } } } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst47" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst27 " "Info: Detected gated clock \"inst27\" as buffer" {  } { { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 536 1944 2008 584 "inst27" "" } } } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst27" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst24 " "Info: Detected ripple clock \"inst24\" as buffer" {  } { { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 480 1744 1808 560 "inst24" "" } } } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst24" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst25 " "Info: Detected gated clock \"inst25\" as buffer" {  } { { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 472 1944 2008 520 "inst25" "" } } } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst10 " "Info: Detected ripple clock \"inst10\" as buffer" {  } { { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 1120 2032 2096 1200 "inst10" "" } } } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "spi_glob_clk register lpm_counter:inst8\|cntr_c1h:auto_generated\|safe_q\[1\] register lpm_shiftreg:inst36\|dffs\[4\] 77.38 MHz 12.924 ns Internal " "Info: Clock \"spi_glob_clk\" has Internal fmax of 77.38 MHz between source register \"lpm_counter:inst8\|cntr_c1h:auto_generated\|safe_q\[1\]\" and destination register \"lpm_shiftreg:inst36\|dffs\[4\]\" (period= 12.924 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.782 ns + Longest register register " "Info: + Longest register to register delay is 4.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter:inst8\|cntr_c1h:auto_generated\|safe_q\[1\] 1 REG LC_X21_Y12_N2 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X21_Y12_N2; Fanout = 7; REG Node = 'lpm_counter:inst8\|cntr_c1h:auto_generated\|safe_q\[1\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter:inst8|cntr_c1h:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_c1h.tdf" "" { Text "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/db/cntr_c1h.tdf" 88 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.467 ns) + CELL(0.522 ns) 0.989 ns lpm_decode:inst7\|decode_p0f:auto_generated\|w_anode239w\[3\]~25 2 COMB LC_X21_Y12_N9 2 " "Info: 2: + IC(0.467 ns) + CELL(0.522 ns) = 0.989 ns; Loc. = LC_X21_Y12_N9; Fanout = 2; COMB Node = 'lpm_decode:inst7\|decode_p0f:auto_generated\|w_anode239w\[3\]~25'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.989 ns" { lpm_counter:inst8|cntr_c1h:auto_generated|safe_q[1] lpm_decode:inst7|decode_p0f:auto_generated|w_anode239w[3]~25 } "NODE_NAME" } } { "db/decode_p0f.tdf" "" { Text "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/db/decode_p0f.tdf" 45 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.258 ns) 1.640 ns lpm_decode:inst7\|decode_p0f:auto_generated\|w_anode239w\[3\]~26 3 COMB LC_X21_Y12_N0 16 " "Info: 3: + IC(0.393 ns) + CELL(0.258 ns) = 1.640 ns; Loc. = LC_X21_Y12_N0; Fanout = 16; COMB Node = 'lpm_decode:inst7\|decode_p0f:auto_generated\|w_anode239w\[3\]~26'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.651 ns" { lpm_decode:inst7|decode_p0f:auto_generated|w_anode239w[3]~25 lpm_decode:inst7|decode_p0f:auto_generated|w_anode239w[3]~26 } "NODE_NAME" } } { "db/decode_p0f.tdf" "" { Text "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/db/decode_p0f.tdf" 45 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.375 ns) + CELL(0.767 ns) 4.782 ns lpm_shiftreg:inst36\|dffs\[4\] 4 REG LC_X30_Y20_N5 1 " "Info: 4: + IC(2.375 ns) + CELL(0.767 ns) = 4.782 ns; Loc. = LC_X30_Y20_N5; Fanout = 1; REG Node = 'lpm_shiftreg:inst36\|dffs\[4\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.142 ns" { lpm_decode:inst7|decode_p0f:auto_generated|w_anode239w[3]~26 lpm_shiftreg:inst36|dffs[4] } "NODE_NAME" } } { "LPM_SHIFTREG.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.547 ns ( 32.35 % ) " "Info: Total cell delay = 1.547 ns ( 32.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.235 ns ( 67.65 % ) " "Info: Total interconnect delay = 3.235 ns ( 67.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.782 ns" { lpm_counter:inst8|cntr_c1h:auto_generated|safe_q[1] lpm_decode:inst7|decode_p0f:auto_generated|w_anode239w[3]~25 lpm_decode:inst7|decode_p0f:auto_generated|w_anode239w[3]~26 lpm_shiftreg:inst36|dffs[4] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "4.782 ns" { lpm_counter:inst8|cntr_c1h:auto_generated|safe_q[1] {} lpm_decode:inst7|decode_p0f:auto_generated|w_anode239w[3]~25 {} lpm_decode:inst7|decode_p0f:auto_generated|w_anode239w[3]~26 {} lpm_shiftreg:inst36|dffs[4] {} } { 0.000ns 0.467ns 0.393ns 2.375ns } { 0.000ns 0.522ns 0.258ns 0.767ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.449 ns - Smallest " "Info: - Smallest clock skew is -1.449 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "spi_glob_clk destination 6.203 ns + Shortest register " "Info: + Shortest clock path from clock \"spi_glob_clk\" to destination register is 6.203 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns spi_glob_clk 1 CLK PIN_17 4 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_17; Fanout = 4; CLK Node = 'spi_glob_clk'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi_glob_clk } "NODE_NAME" } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 208 1304 1472 224 "spi_glob_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.775 ns) + CELL(0.101 ns) 2.175 ns inst25 2 COMB LC_X9_Y10_N4 38 " "Info: 2: + IC(0.775 ns) + CELL(0.101 ns) = 2.175 ns; Loc. = LC_X9_Y10_N4; Fanout = 38; COMB Node = 'inst25'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.876 ns" { spi_glob_clk inst25 } "NODE_NAME" } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 472 1944 2008 520 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.399 ns) + CELL(0.629 ns) 6.203 ns lpm_shiftreg:inst36\|dffs\[4\] 3 REG LC_X30_Y20_N5 1 " "Info: 3: + IC(3.399 ns) + CELL(0.629 ns) = 6.203 ns; Loc. = LC_X30_Y20_N5; Fanout = 1; REG Node = 'lpm_shiftreg:inst36\|dffs\[4\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.028 ns" { inst25 lpm_shiftreg:inst36|dffs[4] } "NODE_NAME" } } { "LPM_SHIFTREG.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.029 ns ( 32.71 % ) " "Info: Total cell delay = 2.029 ns ( 32.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.174 ns ( 67.29 % ) " "Info: Total interconnect delay = 4.174 ns ( 67.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.203 ns" { spi_glob_clk inst25 lpm_shiftreg:inst36|dffs[4] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "6.203 ns" { spi_glob_clk {} spi_glob_clk~out0 {} inst25 {} lpm_shiftreg:inst36|dffs[4] {} } { 0.000ns 0.000ns 0.775ns 3.399ns } { 0.000ns 1.299ns 0.101ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "spi_glob_clk source 7.652 ns - Longest register " "Info: - Longest clock path from clock \"spi_glob_clk\" to source register is 7.652 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns spi_glob_clk 1 CLK PIN_17 4 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_17; Fanout = 4; CLK Node = 'spi_glob_clk'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi_glob_clk } "NODE_NAME" } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 208 1304 1472 224 "spi_glob_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.827 ns) 2.785 ns inst24 2 REG LC_X9_Y10_N5 3 " "Info: 2: + IC(0.659 ns) + CELL(0.827 ns) = 2.785 ns; Loc. = LC_X9_Y10_N5; Fanout = 3; REG Node = 'inst24'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.486 ns" { spi_glob_clk inst24 } "NODE_NAME" } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 480 1744 1808 560 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.467 ns) + CELL(0.390 ns) 3.642 ns inst25 3 COMB LC_X9_Y10_N4 38 " "Info: 3: + IC(0.467 ns) + CELL(0.390 ns) = 3.642 ns; Loc. = LC_X9_Y10_N4; Fanout = 38; COMB Node = 'inst25'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.857 ns" { inst24 inst25 } "NODE_NAME" } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 472 1944 2008 520 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.381 ns) + CELL(0.629 ns) 7.652 ns lpm_counter:inst8\|cntr_c1h:auto_generated\|safe_q\[1\] 4 REG LC_X21_Y12_N2 7 " "Info: 4: + IC(3.381 ns) + CELL(0.629 ns) = 7.652 ns; Loc. = LC_X21_Y12_N2; Fanout = 7; REG Node = 'lpm_counter:inst8\|cntr_c1h:auto_generated\|safe_q\[1\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.010 ns" { inst25 lpm_counter:inst8|cntr_c1h:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_c1h.tdf" "" { Text "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/db/cntr_c1h.tdf" 88 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.145 ns ( 41.10 % ) " "Info: Total cell delay = 3.145 ns ( 41.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.507 ns ( 58.90 % ) " "Info: Total interconnect delay = 4.507 ns ( 58.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.652 ns" { spi_glob_clk inst24 inst25 lpm_counter:inst8|cntr_c1h:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "7.652 ns" { spi_glob_clk {} spi_glob_clk~out0 {} inst24 {} inst25 {} lpm_counter:inst8|cntr_c1h:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.659ns 0.467ns 3.381ns } { 0.000ns 1.299ns 0.827ns 0.390ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.203 ns" { spi_glob_clk inst25 lpm_shiftreg:inst36|dffs[4] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "6.203 ns" { spi_glob_clk {} spi_glob_clk~out0 {} inst25 {} lpm_shiftreg:inst36|dffs[4] {} } { 0.000ns 0.000ns 0.775ns 3.399ns } { 0.000ns 1.299ns 0.101ns 0.629ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.652 ns" { spi_glob_clk inst24 inst25 lpm_counter:inst8|cntr_c1h:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "7.652 ns" { spi_glob_clk {} spi_glob_clk~out0 {} inst24 {} inst25 {} lpm_counter:inst8|cntr_c1h:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.659ns 0.467ns 3.381ns } { 0.000ns 1.299ns 0.827ns 0.390ns 0.629ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "db/cntr_c1h.tdf" "" { Text "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/db/cntr_c1h.tdf" 88 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.033 ns + " "Info: + Micro setup delay of destination is 0.033 ns" {  } { { "LPM_SHIFTREG.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/cntr_c1h.tdf" "" { Text "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/db/cntr_c1h.tdf" 88 8 0 } } { "LPM_SHIFTREG.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.782 ns" { lpm_counter:inst8|cntr_c1h:auto_generated|safe_q[1] lpm_decode:inst7|decode_p0f:auto_generated|w_anode239w[3]~25 lpm_decode:inst7|decode_p0f:auto_generated|w_anode239w[3]~26 lpm_shiftreg:inst36|dffs[4] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "4.782 ns" { lpm_counter:inst8|cntr_c1h:auto_generated|safe_q[1] {} lpm_decode:inst7|decode_p0f:auto_generated|w_anode239w[3]~25 {} lpm_decode:inst7|decode_p0f:auto_generated|w_anode239w[3]~26 {} lpm_shiftreg:inst36|dffs[4] {} } { 0.000ns 0.467ns 0.393ns 2.375ns } { 0.000ns 0.522ns 0.258ns 0.767ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.203 ns" { spi_glob_clk inst25 lpm_shiftreg:inst36|dffs[4] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "6.203 ns" { spi_glob_clk {} spi_glob_clk~out0 {} inst25 {} lpm_shiftreg:inst36|dffs[4] {} } { 0.000ns 0.000ns 0.775ns 3.399ns } { 0.000ns 1.299ns 0.101ns 0.629ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.652 ns" { spi_glob_clk inst24 inst25 lpm_counter:inst8|cntr_c1h:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "7.652 ns" { spi_glob_clk {} spi_glob_clk~out0 {} inst24 {} inst25 {} lpm_counter:inst8|cntr_c1h:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.659ns 0.467ns 3.381ns } { 0.000ns 1.299ns 0.827ns 0.390ns 0.629ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "spi_glob_clk 43 " "Warning: Circuit may not operate. Detected 43 non-operational path(s) clocked by clock \"spi_glob_clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "inst12 inst12 spi_glob_clk 557 ps " "Info: Found hold time violation between source  pin or register \"inst12\" and destination pin or register \"inst12\" for clock \"spi_glob_clk\" (Hold time is 557 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.468 ns + Largest " "Info: + Largest clock skew is 1.468 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "spi_glob_clk destination 7.638 ns + Longest register " "Info: + Longest clock path from clock \"spi_glob_clk\" to destination register is 7.638 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns spi_glob_clk 1 CLK PIN_17 4 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_17; Fanout = 4; CLK Node = 'spi_glob_clk'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi_glob_clk } "NODE_NAME" } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 208 1304 1472 224 "spi_glob_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.827 ns) 2.785 ns inst24 2 REG LC_X9_Y10_N5 3 " "Info: 2: + IC(0.659 ns) + CELL(0.827 ns) = 2.785 ns; Loc. = LC_X9_Y10_N5; Fanout = 3; REG Node = 'inst24'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.486 ns" { spi_glob_clk inst24 } "NODE_NAME" } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 480 1744 1808 560 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.469 ns) + CELL(0.390 ns) 3.644 ns inst27 3 COMB LC_X9_Y10_N2 3 " "Info: 3: + IC(0.469 ns) + CELL(0.390 ns) = 3.644 ns; Loc. = LC_X9_Y10_N2; Fanout = 3; COMB Node = 'inst27'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.859 ns" { inst24 inst27 } "NODE_NAME" } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 536 1944 2008 584 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.365 ns) + CELL(0.629 ns) 7.638 ns inst12 4 REG LC_X8_Y10_N5 2 " "Info: 4: + IC(3.365 ns) + CELL(0.629 ns) = 7.638 ns; Loc. = LC_X8_Y10_N5; Fanout = 2; REG Node = 'inst12'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.994 ns" { inst27 inst12 } "NODE_NAME" } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 1288 2032 2096 1368 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.145 ns ( 41.18 % ) " "Info: Total cell delay = 3.145 ns ( 41.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.493 ns ( 58.82 % ) " "Info: Total interconnect delay = 4.493 ns ( 58.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.638 ns" { spi_glob_clk inst24 inst27 inst12 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "7.638 ns" { spi_glob_clk {} spi_glob_clk~out0 {} inst24 {} inst27 {} inst12 {} } { 0.000ns 0.000ns 0.659ns 0.469ns 3.365ns } { 0.000ns 1.299ns 0.827ns 0.390ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "spi_glob_clk source 6.170 ns - Shortest register " "Info: - Shortest clock path from clock \"spi_glob_clk\" to source register is 6.170 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns spi_glob_clk 1 CLK PIN_17 4 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_17; Fanout = 4; CLK Node = 'spi_glob_clk'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi_glob_clk } "NODE_NAME" } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 208 1304 1472 224 "spi_glob_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.776 ns) + CELL(0.101 ns) 2.176 ns inst27 2 COMB LC_X9_Y10_N2 3 " "Info: 2: + IC(0.776 ns) + CELL(0.101 ns) = 2.176 ns; Loc. = LC_X9_Y10_N2; Fanout = 3; COMB Node = 'inst27'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.877 ns" { spi_glob_clk inst27 } "NODE_NAME" } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 536 1944 2008 584 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.365 ns) + CELL(0.629 ns) 6.170 ns inst12 3 REG LC_X8_Y10_N5 2 " "Info: 3: + IC(3.365 ns) + CELL(0.629 ns) = 6.170 ns; Loc. = LC_X8_Y10_N5; Fanout = 2; REG Node = 'inst12'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.994 ns" { inst27 inst12 } "NODE_NAME" } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 1288 2032 2096 1368 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.029 ns ( 32.88 % ) " "Info: Total cell delay = 2.029 ns ( 32.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.141 ns ( 67.12 % ) " "Info: Total interconnect delay = 4.141 ns ( 67.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.170 ns" { spi_glob_clk inst27 inst12 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "6.170 ns" { spi_glob_clk {} spi_glob_clk~out0 {} inst27 {} inst12 {} } { 0.000ns 0.000ns 0.776ns 3.365ns } { 0.000ns 1.299ns 0.101ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.638 ns" { spi_glob_clk inst24 inst27 inst12 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "7.638 ns" { spi_glob_clk {} spi_glob_clk~out0 {} inst24 {} inst27 {} inst12 {} } { 0.000ns 0.000ns 0.659ns 0.469ns 3.365ns } { 0.000ns 1.299ns 0.827ns 0.390ns 0.629ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.170 ns" { spi_glob_clk inst27 inst12 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "6.170 ns" { spi_glob_clk {} spi_glob_clk~out0 {} inst27 {} inst12 {} } { 0.000ns 0.000ns 0.776ns 3.365ns } { 0.000ns 1.299ns 0.101ns 0.629ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns - " "Info: - Micro clock to output delay of source is 0.198 ns" {  } { { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 1288 2032 2096 1368 "inst12" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.726 ns - Shortest register register " "Info: - Shortest register to register delay is 0.726 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst12 1 REG LC_X8_Y10_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y10_N5; Fanout = 2; REG Node = 'inst12'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst12 } "NODE_NAME" } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 1288 2032 2096 1368 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.453 ns) + CELL(0.273 ns) 0.726 ns inst12 2 REG LC_X8_Y10_N5 2 " "Info: 2: + IC(0.453 ns) + CELL(0.273 ns) = 0.726 ns; Loc. = LC_X8_Y10_N5; Fanout = 2; REG Node = 'inst12'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.726 ns" { inst12 inst12 } "NODE_NAME" } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 1288 2032 2096 1368 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.273 ns ( 37.60 % ) " "Info: Total cell delay = 0.273 ns ( 37.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.453 ns ( 62.40 % ) " "Info: Total interconnect delay = 0.453 ns ( 62.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.726 ns" { inst12 inst12 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "0.726 ns" { inst12 {} inst12 {} } { 0.000ns 0.453ns } { 0.000ns 0.273ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.013 ns + " "Info: + Micro hold delay of destination is 0.013 ns" {  } { { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 1288 2032 2096 1368 "inst12" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.638 ns" { spi_glob_clk inst24 inst27 inst12 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "7.638 ns" { spi_glob_clk {} spi_glob_clk~out0 {} inst24 {} inst27 {} inst12 {} } { 0.000ns 0.000ns 0.659ns 0.469ns 3.365ns } { 0.000ns 1.299ns 0.827ns 0.390ns 0.629ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.170 ns" { spi_glob_clk inst27 inst12 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "6.170 ns" { spi_glob_clk {} spi_glob_clk~out0 {} inst27 {} inst12 {} } { 0.000ns 0.000ns 0.776ns 3.365ns } { 0.000ns 1.299ns 0.101ns 0.629ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.726 ns" { inst12 inst12 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "0.726 ns" { inst12 {} inst12 {} } { 0.000ns 0.453ns } { 0.000ns 0.273ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "lpm_shiftreg:inst31\|dffs\[0\] spi_in spi_glob_clk 0.745 ns register " "Info: tsu for register \"lpm_shiftreg:inst31\|dffs\[0\]\" (data pin = \"spi_in\", clock pin = \"spi_glob_clk\") is 0.745 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.275 ns + Longest pin register " "Info: + Longest pin to register delay is 7.275 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns spi_in 1 PIN PIN_96 1 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_96; Fanout = 1; PIN Node = 'spi_in'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi_in } "NODE_NAME" } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 272 1304 1472 288 "spi_in" "" } { 1672 1408 1536 1688 "spi_in" "" } { 264 1472 1600 280 "spi_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.703 ns) + CELL(0.273 ns) 7.275 ns lpm_shiftreg:inst31\|dffs\[0\] 2 REG LC_X22_Y19_N2 2 " "Info: 2: + IC(5.703 ns) + CELL(0.273 ns) = 7.275 ns; Loc. = LC_X22_Y19_N2; Fanout = 2; REG Node = 'lpm_shiftreg:inst31\|dffs\[0\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.976 ns" { spi_in lpm_shiftreg:inst31|dffs[0] } "NODE_NAME" } } { "LPM_SHIFTREG.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.572 ns ( 21.61 % ) " "Info: Total cell delay = 1.572 ns ( 21.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.703 ns ( 78.39 % ) " "Info: Total interconnect delay = 5.703 ns ( 78.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.275 ns" { spi_in lpm_shiftreg:inst31|dffs[0] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "7.275 ns" { spi_in {} spi_in~out0 {} lpm_shiftreg:inst31|dffs[0] {} } { 0.000ns 0.000ns 5.703ns } { 0.000ns 1.299ns 0.273ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.033 ns + " "Info: + Micro setup delay of destination is 0.033 ns" {  } { { "LPM_SHIFTREG.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "spi_glob_clk destination 6.563 ns - Shortest register " "Info: - Shortest clock path from clock \"spi_glob_clk\" to destination register is 6.563 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns spi_glob_clk 1 CLK PIN_17 4 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_17; Fanout = 4; CLK Node = 'spi_glob_clk'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi_glob_clk } "NODE_NAME" } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 208 1304 1472 224 "spi_glob_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.827 ns) 2.800 ns inst47 2 REG LC_X27_Y10_N4 16 " "Info: 2: + IC(0.674 ns) + CELL(0.827 ns) = 2.800 ns; Loc. = LC_X27_Y10_N4; Fanout = 16; REG Node = 'inst47'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.501 ns" { spi_glob_clk inst47 } "NODE_NAME" } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 2192 1712 1776 2272 "inst47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.134 ns) + CELL(0.629 ns) 6.563 ns lpm_shiftreg:inst31\|dffs\[0\] 3 REG LC_X22_Y19_N2 2 " "Info: 3: + IC(3.134 ns) + CELL(0.629 ns) = 6.563 ns; Loc. = LC_X22_Y19_N2; Fanout = 2; REG Node = 'lpm_shiftreg:inst31\|dffs\[0\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.763 ns" { inst47 lpm_shiftreg:inst31|dffs[0] } "NODE_NAME" } } { "LPM_SHIFTREG.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.755 ns ( 41.98 % ) " "Info: Total cell delay = 2.755 ns ( 41.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.808 ns ( 58.02 % ) " "Info: Total interconnect delay = 3.808 ns ( 58.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.563 ns" { spi_glob_clk inst47 lpm_shiftreg:inst31|dffs[0] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "6.563 ns" { spi_glob_clk {} spi_glob_clk~out0 {} inst47 {} lpm_shiftreg:inst31|dffs[0] {} } { 0.000ns 0.000ns 0.674ns 3.134ns } { 0.000ns 1.299ns 0.827ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.275 ns" { spi_in lpm_shiftreg:inst31|dffs[0] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "7.275 ns" { spi_in {} spi_in~out0 {} lpm_shiftreg:inst31|dffs[0] {} } { 0.000ns 0.000ns 5.703ns } { 0.000ns 1.299ns 0.273ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.563 ns" { spi_glob_clk inst47 lpm_shiftreg:inst31|dffs[0] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "6.563 ns" { spi_glob_clk {} spi_glob_clk~out0 {} inst47 {} lpm_shiftreg:inst31|dffs[0] {} } { 0.000ns 0.000ns 0.674ns 3.134ns } { 0.000ns 1.299ns 0.827ns 0.629ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "spi_glob_clk spi_clk inst12 14.194 ns register " "Info: tco from clock \"spi_glob_clk\" to destination pin \"spi_clk\" through register \"inst12\" is 14.194 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "spi_glob_clk source 7.638 ns + Longest register " "Info: + Longest clock path from clock \"spi_glob_clk\" to source register is 7.638 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns spi_glob_clk 1 CLK PIN_17 4 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_17; Fanout = 4; CLK Node = 'spi_glob_clk'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi_glob_clk } "NODE_NAME" } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 208 1304 1472 224 "spi_glob_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.827 ns) 2.785 ns inst24 2 REG LC_X9_Y10_N5 3 " "Info: 2: + IC(0.659 ns) + CELL(0.827 ns) = 2.785 ns; Loc. = LC_X9_Y10_N5; Fanout = 3; REG Node = 'inst24'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.486 ns" { spi_glob_clk inst24 } "NODE_NAME" } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 480 1744 1808 560 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.469 ns) + CELL(0.390 ns) 3.644 ns inst27 3 COMB LC_X9_Y10_N2 3 " "Info: 3: + IC(0.469 ns) + CELL(0.390 ns) = 3.644 ns; Loc. = LC_X9_Y10_N2; Fanout = 3; COMB Node = 'inst27'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.859 ns" { inst24 inst27 } "NODE_NAME" } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 536 1944 2008 584 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.365 ns) + CELL(0.629 ns) 7.638 ns inst12 4 REG LC_X8_Y10_N5 2 " "Info: 4: + IC(3.365 ns) + CELL(0.629 ns) = 7.638 ns; Loc. = LC_X8_Y10_N5; Fanout = 2; REG Node = 'inst12'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.994 ns" { inst27 inst12 } "NODE_NAME" } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 1288 2032 2096 1368 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.145 ns ( 41.18 % ) " "Info: Total cell delay = 3.145 ns ( 41.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.493 ns ( 58.82 % ) " "Info: Total interconnect delay = 4.493 ns ( 58.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.638 ns" { spi_glob_clk inst24 inst27 inst12 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "7.638 ns" { spi_glob_clk {} spi_glob_clk~out0 {} inst24 {} inst27 {} inst12 {} } { 0.000ns 0.000ns 0.659ns 0.469ns 3.365ns } { 0.000ns 1.299ns 0.827ns 0.390ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 1288 2032 2096 1368 "inst12" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.358 ns + Longest register pin " "Info: + Longest register to pin delay is 6.358 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst12 1 REG LC_X8_Y10_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y10_N5; Fanout = 2; REG Node = 'inst12'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst12 } "NODE_NAME" } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 1288 2032 2096 1368 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.287 ns) + CELL(0.258 ns) 2.545 ns inst13 2 COMB LC_X27_Y10_N3 2 " "Info: 2: + IC(2.287 ns) + CELL(0.258 ns) = 2.545 ns; Loc. = LC_X27_Y10_N3; Fanout = 2; COMB Node = 'inst13'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.545 ns" { inst12 inst13 } "NODE_NAME" } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 1232 2128 2192 1280 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.948 ns) + CELL(1.865 ns) 6.358 ns spi_clk 3 PIN PIN_121 0 " "Info: 3: + IC(1.948 ns) + CELL(1.865 ns) = 6.358 ns; Loc. = PIN_121; Fanout = 0; PIN Node = 'spi_clk'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.813 ns" { inst13 spi_clk } "NODE_NAME" } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 200 1872 2048 216 "spi_clk" "" } { 1240 2344 2456 1256 "spi_clk" "" } { 2200 1472 1712 2216 "spi_clk" "" } { 192 1736 1872 208 "spi_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.123 ns ( 33.39 % ) " "Info: Total cell delay = 2.123 ns ( 33.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.235 ns ( 66.61 % ) " "Info: Total interconnect delay = 4.235 ns ( 66.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.358 ns" { inst12 inst13 spi_clk } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "6.358 ns" { inst12 {} inst13 {} spi_clk {} } { 0.000ns 2.287ns 1.948ns } { 0.000ns 0.258ns 1.865ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.638 ns" { spi_glob_clk inst24 inst27 inst12 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "7.638 ns" { spi_glob_clk {} spi_glob_clk~out0 {} inst24 {} inst27 {} inst12 {} } { 0.000ns 0.000ns 0.659ns 0.469ns 3.365ns } { 0.000ns 1.299ns 0.827ns 0.390ns 0.629ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.358 ns" { inst12 inst13 spi_clk } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "6.358 ns" { inst12 {} inst13 {} spi_clk {} } { 0.000ns 2.287ns 1.948ns } { 0.000ns 0.258ns 1.865ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "lpm_shiftreg:inst31\|dffs\[0\] spi_in spi_glob_clk -0.699 ns register " "Info: th for register \"lpm_shiftreg:inst31\|dffs\[0\]\" (data pin = \"spi_in\", clock pin = \"spi_glob_clk\") is -0.699 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "spi_glob_clk destination 6.563 ns + Longest register " "Info: + Longest clock path from clock \"spi_glob_clk\" to destination register is 6.563 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns spi_glob_clk 1 CLK PIN_17 4 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_17; Fanout = 4; CLK Node = 'spi_glob_clk'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi_glob_clk } "NODE_NAME" } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 208 1304 1472 224 "spi_glob_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.827 ns) 2.800 ns inst47 2 REG LC_X27_Y10_N4 16 " "Info: 2: + IC(0.674 ns) + CELL(0.827 ns) = 2.800 ns; Loc. = LC_X27_Y10_N4; Fanout = 16; REG Node = 'inst47'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.501 ns" { spi_glob_clk inst47 } "NODE_NAME" } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 2192 1712 1776 2272 "inst47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.134 ns) + CELL(0.629 ns) 6.563 ns lpm_shiftreg:inst31\|dffs\[0\] 3 REG LC_X22_Y19_N2 2 " "Info: 3: + IC(3.134 ns) + CELL(0.629 ns) = 6.563 ns; Loc. = LC_X22_Y19_N2; Fanout = 2; REG Node = 'lpm_shiftreg:inst31\|dffs\[0\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.763 ns" { inst47 lpm_shiftreg:inst31|dffs[0] } "NODE_NAME" } } { "LPM_SHIFTREG.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.755 ns ( 41.98 % ) " "Info: Total cell delay = 2.755 ns ( 41.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.808 ns ( 58.02 % ) " "Info: Total interconnect delay = 3.808 ns ( 58.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.563 ns" { spi_glob_clk inst47 lpm_shiftreg:inst31|dffs[0] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "6.563 ns" { spi_glob_clk {} spi_glob_clk~out0 {} inst47 {} lpm_shiftreg:inst31|dffs[0] {} } { 0.000ns 0.000ns 0.674ns 3.134ns } { 0.000ns 1.299ns 0.827ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.013 ns + " "Info: + Micro hold delay of destination is 0.013 ns" {  } { { "LPM_SHIFTREG.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.275 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.275 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns spi_in 1 PIN PIN_96 1 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_96; Fanout = 1; PIN Node = 'spi_in'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi_in } "NODE_NAME" } } { "sss_spi_discovery.bdf" "" { Schematic "D:/Speian_Worcs/SSSWorkHome/Altera/sssBlock/sss_spi_discovery/sss_spi_discovery.bdf" { { 272 1304 1472 288 "spi_in" "" } { 1672 1408 1536 1688 "spi_in" "" } { 264 1472 1600 280 "spi_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.703 ns) + CELL(0.273 ns) 7.275 ns lpm_shiftreg:inst31\|dffs\[0\] 2 REG LC_X22_Y19_N2 2 " "Info: 2: + IC(5.703 ns) + CELL(0.273 ns) = 7.275 ns; Loc. = LC_X22_Y19_N2; Fanout = 2; REG Node = 'lpm_shiftreg:inst31\|dffs\[0\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.976 ns" { spi_in lpm_shiftreg:inst31|dffs[0] } "NODE_NAME" } } { "LPM_SHIFTREG.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.572 ns ( 21.61 % ) " "Info: Total cell delay = 1.572 ns ( 21.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.703 ns ( 78.39 % ) " "Info: Total interconnect delay = 5.703 ns ( 78.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.275 ns" { spi_in lpm_shiftreg:inst31|dffs[0] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "7.275 ns" { spi_in {} spi_in~out0 {} lpm_shiftreg:inst31|dffs[0] {} } { 0.000ns 0.000ns 5.703ns } { 0.000ns 1.299ns 0.273ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.563 ns" { spi_glob_clk inst47 lpm_shiftreg:inst31|dffs[0] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "6.563 ns" { spi_glob_clk {} spi_glob_clk~out0 {} inst47 {} lpm_shiftreg:inst31|dffs[0] {} } { 0.000ns 0.000ns 0.674ns 3.134ns } { 0.000ns 1.299ns 0.827ns 0.629ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.275 ns" { spi_in lpm_shiftreg:inst31|dffs[0] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "7.275 ns" { spi_in {} spi_in~out0 {} lpm_shiftreg:inst31|dffs[0] {} } { 0.000ns 0.000ns 5.703ns } { 0.000ns 1.299ns 0.273ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "124 " "Info: Peak virtual memory: 124 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 23 16:14:28 2016 " "Info: Processing ended: Fri Sep 23 16:14:28 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
