

================================================================
== Vitis HLS Report for 'rx_app_if'
================================================================
* Date:           Tue Jul 19 06:14:50 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  1.412 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  6.400 ns|  6.400 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      34|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      45|    -|
|Register         |        -|     -|      26|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      26|      79|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1440|  2280|  788160|  394080|  320|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |and_ln71_fu_106_p2                |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_io                |       and|   0|  0|   2|           1|           1|
    |ap_condition_108                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op25_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op30_write_state2    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op31_write_state3    |       and|   0|  0|   2|           1|           1|
    |tmp_i_252_nbreadreq_fu_56_p3      |       and|   0|  0|   2|           1|           0|
    |tmp_i_nbreadreq_fu_42_p3          |       and|   0|  0|   2|           1|           0|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |        or|   0|  0|   2|           1|           1|
    |or_ln63_fu_94_p2                  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln63_fu_88_p2                 |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  34|          17|          17|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done                               |   9|          2|    1|          2|
    |m_axis_listen_port_rsp_V_TDATA_blk_n  |   9|          2|    1|          2|
    |portTable2rxApp_listen_rsp_blk_n      |   9|          2|    1|          2|
    |rxApp2portTable_listen_req_blk_n      |   9|          2|    1|          2|
    |s_axis_listen_port_req_V_TDATA_blk_n  |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  45|         10|    5|         10|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |and_ln71_reg_131                |   1|   0|    1|          0|
    |and_ln71_reg_131_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_CS_fsm                       |   1|   0|    1|          0|
    |ap_done_reg                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2         |   1|   0|    1|          0|
    |listening_reg_135               |   1|   0|    1|          0|
    |or_ln63_reg_122                 |   1|   0|    1|          0|
    |or_ln63_reg_122_pp0_iter1_reg   |   1|   0|    1|          0|
    |rai_wait                        |   1|   0|    1|          0|
    |tmp_reg_126                     |  16|   0|   16|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           |  26|   0|   26|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+----------------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+------------------------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                              |   in|    1|  ap_ctrl_hs|                   rx_app_if|  return value|
|ap_rst                              |   in|    1|  ap_ctrl_hs|                   rx_app_if|  return value|
|ap_start                            |   in|    1|  ap_ctrl_hs|                   rx_app_if|  return value|
|ap_done                             |  out|    1|  ap_ctrl_hs|                   rx_app_if|  return value|
|ap_continue                         |   in|    1|  ap_ctrl_hs|                   rx_app_if|  return value|
|ap_idle                             |  out|    1|  ap_ctrl_hs|                   rx_app_if|  return value|
|ap_ready                            |  out|    1|  ap_ctrl_hs|                   rx_app_if|  return value|
|s_axis_listen_port_req_V_TVALID     |   in|    1|        axis|    s_axis_listen_port_req_V|       pointer|
|s_axis_listen_port_req_V_TDATA      |   in|   16|        axis|    s_axis_listen_port_req_V|       pointer|
|s_axis_listen_port_req_V_TREADY     |  out|    1|        axis|    s_axis_listen_port_req_V|       pointer|
|portTable2rxApp_listen_rsp_dout     |   in|    1|     ap_fifo|  portTable2rxApp_listen_rsp|       pointer|
|portTable2rxApp_listen_rsp_empty_n  |   in|    1|     ap_fifo|  portTable2rxApp_listen_rsp|       pointer|
|portTable2rxApp_listen_rsp_read     |  out|    1|     ap_fifo|  portTable2rxApp_listen_rsp|       pointer|
|rxApp2portTable_listen_req_din      |  out|   16|     ap_fifo|  rxApp2portTable_listen_req|       pointer|
|rxApp2portTable_listen_req_full_n   |   in|    1|     ap_fifo|  rxApp2portTable_listen_req|       pointer|
|rxApp2portTable_listen_req_write    |  out|    1|     ap_fifo|  rxApp2portTable_listen_req|       pointer|
|m_axis_listen_port_rsp_V_TREADY     |   in|    1|        axis|    m_axis_listen_port_rsp_V|       pointer|
|m_axis_listen_port_rsp_V_TDATA      |  out|    8|        axis|    m_axis_listen_port_rsp_V|       pointer|
|m_axis_listen_port_rsp_V_TVALID     |  out|    1|        axis|    m_axis_listen_port_rsp_V|       pointer|
+------------------------------------+-----+-----+------------+----------------------------+--------------+

