# ZCU106 SFP

## 1. PS 

![](20181111145343867.PNG)

![](00.block-design.png)

Zynq 核的设置。其他部分使用默认设置。

![](20181111145336258.PNG)

axi_bram_ctr_0 设置：

![](20181111145336294.PNG)

axi_bram_ctr_1 的设置：

![](20181111145336337.PNG)

axi_bram_ctr_2 的设置：

![](20181111145336339.PNG)

    在 Vivado 2020.1 中，AXI BRAM Controller 版本为 4.1，默认深度为 2K。

![](01.axi-bram-ctrlr.png)

Adjust `Master Base Address` in Address Editor：

![](02.addr-map.png)

Make the `BRAM_PORTA` on BRAM controllers external, double click the ports, set `READ WRITE MODE` of the ports to `READ WRITE`.

![](03.bram-ctrlr-port.png)

Validate the Block Design, and create HDL Wrapper.


## 2. PL

![](20181111145459814.PNG)

ss

![](20181111145346636.PNG)
![](20181111145347106.PNG)
![](20181111145347572.PNG)
![](20181111145435287.PNG)
![](2018111114543687.PNG)
![](20181111145348891.PNG)
![](20181111145336458.PNG)
![](20181111145437661.PNG)
![](20181111145336179.PNG)
![](20181111145438456.PNG)
![](20181111145349924.PNG)
![](20181111145350981.PNG)
![](20181111145351543.PNG)
![](2018111114535282.PNG)
![](20181111145442967.PNG)
![](20181111145352836.PNG)
![](20181111145353440.PNG)
![](20181111145336693.PNG)
![](2018111114535499.PNG)
![](20181111145354921.PNG)
![](20181111145446756.PNG)
![](20181111145356261.PNG)
![](20181111145356954.PNG)
![](20181111145357712.PNG)
![](20181111145358490.PNG)
![](20181111145359289.PNG)
![](20181111145400125.PNG)
![](201811111453377.PNG)
![](2018111114540110.PNG)
![](20181111145337165.PNG)
![](20181111145402661.PNG)
![](20181111145337287.PNG)
![](20181111145337429.PNG)
![](2018111114540681.PNG)
![](20181111145406872.PNG)
![](20181111145337656.PNG)
![](20181111145337805.PNG)
![](20181111145337996.PNG)
![](20181111145338167.PNG)
![](20181111145338368.PNG)
![](20181111145338581.PNG)
![](20181111145338815.PNG)
![](2018111114533965.PNG)
![](20181111145339350.PNG)
![](20181111145414754.PNG)
![](20181111145415491.PNG)
![](20181111145339728.PNG)
![](20181111145339991.PNG)
![](20181111145340277.PNG)
![](20181111145340590.PNG)
![](20181111145340897.PNG)
![](he1811111453362.PNG)
![](20181111145419946.PNG)
![](20181111145420653.PNG)
![](20181111145341396.PNG)
![](20181111145422191.PNG)
![](20181111145341833.PNG)
![](20181111145423616.PNG)
![](20181111145424422.PNG)
![](20181111145342390.PNG)
![](20181111145342746.PNG)
![](20181111145457904.PNG)
![](20181111145427953.PNG)
![](20181111145428740.PNG)
![](20181111145429520.PNG)
![](20181111145501675.PNG)
![](20181111145430536.PNG)
