---
title: "TB EM NEGF"
date: "2019-08-01T23:40:32.169Z"
template: "post"
draft: false
slug: "/posts/TB_EM_NEGF"
category: "Nano Physics"
tags: 
 - "Tight-binding NEGF"
 - "Nanowire"
description: "Tight-binding NEGF 기반 Nanowire FET 소자 성능 및 특성 해석용 S/W Manual"
---
##Tight-binding EM NEGF 방법에 의한 수송 특성 이해
##Simulation Manual
![Aspect ratio](/media/POST/000012/28.jpg)

![Aspect ratio](/media/POST/000012/29.jpg)

![Aspect ratio](/media/POST/000012/30.jpg)

![Aspect ratio](/media/POST/000012/31.jpg)

![Aspect ratio](/media/POST/000012/32.jpg)

![Aspect ratio](/media/POST/000012/33.jpg)


##Table of Contents
- Multi-Gate Transistors
- Tight-Binding Non-Equilibrium-Green’s-Function 
- Analysis of Relation between Simulator Variable 
- References

##Multi-Gate Transistors
###The Metal-Oxide-Semiconductor Field-Effect-Transistor (MOSFET) 
- Mainly used as switches in logic microcircuits
- Growing the accuracy & performance of the systems 
- Advanced security for the data transmission

![Aspect ratio](/media/POST/000012/0.jpg)
![Aspect ratio](/media/POST/000012/1.jpg)


###MOSFET Scaling Trends 
- Moore’s Law
: Number of Transistor on an integrated circuit chip doubles every 1.5 years 

$\rightarrow$ Performance and power dissipation need to be improved

$\rightarrow$ Smaller is faster !

![Aspect ratio](/media/POST/000012/2.jpg)

###Dimensional Scaling Limitation
- Short channel effects (SCEs) limiting scaling into sub-nanometer regime

The width of the drain-junction depletion region increases as the drain voltage increases, causing the drain-induced barrier lowering (DIBL) effect

$\rightarrow$ Leakage is too great

- Oxide thickness cannot be scaled down further, problems of tunneling

![Aspect ratio](/media/POST/000012/3.jpg)
![Aspect ratio](/media/POST/000012/4.jpg)

###Types of Multi-Gate Transistor
The electrode is wrapped around several sides of the channel region

![Aspect ratio](/media/POST/000012/5.jpg)

- SOI* Fin FET
- SOI Tri-gate MOSFET
- SOI Π-gate MOSFET
- SOI Ω-gate MOSFET
- SOI GAA* MOSFET
- Bulk Tri-gate MOSFET

*SOI : Silicon-on-insulator 

*GAA : Gate-all-around

###Why Multi-Gate MOSFETs?
SCEs (subthreshold swing degradation and DIBL) are caused by the encroachment of the electric field line from the source and the drain into the channel region, thereby competing for the available depletion charge and reducing the threshold voltage

The distribution of electrical potential in the channel region of a MOSFET can be derived directly from Maxwell’s equation:
$$
\nabla \cdot \mathbf{D}=\rho
$$

where $\mathrm{D}=\varepsilon \mathrm{E}$ is the electrical displacement field.
$\varepsilon$ : the permittivity of the material

$E$ : the electric field

$\rho$ : the local density of electrical charge

The three-dimensional Poisson equation shows how the gates compete with the source and the drain for the charge in the channel :

![Aspect ratio](/media/POST/000012/6.jpg)

For multigate devices, gate control is exerted in the y and z directions and competes with the variation in the electric field in the x direction, which arises from the source and the drain


Based on the Poisson equation, it is possible, using a few simplifying assumptions, to calculate a parameter called the natural length λ

The λ represents the extension of the electric field lines from the source and the drain into the channel region [3] [4]

A device will be free of SCEs if the gate is at least sixfold long than λ

If the transistor has a square cross-section, then the generalized relationship for the natural length can be written as follows :
$$
\lambda_{N}=\sqrt{\frac{\varepsilon_{\mathrm{s}_{\mathrm{i}}}}{N \varepsilon_{\mathrm{ox}}}} t_{\mathrm{or}} t_{\mathrm{si}}
$$

- $\varepsilon_{\mathrm{OX}}$ : the permittivity of the gate oxide 
- $\varepsilon_{\mathrm{Si}}$ : the permittivity of the silicon
- $t_{\mathrm{OX}}$ : the gate oxide thickness
- $t_{\mathrm{Si}}$ : the silicon film thickness
- $\mathrm{N}$ : effective gate number.



The value of the natural length is given by :
- single-gate MOSFET 
$$
\lambda_{1}=\sqrt{\frac{\varepsilon_{\mathrm{si}}}{\varepsilon_{\mathrm{ox}}}} t_{\mathrm{ox}} t_{\mathrm{si}}
$$

- double-gate MOSFET
$$
\lambda_{2}=\sqrt{\frac{\mathcal{E}_{\mathrm{si}}}{2 \varepsilon_{\mathrm{ox}}}} t_{\mathrm{ox}} t_{\mathrm{si}}
$$

- GAA MOSFETxx
$$
\lambda_{4}=\sqrt{\frac{\varepsilon_{\mathrm{si}}}{4 \varepsilon_{\mathrm{ox}}}} t_{\mathrm{ox}} t_{\mathrm{si}}
$$

The $\lambda_{N}$ clearly shows the benefits of multigate architectures for reducing SCEs

The universality of the effective-gate- number concept is clear from measurements of DIBL for various gate configurations


##TB-EM-NEGF
- TB : Tight-Binding
- EM : Equivalent Transport Method
- NEGF : Non-Equilibrium-Green’s-Function

###Tight-Binding Theory
Energy band calculated under the assumption that atoms are tightly-bound 

In 1-D chain model, we understand simple tight-binding Hamiltonian

![Aspect ratio](/media/POST/000012/7.jpg)

$$
\text { Schrödinger equation: } \quad E\{\psi\}=[H]\{\psi\}
$$

$$
E \psi_{n}=E_{t} \psi_{n-1}+E_{0} \psi_{n}+E_{t} \psi_{n+1}
$$

$$
\begin{array}{c}{\text { where } \psi_{n}=\psi_{0} e^{i k n a}} \\ {\text { (Bloch theorem) }}\end{array}
$$

$$
\begin{aligned} E(k) &=E_{0}+E_{t} e^{-i k a}+E_{t} e^{i k a} \\ &=E_{0}+2 E_{t} \cos k a \end{aligned}
$$

![Aspect ratio](/media/POST/000012/8.jpg)

###Generic model with TB theory
E-K relation obtained by solving eigenvalue problem of $E\left\{\phi_{0}\right\}=[h(\vec{k})]\left\{\phi_{0}\right\}$
The dimension of TB Hamiltonian : (# atoms in one unitcell) X (#orbitals/atom)

![Aspect ratio](/media/POST/000012/9.jpg)

$$
\left[H_{n m}\right] : n_{b} \times n_{b} \text { overlap matrix }
$$

$$
\text { e.g. } n_{b}=5 \rightarrow s p^{3} s^{*}
$$

![Aspect ratio](/media/POST/000012/10.jpg)

###Overall Flow Chart
To obtain the band structures using semi-empirical TB model
1. Define the unit cell (the smallest atomic structure)
2. Find periodicity based on the connectivity of the unit cell 
3. Construct Hamiltonian with orbital basis functions

###Methodology : Bulk
- Bulk unitcell : 1 anion + cationè2 atoms only
- Number of orbitals per a atom must be selectedèusually sp3s* 
- Bulk Hamiltonian :
$$
[h(\vec{k})]=\sum_{m}\left[H_{n m}\right] e^{i \vec{k} \cdot\left(\vec{d}_{m}-\vec{d}_{n}\right)} \quad \text { where } H_{n m}=\left[\begin{array}{ll}{H_{a a}} & {H_{a c}} \\ {H_{c a}} & {H_{c c}}\end{array}\right]
$$

- 4 nearest neighbor atoms
$$
\begin{array}{ll}{\frac{a}{4}(\hat{x}+\hat{y}+\hat{z}),} & {\frac{a}{4}(-\hat{x}-\hat{y}+\hat{z})} \\ {\frac{a}{4}(\hat{x}-\hat{y}-\hat{z}),} & {\frac{a}{4}(-\hat{x}+\hat{y}-\hat{z})}\end{array}
$$

- basis vector
$$
0, \frac{a}{2}(\hat{x}+\hat{y}), \quad \frac{a}{2}(\hat{y}+\hat{z}), \quad \frac{a}{2}(\hat{z}+\hat{x})
$$

![Aspect ratio](/media/POST/000012/11.jpg)


###Example of Energy Band Structures : Bulk 
Obtained from sp3d5s* TB model

![Aspect ratio](/media/POST/000012/12.jpg)


###Methodology : nanowire (NW)
![Aspect ratio](/media/POST/000012/13.jpg)

####Step 1 ~ Step 2
- NW is confined in y-, z-direction 
- UTB has periodicity in x- direction
- Unitcell in NW is called ‘slab’
- Slab differs according to transport
![Aspect ratio](/media/POST/000012/14.jpg)

####Step 3 ~ Step 4
- Make connectivity information between nearest neighbor atoms
- The information is used to construct Hamiltonian of NW
![Aspect ratio](/media/POST/000012/15.jpg)

####Step 5
- Surface atoms are passivated by unitary transformation
- Passivation eliminates spurious states in forbidden gap
![Aspect ratio](/media/POST/000012/16.jpg)


####Step 6 ~ Step 7
- EM(or RBT) process performs suitable unitary transformation with reduced basis set
- E-k relation is obtained by eigenvalue problem
![Aspect ratio](/media/POST/000012/17.jpg)


###Transport Calculation : Charge-potential self-consistent approach
![Aspect ratio](/media/POST/000012/18.jpg)

####TB models in combination with NEGF
- standard approach to quantum transport
####Non-Equilibrium Green’s function (NEGF)
- describing open boundary conditions for the Schrodinger eq.
####Schrodinger-Poisson self-consistent solution 
- electron transport analysis
![Aspect ratio](/media/POST/000012/19.jpg)


###EDISON Simulation Results : Short Channel Effects
1nm x 1nm Si Tri-gate FET, sp3s*
![Aspect ratio](/media/POST/000012/20.jpg)
![Aspect ratio](/media/POST/000012/21.jpg)
![Aspect ratio](/media/POST/000012/22.jpg)

##Analysis of Relation between Simulator Variable
###Short Channel Effects
In a FET with a long channel, the threshold voltage was independent of drain voltage. In short channel devices this is no longer true

SS increases when when the channel length is decreased, which slows down the variation of the current with gate voltage that occurs below the threshold voltage

![Aspect ratio](/media/POST/000012/23.jpg)
![Aspect ratio](/media/POST/000012/24.jpg)

The DIBL effect shifts the electrical characteristics of the transistor to the left when the drain voltage is increased

This typically occurs when the device needs to be turned off
![Aspect ratio](/media/POST/000012/25.jpg)
![Aspect ratio](/media/POST/000012/26.jpg)

###Variation of the DIBL Effect with Channel Length
Short-channel effects become when the channel length is short. 

In practice, the DIBL can be calculated as follows :
$$
\mathrm{DIBL}=-\frac{V_{T h}^{D D}-V_{T h}^{\mathrm{low}}}{V_{D D}-V_{D}^{\mathrm{low}}}
$$

![Aspect ratio](/media/POST/000012/27.jpg)

##References
1. I. Ferain, A.C. Cynthia and J.P. Colinge, “Multigate transistors as the future of classical metal-oxide-semiconductor field-effect transistors”, Nature, vol.479, no. 310, 2011
2. S. Frank, “Grephene transistors”, Nature Nanotechnology, vol.5, no.487, 2010
3. J.P. Colinge, “Multiple-gate SOI MOSFETs”, Solid State Electron, vol.48, no.897, 2004
4. R.H. Yan, A. Ourmaxd and K.F. Lee, “Scaling the Si MOSFET: from bulk to SOI to bulk”, IEEE Trans. Electron Devices, vol. 39, no.1704, 1992
5. EDISON 전문센터, “Tight-Binding 기반 밴드 구조 계산 S/W Contents 및 SW Manual”, 2013
6. EDISON 전문센터, “Nanowire FET 소자 해석을 위한 Reduced Basis Transformation S/W”, 2016

