$comment
	File created using the following command:
		vcd file ALU.msim.vcd -direction
$end
$date
	Sat Oct 16 16:37:41 2021
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module ALU_vlg_vec_tst $end
$var reg 4 ! a [3:0] $end
$var reg 4 " b [3:0] $end
$var reg 2 # s [1:0] $end
$var wire 1 $ out [3] $end
$var wire 1 % out [2] $end
$var wire 1 & out [1] $end
$var wire 1 ' out [0] $end

$scope module i1 $end
$var wire 1 ( gnd $end
$var wire 1 ) vcc $end
$var wire 1 * unknown $end
$var tri1 1 + devclrn $end
$var tri1 1 , devpor $end
$var tri1 1 - devoe $end
$var wire 1 . ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 / a[3]~input_o $end
$var wire 1 0 b[2]~input_o $end
$var wire 1 1 a[2]~input_o $end
$var wire 1 2 b[1]~input_o $end
$var wire 1 3 s[0]~input_o $end
$var wire 1 4 a[1]~input_o $end
$var wire 1 5 inst2|$00000|auto_generated|l1_w3_n0_mux_dataout~1_combout $end
$var wire 1 6 b[3]~input_o $end
$var wire 1 7 a[0]~input_o $end
$var wire 1 8 b[0]~input_o $end
$var wire 1 9 inst2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout $end
$var wire 1 : s[1]~input_o $end
$var wire 1 ; inst2|$00000|auto_generated|l1_w3_n0_mux_dataout~2_combout $end
$var wire 1 < inst5|inst1|inst3~combout $end
$var wire 1 = inst5|inst1|inst2~combout $end
$var wire 1 > inst2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout $end
$var wire 1 ? inst2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout $end
$var wire 1 @ inst2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1101 !
b1 "
b0 #
1'
0&
1%
1$
0(
1)
x*
1+
1,
1-
0.
1/
00
11
02
03
04
15
06
17
18
09
0:
1;
0<
0=
1>
0?
1@
$end
#10000
b1 #
b101 !
b1 !
b0 !
07
01
0/
13
05
0>
0%
0;
0$
#20000
b11 #
b10 #
b1000 !
1/
03
1:
15
1;
1$
#30000
b101 "
b111 "
12
10
1>
1?
1&
1%
#40000
b1010 !
b1111 "
b11 #
b1101 "
13
02
16
14
05
0?
0;
0@
0>
0%
0'
0$
0&
1;
1$
#50000
b1100 "
b1000 "
b0 "
b10 "
08
12
00
06
1<
0;
1?
1&
0$
#60000
b1 #
b10 !
b0 !
b0 #
b0 "
02
04
0/
03
0:
15
0<
0?
0&
#200000
