
Application_007_Example_4.4_Blocked_State_To_Delay.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000047d0  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000068  08004960  08004960  00005960  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080049c8  080049c8  0000601c  2**0
                  CONTENTS
  4 .ARM          00000008  080049c8  080049c8  000059c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080049d0  080049d0  0000601c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080049d0  080049d0  000059d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080049d4  080049d4  000059d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000001c  20000000  080049d8  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000601c  2**0
                  CONTENTS
 10 .bss          00012e40  2000001c  2000001c  0000601c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20012e5c  20012e5c  0000601c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000601c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00011e62  00000000  00000000  0000604c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002935  00000000  00000000  00017eae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000010e8  00000000  00000000  0001a7e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000d3b  00000000  00000000  0001b8d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00020110  00000000  00000000  0001c60b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00013937  00000000  00000000  0003c71b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d9715  00000000  00000000  00050052  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00129767  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004704  00000000  00000000  001297ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000008f  00000000  00000000  0012deb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000001c 	.word	0x2000001c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004948 	.word	0x08004948

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000020 	.word	0x20000020
 80001cc:	08004948 	.word	0x08004948

080001d0 <__aeabi_uldivmod>:
 80001d0:	b953      	cbnz	r3, 80001e8 <__aeabi_uldivmod+0x18>
 80001d2:	b94a      	cbnz	r2, 80001e8 <__aeabi_uldivmod+0x18>
 80001d4:	2900      	cmp	r1, #0
 80001d6:	bf08      	it	eq
 80001d8:	2800      	cmpeq	r0, #0
 80001da:	bf1c      	itt	ne
 80001dc:	f04f 31ff 	movne.w	r1, #4294967295
 80001e0:	f04f 30ff 	movne.w	r0, #4294967295
 80001e4:	f000 b96a 	b.w	80004bc <__aeabi_idiv0>
 80001e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f0:	f000 f806 	bl	8000200 <__udivmoddi4>
 80001f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001fc:	b004      	add	sp, #16
 80001fe:	4770      	bx	lr

08000200 <__udivmoddi4>:
 8000200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000204:	9d08      	ldr	r5, [sp, #32]
 8000206:	460c      	mov	r4, r1
 8000208:	2b00      	cmp	r3, #0
 800020a:	d14e      	bne.n	80002aa <__udivmoddi4+0xaa>
 800020c:	4694      	mov	ip, r2
 800020e:	458c      	cmp	ip, r1
 8000210:	4686      	mov	lr, r0
 8000212:	fab2 f282 	clz	r2, r2
 8000216:	d962      	bls.n	80002de <__udivmoddi4+0xde>
 8000218:	b14a      	cbz	r2, 800022e <__udivmoddi4+0x2e>
 800021a:	f1c2 0320 	rsb	r3, r2, #32
 800021e:	4091      	lsls	r1, r2
 8000220:	fa20 f303 	lsr.w	r3, r0, r3
 8000224:	fa0c fc02 	lsl.w	ip, ip, r2
 8000228:	4319      	orrs	r1, r3
 800022a:	fa00 fe02 	lsl.w	lr, r0, r2
 800022e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000232:	fa1f f68c 	uxth.w	r6, ip
 8000236:	fbb1 f4f7 	udiv	r4, r1, r7
 800023a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800023e:	fb07 1114 	mls	r1, r7, r4, r1
 8000242:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000246:	fb04 f106 	mul.w	r1, r4, r6
 800024a:	4299      	cmp	r1, r3
 800024c:	d90a      	bls.n	8000264 <__udivmoddi4+0x64>
 800024e:	eb1c 0303 	adds.w	r3, ip, r3
 8000252:	f104 30ff 	add.w	r0, r4, #4294967295
 8000256:	f080 8112 	bcs.w	800047e <__udivmoddi4+0x27e>
 800025a:	4299      	cmp	r1, r3
 800025c:	f240 810f 	bls.w	800047e <__udivmoddi4+0x27e>
 8000260:	3c02      	subs	r4, #2
 8000262:	4463      	add	r3, ip
 8000264:	1a59      	subs	r1, r3, r1
 8000266:	fa1f f38e 	uxth.w	r3, lr
 800026a:	fbb1 f0f7 	udiv	r0, r1, r7
 800026e:	fb07 1110 	mls	r1, r7, r0, r1
 8000272:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000276:	fb00 f606 	mul.w	r6, r0, r6
 800027a:	429e      	cmp	r6, r3
 800027c:	d90a      	bls.n	8000294 <__udivmoddi4+0x94>
 800027e:	eb1c 0303 	adds.w	r3, ip, r3
 8000282:	f100 31ff 	add.w	r1, r0, #4294967295
 8000286:	f080 80fc 	bcs.w	8000482 <__udivmoddi4+0x282>
 800028a:	429e      	cmp	r6, r3
 800028c:	f240 80f9 	bls.w	8000482 <__udivmoddi4+0x282>
 8000290:	4463      	add	r3, ip
 8000292:	3802      	subs	r0, #2
 8000294:	1b9b      	subs	r3, r3, r6
 8000296:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800029a:	2100      	movs	r1, #0
 800029c:	b11d      	cbz	r5, 80002a6 <__udivmoddi4+0xa6>
 800029e:	40d3      	lsrs	r3, r2
 80002a0:	2200      	movs	r2, #0
 80002a2:	e9c5 3200 	strd	r3, r2, [r5]
 80002a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002aa:	428b      	cmp	r3, r1
 80002ac:	d905      	bls.n	80002ba <__udivmoddi4+0xba>
 80002ae:	b10d      	cbz	r5, 80002b4 <__udivmoddi4+0xb4>
 80002b0:	e9c5 0100 	strd	r0, r1, [r5]
 80002b4:	2100      	movs	r1, #0
 80002b6:	4608      	mov	r0, r1
 80002b8:	e7f5      	b.n	80002a6 <__udivmoddi4+0xa6>
 80002ba:	fab3 f183 	clz	r1, r3
 80002be:	2900      	cmp	r1, #0
 80002c0:	d146      	bne.n	8000350 <__udivmoddi4+0x150>
 80002c2:	42a3      	cmp	r3, r4
 80002c4:	d302      	bcc.n	80002cc <__udivmoddi4+0xcc>
 80002c6:	4290      	cmp	r0, r2
 80002c8:	f0c0 80f0 	bcc.w	80004ac <__udivmoddi4+0x2ac>
 80002cc:	1a86      	subs	r6, r0, r2
 80002ce:	eb64 0303 	sbc.w	r3, r4, r3
 80002d2:	2001      	movs	r0, #1
 80002d4:	2d00      	cmp	r5, #0
 80002d6:	d0e6      	beq.n	80002a6 <__udivmoddi4+0xa6>
 80002d8:	e9c5 6300 	strd	r6, r3, [r5]
 80002dc:	e7e3      	b.n	80002a6 <__udivmoddi4+0xa6>
 80002de:	2a00      	cmp	r2, #0
 80002e0:	f040 8090 	bne.w	8000404 <__udivmoddi4+0x204>
 80002e4:	eba1 040c 	sub.w	r4, r1, ip
 80002e8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002ec:	fa1f f78c 	uxth.w	r7, ip
 80002f0:	2101      	movs	r1, #1
 80002f2:	fbb4 f6f8 	udiv	r6, r4, r8
 80002f6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002fa:	fb08 4416 	mls	r4, r8, r6, r4
 80002fe:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000302:	fb07 f006 	mul.w	r0, r7, r6
 8000306:	4298      	cmp	r0, r3
 8000308:	d908      	bls.n	800031c <__udivmoddi4+0x11c>
 800030a:	eb1c 0303 	adds.w	r3, ip, r3
 800030e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000312:	d202      	bcs.n	800031a <__udivmoddi4+0x11a>
 8000314:	4298      	cmp	r0, r3
 8000316:	f200 80cd 	bhi.w	80004b4 <__udivmoddi4+0x2b4>
 800031a:	4626      	mov	r6, r4
 800031c:	1a1c      	subs	r4, r3, r0
 800031e:	fa1f f38e 	uxth.w	r3, lr
 8000322:	fbb4 f0f8 	udiv	r0, r4, r8
 8000326:	fb08 4410 	mls	r4, r8, r0, r4
 800032a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800032e:	fb00 f707 	mul.w	r7, r0, r7
 8000332:	429f      	cmp	r7, r3
 8000334:	d908      	bls.n	8000348 <__udivmoddi4+0x148>
 8000336:	eb1c 0303 	adds.w	r3, ip, r3
 800033a:	f100 34ff 	add.w	r4, r0, #4294967295
 800033e:	d202      	bcs.n	8000346 <__udivmoddi4+0x146>
 8000340:	429f      	cmp	r7, r3
 8000342:	f200 80b0 	bhi.w	80004a6 <__udivmoddi4+0x2a6>
 8000346:	4620      	mov	r0, r4
 8000348:	1bdb      	subs	r3, r3, r7
 800034a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800034e:	e7a5      	b.n	800029c <__udivmoddi4+0x9c>
 8000350:	f1c1 0620 	rsb	r6, r1, #32
 8000354:	408b      	lsls	r3, r1
 8000356:	fa22 f706 	lsr.w	r7, r2, r6
 800035a:	431f      	orrs	r7, r3
 800035c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000360:	fa04 f301 	lsl.w	r3, r4, r1
 8000364:	ea43 030c 	orr.w	r3, r3, ip
 8000368:	40f4      	lsrs	r4, r6
 800036a:	fa00 f801 	lsl.w	r8, r0, r1
 800036e:	0c38      	lsrs	r0, r7, #16
 8000370:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000374:	fbb4 fef0 	udiv	lr, r4, r0
 8000378:	fa1f fc87 	uxth.w	ip, r7
 800037c:	fb00 441e 	mls	r4, r0, lr, r4
 8000380:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000384:	fb0e f90c 	mul.w	r9, lr, ip
 8000388:	45a1      	cmp	r9, r4
 800038a:	fa02 f201 	lsl.w	r2, r2, r1
 800038e:	d90a      	bls.n	80003a6 <__udivmoddi4+0x1a6>
 8000390:	193c      	adds	r4, r7, r4
 8000392:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000396:	f080 8084 	bcs.w	80004a2 <__udivmoddi4+0x2a2>
 800039a:	45a1      	cmp	r9, r4
 800039c:	f240 8081 	bls.w	80004a2 <__udivmoddi4+0x2a2>
 80003a0:	f1ae 0e02 	sub.w	lr, lr, #2
 80003a4:	443c      	add	r4, r7
 80003a6:	eba4 0409 	sub.w	r4, r4, r9
 80003aa:	fa1f f983 	uxth.w	r9, r3
 80003ae:	fbb4 f3f0 	udiv	r3, r4, r0
 80003b2:	fb00 4413 	mls	r4, r0, r3, r4
 80003b6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003ba:	fb03 fc0c 	mul.w	ip, r3, ip
 80003be:	45a4      	cmp	ip, r4
 80003c0:	d907      	bls.n	80003d2 <__udivmoddi4+0x1d2>
 80003c2:	193c      	adds	r4, r7, r4
 80003c4:	f103 30ff 	add.w	r0, r3, #4294967295
 80003c8:	d267      	bcs.n	800049a <__udivmoddi4+0x29a>
 80003ca:	45a4      	cmp	ip, r4
 80003cc:	d965      	bls.n	800049a <__udivmoddi4+0x29a>
 80003ce:	3b02      	subs	r3, #2
 80003d0:	443c      	add	r4, r7
 80003d2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003d6:	fba0 9302 	umull	r9, r3, r0, r2
 80003da:	eba4 040c 	sub.w	r4, r4, ip
 80003de:	429c      	cmp	r4, r3
 80003e0:	46ce      	mov	lr, r9
 80003e2:	469c      	mov	ip, r3
 80003e4:	d351      	bcc.n	800048a <__udivmoddi4+0x28a>
 80003e6:	d04e      	beq.n	8000486 <__udivmoddi4+0x286>
 80003e8:	b155      	cbz	r5, 8000400 <__udivmoddi4+0x200>
 80003ea:	ebb8 030e 	subs.w	r3, r8, lr
 80003ee:	eb64 040c 	sbc.w	r4, r4, ip
 80003f2:	fa04 f606 	lsl.w	r6, r4, r6
 80003f6:	40cb      	lsrs	r3, r1
 80003f8:	431e      	orrs	r6, r3
 80003fa:	40cc      	lsrs	r4, r1
 80003fc:	e9c5 6400 	strd	r6, r4, [r5]
 8000400:	2100      	movs	r1, #0
 8000402:	e750      	b.n	80002a6 <__udivmoddi4+0xa6>
 8000404:	f1c2 0320 	rsb	r3, r2, #32
 8000408:	fa20 f103 	lsr.w	r1, r0, r3
 800040c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000410:	fa24 f303 	lsr.w	r3, r4, r3
 8000414:	4094      	lsls	r4, r2
 8000416:	430c      	orrs	r4, r1
 8000418:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800041c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000420:	fa1f f78c 	uxth.w	r7, ip
 8000424:	fbb3 f0f8 	udiv	r0, r3, r8
 8000428:	fb08 3110 	mls	r1, r8, r0, r3
 800042c:	0c23      	lsrs	r3, r4, #16
 800042e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000432:	fb00 f107 	mul.w	r1, r0, r7
 8000436:	4299      	cmp	r1, r3
 8000438:	d908      	bls.n	800044c <__udivmoddi4+0x24c>
 800043a:	eb1c 0303 	adds.w	r3, ip, r3
 800043e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000442:	d22c      	bcs.n	800049e <__udivmoddi4+0x29e>
 8000444:	4299      	cmp	r1, r3
 8000446:	d92a      	bls.n	800049e <__udivmoddi4+0x29e>
 8000448:	3802      	subs	r0, #2
 800044a:	4463      	add	r3, ip
 800044c:	1a5b      	subs	r3, r3, r1
 800044e:	b2a4      	uxth	r4, r4
 8000450:	fbb3 f1f8 	udiv	r1, r3, r8
 8000454:	fb08 3311 	mls	r3, r8, r1, r3
 8000458:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800045c:	fb01 f307 	mul.w	r3, r1, r7
 8000460:	42a3      	cmp	r3, r4
 8000462:	d908      	bls.n	8000476 <__udivmoddi4+0x276>
 8000464:	eb1c 0404 	adds.w	r4, ip, r4
 8000468:	f101 36ff 	add.w	r6, r1, #4294967295
 800046c:	d213      	bcs.n	8000496 <__udivmoddi4+0x296>
 800046e:	42a3      	cmp	r3, r4
 8000470:	d911      	bls.n	8000496 <__udivmoddi4+0x296>
 8000472:	3902      	subs	r1, #2
 8000474:	4464      	add	r4, ip
 8000476:	1ae4      	subs	r4, r4, r3
 8000478:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800047c:	e739      	b.n	80002f2 <__udivmoddi4+0xf2>
 800047e:	4604      	mov	r4, r0
 8000480:	e6f0      	b.n	8000264 <__udivmoddi4+0x64>
 8000482:	4608      	mov	r0, r1
 8000484:	e706      	b.n	8000294 <__udivmoddi4+0x94>
 8000486:	45c8      	cmp	r8, r9
 8000488:	d2ae      	bcs.n	80003e8 <__udivmoddi4+0x1e8>
 800048a:	ebb9 0e02 	subs.w	lr, r9, r2
 800048e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000492:	3801      	subs	r0, #1
 8000494:	e7a8      	b.n	80003e8 <__udivmoddi4+0x1e8>
 8000496:	4631      	mov	r1, r6
 8000498:	e7ed      	b.n	8000476 <__udivmoddi4+0x276>
 800049a:	4603      	mov	r3, r0
 800049c:	e799      	b.n	80003d2 <__udivmoddi4+0x1d2>
 800049e:	4630      	mov	r0, r6
 80004a0:	e7d4      	b.n	800044c <__udivmoddi4+0x24c>
 80004a2:	46d6      	mov	lr, sl
 80004a4:	e77f      	b.n	80003a6 <__udivmoddi4+0x1a6>
 80004a6:	4463      	add	r3, ip
 80004a8:	3802      	subs	r0, #2
 80004aa:	e74d      	b.n	8000348 <__udivmoddi4+0x148>
 80004ac:	4606      	mov	r6, r0
 80004ae:	4623      	mov	r3, r4
 80004b0:	4608      	mov	r0, r1
 80004b2:	e70f      	b.n	80002d4 <__udivmoddi4+0xd4>
 80004b4:	3e02      	subs	r6, #2
 80004b6:	4463      	add	r3, ip
 80004b8:	e730      	b.n	800031c <__udivmoddi4+0x11c>
 80004ba:	bf00      	nop

080004bc <__aeabi_idiv0>:
 80004bc:	4770      	bx	lr
 80004be:	bf00      	nop

080004c0 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80004c0:	b480      	push	{r7}
 80004c2:	b083      	sub	sp, #12
 80004c4:	af00      	add	r7, sp, #0
 80004c6:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialise( pxList );

    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );
 80004c8:	687b      	ldr	r3, [r7, #4]
 80004ca:	f103 0208 	add.w	r2, r3, #8
 80004ce:	687b      	ldr	r3, [r7, #4]
 80004d0:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 80004d2:	687b      	ldr	r3, [r7, #4]
 80004d4:	f04f 32ff 	mov.w	r2, #4294967295
 80004d8:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );
 80004da:	687b      	ldr	r3, [r7, #4]
 80004dc:	f103 0208 	add.w	r2, r3, #8
 80004e0:	687b      	ldr	r3, [r7, #4]
 80004e2:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );
 80004e4:	687b      	ldr	r3, [r7, #4]
 80004e6:	f103 0208 	add.w	r2, r3, #8
 80004ea:	687b      	ldr	r3, [r7, #4]
 80004ec:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80004ee:	687b      	ldr	r3, [r7, #4]
 80004f0:	2200      	movs	r2, #0
 80004f2:	601a      	str	r2, [r3, #0]
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );

    traceRETURN_vListInitialise();
}
 80004f4:	bf00      	nop
 80004f6:	370c      	adds	r7, #12
 80004f8:	46bd      	mov	sp, r7
 80004fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004fe:	4770      	bx	lr

08000500 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8000500:	b480      	push	{r7}
 8000502:	b083      	sub	sp, #12
 8000504:	af00      	add	r7, sp, #0
 8000506:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialiseItem( pxItem );

    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8000508:	687b      	ldr	r3, [r7, #4]
 800050a:	2200      	movs	r2, #0
 800050c:	611a      	str	r2, [r3, #16]
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );

    traceRETURN_vListInitialiseItem();
}
 800050e:	bf00      	nop
 8000510:	370c      	adds	r7, #12
 8000512:	46bd      	mov	sp, r7
 8000514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000518:	4770      	bx	lr

0800051a <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 800051a:	b480      	push	{r7}
 800051c:	b085      	sub	sp, #20
 800051e:	af00      	add	r7, sp, #0
 8000520:	6078      	str	r0, [r7, #4]
 8000522:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8000524:	683b      	ldr	r3, [r7, #0]
 8000526:	681b      	ldr	r3, [r3, #0]
 8000528:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 800052a:	68bb      	ldr	r3, [r7, #8]
 800052c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000530:	d103      	bne.n	800053a <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8000532:	687b      	ldr	r3, [r7, #4]
 8000534:	691b      	ldr	r3, [r3, #16]
 8000536:	60fb      	str	r3, [r7, #12]
 8000538:	e00c      	b.n	8000554 <vListInsert+0x3a>
        *   6) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
 800053a:	687b      	ldr	r3, [r7, #4]
 800053c:	3308      	adds	r3, #8
 800053e:	60fb      	str	r3, [r7, #12]
 8000540:	e002      	b.n	8000548 <vListInsert+0x2e>
 8000542:	68fb      	ldr	r3, [r7, #12]
 8000544:	685b      	ldr	r3, [r3, #4]
 8000546:	60fb      	str	r3, [r7, #12]
 8000548:	68fb      	ldr	r3, [r7, #12]
 800054a:	685b      	ldr	r3, [r3, #4]
 800054c:	681b      	ldr	r3, [r3, #0]
 800054e:	68ba      	ldr	r2, [r7, #8]
 8000550:	429a      	cmp	r2, r3
 8000552:	d2f6      	bcs.n	8000542 <vListInsert+0x28>
             * IF YOU FIND YOUR CODE STUCK HERE, SEE THE NOTE JUST ABOVE.
             */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8000554:	68fb      	ldr	r3, [r7, #12]
 8000556:	685a      	ldr	r2, [r3, #4]
 8000558:	683b      	ldr	r3, [r7, #0]
 800055a:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800055c:	683b      	ldr	r3, [r7, #0]
 800055e:	685b      	ldr	r3, [r3, #4]
 8000560:	683a      	ldr	r2, [r7, #0]
 8000562:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8000564:	683b      	ldr	r3, [r7, #0]
 8000566:	68fa      	ldr	r2, [r7, #12]
 8000568:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 800056a:	68fb      	ldr	r3, [r7, #12]
 800056c:	683a      	ldr	r2, [r7, #0]
 800056e:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8000570:	683b      	ldr	r3, [r7, #0]
 8000572:	687a      	ldr	r2, [r7, #4]
 8000574:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems + 1U );
 8000576:	687b      	ldr	r3, [r7, #4]
 8000578:	681b      	ldr	r3, [r3, #0]
 800057a:	1c5a      	adds	r2, r3, #1
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	601a      	str	r2, [r3, #0]

    traceRETURN_vListInsert();
}
 8000580:	bf00      	nop
 8000582:	3714      	adds	r7, #20
 8000584:	46bd      	mov	sp, r7
 8000586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800058a:	4770      	bx	lr

0800058c <uxListRemove>:
/*-----------------------------------------------------------*/


UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800058c:	b480      	push	{r7}
 800058e:	b085      	sub	sp, #20
 8000590:	af00      	add	r7, sp, #0
 8000592:	6078      	str	r0, [r7, #4]
    /* The list item knows which list it is in.  Obtain the list from the list
     * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	691b      	ldr	r3, [r3, #16]
 8000598:	60fb      	str	r3, [r7, #12]

    traceENTER_uxListRemove( pxItemToRemove );

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800059a:	687b      	ldr	r3, [r7, #4]
 800059c:	685b      	ldr	r3, [r3, #4]
 800059e:	687a      	ldr	r2, [r7, #4]
 80005a0:	6892      	ldr	r2, [r2, #8]
 80005a2:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80005a4:	687b      	ldr	r3, [r7, #4]
 80005a6:	689b      	ldr	r3, [r3, #8]
 80005a8:	687a      	ldr	r2, [r7, #4]
 80005aa:	6852      	ldr	r2, [r2, #4]
 80005ac:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 80005ae:	68fb      	ldr	r3, [r7, #12]
 80005b0:	685b      	ldr	r3, [r3, #4]
 80005b2:	687a      	ldr	r2, [r7, #4]
 80005b4:	429a      	cmp	r2, r3
 80005b6:	d103      	bne.n	80005c0 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	689a      	ldr	r2, [r3, #8]
 80005bc:	68fb      	ldr	r3, [r7, #12]
 80005be:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 80005c0:	687b      	ldr	r3, [r7, #4]
 80005c2:	2200      	movs	r2, #0
 80005c4:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems - 1U );
 80005c6:	68fb      	ldr	r3, [r7, #12]
 80005c8:	681b      	ldr	r3, [r3, #0]
 80005ca:	1e5a      	subs	r2, r3, #1
 80005cc:	68fb      	ldr	r3, [r7, #12]
 80005ce:	601a      	str	r2, [r3, #0]

    traceRETURN_uxListRemove( pxList->uxNumberOfItems );

    return pxList->uxNumberOfItems;
 80005d0:	68fb      	ldr	r3, [r7, #12]
 80005d2:	681b      	ldr	r3, [r3, #0]
}
 80005d4:	4618      	mov	r0, r3
 80005d6:	3714      	adds	r7, #20
 80005d8:	46bd      	mov	sp, r7
 80005da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005de:	4770      	bx	lr

080005e0 <xQueueGenericReset>:
    } while( 0 )
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 80005e0:	b580      	push	{r7, lr}
 80005e2:	b086      	sub	sp, #24
 80005e4:	af00      	add	r7, sp, #0
 80005e6:	6078      	str	r0, [r7, #4]
 80005e8:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 80005ea:	2301      	movs	r3, #1
 80005ec:	617b      	str	r3, [r7, #20]
    Queue_t * const pxQueue = xQueue;
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	613b      	str	r3, [r7, #16]

    traceENTER_xQueueGenericReset( xQueue, xNewQueue );

    configASSERT( pxQueue );
 80005f2:	693b      	ldr	r3, [r7, #16]
 80005f4:	2b00      	cmp	r3, #0
 80005f6:	d10b      	bne.n	8000610 <xQueueGenericReset+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
    uint32_t ulNewBASEPRI;

    __asm volatile
 80005f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80005fc:	f383 8811 	msr	BASEPRI, r3
 8000600:	f3bf 8f6f 	isb	sy
 8000604:	f3bf 8f4f 	dsb	sy
 8000608:	60fb      	str	r3, [r7, #12]
        "   msr basepri, %0                                         \n" \
        "   isb                                                     \n" \
        "   dsb                                                     \n" \
        : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
    );
}
 800060a:	bf00      	nop
 800060c:	bf00      	nop
 800060e:	e7fd      	b.n	800060c <xQueueGenericReset+0x2c>

    if( ( pxQueue != NULL ) &&
 8000610:	693b      	ldr	r3, [r7, #16]
 8000612:	2b00      	cmp	r3, #0
 8000614:	d05d      	beq.n	80006d2 <xQueueGenericReset+0xf2>
        ( pxQueue->uxLength >= 1U ) &&
 8000616:	693b      	ldr	r3, [r7, #16]
 8000618:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    if( ( pxQueue != NULL ) &&
 800061a:	2b00      	cmp	r3, #0
 800061c:	d059      	beq.n	80006d2 <xQueueGenericReset+0xf2>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 800061e:	693b      	ldr	r3, [r7, #16]
 8000620:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000622:	693b      	ldr	r3, [r7, #16]
 8000624:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000626:	2100      	movs	r1, #0
 8000628:	fba3 2302 	umull	r2, r3, r3, r2
 800062c:	2b00      	cmp	r3, #0
 800062e:	d000      	beq.n	8000632 <xQueueGenericReset+0x52>
 8000630:	2101      	movs	r1, #1
 8000632:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 8000634:	2b00      	cmp	r3, #0
 8000636:	d14c      	bne.n	80006d2 <xQueueGenericReset+0xf2>
    {
        taskENTER_CRITICAL();
 8000638:	f001 feb4 	bl	80023a4 <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800063c:	693b      	ldr	r3, [r7, #16]
 800063e:	681a      	ldr	r2, [r3, #0]
 8000640:	693b      	ldr	r3, [r7, #16]
 8000642:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000644:	6939      	ldr	r1, [r7, #16]
 8000646:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8000648:	fb01 f303 	mul.w	r3, r1, r3
 800064c:	441a      	add	r2, r3
 800064e:	693b      	ldr	r3, [r7, #16]
 8000650:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8000652:	693b      	ldr	r3, [r7, #16]
 8000654:	2200      	movs	r2, #0
 8000656:	639a      	str	r2, [r3, #56]	@ 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8000658:	693b      	ldr	r3, [r7, #16]
 800065a:	681a      	ldr	r2, [r3, #0]
 800065c:	693b      	ldr	r3, [r7, #16]
 800065e:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize );
 8000660:	693b      	ldr	r3, [r7, #16]
 8000662:	681a      	ldr	r2, [r3, #0]
 8000664:	693b      	ldr	r3, [r7, #16]
 8000666:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000668:	3b01      	subs	r3, #1
 800066a:	6939      	ldr	r1, [r7, #16]
 800066c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800066e:	fb01 f303 	mul.w	r3, r1, r3
 8000672:	441a      	add	r2, r3
 8000674:	693b      	ldr	r3, [r7, #16]
 8000676:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 8000678:	693b      	ldr	r3, [r7, #16]
 800067a:	22ff      	movs	r2, #255	@ 0xff
 800067c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 8000680:	693b      	ldr	r3, [r7, #16]
 8000682:	22ff      	movs	r2, #255	@ 0xff
 8000684:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

            if( xNewQueue == pdFALSE )
 8000688:	683b      	ldr	r3, [r7, #0]
 800068a:	2b00      	cmp	r3, #0
 800068c:	d114      	bne.n	80006b8 <xQueueGenericReset+0xd8>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800068e:	693b      	ldr	r3, [r7, #16]
 8000690:	691b      	ldr	r3, [r3, #16]
 8000692:	2b00      	cmp	r3, #0
 8000694:	d01a      	beq.n	80006cc <xQueueGenericReset+0xec>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8000696:	693b      	ldr	r3, [r7, #16]
 8000698:	3310      	adds	r3, #16
 800069a:	4618      	mov	r0, r3
 800069c:	f000 ffb8 	bl	8001610 <xTaskRemoveFromEventList>
 80006a0:	4603      	mov	r3, r0
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d012      	beq.n	80006cc <xQueueGenericReset+0xec>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 80006a6:	4b16      	ldr	r3, [pc, #88]	@ (8000700 <xQueueGenericReset+0x120>)
 80006a8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80006ac:	601a      	str	r2, [r3, #0]
 80006ae:	f3bf 8f4f 	dsb	sy
 80006b2:	f3bf 8f6f 	isb	sy
 80006b6:	e009      	b.n	80006cc <xQueueGenericReset+0xec>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80006b8:	693b      	ldr	r3, [r7, #16]
 80006ba:	3310      	adds	r3, #16
 80006bc:	4618      	mov	r0, r3
 80006be:	f7ff feff 	bl	80004c0 <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80006c2:	693b      	ldr	r3, [r7, #16]
 80006c4:	3324      	adds	r3, #36	@ 0x24
 80006c6:	4618      	mov	r0, r3
 80006c8:	f7ff fefa 	bl	80004c0 <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 80006cc:	f001 fe9c 	bl	8002408 <vPortExitCritical>
 80006d0:	e001      	b.n	80006d6 <xQueueGenericReset+0xf6>
    }
    else
    {
        xReturn = pdFAIL;
 80006d2:	2300      	movs	r3, #0
 80006d4:	617b      	str	r3, [r7, #20]
    }

    configASSERT( xReturn != pdFAIL );
 80006d6:	697b      	ldr	r3, [r7, #20]
 80006d8:	2b00      	cmp	r3, #0
 80006da:	d10b      	bne.n	80006f4 <xQueueGenericReset+0x114>
    __asm volatile
 80006dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80006e0:	f383 8811 	msr	BASEPRI, r3
 80006e4:	f3bf 8f6f 	isb	sy
 80006e8:	f3bf 8f4f 	dsb	sy
 80006ec:	60bb      	str	r3, [r7, #8]
}
 80006ee:	bf00      	nop
 80006f0:	bf00      	nop
 80006f2:	e7fd      	b.n	80006f0 <xQueueGenericReset+0x110>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    traceRETURN_xQueueGenericReset( xReturn );

    return xReturn;
 80006f4:	697b      	ldr	r3, [r7, #20]
}
 80006f6:	4618      	mov	r0, r3
 80006f8:	3718      	adds	r7, #24
 80006fa:	46bd      	mov	sp, r7
 80006fc:	bd80      	pop	{r7, pc}
 80006fe:	bf00      	nop
 8000700:	e000ed04 	.word	0xe000ed04

08000704 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 8000704:	b580      	push	{r7, lr}
 8000706:	b08a      	sub	sp, #40	@ 0x28
 8000708:	af02      	add	r7, sp, #8
 800070a:	60f8      	str	r0, [r7, #12]
 800070c:	60b9      	str	r1, [r7, #8]
 800070e:	4613      	mov	r3, r2
 8000710:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue = NULL;
 8000712:	2300      	movs	r3, #0
 8000714:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        traceENTER_xQueueGenericCreate( uxQueueLength, uxItemSize, ucQueueType );

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8000716:	68fb      	ldr	r3, [r7, #12]
 8000718:	2b00      	cmp	r3, #0
 800071a:	d02e      	beq.n	800077a <xQueueGenericCreate+0x76>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 800071c:	2100      	movs	r1, #0
 800071e:	68ba      	ldr	r2, [r7, #8]
 8000720:	68fb      	ldr	r3, [r7, #12]
 8000722:	fba3 2302 	umull	r2, r3, r3, r2
 8000726:	2b00      	cmp	r3, #0
 8000728:	d000      	beq.n	800072c <xQueueGenericCreate+0x28>
 800072a:	2101      	movs	r1, #1
 800072c:	460b      	mov	r3, r1
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 800072e:	2b00      	cmp	r3, #0
 8000730:	d123      	bne.n	800077a <xQueueGenericCreate+0x76>
            /* Check for addition overflow. */
            ( ( UBaseType_t ) ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 8000732:	68fb      	ldr	r3, [r7, #12]
 8000734:	68ba      	ldr	r2, [r7, #8]
 8000736:	fb02 f303 	mul.w	r3, r2, r3
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 800073a:	f113 0f51 	cmn.w	r3, #81	@ 0x51
 800073e:	d81c      	bhi.n	800077a <xQueueGenericCreate+0x76>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( ( size_t ) uxQueueLength * ( size_t ) uxItemSize );
 8000740:	68fb      	ldr	r3, [r7, #12]
 8000742:	68ba      	ldr	r2, [r7, #8]
 8000744:	fb02 f303 	mul.w	r3, r2, r3
 8000748:	61bb      	str	r3, [r7, #24]

            /* MISRA Ref 11.5.1 [Malloc memory assignment] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
            /* coverity[misra_c_2012_rule_11_5_violation] */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 800074a:	69bb      	ldr	r3, [r7, #24]
 800074c:	3350      	adds	r3, #80	@ 0x50
 800074e:	4618      	mov	r0, r3
 8000750:	f001 ff0c 	bl	800256c <pvPortMalloc>
 8000754:	61f8      	str	r0, [r7, #28]

            if( pxNewQueue != NULL )
 8000756:	69fb      	ldr	r3, [r7, #28]
 8000758:	2b00      	cmp	r3, #0
 800075a:	d01d      	beq.n	8000798 <xQueueGenericCreate+0x94>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800075c:	69fb      	ldr	r3, [r7, #28]
 800075e:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t );
 8000760:	697b      	ldr	r3, [r7, #20]
 8000762:	3350      	adds	r3, #80	@ 0x50
 8000764:	617b      	str	r3, [r7, #20]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8000766:	79fa      	ldrb	r2, [r7, #7]
 8000768:	69fb      	ldr	r3, [r7, #28]
 800076a:	9300      	str	r3, [sp, #0]
 800076c:	4613      	mov	r3, r2
 800076e:	697a      	ldr	r2, [r7, #20]
 8000770:	68b9      	ldr	r1, [r7, #8]
 8000772:	68f8      	ldr	r0, [r7, #12]
 8000774:	f000 f815 	bl	80007a2 <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 8000778:	e00e      	b.n	8000798 <xQueueGenericCreate+0x94>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            configASSERT( pxNewQueue );
 800077a:	69fb      	ldr	r3, [r7, #28]
 800077c:	2b00      	cmp	r3, #0
 800077e:	d10b      	bne.n	8000798 <xQueueGenericCreate+0x94>
    __asm volatile
 8000780:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000784:	f383 8811 	msr	BASEPRI, r3
 8000788:	f3bf 8f6f 	isb	sy
 800078c:	f3bf 8f4f 	dsb	sy
 8000790:	613b      	str	r3, [r7, #16]
}
 8000792:	bf00      	nop
 8000794:	bf00      	nop
 8000796:	e7fd      	b.n	8000794 <xQueueGenericCreate+0x90>
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xQueueGenericCreate( pxNewQueue );

        return pxNewQueue;
 8000798:	69fb      	ldr	r3, [r7, #28]
    }
 800079a:	4618      	mov	r0, r3
 800079c:	3720      	adds	r7, #32
 800079e:	46bd      	mov	sp, r7
 80007a0:	bd80      	pop	{r7, pc}

080007a2 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 80007a2:	b580      	push	{r7, lr}
 80007a4:	b084      	sub	sp, #16
 80007a6:	af00      	add	r7, sp, #0
 80007a8:	60f8      	str	r0, [r7, #12]
 80007aa:	60b9      	str	r1, [r7, #8]
 80007ac:	607a      	str	r2, [r7, #4]
 80007ae:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 80007b0:	68bb      	ldr	r3, [r7, #8]
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	d103      	bne.n	80007be <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80007b6:	69bb      	ldr	r3, [r7, #24]
 80007b8:	69ba      	ldr	r2, [r7, #24]
 80007ba:	601a      	str	r2, [r3, #0]
 80007bc:	e002      	b.n	80007c4 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80007be:	69bb      	ldr	r3, [r7, #24]
 80007c0:	687a      	ldr	r2, [r7, #4]
 80007c2:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 80007c4:	69bb      	ldr	r3, [r7, #24]
 80007c6:	68fa      	ldr	r2, [r7, #12]
 80007c8:	63da      	str	r2, [r3, #60]	@ 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 80007ca:	69bb      	ldr	r3, [r7, #24]
 80007cc:	68ba      	ldr	r2, [r7, #8]
 80007ce:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80007d0:	2101      	movs	r1, #1
 80007d2:	69b8      	ldr	r0, [r7, #24]
 80007d4:	f7ff ff04 	bl	80005e0 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
    {
        pxNewQueue->ucQueueType = ucQueueType;
 80007d8:	69bb      	ldr	r3, [r7, #24]
 80007da:	78fa      	ldrb	r2, [r7, #3]
 80007dc:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 80007e0:	bf00      	nop
 80007e2:	3710      	adds	r7, #16
 80007e4:	46bd      	mov	sp, r7
 80007e6:	bd80      	pop	{r7, pc}

080007e8 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 80007e8:	b580      	push	{r7, lr}
 80007ea:	b08c      	sub	sp, #48	@ 0x30
 80007ec:	af00      	add	r7, sp, #0
 80007ee:	60f8      	str	r0, [r7, #12]
 80007f0:	60b9      	str	r1, [r7, #8]
 80007f2:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 80007f4:	2300      	movs	r3, #0
 80007f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 80007f8:	68fb      	ldr	r3, [r7, #12]
 80007fa:	62bb      	str	r3, [r7, #40]	@ 0x28

    traceENTER_xQueueReceive( xQueue, pvBuffer, xTicksToWait );

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 80007fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80007fe:	2b00      	cmp	r3, #0
 8000800:	d10b      	bne.n	800081a <xQueueReceive+0x32>
    __asm volatile
 8000802:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000806:	f383 8811 	msr	BASEPRI, r3
 800080a:	f3bf 8f6f 	isb	sy
 800080e:	f3bf 8f4f 	dsb	sy
 8000812:	623b      	str	r3, [r7, #32]
}
 8000814:	bf00      	nop
 8000816:	bf00      	nop
 8000818:	e7fd      	b.n	8000816 <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800081a:	68bb      	ldr	r3, [r7, #8]
 800081c:	2b00      	cmp	r3, #0
 800081e:	d103      	bne.n	8000828 <xQueueReceive+0x40>
 8000820:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000822:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000824:	2b00      	cmp	r3, #0
 8000826:	d101      	bne.n	800082c <xQueueReceive+0x44>
 8000828:	2301      	movs	r3, #1
 800082a:	e000      	b.n	800082e <xQueueReceive+0x46>
 800082c:	2300      	movs	r3, #0
 800082e:	2b00      	cmp	r3, #0
 8000830:	d10b      	bne.n	800084a <xQueueReceive+0x62>
    __asm volatile
 8000832:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000836:	f383 8811 	msr	BASEPRI, r3
 800083a:	f3bf 8f6f 	isb	sy
 800083e:	f3bf 8f4f 	dsb	sy
 8000842:	61fb      	str	r3, [r7, #28]
}
 8000844:	bf00      	nop
 8000846:	bf00      	nop
 8000848:	e7fd      	b.n	8000846 <xQueueReceive+0x5e>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800084a:	f001 f8f7 	bl	8001a3c <xTaskGetSchedulerState>
 800084e:	4603      	mov	r3, r0
 8000850:	2b00      	cmp	r3, #0
 8000852:	d102      	bne.n	800085a <xQueueReceive+0x72>
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	2b00      	cmp	r3, #0
 8000858:	d101      	bne.n	800085e <xQueueReceive+0x76>
 800085a:	2301      	movs	r3, #1
 800085c:	e000      	b.n	8000860 <xQueueReceive+0x78>
 800085e:	2300      	movs	r3, #0
 8000860:	2b00      	cmp	r3, #0
 8000862:	d10b      	bne.n	800087c <xQueueReceive+0x94>
    __asm volatile
 8000864:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000868:	f383 8811 	msr	BASEPRI, r3
 800086c:	f3bf 8f6f 	isb	sy
 8000870:	f3bf 8f4f 	dsb	sy
 8000874:	61bb      	str	r3, [r7, #24]
}
 8000876:	bf00      	nop
 8000878:	bf00      	nop
 800087a:	e7fd      	b.n	8000878 <xQueueReceive+0x90>
    }
    #endif

    for( ; ; )
    {
        taskENTER_CRITICAL();
 800087c:	f001 fd92 	bl	80023a4 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8000880:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000882:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000884:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8000886:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000888:	2b00      	cmp	r3, #0
 800088a:	d01f      	beq.n	80008cc <xQueueReceive+0xe4>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 800088c:	68b9      	ldr	r1, [r7, #8]
 800088e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8000890:	f000 f88c 	bl	80009ac <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting - ( UBaseType_t ) 1 );
 8000894:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000896:	1e5a      	subs	r2, r3, #1
 8000898:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800089a:	639a      	str	r2, [r3, #56]	@ 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800089c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800089e:	691b      	ldr	r3, [r3, #16]
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	d00f      	beq.n	80008c4 <xQueueReceive+0xdc>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80008a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80008a6:	3310      	adds	r3, #16
 80008a8:	4618      	mov	r0, r3
 80008aa:	f000 feb1 	bl	8001610 <xTaskRemoveFromEventList>
 80008ae:	4603      	mov	r3, r0
 80008b0:	2b00      	cmp	r3, #0
 80008b2:	d007      	beq.n	80008c4 <xQueueReceive+0xdc>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 80008b4:	4b3c      	ldr	r3, [pc, #240]	@ (80009a8 <xQueueReceive+0x1c0>)
 80008b6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80008ba:	601a      	str	r2, [r3, #0]
 80008bc:	f3bf 8f4f 	dsb	sy
 80008c0:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 80008c4:	f001 fda0 	bl	8002408 <vPortExitCritical>

                traceRETURN_xQueueReceive( pdPASS );

                return pdPASS;
 80008c8:	2301      	movs	r3, #1
 80008ca:	e069      	b.n	80009a0 <xQueueReceive+0x1b8>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	2b00      	cmp	r3, #0
 80008d0:	d103      	bne.n	80008da <xQueueReceive+0xf2>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 80008d2:	f001 fd99 	bl	8002408 <vPortExitCritical>

                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    traceRETURN_xQueueReceive( errQUEUE_EMPTY );

                    return errQUEUE_EMPTY;
 80008d6:	2300      	movs	r3, #0
 80008d8:	e062      	b.n	80009a0 <xQueueReceive+0x1b8>
                }
                else if( xEntryTimeSet == pdFALSE )
 80008da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80008dc:	2b00      	cmp	r3, #0
 80008de:	d106      	bne.n	80008ee <xQueueReceive+0x106>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 80008e0:	f107 0310 	add.w	r3, r7, #16
 80008e4:	4618      	mov	r0, r3
 80008e6:	f000 ff6d 	bl	80017c4 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 80008ea:	2301      	movs	r3, #1
 80008ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 80008ee:	f001 fd8b 	bl	8002408 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 80008f2:	f000 fb83 	bl	8000ffc <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 80008f6:	f001 fd55 	bl	80023a4 <vPortEnterCritical>
 80008fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80008fc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8000900:	b25b      	sxtb	r3, r3
 8000902:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000906:	d103      	bne.n	8000910 <xQueueReceive+0x128>
 8000908:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800090a:	2200      	movs	r2, #0
 800090c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8000910:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000912:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8000916:	b25b      	sxtb	r3, r3
 8000918:	f1b3 3fff 	cmp.w	r3, #4294967295
 800091c:	d103      	bne.n	8000926 <xQueueReceive+0x13e>
 800091e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000920:	2200      	movs	r2, #0
 8000922:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8000926:	f001 fd6f 	bl	8002408 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800092a:	1d3a      	adds	r2, r7, #4
 800092c:	f107 0310 	add.w	r3, r7, #16
 8000930:	4611      	mov	r1, r2
 8000932:	4618      	mov	r0, r3
 8000934:	f000 ff5c 	bl	80017f0 <xTaskCheckForTimeOut>
 8000938:	4603      	mov	r3, r0
 800093a:	2b00      	cmp	r3, #0
 800093c:	d123      	bne.n	8000986 <xQueueReceive+0x19e>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800093e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8000940:	f000 f8ac 	bl	8000a9c <prvIsQueueEmpty>
 8000944:	4603      	mov	r3, r0
 8000946:	2b00      	cmp	r3, #0
 8000948:	d017      	beq.n	800097a <xQueueReceive+0x192>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800094a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800094c:	3324      	adds	r3, #36	@ 0x24
 800094e:	687a      	ldr	r2, [r7, #4]
 8000950:	4611      	mov	r1, r2
 8000952:	4618      	mov	r0, r3
 8000954:	f000 fdf0 	bl	8001538 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8000958:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800095a:	f000 f84d 	bl	80009f8 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 800095e:	f000 fb5b 	bl	8001018 <xTaskResumeAll>
 8000962:	4603      	mov	r3, r0
 8000964:	2b00      	cmp	r3, #0
 8000966:	d189      	bne.n	800087c <xQueueReceive+0x94>
                {
                    taskYIELD_WITHIN_API();
 8000968:	4b0f      	ldr	r3, [pc, #60]	@ (80009a8 <xQueueReceive+0x1c0>)
 800096a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800096e:	601a      	str	r2, [r3, #0]
 8000970:	f3bf 8f4f 	dsb	sy
 8000974:	f3bf 8f6f 	isb	sy
 8000978:	e780      	b.n	800087c <xQueueReceive+0x94>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 800097a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800097c:	f000 f83c 	bl	80009f8 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8000980:	f000 fb4a 	bl	8001018 <xTaskResumeAll>
 8000984:	e77a      	b.n	800087c <xQueueReceive+0x94>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 8000986:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8000988:	f000 f836 	bl	80009f8 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 800098c:	f000 fb44 	bl	8001018 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8000990:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8000992:	f000 f883 	bl	8000a9c <prvIsQueueEmpty>
 8000996:	4603      	mov	r3, r0
 8000998:	2b00      	cmp	r3, #0
 800099a:	f43f af6f 	beq.w	800087c <xQueueReceive+0x94>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                traceRETURN_xQueueReceive( errQUEUE_EMPTY );

                return errQUEUE_EMPTY;
 800099e:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
}
 80009a0:	4618      	mov	r0, r3
 80009a2:	3730      	adds	r7, #48	@ 0x30
 80009a4:	46bd      	mov	sp, r7
 80009a6:	bd80      	pop	{r7, pc}
 80009a8:	e000ed04 	.word	0xe000ed04

080009ac <prvCopyDataFromQueue>:
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	b082      	sub	sp, #8
 80009b0:	af00      	add	r7, sp, #0
 80009b2:	6078      	str	r0, [r7, #4]
 80009b4:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	d018      	beq.n	80009f0 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	68da      	ldr	r2, [r3, #12]
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009c6:	441a      	add	r2, r3
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail )
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	68da      	ldr	r2, [r3, #12]
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	689b      	ldr	r3, [r3, #8]
 80009d4:	429a      	cmp	r2, r3
 80009d6:	d303      	bcc.n	80009e0 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	681a      	ldr	r2, [r3, #0]
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize );
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	68d9      	ldr	r1, [r3, #12]
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009e8:	461a      	mov	r2, r3
 80009ea:	6838      	ldr	r0, [r7, #0]
 80009ec:	f003 ff9e 	bl	800492c <memcpy>
    }
}
 80009f0:	bf00      	nop
 80009f2:	3708      	adds	r7, #8
 80009f4:	46bd      	mov	sp, r7
 80009f6:	bd80      	pop	{r7, pc}

080009f8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80009f8:	b580      	push	{r7, lr}
 80009fa:	b084      	sub	sp, #16
 80009fc:	af00      	add	r7, sp, #0
 80009fe:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8000a00:	f001 fcd0 	bl	80023a4 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8000a0a:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8000a0c:	e011      	b.n	8000a32 <prvUnlockQueue+0x3a>
            }
            #else /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	d012      	beq.n	8000a3c <prvUnlockQueue+0x44>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	3324      	adds	r3, #36	@ 0x24
 8000a1a:	4618      	mov	r0, r3
 8000a1c:	f000 fdf8 	bl	8001610 <xTaskRemoveFromEventList>
 8000a20:	4603      	mov	r3, r0
 8000a22:	2b00      	cmp	r3, #0
 8000a24:	d001      	beq.n	8000a2a <prvUnlockQueue+0x32>
                    {
                        /* The task waiting has a higher priority so record that
                         * a context switch is required. */
                        vTaskMissedYield();
 8000a26:	f000 ff4b 	bl	80018c0 <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8000a2a:	7bfb      	ldrb	r3, [r7, #15]
 8000a2c:	3b01      	subs	r3, #1
 8000a2e:	b2db      	uxtb	r3, r3
 8000a30:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8000a32:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a36:	2b00      	cmp	r3, #0
 8000a38:	dce9      	bgt.n	8000a0e <prvUnlockQueue+0x16>
 8000a3a:	e000      	b.n	8000a3e <prvUnlockQueue+0x46>
                    break;
 8000a3c:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	22ff      	movs	r2, #255	@ 0xff
 8000a42:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
    taskEXIT_CRITICAL();
 8000a46:	f001 fcdf 	bl	8002408 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8000a4a:	f001 fcab 	bl	80023a4 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8000a54:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8000a56:	e011      	b.n	8000a7c <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	691b      	ldr	r3, [r3, #16]
 8000a5c:	2b00      	cmp	r3, #0
 8000a5e:	d012      	beq.n	8000a86 <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	3310      	adds	r3, #16
 8000a64:	4618      	mov	r0, r3
 8000a66:	f000 fdd3 	bl	8001610 <xTaskRemoveFromEventList>
 8000a6a:	4603      	mov	r3, r0
 8000a6c:	2b00      	cmp	r3, #0
 8000a6e:	d001      	beq.n	8000a74 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8000a70:	f000 ff26 	bl	80018c0 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8000a74:	7bbb      	ldrb	r3, [r7, #14]
 8000a76:	3b01      	subs	r3, #1
 8000a78:	b2db      	uxtb	r3, r3
 8000a7a:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8000a7c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	dce9      	bgt.n	8000a58 <prvUnlockQueue+0x60>
 8000a84:	e000      	b.n	8000a88 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 8000a86:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	22ff      	movs	r2, #255	@ 0xff
 8000a8c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    }
    taskEXIT_CRITICAL();
 8000a90:	f001 fcba 	bl	8002408 <vPortExitCritical>
}
 8000a94:	bf00      	nop
 8000a96:	3710      	adds	r7, #16
 8000a98:	46bd      	mov	sp, r7
 8000a9a:	bd80      	pop	{r7, pc}

08000a9c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	b084      	sub	sp, #16
 8000aa0:	af00      	add	r7, sp, #0
 8000aa2:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8000aa4:	f001 fc7e 	bl	80023a4 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	d102      	bne.n	8000ab6 <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8000ab0:	2301      	movs	r3, #1
 8000ab2:	60fb      	str	r3, [r7, #12]
 8000ab4:	e001      	b.n	8000aba <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8000aba:	f001 fca5 	bl	8002408 <vPortExitCritical>

    return xReturn;
 8000abe:	68fb      	ldr	r3, [r7, #12]
}
 8000ac0:	4618      	mov	r0, r3
 8000ac2:	3710      	adds	r7, #16
 8000ac4:	46bd      	mov	sp, r7
 8000ac6:	bd80      	pop	{r7, pc}

08000ac8 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName )
    {
 8000ac8:	b480      	push	{r7}
 8000aca:	b087      	sub	sp, #28
 8000acc:	af00      	add	r7, sp, #0
 8000ace:	6078      	str	r0, [r7, #4]
 8000ad0:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;
        QueueRegistryItem_t * pxEntryToWrite = NULL;
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	613b      	str	r3, [r7, #16]

        traceENTER_vQueueAddToRegistry( xQueue, pcQueueName );

        configASSERT( xQueue );
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	2b00      	cmp	r3, #0
 8000ada:	d10b      	bne.n	8000af4 <vQueueAddToRegistry+0x2c>
    __asm volatile
 8000adc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000ae0:	f383 8811 	msr	BASEPRI, r3
 8000ae4:	f3bf 8f6f 	isb	sy
 8000ae8:	f3bf 8f4f 	dsb	sy
 8000aec:	60fb      	str	r3, [r7, #12]
}
 8000aee:	bf00      	nop
 8000af0:	bf00      	nop
 8000af2:	e7fd      	b.n	8000af0 <vQueueAddToRegistry+0x28>

        if( pcQueueName != NULL )
 8000af4:	683b      	ldr	r3, [r7, #0]
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d024      	beq.n	8000b44 <vQueueAddToRegistry+0x7c>
        {
            /* See if there is an empty space in the registry.  A NULL name denotes
             * a free slot. */
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8000afa:	2300      	movs	r3, #0
 8000afc:	617b      	str	r3, [r7, #20]
 8000afe:	e01e      	b.n	8000b3e <vQueueAddToRegistry+0x76>
            {
                /* Replace an existing entry if the queue is already in the registry. */
                if( xQueue == xQueueRegistry[ ux ].xHandle )
 8000b00:	4a18      	ldr	r2, [pc, #96]	@ (8000b64 <vQueueAddToRegistry+0x9c>)
 8000b02:	697b      	ldr	r3, [r7, #20]
 8000b04:	00db      	lsls	r3, r3, #3
 8000b06:	4413      	add	r3, r2
 8000b08:	685b      	ldr	r3, [r3, #4]
 8000b0a:	687a      	ldr	r2, [r7, #4]
 8000b0c:	429a      	cmp	r2, r3
 8000b0e:	d105      	bne.n	8000b1c <vQueueAddToRegistry+0x54>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8000b10:	697b      	ldr	r3, [r7, #20]
 8000b12:	00db      	lsls	r3, r3, #3
 8000b14:	4a13      	ldr	r2, [pc, #76]	@ (8000b64 <vQueueAddToRegistry+0x9c>)
 8000b16:	4413      	add	r3, r2
 8000b18:	613b      	str	r3, [r7, #16]
                    break;
 8000b1a:	e013      	b.n	8000b44 <vQueueAddToRegistry+0x7c>
                }
                /* Otherwise, store in the next empty location */
                else if( ( pxEntryToWrite == NULL ) && ( xQueueRegistry[ ux ].pcQueueName == NULL ) )
 8000b1c:	693b      	ldr	r3, [r7, #16]
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	d10a      	bne.n	8000b38 <vQueueAddToRegistry+0x70>
 8000b22:	4a10      	ldr	r2, [pc, #64]	@ (8000b64 <vQueueAddToRegistry+0x9c>)
 8000b24:	697b      	ldr	r3, [r7, #20]
 8000b26:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	d104      	bne.n	8000b38 <vQueueAddToRegistry+0x70>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8000b2e:	697b      	ldr	r3, [r7, #20]
 8000b30:	00db      	lsls	r3, r3, #3
 8000b32:	4a0c      	ldr	r2, [pc, #48]	@ (8000b64 <vQueueAddToRegistry+0x9c>)
 8000b34:	4413      	add	r3, r2
 8000b36:	613b      	str	r3, [r7, #16]
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8000b38:	697b      	ldr	r3, [r7, #20]
 8000b3a:	3301      	adds	r3, #1
 8000b3c:	617b      	str	r3, [r7, #20]
 8000b3e:	697b      	ldr	r3, [r7, #20]
 8000b40:	2b07      	cmp	r3, #7
 8000b42:	d9dd      	bls.n	8000b00 <vQueueAddToRegistry+0x38>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }

        if( pxEntryToWrite != NULL )
 8000b44:	693b      	ldr	r3, [r7, #16]
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	d005      	beq.n	8000b56 <vQueueAddToRegistry+0x8e>
        {
            /* Store the information on this queue. */
            pxEntryToWrite->pcQueueName = pcQueueName;
 8000b4a:	693b      	ldr	r3, [r7, #16]
 8000b4c:	683a      	ldr	r2, [r7, #0]
 8000b4e:	601a      	str	r2, [r3, #0]
            pxEntryToWrite->xHandle = xQueue;
 8000b50:	693b      	ldr	r3, [r7, #16]
 8000b52:	687a      	ldr	r2, [r7, #4]
 8000b54:	605a      	str	r2, [r3, #4]

            traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
        }

        traceRETURN_vQueueAddToRegistry();
    }
 8000b56:	bf00      	nop
 8000b58:	371c      	adds	r7, #28
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b60:	4770      	bx	lr
 8000b62:	bf00      	nop
 8000b64:	20000038 	.word	0x20000038

08000b68 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b086      	sub	sp, #24
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	60f8      	str	r0, [r7, #12]
 8000b70:	60b9      	str	r1, [r7, #8]
 8000b72:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8000b74:	68fb      	ldr	r3, [r7, #12]
 8000b76:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8000b78:	f001 fc14 	bl	80023a4 <vPortEnterCritical>
 8000b7c:	697b      	ldr	r3, [r7, #20]
 8000b7e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8000b82:	b25b      	sxtb	r3, r3
 8000b84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000b88:	d103      	bne.n	8000b92 <vQueueWaitForMessageRestricted+0x2a>
 8000b8a:	697b      	ldr	r3, [r7, #20]
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8000b92:	697b      	ldr	r3, [r7, #20]
 8000b94:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8000b98:	b25b      	sxtb	r3, r3
 8000b9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000b9e:	d103      	bne.n	8000ba8 <vQueueWaitForMessageRestricted+0x40>
 8000ba0:	697b      	ldr	r3, [r7, #20]
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8000ba8:	f001 fc2e 	bl	8002408 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8000bac:	697b      	ldr	r3, [r7, #20]
 8000bae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d106      	bne.n	8000bc2 <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8000bb4:	697b      	ldr	r3, [r7, #20]
 8000bb6:	3324      	adds	r3, #36	@ 0x24
 8000bb8:	687a      	ldr	r2, [r7, #4]
 8000bba:	68b9      	ldr	r1, [r7, #8]
 8000bbc:	4618      	mov	r0, r3
 8000bbe:	f000 fce1 	bl	8001584 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 8000bc2:	6978      	ldr	r0, [r7, #20]
 8000bc4:	f7ff ff18 	bl	80009f8 <prvUnlockQueue>

        traceRETURN_vQueueWaitForMessageRestricted();
    }
 8000bc8:	bf00      	nop
 8000bca:	3718      	adds	r7, #24
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	bd80      	pop	{r7, pc}

08000bd0 <prvCreateTask>:
                                  const char * const pcName,
                                  const configSTACK_DEPTH_TYPE uxStackDepth,
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask )
    {
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	b08a      	sub	sp, #40	@ 0x28
 8000bd4:	af04      	add	r7, sp, #16
 8000bd6:	60f8      	str	r0, [r7, #12]
 8000bd8:	60b9      	str	r1, [r7, #8]
 8000bda:	607a      	str	r2, [r7, #4]
 8000bdc:	603b      	str	r3, [r7, #0]

            /* Allocate space for the stack used by the task being created. */
            /* MISRA Ref 11.5.1 [Malloc memory assignment] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
            /* coverity[misra_c_2012_rule_11_5_violation] */
            pxStack = pvPortMallocStack( ( ( ( size_t ) uxStackDepth ) * sizeof( StackType_t ) ) );
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	009b      	lsls	r3, r3, #2
 8000be2:	4618      	mov	r0, r3
 8000be4:	f001 fcc2 	bl	800256c <pvPortMalloc>
 8000be8:	6138      	str	r0, [r7, #16]

            if( pxStack != NULL )
 8000bea:	693b      	ldr	r3, [r7, #16]
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d013      	beq.n	8000c18 <prvCreateTask+0x48>
            {
                /* Allocate space for the TCB. */
                /* MISRA Ref 11.5.1 [Malloc memory assignment] */
                /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                /* coverity[misra_c_2012_rule_11_5_violation] */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
 8000bf0:	2058      	movs	r0, #88	@ 0x58
 8000bf2:	f001 fcbb 	bl	800256c <pvPortMalloc>
 8000bf6:	6178      	str	r0, [r7, #20]

                if( pxNewTCB != NULL )
 8000bf8:	697b      	ldr	r3, [r7, #20]
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d008      	beq.n	8000c10 <prvCreateTask+0x40>
                {
                    ( void ) memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 8000bfe:	2258      	movs	r2, #88	@ 0x58
 8000c00:	2100      	movs	r1, #0
 8000c02:	6978      	ldr	r0, [r7, #20]
 8000c04:	f003 fe66 	bl	80048d4 <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 8000c08:	697b      	ldr	r3, [r7, #20]
 8000c0a:	693a      	ldr	r2, [r7, #16]
 8000c0c:	631a      	str	r2, [r3, #48]	@ 0x30
 8000c0e:	e005      	b.n	8000c1c <prvCreateTask+0x4c>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 8000c10:	6938      	ldr	r0, [r7, #16]
 8000c12:	f001 fcff 	bl	8002614 <vPortFree>
 8000c16:	e001      	b.n	8000c1c <prvCreateTask+0x4c>
                }
            }
            else
            {
                pxNewTCB = NULL;
 8000c18:	2300      	movs	r3, #0
 8000c1a:	617b      	str	r3, [r7, #20]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8000c1c:	697b      	ldr	r3, [r7, #20]
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	d00d      	beq.n	8000c3e <prvCreateTask+0x6e>
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8000c22:	2300      	movs	r3, #0
 8000c24:	9303      	str	r3, [sp, #12]
 8000c26:	697b      	ldr	r3, [r7, #20]
 8000c28:	9302      	str	r3, [sp, #8]
 8000c2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c2c:	9301      	str	r3, [sp, #4]
 8000c2e:	6a3b      	ldr	r3, [r7, #32]
 8000c30:	9300      	str	r3, [sp, #0]
 8000c32:	683b      	ldr	r3, [r7, #0]
 8000c34:	687a      	ldr	r2, [r7, #4]
 8000c36:	68b9      	ldr	r1, [r7, #8]
 8000c38:	68f8      	ldr	r0, [r7, #12]
 8000c3a:	f000 f828 	bl	8000c8e <prvInitialiseNewTask>
        }

        return pxNewTCB;
 8000c3e:	697b      	ldr	r3, [r7, #20]
    }
 8000c40:	4618      	mov	r0, r3
 8000c42:	3718      	adds	r7, #24
 8000c44:	46bd      	mov	sp, r7
 8000c46:	bd80      	pop	{r7, pc}

08000c48 <xTaskCreate>:
                            const char * const pcName,
                            const configSTACK_DEPTH_TYPE uxStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b088      	sub	sp, #32
 8000c4c:	af02      	add	r7, sp, #8
 8000c4e:	60f8      	str	r0, [r7, #12]
 8000c50:	60b9      	str	r1, [r7, #8]
 8000c52:	607a      	str	r2, [r7, #4]
 8000c54:	603b      	str	r3, [r7, #0]
        TCB_t * pxNewTCB;
        BaseType_t xReturn;

        traceENTER_xTaskCreate( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );

        pxNewTCB = prvCreateTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );
 8000c56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c58:	9301      	str	r3, [sp, #4]
 8000c5a:	6a3b      	ldr	r3, [r7, #32]
 8000c5c:	9300      	str	r3, [sp, #0]
 8000c5e:	683b      	ldr	r3, [r7, #0]
 8000c60:	687a      	ldr	r2, [r7, #4]
 8000c62:	68b9      	ldr	r1, [r7, #8]
 8000c64:	68f8      	ldr	r0, [r7, #12]
 8000c66:	f7ff ffb3 	bl	8000bd0 <prvCreateTask>
 8000c6a:	6138      	str	r0, [r7, #16]

        if( pxNewTCB != NULL )
 8000c6c:	693b      	ldr	r3, [r7, #16]
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d005      	beq.n	8000c7e <xTaskCreate+0x36>
                /* Set the task's affinity before scheduling it. */
                pxNewTCB->uxCoreAffinityMask = configTASK_DEFAULT_CORE_AFFINITY;
            }
            #endif

            prvAddNewTaskToReadyList( pxNewTCB );
 8000c72:	6938      	ldr	r0, [r7, #16]
 8000c74:	f000 f89c 	bl	8000db0 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8000c78:	2301      	movs	r3, #1
 8000c7a:	617b      	str	r3, [r7, #20]
 8000c7c:	e002      	b.n	8000c84 <xTaskCreate+0x3c>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8000c7e:	f04f 33ff 	mov.w	r3, #4294967295
 8000c82:	617b      	str	r3, [r7, #20]
        }

        traceRETURN_xTaskCreate( xReturn );

        return xReturn;
 8000c84:	697b      	ldr	r3, [r7, #20]
    }
 8000c86:	4618      	mov	r0, r3
 8000c88:	3718      	adds	r7, #24
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	bd80      	pop	{r7, pc}

08000c8e <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8000c8e:	b580      	push	{r7, lr}
 8000c90:	b088      	sub	sp, #32
 8000c92:	af00      	add	r7, sp, #0
 8000c94:	60f8      	str	r0, [r7, #12]
 8000c96:	60b9      	str	r1, [r7, #8]
 8000c98:	607a      	str	r2, [r7, #4]
 8000c9a:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) uxStackDepth * sizeof( StackType_t ) );
 8000c9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000c9e:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	009b      	lsls	r3, r3, #2
 8000ca4:	461a      	mov	r2, r3
 8000ca6:	21a5      	movs	r1, #165	@ 0xa5
 8000ca8:	f003 fe14 	bl	80048d4 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 ] );
 8000cac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000cae:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8000cb6:	3b01      	subs	r3, #1
 8000cb8:	009b      	lsls	r3, r3, #2
 8000cba:	4413      	add	r3, r2
 8000cbc:	61bb      	str	r3, [r7, #24]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 8000cbe:	69bb      	ldr	r3, [r7, #24]
 8000cc0:	f023 0307 	bic.w	r3, r3, #7
 8000cc4:	61bb      	str	r3, [r7, #24]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0U ) );
 8000cc6:	69bb      	ldr	r3, [r7, #24]
 8000cc8:	f003 0307 	and.w	r3, r3, #7
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d00b      	beq.n	8000ce8 <prvInitialiseNewTask+0x5a>
    __asm volatile
 8000cd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000cd4:	f383 8811 	msr	BASEPRI, r3
 8000cd8:	f3bf 8f6f 	isb	sy
 8000cdc:	f3bf 8f4f 	dsb	sy
 8000ce0:	617b      	str	r3, [r7, #20]
}
 8000ce2:	bf00      	nop
 8000ce4:	bf00      	nop
 8000ce6:	e7fd      	b.n	8000ce4 <prvInitialiseNewTask+0x56>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8000ce8:	68bb      	ldr	r3, [r7, #8]
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d01e      	beq.n	8000d2c <prvInitialiseNewTask+0x9e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8000cee:	2300      	movs	r3, #0
 8000cf0:	61fb      	str	r3, [r7, #28]
 8000cf2:	e012      	b.n	8000d1a <prvInitialiseNewTask+0x8c>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8000cf4:	68ba      	ldr	r2, [r7, #8]
 8000cf6:	69fb      	ldr	r3, [r7, #28]
 8000cf8:	4413      	add	r3, r2
 8000cfa:	7819      	ldrb	r1, [r3, #0]
 8000cfc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000cfe:	69fb      	ldr	r3, [r7, #28]
 8000d00:	4413      	add	r3, r2
 8000d02:	3334      	adds	r3, #52	@ 0x34
 8000d04:	460a      	mov	r2, r1
 8000d06:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8000d08:	68ba      	ldr	r2, [r7, #8]
 8000d0a:	69fb      	ldr	r3, [r7, #28]
 8000d0c:	4413      	add	r3, r2
 8000d0e:	781b      	ldrb	r3, [r3, #0]
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d006      	beq.n	8000d22 <prvInitialiseNewTask+0x94>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8000d14:	69fb      	ldr	r3, [r7, #28]
 8000d16:	3301      	adds	r3, #1
 8000d18:	61fb      	str	r3, [r7, #28]
 8000d1a:	69fb      	ldr	r3, [r7, #28]
 8000d1c:	2b09      	cmp	r3, #9
 8000d1e:	d9e9      	bls.n	8000cf4 <prvInitialiseNewTask+0x66>
 8000d20:	e000      	b.n	8000d24 <prvInitialiseNewTask+0x96>
            {
                break;
 8000d22:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1U ] = '\0';
 8000d24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000d26:	2200      	movs	r2, #0
 8000d28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 8000d2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000d2e:	2b04      	cmp	r3, #4
 8000d30:	d90b      	bls.n	8000d4a <prvInitialiseNewTask+0xbc>
    __asm volatile
 8000d32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000d36:	f383 8811 	msr	BASEPRI, r3
 8000d3a:	f3bf 8f6f 	isb	sy
 8000d3e:	f3bf 8f4f 	dsb	sy
 8000d42:	613b      	str	r3, [r7, #16]
}
 8000d44:	bf00      	nop
 8000d46:	bf00      	nop
 8000d48:	e7fd      	b.n	8000d46 <prvInitialiseNewTask+0xb8>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8000d4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000d4c:	2b04      	cmp	r3, #4
 8000d4e:	d901      	bls.n	8000d54 <prvInitialiseNewTask+0xc6>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8000d50:	2304      	movs	r3, #4
 8000d52:	62bb      	str	r3, [r7, #40]	@ 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8000d54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000d56:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000d58:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 8000d5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000d5c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000d5e:	649a      	str	r2, [r3, #72]	@ 0x48
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8000d60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000d62:	3304      	adds	r3, #4
 8000d64:	4618      	mov	r0, r3
 8000d66:	f7ff fbcb 	bl	8000500 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8000d6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000d6c:	3318      	adds	r3, #24
 8000d6e:	4618      	mov	r0, r3
 8000d70:	f7ff fbc6 	bl	8000500 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8000d74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000d76:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000d78:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority );
 8000d7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000d7c:	f1c3 0205 	rsb	r2, r3, #5
 8000d80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000d82:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8000d84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000d86:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000d88:	625a      	str	r2, [r3, #36]	@ 0x24
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8000d8a:	683a      	ldr	r2, [r7, #0]
 8000d8c:	68f9      	ldr	r1, [r7, #12]
 8000d8e:	69b8      	ldr	r0, [r7, #24]
 8000d90:	f001 f986 	bl	80020a0 <pxPortInitialiseStack>
 8000d94:	4602      	mov	r2, r0
 8000d96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000d98:	601a      	str	r2, [r3, #0]
            pxNewTCB->uxTaskAttributes |= taskATTRIBUTE_IS_IDLE;
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES > 1 ) */

    if( pxCreatedTask != NULL )
 8000d9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d002      	beq.n	8000da6 <prvInitialiseNewTask+0x118>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8000da0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000da2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000da4:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8000da6:	bf00      	nop
 8000da8:	3720      	adds	r7, #32
 8000daa:	46bd      	mov	sp, r7
 8000dac:	bd80      	pop	{r7, pc}
	...

08000db0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )

    static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
    {
 8000db0:	b580      	push	{r7, lr}
 8000db2:	b084      	sub	sp, #16
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	6078      	str	r0, [r7, #4]
        /* Ensure interrupts don't access the task lists while the lists are being
         * updated. */
        taskENTER_CRITICAL();
 8000db8:	f001 faf4 	bl	80023a4 <vPortEnterCritical>
        {
            uxCurrentNumberOfTasks = ( UBaseType_t ) ( uxCurrentNumberOfTasks + 1U );
 8000dbc:	4b41      	ldr	r3, [pc, #260]	@ (8000ec4 <prvAddNewTaskToReadyList+0x114>)
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	3301      	adds	r3, #1
 8000dc2:	4a40      	ldr	r2, [pc, #256]	@ (8000ec4 <prvAddNewTaskToReadyList+0x114>)
 8000dc4:	6013      	str	r3, [r2, #0]

            if( pxCurrentTCB == NULL )
 8000dc6:	4b40      	ldr	r3, [pc, #256]	@ (8000ec8 <prvAddNewTaskToReadyList+0x118>)
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d109      	bne.n	8000de2 <prvAddNewTaskToReadyList+0x32>
            {
                /* There are no other tasks, or all the other tasks are in
                 * the suspended state - make this the current task. */
                pxCurrentTCB = pxNewTCB;
 8000dce:	4a3e      	ldr	r2, [pc, #248]	@ (8000ec8 <prvAddNewTaskToReadyList+0x118>)
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	6013      	str	r3, [r2, #0]

                if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8000dd4:	4b3b      	ldr	r3, [pc, #236]	@ (8000ec4 <prvAddNewTaskToReadyList+0x114>)
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	2b01      	cmp	r3, #1
 8000dda:	d110      	bne.n	8000dfe <prvAddNewTaskToReadyList+0x4e>
                {
                    /* This is the first task to be created so do the preliminary
                     * initialisation required.  We will not recover if this call
                     * fails, but we will report the failure. */
                    prvInitialiseTaskLists();
 8000ddc:	f000 fd94 	bl	8001908 <prvInitialiseTaskLists>
 8000de0:	e00d      	b.n	8000dfe <prvAddNewTaskToReadyList+0x4e>
            else
            {
                /* If the scheduler is not already running, make this task the
                 * current task if it is the highest priority task to be created
                 * so far. */
                if( xSchedulerRunning == pdFALSE )
 8000de2:	4b3a      	ldr	r3, [pc, #232]	@ (8000ecc <prvAddNewTaskToReadyList+0x11c>)
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d109      	bne.n	8000dfe <prvAddNewTaskToReadyList+0x4e>
                {
                    if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8000dea:	4b37      	ldr	r3, [pc, #220]	@ (8000ec8 <prvAddNewTaskToReadyList+0x118>)
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000df4:	429a      	cmp	r2, r3
 8000df6:	d802      	bhi.n	8000dfe <prvAddNewTaskToReadyList+0x4e>
                    {
                        pxCurrentTCB = pxNewTCB;
 8000df8:	4a33      	ldr	r2, [pc, #204]	@ (8000ec8 <prvAddNewTaskToReadyList+0x118>)
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	6013      	str	r3, [r2, #0]
                {
                    mtCOVERAGE_TEST_MARKER();
                }
            }

            uxTaskNumber++;
 8000dfe:	4b34      	ldr	r3, [pc, #208]	@ (8000ed0 <prvAddNewTaskToReadyList+0x120>)
 8000e00:	681b      	ldr	r3, [r3, #0]
 8000e02:	3301      	adds	r3, #1
 8000e04:	4a32      	ldr	r2, [pc, #200]	@ (8000ed0 <prvAddNewTaskToReadyList+0x120>)
 8000e06:	6013      	str	r3, [r2, #0]

            #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 8000e08:	4b31      	ldr	r3, [pc, #196]	@ (8000ed0 <prvAddNewTaskToReadyList+0x120>)
 8000e0a:	681a      	ldr	r2, [r3, #0]
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	641a      	str	r2, [r3, #64]	@ 0x40
            }
            #endif /* configUSE_TRACE_FACILITY */
            traceTASK_CREATE( pxNewTCB );

            prvAddTaskToReadyList( pxNewTCB );
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000e14:	2201      	movs	r2, #1
 8000e16:	409a      	lsls	r2, r3
 8000e18:	4b2e      	ldr	r3, [pc, #184]	@ (8000ed4 <prvAddNewTaskToReadyList+0x124>)
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	4313      	orrs	r3, r2
 8000e1e:	4a2d      	ldr	r2, [pc, #180]	@ (8000ed4 <prvAddNewTaskToReadyList+0x124>)
 8000e20:	6013      	str	r3, [r2, #0]
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000e26:	492c      	ldr	r1, [pc, #176]	@ (8000ed8 <prvAddNewTaskToReadyList+0x128>)
 8000e28:	4613      	mov	r3, r2
 8000e2a:	009b      	lsls	r3, r3, #2
 8000e2c:	4413      	add	r3, r2
 8000e2e:	009b      	lsls	r3, r3, #2
 8000e30:	440b      	add	r3, r1
 8000e32:	3304      	adds	r3, #4
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	60fb      	str	r3, [r7, #12]
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	68fa      	ldr	r2, [r7, #12]
 8000e3c:	609a      	str	r2, [r3, #8]
 8000e3e:	68fb      	ldr	r3, [r7, #12]
 8000e40:	689a      	ldr	r2, [r3, #8]
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	60da      	str	r2, [r3, #12]
 8000e46:	68fb      	ldr	r3, [r7, #12]
 8000e48:	689b      	ldr	r3, [r3, #8]
 8000e4a:	687a      	ldr	r2, [r7, #4]
 8000e4c:	3204      	adds	r2, #4
 8000e4e:	605a      	str	r2, [r3, #4]
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	1d1a      	adds	r2, r3, #4
 8000e54:	68fb      	ldr	r3, [r7, #12]
 8000e56:	609a      	str	r2, [r3, #8]
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000e5c:	4613      	mov	r3, r2
 8000e5e:	009b      	lsls	r3, r3, #2
 8000e60:	4413      	add	r3, r2
 8000e62:	009b      	lsls	r3, r3, #2
 8000e64:	4a1c      	ldr	r2, [pc, #112]	@ (8000ed8 <prvAddNewTaskToReadyList+0x128>)
 8000e66:	441a      	add	r2, r3
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	615a      	str	r2, [r3, #20]
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000e70:	4919      	ldr	r1, [pc, #100]	@ (8000ed8 <prvAddNewTaskToReadyList+0x128>)
 8000e72:	4613      	mov	r3, r2
 8000e74:	009b      	lsls	r3, r3, #2
 8000e76:	4413      	add	r3, r2
 8000e78:	009b      	lsls	r3, r3, #2
 8000e7a:	440b      	add	r3, r1
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	687a      	ldr	r2, [r7, #4]
 8000e80:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8000e82:	1c59      	adds	r1, r3, #1
 8000e84:	4814      	ldr	r0, [pc, #80]	@ (8000ed8 <prvAddNewTaskToReadyList+0x128>)
 8000e86:	4613      	mov	r3, r2
 8000e88:	009b      	lsls	r3, r3, #2
 8000e8a:	4413      	add	r3, r2
 8000e8c:	009b      	lsls	r3, r3, #2
 8000e8e:	4403      	add	r3, r0
 8000e90:	6019      	str	r1, [r3, #0]

            portSETUP_TCB( pxNewTCB );
        }
        taskEXIT_CRITICAL();
 8000e92:	f001 fab9 	bl	8002408 <vPortExitCritical>

        if( xSchedulerRunning != pdFALSE )
 8000e96:	4b0d      	ldr	r3, [pc, #52]	@ (8000ecc <prvAddNewTaskToReadyList+0x11c>)
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d00e      	beq.n	8000ebc <prvAddNewTaskToReadyList+0x10c>
        {
            /* If the created task is of a higher priority than the current task
             * then it should run now. */
            taskYIELD_ANY_CORE_IF_USING_PREEMPTION( pxNewTCB );
 8000e9e:	4b0a      	ldr	r3, [pc, #40]	@ (8000ec8 <prvAddNewTaskToReadyList+0x118>)
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000ea8:	429a      	cmp	r2, r3
 8000eaa:	d207      	bcs.n	8000ebc <prvAddNewTaskToReadyList+0x10c>
 8000eac:	4b0b      	ldr	r3, [pc, #44]	@ (8000edc <prvAddNewTaskToReadyList+0x12c>)
 8000eae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000eb2:	601a      	str	r2, [r3, #0]
 8000eb4:	f3bf 8f4f 	dsb	sy
 8000eb8:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 8000ebc:	bf00      	nop
 8000ebe:	3710      	adds	r7, #16
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	bd80      	pop	{r7, pc}
 8000ec4:	20000150 	.word	0x20000150
 8000ec8:	20000078 	.word	0x20000078
 8000ecc:	2000015c 	.word	0x2000015c
 8000ed0:	2000016c 	.word	0x2000016c
 8000ed4:	20000158 	.word	0x20000158
 8000ed8:	2000007c 	.word	0x2000007c
 8000edc:	e000ed04 	.word	0xe000ed04

08000ee0 <prvCreateIdleTasks>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

static BaseType_t prvCreateIdleTasks( void )
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b08a      	sub	sp, #40	@ 0x28
 8000ee4:	af02      	add	r7, sp, #8
    BaseType_t xReturn = pdPASS;
 8000ee6:	2301      	movs	r3, #1
 8000ee8:	61fb      	str	r3, [r7, #28]
    BaseType_t xCoreID;
    char cIdleName[ configMAX_TASK_NAME_LEN ];
    TaskFunction_t pxIdleTaskFunction = NULL;
 8000eea:	2300      	movs	r3, #0
 8000eec:	613b      	str	r3, [r7, #16]
    BaseType_t xIdleTaskNameIndex;

    for( xIdleTaskNameIndex = ( BaseType_t ) 0; xIdleTaskNameIndex < ( BaseType_t ) configMAX_TASK_NAME_LEN; xIdleTaskNameIndex++ )
 8000eee:	2300      	movs	r3, #0
 8000ef0:	617b      	str	r3, [r7, #20]
 8000ef2:	e011      	b.n	8000f18 <prvCreateIdleTasks+0x38>
    {
        cIdleName[ xIdleTaskNameIndex ] = configIDLE_TASK_NAME[ xIdleTaskNameIndex ];
 8000ef4:	4a1c      	ldr	r2, [pc, #112]	@ (8000f68 <prvCreateIdleTasks+0x88>)
 8000ef6:	697b      	ldr	r3, [r7, #20]
 8000ef8:	4413      	add	r3, r2
 8000efa:	7819      	ldrb	r1, [r3, #0]
 8000efc:	1d3a      	adds	r2, r7, #4
 8000efe:	697b      	ldr	r3, [r7, #20]
 8000f00:	4413      	add	r3, r2
 8000f02:	460a      	mov	r2, r1
 8000f04:	701a      	strb	r2, [r3, #0]

        /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
         * configMAX_TASK_NAME_LEN characters just in case the memory after the
         * string is not accessible (extremely unlikely). */
        if( cIdleName[ xIdleTaskNameIndex ] == ( char ) 0x00 )
 8000f06:	1d3a      	adds	r2, r7, #4
 8000f08:	697b      	ldr	r3, [r7, #20]
 8000f0a:	4413      	add	r3, r2
 8000f0c:	781b      	ldrb	r3, [r3, #0]
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d006      	beq.n	8000f20 <prvCreateIdleTasks+0x40>
    for( xIdleTaskNameIndex = ( BaseType_t ) 0; xIdleTaskNameIndex < ( BaseType_t ) configMAX_TASK_NAME_LEN; xIdleTaskNameIndex++ )
 8000f12:	697b      	ldr	r3, [r7, #20]
 8000f14:	3301      	adds	r3, #1
 8000f16:	617b      	str	r3, [r7, #20]
 8000f18:	697b      	ldr	r3, [r7, #20]
 8000f1a:	2b09      	cmp	r3, #9
 8000f1c:	ddea      	ble.n	8000ef4 <prvCreateIdleTasks+0x14>
 8000f1e:	e000      	b.n	8000f22 <prvCreateIdleTasks+0x42>
        {
            break;
 8000f20:	bf00      	nop
            mtCOVERAGE_TEST_MARKER();
        }
    }

    /* Add each idle task at the lowest priority. */
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 8000f22:	2300      	movs	r3, #0
 8000f24:	61bb      	str	r3, [r7, #24]
 8000f26:	e015      	b.n	8000f54 <prvCreateIdleTasks+0x74>
    {
        #if ( configNUMBER_OF_CORES == 1 )
        {
            pxIdleTaskFunction = prvIdleTask;
 8000f28:	4b10      	ldr	r3, [pc, #64]	@ (8000f6c <prvCreateIdleTasks+0x8c>)
 8000f2a:	613b      	str	r3, [r7, #16]
            }
        }
        #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( pxIdleTaskFunction,
 8000f2c:	69bb      	ldr	r3, [r7, #24]
 8000f2e:	009b      	lsls	r3, r3, #2
 8000f30:	4a0f      	ldr	r2, [pc, #60]	@ (8000f70 <prvCreateIdleTasks+0x90>)
 8000f32:	4413      	add	r3, r2
 8000f34:	1d39      	adds	r1, r7, #4
 8000f36:	9301      	str	r3, [sp, #4]
 8000f38:	2300      	movs	r3, #0
 8000f3a:	9300      	str	r3, [sp, #0]
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	2282      	movs	r2, #130	@ 0x82
 8000f40:	6938      	ldr	r0, [r7, #16]
 8000f42:	f7ff fe81 	bl	8000c48 <xTaskCreate>
 8000f46:	61f8      	str	r0, [r7, #28]
                                   &xIdleTaskHandles[ xCoreID ] );
        }
        #endif /* configSUPPORT_STATIC_ALLOCATION */

        /* Break the loop if any of the idle task is failed to be created. */
        if( xReturn == pdFAIL )
 8000f48:	69fb      	ldr	r3, [r7, #28]
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d006      	beq.n	8000f5c <prvCreateIdleTasks+0x7c>
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 8000f4e:	69bb      	ldr	r3, [r7, #24]
 8000f50:	3301      	adds	r3, #1
 8000f52:	61bb      	str	r3, [r7, #24]
 8000f54:	69bb      	ldr	r3, [r7, #24]
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	dde6      	ble.n	8000f28 <prvCreateIdleTasks+0x48>
 8000f5a:	e000      	b.n	8000f5e <prvCreateIdleTasks+0x7e>
        {
            break;
 8000f5c:	bf00      	nop
            }
            #endif
        }
    }

    return xReturn;
 8000f5e:	69fb      	ldr	r3, [r7, #28]
}
 8000f60:	4618      	mov	r0, r3
 8000f62:	3720      	adds	r7, #32
 8000f64:	46bd      	mov	sp, r7
 8000f66:	bd80      	pop	{r7, pc}
 8000f68:	08004960 	.word	0x08004960
 8000f6c:	080018d9 	.word	0x080018d9
 8000f70:	20000174 	.word	0x20000174

08000f74 <vTaskStartScheduler>:

/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b084      	sub	sp, #16
 8000f78:	af00      	add	r7, sp, #0
         * the number of bits as confNUMBER_OF_CORES. */
        configASSERT( ( sizeof( UBaseType_t ) * taskBITS_PER_BYTE ) >= configNUMBER_OF_CORES );
    }
    #endif /* #if ( configUSE_CORE_AFFINITY == 1 ) && ( configNUMBER_OF_CORES > 1 ) */

    xReturn = prvCreateIdleTasks();
 8000f7a:	f7ff ffb1 	bl	8000ee0 <prvCreateIdleTasks>
 8000f7e:	60f8      	str	r0, [r7, #12]

    #if ( configUSE_TIMERS == 1 )
    {
        if( xReturn == pdPASS )
 8000f80:	68fb      	ldr	r3, [r7, #12]
 8000f82:	2b01      	cmp	r3, #1
 8000f84:	d102      	bne.n	8000f8c <vTaskStartScheduler+0x18>
        {
            xReturn = xTimerCreateTimerTask();
 8000f86:	f000 fdf9 	bl	8001b7c <xTimerCreateTimerTask>
 8000f8a:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8000f8c:	68fb      	ldr	r3, [r7, #12]
 8000f8e:	2b01      	cmp	r3, #1
 8000f90:	d116      	bne.n	8000fc0 <vTaskStartScheduler+0x4c>
    __asm volatile
 8000f92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000f96:	f383 8811 	msr	BASEPRI, r3
 8000f9a:	f3bf 8f6f 	isb	sy
 8000f9e:	f3bf 8f4f 	dsb	sy
 8000fa2:	60bb      	str	r3, [r7, #8]
}
 8000fa4:	bf00      	nop
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 8000fa6:	4b11      	ldr	r3, [pc, #68]	@ (8000fec <vTaskStartScheduler+0x78>)
 8000fa8:	f04f 32ff 	mov.w	r2, #4294967295
 8000fac:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8000fae:	4b10      	ldr	r3, [pc, #64]	@ (8000ff0 <vTaskStartScheduler+0x7c>)
 8000fb0:	2201      	movs	r2, #1
 8000fb2:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8000fb4:	4b0f      	ldr	r3, [pc, #60]	@ (8000ff4 <vTaskStartScheduler+0x80>)
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	601a      	str	r2, [r3, #0]
        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */

        /* The return value for xPortStartScheduler is not required
         * hence using a void datatype. */
        ( void ) xPortStartScheduler();
 8000fba:	f001 f903 	bl	80021c4 <xPortStartScheduler>
 8000fbe:	e00f      	b.n	8000fe0 <vTaskStartScheduler+0x6c>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8000fc0:	68fb      	ldr	r3, [r7, #12]
 8000fc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000fc6:	d10b      	bne.n	8000fe0 <vTaskStartScheduler+0x6c>
    __asm volatile
 8000fc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000fcc:	f383 8811 	msr	BASEPRI, r3
 8000fd0:	f3bf 8f6f 	isb	sy
 8000fd4:	f3bf 8f4f 	dsb	sy
 8000fd8:	607b      	str	r3, [r7, #4]
}
 8000fda:	bf00      	nop
 8000fdc:	bf00      	nop
 8000fde:	e7fd      	b.n	8000fdc <vTaskStartScheduler+0x68>
     * meaning xIdleTaskHandles are not used anywhere else. */
    ( void ) xIdleTaskHandles;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8000fe0:	4b05      	ldr	r3, [pc, #20]	@ (8000ff8 <vTaskStartScheduler+0x84>)
 8000fe2:	681b      	ldr	r3, [r3, #0]

    traceRETURN_vTaskStartScheduler();
}
 8000fe4:	bf00      	nop
 8000fe6:	3710      	adds	r7, #16
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	bd80      	pop	{r7, pc}
 8000fec:	20000170 	.word	0x20000170
 8000ff0:	2000015c 	.word	0x2000015c
 8000ff4:	20000154 	.word	0x20000154
 8000ff8:	20000000 	.word	0x20000000

08000ffc <vTaskSuspendAll>:
    traceRETURN_vTaskEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8000ffc:	b480      	push	{r7}
 8000ffe:	af00      	add	r7, sp, #0
         * do not otherwise exhibit real time behaviour. */
        portSOFTWARE_BARRIER();

        /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
         * is used to allow calls to vTaskSuspendAll() to nest. */
        uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended + 1U );
 8001000:	4b04      	ldr	r3, [pc, #16]	@ (8001014 <vTaskSuspendAll+0x18>)
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	3301      	adds	r3, #1
 8001006:	4a03      	ldr	r2, [pc, #12]	@ (8001014 <vTaskSuspendAll+0x18>)
 8001008:	6013      	str	r3, [r2, #0]
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

    traceRETURN_vTaskSuspendAll();
}
 800100a:	bf00      	nop
 800100c:	46bd      	mov	sp, r7
 800100e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001012:	4770      	bx	lr
 8001014:	20000178 	.word	0x20000178

08001018 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b088      	sub	sp, #32
 800101c:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 800101e:	2300      	movs	r3, #0
 8001020:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 8001022:	2300      	movs	r3, #0
 8001024:	61bb      	str	r3, [r7, #24]
        /* It is possible that an ISR caused a task to be removed from an event
         * list while the scheduler was suspended.  If this was the case then the
         * removed task will have been added to the xPendingReadyList.  Once the
         * scheduler has been resumed it is safe to move all the pending ready
         * tasks from this list into their appropriate ready list. */
        taskENTER_CRITICAL();
 8001026:	f001 f9bd 	bl	80023a4 <vPortEnterCritical>
        {
            BaseType_t xCoreID;
            xCoreID = ( BaseType_t ) portGET_CORE_ID();
 800102a:	2300      	movs	r3, #0
 800102c:	613b      	str	r3, [r7, #16]

            /* If uxSchedulerSuspended is zero then this function does not match a
             * previous call to vTaskSuspendAll(). */
            configASSERT( uxSchedulerSuspended != 0U );
 800102e:	4b75      	ldr	r3, [pc, #468]	@ (8001204 <xTaskResumeAll+0x1ec>)
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	2b00      	cmp	r3, #0
 8001034:	d10b      	bne.n	800104e <xTaskResumeAll+0x36>
    __asm volatile
 8001036:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800103a:	f383 8811 	msr	BASEPRI, r3
 800103e:	f3bf 8f6f 	isb	sy
 8001042:	f3bf 8f4f 	dsb	sy
 8001046:	603b      	str	r3, [r7, #0]
}
 8001048:	bf00      	nop
 800104a:	bf00      	nop
 800104c:	e7fd      	b.n	800104a <xTaskResumeAll+0x32>

            uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended - 1U );
 800104e:	4b6d      	ldr	r3, [pc, #436]	@ (8001204 <xTaskResumeAll+0x1ec>)
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	3b01      	subs	r3, #1
 8001054:	4a6b      	ldr	r2, [pc, #428]	@ (8001204 <xTaskResumeAll+0x1ec>)
 8001056:	6013      	str	r3, [r2, #0]
            portRELEASE_TASK_LOCK();

            if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8001058:	4b6a      	ldr	r3, [pc, #424]	@ (8001204 <xTaskResumeAll+0x1ec>)
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	2b00      	cmp	r3, #0
 800105e:	f040 80ca 	bne.w	80011f6 <xTaskResumeAll+0x1de>
            {
                if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8001062:	4b69      	ldr	r3, [pc, #420]	@ (8001208 <xTaskResumeAll+0x1f0>)
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	2b00      	cmp	r3, #0
 8001068:	f000 80c5 	beq.w	80011f6 <xTaskResumeAll+0x1de>
                {
                    /* Move any readied tasks from the pending list into the
                     * appropriate ready list. */
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800106c:	e08e      	b.n	800118c <xTaskResumeAll+0x174>
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800106e:	4b67      	ldr	r3, [pc, #412]	@ (800120c <xTaskResumeAll+0x1f4>)
 8001070:	68db      	ldr	r3, [r3, #12]
 8001072:	68db      	ldr	r3, [r3, #12]
 8001074:	61fb      	str	r3, [r7, #28]
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8001076:	69fb      	ldr	r3, [r7, #28]
 8001078:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800107a:	60fb      	str	r3, [r7, #12]
 800107c:	69fb      	ldr	r3, [r7, #28]
 800107e:	69db      	ldr	r3, [r3, #28]
 8001080:	69fa      	ldr	r2, [r7, #28]
 8001082:	6a12      	ldr	r2, [r2, #32]
 8001084:	609a      	str	r2, [r3, #8]
 8001086:	69fb      	ldr	r3, [r7, #28]
 8001088:	6a1b      	ldr	r3, [r3, #32]
 800108a:	69fa      	ldr	r2, [r7, #28]
 800108c:	69d2      	ldr	r2, [r2, #28]
 800108e:	605a      	str	r2, [r3, #4]
 8001090:	68fb      	ldr	r3, [r7, #12]
 8001092:	685a      	ldr	r2, [r3, #4]
 8001094:	69fb      	ldr	r3, [r7, #28]
 8001096:	3318      	adds	r3, #24
 8001098:	429a      	cmp	r2, r3
 800109a:	d103      	bne.n	80010a4 <xTaskResumeAll+0x8c>
 800109c:	69fb      	ldr	r3, [r7, #28]
 800109e:	6a1a      	ldr	r2, [r3, #32]
 80010a0:	68fb      	ldr	r3, [r7, #12]
 80010a2:	605a      	str	r2, [r3, #4]
 80010a4:	69fb      	ldr	r3, [r7, #28]
 80010a6:	2200      	movs	r2, #0
 80010a8:	629a      	str	r2, [r3, #40]	@ 0x28
 80010aa:	68fb      	ldr	r3, [r7, #12]
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	1e5a      	subs	r2, r3, #1
 80010b0:	68fb      	ldr	r3, [r7, #12]
 80010b2:	601a      	str	r2, [r3, #0]
                        portMEMORY_BARRIER();
                        listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 80010b4:	69fb      	ldr	r3, [r7, #28]
 80010b6:	695b      	ldr	r3, [r3, #20]
 80010b8:	60bb      	str	r3, [r7, #8]
 80010ba:	69fb      	ldr	r3, [r7, #28]
 80010bc:	689b      	ldr	r3, [r3, #8]
 80010be:	69fa      	ldr	r2, [r7, #28]
 80010c0:	68d2      	ldr	r2, [r2, #12]
 80010c2:	609a      	str	r2, [r3, #8]
 80010c4:	69fb      	ldr	r3, [r7, #28]
 80010c6:	68db      	ldr	r3, [r3, #12]
 80010c8:	69fa      	ldr	r2, [r7, #28]
 80010ca:	6892      	ldr	r2, [r2, #8]
 80010cc:	605a      	str	r2, [r3, #4]
 80010ce:	68bb      	ldr	r3, [r7, #8]
 80010d0:	685a      	ldr	r2, [r3, #4]
 80010d2:	69fb      	ldr	r3, [r7, #28]
 80010d4:	3304      	adds	r3, #4
 80010d6:	429a      	cmp	r2, r3
 80010d8:	d103      	bne.n	80010e2 <xTaskResumeAll+0xca>
 80010da:	69fb      	ldr	r3, [r7, #28]
 80010dc:	68da      	ldr	r2, [r3, #12]
 80010de:	68bb      	ldr	r3, [r7, #8]
 80010e0:	605a      	str	r2, [r3, #4]
 80010e2:	69fb      	ldr	r3, [r7, #28]
 80010e4:	2200      	movs	r2, #0
 80010e6:	615a      	str	r2, [r3, #20]
 80010e8:	68bb      	ldr	r3, [r7, #8]
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	1e5a      	subs	r2, r3, #1
 80010ee:	68bb      	ldr	r3, [r7, #8]
 80010f0:	601a      	str	r2, [r3, #0]
                        prvAddTaskToReadyList( pxTCB );
 80010f2:	69fb      	ldr	r3, [r7, #28]
 80010f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80010f6:	2201      	movs	r2, #1
 80010f8:	409a      	lsls	r2, r3
 80010fa:	4b45      	ldr	r3, [pc, #276]	@ (8001210 <xTaskResumeAll+0x1f8>)
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	4313      	orrs	r3, r2
 8001100:	4a43      	ldr	r2, [pc, #268]	@ (8001210 <xTaskResumeAll+0x1f8>)
 8001102:	6013      	str	r3, [r2, #0]
 8001104:	69fb      	ldr	r3, [r7, #28]
 8001106:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001108:	4942      	ldr	r1, [pc, #264]	@ (8001214 <xTaskResumeAll+0x1fc>)
 800110a:	4613      	mov	r3, r2
 800110c:	009b      	lsls	r3, r3, #2
 800110e:	4413      	add	r3, r2
 8001110:	009b      	lsls	r3, r3, #2
 8001112:	440b      	add	r3, r1
 8001114:	3304      	adds	r3, #4
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	607b      	str	r3, [r7, #4]
 800111a:	69fb      	ldr	r3, [r7, #28]
 800111c:	687a      	ldr	r2, [r7, #4]
 800111e:	609a      	str	r2, [r3, #8]
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	689a      	ldr	r2, [r3, #8]
 8001124:	69fb      	ldr	r3, [r7, #28]
 8001126:	60da      	str	r2, [r3, #12]
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	689b      	ldr	r3, [r3, #8]
 800112c:	69fa      	ldr	r2, [r7, #28]
 800112e:	3204      	adds	r2, #4
 8001130:	605a      	str	r2, [r3, #4]
 8001132:	69fb      	ldr	r3, [r7, #28]
 8001134:	1d1a      	adds	r2, r3, #4
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	609a      	str	r2, [r3, #8]
 800113a:	69fb      	ldr	r3, [r7, #28]
 800113c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800113e:	4613      	mov	r3, r2
 8001140:	009b      	lsls	r3, r3, #2
 8001142:	4413      	add	r3, r2
 8001144:	009b      	lsls	r3, r3, #2
 8001146:	4a33      	ldr	r2, [pc, #204]	@ (8001214 <xTaskResumeAll+0x1fc>)
 8001148:	441a      	add	r2, r3
 800114a:	69fb      	ldr	r3, [r7, #28]
 800114c:	615a      	str	r2, [r3, #20]
 800114e:	69fb      	ldr	r3, [r7, #28]
 8001150:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001152:	4930      	ldr	r1, [pc, #192]	@ (8001214 <xTaskResumeAll+0x1fc>)
 8001154:	4613      	mov	r3, r2
 8001156:	009b      	lsls	r3, r3, #2
 8001158:	4413      	add	r3, r2
 800115a:	009b      	lsls	r3, r3, #2
 800115c:	440b      	add	r3, r1
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	69fa      	ldr	r2, [r7, #28]
 8001162:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8001164:	1c59      	adds	r1, r3, #1
 8001166:	482b      	ldr	r0, [pc, #172]	@ (8001214 <xTaskResumeAll+0x1fc>)
 8001168:	4613      	mov	r3, r2
 800116a:	009b      	lsls	r3, r3, #2
 800116c:	4413      	add	r3, r2
 800116e:	009b      	lsls	r3, r3, #2
 8001170:	4403      	add	r3, r0
 8001172:	6019      	str	r1, [r3, #0]

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            /* If the moved task has a priority higher than the current
                             * task then a yield must be performed. */
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8001174:	69fb      	ldr	r3, [r7, #28]
 8001176:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001178:	4b27      	ldr	r3, [pc, #156]	@ (8001218 <xTaskResumeAll+0x200>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800117e:	429a      	cmp	r2, r3
 8001180:	d904      	bls.n	800118c <xTaskResumeAll+0x174>
                            {
                                xYieldPendings[ xCoreID ] = pdTRUE;
 8001182:	4a26      	ldr	r2, [pc, #152]	@ (800121c <xTaskResumeAll+0x204>)
 8001184:	693b      	ldr	r3, [r7, #16]
 8001186:	2101      	movs	r1, #1
 8001188:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800118c:	4b1f      	ldr	r3, [pc, #124]	@ (800120c <xTaskResumeAll+0x1f4>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	2b00      	cmp	r3, #0
 8001192:	f47f af6c 	bne.w	800106e <xTaskResumeAll+0x56>
                             * which sets xYieldPendings for the current core to pdTRUE. */
                        }
                        #endif /* #if ( configNUMBER_OF_CORES == 1 ) */
                    }

                    if( pxTCB != NULL )
 8001196:	69fb      	ldr	r3, [r7, #28]
 8001198:	2b00      	cmp	r3, #0
 800119a:	d001      	beq.n	80011a0 <xTaskResumeAll+0x188>
                         * which may have prevented the next unblock time from being
                         * re-calculated, in which case re-calculate it now.  Mainly
                         * important for low power tickless implementations, where
                         * this can prevent an unnecessary exit from low power
                         * state. */
                        prvResetNextTaskUnblockTime();
 800119c:	f000 fc32 	bl	8001a04 <prvResetNextTaskUnblockTime>
                     * It should be safe to call xTaskIncrementTick here from any core
                     * since we are in a critical section and xTaskIncrementTick itself
                     * protects itself within a critical section. Suspending the scheduler
                     * from any core causes xTaskIncrementTick to increment uxPendedCounts. */
                    {
                        TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80011a0:	4b1f      	ldr	r3, [pc, #124]	@ (8001220 <xTaskResumeAll+0x208>)
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	617b      	str	r3, [r7, #20]

                        if( xPendedCounts > ( TickType_t ) 0U )
 80011a6:	697b      	ldr	r3, [r7, #20]
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d012      	beq.n	80011d2 <xTaskResumeAll+0x1ba>
                        {
                            do
                            {
                                if( xTaskIncrementTick() != pdFALSE )
 80011ac:	f000 f84c 	bl	8001248 <xTaskIncrementTick>
 80011b0:	4603      	mov	r3, r0
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d004      	beq.n	80011c0 <xTaskResumeAll+0x1a8>
                                {
                                    /* Other cores are interrupted from
                                     * within xTaskIncrementTick(). */
                                    xYieldPendings[ xCoreID ] = pdTRUE;
 80011b6:	4a19      	ldr	r2, [pc, #100]	@ (800121c <xTaskResumeAll+0x204>)
 80011b8:	693b      	ldr	r3, [r7, #16]
 80011ba:	2101      	movs	r1, #1
 80011bc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                                else
                                {
                                    mtCOVERAGE_TEST_MARKER();
                                }

                                --xPendedCounts;
 80011c0:	697b      	ldr	r3, [r7, #20]
 80011c2:	3b01      	subs	r3, #1
 80011c4:	617b      	str	r3, [r7, #20]
                            } while( xPendedCounts > ( TickType_t ) 0U );
 80011c6:	697b      	ldr	r3, [r7, #20]
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d1ef      	bne.n	80011ac <xTaskResumeAll+0x194>

                            xPendedTicks = 0;
 80011cc:	4b14      	ldr	r3, [pc, #80]	@ (8001220 <xTaskResumeAll+0x208>)
 80011ce:	2200      	movs	r2, #0
 80011d0:	601a      	str	r2, [r3, #0]
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }

                    if( xYieldPendings[ xCoreID ] != pdFALSE )
 80011d2:	4a12      	ldr	r2, [pc, #72]	@ (800121c <xTaskResumeAll+0x204>)
 80011d4:	693b      	ldr	r3, [r7, #16]
 80011d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d00b      	beq.n	80011f6 <xTaskResumeAll+0x1de>
                    {
                        #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 80011de:	2301      	movs	r3, #1
 80011e0:	61bb      	str	r3, [r7, #24]
                        }
                        #endif /* #if ( configUSE_PREEMPTION != 0 ) */

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            taskYIELD_TASK_CORE_IF_USING_PREEMPTION( pxCurrentTCB );
 80011e2:	4b0d      	ldr	r3, [pc, #52]	@ (8001218 <xTaskResumeAll+0x200>)
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	4b0f      	ldr	r3, [pc, #60]	@ (8001224 <xTaskResumeAll+0x20c>)
 80011e8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80011ec:	601a      	str	r2, [r3, #0]
 80011ee:	f3bf 8f4f 	dsb	sy
 80011f2:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 80011f6:	f001 f907 	bl	8002408 <vPortExitCritical>
    }

    traceRETURN_xTaskResumeAll( xAlreadyYielded );

    return xAlreadyYielded;
 80011fa:	69bb      	ldr	r3, [r7, #24]
}
 80011fc:	4618      	mov	r0, r3
 80011fe:	3720      	adds	r7, #32
 8001200:	46bd      	mov	sp, r7
 8001202:	bd80      	pop	{r7, pc}
 8001204:	20000178 	.word	0x20000178
 8001208:	20000150 	.word	0x20000150
 800120c:	20000110 	.word	0x20000110
 8001210:	20000158 	.word	0x20000158
 8001214:	2000007c 	.word	0x2000007c
 8001218:	20000078 	.word	0x20000078
 800121c:	20000164 	.word	0x20000164
 8001220:	20000160 	.word	0x20000160
 8001224:	e000ed04 	.word	0xe000ed04

08001228 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8001228:	b480      	push	{r7}
 800122a:	b083      	sub	sp, #12
 800122c:	af00      	add	r7, sp, #0
    traceENTER_xTaskGetTickCount();

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 800122e:	4b05      	ldr	r3, [pc, #20]	@ (8001244 <xTaskGetTickCount+0x1c>)
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    traceRETURN_xTaskGetTickCount( xTicks );

    return xTicks;
 8001234:	687b      	ldr	r3, [r7, #4]
}
 8001236:	4618      	mov	r0, r3
 8001238:	370c      	adds	r7, #12
 800123a:	46bd      	mov	sp, r7
 800123c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001240:	4770      	bx	lr
 8001242:	bf00      	nop
 8001244:	20000154 	.word	0x20000154

08001248 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8001248:	b580      	push	{r7, lr}
 800124a:	b08a      	sub	sp, #40	@ 0x28
 800124c:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 800124e:	2300      	movs	r3, #0
 8001250:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Tick increment should occur on every kernel timer event. Core 0 has the
     * responsibility to increment the tick, or increment the pended ticks if the
     * scheduler is suspended.  If pended ticks is greater than zero, the core that
     * calls xTaskResumeAll has the responsibility to increment the tick. */
    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8001252:	4b7f      	ldr	r3, [pc, #508]	@ (8001450 <xTaskIncrementTick+0x208>)
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	2b00      	cmp	r3, #0
 8001258:	f040 80ef 	bne.w	800143a <xTaskIncrementTick+0x1f2>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800125c:	4b7d      	ldr	r3, [pc, #500]	@ (8001454 <xTaskIncrementTick+0x20c>)
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	3301      	adds	r3, #1
 8001262:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8001264:	4a7b      	ldr	r2, [pc, #492]	@ (8001454 <xTaskIncrementTick+0x20c>)
 8001266:	6a3b      	ldr	r3, [r7, #32]
 8001268:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U )
 800126a:	6a3b      	ldr	r3, [r7, #32]
 800126c:	2b00      	cmp	r3, #0
 800126e:	d121      	bne.n	80012b4 <xTaskIncrementTick+0x6c>
        {
            taskSWITCH_DELAYED_LISTS();
 8001270:	4b79      	ldr	r3, [pc, #484]	@ (8001458 <xTaskIncrementTick+0x210>)
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	2b00      	cmp	r3, #0
 8001278:	d00b      	beq.n	8001292 <xTaskIncrementTick+0x4a>
    __asm volatile
 800127a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800127e:	f383 8811 	msr	BASEPRI, r3
 8001282:	f3bf 8f6f 	isb	sy
 8001286:	f3bf 8f4f 	dsb	sy
 800128a:	607b      	str	r3, [r7, #4]
}
 800128c:	bf00      	nop
 800128e:	bf00      	nop
 8001290:	e7fd      	b.n	800128e <xTaskIncrementTick+0x46>
 8001292:	4b71      	ldr	r3, [pc, #452]	@ (8001458 <xTaskIncrementTick+0x210>)
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	61fb      	str	r3, [r7, #28]
 8001298:	4b70      	ldr	r3, [pc, #448]	@ (800145c <xTaskIncrementTick+0x214>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	4a6e      	ldr	r2, [pc, #440]	@ (8001458 <xTaskIncrementTick+0x210>)
 800129e:	6013      	str	r3, [r2, #0]
 80012a0:	4a6e      	ldr	r2, [pc, #440]	@ (800145c <xTaskIncrementTick+0x214>)
 80012a2:	69fb      	ldr	r3, [r7, #28]
 80012a4:	6013      	str	r3, [r2, #0]
 80012a6:	4b6e      	ldr	r3, [pc, #440]	@ (8001460 <xTaskIncrementTick+0x218>)
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	3301      	adds	r3, #1
 80012ac:	4a6c      	ldr	r2, [pc, #432]	@ (8001460 <xTaskIncrementTick+0x218>)
 80012ae:	6013      	str	r3, [r2, #0]
 80012b0:	f000 fba8 	bl	8001a04 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 80012b4:	4b6b      	ldr	r3, [pc, #428]	@ (8001464 <xTaskIncrementTick+0x21c>)
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	6a3a      	ldr	r2, [r7, #32]
 80012ba:	429a      	cmp	r2, r3
 80012bc:	f0c0 80a8 	bcc.w	8001410 <xTaskIncrementTick+0x1c8>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80012c0:	4b65      	ldr	r3, [pc, #404]	@ (8001458 <xTaskIncrementTick+0x210>)
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d104      	bne.n	80012d4 <xTaskIncrementTick+0x8c>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY;
 80012ca:	4b66      	ldr	r3, [pc, #408]	@ (8001464 <xTaskIncrementTick+0x21c>)
 80012cc:	f04f 32ff 	mov.w	r2, #4294967295
 80012d0:	601a      	str	r2, [r3, #0]
                    break;
 80012d2:	e09d      	b.n	8001410 <xTaskIncrementTick+0x1c8>
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    /* MISRA Ref 11.5.3 [Void pointer assignment] */
                    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                    /* coverity[misra_c_2012_rule_11_5_violation] */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80012d4:	4b60      	ldr	r3, [pc, #384]	@ (8001458 <xTaskIncrementTick+0x210>)
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	68db      	ldr	r3, [r3, #12]
 80012da:	68db      	ldr	r3, [r3, #12]
 80012dc:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80012de:	69bb      	ldr	r3, [r7, #24]
 80012e0:	685b      	ldr	r3, [r3, #4]
 80012e2:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 80012e4:	6a3a      	ldr	r2, [r7, #32]
 80012e6:	697b      	ldr	r3, [r7, #20]
 80012e8:	429a      	cmp	r2, r3
 80012ea:	d203      	bcs.n	80012f4 <xTaskIncrementTick+0xac>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 80012ec:	4a5d      	ldr	r2, [pc, #372]	@ (8001464 <xTaskIncrementTick+0x21c>)
 80012ee:	697b      	ldr	r3, [r7, #20]
 80012f0:	6013      	str	r3, [r2, #0]
                        break;
 80012f2:	e08d      	b.n	8001410 <xTaskIncrementTick+0x1c8>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 80012f4:	69bb      	ldr	r3, [r7, #24]
 80012f6:	695b      	ldr	r3, [r3, #20]
 80012f8:	613b      	str	r3, [r7, #16]
 80012fa:	69bb      	ldr	r3, [r7, #24]
 80012fc:	689b      	ldr	r3, [r3, #8]
 80012fe:	69ba      	ldr	r2, [r7, #24]
 8001300:	68d2      	ldr	r2, [r2, #12]
 8001302:	609a      	str	r2, [r3, #8]
 8001304:	69bb      	ldr	r3, [r7, #24]
 8001306:	68db      	ldr	r3, [r3, #12]
 8001308:	69ba      	ldr	r2, [r7, #24]
 800130a:	6892      	ldr	r2, [r2, #8]
 800130c:	605a      	str	r2, [r3, #4]
 800130e:	693b      	ldr	r3, [r7, #16]
 8001310:	685a      	ldr	r2, [r3, #4]
 8001312:	69bb      	ldr	r3, [r7, #24]
 8001314:	3304      	adds	r3, #4
 8001316:	429a      	cmp	r2, r3
 8001318:	d103      	bne.n	8001322 <xTaskIncrementTick+0xda>
 800131a:	69bb      	ldr	r3, [r7, #24]
 800131c:	68da      	ldr	r2, [r3, #12]
 800131e:	693b      	ldr	r3, [r7, #16]
 8001320:	605a      	str	r2, [r3, #4]
 8001322:	69bb      	ldr	r3, [r7, #24]
 8001324:	2200      	movs	r2, #0
 8001326:	615a      	str	r2, [r3, #20]
 8001328:	693b      	ldr	r3, [r7, #16]
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	1e5a      	subs	r2, r3, #1
 800132e:	693b      	ldr	r3, [r7, #16]
 8001330:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8001332:	69bb      	ldr	r3, [r7, #24]
 8001334:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001336:	2b00      	cmp	r3, #0
 8001338:	d01e      	beq.n	8001378 <xTaskIncrementTick+0x130>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 800133a:	69bb      	ldr	r3, [r7, #24]
 800133c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800133e:	60fb      	str	r3, [r7, #12]
 8001340:	69bb      	ldr	r3, [r7, #24]
 8001342:	69db      	ldr	r3, [r3, #28]
 8001344:	69ba      	ldr	r2, [r7, #24]
 8001346:	6a12      	ldr	r2, [r2, #32]
 8001348:	609a      	str	r2, [r3, #8]
 800134a:	69bb      	ldr	r3, [r7, #24]
 800134c:	6a1b      	ldr	r3, [r3, #32]
 800134e:	69ba      	ldr	r2, [r7, #24]
 8001350:	69d2      	ldr	r2, [r2, #28]
 8001352:	605a      	str	r2, [r3, #4]
 8001354:	68fb      	ldr	r3, [r7, #12]
 8001356:	685a      	ldr	r2, [r3, #4]
 8001358:	69bb      	ldr	r3, [r7, #24]
 800135a:	3318      	adds	r3, #24
 800135c:	429a      	cmp	r2, r3
 800135e:	d103      	bne.n	8001368 <xTaskIncrementTick+0x120>
 8001360:	69bb      	ldr	r3, [r7, #24]
 8001362:	6a1a      	ldr	r2, [r3, #32]
 8001364:	68fb      	ldr	r3, [r7, #12]
 8001366:	605a      	str	r2, [r3, #4]
 8001368:	69bb      	ldr	r3, [r7, #24]
 800136a:	2200      	movs	r2, #0
 800136c:	629a      	str	r2, [r3, #40]	@ 0x28
 800136e:	68fb      	ldr	r3, [r7, #12]
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	1e5a      	subs	r2, r3, #1
 8001374:	68fb      	ldr	r3, [r7, #12]
 8001376:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8001378:	69bb      	ldr	r3, [r7, #24]
 800137a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800137c:	2201      	movs	r2, #1
 800137e:	409a      	lsls	r2, r3
 8001380:	4b39      	ldr	r3, [pc, #228]	@ (8001468 <xTaskIncrementTick+0x220>)
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	4313      	orrs	r3, r2
 8001386:	4a38      	ldr	r2, [pc, #224]	@ (8001468 <xTaskIncrementTick+0x220>)
 8001388:	6013      	str	r3, [r2, #0]
 800138a:	69bb      	ldr	r3, [r7, #24]
 800138c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800138e:	4937      	ldr	r1, [pc, #220]	@ (800146c <xTaskIncrementTick+0x224>)
 8001390:	4613      	mov	r3, r2
 8001392:	009b      	lsls	r3, r3, #2
 8001394:	4413      	add	r3, r2
 8001396:	009b      	lsls	r3, r3, #2
 8001398:	440b      	add	r3, r1
 800139a:	3304      	adds	r3, #4
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	60bb      	str	r3, [r7, #8]
 80013a0:	69bb      	ldr	r3, [r7, #24]
 80013a2:	68ba      	ldr	r2, [r7, #8]
 80013a4:	609a      	str	r2, [r3, #8]
 80013a6:	68bb      	ldr	r3, [r7, #8]
 80013a8:	689a      	ldr	r2, [r3, #8]
 80013aa:	69bb      	ldr	r3, [r7, #24]
 80013ac:	60da      	str	r2, [r3, #12]
 80013ae:	68bb      	ldr	r3, [r7, #8]
 80013b0:	689b      	ldr	r3, [r3, #8]
 80013b2:	69ba      	ldr	r2, [r7, #24]
 80013b4:	3204      	adds	r2, #4
 80013b6:	605a      	str	r2, [r3, #4]
 80013b8:	69bb      	ldr	r3, [r7, #24]
 80013ba:	1d1a      	adds	r2, r3, #4
 80013bc:	68bb      	ldr	r3, [r7, #8]
 80013be:	609a      	str	r2, [r3, #8]
 80013c0:	69bb      	ldr	r3, [r7, #24]
 80013c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80013c4:	4613      	mov	r3, r2
 80013c6:	009b      	lsls	r3, r3, #2
 80013c8:	4413      	add	r3, r2
 80013ca:	009b      	lsls	r3, r3, #2
 80013cc:	4a27      	ldr	r2, [pc, #156]	@ (800146c <xTaskIncrementTick+0x224>)
 80013ce:	441a      	add	r2, r3
 80013d0:	69bb      	ldr	r3, [r7, #24]
 80013d2:	615a      	str	r2, [r3, #20]
 80013d4:	69bb      	ldr	r3, [r7, #24]
 80013d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80013d8:	4924      	ldr	r1, [pc, #144]	@ (800146c <xTaskIncrementTick+0x224>)
 80013da:	4613      	mov	r3, r2
 80013dc:	009b      	lsls	r3, r3, #2
 80013de:	4413      	add	r3, r2
 80013e0:	009b      	lsls	r3, r3, #2
 80013e2:	440b      	add	r3, r1
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	69ba      	ldr	r2, [r7, #24]
 80013e8:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80013ea:	1c59      	adds	r1, r3, #1
 80013ec:	481f      	ldr	r0, [pc, #124]	@ (800146c <xTaskIncrementTick+0x224>)
 80013ee:	4613      	mov	r3, r2
 80013f0:	009b      	lsls	r3, r3, #2
 80013f2:	4413      	add	r3, r2
 80013f4:	009b      	lsls	r3, r3, #2
 80013f6:	4403      	add	r3, r0
 80013f8:	6019      	str	r1, [r3, #0]
                             * task.
                             * The case of equal priority tasks sharing
                             * processing time (which happens when both
                             * preemption and time slicing are on) is
                             * handled below.*/
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80013fa:	69bb      	ldr	r3, [r7, #24]
 80013fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80013fe:	4b1c      	ldr	r3, [pc, #112]	@ (8001470 <xTaskIncrementTick+0x228>)
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001404:	429a      	cmp	r2, r3
 8001406:	f67f af5b 	bls.w	80012c0 <xTaskIncrementTick+0x78>
                            {
                                xSwitchRequired = pdTRUE;
 800140a:	2301      	movs	r3, #1
 800140c:	627b      	str	r3, [r7, #36]	@ 0x24
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800140e:	e757      	b.n	80012c0 <xTaskIncrementTick+0x78>
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > 1U )
 8001410:	4b17      	ldr	r3, [pc, #92]	@ (8001470 <xTaskIncrementTick+0x228>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001416:	4915      	ldr	r1, [pc, #84]	@ (800146c <xTaskIncrementTick+0x224>)
 8001418:	4613      	mov	r3, r2
 800141a:	009b      	lsls	r3, r3, #2
 800141c:	4413      	add	r3, r2
 800141e:	009b      	lsls	r3, r3, #2
 8001420:	440b      	add	r3, r1
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	2b01      	cmp	r3, #1
 8001426:	d901      	bls.n	800142c <xTaskIncrementTick+0x1e4>
                {
                    xSwitchRequired = pdTRUE;
 8001428:	2301      	movs	r3, #1
 800142a:	627b      	str	r3, [r7, #36]	@ 0x24
        #if ( configUSE_PREEMPTION == 1 )
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                /* For single core the core ID is always 0. */
                if( xYieldPendings[ 0 ] != pdFALSE )
 800142c:	4b11      	ldr	r3, [pc, #68]	@ (8001474 <xTaskIncrementTick+0x22c>)
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	2b00      	cmp	r3, #0
 8001432:	d007      	beq.n	8001444 <xTaskIncrementTick+0x1fc>
                {
                    xSwitchRequired = pdTRUE;
 8001434:	2301      	movs	r3, #1
 8001436:	627b      	str	r3, [r7, #36]	@ 0x24
 8001438:	e004      	b.n	8001444 <xTaskIncrementTick+0x1fc>
        }
        #endif /* #if ( configUSE_PREEMPTION == 1 ) */
    }
    else
    {
        xPendedTicks += 1U;
 800143a:	4b0f      	ldr	r3, [pc, #60]	@ (8001478 <xTaskIncrementTick+0x230>)
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	3301      	adds	r3, #1
 8001440:	4a0d      	ldr	r2, [pc, #52]	@ (8001478 <xTaskIncrementTick+0x230>)
 8001442:	6013      	str	r3, [r2, #0]
        #endif
    }

    traceRETURN_xTaskIncrementTick( xSwitchRequired );

    return xSwitchRequired;
 8001444:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8001446:	4618      	mov	r0, r3
 8001448:	3728      	adds	r7, #40	@ 0x28
 800144a:	46bd      	mov	sp, r7
 800144c:	bd80      	pop	{r7, pc}
 800144e:	bf00      	nop
 8001450:	20000178 	.word	0x20000178
 8001454:	20000154 	.word	0x20000154
 8001458:	20000108 	.word	0x20000108
 800145c:	2000010c 	.word	0x2000010c
 8001460:	20000168 	.word	0x20000168
 8001464:	20000170 	.word	0x20000170
 8001468:	20000158 	.word	0x20000158
 800146c:	2000007c 	.word	0x2000007c
 8001470:	20000078 	.word	0x20000078
 8001474:	20000164 	.word	0x20000164
 8001478:	20000160 	.word	0x20000160

0800147c <vTaskSwitchContext>:
#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )
    void vTaskSwitchContext( void )
    {
 800147c:	b480      	push	{r7}
 800147e:	b087      	sub	sp, #28
 8001480:	af00      	add	r7, sp, #0
        traceENTER_vTaskSwitchContext();

        if( uxSchedulerSuspended != ( UBaseType_t ) 0U )
 8001482:	4b28      	ldr	r3, [pc, #160]	@ (8001524 <vTaskSwitchContext+0xa8>)
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	2b00      	cmp	r3, #0
 8001488:	d003      	beq.n	8001492 <vTaskSwitchContext+0x16>
        {
            /* The scheduler is currently suspended - do not allow a context
             * switch. */
            xYieldPendings[ 0 ] = pdTRUE;
 800148a:	4b27      	ldr	r3, [pc, #156]	@ (8001528 <vTaskSwitchContext+0xac>)
 800148c:	2201      	movs	r2, #1
 800148e:	601a      	str	r2, [r3, #0]
            }
            #endif
        }

        traceRETURN_vTaskSwitchContext();
    }
 8001490:	e041      	b.n	8001516 <vTaskSwitchContext+0x9a>
            xYieldPendings[ 0 ] = pdFALSE;
 8001492:	4b25      	ldr	r3, [pc, #148]	@ (8001528 <vTaskSwitchContext+0xac>)
 8001494:	2200      	movs	r2, #0
 8001496:	601a      	str	r2, [r3, #0]
            taskSELECT_HIGHEST_PRIORITY_TASK();
 8001498:	4b24      	ldr	r3, [pc, #144]	@ (800152c <vTaskSwitchContext+0xb0>)
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	60fb      	str	r3, [r7, #12]
        __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800149e:	68fb      	ldr	r3, [r7, #12]
 80014a0:	fab3 f383 	clz	r3, r3
 80014a4:	72fb      	strb	r3, [r7, #11]
        return ucReturn;
 80014a6:	7afb      	ldrb	r3, [r7, #11]
 80014a8:	f1c3 031f 	rsb	r3, r3, #31
 80014ac:	617b      	str	r3, [r7, #20]
 80014ae:	4920      	ldr	r1, [pc, #128]	@ (8001530 <vTaskSwitchContext+0xb4>)
 80014b0:	697a      	ldr	r2, [r7, #20]
 80014b2:	4613      	mov	r3, r2
 80014b4:	009b      	lsls	r3, r3, #2
 80014b6:	4413      	add	r3, r2
 80014b8:	009b      	lsls	r3, r3, #2
 80014ba:	440b      	add	r3, r1
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d10b      	bne.n	80014da <vTaskSwitchContext+0x5e>
    __asm volatile
 80014c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80014c6:	f383 8811 	msr	BASEPRI, r3
 80014ca:	f3bf 8f6f 	isb	sy
 80014ce:	f3bf 8f4f 	dsb	sy
 80014d2:	607b      	str	r3, [r7, #4]
}
 80014d4:	bf00      	nop
 80014d6:	bf00      	nop
 80014d8:	e7fd      	b.n	80014d6 <vTaskSwitchContext+0x5a>
 80014da:	697a      	ldr	r2, [r7, #20]
 80014dc:	4613      	mov	r3, r2
 80014de:	009b      	lsls	r3, r3, #2
 80014e0:	4413      	add	r3, r2
 80014e2:	009b      	lsls	r3, r3, #2
 80014e4:	4a12      	ldr	r2, [pc, #72]	@ (8001530 <vTaskSwitchContext+0xb4>)
 80014e6:	4413      	add	r3, r2
 80014e8:	613b      	str	r3, [r7, #16]
 80014ea:	693b      	ldr	r3, [r7, #16]
 80014ec:	685b      	ldr	r3, [r3, #4]
 80014ee:	685a      	ldr	r2, [r3, #4]
 80014f0:	693b      	ldr	r3, [r7, #16]
 80014f2:	605a      	str	r2, [r3, #4]
 80014f4:	693b      	ldr	r3, [r7, #16]
 80014f6:	685a      	ldr	r2, [r3, #4]
 80014f8:	693b      	ldr	r3, [r7, #16]
 80014fa:	3308      	adds	r3, #8
 80014fc:	429a      	cmp	r2, r3
 80014fe:	d103      	bne.n	8001508 <vTaskSwitchContext+0x8c>
 8001500:	693b      	ldr	r3, [r7, #16]
 8001502:	68da      	ldr	r2, [r3, #12]
 8001504:	693b      	ldr	r3, [r7, #16]
 8001506:	605a      	str	r2, [r3, #4]
 8001508:	693b      	ldr	r3, [r7, #16]
 800150a:	685b      	ldr	r3, [r3, #4]
 800150c:	68db      	ldr	r3, [r3, #12]
 800150e:	4a09      	ldr	r2, [pc, #36]	@ (8001534 <vTaskSwitchContext+0xb8>)
 8001510:	6013      	str	r3, [r2, #0]
            portTASK_SWITCH_HOOK( pxCurrentTCB );
 8001512:	4b08      	ldr	r3, [pc, #32]	@ (8001534 <vTaskSwitchContext+0xb8>)
 8001514:	681b      	ldr	r3, [r3, #0]
    }
 8001516:	bf00      	nop
 8001518:	371c      	adds	r7, #28
 800151a:	46bd      	mov	sp, r7
 800151c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001520:	4770      	bx	lr
 8001522:	bf00      	nop
 8001524:	20000178 	.word	0x20000178
 8001528:	20000164 	.word	0x20000164
 800152c:	20000158 	.word	0x20000158
 8001530:	2000007c 	.word	0x2000007c
 8001534:	20000078 	.word	0x20000078

08001538 <vTaskPlaceOnEventList>:
#endif /* if ( configNUMBER_OF_CORES > 1 ) */
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8001538:	b580      	push	{r7, lr}
 800153a:	b084      	sub	sp, #16
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
 8001540:	6039      	str	r1, [r7, #0]
    traceENTER_vTaskPlaceOnEventList( pxEventList, xTicksToWait );

    configASSERT( pxEventList );
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	2b00      	cmp	r3, #0
 8001546:	d10b      	bne.n	8001560 <vTaskPlaceOnEventList+0x28>
    __asm volatile
 8001548:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800154c:	f383 8811 	msr	BASEPRI, r3
 8001550:	f3bf 8f6f 	isb	sy
 8001554:	f3bf 8f4f 	dsb	sy
 8001558:	60fb      	str	r3, [r7, #12]
}
 800155a:	bf00      	nop
 800155c:	bf00      	nop
 800155e:	e7fd      	b.n	800155c <vTaskPlaceOnEventList+0x24>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8001560:	4b07      	ldr	r3, [pc, #28]	@ (8001580 <vTaskPlaceOnEventList+0x48>)
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	3318      	adds	r3, #24
 8001566:	4619      	mov	r1, r3
 8001568:	6878      	ldr	r0, [r7, #4]
 800156a:	f7fe ffd6 	bl	800051a <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800156e:	2101      	movs	r1, #1
 8001570:	6838      	ldr	r0, [r7, #0]
 8001572:	f000 fa81 	bl	8001a78 <prvAddCurrentTaskToDelayedList>

    traceRETURN_vTaskPlaceOnEventList();
}
 8001576:	bf00      	nop
 8001578:	3710      	adds	r7, #16
 800157a:	46bd      	mov	sp, r7
 800157c:	bd80      	pop	{r7, pc}
 800157e:	bf00      	nop
 8001580:	20000078 	.word	0x20000078

08001584 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 8001584:	b580      	push	{r7, lr}
 8001586:	b086      	sub	sp, #24
 8001588:	af00      	add	r7, sp, #0
 800158a:	60f8      	str	r0, [r7, #12]
 800158c:	60b9      	str	r1, [r7, #8]
 800158e:	607a      	str	r2, [r7, #4]
        traceENTER_vTaskPlaceOnEventListRestricted( pxEventList, xTicksToWait, xWaitIndefinitely );

        configASSERT( pxEventList );
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	2b00      	cmp	r3, #0
 8001594:	d10b      	bne.n	80015ae <vTaskPlaceOnEventListRestricted+0x2a>
    __asm volatile
 8001596:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800159a:	f383 8811 	msr	BASEPRI, r3
 800159e:	f3bf 8f6f 	isb	sy
 80015a2:	f3bf 8f4f 	dsb	sy
 80015a6:	613b      	str	r3, [r7, #16]
}
 80015a8:	bf00      	nop
 80015aa:	bf00      	nop
 80015ac:	e7fd      	b.n	80015aa <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80015ae:	68fb      	ldr	r3, [r7, #12]
 80015b0:	685b      	ldr	r3, [r3, #4]
 80015b2:	617b      	str	r3, [r7, #20]
 80015b4:	4b15      	ldr	r3, [pc, #84]	@ (800160c <vTaskPlaceOnEventListRestricted+0x88>)
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	697a      	ldr	r2, [r7, #20]
 80015ba:	61da      	str	r2, [r3, #28]
 80015bc:	4b13      	ldr	r3, [pc, #76]	@ (800160c <vTaskPlaceOnEventListRestricted+0x88>)
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	697a      	ldr	r2, [r7, #20]
 80015c2:	6892      	ldr	r2, [r2, #8]
 80015c4:	621a      	str	r2, [r3, #32]
 80015c6:	4b11      	ldr	r3, [pc, #68]	@ (800160c <vTaskPlaceOnEventListRestricted+0x88>)
 80015c8:	681a      	ldr	r2, [r3, #0]
 80015ca:	697b      	ldr	r3, [r7, #20]
 80015cc:	689b      	ldr	r3, [r3, #8]
 80015ce:	3218      	adds	r2, #24
 80015d0:	605a      	str	r2, [r3, #4]
 80015d2:	4b0e      	ldr	r3, [pc, #56]	@ (800160c <vTaskPlaceOnEventListRestricted+0x88>)
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	f103 0218 	add.w	r2, r3, #24
 80015da:	697b      	ldr	r3, [r7, #20]
 80015dc:	609a      	str	r2, [r3, #8]
 80015de:	4b0b      	ldr	r3, [pc, #44]	@ (800160c <vTaskPlaceOnEventListRestricted+0x88>)
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	68fa      	ldr	r2, [r7, #12]
 80015e4:	629a      	str	r2, [r3, #40]	@ 0x28
 80015e6:	68fb      	ldr	r3, [r7, #12]
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	1c5a      	adds	r2, r3, #1
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d002      	beq.n	80015fc <vTaskPlaceOnEventListRestricted+0x78>
        {
            xTicksToWait = portMAX_DELAY;
 80015f6:	f04f 33ff 	mov.w	r3, #4294967295
 80015fa:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80015fc:	6879      	ldr	r1, [r7, #4]
 80015fe:	68b8      	ldr	r0, [r7, #8]
 8001600:	f000 fa3a 	bl	8001a78 <prvAddCurrentTaskToDelayedList>

        traceRETURN_vTaskPlaceOnEventListRestricted();
    }
 8001604:	bf00      	nop
 8001606:	3718      	adds	r7, #24
 8001608:	46bd      	mov	sp, r7
 800160a:	bd80      	pop	{r7, pc}
 800160c:	20000078 	.word	0x20000078

08001610 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8001610:	b480      	push	{r7}
 8001612:	b08b      	sub	sp, #44	@ 0x2c
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    /* MISRA Ref 11.5.3 [Void pointer assignment] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
    /* coverity[misra_c_2012_rule_11_5_violation] */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	68db      	ldr	r3, [r3, #12]
 800161c:	68db      	ldr	r3, [r3, #12]
 800161e:	623b      	str	r3, [r7, #32]
    configASSERT( pxUnblockedTCB );
 8001620:	6a3b      	ldr	r3, [r7, #32]
 8001622:	2b00      	cmp	r3, #0
 8001624:	d10b      	bne.n	800163e <xTaskRemoveFromEventList+0x2e>
    __asm volatile
 8001626:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800162a:	f383 8811 	msr	BASEPRI, r3
 800162e:	f3bf 8f6f 	isb	sy
 8001632:	f3bf 8f4f 	dsb	sy
 8001636:	60fb      	str	r3, [r7, #12]
}
 8001638:	bf00      	nop
 800163a:	bf00      	nop
 800163c:	e7fd      	b.n	800163a <xTaskRemoveFromEventList+0x2a>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 800163e:	6a3b      	ldr	r3, [r7, #32]
 8001640:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001642:	61fb      	str	r3, [r7, #28]
 8001644:	6a3b      	ldr	r3, [r7, #32]
 8001646:	69db      	ldr	r3, [r3, #28]
 8001648:	6a3a      	ldr	r2, [r7, #32]
 800164a:	6a12      	ldr	r2, [r2, #32]
 800164c:	609a      	str	r2, [r3, #8]
 800164e:	6a3b      	ldr	r3, [r7, #32]
 8001650:	6a1b      	ldr	r3, [r3, #32]
 8001652:	6a3a      	ldr	r2, [r7, #32]
 8001654:	69d2      	ldr	r2, [r2, #28]
 8001656:	605a      	str	r2, [r3, #4]
 8001658:	69fb      	ldr	r3, [r7, #28]
 800165a:	685a      	ldr	r2, [r3, #4]
 800165c:	6a3b      	ldr	r3, [r7, #32]
 800165e:	3318      	adds	r3, #24
 8001660:	429a      	cmp	r2, r3
 8001662:	d103      	bne.n	800166c <xTaskRemoveFromEventList+0x5c>
 8001664:	6a3b      	ldr	r3, [r7, #32]
 8001666:	6a1a      	ldr	r2, [r3, #32]
 8001668:	69fb      	ldr	r3, [r7, #28]
 800166a:	605a      	str	r2, [r3, #4]
 800166c:	6a3b      	ldr	r3, [r7, #32]
 800166e:	2200      	movs	r2, #0
 8001670:	629a      	str	r2, [r3, #40]	@ 0x28
 8001672:	69fb      	ldr	r3, [r7, #28]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	1e5a      	subs	r2, r3, #1
 8001678:	69fb      	ldr	r3, [r7, #28]
 800167a:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 800167c:	4b4b      	ldr	r3, [pc, #300]	@ (80017ac <xTaskRemoveFromEventList+0x19c>)
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	2b00      	cmp	r3, #0
 8001682:	d160      	bne.n	8001746 <xTaskRemoveFromEventList+0x136>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 8001684:	6a3b      	ldr	r3, [r7, #32]
 8001686:	695b      	ldr	r3, [r3, #20]
 8001688:	617b      	str	r3, [r7, #20]
 800168a:	6a3b      	ldr	r3, [r7, #32]
 800168c:	689b      	ldr	r3, [r3, #8]
 800168e:	6a3a      	ldr	r2, [r7, #32]
 8001690:	68d2      	ldr	r2, [r2, #12]
 8001692:	609a      	str	r2, [r3, #8]
 8001694:	6a3b      	ldr	r3, [r7, #32]
 8001696:	68db      	ldr	r3, [r3, #12]
 8001698:	6a3a      	ldr	r2, [r7, #32]
 800169a:	6892      	ldr	r2, [r2, #8]
 800169c:	605a      	str	r2, [r3, #4]
 800169e:	697b      	ldr	r3, [r7, #20]
 80016a0:	685a      	ldr	r2, [r3, #4]
 80016a2:	6a3b      	ldr	r3, [r7, #32]
 80016a4:	3304      	adds	r3, #4
 80016a6:	429a      	cmp	r2, r3
 80016a8:	d103      	bne.n	80016b2 <xTaskRemoveFromEventList+0xa2>
 80016aa:	6a3b      	ldr	r3, [r7, #32]
 80016ac:	68da      	ldr	r2, [r3, #12]
 80016ae:	697b      	ldr	r3, [r7, #20]
 80016b0:	605a      	str	r2, [r3, #4]
 80016b2:	6a3b      	ldr	r3, [r7, #32]
 80016b4:	2200      	movs	r2, #0
 80016b6:	615a      	str	r2, [r3, #20]
 80016b8:	697b      	ldr	r3, [r7, #20]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	1e5a      	subs	r2, r3, #1
 80016be:	697b      	ldr	r3, [r7, #20]
 80016c0:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 80016c2:	6a3b      	ldr	r3, [r7, #32]
 80016c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016c6:	2201      	movs	r2, #1
 80016c8:	409a      	lsls	r2, r3
 80016ca:	4b39      	ldr	r3, [pc, #228]	@ (80017b0 <xTaskRemoveFromEventList+0x1a0>)
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	4313      	orrs	r3, r2
 80016d0:	4a37      	ldr	r2, [pc, #220]	@ (80017b0 <xTaskRemoveFromEventList+0x1a0>)
 80016d2:	6013      	str	r3, [r2, #0]
 80016d4:	6a3b      	ldr	r3, [r7, #32]
 80016d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80016d8:	4936      	ldr	r1, [pc, #216]	@ (80017b4 <xTaskRemoveFromEventList+0x1a4>)
 80016da:	4613      	mov	r3, r2
 80016dc:	009b      	lsls	r3, r3, #2
 80016de:	4413      	add	r3, r2
 80016e0:	009b      	lsls	r3, r3, #2
 80016e2:	440b      	add	r3, r1
 80016e4:	3304      	adds	r3, #4
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	613b      	str	r3, [r7, #16]
 80016ea:	6a3b      	ldr	r3, [r7, #32]
 80016ec:	693a      	ldr	r2, [r7, #16]
 80016ee:	609a      	str	r2, [r3, #8]
 80016f0:	693b      	ldr	r3, [r7, #16]
 80016f2:	689a      	ldr	r2, [r3, #8]
 80016f4:	6a3b      	ldr	r3, [r7, #32]
 80016f6:	60da      	str	r2, [r3, #12]
 80016f8:	693b      	ldr	r3, [r7, #16]
 80016fa:	689b      	ldr	r3, [r3, #8]
 80016fc:	6a3a      	ldr	r2, [r7, #32]
 80016fe:	3204      	adds	r2, #4
 8001700:	605a      	str	r2, [r3, #4]
 8001702:	6a3b      	ldr	r3, [r7, #32]
 8001704:	1d1a      	adds	r2, r3, #4
 8001706:	693b      	ldr	r3, [r7, #16]
 8001708:	609a      	str	r2, [r3, #8]
 800170a:	6a3b      	ldr	r3, [r7, #32]
 800170c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800170e:	4613      	mov	r3, r2
 8001710:	009b      	lsls	r3, r3, #2
 8001712:	4413      	add	r3, r2
 8001714:	009b      	lsls	r3, r3, #2
 8001716:	4a27      	ldr	r2, [pc, #156]	@ (80017b4 <xTaskRemoveFromEventList+0x1a4>)
 8001718:	441a      	add	r2, r3
 800171a:	6a3b      	ldr	r3, [r7, #32]
 800171c:	615a      	str	r2, [r3, #20]
 800171e:	6a3b      	ldr	r3, [r7, #32]
 8001720:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001722:	4924      	ldr	r1, [pc, #144]	@ (80017b4 <xTaskRemoveFromEventList+0x1a4>)
 8001724:	4613      	mov	r3, r2
 8001726:	009b      	lsls	r3, r3, #2
 8001728:	4413      	add	r3, r2
 800172a:	009b      	lsls	r3, r3, #2
 800172c:	440b      	add	r3, r1
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	6a3a      	ldr	r2, [r7, #32]
 8001732:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8001734:	1c59      	adds	r1, r3, #1
 8001736:	481f      	ldr	r0, [pc, #124]	@ (80017b4 <xTaskRemoveFromEventList+0x1a4>)
 8001738:	4613      	mov	r3, r2
 800173a:	009b      	lsls	r3, r3, #2
 800173c:	4413      	add	r3, r2
 800173e:	009b      	lsls	r3, r3, #2
 8001740:	4403      	add	r3, r0
 8001742:	6019      	str	r1, [r3, #0]
 8001744:	e01b      	b.n	800177e <xTaskRemoveFromEventList+0x16e>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8001746:	4b1c      	ldr	r3, [pc, #112]	@ (80017b8 <xTaskRemoveFromEventList+0x1a8>)
 8001748:	685b      	ldr	r3, [r3, #4]
 800174a:	61bb      	str	r3, [r7, #24]
 800174c:	6a3b      	ldr	r3, [r7, #32]
 800174e:	69ba      	ldr	r2, [r7, #24]
 8001750:	61da      	str	r2, [r3, #28]
 8001752:	69bb      	ldr	r3, [r7, #24]
 8001754:	689a      	ldr	r2, [r3, #8]
 8001756:	6a3b      	ldr	r3, [r7, #32]
 8001758:	621a      	str	r2, [r3, #32]
 800175a:	69bb      	ldr	r3, [r7, #24]
 800175c:	689b      	ldr	r3, [r3, #8]
 800175e:	6a3a      	ldr	r2, [r7, #32]
 8001760:	3218      	adds	r2, #24
 8001762:	605a      	str	r2, [r3, #4]
 8001764:	6a3b      	ldr	r3, [r7, #32]
 8001766:	f103 0218 	add.w	r2, r3, #24
 800176a:	69bb      	ldr	r3, [r7, #24]
 800176c:	609a      	str	r2, [r3, #8]
 800176e:	6a3b      	ldr	r3, [r7, #32]
 8001770:	4a11      	ldr	r2, [pc, #68]	@ (80017b8 <xTaskRemoveFromEventList+0x1a8>)
 8001772:	629a      	str	r2, [r3, #40]	@ 0x28
 8001774:	4b10      	ldr	r3, [pc, #64]	@ (80017b8 <xTaskRemoveFromEventList+0x1a8>)
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	3301      	adds	r3, #1
 800177a:	4a0f      	ldr	r2, [pc, #60]	@ (80017b8 <xTaskRemoveFromEventList+0x1a8>)
 800177c:	6013      	str	r3, [r2, #0]
    }

    #if ( configNUMBER_OF_CORES == 1 )
    {
        if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800177e:	6a3b      	ldr	r3, [r7, #32]
 8001780:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001782:	4b0e      	ldr	r3, [pc, #56]	@ (80017bc <xTaskRemoveFromEventList+0x1ac>)
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001788:	429a      	cmp	r2, r3
 800178a:	d905      	bls.n	8001798 <xTaskRemoveFromEventList+0x188>
        {
            /* Return true if the task removed from the event list has a higher
             * priority than the calling task.  This allows the calling task to know if
             * it should force a context switch now. */
            xReturn = pdTRUE;
 800178c:	2301      	movs	r3, #1
 800178e:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Mark that a yield is pending in case the user is not using the
             * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
            xYieldPendings[ 0 ] = pdTRUE;
 8001790:	4b0b      	ldr	r3, [pc, #44]	@ (80017c0 <xTaskRemoveFromEventList+0x1b0>)
 8001792:	2201      	movs	r2, #1
 8001794:	601a      	str	r2, [r3, #0]
 8001796:	e001      	b.n	800179c <xTaskRemoveFromEventList+0x18c>
        }
        else
        {
            xReturn = pdFALSE;
 8001798:	2300      	movs	r3, #0
 800179a:	627b      	str	r3, [r7, #36]	@ 0x24
        #endif /* #if ( configUSE_PREEMPTION == 1 ) */
    }
    #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

    traceRETURN_xTaskRemoveFromEventList( xReturn );
    return xReturn;
 800179c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800179e:	4618      	mov	r0, r3
 80017a0:	372c      	adds	r7, #44	@ 0x2c
 80017a2:	46bd      	mov	sp, r7
 80017a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a8:	4770      	bx	lr
 80017aa:	bf00      	nop
 80017ac:	20000178 	.word	0x20000178
 80017b0:	20000158 	.word	0x20000158
 80017b4:	2000007c 	.word	0x2000007c
 80017b8:	20000110 	.word	0x20000110
 80017bc:	20000078 	.word	0x20000078
 80017c0:	20000164 	.word	0x20000164

080017c4 <vTaskInternalSetTimeOutState>:
    traceRETURN_vTaskSetTimeOutState();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80017c4:	b480      	push	{r7}
 80017c6:	b083      	sub	sp, #12
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
    traceENTER_vTaskInternalSetTimeOutState( pxTimeOut );

    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 80017cc:	4b06      	ldr	r3, [pc, #24]	@ (80017e8 <vTaskInternalSetTimeOutState+0x24>)
 80017ce:	681a      	ldr	r2, [r3, #0]
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 80017d4:	4b05      	ldr	r3, [pc, #20]	@ (80017ec <vTaskInternalSetTimeOutState+0x28>)
 80017d6:	681a      	ldr	r2, [r3, #0]
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	605a      	str	r2, [r3, #4]

    traceRETURN_vTaskInternalSetTimeOutState();
}
 80017dc:	bf00      	nop
 80017de:	370c      	adds	r7, #12
 80017e0:	46bd      	mov	sp, r7
 80017e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e6:	4770      	bx	lr
 80017e8:	20000168 	.word	0x20000168
 80017ec:	20000154 	.word	0x20000154

080017f0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b088      	sub	sp, #32
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
 80017f8:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    traceENTER_xTaskCheckForTimeOut( pxTimeOut, pxTicksToWait );

    configASSERT( pxTimeOut );
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d10b      	bne.n	8001818 <xTaskCheckForTimeOut+0x28>
    __asm volatile
 8001800:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001804:	f383 8811 	msr	BASEPRI, r3
 8001808:	f3bf 8f6f 	isb	sy
 800180c:	f3bf 8f4f 	dsb	sy
 8001810:	613b      	str	r3, [r7, #16]
}
 8001812:	bf00      	nop
 8001814:	bf00      	nop
 8001816:	e7fd      	b.n	8001814 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 8001818:	683b      	ldr	r3, [r7, #0]
 800181a:	2b00      	cmp	r3, #0
 800181c:	d10b      	bne.n	8001836 <xTaskCheckForTimeOut+0x46>
    __asm volatile
 800181e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001822:	f383 8811 	msr	BASEPRI, r3
 8001826:	f3bf 8f6f 	isb	sy
 800182a:	f3bf 8f4f 	dsb	sy
 800182e:	60fb      	str	r3, [r7, #12]
}
 8001830:	bf00      	nop
 8001832:	bf00      	nop
 8001834:	e7fd      	b.n	8001832 <xTaskCheckForTimeOut+0x42>

    taskENTER_CRITICAL();
 8001836:	f000 fdb5 	bl	80023a4 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 800183a:	4b1f      	ldr	r3, [pc, #124]	@ (80018b8 <xTaskCheckForTimeOut+0xc8>)
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	685b      	ldr	r3, [r3, #4]
 8001844:	69ba      	ldr	r2, [r7, #24]
 8001846:	1ad3      	subs	r3, r2, r3
 8001848:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 800184a:	683b      	ldr	r3, [r7, #0]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001852:	d102      	bne.n	800185a <xTaskCheckForTimeOut+0x6a>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 8001854:	2300      	movs	r3, #0
 8001856:	61fb      	str	r3, [r7, #28]
 8001858:	e026      	b.n	80018a8 <xTaskCheckForTimeOut+0xb8>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) )
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	681a      	ldr	r2, [r3, #0]
 800185e:	4b17      	ldr	r3, [pc, #92]	@ (80018bc <xTaskCheckForTimeOut+0xcc>)
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	429a      	cmp	r2, r3
 8001864:	d00a      	beq.n	800187c <xTaskCheckForTimeOut+0x8c>
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	685b      	ldr	r3, [r3, #4]
 800186a:	69ba      	ldr	r2, [r7, #24]
 800186c:	429a      	cmp	r2, r3
 800186e:	d305      	bcc.n	800187c <xTaskCheckForTimeOut+0x8c>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8001870:	2301      	movs	r3, #1
 8001872:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 8001874:	683b      	ldr	r3, [r7, #0]
 8001876:	2200      	movs	r2, #0
 8001878:	601a      	str	r2, [r3, #0]
 800187a:	e015      	b.n	80018a8 <xTaskCheckForTimeOut+0xb8>
        }
        else if( xElapsedTime < *pxTicksToWait )
 800187c:	683b      	ldr	r3, [r7, #0]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	697a      	ldr	r2, [r7, #20]
 8001882:	429a      	cmp	r2, r3
 8001884:	d20b      	bcs.n	800189e <xTaskCheckForTimeOut+0xae>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 8001886:	683b      	ldr	r3, [r7, #0]
 8001888:	681a      	ldr	r2, [r3, #0]
 800188a:	697b      	ldr	r3, [r7, #20]
 800188c:	1ad2      	subs	r2, r2, r3
 800188e:	683b      	ldr	r3, [r7, #0]
 8001890:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 8001892:	6878      	ldr	r0, [r7, #4]
 8001894:	f7ff ff96 	bl	80017c4 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8001898:	2300      	movs	r3, #0
 800189a:	61fb      	str	r3, [r7, #28]
 800189c:	e004      	b.n	80018a8 <xTaskCheckForTimeOut+0xb8>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 800189e:	683b      	ldr	r3, [r7, #0]
 80018a0:	2200      	movs	r2, #0
 80018a2:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 80018a4:	2301      	movs	r3, #1
 80018a6:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 80018a8:	f000 fdae 	bl	8002408 <vPortExitCritical>

    traceRETURN_xTaskCheckForTimeOut( xReturn );

    return xReturn;
 80018ac:	69fb      	ldr	r3, [r7, #28]
}
 80018ae:	4618      	mov	r0, r3
 80018b0:	3720      	adds	r7, #32
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bd80      	pop	{r7, pc}
 80018b6:	bf00      	nop
 80018b8:	20000154 	.word	0x20000154
 80018bc:	20000168 	.word	0x20000168

080018c0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80018c0:	b480      	push	{r7}
 80018c2:	af00      	add	r7, sp, #0
    traceENTER_vTaskMissedYield();

    /* Must be called from within a critical section. */
    xYieldPendings[ portGET_CORE_ID() ] = pdTRUE;
 80018c4:	4b03      	ldr	r3, [pc, #12]	@ (80018d4 <vTaskMissedYield+0x14>)
 80018c6:	2201      	movs	r2, #1
 80018c8:	601a      	str	r2, [r3, #0]

    traceRETURN_vTaskMissedYield();
}
 80018ca:	bf00      	nop
 80018cc:	46bd      	mov	sp, r7
 80018ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d2:	4770      	bx	lr
 80018d4:	20000164 	.word	0x20000164

080018d8 <prvIdleTask>:
 * void prvIdleTask( void *pvParameters );
 *
 */

static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b082      	sub	sp, #8
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]

    for( ; configCONTROL_INFINITE_LOOP(); )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 80018e0:	f000 f852 	bl	8001988 <prvCheckTasksWaitingTermination>
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains one more task than the
             * number of idle tasks, which is equal to the configured numbers of cores
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) configNUMBER_OF_CORES )
 80018e4:	4b06      	ldr	r3, [pc, #24]	@ (8001900 <prvIdleTask+0x28>)
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	2b01      	cmp	r3, #1
 80018ea:	d9f9      	bls.n	80018e0 <prvIdleTask+0x8>
            {
                taskYIELD();
 80018ec:	4b05      	ldr	r3, [pc, #20]	@ (8001904 <prvIdleTask+0x2c>)
 80018ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80018f2:	601a      	str	r2, [r3, #0]
 80018f4:	f3bf 8f4f 	dsb	sy
 80018f8:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 80018fc:	e7f0      	b.n	80018e0 <prvIdleTask+0x8>
 80018fe:	bf00      	nop
 8001900:	2000007c 	.word	0x2000007c
 8001904:	e000ed04 	.word	0xe000ed04

08001908 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b082      	sub	sp, #8
 800190c:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800190e:	2300      	movs	r3, #0
 8001910:	607b      	str	r3, [r7, #4]
 8001912:	e00c      	b.n	800192e <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8001914:	687a      	ldr	r2, [r7, #4]
 8001916:	4613      	mov	r3, r2
 8001918:	009b      	lsls	r3, r3, #2
 800191a:	4413      	add	r3, r2
 800191c:	009b      	lsls	r3, r3, #2
 800191e:	4a12      	ldr	r2, [pc, #72]	@ (8001968 <prvInitialiseTaskLists+0x60>)
 8001920:	4413      	add	r3, r2
 8001922:	4618      	mov	r0, r3
 8001924:	f7fe fdcc 	bl	80004c0 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	3301      	adds	r3, #1
 800192c:	607b      	str	r3, [r7, #4]
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	2b04      	cmp	r3, #4
 8001932:	d9ef      	bls.n	8001914 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8001934:	480d      	ldr	r0, [pc, #52]	@ (800196c <prvInitialiseTaskLists+0x64>)
 8001936:	f7fe fdc3 	bl	80004c0 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 800193a:	480d      	ldr	r0, [pc, #52]	@ (8001970 <prvInitialiseTaskLists+0x68>)
 800193c:	f7fe fdc0 	bl	80004c0 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8001940:	480c      	ldr	r0, [pc, #48]	@ (8001974 <prvInitialiseTaskLists+0x6c>)
 8001942:	f7fe fdbd 	bl	80004c0 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 8001946:	480c      	ldr	r0, [pc, #48]	@ (8001978 <prvInitialiseTaskLists+0x70>)
 8001948:	f7fe fdba 	bl	80004c0 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 800194c:	480b      	ldr	r0, [pc, #44]	@ (800197c <prvInitialiseTaskLists+0x74>)
 800194e:	f7fe fdb7 	bl	80004c0 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8001952:	4b0b      	ldr	r3, [pc, #44]	@ (8001980 <prvInitialiseTaskLists+0x78>)
 8001954:	4a05      	ldr	r2, [pc, #20]	@ (800196c <prvInitialiseTaskLists+0x64>)
 8001956:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8001958:	4b0a      	ldr	r3, [pc, #40]	@ (8001984 <prvInitialiseTaskLists+0x7c>)
 800195a:	4a05      	ldr	r2, [pc, #20]	@ (8001970 <prvInitialiseTaskLists+0x68>)
 800195c:	601a      	str	r2, [r3, #0]
}
 800195e:	bf00      	nop
 8001960:	3708      	adds	r7, #8
 8001962:	46bd      	mov	sp, r7
 8001964:	bd80      	pop	{r7, pc}
 8001966:	bf00      	nop
 8001968:	2000007c 	.word	0x2000007c
 800196c:	200000e0 	.word	0x200000e0
 8001970:	200000f4 	.word	0x200000f4
 8001974:	20000110 	.word	0x20000110
 8001978:	20000124 	.word	0x20000124
 800197c:	2000013c 	.word	0x2000013c
 8001980:	20000108 	.word	0x20000108
 8001984:	2000010c 	.word	0x2000010c

08001988 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b082      	sub	sp, #8
 800198c:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800198e:	e019      	b.n	80019c4 <prvCheckTasksWaitingTermination+0x3c>
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                taskENTER_CRITICAL();
 8001990:	f000 fd08 	bl	80023a4 <vPortEnterCritical>
                {
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8001994:	4b10      	ldr	r3, [pc, #64]	@ (80019d8 <prvCheckTasksWaitingTermination+0x50>)
 8001996:	68db      	ldr	r3, [r3, #12]
 8001998:	68db      	ldr	r3, [r3, #12]
 800199a:	607b      	str	r3, [r7, #4]
                        ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	3304      	adds	r3, #4
 80019a0:	4618      	mov	r0, r3
 80019a2:	f7fe fdf3 	bl	800058c <uxListRemove>
                        --uxCurrentNumberOfTasks;
 80019a6:	4b0d      	ldr	r3, [pc, #52]	@ (80019dc <prvCheckTasksWaitingTermination+0x54>)
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	3b01      	subs	r3, #1
 80019ac:	4a0b      	ldr	r2, [pc, #44]	@ (80019dc <prvCheckTasksWaitingTermination+0x54>)
 80019ae:	6013      	str	r3, [r2, #0]
                        --uxDeletedTasksWaitingCleanUp;
 80019b0:	4b0b      	ldr	r3, [pc, #44]	@ (80019e0 <prvCheckTasksWaitingTermination+0x58>)
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	3b01      	subs	r3, #1
 80019b6:	4a0a      	ldr	r2, [pc, #40]	@ (80019e0 <prvCheckTasksWaitingTermination+0x58>)
 80019b8:	6013      	str	r3, [r2, #0]
                    }
                }
                taskEXIT_CRITICAL();
 80019ba:	f000 fd25 	bl	8002408 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 80019be:	6878      	ldr	r0, [r7, #4]
 80019c0:	f000 f810 	bl	80019e4 <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80019c4:	4b06      	ldr	r3, [pc, #24]	@ (80019e0 <prvCheckTasksWaitingTermination+0x58>)
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d1e1      	bne.n	8001990 <prvCheckTasksWaitingTermination+0x8>
            }
            #endif /* #if( configNUMBER_OF_CORES == 1 ) */
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 80019cc:	bf00      	nop
 80019ce:	bf00      	nop
 80019d0:	3708      	adds	r7, #8
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bd80      	pop	{r7, pc}
 80019d6:	bf00      	nop
 80019d8:	20000124 	.word	0x20000124
 80019dc:	20000150 	.word	0x20000150
 80019e0:	20000138 	.word	0x20000138

080019e4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b082      	sub	sp, #8
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
        {
            /* The task can only have been allocated dynamically - free both
             * the stack and TCB. */
            vPortFreeStack( pxTCB->pxStack );
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019f0:	4618      	mov	r0, r3
 80019f2:	f000 fe0f 	bl	8002614 <vPortFree>
            vPortFree( pxTCB );
 80019f6:	6878      	ldr	r0, [r7, #4]
 80019f8:	f000 fe0c 	bl	8002614 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 80019fc:	bf00      	nop
 80019fe:	3708      	adds	r7, #8
 8001a00:	46bd      	mov	sp, r7
 8001a02:	bd80      	pop	{r7, pc}

08001a04 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8001a04:	b480      	push	{r7}
 8001a06:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001a08:	4b0a      	ldr	r3, [pc, #40]	@ (8001a34 <prvResetNextTaskUnblockTime+0x30>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d104      	bne.n	8001a1c <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8001a12:	4b09      	ldr	r3, [pc, #36]	@ (8001a38 <prvResetNextTaskUnblockTime+0x34>)
 8001a14:	f04f 32ff 	mov.w	r2, #4294967295
 8001a18:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8001a1a:	e005      	b.n	8001a28 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8001a1c:	4b05      	ldr	r3, [pc, #20]	@ (8001a34 <prvResetNextTaskUnblockTime+0x30>)
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	68db      	ldr	r3, [r3, #12]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	4a04      	ldr	r2, [pc, #16]	@ (8001a38 <prvResetNextTaskUnblockTime+0x34>)
 8001a26:	6013      	str	r3, [r2, #0]
}
 8001a28:	bf00      	nop
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a30:	4770      	bx	lr
 8001a32:	bf00      	nop
 8001a34:	20000108 	.word	0x20000108
 8001a38:	20000170 	.word	0x20000170

08001a3c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 8001a3c:	b480      	push	{r7}
 8001a3e:	b083      	sub	sp, #12
 8001a40:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        traceENTER_xTaskGetSchedulerState();

        if( xSchedulerRunning == pdFALSE )
 8001a42:	4b0b      	ldr	r3, [pc, #44]	@ (8001a70 <xTaskGetSchedulerState+0x34>)
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d102      	bne.n	8001a50 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 8001a4a:	2301      	movs	r3, #1
 8001a4c:	607b      	str	r3, [r7, #4]
 8001a4e:	e008      	b.n	8001a62 <xTaskGetSchedulerState+0x26>
        {
            #if ( configNUMBER_OF_CORES > 1 )
                taskENTER_CRITICAL();
            #endif
            {
                if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8001a50:	4b08      	ldr	r3, [pc, #32]	@ (8001a74 <xTaskGetSchedulerState+0x38>)
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d102      	bne.n	8001a5e <xTaskGetSchedulerState+0x22>
                {
                    xReturn = taskSCHEDULER_RUNNING;
 8001a58:	2302      	movs	r3, #2
 8001a5a:	607b      	str	r3, [r7, #4]
 8001a5c:	e001      	b.n	8001a62 <xTaskGetSchedulerState+0x26>
                }
                else
                {
                    xReturn = taskSCHEDULER_SUSPENDED;
 8001a5e:	2300      	movs	r3, #0
 8001a60:	607b      	str	r3, [r7, #4]
            #endif
        }

        traceRETURN_xTaskGetSchedulerState( xReturn );

        return xReturn;
 8001a62:	687b      	ldr	r3, [r7, #4]
    }
 8001a64:	4618      	mov	r0, r3
 8001a66:	370c      	adds	r7, #12
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a6e:	4770      	bx	lr
 8001a70:	2000015c 	.word	0x2000015c
 8001a74:	20000178 	.word	0x20000178

08001a78 <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b088      	sub	sp, #32
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
 8001a80:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8001a82:	4b37      	ldr	r3, [pc, #220]	@ (8001b60 <prvAddCurrentTaskToDelayedList+0xe8>)
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	61fb      	str	r3, [r7, #28]
    List_t * const pxDelayedList = pxDelayedTaskList;
 8001a88:	4b36      	ldr	r3, [pc, #216]	@ (8001b64 <prvAddCurrentTaskToDelayedList+0xec>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	61bb      	str	r3, [r7, #24]
    List_t * const pxOverflowDelayedList = pxOverflowDelayedTaskList;
 8001a8e:	4b36      	ldr	r3, [pc, #216]	@ (8001b68 <prvAddCurrentTaskToDelayedList+0xf0>)
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8001a94:	4b35      	ldr	r3, [pc, #212]	@ (8001b6c <prvAddCurrentTaskToDelayedList+0xf4>)
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	3304      	adds	r3, #4
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	f7fe fd76 	bl	800058c <uxListRemove>
 8001aa0:	4603      	mov	r3, r0
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d10b      	bne.n	8001abe <prvAddCurrentTaskToDelayedList+0x46>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8001aa6:	4b31      	ldr	r3, [pc, #196]	@ (8001b6c <prvAddCurrentTaskToDelayedList+0xf4>)
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001aac:	2201      	movs	r2, #1
 8001aae:	fa02 f303 	lsl.w	r3, r2, r3
 8001ab2:	43da      	mvns	r2, r3
 8001ab4:	4b2e      	ldr	r3, [pc, #184]	@ (8001b70 <prvAddCurrentTaskToDelayedList+0xf8>)
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	4013      	ands	r3, r2
 8001aba:	4a2d      	ldr	r2, [pc, #180]	@ (8001b70 <prvAddCurrentTaskToDelayedList+0xf8>)
 8001abc:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ac4:	d124      	bne.n	8001b10 <prvAddCurrentTaskToDelayedList+0x98>
 8001ac6:	683b      	ldr	r3, [r7, #0]
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d021      	beq.n	8001b10 <prvAddCurrentTaskToDelayedList+0x98>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001acc:	4b29      	ldr	r3, [pc, #164]	@ (8001b74 <prvAddCurrentTaskToDelayedList+0xfc>)
 8001ace:	685b      	ldr	r3, [r3, #4]
 8001ad0:	613b      	str	r3, [r7, #16]
 8001ad2:	4b26      	ldr	r3, [pc, #152]	@ (8001b6c <prvAddCurrentTaskToDelayedList+0xf4>)
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	693a      	ldr	r2, [r7, #16]
 8001ad8:	609a      	str	r2, [r3, #8]
 8001ada:	4b24      	ldr	r3, [pc, #144]	@ (8001b6c <prvAddCurrentTaskToDelayedList+0xf4>)
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	693a      	ldr	r2, [r7, #16]
 8001ae0:	6892      	ldr	r2, [r2, #8]
 8001ae2:	60da      	str	r2, [r3, #12]
 8001ae4:	4b21      	ldr	r3, [pc, #132]	@ (8001b6c <prvAddCurrentTaskToDelayedList+0xf4>)
 8001ae6:	681a      	ldr	r2, [r3, #0]
 8001ae8:	693b      	ldr	r3, [r7, #16]
 8001aea:	689b      	ldr	r3, [r3, #8]
 8001aec:	3204      	adds	r2, #4
 8001aee:	605a      	str	r2, [r3, #4]
 8001af0:	4b1e      	ldr	r3, [pc, #120]	@ (8001b6c <prvAddCurrentTaskToDelayedList+0xf4>)
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	1d1a      	adds	r2, r3, #4
 8001af6:	693b      	ldr	r3, [r7, #16]
 8001af8:	609a      	str	r2, [r3, #8]
 8001afa:	4b1c      	ldr	r3, [pc, #112]	@ (8001b6c <prvAddCurrentTaskToDelayedList+0xf4>)
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	4a1d      	ldr	r2, [pc, #116]	@ (8001b74 <prvAddCurrentTaskToDelayedList+0xfc>)
 8001b00:	615a      	str	r2, [r3, #20]
 8001b02:	4b1c      	ldr	r3, [pc, #112]	@ (8001b74 <prvAddCurrentTaskToDelayedList+0xfc>)
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	3301      	adds	r3, #1
 8001b08:	4a1a      	ldr	r2, [pc, #104]	@ (8001b74 <prvAddCurrentTaskToDelayedList+0xfc>)
 8001b0a:	6013      	str	r3, [r2, #0]
 8001b0c:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 8001b0e:	e022      	b.n	8001b56 <prvAddCurrentTaskToDelayedList+0xde>
            xTimeToWake = xConstTickCount + xTicksToWait;
 8001b10:	69fa      	ldr	r2, [r7, #28]
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	4413      	add	r3, r2
 8001b16:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8001b18:	4b14      	ldr	r3, [pc, #80]	@ (8001b6c <prvAddCurrentTaskToDelayedList+0xf4>)
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	68fa      	ldr	r2, [r7, #12]
 8001b1e:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 8001b20:	68fa      	ldr	r2, [r7, #12]
 8001b22:	69fb      	ldr	r3, [r7, #28]
 8001b24:	429a      	cmp	r2, r3
 8001b26:	d207      	bcs.n	8001b38 <prvAddCurrentTaskToDelayedList+0xc0>
                vListInsert( pxOverflowDelayedList, &( pxCurrentTCB->xStateListItem ) );
 8001b28:	4b10      	ldr	r3, [pc, #64]	@ (8001b6c <prvAddCurrentTaskToDelayedList+0xf4>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	3304      	adds	r3, #4
 8001b2e:	4619      	mov	r1, r3
 8001b30:	6978      	ldr	r0, [r7, #20]
 8001b32:	f7fe fcf2 	bl	800051a <vListInsert>
}
 8001b36:	e00e      	b.n	8001b56 <prvAddCurrentTaskToDelayedList+0xde>
                vListInsert( pxDelayedList, &( pxCurrentTCB->xStateListItem ) );
 8001b38:	4b0c      	ldr	r3, [pc, #48]	@ (8001b6c <prvAddCurrentTaskToDelayedList+0xf4>)
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	3304      	adds	r3, #4
 8001b3e:	4619      	mov	r1, r3
 8001b40:	69b8      	ldr	r0, [r7, #24]
 8001b42:	f7fe fcea 	bl	800051a <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 8001b46:	4b0c      	ldr	r3, [pc, #48]	@ (8001b78 <prvAddCurrentTaskToDelayedList+0x100>)
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	68fa      	ldr	r2, [r7, #12]
 8001b4c:	429a      	cmp	r2, r3
 8001b4e:	d202      	bcs.n	8001b56 <prvAddCurrentTaskToDelayedList+0xde>
                    xNextTaskUnblockTime = xTimeToWake;
 8001b50:	4a09      	ldr	r2, [pc, #36]	@ (8001b78 <prvAddCurrentTaskToDelayedList+0x100>)
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	6013      	str	r3, [r2, #0]
}
 8001b56:	bf00      	nop
 8001b58:	3720      	adds	r7, #32
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	bd80      	pop	{r7, pc}
 8001b5e:	bf00      	nop
 8001b60:	20000154 	.word	0x20000154
 8001b64:	20000108 	.word	0x20000108
 8001b68:	2000010c 	.word	0x2000010c
 8001b6c:	20000078 	.word	0x20000078
 8001b70:	20000158 	.word	0x20000158
 8001b74:	2000013c 	.word	0x2000013c
 8001b78:	20000170 	.word	0x20000170

08001b7c <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	b084      	sub	sp, #16
 8001b80:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 8001b82:	2300      	movs	r3, #0
 8001b84:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 8001b86:	f000 fa55 	bl	8002034 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 8001b8a:	4b12      	ldr	r3, [pc, #72]	@ (8001bd4 <xTimerCreateTimerTask+0x58>)
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d00b      	beq.n	8001baa <xTimerCreateTimerTask+0x2e>
                        xReturn = pdPASS;
                    }
                }
                #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
                {
                    xReturn = xTaskCreate( prvTimerTask,
 8001b92:	4b11      	ldr	r3, [pc, #68]	@ (8001bd8 <xTimerCreateTimerTask+0x5c>)
 8001b94:	9301      	str	r3, [sp, #4]
 8001b96:	2302      	movs	r3, #2
 8001b98:	9300      	str	r3, [sp, #0]
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001ba0:	490e      	ldr	r1, [pc, #56]	@ (8001bdc <xTimerCreateTimerTask+0x60>)
 8001ba2:	480f      	ldr	r0, [pc, #60]	@ (8001be0 <xTimerCreateTimerTask+0x64>)
 8001ba4:	f7ff f850 	bl	8000c48 <xTaskCreate>
 8001ba8:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d10b      	bne.n	8001bc8 <xTimerCreateTimerTask+0x4c>
    __asm volatile
 8001bb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001bb4:	f383 8811 	msr	BASEPRI, r3
 8001bb8:	f3bf 8f6f 	isb	sy
 8001bbc:	f3bf 8f4f 	dsb	sy
 8001bc0:	603b      	str	r3, [r7, #0]
}
 8001bc2:	bf00      	nop
 8001bc4:	bf00      	nop
 8001bc6:	e7fd      	b.n	8001bc4 <xTimerCreateTimerTask+0x48>

        traceRETURN_xTimerCreateTimerTask( xReturn );

        return xReturn;
 8001bc8:	687b      	ldr	r3, [r7, #4]
    }
 8001bca:	4618      	mov	r0, r3
 8001bcc:	3708      	adds	r7, #8
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bd80      	pop	{r7, pc}
 8001bd2:	bf00      	nop
 8001bd4:	200001ac 	.word	0x200001ac
 8001bd8:	200001b0 	.word	0x200001b0
 8001bdc:	08004968 	.word	0x08004968
 8001be0:	08001c89 	.word	0x08001c89

08001be4 <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b084      	sub	sp, #16
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	60f8      	str	r0, [r7, #12]
 8001bec:	60b9      	str	r1, [r7, #8]
 8001bee:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8001bf0:	e008      	b.n	8001c04 <prvReloadTimer+0x20>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	699b      	ldr	r3, [r3, #24]
 8001bf6:	68ba      	ldr	r2, [r7, #8]
 8001bf8:	4413      	add	r3, r2
 8001bfa:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	6a1b      	ldr	r3, [r3, #32]
 8001c00:	68f8      	ldr	r0, [r7, #12]
 8001c02:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	699a      	ldr	r2, [r3, #24]
 8001c08:	68bb      	ldr	r3, [r7, #8]
 8001c0a:	18d1      	adds	r1, r2, r3
 8001c0c:	68bb      	ldr	r3, [r7, #8]
 8001c0e:	687a      	ldr	r2, [r7, #4]
 8001c10:	68f8      	ldr	r0, [r7, #12]
 8001c12:	f000 f8df 	bl	8001dd4 <prvInsertTimerInActiveList>
 8001c16:	4603      	mov	r3, r0
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d1ea      	bne.n	8001bf2 <prvReloadTimer+0xe>
        }
    }
 8001c1c:	bf00      	nop
 8001c1e:	bf00      	nop
 8001c20:	3710      	adds	r7, #16
 8001c22:	46bd      	mov	sp, r7
 8001c24:	bd80      	pop	{r7, pc}
	...

08001c28 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b084      	sub	sp, #16
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
 8001c30:	6039      	str	r1, [r7, #0]
        /* MISRA Ref 11.5.3 [Void pointer assignment] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
        /* coverity[misra_c_2012_rule_11_5_violation] */
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8001c32:	4b14      	ldr	r3, [pc, #80]	@ (8001c84 <prvProcessExpiredTimer+0x5c>)
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	68db      	ldr	r3, [r3, #12]
 8001c38:	68db      	ldr	r3, [r3, #12]
 8001c3a:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	3304      	adds	r3, #4
 8001c40:	4618      	mov	r0, r3
 8001c42:	f7fe fca3 	bl	800058c <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0U )
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8001c4c:	f003 0304 	and.w	r3, r3, #4
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d005      	beq.n	8001c60 <prvProcessExpiredTimer+0x38>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 8001c54:	683a      	ldr	r2, [r7, #0]
 8001c56:	6879      	ldr	r1, [r7, #4]
 8001c58:	68f8      	ldr	r0, [r7, #12]
 8001c5a:	f7ff ffc3 	bl	8001be4 <prvReloadTimer>
 8001c5e:	e008      	b.n	8001c72 <prvProcessExpiredTimer+0x4a>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8001c66:	f023 0301 	bic.w	r3, r3, #1
 8001c6a:	b2da      	uxtb	r2, r3
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	6a1b      	ldr	r3, [r3, #32]
 8001c76:	68f8      	ldr	r0, [r7, #12]
 8001c78:	4798      	blx	r3
    }
 8001c7a:	bf00      	nop
 8001c7c:	3710      	adds	r7, #16
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bd80      	pop	{r7, pc}
 8001c82:	bf00      	nop
 8001c84:	200001a4 	.word	0x200001a4

08001c88 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b084      	sub	sp, #16
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	6078      	str	r0, [r7, #4]

        for( ; configCONTROL_INFINITE_LOOP(); )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8001c90:	f107 0308 	add.w	r3, r7, #8
 8001c94:	4618      	mov	r0, r3
 8001c96:	f000 f859 	bl	8001d4c <prvGetNextExpireTime>
 8001c9a:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8001c9c:	68bb      	ldr	r3, [r7, #8]
 8001c9e:	4619      	mov	r1, r3
 8001ca0:	68f8      	ldr	r0, [r7, #12]
 8001ca2:	f000 f805 	bl	8001cb0 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 8001ca6:	f000 f8d7 	bl	8001e58 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8001caa:	bf00      	nop
 8001cac:	e7f0      	b.n	8001c90 <prvTimerTask+0x8>
	...

08001cb0 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b084      	sub	sp, #16
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
 8001cb8:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 8001cba:	f7ff f99f 	bl	8000ffc <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8001cbe:	f107 0308 	add.w	r3, r7, #8
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	f000 f866 	bl	8001d94 <prvSampleTimeNow>
 8001cc8:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 8001cca:	68bb      	ldr	r3, [r7, #8]
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d130      	bne.n	8001d32 <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8001cd0:	683b      	ldr	r3, [r7, #0]
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d10a      	bne.n	8001cec <prvProcessTimerOrBlockTask+0x3c>
 8001cd6:	687a      	ldr	r2, [r7, #4]
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	429a      	cmp	r2, r3
 8001cdc:	d806      	bhi.n	8001cec <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 8001cde:	f7ff f99b 	bl	8001018 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8001ce2:	68f9      	ldr	r1, [r7, #12]
 8001ce4:	6878      	ldr	r0, [r7, #4]
 8001ce6:	f7ff ff9f 	bl	8001c28 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 8001cea:	e024      	b.n	8001d36 <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 8001cec:	683b      	ldr	r3, [r7, #0]
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d008      	beq.n	8001d04 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8001cf2:	4b13      	ldr	r3, [pc, #76]	@ (8001d40 <prvProcessTimerOrBlockTask+0x90>)
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d101      	bne.n	8001d00 <prvProcessTimerOrBlockTask+0x50>
 8001cfc:	2301      	movs	r3, #1
 8001cfe:	e000      	b.n	8001d02 <prvProcessTimerOrBlockTask+0x52>
 8001d00:	2300      	movs	r3, #0
 8001d02:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8001d04:	4b0f      	ldr	r3, [pc, #60]	@ (8001d44 <prvProcessTimerOrBlockTask+0x94>)
 8001d06:	6818      	ldr	r0, [r3, #0]
 8001d08:	687a      	ldr	r2, [r7, #4]
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	1ad3      	subs	r3, r2, r3
 8001d0e:	683a      	ldr	r2, [r7, #0]
 8001d10:	4619      	mov	r1, r3
 8001d12:	f7fe ff29 	bl	8000b68 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 8001d16:	f7ff f97f 	bl	8001018 <xTaskResumeAll>
 8001d1a:	4603      	mov	r3, r0
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d10a      	bne.n	8001d36 <prvProcessTimerOrBlockTask+0x86>
                        taskYIELD_WITHIN_API();
 8001d20:	4b09      	ldr	r3, [pc, #36]	@ (8001d48 <prvProcessTimerOrBlockTask+0x98>)
 8001d22:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001d26:	601a      	str	r2, [r3, #0]
 8001d28:	f3bf 8f4f 	dsb	sy
 8001d2c:	f3bf 8f6f 	isb	sy
    }
 8001d30:	e001      	b.n	8001d36 <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 8001d32:	f7ff f971 	bl	8001018 <xTaskResumeAll>
    }
 8001d36:	bf00      	nop
 8001d38:	3710      	adds	r7, #16
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	bd80      	pop	{r7, pc}
 8001d3e:	bf00      	nop
 8001d40:	200001a8 	.word	0x200001a8
 8001d44:	200001ac 	.word	0x200001ac
 8001d48:	e000ed04 	.word	0xe000ed04

08001d4c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 8001d4c:	b480      	push	{r7}
 8001d4e:	b085      	sub	sp, #20
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8001d54:	4b0e      	ldr	r3, [pc, #56]	@ (8001d90 <prvGetNextExpireTime+0x44>)
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d101      	bne.n	8001d62 <prvGetNextExpireTime+0x16>
 8001d5e:	2201      	movs	r2, #1
 8001d60:	e000      	b.n	8001d64 <prvGetNextExpireTime+0x18>
 8001d62:	2200      	movs	r2, #0
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d105      	bne.n	8001d7c <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8001d70:	4b07      	ldr	r3, [pc, #28]	@ (8001d90 <prvGetNextExpireTime+0x44>)
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	68db      	ldr	r3, [r3, #12]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	60fb      	str	r3, [r7, #12]
 8001d7a:	e001      	b.n	8001d80 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 8001d80:	68fb      	ldr	r3, [r7, #12]
    }
 8001d82:	4618      	mov	r0, r3
 8001d84:	3714      	adds	r7, #20
 8001d86:	46bd      	mov	sp, r7
 8001d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8c:	4770      	bx	lr
 8001d8e:	bf00      	nop
 8001d90:	200001a4 	.word	0x200001a4

08001d94 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b084      	sub	sp, #16
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U;

        xTimeNow = xTaskGetTickCount();
 8001d9c:	f7ff fa44 	bl	8001228 <xTaskGetTickCount>
 8001da0:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 8001da2:	4b0b      	ldr	r3, [pc, #44]	@ (8001dd0 <prvSampleTimeNow+0x3c>)
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	68fa      	ldr	r2, [r7, #12]
 8001da8:	429a      	cmp	r2, r3
 8001daa:	d205      	bcs.n	8001db8 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 8001dac:	f000 f91c 	bl	8001fe8 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	2201      	movs	r2, #1
 8001db4:	601a      	str	r2, [r3, #0]
 8001db6:	e002      	b.n	8001dbe <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	2200      	movs	r2, #0
 8001dbc:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 8001dbe:	4a04      	ldr	r2, [pc, #16]	@ (8001dd0 <prvSampleTimeNow+0x3c>)
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 8001dc4:	68fb      	ldr	r3, [r7, #12]
    }
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	3710      	adds	r7, #16
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	bd80      	pop	{r7, pc}
 8001dce:	bf00      	nop
 8001dd0:	200001b4 	.word	0x200001b4

08001dd4 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b086      	sub	sp, #24
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	60f8      	str	r0, [r7, #12]
 8001ddc:	60b9      	str	r1, [r7, #8]
 8001dde:	607a      	str	r2, [r7, #4]
 8001de0:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 8001de2:	2300      	movs	r3, #0
 8001de4:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	68ba      	ldr	r2, [r7, #8]
 8001dea:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	68fa      	ldr	r2, [r7, #12]
 8001df0:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 8001df2:	68ba      	ldr	r2, [r7, #8]
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	429a      	cmp	r2, r3
 8001df8:	d812      	bhi.n	8001e20 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
 8001dfa:	687a      	ldr	r2, [r7, #4]
 8001dfc:	683b      	ldr	r3, [r7, #0]
 8001dfe:	1ad2      	subs	r2, r2, r3
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	699b      	ldr	r3, [r3, #24]
 8001e04:	429a      	cmp	r2, r3
 8001e06:	d302      	bcc.n	8001e0e <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8001e08:	2301      	movs	r3, #1
 8001e0a:	617b      	str	r3, [r7, #20]
 8001e0c:	e01b      	b.n	8001e46 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8001e0e:	4b10      	ldr	r3, [pc, #64]	@ (8001e50 <prvInsertTimerInActiveList+0x7c>)
 8001e10:	681a      	ldr	r2, [r3, #0]
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	3304      	adds	r3, #4
 8001e16:	4619      	mov	r1, r3
 8001e18:	4610      	mov	r0, r2
 8001e1a:	f7fe fb7e 	bl	800051a <vListInsert>
 8001e1e:	e012      	b.n	8001e46 <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8001e20:	687a      	ldr	r2, [r7, #4]
 8001e22:	683b      	ldr	r3, [r7, #0]
 8001e24:	429a      	cmp	r2, r3
 8001e26:	d206      	bcs.n	8001e36 <prvInsertTimerInActiveList+0x62>
 8001e28:	68ba      	ldr	r2, [r7, #8]
 8001e2a:	683b      	ldr	r3, [r7, #0]
 8001e2c:	429a      	cmp	r2, r3
 8001e2e:	d302      	bcc.n	8001e36 <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 8001e30:	2301      	movs	r3, #1
 8001e32:	617b      	str	r3, [r7, #20]
 8001e34:	e007      	b.n	8001e46 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8001e36:	4b07      	ldr	r3, [pc, #28]	@ (8001e54 <prvInsertTimerInActiveList+0x80>)
 8001e38:	681a      	ldr	r2, [r3, #0]
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	3304      	adds	r3, #4
 8001e3e:	4619      	mov	r1, r3
 8001e40:	4610      	mov	r0, r2
 8001e42:	f7fe fb6a 	bl	800051a <vListInsert>
            }
        }

        return xProcessTimerNow;
 8001e46:	697b      	ldr	r3, [r7, #20]
    }
 8001e48:	4618      	mov	r0, r3
 8001e4a:	3718      	adds	r7, #24
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	bd80      	pop	{r7, pc}
 8001e50:	200001a8 	.word	0x200001a8
 8001e54:	200001a4 	.word	0x200001a4

08001e58 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b088      	sub	sp, #32
 8001e5c:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage = { 0 };
 8001e5e:	f107 0308 	add.w	r3, r7, #8
 8001e62:	2200      	movs	r2, #0
 8001e64:	601a      	str	r2, [r3, #0]
 8001e66:	605a      	str	r2, [r3, #4]
 8001e68:	609a      	str	r2, [r3, #8]
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
 8001e6a:	e0a9      	b.n	8001fc0 <prvProcessReceivedCommands+0x168>
            }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8001e6c:	68bb      	ldr	r3, [r7, #8]
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	f2c0 80a6 	blt.w	8001fc0 <prvProcessReceivedCommands+0x168>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8001e74:	693b      	ldr	r3, [r7, #16]
 8001e76:	61fb      	str	r3, [r7, #28]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
 8001e78:	69fb      	ldr	r3, [r7, #28]
 8001e7a:	695b      	ldr	r3, [r3, #20]
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d004      	beq.n	8001e8a <prvProcessReceivedCommands+0x32>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8001e80:	69fb      	ldr	r3, [r7, #28]
 8001e82:	3304      	adds	r3, #4
 8001e84:	4618      	mov	r0, r3
 8001e86:	f7fe fb81 	bl	800058c <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8001e8a:	1d3b      	adds	r3, r7, #4
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	f7ff ff81 	bl	8001d94 <prvSampleTimeNow>
 8001e92:	61b8      	str	r0, [r7, #24]

                switch( xMessage.xMessageID )
 8001e94:	68bb      	ldr	r3, [r7, #8]
 8001e96:	3b01      	subs	r3, #1
 8001e98:	2b08      	cmp	r3, #8
 8001e9a:	f200 808e 	bhi.w	8001fba <prvProcessReceivedCommands+0x162>
 8001e9e:	a201      	add	r2, pc, #4	@ (adr r2, 8001ea4 <prvProcessReceivedCommands+0x4c>)
 8001ea0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ea4:	08001ec9 	.word	0x08001ec9
 8001ea8:	08001ec9 	.word	0x08001ec9
 8001eac:	08001f31 	.word	0x08001f31
 8001eb0:	08001f45 	.word	0x08001f45
 8001eb4:	08001f91 	.word	0x08001f91
 8001eb8:	08001ec9 	.word	0x08001ec9
 8001ebc:	08001ec9 	.word	0x08001ec9
 8001ec0:	08001f31 	.word	0x08001f31
 8001ec4:	08001f45 	.word	0x08001f45
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= ( uint8_t ) tmrSTATUS_IS_ACTIVE;
 8001ec8:	69fb      	ldr	r3, [r7, #28]
 8001eca:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8001ece:	f043 0301 	orr.w	r3, r3, #1
 8001ed2:	b2da      	uxtb	r2, r3
 8001ed4:	69fb      	ldr	r3, [r7, #28]
 8001ed6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8001eda:	68fa      	ldr	r2, [r7, #12]
 8001edc:	69fb      	ldr	r3, [r7, #28]
 8001ede:	699b      	ldr	r3, [r3, #24]
 8001ee0:	18d1      	adds	r1, r2, r3
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	69ba      	ldr	r2, [r7, #24]
 8001ee6:	69f8      	ldr	r0, [r7, #28]
 8001ee8:	f7ff ff74 	bl	8001dd4 <prvInsertTimerInActiveList>
 8001eec:	4603      	mov	r3, r0
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d065      	beq.n	8001fbe <prvProcessReceivedCommands+0x166>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0U )
 8001ef2:	69fb      	ldr	r3, [r7, #28]
 8001ef4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8001ef8:	f003 0304 	and.w	r3, r3, #4
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d009      	beq.n	8001f14 <prvProcessReceivedCommands+0xbc>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 8001f00:	68fa      	ldr	r2, [r7, #12]
 8001f02:	69fb      	ldr	r3, [r7, #28]
 8001f04:	699b      	ldr	r3, [r3, #24]
 8001f06:	4413      	add	r3, r2
 8001f08:	69ba      	ldr	r2, [r7, #24]
 8001f0a:	4619      	mov	r1, r3
 8001f0c:	69f8      	ldr	r0, [r7, #28]
 8001f0e:	f7ff fe69 	bl	8001be4 <prvReloadTimer>
 8001f12:	e008      	b.n	8001f26 <prvProcessReceivedCommands+0xce>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8001f14:	69fb      	ldr	r3, [r7, #28]
 8001f16:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8001f1a:	f023 0301 	bic.w	r3, r3, #1
 8001f1e:	b2da      	uxtb	r2, r3
 8001f20:	69fb      	ldr	r3, [r7, #28]
 8001f22:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8001f26:	69fb      	ldr	r3, [r7, #28]
 8001f28:	6a1b      	ldr	r3, [r3, #32]
 8001f2a:	69f8      	ldr	r0, [r7, #28]
 8001f2c:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 8001f2e:	e046      	b.n	8001fbe <prvProcessReceivedCommands+0x166>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8001f30:	69fb      	ldr	r3, [r7, #28]
 8001f32:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8001f36:	f023 0301 	bic.w	r3, r3, #1
 8001f3a:	b2da      	uxtb	r2, r3
 8001f3c:	69fb      	ldr	r3, [r7, #28]
 8001f3e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 8001f42:	e03d      	b.n	8001fc0 <prvProcessReceivedCommands+0x168>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= ( uint8_t ) tmrSTATUS_IS_ACTIVE;
 8001f44:	69fb      	ldr	r3, [r7, #28]
 8001f46:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8001f4a:	f043 0301 	orr.w	r3, r3, #1
 8001f4e:	b2da      	uxtb	r2, r3
 8001f50:	69fb      	ldr	r3, [r7, #28]
 8001f52:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8001f56:	68fa      	ldr	r2, [r7, #12]
 8001f58:	69fb      	ldr	r3, [r7, #28]
 8001f5a:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8001f5c:	69fb      	ldr	r3, [r7, #28]
 8001f5e:	699b      	ldr	r3, [r3, #24]
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d10b      	bne.n	8001f7c <prvProcessReceivedCommands+0x124>
    __asm volatile
 8001f64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001f68:	f383 8811 	msr	BASEPRI, r3
 8001f6c:	f3bf 8f6f 	isb	sy
 8001f70:	f3bf 8f4f 	dsb	sy
 8001f74:	617b      	str	r3, [r7, #20]
}
 8001f76:	bf00      	nop
 8001f78:	bf00      	nop
 8001f7a:	e7fd      	b.n	8001f78 <prvProcessReceivedCommands+0x120>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8001f7c:	69fb      	ldr	r3, [r7, #28]
 8001f7e:	699a      	ldr	r2, [r3, #24]
 8001f80:	69bb      	ldr	r3, [r7, #24]
 8001f82:	18d1      	adds	r1, r2, r3
 8001f84:	69bb      	ldr	r3, [r7, #24]
 8001f86:	69ba      	ldr	r2, [r7, #24]
 8001f88:	69f8      	ldr	r0, [r7, #28]
 8001f8a:	f7ff ff23 	bl	8001dd4 <prvInsertTimerInActiveList>
                        break;
 8001f8e:	e017      	b.n	8001fc0 <prvProcessReceivedCommands+0x168>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                        {
                            /* The timer has already been removed from the active list,
                             * just free up the memory if the memory was dynamically
                             * allocated. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8001f90:	69fb      	ldr	r3, [r7, #28]
 8001f92:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8001f96:	f003 0302 	and.w	r3, r3, #2
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d103      	bne.n	8001fa6 <prvProcessReceivedCommands+0x14e>
                            {
                                vPortFree( pxTimer );
 8001f9e:	69f8      	ldr	r0, [r7, #28]
 8001fa0:	f000 fb38 	bl	8002614 <vPortFree>
                             * no need to free the memory - just mark the timer as
                             * "not active". */
                            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                        }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 8001fa4:	e00c      	b.n	8001fc0 <prvProcessReceivedCommands+0x168>
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8001fa6:	69fb      	ldr	r3, [r7, #28]
 8001fa8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8001fac:	f023 0301 	bic.w	r3, r3, #1
 8001fb0:	b2da      	uxtb	r2, r3
 8001fb2:	69fb      	ldr	r3, [r7, #28]
 8001fb4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 8001fb8:	e002      	b.n	8001fc0 <prvProcessReceivedCommands+0x168>

                    default:
                        /* Don't expect to get here. */
                        break;
 8001fba:	bf00      	nop
 8001fbc:	e000      	b.n	8001fc0 <prvProcessReceivedCommands+0x168>
                        break;
 8001fbe:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
 8001fc0:	4b08      	ldr	r3, [pc, #32]	@ (8001fe4 <prvProcessReceivedCommands+0x18c>)
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	f107 0108 	add.w	r1, r7, #8
 8001fc8:	2200      	movs	r2, #0
 8001fca:	4618      	mov	r0, r3
 8001fcc:	f7fe fc0c 	bl	80007e8 <xQueueReceive>
 8001fd0:	4603      	mov	r3, r0
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	f47f af4a 	bne.w	8001e6c <prvProcessReceivedCommands+0x14>
                }
            }
        }
    }
 8001fd8:	bf00      	nop
 8001fda:	bf00      	nop
 8001fdc:	3720      	adds	r7, #32
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	bd80      	pop	{r7, pc}
 8001fe2:	bf00      	nop
 8001fe4:	200001ac 	.word	0x200001ac

08001fe8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b082      	sub	sp, #8
 8001fec:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8001fee:	e009      	b.n	8002004 <prvSwitchTimerLists+0x1c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8001ff0:	4b0e      	ldr	r3, [pc, #56]	@ (800202c <prvSwitchTimerLists+0x44>)
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	68db      	ldr	r3, [r3, #12]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	603b      	str	r3, [r7, #0]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 8001ffa:	f04f 31ff 	mov.w	r1, #4294967295
 8001ffe:	6838      	ldr	r0, [r7, #0]
 8002000:	f7ff fe12 	bl	8001c28 <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8002004:	4b09      	ldr	r3, [pc, #36]	@ (800202c <prvSwitchTimerLists+0x44>)
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	2b00      	cmp	r3, #0
 800200c:	d1f0      	bne.n	8001ff0 <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 800200e:	4b07      	ldr	r3, [pc, #28]	@ (800202c <prvSwitchTimerLists+0x44>)
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 8002014:	4b06      	ldr	r3, [pc, #24]	@ (8002030 <prvSwitchTimerLists+0x48>)
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	4a04      	ldr	r2, [pc, #16]	@ (800202c <prvSwitchTimerLists+0x44>)
 800201a:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 800201c:	4a04      	ldr	r2, [pc, #16]	@ (8002030 <prvSwitchTimerLists+0x48>)
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	6013      	str	r3, [r2, #0]
    }
 8002022:	bf00      	nop
 8002024:	3708      	adds	r7, #8
 8002026:	46bd      	mov	sp, r7
 8002028:	bd80      	pop	{r7, pc}
 800202a:	bf00      	nop
 800202c:	200001a4 	.word	0x200001a4
 8002030:	200001a8 	.word	0x200001a8

08002034 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 8002034:	b580      	push	{r7, lr}
 8002036:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 8002038:	f000 f9b4 	bl	80023a4 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 800203c:	4b12      	ldr	r3, [pc, #72]	@ (8002088 <prvCheckForValidListAndQueue+0x54>)
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	2b00      	cmp	r3, #0
 8002042:	d11d      	bne.n	8002080 <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 8002044:	4811      	ldr	r0, [pc, #68]	@ (800208c <prvCheckForValidListAndQueue+0x58>)
 8002046:	f7fe fa3b 	bl	80004c0 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 800204a:	4811      	ldr	r0, [pc, #68]	@ (8002090 <prvCheckForValidListAndQueue+0x5c>)
 800204c:	f7fe fa38 	bl	80004c0 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8002050:	4b10      	ldr	r3, [pc, #64]	@ (8002094 <prvCheckForValidListAndQueue+0x60>)
 8002052:	4a0e      	ldr	r2, [pc, #56]	@ (800208c <prvCheckForValidListAndQueue+0x58>)
 8002054:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 8002056:	4b10      	ldr	r3, [pc, #64]	@ (8002098 <prvCheckForValidListAndQueue+0x64>)
 8002058:	4a0d      	ldr	r2, [pc, #52]	@ (8002090 <prvCheckForValidListAndQueue+0x5c>)
 800205a:	601a      	str	r2, [r3, #0]

                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                }
                #else
                {
                    xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ) );
 800205c:	2200      	movs	r2, #0
 800205e:	210c      	movs	r1, #12
 8002060:	200a      	movs	r0, #10
 8002062:	f7fe fb4f 	bl	8000704 <xQueueGenericCreate>
 8002066:	4603      	mov	r3, r0
 8002068:	4a07      	ldr	r2, [pc, #28]	@ (8002088 <prvCheckForValidListAndQueue+0x54>)
 800206a:	6013      	str	r3, [r2, #0]
                }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                {
                    if( xTimerQueue != NULL )
 800206c:	4b06      	ldr	r3, [pc, #24]	@ (8002088 <prvCheckForValidListAndQueue+0x54>)
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	2b00      	cmp	r3, #0
 8002072:	d005      	beq.n	8002080 <prvCheckForValidListAndQueue+0x4c>
                    {
                        vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8002074:	4b04      	ldr	r3, [pc, #16]	@ (8002088 <prvCheckForValidListAndQueue+0x54>)
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	4908      	ldr	r1, [pc, #32]	@ (800209c <prvCheckForValidListAndQueue+0x68>)
 800207a:	4618      	mov	r0, r3
 800207c:	f7fe fd24 	bl	8000ac8 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8002080:	f000 f9c2 	bl	8002408 <vPortExitCritical>
    }
 8002084:	bf00      	nop
 8002086:	bd80      	pop	{r7, pc}
 8002088:	200001ac 	.word	0x200001ac
 800208c:	2000017c 	.word	0x2000017c
 8002090:	20000190 	.word	0x20000190
 8002094:	200001a4 	.word	0x200001a4
 8002098:	200001a8 	.word	0x200001a8
 800209c:	08004970 	.word	0x08004970

080020a0 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 80020a0:	b480      	push	{r7}
 80020a2:	b085      	sub	sp, #20
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	60f8      	str	r0, [r7, #12]
 80020a8:	60b9      	str	r1, [r7, #8]
 80020aa:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	3b04      	subs	r3, #4
 80020b0:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80020b8:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	3b04      	subs	r3, #4
 80020be:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 80020c0:	68bb      	ldr	r3, [r7, #8]
 80020c2:	f023 0201 	bic.w	r2, r3, #1
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	3b04      	subs	r3, #4
 80020ce:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 80020d0:	4a0c      	ldr	r2, [pc, #48]	@ (8002104 <pxPortInitialiseStack+0x64>)
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	3b14      	subs	r3, #20
 80020da:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 80020dc:	687a      	ldr	r2, [r7, #4]
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	3b04      	subs	r3, #4
 80020e6:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	f06f 0202 	mvn.w	r2, #2
 80020ee:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	3b20      	subs	r3, #32
 80020f4:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 80020f6:	68fb      	ldr	r3, [r7, #12]
}
 80020f8:	4618      	mov	r0, r3
 80020fa:	3714      	adds	r7, #20
 80020fc:	46bd      	mov	sp, r7
 80020fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002102:	4770      	bx	lr
 8002104:	08002109 	.word	0x08002109

08002108 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8002108:	b480      	push	{r7}
 800210a:	b085      	sub	sp, #20
 800210c:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 800210e:	2300      	movs	r3, #0
 8002110:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8002112:	4b13      	ldr	r3, [pc, #76]	@ (8002160 <prvTaskExitError+0x58>)
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	f1b3 3fff 	cmp.w	r3, #4294967295
 800211a:	d00b      	beq.n	8002134 <prvTaskExitError+0x2c>
    __asm volatile
 800211c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002120:	f383 8811 	msr	BASEPRI, r3
 8002124:	f3bf 8f6f 	isb	sy
 8002128:	f3bf 8f4f 	dsb	sy
 800212c:	60fb      	str	r3, [r7, #12]
}
 800212e:	bf00      	nop
 8002130:	bf00      	nop
 8002132:	e7fd      	b.n	8002130 <prvTaskExitError+0x28>
    __asm volatile
 8002134:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002138:	f383 8811 	msr	BASEPRI, r3
 800213c:	f3bf 8f6f 	isb	sy
 8002140:	f3bf 8f4f 	dsb	sy
 8002144:	60bb      	str	r3, [r7, #8]
}
 8002146:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8002148:	bf00      	nop
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	2b00      	cmp	r3, #0
 800214e:	d0fc      	beq.n	800214a <prvTaskExitError+0x42>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8002150:	bf00      	nop
 8002152:	bf00      	nop
 8002154:	3714      	adds	r7, #20
 8002156:	46bd      	mov	sp, r7
 8002158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215c:	4770      	bx	lr
 800215e:	bf00      	nop
 8002160:	20000004 	.word	0x20000004
	...

08002170 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8002170:	4b07      	ldr	r3, [pc, #28]	@ (8002190 <pxCurrentTCBConst2>)
 8002172:	6819      	ldr	r1, [r3, #0]
 8002174:	6808      	ldr	r0, [r1, #0]
 8002176:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800217a:	f380 8809 	msr	PSP, r0
 800217e:	f3bf 8f6f 	isb	sy
 8002182:	f04f 0000 	mov.w	r0, #0
 8002186:	f380 8811 	msr	BASEPRI, r0
 800218a:	4770      	bx	lr
 800218c:	f3af 8000 	nop.w

08002190 <pxCurrentTCBConst2>:
 8002190:	20000078 	.word	0x20000078
        "   bx r14                          \n"
        "                                   \n"
        "   .align 4                        \n"
        "pxCurrentTCBConst2: .word pxCurrentTCB             \n"
        );
}
 8002194:	bf00      	nop
 8002196:	bf00      	nop

08002198 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8002198:	4808      	ldr	r0, [pc, #32]	@ (80021bc <prvPortStartFirstTask+0x24>)
 800219a:	6800      	ldr	r0, [r0, #0]
 800219c:	6800      	ldr	r0, [r0, #0]
 800219e:	f380 8808 	msr	MSP, r0
 80021a2:	f04f 0000 	mov.w	r0, #0
 80021a6:	f380 8814 	msr	CONTROL, r0
 80021aa:	b662      	cpsie	i
 80021ac:	b661      	cpsie	f
 80021ae:	f3bf 8f4f 	dsb	sy
 80021b2:	f3bf 8f6f 	isb	sy
 80021b6:	df00      	svc	0
 80021b8:	bf00      	nop
 80021ba:	0000      	.short	0x0000
 80021bc:	e000ed08 	.word	0xe000ed08
        " isb                   \n"
        " svc 0                 \n" /* System call to start first task. */
        " nop                   \n"
        " .ltorg                \n"
        );
}
 80021c0:	bf00      	nop
 80021c2:	bf00      	nop

080021c4 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b08c      	sub	sp, #48	@ 0x30
 80021c8:	af00      	add	r7, sp, #0
    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80021ca:	4b69      	ldr	r3, [pc, #420]	@ (8002370 <xPortStartScheduler+0x1ac>)
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	4a69      	ldr	r2, [pc, #420]	@ (8002374 <xPortStartScheduler+0x1b0>)
 80021d0:	4293      	cmp	r3, r2
 80021d2:	d10b      	bne.n	80021ec <xPortStartScheduler+0x28>
    __asm volatile
 80021d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80021d8:	f383 8811 	msr	BASEPRI, r3
 80021dc:	f3bf 8f6f 	isb	sy
 80021e0:	f3bf 8f4f 	dsb	sy
 80021e4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80021e6:	bf00      	nop
 80021e8:	bf00      	nop
 80021ea:	e7fd      	b.n	80021e8 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80021ec:	4b60      	ldr	r3, [pc, #384]	@ (8002370 <xPortStartScheduler+0x1ac>)
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	4a61      	ldr	r2, [pc, #388]	@ (8002378 <xPortStartScheduler+0x1b4>)
 80021f2:	4293      	cmp	r3, r2
 80021f4:	d10b      	bne.n	800220e <xPortStartScheduler+0x4a>
    __asm volatile
 80021f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80021fa:	f383 8811 	msr	BASEPRI, r3
 80021fe:	f3bf 8f6f 	isb	sy
 8002202:	f3bf 8f4f 	dsb	sy
 8002206:	623b      	str	r3, [r7, #32]
}
 8002208:	bf00      	nop
 800220a:	bf00      	nop
 800220c:	e7fd      	b.n	800220a <xPortStartScheduler+0x46>
     * configCHECK_HANDLER_INSTALLATION to 0 in their FreeRTOSConfig.h. Direct
     * routing, which is validated here when configCHECK_HANDLER_INSTALLATION
     * is 1, should be preferred when possible. */
    #if ( configCHECK_HANDLER_INSTALLATION == 1 )
    {
        const portISR_t * const pxVectorTable = portSCB_VTOR_REG;
 800220e:	4b5b      	ldr	r3, [pc, #364]	@ (800237c <xPortStartScheduler+0x1b8>)
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	62fb      	str	r3, [r7, #44]	@ 0x2c
         * https://www.FreeRTOS.org/FAQHelp.html.
         *
         * Systems with a configurable address for the interrupt vector table
         * can also encounter assertion failures or even system faults here if
         * VTOR is not set correctly to point to the application's vector table. */
        configASSERT( pxVectorTable[ portVECTOR_INDEX_SVC ] == vPortSVCHandler );
 8002214:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002216:	332c      	adds	r3, #44	@ 0x2c
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	4a59      	ldr	r2, [pc, #356]	@ (8002380 <xPortStartScheduler+0x1bc>)
 800221c:	4293      	cmp	r3, r2
 800221e:	d00b      	beq.n	8002238 <xPortStartScheduler+0x74>
    __asm volatile
 8002220:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002224:	f383 8811 	msr	BASEPRI, r3
 8002228:	f3bf 8f6f 	isb	sy
 800222c:	f3bf 8f4f 	dsb	sy
 8002230:	61fb      	str	r3, [r7, #28]
}
 8002232:	bf00      	nop
 8002234:	bf00      	nop
 8002236:	e7fd      	b.n	8002234 <xPortStartScheduler+0x70>
        configASSERT( pxVectorTable[ portVECTOR_INDEX_PENDSV ] == xPortPendSVHandler );
 8002238:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800223a:	3338      	adds	r3, #56	@ 0x38
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	4a51      	ldr	r2, [pc, #324]	@ (8002384 <xPortStartScheduler+0x1c0>)
 8002240:	4293      	cmp	r3, r2
 8002242:	d00b      	beq.n	800225c <xPortStartScheduler+0x98>
    __asm volatile
 8002244:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002248:	f383 8811 	msr	BASEPRI, r3
 800224c:	f3bf 8f6f 	isb	sy
 8002250:	f3bf 8f4f 	dsb	sy
 8002254:	61bb      	str	r3, [r7, #24]
}
 8002256:	bf00      	nop
 8002258:	bf00      	nop
 800225a:	e7fd      	b.n	8002258 <xPortStartScheduler+0x94>
    #endif /* configCHECK_HANDLER_INSTALLATION */

    #if ( configASSERT_DEFINED == 1 )
    {
        volatile uint8_t ucOriginalPriority;
        volatile uint32_t ulImplementedPrioBits = 0;
 800225c:	2300      	movs	r3, #0
 800225e:	60bb      	str	r3, [r7, #8]
        volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8002260:	4b49      	ldr	r3, [pc, #292]	@ (8002388 <xPortStartScheduler+0x1c4>)
 8002262:	62bb      	str	r3, [r7, #40]	@ 0x28
         * functions can be called.  ISR safe functions are those that end in
         * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * Save the interrupt priority value that is about to be clobbered. */
        ucOriginalPriority = *pucFirstUserPriorityRegister;
 8002264:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002266:	781b      	ldrb	r3, [r3, #0]
 8002268:	b2db      	uxtb	r3, r3
 800226a:	73fb      	strb	r3, [r7, #15]

        /* Determine the number of priority bits available.  First write to all
         * possible bits. */
        *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800226c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800226e:	22ff      	movs	r2, #255	@ 0xff
 8002270:	701a      	strb	r2, [r3, #0]

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8002272:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002274:	781b      	ldrb	r3, [r3, #0]
 8002276:	b2db      	uxtb	r3, r3
 8002278:	71fb      	strb	r3, [r7, #7]

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800227a:	79fb      	ldrb	r3, [r7, #7]
 800227c:	b2db      	uxtb	r3, r3
 800227e:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8002282:	b2da      	uxtb	r2, r3
 8002284:	4b41      	ldr	r3, [pc, #260]	@ (800238c <xPortStartScheduler+0x1c8>)
 8002286:	701a      	strb	r2, [r3, #0]
         * accounting for the number of priority bits supported by the
         * hardware. A priority of 0 is invalid because setting the BASEPRI
         * register to 0 unmasks all interrupts, and interrupts with priority 0
         * cannot be masked using BASEPRI.
         * See https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        configASSERT( ucMaxSysCallPriority );
 8002288:	4b40      	ldr	r3, [pc, #256]	@ (800238c <xPortStartScheduler+0x1c8>)
 800228a:	781b      	ldrb	r3, [r3, #0]
 800228c:	2b00      	cmp	r3, #0
 800228e:	d10b      	bne.n	80022a8 <xPortStartScheduler+0xe4>
    __asm volatile
 8002290:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002294:	f383 8811 	msr	BASEPRI, r3
 8002298:	f3bf 8f6f 	isb	sy
 800229c:	f3bf 8f4f 	dsb	sy
 80022a0:	617b      	str	r3, [r7, #20]
}
 80022a2:	bf00      	nop
 80022a4:	bf00      	nop
 80022a6:	e7fd      	b.n	80022a4 <xPortStartScheduler+0xe0>

        /* Check that the bits not implemented in hardware are zero in
         * configMAX_SYSCALL_INTERRUPT_PRIORITY. */
        configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & ( ~ucMaxPriorityValue ) ) == 0U );
 80022a8:	79fb      	ldrb	r3, [r7, #7]
 80022aa:	b2db      	uxtb	r3, r3
 80022ac:	43db      	mvns	r3, r3
 80022ae:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d013      	beq.n	80022de <xPortStartScheduler+0x11a>
    __asm volatile
 80022b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80022ba:	f383 8811 	msr	BASEPRI, r3
 80022be:	f3bf 8f6f 	isb	sy
 80022c2:	f3bf 8f4f 	dsb	sy
 80022c6:	613b      	str	r3, [r7, #16]
}
 80022c8:	bf00      	nop
 80022ca:	bf00      	nop
 80022cc:	e7fd      	b.n	80022ca <xPortStartScheduler+0x106>
        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */

        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
        {
            ulImplementedPrioBits++;
 80022ce:	68bb      	ldr	r3, [r7, #8]
 80022d0:	3301      	adds	r3, #1
 80022d2:	60bb      	str	r3, [r7, #8]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80022d4:	79fb      	ldrb	r3, [r7, #7]
 80022d6:	b2db      	uxtb	r3, r3
 80022d8:	005b      	lsls	r3, r3, #1
 80022da:	b2db      	uxtb	r3, r3
 80022dc:	71fb      	strb	r3, [r7, #7]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80022de:	79fb      	ldrb	r3, [r7, #7]
 80022e0:	b2db      	uxtb	r3, r3
 80022e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80022e6:	2b80      	cmp	r3, #128	@ 0x80
 80022e8:	d0f1      	beq.n	80022ce <xPortStartScheduler+0x10a>
        }

        if( ulImplementedPrioBits == 8 )
 80022ea:	68bb      	ldr	r3, [r7, #8]
 80022ec:	2b08      	cmp	r3, #8
 80022ee:	d103      	bne.n	80022f8 <xPortStartScheduler+0x134>
             *
             * The following assert ensures that the sub-priority bit in the
             * configMAX_SYSCALL_INTERRUPT_PRIORITY is clear to avoid the above mentioned
             * confusion. */
            configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & 0x1U ) == 0U );
            ulMaxPRIGROUPValue = 0;
 80022f0:	4b27      	ldr	r3, [pc, #156]	@ (8002390 <xPortStartScheduler+0x1cc>)
 80022f2:	2200      	movs	r2, #0
 80022f4:	601a      	str	r2, [r3, #0]
 80022f6:	e004      	b.n	8002302 <xPortStartScheduler+0x13e>
        }
        else
        {
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS - ulImplementedPrioBits;
 80022f8:	68bb      	ldr	r3, [r7, #8]
 80022fa:	f1c3 0307 	rsb	r3, r3, #7
 80022fe:	4a24      	ldr	r2, [pc, #144]	@ (8002390 <xPortStartScheduler+0x1cc>)
 8002300:	6013      	str	r3, [r2, #0]
        }

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8002302:	4b23      	ldr	r3, [pc, #140]	@ (8002390 <xPortStartScheduler+0x1cc>)
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	021b      	lsls	r3, r3, #8
 8002308:	4a21      	ldr	r2, [pc, #132]	@ (8002390 <xPortStartScheduler+0x1cc>)
 800230a:	6013      	str	r3, [r2, #0]
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800230c:	4b20      	ldr	r3, [pc, #128]	@ (8002390 <xPortStartScheduler+0x1cc>)
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002314:	4a1e      	ldr	r2, [pc, #120]	@ (8002390 <xPortStartScheduler+0x1cc>)
 8002316:	6013      	str	r3, [r2, #0]

        /* Restore the clobbered interrupt priority register to its original
         * value. */
        *pucFirstUserPriorityRegister = ucOriginalPriority;
 8002318:	7bfb      	ldrb	r3, [r7, #15]
 800231a:	b2da      	uxtb	r2, r3
 800231c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800231e:	701a      	strb	r2, [r3, #0]
    }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts, and make SVCall
     * the highest priority. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8002320:	4b1c      	ldr	r3, [pc, #112]	@ (8002394 <xPortStartScheduler+0x1d0>)
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	4a1b      	ldr	r2, [pc, #108]	@ (8002394 <xPortStartScheduler+0x1d0>)
 8002326:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800232a:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 800232c:	4b19      	ldr	r3, [pc, #100]	@ (8002394 <xPortStartScheduler+0x1d0>)
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	4a18      	ldr	r2, [pc, #96]	@ (8002394 <xPortStartScheduler+0x1d0>)
 8002332:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002336:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR2_REG = 0;
 8002338:	4b17      	ldr	r3, [pc, #92]	@ (8002398 <xPortStartScheduler+0x1d4>)
 800233a:	2200      	movs	r2, #0
 800233c:	601a      	str	r2, [r3, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 800233e:	f000 f8e5 	bl	800250c <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8002342:	4b16      	ldr	r3, [pc, #88]	@ (800239c <xPortStartScheduler+0x1d8>)
 8002344:	2200      	movs	r2, #0
 8002346:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 8002348:	f000 f904 	bl	8002554 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800234c:	4b14      	ldr	r3, [pc, #80]	@ (80023a0 <xPortStartScheduler+0x1dc>)
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	4a13      	ldr	r2, [pc, #76]	@ (80023a0 <xPortStartScheduler+0x1dc>)
 8002352:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8002356:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8002358:	f7ff ff1e 	bl	8002198 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 800235c:	f7ff f88e 	bl	800147c <vTaskSwitchContext>
    prvTaskExitError();
 8002360:	f7ff fed2 	bl	8002108 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8002364:	2300      	movs	r3, #0
}
 8002366:	4618      	mov	r0, r3
 8002368:	3730      	adds	r7, #48	@ 0x30
 800236a:	46bd      	mov	sp, r7
 800236c:	bd80      	pop	{r7, pc}
 800236e:	bf00      	nop
 8002370:	e000ed00 	.word	0xe000ed00
 8002374:	410fc271 	.word	0x410fc271
 8002378:	410fc270 	.word	0x410fc270
 800237c:	e000ed08 	.word	0xe000ed08
 8002380:	08002171 	.word	0x08002171
 8002384:	08002461 	.word	0x08002461
 8002388:	e000e400 	.word	0xe000e400
 800238c:	200001b8 	.word	0x200001b8
 8002390:	200001bc 	.word	0x200001bc
 8002394:	e000ed20 	.word	0xe000ed20
 8002398:	e000ed1c 	.word	0xe000ed1c
 800239c:	20000004 	.word	0x20000004
 80023a0:	e000ef34 	.word	0xe000ef34

080023a4 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80023a4:	b480      	push	{r7}
 80023a6:	b083      	sub	sp, #12
 80023a8:	af00      	add	r7, sp, #0
    __asm volatile
 80023aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80023ae:	f383 8811 	msr	BASEPRI, r3
 80023b2:	f3bf 8f6f 	isb	sy
 80023b6:	f3bf 8f4f 	dsb	sy
 80023ba:	607b      	str	r3, [r7, #4]
}
 80023bc:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 80023be:	4b10      	ldr	r3, [pc, #64]	@ (8002400 <vPortEnterCritical+0x5c>)
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	3301      	adds	r3, #1
 80023c4:	4a0e      	ldr	r2, [pc, #56]	@ (8002400 <vPortEnterCritical+0x5c>)
 80023c6:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 80023c8:	4b0d      	ldr	r3, [pc, #52]	@ (8002400 <vPortEnterCritical+0x5c>)
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	2b01      	cmp	r3, #1
 80023ce:	d110      	bne.n	80023f2 <vPortEnterCritical+0x4e>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80023d0:	4b0c      	ldr	r3, [pc, #48]	@ (8002404 <vPortEnterCritical+0x60>)
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	b2db      	uxtb	r3, r3
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d00b      	beq.n	80023f2 <vPortEnterCritical+0x4e>
    __asm volatile
 80023da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80023de:	f383 8811 	msr	BASEPRI, r3
 80023e2:	f3bf 8f6f 	isb	sy
 80023e6:	f3bf 8f4f 	dsb	sy
 80023ea:	603b      	str	r3, [r7, #0]
}
 80023ec:	bf00      	nop
 80023ee:	bf00      	nop
 80023f0:	e7fd      	b.n	80023ee <vPortEnterCritical+0x4a>
    }
}
 80023f2:	bf00      	nop
 80023f4:	370c      	adds	r7, #12
 80023f6:	46bd      	mov	sp, r7
 80023f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fc:	4770      	bx	lr
 80023fe:	bf00      	nop
 8002400:	20000004 	.word	0x20000004
 8002404:	e000ed04 	.word	0xe000ed04

08002408 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8002408:	b480      	push	{r7}
 800240a:	b083      	sub	sp, #12
 800240c:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 800240e:	4b12      	ldr	r3, [pc, #72]	@ (8002458 <vPortExitCritical+0x50>)
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	2b00      	cmp	r3, #0
 8002414:	d10b      	bne.n	800242e <vPortExitCritical+0x26>
    __asm volatile
 8002416:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800241a:	f383 8811 	msr	BASEPRI, r3
 800241e:	f3bf 8f6f 	isb	sy
 8002422:	f3bf 8f4f 	dsb	sy
 8002426:	607b      	str	r3, [r7, #4]
}
 8002428:	bf00      	nop
 800242a:	bf00      	nop
 800242c:	e7fd      	b.n	800242a <vPortExitCritical+0x22>
    uxCriticalNesting--;
 800242e:	4b0a      	ldr	r3, [pc, #40]	@ (8002458 <vPortExitCritical+0x50>)
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	3b01      	subs	r3, #1
 8002434:	4a08      	ldr	r2, [pc, #32]	@ (8002458 <vPortExitCritical+0x50>)
 8002436:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8002438:	4b07      	ldr	r3, [pc, #28]	@ (8002458 <vPortExitCritical+0x50>)
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	2b00      	cmp	r3, #0
 800243e:	d105      	bne.n	800244c <vPortExitCritical+0x44>
 8002440:	2300      	movs	r3, #0
 8002442:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
    __asm volatile
 8002444:	683b      	ldr	r3, [r7, #0]
 8002446:	f383 8811 	msr	BASEPRI, r3
    (
        "   msr basepri, %0 " ::"r" ( ulNewMaskValue ) : "memory"
    );
}
 800244a:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 800244c:	bf00      	nop
 800244e:	370c      	adds	r7, #12
 8002450:	46bd      	mov	sp, r7
 8002452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002456:	4770      	bx	lr
 8002458:	20000004 	.word	0x20000004
 800245c:	00000000 	.word	0x00000000

08002460 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8002460:	f3ef 8009 	mrs	r0, PSP
 8002464:	f3bf 8f6f 	isb	sy
 8002468:	4b15      	ldr	r3, [pc, #84]	@ (80024c0 <pxCurrentTCBConst>)
 800246a:	681a      	ldr	r2, [r3, #0]
 800246c:	f01e 0f10 	tst.w	lr, #16
 8002470:	bf08      	it	eq
 8002472:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8002476:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800247a:	6010      	str	r0, [r2, #0]
 800247c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8002480:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8002484:	f380 8811 	msr	BASEPRI, r0
 8002488:	f3bf 8f4f 	dsb	sy
 800248c:	f3bf 8f6f 	isb	sy
 8002490:	f7fe fff4 	bl	800147c <vTaskSwitchContext>
 8002494:	f04f 0000 	mov.w	r0, #0
 8002498:	f380 8811 	msr	BASEPRI, r0
 800249c:	bc09      	pop	{r0, r3}
 800249e:	6819      	ldr	r1, [r3, #0]
 80024a0:	6808      	ldr	r0, [r1, #0]
 80024a2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80024a6:	f01e 0f10 	tst.w	lr, #16
 80024aa:	bf08      	it	eq
 80024ac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80024b0:	f380 8809 	msr	PSP, r0
 80024b4:	f3bf 8f6f 	isb	sy
 80024b8:	4770      	bx	lr
 80024ba:	bf00      	nop
 80024bc:	f3af 8000 	nop.w

080024c0 <pxCurrentTCBConst>:
 80024c0:	20000078 	.word	0x20000078
        "                                       \n"
        "   .align 4                            \n"
        "pxCurrentTCBConst: .word pxCurrentTCB  \n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 80024c4:	bf00      	nop
 80024c6:	bf00      	nop

080024c8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b082      	sub	sp, #8
 80024cc:	af00      	add	r7, sp, #0
    __asm volatile
 80024ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80024d2:	f383 8811 	msr	BASEPRI, r3
 80024d6:	f3bf 8f6f 	isb	sy
 80024da:	f3bf 8f4f 	dsb	sy
 80024de:	607b      	str	r3, [r7, #4]
}
 80024e0:	bf00      	nop
     * known. */
    portDISABLE_INTERRUPTS();
    traceISR_ENTER();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 80024e2:	f7fe feb1 	bl	8001248 <xTaskIncrementTick>
 80024e6:	4603      	mov	r3, r0
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d003      	beq.n	80024f4 <SysTick_Handler+0x2c>
        {
            traceISR_EXIT_TO_SCHEDULER();

            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80024ec:	4b06      	ldr	r3, [pc, #24]	@ (8002508 <SysTick_Handler+0x40>)
 80024ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80024f2:	601a      	str	r2, [r3, #0]
 80024f4:	2300      	movs	r3, #0
 80024f6:	603b      	str	r3, [r7, #0]
    __asm volatile
 80024f8:	683b      	ldr	r3, [r7, #0]
 80024fa:	f383 8811 	msr	BASEPRI, r3
}
 80024fe:	bf00      	nop
        {
            traceISR_EXIT();
        }
    }
    portENABLE_INTERRUPTS();
}
 8002500:	bf00      	nop
 8002502:	3708      	adds	r7, #8
 8002504:	46bd      	mov	sp, r7
 8002506:	bd80      	pop	{r7, pc}
 8002508:	e000ed04 	.word	0xe000ed04

0800250c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 800250c:	b480      	push	{r7}
 800250e:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8002510:	4b0b      	ldr	r3, [pc, #44]	@ (8002540 <vPortSetupTimerInterrupt+0x34>)
 8002512:	2200      	movs	r2, #0
 8002514:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8002516:	4b0b      	ldr	r3, [pc, #44]	@ (8002544 <vPortSetupTimerInterrupt+0x38>)
 8002518:	2200      	movs	r2, #0
 800251a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800251c:	4b0a      	ldr	r3, [pc, #40]	@ (8002548 <vPortSetupTimerInterrupt+0x3c>)
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	4a0a      	ldr	r2, [pc, #40]	@ (800254c <vPortSetupTimerInterrupt+0x40>)
 8002522:	fba2 2303 	umull	r2, r3, r2, r3
 8002526:	099b      	lsrs	r3, r3, #6
 8002528:	4a09      	ldr	r2, [pc, #36]	@ (8002550 <vPortSetupTimerInterrupt+0x44>)
 800252a:	3b01      	subs	r3, #1
 800252c:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800252e:	4b04      	ldr	r3, [pc, #16]	@ (8002540 <vPortSetupTimerInterrupt+0x34>)
 8002530:	2207      	movs	r2, #7
 8002532:	601a      	str	r2, [r3, #0]
}
 8002534:	bf00      	nop
 8002536:	46bd      	mov	sp, r7
 8002538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253c:	4770      	bx	lr
 800253e:	bf00      	nop
 8002540:	e000e010 	.word	0xe000e010
 8002544:	e000e018 	.word	0xe000e018
 8002548:	20000010 	.word	0x20000010
 800254c:	10624dd3 	.word	0x10624dd3
 8002550:	e000e014 	.word	0xe000e014

08002554 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8002554:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8002564 <vPortEnableVFP+0x10>
 8002558:	6801      	ldr	r1, [r0, #0]
 800255a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800255e:	6001      	str	r1, [r0, #0]
 8002560:	4770      	bx	lr
 8002562:	0000      	.short	0x0000
 8002564:	e000ed88 	.word	0xe000ed88
        "   orr r1, r1, #( 0xf << 20 )  \n" /* Enable CP10 and CP11 coprocessors, then save back. */
        "   str r1, [r0]                \n"
        "   bx r14                      \n"
        "   .ltorg                      \n"
    );
}
 8002568:	bf00      	nop
 800256a:	bf00      	nop

0800256c <pvPortMalloc>:
static size_t xNextFreeByte = ( size_t ) 0U;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 800256c:	b580      	push	{r7, lr}
 800256e:	b084      	sub	sp, #16
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
    void * pvReturn = NULL;
 8002574:	2300      	movs	r3, #0
 8002576:	60fb      	str	r3, [r7, #12]
    static uint8_t * pucAlignedHeap = NULL;

    /* Ensure that blocks are always aligned. */
    #if ( portBYTE_ALIGNMENT != 1 )
    {
        if( xWantedSize & portBYTE_ALIGNMENT_MASK )
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	f003 0307 	and.w	r3, r3, #7
 800257e:	2b00      	cmp	r3, #0
 8002580:	d00e      	beq.n	80025a0 <pvPortMalloc+0x34>
        {
            /* Byte alignment required. Check for overflow. */
            if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) ) > xWantedSize )
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	f023 0307 	bic.w	r3, r3, #7
 8002588:	3308      	adds	r3, #8
 800258a:	687a      	ldr	r2, [r7, #4]
 800258c:	429a      	cmp	r2, r3
 800258e:	d205      	bcs.n	800259c <pvPortMalloc+0x30>
            {
                xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	f023 0307 	bic.w	r3, r3, #7
 8002596:	3308      	adds	r3, #8
 8002598:	607b      	str	r3, [r7, #4]
 800259a:	e001      	b.n	80025a0 <pvPortMalloc+0x34>
            }
            else
            {
                xWantedSize = 0;
 800259c:	2300      	movs	r3, #0
 800259e:	607b      	str	r3, [r7, #4]
            }
        }
    }
    #endif /* if ( portBYTE_ALIGNMENT != 1 ) */

    vTaskSuspendAll();
 80025a0:	f7fe fd2c 	bl	8000ffc <vTaskSuspendAll>
    {
        if( pucAlignedHeap == NULL )
 80025a4:	4b17      	ldr	r3, [pc, #92]	@ (8002604 <pvPortMalloc+0x98>)
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d105      	bne.n	80025b8 <pvPortMalloc+0x4c>
        {
            /* Ensure the heap starts on a correctly aligned boundary. */
            pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) & ucHeap[ portBYTE_ALIGNMENT - 1 ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 80025ac:	4b16      	ldr	r3, [pc, #88]	@ (8002608 <pvPortMalloc+0x9c>)
 80025ae:	f023 0307 	bic.w	r3, r3, #7
 80025b2:	461a      	mov	r2, r3
 80025b4:	4b13      	ldr	r3, [pc, #76]	@ (8002604 <pvPortMalloc+0x98>)
 80025b6:	601a      	str	r2, [r3, #0]
        }

        /* Check there is enough room left for the allocation and. */
        if( ( xWantedSize > 0 ) &&                                /* valid size */
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d01a      	beq.n	80025f4 <pvPortMalloc+0x88>
            ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
 80025be:	4b13      	ldr	r3, [pc, #76]	@ (800260c <pvPortMalloc+0xa0>)
 80025c0:	681a      	ldr	r2, [r3, #0]
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	4413      	add	r3, r2
        if( ( xWantedSize > 0 ) &&                                /* valid size */
 80025c6:	4a12      	ldr	r2, [pc, #72]	@ (8002610 <pvPortMalloc+0xa4>)
 80025c8:	4293      	cmp	r3, r2
 80025ca:	d813      	bhi.n	80025f4 <pvPortMalloc+0x88>
            ( ( xNextFreeByte + xWantedSize ) > xNextFreeByte ) ) /* Check for overflow. */
 80025cc:	4b0f      	ldr	r3, [pc, #60]	@ (800260c <pvPortMalloc+0xa0>)
 80025ce:	681a      	ldr	r2, [r3, #0]
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	441a      	add	r2, r3
 80025d4:	4b0d      	ldr	r3, [pc, #52]	@ (800260c <pvPortMalloc+0xa0>)
 80025d6:	681b      	ldr	r3, [r3, #0]
            ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
 80025d8:	429a      	cmp	r2, r3
 80025da:	d90b      	bls.n	80025f4 <pvPortMalloc+0x88>
        {
            /* Return the next free byte then increment the index past this
             * block. */
            pvReturn = pucAlignedHeap + xNextFreeByte;
 80025dc:	4b09      	ldr	r3, [pc, #36]	@ (8002604 <pvPortMalloc+0x98>)
 80025de:	681a      	ldr	r2, [r3, #0]
 80025e0:	4b0a      	ldr	r3, [pc, #40]	@ (800260c <pvPortMalloc+0xa0>)
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	4413      	add	r3, r2
 80025e6:	60fb      	str	r3, [r7, #12]
            xNextFreeByte += xWantedSize;
 80025e8:	4b08      	ldr	r3, [pc, #32]	@ (800260c <pvPortMalloc+0xa0>)
 80025ea:	681a      	ldr	r2, [r3, #0]
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	4413      	add	r3, r2
 80025f0:	4a06      	ldr	r2, [pc, #24]	@ (800260c <pvPortMalloc+0xa0>)
 80025f2:	6013      	str	r3, [r2, #0]
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 80025f4:	f7fe fd10 	bl	8001018 <xTaskResumeAll>
            vApplicationMallocFailedHook();
        }
    }
    #endif

    return pvReturn;
 80025f8:	68fb      	ldr	r3, [r7, #12]
}
 80025fa:	4618      	mov	r0, r3
 80025fc:	3710      	adds	r7, #16
 80025fe:	46bd      	mov	sp, r7
 8002600:	bd80      	pop	{r7, pc}
 8002602:	bf00      	nop
 8002604:	20012dc4 	.word	0x20012dc4
 8002608:	200001c7 	.word	0x200001c7
 800260c:	20012dc0 	.word	0x20012dc0
 8002610:	00012bf7 	.word	0x00012bf7

08002614 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8002614:	b480      	push	{r7}
 8002616:	b085      	sub	sp, #20
 8002618:	af00      	add	r7, sp, #0
 800261a:	6078      	str	r0, [r7, #4]
     * heap_4.c for alternative implementations, and the memory management pages of
     * https://www.FreeRTOS.org for more information. */
    ( void ) pv;

    /* Force an assert as it is invalid to call this function. */
    configASSERT( pv == NULL );
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	2b00      	cmp	r3, #0
 8002620:	d00b      	beq.n	800263a <vPortFree+0x26>
    __asm volatile
 8002622:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002626:	f383 8811 	msr	BASEPRI, r3
 800262a:	f3bf 8f6f 	isb	sy
 800262e:	f3bf 8f4f 	dsb	sy
 8002632:	60fb      	str	r3, [r7, #12]
}
 8002634:	bf00      	nop
 8002636:	bf00      	nop
 8002638:	e7fd      	b.n	8002636 <vPortFree+0x22>
}
 800263a:	bf00      	nop
 800263c:	3714      	adds	r7, #20
 800263e:	46bd      	mov	sp, r7
 8002640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002644:	4770      	bx	lr
	...

08002648 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b082      	sub	sp, #8
 800264c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800264e:	f000 faef 	bl	8002c30 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002652:	f000 f82b 	bl	80026ac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002656:	f000 f8bd 	bl	80027d4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800265a:	f000 f891 	bl	8002780 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  /* create the first task with a priority of 1 */
  xTaskCreate( vTaskFunction, /* pointer to the function that implements the task */
 800265e:	4b0e      	ldr	r3, [pc, #56]	@ (8002698 <main+0x50>)
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	2200      	movs	r2, #0
 8002664:	9201      	str	r2, [sp, #4]
 8002666:	2201      	movs	r2, #1
 8002668:	9200      	str	r2, [sp, #0]
 800266a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800266e:	490b      	ldr	r1, [pc, #44]	@ (800269c <main+0x54>)
 8002670:	480b      	ldr	r0, [pc, #44]	@ (80026a0 <main+0x58>)
 8002672:	f7fe fae9 	bl	8000c48 <xTaskCreate>
               ( void* ) pcTextForTask1, /* pass the text to be printed into the task using the task parameter */
               1,        /* this task will run at priority 1 */
               NULL );   /* this example does not use the task handle */

  /* create the second task at a higher priority of 2 */
  xTaskCreate( vTaskFunction, "Task 2", 1000, ( void* ) pcTextForTask2, 2, NULL );
 8002676:	4b0b      	ldr	r3, [pc, #44]	@ (80026a4 <main+0x5c>)
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	2200      	movs	r2, #0
 800267c:	9201      	str	r2, [sp, #4]
 800267e:	2202      	movs	r2, #2
 8002680:	9200      	str	r2, [sp, #0]
 8002682:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002686:	4908      	ldr	r1, [pc, #32]	@ (80026a8 <main+0x60>)
 8002688:	4805      	ldr	r0, [pc, #20]	@ (80026a0 <main+0x58>)
 800268a:	f7fe fadd 	bl	8000c48 <xTaskCreate>

  /* start the scheduler so the tasks start executing */
  vTaskStartScheduler();
 800268e:	f7fe fc71 	bl	8000f74 <vTaskStartScheduler>

  /* If all is well, main() will not reach here because the scheduler will now
     be running the created tasks.
     If main() does reach here, then there was not enough heap memory to create either
     the idle or timer tasks */
  while (1)
 8002692:	bf00      	nop
 8002694:	e7fd      	b.n	8002692 <main+0x4a>
 8002696:	bf00      	nop
 8002698:	20000008 	.word	0x20000008
 800269c:	080049a0 	.word	0x080049a0
 80026a0:	08002935 	.word	0x08002935
 80026a4:	2000000c 	.word	0x2000000c
 80026a8:	080049a8 	.word	0x080049a8

080026ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	b094      	sub	sp, #80	@ 0x50
 80026b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80026b2:	f107 0320 	add.w	r3, r7, #32
 80026b6:	2230      	movs	r2, #48	@ 0x30
 80026b8:	2100      	movs	r1, #0
 80026ba:	4618      	mov	r0, r3
 80026bc:	f002 f90a 	bl	80048d4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80026c0:	f107 030c 	add.w	r3, r7, #12
 80026c4:	2200      	movs	r2, #0
 80026c6:	601a      	str	r2, [r3, #0]
 80026c8:	605a      	str	r2, [r3, #4]
 80026ca:	609a      	str	r2, [r3, #8]
 80026cc:	60da      	str	r2, [r3, #12]
 80026ce:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80026d0:	2300      	movs	r3, #0
 80026d2:	60bb      	str	r3, [r7, #8]
 80026d4:	4b28      	ldr	r3, [pc, #160]	@ (8002778 <SystemClock_Config+0xcc>)
 80026d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026d8:	4a27      	ldr	r2, [pc, #156]	@ (8002778 <SystemClock_Config+0xcc>)
 80026da:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80026de:	6413      	str	r3, [r2, #64]	@ 0x40
 80026e0:	4b25      	ldr	r3, [pc, #148]	@ (8002778 <SystemClock_Config+0xcc>)
 80026e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026e4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026e8:	60bb      	str	r3, [r7, #8]
 80026ea:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80026ec:	2300      	movs	r3, #0
 80026ee:	607b      	str	r3, [r7, #4]
 80026f0:	4b22      	ldr	r3, [pc, #136]	@ (800277c <SystemClock_Config+0xd0>)
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	4a21      	ldr	r2, [pc, #132]	@ (800277c <SystemClock_Config+0xd0>)
 80026f6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80026fa:	6013      	str	r3, [r2, #0]
 80026fc:	4b1f      	ldr	r3, [pc, #124]	@ (800277c <SystemClock_Config+0xd0>)
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002704:	607b      	str	r3, [r7, #4]
 8002706:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002708:	2302      	movs	r3, #2
 800270a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800270c:	2301      	movs	r3, #1
 800270e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002710:	2310      	movs	r3, #16
 8002712:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002714:	2302      	movs	r3, #2
 8002716:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002718:	2300      	movs	r3, #0
 800271a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800271c:	2308      	movs	r3, #8
 800271e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 50;
 8002720:	2332      	movs	r3, #50	@ 0x32
 8002722:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8002724:	2304      	movs	r3, #4
 8002726:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8002728:	2307      	movs	r3, #7
 800272a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800272c:	f107 0320 	add.w	r3, r7, #32
 8002730:	4618      	mov	r0, r3
 8002732:	f000 fd57 	bl	80031e4 <HAL_RCC_OscConfig>
 8002736:	4603      	mov	r3, r0
 8002738:	2b00      	cmp	r3, #0
 800273a:	d001      	beq.n	8002740 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800273c:	f000 f924 	bl	8002988 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002740:	230f      	movs	r3, #15
 8002742:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002744:	2302      	movs	r3, #2
 8002746:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002748:	2300      	movs	r3, #0
 800274a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800274c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002750:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002752:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002756:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002758:	f107 030c 	add.w	r3, r7, #12
 800275c:	2100      	movs	r1, #0
 800275e:	4618      	mov	r0, r3
 8002760:	f000 ffb8 	bl	80036d4 <HAL_RCC_ClockConfig>
 8002764:	4603      	mov	r3, r0
 8002766:	2b00      	cmp	r3, #0
 8002768:	d001      	beq.n	800276e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800276a:	f000 f90d 	bl	8002988 <Error_Handler>
  }
}
 800276e:	bf00      	nop
 8002770:	3750      	adds	r7, #80	@ 0x50
 8002772:	46bd      	mov	sp, r7
 8002774:	bd80      	pop	{r7, pc}
 8002776:	bf00      	nop
 8002778:	40023800 	.word	0x40023800
 800277c:	40007000 	.word	0x40007000

08002780 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002784:	4b11      	ldr	r3, [pc, #68]	@ (80027cc <MX_USART2_UART_Init+0x4c>)
 8002786:	4a12      	ldr	r2, [pc, #72]	@ (80027d0 <MX_USART2_UART_Init+0x50>)
 8002788:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800278a:	4b10      	ldr	r3, [pc, #64]	@ (80027cc <MX_USART2_UART_Init+0x4c>)
 800278c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002790:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002792:	4b0e      	ldr	r3, [pc, #56]	@ (80027cc <MX_USART2_UART_Init+0x4c>)
 8002794:	2200      	movs	r2, #0
 8002796:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002798:	4b0c      	ldr	r3, [pc, #48]	@ (80027cc <MX_USART2_UART_Init+0x4c>)
 800279a:	2200      	movs	r2, #0
 800279c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800279e:	4b0b      	ldr	r3, [pc, #44]	@ (80027cc <MX_USART2_UART_Init+0x4c>)
 80027a0:	2200      	movs	r2, #0
 80027a2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80027a4:	4b09      	ldr	r3, [pc, #36]	@ (80027cc <MX_USART2_UART_Init+0x4c>)
 80027a6:	220c      	movs	r2, #12
 80027a8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80027aa:	4b08      	ldr	r3, [pc, #32]	@ (80027cc <MX_USART2_UART_Init+0x4c>)
 80027ac:	2200      	movs	r2, #0
 80027ae:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80027b0:	4b06      	ldr	r3, [pc, #24]	@ (80027cc <MX_USART2_UART_Init+0x4c>)
 80027b2:	2200      	movs	r2, #0
 80027b4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80027b6:	4805      	ldr	r0, [pc, #20]	@ (80027cc <MX_USART2_UART_Init+0x4c>)
 80027b8:	f001 fc80 	bl	80040bc <HAL_UART_Init>
 80027bc:	4603      	mov	r3, r0
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d001      	beq.n	80027c6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80027c2:	f000 f8e1 	bl	8002988 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80027c6:	bf00      	nop
 80027c8:	bd80      	pop	{r7, pc}
 80027ca:	bf00      	nop
 80027cc:	20012dc8 	.word	0x20012dc8
 80027d0:	40004400 	.word	0x40004400

080027d4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80027d4:	b580      	push	{r7, lr}
 80027d6:	b08a      	sub	sp, #40	@ 0x28
 80027d8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027da:	f107 0314 	add.w	r3, r7, #20
 80027de:	2200      	movs	r2, #0
 80027e0:	601a      	str	r2, [r3, #0]
 80027e2:	605a      	str	r2, [r3, #4]
 80027e4:	609a      	str	r2, [r3, #8]
 80027e6:	60da      	str	r2, [r3, #12]
 80027e8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80027ea:	2300      	movs	r3, #0
 80027ec:	613b      	str	r3, [r7, #16]
 80027ee:	4b3c      	ldr	r3, [pc, #240]	@ (80028e0 <MX_GPIO_Init+0x10c>)
 80027f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027f2:	4a3b      	ldr	r2, [pc, #236]	@ (80028e0 <MX_GPIO_Init+0x10c>)
 80027f4:	f043 0301 	orr.w	r3, r3, #1
 80027f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80027fa:	4b39      	ldr	r3, [pc, #228]	@ (80028e0 <MX_GPIO_Init+0x10c>)
 80027fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027fe:	f003 0301 	and.w	r3, r3, #1
 8002802:	613b      	str	r3, [r7, #16]
 8002804:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002806:	2300      	movs	r3, #0
 8002808:	60fb      	str	r3, [r7, #12]
 800280a:	4b35      	ldr	r3, [pc, #212]	@ (80028e0 <MX_GPIO_Init+0x10c>)
 800280c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800280e:	4a34      	ldr	r2, [pc, #208]	@ (80028e0 <MX_GPIO_Init+0x10c>)
 8002810:	f043 0302 	orr.w	r3, r3, #2
 8002814:	6313      	str	r3, [r2, #48]	@ 0x30
 8002816:	4b32      	ldr	r3, [pc, #200]	@ (80028e0 <MX_GPIO_Init+0x10c>)
 8002818:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800281a:	f003 0302 	and.w	r3, r3, #2
 800281e:	60fb      	str	r3, [r7, #12]
 8002820:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002822:	2300      	movs	r3, #0
 8002824:	60bb      	str	r3, [r7, #8]
 8002826:	4b2e      	ldr	r3, [pc, #184]	@ (80028e0 <MX_GPIO_Init+0x10c>)
 8002828:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800282a:	4a2d      	ldr	r2, [pc, #180]	@ (80028e0 <MX_GPIO_Init+0x10c>)
 800282c:	f043 0308 	orr.w	r3, r3, #8
 8002830:	6313      	str	r3, [r2, #48]	@ 0x30
 8002832:	4b2b      	ldr	r3, [pc, #172]	@ (80028e0 <MX_GPIO_Init+0x10c>)
 8002834:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002836:	f003 0308 	and.w	r3, r3, #8
 800283a:	60bb      	str	r3, [r7, #8]
 800283c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800283e:	2300      	movs	r3, #0
 8002840:	607b      	str	r3, [r7, #4]
 8002842:	4b27      	ldr	r3, [pc, #156]	@ (80028e0 <MX_GPIO_Init+0x10c>)
 8002844:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002846:	4a26      	ldr	r2, [pc, #152]	@ (80028e0 <MX_GPIO_Init+0x10c>)
 8002848:	f043 0304 	orr.w	r3, r3, #4
 800284c:	6313      	str	r3, [r2, #48]	@ 0x30
 800284e:	4b24      	ldr	r3, [pc, #144]	@ (80028e0 <MX_GPIO_Init+0x10c>)
 8002850:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002852:	f003 0304 	and.w	r3, r3, #4
 8002856:	607b      	str	r3, [r7, #4]
 8002858:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin, GPIO_PIN_RESET);
 800285a:	2200      	movs	r2, #0
 800285c:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 8002860:	4820      	ldr	r0, [pc, #128]	@ (80028e4 <MX_GPIO_Init+0x110>)
 8002862:	f000 fca5 	bl	80031b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002866:	2301      	movs	r3, #1
 8002868:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800286a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800286e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002870:	2300      	movs	r3, #0
 8002872:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002874:	f107 0314 	add.w	r3, r7, #20
 8002878:	4619      	mov	r1, r3
 800287a:	481b      	ldr	r0, [pc, #108]	@ (80028e8 <MX_GPIO_Init+0x114>)
 800287c:	f000 fafc 	bl	8002e78 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8002880:	2304      	movs	r3, #4
 8002882:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002884:	2300      	movs	r3, #0
 8002886:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002888:	2300      	movs	r3, #0
 800288a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 800288c:	f107 0314 	add.w	r3, r7, #20
 8002890:	4619      	mov	r1, r3
 8002892:	4816      	ldr	r0, [pc, #88]	@ (80028ec <MX_GPIO_Init+0x118>)
 8002894:	f000 faf0 	bl	8002e78 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin;
 8002898:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 800289c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800289e:	2301      	movs	r3, #1
 80028a0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028a2:	2300      	movs	r3, #0
 80028a4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028a6:	2300      	movs	r3, #0
 80028a8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80028aa:	f107 0314 	add.w	r3, r7, #20
 80028ae:	4619      	mov	r1, r3
 80028b0:	480c      	ldr	r0, [pc, #48]	@ (80028e4 <MX_GPIO_Init+0x110>)
 80028b2:	f000 fae1 	bl	8002e78 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_MCK_Pin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin;
 80028b6:	2380      	movs	r3, #128	@ 0x80
 80028b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028ba:	2302      	movs	r3, #2
 80028bc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028be:	2300      	movs	r3, #0
 80028c0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028c2:	2300      	movs	r3, #0
 80028c4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80028c6:	2306      	movs	r3, #6
 80028c8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(I2S3_MCK_GPIO_Port, &GPIO_InitStruct);
 80028ca:	f107 0314 	add.w	r3, r7, #20
 80028ce:	4619      	mov	r1, r3
 80028d0:	4807      	ldr	r0, [pc, #28]	@ (80028f0 <MX_GPIO_Init+0x11c>)
 80028d2:	f000 fad1 	bl	8002e78 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80028d6:	bf00      	nop
 80028d8:	3728      	adds	r7, #40	@ 0x28
 80028da:	46bd      	mov	sp, r7
 80028dc:	bd80      	pop	{r7, pc}
 80028de:	bf00      	nop
 80028e0:	40023800 	.word	0x40023800
 80028e4:	40020c00 	.word	0x40020c00
 80028e8:	40020000 	.word	0x40020000
 80028ec:	40020400 	.word	0x40020400
 80028f0:	40020800 	.word	0x40020800

080028f4 <UART2_Print_Text>:

/* USER CODE BEGIN 4 */
void UART2_Print_Text( UART_HandleTypeDef *huart, const char *text )
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	b084      	sub	sp, #16
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
 80028fc:	6039      	str	r1, [r7, #0]
  uint8_t character;

  /* loop through the string untill null character found */
  for ( character = 0; text[ character ] != '\0'; character++ )
 80028fe:	2300      	movs	r3, #0
 8002900:	73fb      	strb	r3, [r7, #15]
 8002902:	e00b      	b.n	800291c <UART2_Print_Text+0x28>
  {
    /* transmit current character over UART */
    HAL_UART_Transmit( huart, ( const uint8_t* ) &text[ character ], 1, 5000 );
 8002904:	7bfb      	ldrb	r3, [r7, #15]
 8002906:	683a      	ldr	r2, [r7, #0]
 8002908:	18d1      	adds	r1, r2, r3
 800290a:	f241 3388 	movw	r3, #5000	@ 0x1388
 800290e:	2201      	movs	r2, #1
 8002910:	6878      	ldr	r0, [r7, #4]
 8002912:	f001 fc23 	bl	800415c <HAL_UART_Transmit>
  for ( character = 0; text[ character ] != '\0'; character++ )
 8002916:	7bfb      	ldrb	r3, [r7, #15]
 8002918:	3301      	adds	r3, #1
 800291a:	73fb      	strb	r3, [r7, #15]
 800291c:	7bfb      	ldrb	r3, [r7, #15]
 800291e:	683a      	ldr	r2, [r7, #0]
 8002920:	4413      	add	r3, r2
 8002922:	781b      	ldrb	r3, [r3, #0]
 8002924:	2b00      	cmp	r3, #0
 8002926:	d1ed      	bne.n	8002904 <UART2_Print_Text+0x10>
  }
}
 8002928:	bf00      	nop
 800292a:	bf00      	nop
 800292c:	3710      	adds	r7, #16
 800292e:	46bd      	mov	sp, r7
 8002930:	bd80      	pop	{r7, pc}
	...

08002934 <vTaskFunction>:


void vTaskFunction( void *pvParameters )
{
 8002934:	b580      	push	{r7, lr}
 8002936:	b084      	sub	sp, #16
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]
  /* ulCount is declared volatile to ensure it is not optimized out */
  volatile unsigned long ulCount;

  /* String to print out is passed in via the parameter.
     Cast this to a character pointer to obtain the string the task should print out*/
  const char *pcTaskName = ( const char* ) pvParameters;
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	60fb      	str	r3, [r7, #12]

  for ( ; ; )
  {
    /* print out the name of the current task */
    UART2_Print_Text( &huart2, pcTaskName );
 8002940:	68f9      	ldr	r1, [r7, #12]
 8002942:	4807      	ldr	r0, [pc, #28]	@ (8002960 <vTaskFunction+0x2c>)
 8002944:	f7ff ffd6 	bl	80028f4 <UART2_Print_Text>

    /* crude busy loop */
    for ( ulCount = 0; ulCount < mainDELAY_LOOP_COUNT; ulCount++ )
 8002948:	2300      	movs	r3, #0
 800294a:	60bb      	str	r3, [r7, #8]
 800294c:	e002      	b.n	8002954 <vTaskFunction+0x20>
 800294e:	68bb      	ldr	r3, [r7, #8]
 8002950:	3301      	adds	r3, #1
 8002952:	60bb      	str	r3, [r7, #8]
 8002954:	68bb      	ldr	r3, [r7, #8]
 8002956:	f241 3287 	movw	r2, #4999	@ 0x1387
 800295a:	4293      	cmp	r3, r2
 800295c:	d9f7      	bls.n	800294e <vTaskFunction+0x1a>
    UART2_Print_Text( &huart2, pcTaskName );
 800295e:	e7ef      	b.n	8002940 <vTaskFunction+0xc>
 8002960:	20012dc8 	.word	0x20012dc8

08002964 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002964:	b580      	push	{r7, lr}
 8002966:	b082      	sub	sp, #8
 8002968:	af00      	add	r7, sp, #0
 800296a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	4a04      	ldr	r2, [pc, #16]	@ (8002984 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002972:	4293      	cmp	r3, r2
 8002974:	d101      	bne.n	800297a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8002976:	f000 f97d 	bl	8002c74 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800297a:	bf00      	nop
 800297c:	3708      	adds	r7, #8
 800297e:	46bd      	mov	sp, r7
 8002980:	bd80      	pop	{r7, pc}
 8002982:	bf00      	nop
 8002984:	40001000 	.word	0x40001000

08002988 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002988:	b480      	push	{r7}
 800298a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800298c:	b672      	cpsid	i
}
 800298e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002990:	bf00      	nop
 8002992:	e7fd      	b.n	8002990 <Error_Handler+0x8>

08002994 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002994:	b480      	push	{r7}
 8002996:	b083      	sub	sp, #12
 8002998:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800299a:	2300      	movs	r3, #0
 800299c:	607b      	str	r3, [r7, #4]
 800299e:	4b10      	ldr	r3, [pc, #64]	@ (80029e0 <HAL_MspInit+0x4c>)
 80029a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029a2:	4a0f      	ldr	r2, [pc, #60]	@ (80029e0 <HAL_MspInit+0x4c>)
 80029a4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80029a8:	6453      	str	r3, [r2, #68]	@ 0x44
 80029aa:	4b0d      	ldr	r3, [pc, #52]	@ (80029e0 <HAL_MspInit+0x4c>)
 80029ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029ae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80029b2:	607b      	str	r3, [r7, #4]
 80029b4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80029b6:	2300      	movs	r3, #0
 80029b8:	603b      	str	r3, [r7, #0]
 80029ba:	4b09      	ldr	r3, [pc, #36]	@ (80029e0 <HAL_MspInit+0x4c>)
 80029bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029be:	4a08      	ldr	r2, [pc, #32]	@ (80029e0 <HAL_MspInit+0x4c>)
 80029c0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80029c4:	6413      	str	r3, [r2, #64]	@ 0x40
 80029c6:	4b06      	ldr	r3, [pc, #24]	@ (80029e0 <HAL_MspInit+0x4c>)
 80029c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80029ce:	603b      	str	r3, [r7, #0]
 80029d0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80029d2:	bf00      	nop
 80029d4:	370c      	adds	r7, #12
 80029d6:	46bd      	mov	sp, r7
 80029d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029dc:	4770      	bx	lr
 80029de:	bf00      	nop
 80029e0:	40023800 	.word	0x40023800

080029e4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	b08a      	sub	sp, #40	@ 0x28
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029ec:	f107 0314 	add.w	r3, r7, #20
 80029f0:	2200      	movs	r2, #0
 80029f2:	601a      	str	r2, [r3, #0]
 80029f4:	605a      	str	r2, [r3, #4]
 80029f6:	609a      	str	r2, [r3, #8]
 80029f8:	60da      	str	r2, [r3, #12]
 80029fa:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	4a19      	ldr	r2, [pc, #100]	@ (8002a68 <HAL_UART_MspInit+0x84>)
 8002a02:	4293      	cmp	r3, r2
 8002a04:	d12b      	bne.n	8002a5e <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002a06:	2300      	movs	r3, #0
 8002a08:	613b      	str	r3, [r7, #16]
 8002a0a:	4b18      	ldr	r3, [pc, #96]	@ (8002a6c <HAL_UART_MspInit+0x88>)
 8002a0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a0e:	4a17      	ldr	r2, [pc, #92]	@ (8002a6c <HAL_UART_MspInit+0x88>)
 8002a10:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002a14:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a16:	4b15      	ldr	r3, [pc, #84]	@ (8002a6c <HAL_UART_MspInit+0x88>)
 8002a18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a1e:	613b      	str	r3, [r7, #16]
 8002a20:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a22:	2300      	movs	r3, #0
 8002a24:	60fb      	str	r3, [r7, #12]
 8002a26:	4b11      	ldr	r3, [pc, #68]	@ (8002a6c <HAL_UART_MspInit+0x88>)
 8002a28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a2a:	4a10      	ldr	r2, [pc, #64]	@ (8002a6c <HAL_UART_MspInit+0x88>)
 8002a2c:	f043 0301 	orr.w	r3, r3, #1
 8002a30:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a32:	4b0e      	ldr	r3, [pc, #56]	@ (8002a6c <HAL_UART_MspInit+0x88>)
 8002a34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a36:	f003 0301 	and.w	r3, r3, #1
 8002a3a:	60fb      	str	r3, [r7, #12]
 8002a3c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002a3e:	230c      	movs	r3, #12
 8002a40:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a42:	2302      	movs	r3, #2
 8002a44:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a46:	2300      	movs	r3, #0
 8002a48:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a4a:	2303      	movs	r3, #3
 8002a4c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002a4e:	2307      	movs	r3, #7
 8002a50:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a52:	f107 0314 	add.w	r3, r7, #20
 8002a56:	4619      	mov	r1, r3
 8002a58:	4805      	ldr	r0, [pc, #20]	@ (8002a70 <HAL_UART_MspInit+0x8c>)
 8002a5a:	f000 fa0d 	bl	8002e78 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002a5e:	bf00      	nop
 8002a60:	3728      	adds	r7, #40	@ 0x28
 8002a62:	46bd      	mov	sp, r7
 8002a64:	bd80      	pop	{r7, pc}
 8002a66:	bf00      	nop
 8002a68:	40004400 	.word	0x40004400
 8002a6c:	40023800 	.word	0x40023800
 8002a70:	40020000 	.word	0x40020000

08002a74 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	b08e      	sub	sp, #56	@ 0x38
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8002a7c:	2300      	movs	r3, #0
 8002a7e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8002a80:	2300      	movs	r3, #0
 8002a82:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8002a84:	2300      	movs	r3, #0
 8002a86:	60fb      	str	r3, [r7, #12]
 8002a88:	4b33      	ldr	r3, [pc, #204]	@ (8002b58 <HAL_InitTick+0xe4>)
 8002a8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a8c:	4a32      	ldr	r2, [pc, #200]	@ (8002b58 <HAL_InitTick+0xe4>)
 8002a8e:	f043 0310 	orr.w	r3, r3, #16
 8002a92:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a94:	4b30      	ldr	r3, [pc, #192]	@ (8002b58 <HAL_InitTick+0xe4>)
 8002a96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a98:	f003 0310 	and.w	r3, r3, #16
 8002a9c:	60fb      	str	r3, [r7, #12]
 8002a9e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002aa0:	f107 0210 	add.w	r2, r7, #16
 8002aa4:	f107 0314 	add.w	r3, r7, #20
 8002aa8:	4611      	mov	r1, r2
 8002aaa:	4618      	mov	r0, r3
 8002aac:	f001 f832 	bl	8003b14 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8002ab0:	6a3b      	ldr	r3, [r7, #32]
 8002ab2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002ab4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d103      	bne.n	8002ac2 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002aba:	f001 f803 	bl	8003ac4 <HAL_RCC_GetPCLK1Freq>
 8002abe:	6378      	str	r0, [r7, #52]	@ 0x34
 8002ac0:	e004      	b.n	8002acc <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8002ac2:	f000 ffff 	bl	8003ac4 <HAL_RCC_GetPCLK1Freq>
 8002ac6:	4603      	mov	r3, r0
 8002ac8:	005b      	lsls	r3, r3, #1
 8002aca:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002acc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002ace:	4a23      	ldr	r2, [pc, #140]	@ (8002b5c <HAL_InitTick+0xe8>)
 8002ad0:	fba2 2303 	umull	r2, r3, r2, r3
 8002ad4:	0c9b      	lsrs	r3, r3, #18
 8002ad6:	3b01      	subs	r3, #1
 8002ad8:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8002ada:	4b21      	ldr	r3, [pc, #132]	@ (8002b60 <HAL_InitTick+0xec>)
 8002adc:	4a21      	ldr	r2, [pc, #132]	@ (8002b64 <HAL_InitTick+0xf0>)
 8002ade:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8002ae0:	4b1f      	ldr	r3, [pc, #124]	@ (8002b60 <HAL_InitTick+0xec>)
 8002ae2:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002ae6:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8002ae8:	4a1d      	ldr	r2, [pc, #116]	@ (8002b60 <HAL_InitTick+0xec>)
 8002aea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002aec:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8002aee:	4b1c      	ldr	r3, [pc, #112]	@ (8002b60 <HAL_InitTick+0xec>)
 8002af0:	2200      	movs	r2, #0
 8002af2:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002af4:	4b1a      	ldr	r3, [pc, #104]	@ (8002b60 <HAL_InitTick+0xec>)
 8002af6:	2200      	movs	r2, #0
 8002af8:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002afa:	4b19      	ldr	r3, [pc, #100]	@ (8002b60 <HAL_InitTick+0xec>)
 8002afc:	2200      	movs	r2, #0
 8002afe:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8002b00:	4817      	ldr	r0, [pc, #92]	@ (8002b60 <HAL_InitTick+0xec>)
 8002b02:	f001 f839 	bl	8003b78 <HAL_TIM_Base_Init>
 8002b06:	4603      	mov	r3, r0
 8002b08:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8002b0c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d11b      	bne.n	8002b4c <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8002b14:	4812      	ldr	r0, [pc, #72]	@ (8002b60 <HAL_InitTick+0xec>)
 8002b16:	f001 f889 	bl	8003c2c <HAL_TIM_Base_Start_IT>
 8002b1a:	4603      	mov	r3, r0
 8002b1c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8002b20:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d111      	bne.n	8002b4c <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002b28:	2036      	movs	r0, #54	@ 0x36
 8002b2a:	f000 f997 	bl	8002e5c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	2b0f      	cmp	r3, #15
 8002b32:	d808      	bhi.n	8002b46 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8002b34:	2200      	movs	r2, #0
 8002b36:	6879      	ldr	r1, [r7, #4]
 8002b38:	2036      	movs	r0, #54	@ 0x36
 8002b3a:	f000 f973 	bl	8002e24 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002b3e:	4a0a      	ldr	r2, [pc, #40]	@ (8002b68 <HAL_InitTick+0xf4>)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	6013      	str	r3, [r2, #0]
 8002b44:	e002      	b.n	8002b4c <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8002b46:	2301      	movs	r3, #1
 8002b48:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8002b4c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8002b50:	4618      	mov	r0, r3
 8002b52:	3738      	adds	r7, #56	@ 0x38
 8002b54:	46bd      	mov	sp, r7
 8002b56:	bd80      	pop	{r7, pc}
 8002b58:	40023800 	.word	0x40023800
 8002b5c:	431bde83 	.word	0x431bde83
 8002b60:	20012e10 	.word	0x20012e10
 8002b64:	40001000 	.word	0x40001000
 8002b68:	20000014 	.word	0x20000014

08002b6c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002b6c:	b480      	push	{r7}
 8002b6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002b70:	bf00      	nop
 8002b72:	e7fd      	b.n	8002b70 <NMI_Handler+0x4>

08002b74 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002b74:	b480      	push	{r7}
 8002b76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002b78:	bf00      	nop
 8002b7a:	e7fd      	b.n	8002b78 <HardFault_Handler+0x4>

08002b7c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002b7c:	b480      	push	{r7}
 8002b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002b80:	bf00      	nop
 8002b82:	e7fd      	b.n	8002b80 <MemManage_Handler+0x4>

08002b84 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002b84:	b480      	push	{r7}
 8002b86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002b88:	bf00      	nop
 8002b8a:	e7fd      	b.n	8002b88 <BusFault_Handler+0x4>

08002b8c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002b8c:	b480      	push	{r7}
 8002b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002b90:	bf00      	nop
 8002b92:	e7fd      	b.n	8002b90 <UsageFault_Handler+0x4>

08002b94 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002b94:	b480      	push	{r7}
 8002b96:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002b98:	bf00      	nop
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba0:	4770      	bx	lr
	...

08002ba4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002ba4:	b580      	push	{r7, lr}
 8002ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002ba8:	4802      	ldr	r0, [pc, #8]	@ (8002bb4 <TIM6_DAC_IRQHandler+0x10>)
 8002baa:	f001 f8af 	bl	8003d0c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002bae:	bf00      	nop
 8002bb0:	bd80      	pop	{r7, pc}
 8002bb2:	bf00      	nop
 8002bb4:	20012e10 	.word	0x20012e10

08002bb8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002bb8:	b480      	push	{r7}
 8002bba:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002bbc:	4b06      	ldr	r3, [pc, #24]	@ (8002bd8 <SystemInit+0x20>)
 8002bbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002bc2:	4a05      	ldr	r2, [pc, #20]	@ (8002bd8 <SystemInit+0x20>)
 8002bc4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002bc8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002bcc:	bf00      	nop
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd4:	4770      	bx	lr
 8002bd6:	bf00      	nop
 8002bd8:	e000ed00 	.word	0xe000ed00

08002bdc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002bdc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002c14 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002be0:	f7ff ffea 	bl	8002bb8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002be4:	480c      	ldr	r0, [pc, #48]	@ (8002c18 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002be6:	490d      	ldr	r1, [pc, #52]	@ (8002c1c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002be8:	4a0d      	ldr	r2, [pc, #52]	@ (8002c20 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002bea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002bec:	e002      	b.n	8002bf4 <LoopCopyDataInit>

08002bee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002bee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002bf0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002bf2:	3304      	adds	r3, #4

08002bf4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002bf4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002bf6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002bf8:	d3f9      	bcc.n	8002bee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002bfa:	4a0a      	ldr	r2, [pc, #40]	@ (8002c24 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002bfc:	4c0a      	ldr	r4, [pc, #40]	@ (8002c28 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002bfe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002c00:	e001      	b.n	8002c06 <LoopFillZerobss>

08002c02 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002c02:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002c04:	3204      	adds	r2, #4

08002c06 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002c06:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002c08:	d3fb      	bcc.n	8002c02 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002c0a:	f001 fe6b 	bl	80048e4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002c0e:	f7ff fd1b 	bl	8002648 <main>
  bx  lr    
 8002c12:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002c14:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002c18:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002c1c:	2000001c 	.word	0x2000001c
  ldr r2, =_sidata
 8002c20:	080049d8 	.word	0x080049d8
  ldr r2, =_sbss
 8002c24:	2000001c 	.word	0x2000001c
  ldr r4, =_ebss
 8002c28:	20012e5c 	.word	0x20012e5c

08002c2c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002c2c:	e7fe      	b.n	8002c2c <ADC_IRQHandler>
	...

08002c30 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002c34:	4b0e      	ldr	r3, [pc, #56]	@ (8002c70 <HAL_Init+0x40>)
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	4a0d      	ldr	r2, [pc, #52]	@ (8002c70 <HAL_Init+0x40>)
 8002c3a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002c3e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002c40:	4b0b      	ldr	r3, [pc, #44]	@ (8002c70 <HAL_Init+0x40>)
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	4a0a      	ldr	r2, [pc, #40]	@ (8002c70 <HAL_Init+0x40>)
 8002c46:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002c4a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002c4c:	4b08      	ldr	r3, [pc, #32]	@ (8002c70 <HAL_Init+0x40>)
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	4a07      	ldr	r2, [pc, #28]	@ (8002c70 <HAL_Init+0x40>)
 8002c52:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c56:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002c58:	2003      	movs	r0, #3
 8002c5a:	f000 f8d8 	bl	8002e0e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002c5e:	2000      	movs	r0, #0
 8002c60:	f7ff ff08 	bl	8002a74 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002c64:	f7ff fe96 	bl	8002994 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002c68:	2300      	movs	r3, #0
}
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	bd80      	pop	{r7, pc}
 8002c6e:	bf00      	nop
 8002c70:	40023c00 	.word	0x40023c00

08002c74 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002c74:	b480      	push	{r7}
 8002c76:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002c78:	4b06      	ldr	r3, [pc, #24]	@ (8002c94 <HAL_IncTick+0x20>)
 8002c7a:	781b      	ldrb	r3, [r3, #0]
 8002c7c:	461a      	mov	r2, r3
 8002c7e:	4b06      	ldr	r3, [pc, #24]	@ (8002c98 <HAL_IncTick+0x24>)
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	4413      	add	r3, r2
 8002c84:	4a04      	ldr	r2, [pc, #16]	@ (8002c98 <HAL_IncTick+0x24>)
 8002c86:	6013      	str	r3, [r2, #0]
}
 8002c88:	bf00      	nop
 8002c8a:	46bd      	mov	sp, r7
 8002c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c90:	4770      	bx	lr
 8002c92:	bf00      	nop
 8002c94:	20000018 	.word	0x20000018
 8002c98:	20012e58 	.word	0x20012e58

08002c9c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002c9c:	b480      	push	{r7}
 8002c9e:	af00      	add	r7, sp, #0
  return uwTick;
 8002ca0:	4b03      	ldr	r3, [pc, #12]	@ (8002cb0 <HAL_GetTick+0x14>)
 8002ca2:	681b      	ldr	r3, [r3, #0]
}
 8002ca4:	4618      	mov	r0, r3
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cac:	4770      	bx	lr
 8002cae:	bf00      	nop
 8002cb0:	20012e58 	.word	0x20012e58

08002cb4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002cb4:	b480      	push	{r7}
 8002cb6:	b085      	sub	sp, #20
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	f003 0307 	and.w	r3, r3, #7
 8002cc2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002cc4:	4b0c      	ldr	r3, [pc, #48]	@ (8002cf8 <__NVIC_SetPriorityGrouping+0x44>)
 8002cc6:	68db      	ldr	r3, [r3, #12]
 8002cc8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002cca:	68ba      	ldr	r2, [r7, #8]
 8002ccc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002cd0:	4013      	ands	r3, r2
 8002cd2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002cd8:	68bb      	ldr	r3, [r7, #8]
 8002cda:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002cdc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002ce0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ce4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002ce6:	4a04      	ldr	r2, [pc, #16]	@ (8002cf8 <__NVIC_SetPriorityGrouping+0x44>)
 8002ce8:	68bb      	ldr	r3, [r7, #8]
 8002cea:	60d3      	str	r3, [r2, #12]
}
 8002cec:	bf00      	nop
 8002cee:	3714      	adds	r7, #20
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf6:	4770      	bx	lr
 8002cf8:	e000ed00 	.word	0xe000ed00

08002cfc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002cfc:	b480      	push	{r7}
 8002cfe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002d00:	4b04      	ldr	r3, [pc, #16]	@ (8002d14 <__NVIC_GetPriorityGrouping+0x18>)
 8002d02:	68db      	ldr	r3, [r3, #12]
 8002d04:	0a1b      	lsrs	r3, r3, #8
 8002d06:	f003 0307 	and.w	r3, r3, #7
}
 8002d0a:	4618      	mov	r0, r3
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d12:	4770      	bx	lr
 8002d14:	e000ed00 	.word	0xe000ed00

08002d18 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d18:	b480      	push	{r7}
 8002d1a:	b083      	sub	sp, #12
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	4603      	mov	r3, r0
 8002d20:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	db0b      	blt.n	8002d42 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002d2a:	79fb      	ldrb	r3, [r7, #7]
 8002d2c:	f003 021f 	and.w	r2, r3, #31
 8002d30:	4907      	ldr	r1, [pc, #28]	@ (8002d50 <__NVIC_EnableIRQ+0x38>)
 8002d32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d36:	095b      	lsrs	r3, r3, #5
 8002d38:	2001      	movs	r0, #1
 8002d3a:	fa00 f202 	lsl.w	r2, r0, r2
 8002d3e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002d42:	bf00      	nop
 8002d44:	370c      	adds	r7, #12
 8002d46:	46bd      	mov	sp, r7
 8002d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d4c:	4770      	bx	lr
 8002d4e:	bf00      	nop
 8002d50:	e000e100 	.word	0xe000e100

08002d54 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002d54:	b480      	push	{r7}
 8002d56:	b083      	sub	sp, #12
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	4603      	mov	r3, r0
 8002d5c:	6039      	str	r1, [r7, #0]
 8002d5e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	db0a      	blt.n	8002d7e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d68:	683b      	ldr	r3, [r7, #0]
 8002d6a:	b2da      	uxtb	r2, r3
 8002d6c:	490c      	ldr	r1, [pc, #48]	@ (8002da0 <__NVIC_SetPriority+0x4c>)
 8002d6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d72:	0112      	lsls	r2, r2, #4
 8002d74:	b2d2      	uxtb	r2, r2
 8002d76:	440b      	add	r3, r1
 8002d78:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002d7c:	e00a      	b.n	8002d94 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d7e:	683b      	ldr	r3, [r7, #0]
 8002d80:	b2da      	uxtb	r2, r3
 8002d82:	4908      	ldr	r1, [pc, #32]	@ (8002da4 <__NVIC_SetPriority+0x50>)
 8002d84:	79fb      	ldrb	r3, [r7, #7]
 8002d86:	f003 030f 	and.w	r3, r3, #15
 8002d8a:	3b04      	subs	r3, #4
 8002d8c:	0112      	lsls	r2, r2, #4
 8002d8e:	b2d2      	uxtb	r2, r2
 8002d90:	440b      	add	r3, r1
 8002d92:	761a      	strb	r2, [r3, #24]
}
 8002d94:	bf00      	nop
 8002d96:	370c      	adds	r7, #12
 8002d98:	46bd      	mov	sp, r7
 8002d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d9e:	4770      	bx	lr
 8002da0:	e000e100 	.word	0xe000e100
 8002da4:	e000ed00 	.word	0xe000ed00

08002da8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002da8:	b480      	push	{r7}
 8002daa:	b089      	sub	sp, #36	@ 0x24
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	60f8      	str	r0, [r7, #12]
 8002db0:	60b9      	str	r1, [r7, #8]
 8002db2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	f003 0307 	and.w	r3, r3, #7
 8002dba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002dbc:	69fb      	ldr	r3, [r7, #28]
 8002dbe:	f1c3 0307 	rsb	r3, r3, #7
 8002dc2:	2b04      	cmp	r3, #4
 8002dc4:	bf28      	it	cs
 8002dc6:	2304      	movcs	r3, #4
 8002dc8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002dca:	69fb      	ldr	r3, [r7, #28]
 8002dcc:	3304      	adds	r3, #4
 8002dce:	2b06      	cmp	r3, #6
 8002dd0:	d902      	bls.n	8002dd8 <NVIC_EncodePriority+0x30>
 8002dd2:	69fb      	ldr	r3, [r7, #28]
 8002dd4:	3b03      	subs	r3, #3
 8002dd6:	e000      	b.n	8002dda <NVIC_EncodePriority+0x32>
 8002dd8:	2300      	movs	r3, #0
 8002dda:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ddc:	f04f 32ff 	mov.w	r2, #4294967295
 8002de0:	69bb      	ldr	r3, [r7, #24]
 8002de2:	fa02 f303 	lsl.w	r3, r2, r3
 8002de6:	43da      	mvns	r2, r3
 8002de8:	68bb      	ldr	r3, [r7, #8]
 8002dea:	401a      	ands	r2, r3
 8002dec:	697b      	ldr	r3, [r7, #20]
 8002dee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002df0:	f04f 31ff 	mov.w	r1, #4294967295
 8002df4:	697b      	ldr	r3, [r7, #20]
 8002df6:	fa01 f303 	lsl.w	r3, r1, r3
 8002dfa:	43d9      	mvns	r1, r3
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e00:	4313      	orrs	r3, r2
         );
}
 8002e02:	4618      	mov	r0, r3
 8002e04:	3724      	adds	r7, #36	@ 0x24
 8002e06:	46bd      	mov	sp, r7
 8002e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e0c:	4770      	bx	lr

08002e0e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e0e:	b580      	push	{r7, lr}
 8002e10:	b082      	sub	sp, #8
 8002e12:	af00      	add	r7, sp, #0
 8002e14:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002e16:	6878      	ldr	r0, [r7, #4]
 8002e18:	f7ff ff4c 	bl	8002cb4 <__NVIC_SetPriorityGrouping>
}
 8002e1c:	bf00      	nop
 8002e1e:	3708      	adds	r7, #8
 8002e20:	46bd      	mov	sp, r7
 8002e22:	bd80      	pop	{r7, pc}

08002e24 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002e24:	b580      	push	{r7, lr}
 8002e26:	b086      	sub	sp, #24
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	4603      	mov	r3, r0
 8002e2c:	60b9      	str	r1, [r7, #8]
 8002e2e:	607a      	str	r2, [r7, #4]
 8002e30:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002e32:	2300      	movs	r3, #0
 8002e34:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002e36:	f7ff ff61 	bl	8002cfc <__NVIC_GetPriorityGrouping>
 8002e3a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002e3c:	687a      	ldr	r2, [r7, #4]
 8002e3e:	68b9      	ldr	r1, [r7, #8]
 8002e40:	6978      	ldr	r0, [r7, #20]
 8002e42:	f7ff ffb1 	bl	8002da8 <NVIC_EncodePriority>
 8002e46:	4602      	mov	r2, r0
 8002e48:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002e4c:	4611      	mov	r1, r2
 8002e4e:	4618      	mov	r0, r3
 8002e50:	f7ff ff80 	bl	8002d54 <__NVIC_SetPriority>
}
 8002e54:	bf00      	nop
 8002e56:	3718      	adds	r7, #24
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	bd80      	pop	{r7, pc}

08002e5c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	b082      	sub	sp, #8
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	4603      	mov	r3, r0
 8002e64:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002e66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e6a:	4618      	mov	r0, r3
 8002e6c:	f7ff ff54 	bl	8002d18 <__NVIC_EnableIRQ>
}
 8002e70:	bf00      	nop
 8002e72:	3708      	adds	r7, #8
 8002e74:	46bd      	mov	sp, r7
 8002e76:	bd80      	pop	{r7, pc}

08002e78 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002e78:	b480      	push	{r7}
 8002e7a:	b089      	sub	sp, #36	@ 0x24
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	6078      	str	r0, [r7, #4]
 8002e80:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002e82:	2300      	movs	r3, #0
 8002e84:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002e86:	2300      	movs	r3, #0
 8002e88:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002e8a:	2300      	movs	r3, #0
 8002e8c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002e8e:	2300      	movs	r3, #0
 8002e90:	61fb      	str	r3, [r7, #28]
 8002e92:	e16b      	b.n	800316c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002e94:	2201      	movs	r2, #1
 8002e96:	69fb      	ldr	r3, [r7, #28]
 8002e98:	fa02 f303 	lsl.w	r3, r2, r3
 8002e9c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002e9e:	683b      	ldr	r3, [r7, #0]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	697a      	ldr	r2, [r7, #20]
 8002ea4:	4013      	ands	r3, r2
 8002ea6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002ea8:	693a      	ldr	r2, [r7, #16]
 8002eaa:	697b      	ldr	r3, [r7, #20]
 8002eac:	429a      	cmp	r2, r3
 8002eae:	f040 815a 	bne.w	8003166 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002eb2:	683b      	ldr	r3, [r7, #0]
 8002eb4:	685b      	ldr	r3, [r3, #4]
 8002eb6:	f003 0303 	and.w	r3, r3, #3
 8002eba:	2b01      	cmp	r3, #1
 8002ebc:	d005      	beq.n	8002eca <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ebe:	683b      	ldr	r3, [r7, #0]
 8002ec0:	685b      	ldr	r3, [r3, #4]
 8002ec2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002ec6:	2b02      	cmp	r3, #2
 8002ec8:	d130      	bne.n	8002f2c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	689b      	ldr	r3, [r3, #8]
 8002ece:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002ed0:	69fb      	ldr	r3, [r7, #28]
 8002ed2:	005b      	lsls	r3, r3, #1
 8002ed4:	2203      	movs	r2, #3
 8002ed6:	fa02 f303 	lsl.w	r3, r2, r3
 8002eda:	43db      	mvns	r3, r3
 8002edc:	69ba      	ldr	r2, [r7, #24]
 8002ede:	4013      	ands	r3, r2
 8002ee0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002ee2:	683b      	ldr	r3, [r7, #0]
 8002ee4:	68da      	ldr	r2, [r3, #12]
 8002ee6:	69fb      	ldr	r3, [r7, #28]
 8002ee8:	005b      	lsls	r3, r3, #1
 8002eea:	fa02 f303 	lsl.w	r3, r2, r3
 8002eee:	69ba      	ldr	r2, [r7, #24]
 8002ef0:	4313      	orrs	r3, r2
 8002ef2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	69ba      	ldr	r2, [r7, #24]
 8002ef8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	685b      	ldr	r3, [r3, #4]
 8002efe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002f00:	2201      	movs	r2, #1
 8002f02:	69fb      	ldr	r3, [r7, #28]
 8002f04:	fa02 f303 	lsl.w	r3, r2, r3
 8002f08:	43db      	mvns	r3, r3
 8002f0a:	69ba      	ldr	r2, [r7, #24]
 8002f0c:	4013      	ands	r3, r2
 8002f0e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002f10:	683b      	ldr	r3, [r7, #0]
 8002f12:	685b      	ldr	r3, [r3, #4]
 8002f14:	091b      	lsrs	r3, r3, #4
 8002f16:	f003 0201 	and.w	r2, r3, #1
 8002f1a:	69fb      	ldr	r3, [r7, #28]
 8002f1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f20:	69ba      	ldr	r2, [r7, #24]
 8002f22:	4313      	orrs	r3, r2
 8002f24:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	69ba      	ldr	r2, [r7, #24]
 8002f2a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002f2c:	683b      	ldr	r3, [r7, #0]
 8002f2e:	685b      	ldr	r3, [r3, #4]
 8002f30:	f003 0303 	and.w	r3, r3, #3
 8002f34:	2b03      	cmp	r3, #3
 8002f36:	d017      	beq.n	8002f68 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	68db      	ldr	r3, [r3, #12]
 8002f3c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002f3e:	69fb      	ldr	r3, [r7, #28]
 8002f40:	005b      	lsls	r3, r3, #1
 8002f42:	2203      	movs	r2, #3
 8002f44:	fa02 f303 	lsl.w	r3, r2, r3
 8002f48:	43db      	mvns	r3, r3
 8002f4a:	69ba      	ldr	r2, [r7, #24]
 8002f4c:	4013      	ands	r3, r2
 8002f4e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002f50:	683b      	ldr	r3, [r7, #0]
 8002f52:	689a      	ldr	r2, [r3, #8]
 8002f54:	69fb      	ldr	r3, [r7, #28]
 8002f56:	005b      	lsls	r3, r3, #1
 8002f58:	fa02 f303 	lsl.w	r3, r2, r3
 8002f5c:	69ba      	ldr	r2, [r7, #24]
 8002f5e:	4313      	orrs	r3, r2
 8002f60:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	69ba      	ldr	r2, [r7, #24]
 8002f66:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002f68:	683b      	ldr	r3, [r7, #0]
 8002f6a:	685b      	ldr	r3, [r3, #4]
 8002f6c:	f003 0303 	and.w	r3, r3, #3
 8002f70:	2b02      	cmp	r3, #2
 8002f72:	d123      	bne.n	8002fbc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002f74:	69fb      	ldr	r3, [r7, #28]
 8002f76:	08da      	lsrs	r2, r3, #3
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	3208      	adds	r2, #8
 8002f7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002f80:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002f82:	69fb      	ldr	r3, [r7, #28]
 8002f84:	f003 0307 	and.w	r3, r3, #7
 8002f88:	009b      	lsls	r3, r3, #2
 8002f8a:	220f      	movs	r2, #15
 8002f8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f90:	43db      	mvns	r3, r3
 8002f92:	69ba      	ldr	r2, [r7, #24]
 8002f94:	4013      	ands	r3, r2
 8002f96:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002f98:	683b      	ldr	r3, [r7, #0]
 8002f9a:	691a      	ldr	r2, [r3, #16]
 8002f9c:	69fb      	ldr	r3, [r7, #28]
 8002f9e:	f003 0307 	and.w	r3, r3, #7
 8002fa2:	009b      	lsls	r3, r3, #2
 8002fa4:	fa02 f303 	lsl.w	r3, r2, r3
 8002fa8:	69ba      	ldr	r2, [r7, #24]
 8002faa:	4313      	orrs	r3, r2
 8002fac:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002fae:	69fb      	ldr	r3, [r7, #28]
 8002fb0:	08da      	lsrs	r2, r3, #3
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	3208      	adds	r2, #8
 8002fb6:	69b9      	ldr	r1, [r7, #24]
 8002fb8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002fc2:	69fb      	ldr	r3, [r7, #28]
 8002fc4:	005b      	lsls	r3, r3, #1
 8002fc6:	2203      	movs	r2, #3
 8002fc8:	fa02 f303 	lsl.w	r3, r2, r3
 8002fcc:	43db      	mvns	r3, r3
 8002fce:	69ba      	ldr	r2, [r7, #24]
 8002fd0:	4013      	ands	r3, r2
 8002fd2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002fd4:	683b      	ldr	r3, [r7, #0]
 8002fd6:	685b      	ldr	r3, [r3, #4]
 8002fd8:	f003 0203 	and.w	r2, r3, #3
 8002fdc:	69fb      	ldr	r3, [r7, #28]
 8002fde:	005b      	lsls	r3, r3, #1
 8002fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8002fe4:	69ba      	ldr	r2, [r7, #24]
 8002fe6:	4313      	orrs	r3, r2
 8002fe8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	69ba      	ldr	r2, [r7, #24]
 8002fee:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002ff0:	683b      	ldr	r3, [r7, #0]
 8002ff2:	685b      	ldr	r3, [r3, #4]
 8002ff4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	f000 80b4 	beq.w	8003166 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ffe:	2300      	movs	r3, #0
 8003000:	60fb      	str	r3, [r7, #12]
 8003002:	4b60      	ldr	r3, [pc, #384]	@ (8003184 <HAL_GPIO_Init+0x30c>)
 8003004:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003006:	4a5f      	ldr	r2, [pc, #380]	@ (8003184 <HAL_GPIO_Init+0x30c>)
 8003008:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800300c:	6453      	str	r3, [r2, #68]	@ 0x44
 800300e:	4b5d      	ldr	r3, [pc, #372]	@ (8003184 <HAL_GPIO_Init+0x30c>)
 8003010:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003012:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003016:	60fb      	str	r3, [r7, #12]
 8003018:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800301a:	4a5b      	ldr	r2, [pc, #364]	@ (8003188 <HAL_GPIO_Init+0x310>)
 800301c:	69fb      	ldr	r3, [r7, #28]
 800301e:	089b      	lsrs	r3, r3, #2
 8003020:	3302      	adds	r3, #2
 8003022:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003026:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003028:	69fb      	ldr	r3, [r7, #28]
 800302a:	f003 0303 	and.w	r3, r3, #3
 800302e:	009b      	lsls	r3, r3, #2
 8003030:	220f      	movs	r2, #15
 8003032:	fa02 f303 	lsl.w	r3, r2, r3
 8003036:	43db      	mvns	r3, r3
 8003038:	69ba      	ldr	r2, [r7, #24]
 800303a:	4013      	ands	r3, r2
 800303c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	4a52      	ldr	r2, [pc, #328]	@ (800318c <HAL_GPIO_Init+0x314>)
 8003042:	4293      	cmp	r3, r2
 8003044:	d02b      	beq.n	800309e <HAL_GPIO_Init+0x226>
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	4a51      	ldr	r2, [pc, #324]	@ (8003190 <HAL_GPIO_Init+0x318>)
 800304a:	4293      	cmp	r3, r2
 800304c:	d025      	beq.n	800309a <HAL_GPIO_Init+0x222>
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	4a50      	ldr	r2, [pc, #320]	@ (8003194 <HAL_GPIO_Init+0x31c>)
 8003052:	4293      	cmp	r3, r2
 8003054:	d01f      	beq.n	8003096 <HAL_GPIO_Init+0x21e>
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	4a4f      	ldr	r2, [pc, #316]	@ (8003198 <HAL_GPIO_Init+0x320>)
 800305a:	4293      	cmp	r3, r2
 800305c:	d019      	beq.n	8003092 <HAL_GPIO_Init+0x21a>
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	4a4e      	ldr	r2, [pc, #312]	@ (800319c <HAL_GPIO_Init+0x324>)
 8003062:	4293      	cmp	r3, r2
 8003064:	d013      	beq.n	800308e <HAL_GPIO_Init+0x216>
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	4a4d      	ldr	r2, [pc, #308]	@ (80031a0 <HAL_GPIO_Init+0x328>)
 800306a:	4293      	cmp	r3, r2
 800306c:	d00d      	beq.n	800308a <HAL_GPIO_Init+0x212>
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	4a4c      	ldr	r2, [pc, #304]	@ (80031a4 <HAL_GPIO_Init+0x32c>)
 8003072:	4293      	cmp	r3, r2
 8003074:	d007      	beq.n	8003086 <HAL_GPIO_Init+0x20e>
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	4a4b      	ldr	r2, [pc, #300]	@ (80031a8 <HAL_GPIO_Init+0x330>)
 800307a:	4293      	cmp	r3, r2
 800307c:	d101      	bne.n	8003082 <HAL_GPIO_Init+0x20a>
 800307e:	2307      	movs	r3, #7
 8003080:	e00e      	b.n	80030a0 <HAL_GPIO_Init+0x228>
 8003082:	2308      	movs	r3, #8
 8003084:	e00c      	b.n	80030a0 <HAL_GPIO_Init+0x228>
 8003086:	2306      	movs	r3, #6
 8003088:	e00a      	b.n	80030a0 <HAL_GPIO_Init+0x228>
 800308a:	2305      	movs	r3, #5
 800308c:	e008      	b.n	80030a0 <HAL_GPIO_Init+0x228>
 800308e:	2304      	movs	r3, #4
 8003090:	e006      	b.n	80030a0 <HAL_GPIO_Init+0x228>
 8003092:	2303      	movs	r3, #3
 8003094:	e004      	b.n	80030a0 <HAL_GPIO_Init+0x228>
 8003096:	2302      	movs	r3, #2
 8003098:	e002      	b.n	80030a0 <HAL_GPIO_Init+0x228>
 800309a:	2301      	movs	r3, #1
 800309c:	e000      	b.n	80030a0 <HAL_GPIO_Init+0x228>
 800309e:	2300      	movs	r3, #0
 80030a0:	69fa      	ldr	r2, [r7, #28]
 80030a2:	f002 0203 	and.w	r2, r2, #3
 80030a6:	0092      	lsls	r2, r2, #2
 80030a8:	4093      	lsls	r3, r2
 80030aa:	69ba      	ldr	r2, [r7, #24]
 80030ac:	4313      	orrs	r3, r2
 80030ae:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80030b0:	4935      	ldr	r1, [pc, #212]	@ (8003188 <HAL_GPIO_Init+0x310>)
 80030b2:	69fb      	ldr	r3, [r7, #28]
 80030b4:	089b      	lsrs	r3, r3, #2
 80030b6:	3302      	adds	r3, #2
 80030b8:	69ba      	ldr	r2, [r7, #24]
 80030ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80030be:	4b3b      	ldr	r3, [pc, #236]	@ (80031ac <HAL_GPIO_Init+0x334>)
 80030c0:	689b      	ldr	r3, [r3, #8]
 80030c2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030c4:	693b      	ldr	r3, [r7, #16]
 80030c6:	43db      	mvns	r3, r3
 80030c8:	69ba      	ldr	r2, [r7, #24]
 80030ca:	4013      	ands	r3, r2
 80030cc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80030ce:	683b      	ldr	r3, [r7, #0]
 80030d0:	685b      	ldr	r3, [r3, #4]
 80030d2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d003      	beq.n	80030e2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80030da:	69ba      	ldr	r2, [r7, #24]
 80030dc:	693b      	ldr	r3, [r7, #16]
 80030de:	4313      	orrs	r3, r2
 80030e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80030e2:	4a32      	ldr	r2, [pc, #200]	@ (80031ac <HAL_GPIO_Init+0x334>)
 80030e4:	69bb      	ldr	r3, [r7, #24]
 80030e6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80030e8:	4b30      	ldr	r3, [pc, #192]	@ (80031ac <HAL_GPIO_Init+0x334>)
 80030ea:	68db      	ldr	r3, [r3, #12]
 80030ec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030ee:	693b      	ldr	r3, [r7, #16]
 80030f0:	43db      	mvns	r3, r3
 80030f2:	69ba      	ldr	r2, [r7, #24]
 80030f4:	4013      	ands	r3, r2
 80030f6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80030f8:	683b      	ldr	r3, [r7, #0]
 80030fa:	685b      	ldr	r3, [r3, #4]
 80030fc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003100:	2b00      	cmp	r3, #0
 8003102:	d003      	beq.n	800310c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003104:	69ba      	ldr	r2, [r7, #24]
 8003106:	693b      	ldr	r3, [r7, #16]
 8003108:	4313      	orrs	r3, r2
 800310a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800310c:	4a27      	ldr	r2, [pc, #156]	@ (80031ac <HAL_GPIO_Init+0x334>)
 800310e:	69bb      	ldr	r3, [r7, #24]
 8003110:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003112:	4b26      	ldr	r3, [pc, #152]	@ (80031ac <HAL_GPIO_Init+0x334>)
 8003114:	685b      	ldr	r3, [r3, #4]
 8003116:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003118:	693b      	ldr	r3, [r7, #16]
 800311a:	43db      	mvns	r3, r3
 800311c:	69ba      	ldr	r2, [r7, #24]
 800311e:	4013      	ands	r3, r2
 8003120:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003122:	683b      	ldr	r3, [r7, #0]
 8003124:	685b      	ldr	r3, [r3, #4]
 8003126:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800312a:	2b00      	cmp	r3, #0
 800312c:	d003      	beq.n	8003136 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800312e:	69ba      	ldr	r2, [r7, #24]
 8003130:	693b      	ldr	r3, [r7, #16]
 8003132:	4313      	orrs	r3, r2
 8003134:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003136:	4a1d      	ldr	r2, [pc, #116]	@ (80031ac <HAL_GPIO_Init+0x334>)
 8003138:	69bb      	ldr	r3, [r7, #24]
 800313a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800313c:	4b1b      	ldr	r3, [pc, #108]	@ (80031ac <HAL_GPIO_Init+0x334>)
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003142:	693b      	ldr	r3, [r7, #16]
 8003144:	43db      	mvns	r3, r3
 8003146:	69ba      	ldr	r2, [r7, #24]
 8003148:	4013      	ands	r3, r2
 800314a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800314c:	683b      	ldr	r3, [r7, #0]
 800314e:	685b      	ldr	r3, [r3, #4]
 8003150:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003154:	2b00      	cmp	r3, #0
 8003156:	d003      	beq.n	8003160 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003158:	69ba      	ldr	r2, [r7, #24]
 800315a:	693b      	ldr	r3, [r7, #16]
 800315c:	4313      	orrs	r3, r2
 800315e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003160:	4a12      	ldr	r2, [pc, #72]	@ (80031ac <HAL_GPIO_Init+0x334>)
 8003162:	69bb      	ldr	r3, [r7, #24]
 8003164:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003166:	69fb      	ldr	r3, [r7, #28]
 8003168:	3301      	adds	r3, #1
 800316a:	61fb      	str	r3, [r7, #28]
 800316c:	69fb      	ldr	r3, [r7, #28]
 800316e:	2b0f      	cmp	r3, #15
 8003170:	f67f ae90 	bls.w	8002e94 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003174:	bf00      	nop
 8003176:	bf00      	nop
 8003178:	3724      	adds	r7, #36	@ 0x24
 800317a:	46bd      	mov	sp, r7
 800317c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003180:	4770      	bx	lr
 8003182:	bf00      	nop
 8003184:	40023800 	.word	0x40023800
 8003188:	40013800 	.word	0x40013800
 800318c:	40020000 	.word	0x40020000
 8003190:	40020400 	.word	0x40020400
 8003194:	40020800 	.word	0x40020800
 8003198:	40020c00 	.word	0x40020c00
 800319c:	40021000 	.word	0x40021000
 80031a0:	40021400 	.word	0x40021400
 80031a4:	40021800 	.word	0x40021800
 80031a8:	40021c00 	.word	0x40021c00
 80031ac:	40013c00 	.word	0x40013c00

080031b0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80031b0:	b480      	push	{r7}
 80031b2:	b083      	sub	sp, #12
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
 80031b8:	460b      	mov	r3, r1
 80031ba:	807b      	strh	r3, [r7, #2]
 80031bc:	4613      	mov	r3, r2
 80031be:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80031c0:	787b      	ldrb	r3, [r7, #1]
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d003      	beq.n	80031ce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80031c6:	887a      	ldrh	r2, [r7, #2]
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80031cc:	e003      	b.n	80031d6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80031ce:	887b      	ldrh	r3, [r7, #2]
 80031d0:	041a      	lsls	r2, r3, #16
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	619a      	str	r2, [r3, #24]
}
 80031d6:	bf00      	nop
 80031d8:	370c      	adds	r7, #12
 80031da:	46bd      	mov	sp, r7
 80031dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e0:	4770      	bx	lr
	...

080031e4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80031e4:	b580      	push	{r7, lr}
 80031e6:	b086      	sub	sp, #24
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d101      	bne.n	80031f6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80031f2:	2301      	movs	r3, #1
 80031f4:	e267      	b.n	80036c6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f003 0301 	and.w	r3, r3, #1
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d075      	beq.n	80032ee <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003202:	4b88      	ldr	r3, [pc, #544]	@ (8003424 <HAL_RCC_OscConfig+0x240>)
 8003204:	689b      	ldr	r3, [r3, #8]
 8003206:	f003 030c 	and.w	r3, r3, #12
 800320a:	2b04      	cmp	r3, #4
 800320c:	d00c      	beq.n	8003228 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800320e:	4b85      	ldr	r3, [pc, #532]	@ (8003424 <HAL_RCC_OscConfig+0x240>)
 8003210:	689b      	ldr	r3, [r3, #8]
 8003212:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003216:	2b08      	cmp	r3, #8
 8003218:	d112      	bne.n	8003240 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800321a:	4b82      	ldr	r3, [pc, #520]	@ (8003424 <HAL_RCC_OscConfig+0x240>)
 800321c:	685b      	ldr	r3, [r3, #4]
 800321e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003222:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003226:	d10b      	bne.n	8003240 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003228:	4b7e      	ldr	r3, [pc, #504]	@ (8003424 <HAL_RCC_OscConfig+0x240>)
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003230:	2b00      	cmp	r3, #0
 8003232:	d05b      	beq.n	80032ec <HAL_RCC_OscConfig+0x108>
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	685b      	ldr	r3, [r3, #4]
 8003238:	2b00      	cmp	r3, #0
 800323a:	d157      	bne.n	80032ec <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800323c:	2301      	movs	r3, #1
 800323e:	e242      	b.n	80036c6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	685b      	ldr	r3, [r3, #4]
 8003244:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003248:	d106      	bne.n	8003258 <HAL_RCC_OscConfig+0x74>
 800324a:	4b76      	ldr	r3, [pc, #472]	@ (8003424 <HAL_RCC_OscConfig+0x240>)
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	4a75      	ldr	r2, [pc, #468]	@ (8003424 <HAL_RCC_OscConfig+0x240>)
 8003250:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003254:	6013      	str	r3, [r2, #0]
 8003256:	e01d      	b.n	8003294 <HAL_RCC_OscConfig+0xb0>
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	685b      	ldr	r3, [r3, #4]
 800325c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003260:	d10c      	bne.n	800327c <HAL_RCC_OscConfig+0x98>
 8003262:	4b70      	ldr	r3, [pc, #448]	@ (8003424 <HAL_RCC_OscConfig+0x240>)
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	4a6f      	ldr	r2, [pc, #444]	@ (8003424 <HAL_RCC_OscConfig+0x240>)
 8003268:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800326c:	6013      	str	r3, [r2, #0]
 800326e:	4b6d      	ldr	r3, [pc, #436]	@ (8003424 <HAL_RCC_OscConfig+0x240>)
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	4a6c      	ldr	r2, [pc, #432]	@ (8003424 <HAL_RCC_OscConfig+0x240>)
 8003274:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003278:	6013      	str	r3, [r2, #0]
 800327a:	e00b      	b.n	8003294 <HAL_RCC_OscConfig+0xb0>
 800327c:	4b69      	ldr	r3, [pc, #420]	@ (8003424 <HAL_RCC_OscConfig+0x240>)
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	4a68      	ldr	r2, [pc, #416]	@ (8003424 <HAL_RCC_OscConfig+0x240>)
 8003282:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003286:	6013      	str	r3, [r2, #0]
 8003288:	4b66      	ldr	r3, [pc, #408]	@ (8003424 <HAL_RCC_OscConfig+0x240>)
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	4a65      	ldr	r2, [pc, #404]	@ (8003424 <HAL_RCC_OscConfig+0x240>)
 800328e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003292:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	685b      	ldr	r3, [r3, #4]
 8003298:	2b00      	cmp	r3, #0
 800329a:	d013      	beq.n	80032c4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800329c:	f7ff fcfe 	bl	8002c9c <HAL_GetTick>
 80032a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80032a2:	e008      	b.n	80032b6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80032a4:	f7ff fcfa 	bl	8002c9c <HAL_GetTick>
 80032a8:	4602      	mov	r2, r0
 80032aa:	693b      	ldr	r3, [r7, #16]
 80032ac:	1ad3      	subs	r3, r2, r3
 80032ae:	2b64      	cmp	r3, #100	@ 0x64
 80032b0:	d901      	bls.n	80032b6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80032b2:	2303      	movs	r3, #3
 80032b4:	e207      	b.n	80036c6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80032b6:	4b5b      	ldr	r3, [pc, #364]	@ (8003424 <HAL_RCC_OscConfig+0x240>)
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d0f0      	beq.n	80032a4 <HAL_RCC_OscConfig+0xc0>
 80032c2:	e014      	b.n	80032ee <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032c4:	f7ff fcea 	bl	8002c9c <HAL_GetTick>
 80032c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80032ca:	e008      	b.n	80032de <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80032cc:	f7ff fce6 	bl	8002c9c <HAL_GetTick>
 80032d0:	4602      	mov	r2, r0
 80032d2:	693b      	ldr	r3, [r7, #16]
 80032d4:	1ad3      	subs	r3, r2, r3
 80032d6:	2b64      	cmp	r3, #100	@ 0x64
 80032d8:	d901      	bls.n	80032de <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80032da:	2303      	movs	r3, #3
 80032dc:	e1f3      	b.n	80036c6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80032de:	4b51      	ldr	r3, [pc, #324]	@ (8003424 <HAL_RCC_OscConfig+0x240>)
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d1f0      	bne.n	80032cc <HAL_RCC_OscConfig+0xe8>
 80032ea:	e000      	b.n	80032ee <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80032ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	f003 0302 	and.w	r3, r3, #2
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d063      	beq.n	80033c2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80032fa:	4b4a      	ldr	r3, [pc, #296]	@ (8003424 <HAL_RCC_OscConfig+0x240>)
 80032fc:	689b      	ldr	r3, [r3, #8]
 80032fe:	f003 030c 	and.w	r3, r3, #12
 8003302:	2b00      	cmp	r3, #0
 8003304:	d00b      	beq.n	800331e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003306:	4b47      	ldr	r3, [pc, #284]	@ (8003424 <HAL_RCC_OscConfig+0x240>)
 8003308:	689b      	ldr	r3, [r3, #8]
 800330a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800330e:	2b08      	cmp	r3, #8
 8003310:	d11c      	bne.n	800334c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003312:	4b44      	ldr	r3, [pc, #272]	@ (8003424 <HAL_RCC_OscConfig+0x240>)
 8003314:	685b      	ldr	r3, [r3, #4]
 8003316:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800331a:	2b00      	cmp	r3, #0
 800331c:	d116      	bne.n	800334c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800331e:	4b41      	ldr	r3, [pc, #260]	@ (8003424 <HAL_RCC_OscConfig+0x240>)
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	f003 0302 	and.w	r3, r3, #2
 8003326:	2b00      	cmp	r3, #0
 8003328:	d005      	beq.n	8003336 <HAL_RCC_OscConfig+0x152>
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	68db      	ldr	r3, [r3, #12]
 800332e:	2b01      	cmp	r3, #1
 8003330:	d001      	beq.n	8003336 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003332:	2301      	movs	r3, #1
 8003334:	e1c7      	b.n	80036c6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003336:	4b3b      	ldr	r3, [pc, #236]	@ (8003424 <HAL_RCC_OscConfig+0x240>)
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	691b      	ldr	r3, [r3, #16]
 8003342:	00db      	lsls	r3, r3, #3
 8003344:	4937      	ldr	r1, [pc, #220]	@ (8003424 <HAL_RCC_OscConfig+0x240>)
 8003346:	4313      	orrs	r3, r2
 8003348:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800334a:	e03a      	b.n	80033c2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	68db      	ldr	r3, [r3, #12]
 8003350:	2b00      	cmp	r3, #0
 8003352:	d020      	beq.n	8003396 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003354:	4b34      	ldr	r3, [pc, #208]	@ (8003428 <HAL_RCC_OscConfig+0x244>)
 8003356:	2201      	movs	r2, #1
 8003358:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800335a:	f7ff fc9f 	bl	8002c9c <HAL_GetTick>
 800335e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003360:	e008      	b.n	8003374 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003362:	f7ff fc9b 	bl	8002c9c <HAL_GetTick>
 8003366:	4602      	mov	r2, r0
 8003368:	693b      	ldr	r3, [r7, #16]
 800336a:	1ad3      	subs	r3, r2, r3
 800336c:	2b02      	cmp	r3, #2
 800336e:	d901      	bls.n	8003374 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003370:	2303      	movs	r3, #3
 8003372:	e1a8      	b.n	80036c6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003374:	4b2b      	ldr	r3, [pc, #172]	@ (8003424 <HAL_RCC_OscConfig+0x240>)
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f003 0302 	and.w	r3, r3, #2
 800337c:	2b00      	cmp	r3, #0
 800337e:	d0f0      	beq.n	8003362 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003380:	4b28      	ldr	r3, [pc, #160]	@ (8003424 <HAL_RCC_OscConfig+0x240>)
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	691b      	ldr	r3, [r3, #16]
 800338c:	00db      	lsls	r3, r3, #3
 800338e:	4925      	ldr	r1, [pc, #148]	@ (8003424 <HAL_RCC_OscConfig+0x240>)
 8003390:	4313      	orrs	r3, r2
 8003392:	600b      	str	r3, [r1, #0]
 8003394:	e015      	b.n	80033c2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003396:	4b24      	ldr	r3, [pc, #144]	@ (8003428 <HAL_RCC_OscConfig+0x244>)
 8003398:	2200      	movs	r2, #0
 800339a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800339c:	f7ff fc7e 	bl	8002c9c <HAL_GetTick>
 80033a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80033a2:	e008      	b.n	80033b6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80033a4:	f7ff fc7a 	bl	8002c9c <HAL_GetTick>
 80033a8:	4602      	mov	r2, r0
 80033aa:	693b      	ldr	r3, [r7, #16]
 80033ac:	1ad3      	subs	r3, r2, r3
 80033ae:	2b02      	cmp	r3, #2
 80033b0:	d901      	bls.n	80033b6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80033b2:	2303      	movs	r3, #3
 80033b4:	e187      	b.n	80036c6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80033b6:	4b1b      	ldr	r3, [pc, #108]	@ (8003424 <HAL_RCC_OscConfig+0x240>)
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f003 0302 	and.w	r3, r3, #2
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d1f0      	bne.n	80033a4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	f003 0308 	and.w	r3, r3, #8
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d036      	beq.n	800343c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	695b      	ldr	r3, [r3, #20]
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d016      	beq.n	8003404 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80033d6:	4b15      	ldr	r3, [pc, #84]	@ (800342c <HAL_RCC_OscConfig+0x248>)
 80033d8:	2201      	movs	r2, #1
 80033da:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033dc:	f7ff fc5e 	bl	8002c9c <HAL_GetTick>
 80033e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80033e2:	e008      	b.n	80033f6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80033e4:	f7ff fc5a 	bl	8002c9c <HAL_GetTick>
 80033e8:	4602      	mov	r2, r0
 80033ea:	693b      	ldr	r3, [r7, #16]
 80033ec:	1ad3      	subs	r3, r2, r3
 80033ee:	2b02      	cmp	r3, #2
 80033f0:	d901      	bls.n	80033f6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80033f2:	2303      	movs	r3, #3
 80033f4:	e167      	b.n	80036c6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80033f6:	4b0b      	ldr	r3, [pc, #44]	@ (8003424 <HAL_RCC_OscConfig+0x240>)
 80033f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80033fa:	f003 0302 	and.w	r3, r3, #2
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d0f0      	beq.n	80033e4 <HAL_RCC_OscConfig+0x200>
 8003402:	e01b      	b.n	800343c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003404:	4b09      	ldr	r3, [pc, #36]	@ (800342c <HAL_RCC_OscConfig+0x248>)
 8003406:	2200      	movs	r2, #0
 8003408:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800340a:	f7ff fc47 	bl	8002c9c <HAL_GetTick>
 800340e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003410:	e00e      	b.n	8003430 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003412:	f7ff fc43 	bl	8002c9c <HAL_GetTick>
 8003416:	4602      	mov	r2, r0
 8003418:	693b      	ldr	r3, [r7, #16]
 800341a:	1ad3      	subs	r3, r2, r3
 800341c:	2b02      	cmp	r3, #2
 800341e:	d907      	bls.n	8003430 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003420:	2303      	movs	r3, #3
 8003422:	e150      	b.n	80036c6 <HAL_RCC_OscConfig+0x4e2>
 8003424:	40023800 	.word	0x40023800
 8003428:	42470000 	.word	0x42470000
 800342c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003430:	4b88      	ldr	r3, [pc, #544]	@ (8003654 <HAL_RCC_OscConfig+0x470>)
 8003432:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003434:	f003 0302 	and.w	r3, r3, #2
 8003438:	2b00      	cmp	r3, #0
 800343a:	d1ea      	bne.n	8003412 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f003 0304 	and.w	r3, r3, #4
 8003444:	2b00      	cmp	r3, #0
 8003446:	f000 8097 	beq.w	8003578 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800344a:	2300      	movs	r3, #0
 800344c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800344e:	4b81      	ldr	r3, [pc, #516]	@ (8003654 <HAL_RCC_OscConfig+0x470>)
 8003450:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003452:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003456:	2b00      	cmp	r3, #0
 8003458:	d10f      	bne.n	800347a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800345a:	2300      	movs	r3, #0
 800345c:	60bb      	str	r3, [r7, #8]
 800345e:	4b7d      	ldr	r3, [pc, #500]	@ (8003654 <HAL_RCC_OscConfig+0x470>)
 8003460:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003462:	4a7c      	ldr	r2, [pc, #496]	@ (8003654 <HAL_RCC_OscConfig+0x470>)
 8003464:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003468:	6413      	str	r3, [r2, #64]	@ 0x40
 800346a:	4b7a      	ldr	r3, [pc, #488]	@ (8003654 <HAL_RCC_OscConfig+0x470>)
 800346c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800346e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003472:	60bb      	str	r3, [r7, #8]
 8003474:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003476:	2301      	movs	r3, #1
 8003478:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800347a:	4b77      	ldr	r3, [pc, #476]	@ (8003658 <HAL_RCC_OscConfig+0x474>)
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003482:	2b00      	cmp	r3, #0
 8003484:	d118      	bne.n	80034b8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003486:	4b74      	ldr	r3, [pc, #464]	@ (8003658 <HAL_RCC_OscConfig+0x474>)
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	4a73      	ldr	r2, [pc, #460]	@ (8003658 <HAL_RCC_OscConfig+0x474>)
 800348c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003490:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003492:	f7ff fc03 	bl	8002c9c <HAL_GetTick>
 8003496:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003498:	e008      	b.n	80034ac <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800349a:	f7ff fbff 	bl	8002c9c <HAL_GetTick>
 800349e:	4602      	mov	r2, r0
 80034a0:	693b      	ldr	r3, [r7, #16]
 80034a2:	1ad3      	subs	r3, r2, r3
 80034a4:	2b02      	cmp	r3, #2
 80034a6:	d901      	bls.n	80034ac <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80034a8:	2303      	movs	r3, #3
 80034aa:	e10c      	b.n	80036c6 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034ac:	4b6a      	ldr	r3, [pc, #424]	@ (8003658 <HAL_RCC_OscConfig+0x474>)
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d0f0      	beq.n	800349a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	689b      	ldr	r3, [r3, #8]
 80034bc:	2b01      	cmp	r3, #1
 80034be:	d106      	bne.n	80034ce <HAL_RCC_OscConfig+0x2ea>
 80034c0:	4b64      	ldr	r3, [pc, #400]	@ (8003654 <HAL_RCC_OscConfig+0x470>)
 80034c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034c4:	4a63      	ldr	r2, [pc, #396]	@ (8003654 <HAL_RCC_OscConfig+0x470>)
 80034c6:	f043 0301 	orr.w	r3, r3, #1
 80034ca:	6713      	str	r3, [r2, #112]	@ 0x70
 80034cc:	e01c      	b.n	8003508 <HAL_RCC_OscConfig+0x324>
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	689b      	ldr	r3, [r3, #8]
 80034d2:	2b05      	cmp	r3, #5
 80034d4:	d10c      	bne.n	80034f0 <HAL_RCC_OscConfig+0x30c>
 80034d6:	4b5f      	ldr	r3, [pc, #380]	@ (8003654 <HAL_RCC_OscConfig+0x470>)
 80034d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034da:	4a5e      	ldr	r2, [pc, #376]	@ (8003654 <HAL_RCC_OscConfig+0x470>)
 80034dc:	f043 0304 	orr.w	r3, r3, #4
 80034e0:	6713      	str	r3, [r2, #112]	@ 0x70
 80034e2:	4b5c      	ldr	r3, [pc, #368]	@ (8003654 <HAL_RCC_OscConfig+0x470>)
 80034e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034e6:	4a5b      	ldr	r2, [pc, #364]	@ (8003654 <HAL_RCC_OscConfig+0x470>)
 80034e8:	f043 0301 	orr.w	r3, r3, #1
 80034ec:	6713      	str	r3, [r2, #112]	@ 0x70
 80034ee:	e00b      	b.n	8003508 <HAL_RCC_OscConfig+0x324>
 80034f0:	4b58      	ldr	r3, [pc, #352]	@ (8003654 <HAL_RCC_OscConfig+0x470>)
 80034f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034f4:	4a57      	ldr	r2, [pc, #348]	@ (8003654 <HAL_RCC_OscConfig+0x470>)
 80034f6:	f023 0301 	bic.w	r3, r3, #1
 80034fa:	6713      	str	r3, [r2, #112]	@ 0x70
 80034fc:	4b55      	ldr	r3, [pc, #340]	@ (8003654 <HAL_RCC_OscConfig+0x470>)
 80034fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003500:	4a54      	ldr	r2, [pc, #336]	@ (8003654 <HAL_RCC_OscConfig+0x470>)
 8003502:	f023 0304 	bic.w	r3, r3, #4
 8003506:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	689b      	ldr	r3, [r3, #8]
 800350c:	2b00      	cmp	r3, #0
 800350e:	d015      	beq.n	800353c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003510:	f7ff fbc4 	bl	8002c9c <HAL_GetTick>
 8003514:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003516:	e00a      	b.n	800352e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003518:	f7ff fbc0 	bl	8002c9c <HAL_GetTick>
 800351c:	4602      	mov	r2, r0
 800351e:	693b      	ldr	r3, [r7, #16]
 8003520:	1ad3      	subs	r3, r2, r3
 8003522:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003526:	4293      	cmp	r3, r2
 8003528:	d901      	bls.n	800352e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800352a:	2303      	movs	r3, #3
 800352c:	e0cb      	b.n	80036c6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800352e:	4b49      	ldr	r3, [pc, #292]	@ (8003654 <HAL_RCC_OscConfig+0x470>)
 8003530:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003532:	f003 0302 	and.w	r3, r3, #2
 8003536:	2b00      	cmp	r3, #0
 8003538:	d0ee      	beq.n	8003518 <HAL_RCC_OscConfig+0x334>
 800353a:	e014      	b.n	8003566 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800353c:	f7ff fbae 	bl	8002c9c <HAL_GetTick>
 8003540:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003542:	e00a      	b.n	800355a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003544:	f7ff fbaa 	bl	8002c9c <HAL_GetTick>
 8003548:	4602      	mov	r2, r0
 800354a:	693b      	ldr	r3, [r7, #16]
 800354c:	1ad3      	subs	r3, r2, r3
 800354e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003552:	4293      	cmp	r3, r2
 8003554:	d901      	bls.n	800355a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003556:	2303      	movs	r3, #3
 8003558:	e0b5      	b.n	80036c6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800355a:	4b3e      	ldr	r3, [pc, #248]	@ (8003654 <HAL_RCC_OscConfig+0x470>)
 800355c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800355e:	f003 0302 	and.w	r3, r3, #2
 8003562:	2b00      	cmp	r3, #0
 8003564:	d1ee      	bne.n	8003544 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003566:	7dfb      	ldrb	r3, [r7, #23]
 8003568:	2b01      	cmp	r3, #1
 800356a:	d105      	bne.n	8003578 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800356c:	4b39      	ldr	r3, [pc, #228]	@ (8003654 <HAL_RCC_OscConfig+0x470>)
 800356e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003570:	4a38      	ldr	r2, [pc, #224]	@ (8003654 <HAL_RCC_OscConfig+0x470>)
 8003572:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003576:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	699b      	ldr	r3, [r3, #24]
 800357c:	2b00      	cmp	r3, #0
 800357e:	f000 80a1 	beq.w	80036c4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003582:	4b34      	ldr	r3, [pc, #208]	@ (8003654 <HAL_RCC_OscConfig+0x470>)
 8003584:	689b      	ldr	r3, [r3, #8]
 8003586:	f003 030c 	and.w	r3, r3, #12
 800358a:	2b08      	cmp	r3, #8
 800358c:	d05c      	beq.n	8003648 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	699b      	ldr	r3, [r3, #24]
 8003592:	2b02      	cmp	r3, #2
 8003594:	d141      	bne.n	800361a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003596:	4b31      	ldr	r3, [pc, #196]	@ (800365c <HAL_RCC_OscConfig+0x478>)
 8003598:	2200      	movs	r2, #0
 800359a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800359c:	f7ff fb7e 	bl	8002c9c <HAL_GetTick>
 80035a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035a2:	e008      	b.n	80035b6 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80035a4:	f7ff fb7a 	bl	8002c9c <HAL_GetTick>
 80035a8:	4602      	mov	r2, r0
 80035aa:	693b      	ldr	r3, [r7, #16]
 80035ac:	1ad3      	subs	r3, r2, r3
 80035ae:	2b02      	cmp	r3, #2
 80035b0:	d901      	bls.n	80035b6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80035b2:	2303      	movs	r3, #3
 80035b4:	e087      	b.n	80036c6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035b6:	4b27      	ldr	r3, [pc, #156]	@ (8003654 <HAL_RCC_OscConfig+0x470>)
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d1f0      	bne.n	80035a4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	69da      	ldr	r2, [r3, #28]
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	6a1b      	ldr	r3, [r3, #32]
 80035ca:	431a      	orrs	r2, r3
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035d0:	019b      	lsls	r3, r3, #6
 80035d2:	431a      	orrs	r2, r3
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035d8:	085b      	lsrs	r3, r3, #1
 80035da:	3b01      	subs	r3, #1
 80035dc:	041b      	lsls	r3, r3, #16
 80035de:	431a      	orrs	r2, r3
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035e4:	061b      	lsls	r3, r3, #24
 80035e6:	491b      	ldr	r1, [pc, #108]	@ (8003654 <HAL_RCC_OscConfig+0x470>)
 80035e8:	4313      	orrs	r3, r2
 80035ea:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80035ec:	4b1b      	ldr	r3, [pc, #108]	@ (800365c <HAL_RCC_OscConfig+0x478>)
 80035ee:	2201      	movs	r2, #1
 80035f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035f2:	f7ff fb53 	bl	8002c9c <HAL_GetTick>
 80035f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80035f8:	e008      	b.n	800360c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80035fa:	f7ff fb4f 	bl	8002c9c <HAL_GetTick>
 80035fe:	4602      	mov	r2, r0
 8003600:	693b      	ldr	r3, [r7, #16]
 8003602:	1ad3      	subs	r3, r2, r3
 8003604:	2b02      	cmp	r3, #2
 8003606:	d901      	bls.n	800360c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003608:	2303      	movs	r3, #3
 800360a:	e05c      	b.n	80036c6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800360c:	4b11      	ldr	r3, [pc, #68]	@ (8003654 <HAL_RCC_OscConfig+0x470>)
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003614:	2b00      	cmp	r3, #0
 8003616:	d0f0      	beq.n	80035fa <HAL_RCC_OscConfig+0x416>
 8003618:	e054      	b.n	80036c4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800361a:	4b10      	ldr	r3, [pc, #64]	@ (800365c <HAL_RCC_OscConfig+0x478>)
 800361c:	2200      	movs	r2, #0
 800361e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003620:	f7ff fb3c 	bl	8002c9c <HAL_GetTick>
 8003624:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003626:	e008      	b.n	800363a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003628:	f7ff fb38 	bl	8002c9c <HAL_GetTick>
 800362c:	4602      	mov	r2, r0
 800362e:	693b      	ldr	r3, [r7, #16]
 8003630:	1ad3      	subs	r3, r2, r3
 8003632:	2b02      	cmp	r3, #2
 8003634:	d901      	bls.n	800363a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003636:	2303      	movs	r3, #3
 8003638:	e045      	b.n	80036c6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800363a:	4b06      	ldr	r3, [pc, #24]	@ (8003654 <HAL_RCC_OscConfig+0x470>)
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003642:	2b00      	cmp	r3, #0
 8003644:	d1f0      	bne.n	8003628 <HAL_RCC_OscConfig+0x444>
 8003646:	e03d      	b.n	80036c4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	699b      	ldr	r3, [r3, #24]
 800364c:	2b01      	cmp	r3, #1
 800364e:	d107      	bne.n	8003660 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003650:	2301      	movs	r3, #1
 8003652:	e038      	b.n	80036c6 <HAL_RCC_OscConfig+0x4e2>
 8003654:	40023800 	.word	0x40023800
 8003658:	40007000 	.word	0x40007000
 800365c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003660:	4b1b      	ldr	r3, [pc, #108]	@ (80036d0 <HAL_RCC_OscConfig+0x4ec>)
 8003662:	685b      	ldr	r3, [r3, #4]
 8003664:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	699b      	ldr	r3, [r3, #24]
 800366a:	2b01      	cmp	r3, #1
 800366c:	d028      	beq.n	80036c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003678:	429a      	cmp	r2, r3
 800367a:	d121      	bne.n	80036c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003686:	429a      	cmp	r2, r3
 8003688:	d11a      	bne.n	80036c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800368a:	68fa      	ldr	r2, [r7, #12]
 800368c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003690:	4013      	ands	r3, r2
 8003692:	687a      	ldr	r2, [r7, #4]
 8003694:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003696:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003698:	4293      	cmp	r3, r2
 800369a:	d111      	bne.n	80036c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036a6:	085b      	lsrs	r3, r3, #1
 80036a8:	3b01      	subs	r3, #1
 80036aa:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80036ac:	429a      	cmp	r2, r3
 80036ae:	d107      	bne.n	80036c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036ba:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80036bc:	429a      	cmp	r2, r3
 80036be:	d001      	beq.n	80036c4 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80036c0:	2301      	movs	r3, #1
 80036c2:	e000      	b.n	80036c6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80036c4:	2300      	movs	r3, #0
}
 80036c6:	4618      	mov	r0, r3
 80036c8:	3718      	adds	r7, #24
 80036ca:	46bd      	mov	sp, r7
 80036cc:	bd80      	pop	{r7, pc}
 80036ce:	bf00      	nop
 80036d0:	40023800 	.word	0x40023800

080036d4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80036d4:	b580      	push	{r7, lr}
 80036d6:	b084      	sub	sp, #16
 80036d8:	af00      	add	r7, sp, #0
 80036da:	6078      	str	r0, [r7, #4]
 80036dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d101      	bne.n	80036e8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80036e4:	2301      	movs	r3, #1
 80036e6:	e0cc      	b.n	8003882 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80036e8:	4b68      	ldr	r3, [pc, #416]	@ (800388c <HAL_RCC_ClockConfig+0x1b8>)
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f003 0307 	and.w	r3, r3, #7
 80036f0:	683a      	ldr	r2, [r7, #0]
 80036f2:	429a      	cmp	r2, r3
 80036f4:	d90c      	bls.n	8003710 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036f6:	4b65      	ldr	r3, [pc, #404]	@ (800388c <HAL_RCC_ClockConfig+0x1b8>)
 80036f8:	683a      	ldr	r2, [r7, #0]
 80036fa:	b2d2      	uxtb	r2, r2
 80036fc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80036fe:	4b63      	ldr	r3, [pc, #396]	@ (800388c <HAL_RCC_ClockConfig+0x1b8>)
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f003 0307 	and.w	r3, r3, #7
 8003706:	683a      	ldr	r2, [r7, #0]
 8003708:	429a      	cmp	r2, r3
 800370a:	d001      	beq.n	8003710 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800370c:	2301      	movs	r3, #1
 800370e:	e0b8      	b.n	8003882 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	f003 0302 	and.w	r3, r3, #2
 8003718:	2b00      	cmp	r3, #0
 800371a:	d020      	beq.n	800375e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	f003 0304 	and.w	r3, r3, #4
 8003724:	2b00      	cmp	r3, #0
 8003726:	d005      	beq.n	8003734 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003728:	4b59      	ldr	r3, [pc, #356]	@ (8003890 <HAL_RCC_ClockConfig+0x1bc>)
 800372a:	689b      	ldr	r3, [r3, #8]
 800372c:	4a58      	ldr	r2, [pc, #352]	@ (8003890 <HAL_RCC_ClockConfig+0x1bc>)
 800372e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003732:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	f003 0308 	and.w	r3, r3, #8
 800373c:	2b00      	cmp	r3, #0
 800373e:	d005      	beq.n	800374c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003740:	4b53      	ldr	r3, [pc, #332]	@ (8003890 <HAL_RCC_ClockConfig+0x1bc>)
 8003742:	689b      	ldr	r3, [r3, #8]
 8003744:	4a52      	ldr	r2, [pc, #328]	@ (8003890 <HAL_RCC_ClockConfig+0x1bc>)
 8003746:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800374a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800374c:	4b50      	ldr	r3, [pc, #320]	@ (8003890 <HAL_RCC_ClockConfig+0x1bc>)
 800374e:	689b      	ldr	r3, [r3, #8]
 8003750:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	689b      	ldr	r3, [r3, #8]
 8003758:	494d      	ldr	r1, [pc, #308]	@ (8003890 <HAL_RCC_ClockConfig+0x1bc>)
 800375a:	4313      	orrs	r3, r2
 800375c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f003 0301 	and.w	r3, r3, #1
 8003766:	2b00      	cmp	r3, #0
 8003768:	d044      	beq.n	80037f4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	685b      	ldr	r3, [r3, #4]
 800376e:	2b01      	cmp	r3, #1
 8003770:	d107      	bne.n	8003782 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003772:	4b47      	ldr	r3, [pc, #284]	@ (8003890 <HAL_RCC_ClockConfig+0x1bc>)
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800377a:	2b00      	cmp	r3, #0
 800377c:	d119      	bne.n	80037b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800377e:	2301      	movs	r3, #1
 8003780:	e07f      	b.n	8003882 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	685b      	ldr	r3, [r3, #4]
 8003786:	2b02      	cmp	r3, #2
 8003788:	d003      	beq.n	8003792 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800378e:	2b03      	cmp	r3, #3
 8003790:	d107      	bne.n	80037a2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003792:	4b3f      	ldr	r3, [pc, #252]	@ (8003890 <HAL_RCC_ClockConfig+0x1bc>)
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800379a:	2b00      	cmp	r3, #0
 800379c:	d109      	bne.n	80037b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800379e:	2301      	movs	r3, #1
 80037a0:	e06f      	b.n	8003882 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037a2:	4b3b      	ldr	r3, [pc, #236]	@ (8003890 <HAL_RCC_ClockConfig+0x1bc>)
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f003 0302 	and.w	r3, r3, #2
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d101      	bne.n	80037b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80037ae:	2301      	movs	r3, #1
 80037b0:	e067      	b.n	8003882 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80037b2:	4b37      	ldr	r3, [pc, #220]	@ (8003890 <HAL_RCC_ClockConfig+0x1bc>)
 80037b4:	689b      	ldr	r3, [r3, #8]
 80037b6:	f023 0203 	bic.w	r2, r3, #3
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	685b      	ldr	r3, [r3, #4]
 80037be:	4934      	ldr	r1, [pc, #208]	@ (8003890 <HAL_RCC_ClockConfig+0x1bc>)
 80037c0:	4313      	orrs	r3, r2
 80037c2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80037c4:	f7ff fa6a 	bl	8002c9c <HAL_GetTick>
 80037c8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037ca:	e00a      	b.n	80037e2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80037cc:	f7ff fa66 	bl	8002c9c <HAL_GetTick>
 80037d0:	4602      	mov	r2, r0
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	1ad3      	subs	r3, r2, r3
 80037d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80037da:	4293      	cmp	r3, r2
 80037dc:	d901      	bls.n	80037e2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80037de:	2303      	movs	r3, #3
 80037e0:	e04f      	b.n	8003882 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037e2:	4b2b      	ldr	r3, [pc, #172]	@ (8003890 <HAL_RCC_ClockConfig+0x1bc>)
 80037e4:	689b      	ldr	r3, [r3, #8]
 80037e6:	f003 020c 	and.w	r2, r3, #12
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	685b      	ldr	r3, [r3, #4]
 80037ee:	009b      	lsls	r3, r3, #2
 80037f0:	429a      	cmp	r2, r3
 80037f2:	d1eb      	bne.n	80037cc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80037f4:	4b25      	ldr	r3, [pc, #148]	@ (800388c <HAL_RCC_ClockConfig+0x1b8>)
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f003 0307 	and.w	r3, r3, #7
 80037fc:	683a      	ldr	r2, [r7, #0]
 80037fe:	429a      	cmp	r2, r3
 8003800:	d20c      	bcs.n	800381c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003802:	4b22      	ldr	r3, [pc, #136]	@ (800388c <HAL_RCC_ClockConfig+0x1b8>)
 8003804:	683a      	ldr	r2, [r7, #0]
 8003806:	b2d2      	uxtb	r2, r2
 8003808:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800380a:	4b20      	ldr	r3, [pc, #128]	@ (800388c <HAL_RCC_ClockConfig+0x1b8>)
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f003 0307 	and.w	r3, r3, #7
 8003812:	683a      	ldr	r2, [r7, #0]
 8003814:	429a      	cmp	r2, r3
 8003816:	d001      	beq.n	800381c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003818:	2301      	movs	r3, #1
 800381a:	e032      	b.n	8003882 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	f003 0304 	and.w	r3, r3, #4
 8003824:	2b00      	cmp	r3, #0
 8003826:	d008      	beq.n	800383a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003828:	4b19      	ldr	r3, [pc, #100]	@ (8003890 <HAL_RCC_ClockConfig+0x1bc>)
 800382a:	689b      	ldr	r3, [r3, #8]
 800382c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	68db      	ldr	r3, [r3, #12]
 8003834:	4916      	ldr	r1, [pc, #88]	@ (8003890 <HAL_RCC_ClockConfig+0x1bc>)
 8003836:	4313      	orrs	r3, r2
 8003838:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f003 0308 	and.w	r3, r3, #8
 8003842:	2b00      	cmp	r3, #0
 8003844:	d009      	beq.n	800385a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003846:	4b12      	ldr	r3, [pc, #72]	@ (8003890 <HAL_RCC_ClockConfig+0x1bc>)
 8003848:	689b      	ldr	r3, [r3, #8]
 800384a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	691b      	ldr	r3, [r3, #16]
 8003852:	00db      	lsls	r3, r3, #3
 8003854:	490e      	ldr	r1, [pc, #56]	@ (8003890 <HAL_RCC_ClockConfig+0x1bc>)
 8003856:	4313      	orrs	r3, r2
 8003858:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800385a:	f000 f821 	bl	80038a0 <HAL_RCC_GetSysClockFreq>
 800385e:	4602      	mov	r2, r0
 8003860:	4b0b      	ldr	r3, [pc, #44]	@ (8003890 <HAL_RCC_ClockConfig+0x1bc>)
 8003862:	689b      	ldr	r3, [r3, #8]
 8003864:	091b      	lsrs	r3, r3, #4
 8003866:	f003 030f 	and.w	r3, r3, #15
 800386a:	490a      	ldr	r1, [pc, #40]	@ (8003894 <HAL_RCC_ClockConfig+0x1c0>)
 800386c:	5ccb      	ldrb	r3, [r1, r3]
 800386e:	fa22 f303 	lsr.w	r3, r2, r3
 8003872:	4a09      	ldr	r2, [pc, #36]	@ (8003898 <HAL_RCC_ClockConfig+0x1c4>)
 8003874:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003876:	4b09      	ldr	r3, [pc, #36]	@ (800389c <HAL_RCC_ClockConfig+0x1c8>)
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	4618      	mov	r0, r3
 800387c:	f7ff f8fa 	bl	8002a74 <HAL_InitTick>

  return HAL_OK;
 8003880:	2300      	movs	r3, #0
}
 8003882:	4618      	mov	r0, r3
 8003884:	3710      	adds	r7, #16
 8003886:	46bd      	mov	sp, r7
 8003888:	bd80      	pop	{r7, pc}
 800388a:	bf00      	nop
 800388c:	40023c00 	.word	0x40023c00
 8003890:	40023800 	.word	0x40023800
 8003894:	080049b0 	.word	0x080049b0
 8003898:	20000010 	.word	0x20000010
 800389c:	20000014 	.word	0x20000014

080038a0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80038a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80038a4:	b094      	sub	sp, #80	@ 0x50
 80038a6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80038a8:	2300      	movs	r3, #0
 80038aa:	647b      	str	r3, [r7, #68]	@ 0x44
 80038ac:	2300      	movs	r3, #0
 80038ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80038b0:	2300      	movs	r3, #0
 80038b2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80038b4:	2300      	movs	r3, #0
 80038b6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80038b8:	4b79      	ldr	r3, [pc, #484]	@ (8003aa0 <HAL_RCC_GetSysClockFreq+0x200>)
 80038ba:	689b      	ldr	r3, [r3, #8]
 80038bc:	f003 030c 	and.w	r3, r3, #12
 80038c0:	2b08      	cmp	r3, #8
 80038c2:	d00d      	beq.n	80038e0 <HAL_RCC_GetSysClockFreq+0x40>
 80038c4:	2b08      	cmp	r3, #8
 80038c6:	f200 80e1 	bhi.w	8003a8c <HAL_RCC_GetSysClockFreq+0x1ec>
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d002      	beq.n	80038d4 <HAL_RCC_GetSysClockFreq+0x34>
 80038ce:	2b04      	cmp	r3, #4
 80038d0:	d003      	beq.n	80038da <HAL_RCC_GetSysClockFreq+0x3a>
 80038d2:	e0db      	b.n	8003a8c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80038d4:	4b73      	ldr	r3, [pc, #460]	@ (8003aa4 <HAL_RCC_GetSysClockFreq+0x204>)
 80038d6:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 80038d8:	e0db      	b.n	8003a92 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80038da:	4b73      	ldr	r3, [pc, #460]	@ (8003aa8 <HAL_RCC_GetSysClockFreq+0x208>)
 80038dc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80038de:	e0d8      	b.n	8003a92 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80038e0:	4b6f      	ldr	r3, [pc, #444]	@ (8003aa0 <HAL_RCC_GetSysClockFreq+0x200>)
 80038e2:	685b      	ldr	r3, [r3, #4]
 80038e4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80038e8:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80038ea:	4b6d      	ldr	r3, [pc, #436]	@ (8003aa0 <HAL_RCC_GetSysClockFreq+0x200>)
 80038ec:	685b      	ldr	r3, [r3, #4]
 80038ee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d063      	beq.n	80039be <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80038f6:	4b6a      	ldr	r3, [pc, #424]	@ (8003aa0 <HAL_RCC_GetSysClockFreq+0x200>)
 80038f8:	685b      	ldr	r3, [r3, #4]
 80038fa:	099b      	lsrs	r3, r3, #6
 80038fc:	2200      	movs	r2, #0
 80038fe:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003900:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003902:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003904:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003908:	633b      	str	r3, [r7, #48]	@ 0x30
 800390a:	2300      	movs	r3, #0
 800390c:	637b      	str	r3, [r7, #52]	@ 0x34
 800390e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003912:	4622      	mov	r2, r4
 8003914:	462b      	mov	r3, r5
 8003916:	f04f 0000 	mov.w	r0, #0
 800391a:	f04f 0100 	mov.w	r1, #0
 800391e:	0159      	lsls	r1, r3, #5
 8003920:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003924:	0150      	lsls	r0, r2, #5
 8003926:	4602      	mov	r2, r0
 8003928:	460b      	mov	r3, r1
 800392a:	4621      	mov	r1, r4
 800392c:	1a51      	subs	r1, r2, r1
 800392e:	6139      	str	r1, [r7, #16]
 8003930:	4629      	mov	r1, r5
 8003932:	eb63 0301 	sbc.w	r3, r3, r1
 8003936:	617b      	str	r3, [r7, #20]
 8003938:	f04f 0200 	mov.w	r2, #0
 800393c:	f04f 0300 	mov.w	r3, #0
 8003940:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003944:	4659      	mov	r1, fp
 8003946:	018b      	lsls	r3, r1, #6
 8003948:	4651      	mov	r1, sl
 800394a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800394e:	4651      	mov	r1, sl
 8003950:	018a      	lsls	r2, r1, #6
 8003952:	4651      	mov	r1, sl
 8003954:	ebb2 0801 	subs.w	r8, r2, r1
 8003958:	4659      	mov	r1, fp
 800395a:	eb63 0901 	sbc.w	r9, r3, r1
 800395e:	f04f 0200 	mov.w	r2, #0
 8003962:	f04f 0300 	mov.w	r3, #0
 8003966:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800396a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800396e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003972:	4690      	mov	r8, r2
 8003974:	4699      	mov	r9, r3
 8003976:	4623      	mov	r3, r4
 8003978:	eb18 0303 	adds.w	r3, r8, r3
 800397c:	60bb      	str	r3, [r7, #8]
 800397e:	462b      	mov	r3, r5
 8003980:	eb49 0303 	adc.w	r3, r9, r3
 8003984:	60fb      	str	r3, [r7, #12]
 8003986:	f04f 0200 	mov.w	r2, #0
 800398a:	f04f 0300 	mov.w	r3, #0
 800398e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003992:	4629      	mov	r1, r5
 8003994:	024b      	lsls	r3, r1, #9
 8003996:	4621      	mov	r1, r4
 8003998:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800399c:	4621      	mov	r1, r4
 800399e:	024a      	lsls	r2, r1, #9
 80039a0:	4610      	mov	r0, r2
 80039a2:	4619      	mov	r1, r3
 80039a4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80039a6:	2200      	movs	r2, #0
 80039a8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80039aa:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80039ac:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80039b0:	f7fc fc0e 	bl	80001d0 <__aeabi_uldivmod>
 80039b4:	4602      	mov	r2, r0
 80039b6:	460b      	mov	r3, r1
 80039b8:	4613      	mov	r3, r2
 80039ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80039bc:	e058      	b.n	8003a70 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80039be:	4b38      	ldr	r3, [pc, #224]	@ (8003aa0 <HAL_RCC_GetSysClockFreq+0x200>)
 80039c0:	685b      	ldr	r3, [r3, #4]
 80039c2:	099b      	lsrs	r3, r3, #6
 80039c4:	2200      	movs	r2, #0
 80039c6:	4618      	mov	r0, r3
 80039c8:	4611      	mov	r1, r2
 80039ca:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80039ce:	623b      	str	r3, [r7, #32]
 80039d0:	2300      	movs	r3, #0
 80039d2:	627b      	str	r3, [r7, #36]	@ 0x24
 80039d4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80039d8:	4642      	mov	r2, r8
 80039da:	464b      	mov	r3, r9
 80039dc:	f04f 0000 	mov.w	r0, #0
 80039e0:	f04f 0100 	mov.w	r1, #0
 80039e4:	0159      	lsls	r1, r3, #5
 80039e6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80039ea:	0150      	lsls	r0, r2, #5
 80039ec:	4602      	mov	r2, r0
 80039ee:	460b      	mov	r3, r1
 80039f0:	4641      	mov	r1, r8
 80039f2:	ebb2 0a01 	subs.w	sl, r2, r1
 80039f6:	4649      	mov	r1, r9
 80039f8:	eb63 0b01 	sbc.w	fp, r3, r1
 80039fc:	f04f 0200 	mov.w	r2, #0
 8003a00:	f04f 0300 	mov.w	r3, #0
 8003a04:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003a08:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003a0c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003a10:	ebb2 040a 	subs.w	r4, r2, sl
 8003a14:	eb63 050b 	sbc.w	r5, r3, fp
 8003a18:	f04f 0200 	mov.w	r2, #0
 8003a1c:	f04f 0300 	mov.w	r3, #0
 8003a20:	00eb      	lsls	r3, r5, #3
 8003a22:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003a26:	00e2      	lsls	r2, r4, #3
 8003a28:	4614      	mov	r4, r2
 8003a2a:	461d      	mov	r5, r3
 8003a2c:	4643      	mov	r3, r8
 8003a2e:	18e3      	adds	r3, r4, r3
 8003a30:	603b      	str	r3, [r7, #0]
 8003a32:	464b      	mov	r3, r9
 8003a34:	eb45 0303 	adc.w	r3, r5, r3
 8003a38:	607b      	str	r3, [r7, #4]
 8003a3a:	f04f 0200 	mov.w	r2, #0
 8003a3e:	f04f 0300 	mov.w	r3, #0
 8003a42:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003a46:	4629      	mov	r1, r5
 8003a48:	028b      	lsls	r3, r1, #10
 8003a4a:	4621      	mov	r1, r4
 8003a4c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003a50:	4621      	mov	r1, r4
 8003a52:	028a      	lsls	r2, r1, #10
 8003a54:	4610      	mov	r0, r2
 8003a56:	4619      	mov	r1, r3
 8003a58:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	61bb      	str	r3, [r7, #24]
 8003a5e:	61fa      	str	r2, [r7, #28]
 8003a60:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003a64:	f7fc fbb4 	bl	80001d0 <__aeabi_uldivmod>
 8003a68:	4602      	mov	r2, r0
 8003a6a:	460b      	mov	r3, r1
 8003a6c:	4613      	mov	r3, r2
 8003a6e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003a70:	4b0b      	ldr	r3, [pc, #44]	@ (8003aa0 <HAL_RCC_GetSysClockFreq+0x200>)
 8003a72:	685b      	ldr	r3, [r3, #4]
 8003a74:	0c1b      	lsrs	r3, r3, #16
 8003a76:	f003 0303 	and.w	r3, r3, #3
 8003a7a:	3301      	adds	r3, #1
 8003a7c:	005b      	lsls	r3, r3, #1
 8003a7e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 8003a80:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003a82:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003a84:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a88:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003a8a:	e002      	b.n	8003a92 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003a8c:	4b05      	ldr	r3, [pc, #20]	@ (8003aa4 <HAL_RCC_GetSysClockFreq+0x204>)
 8003a8e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003a90:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003a92:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003a94:	4618      	mov	r0, r3
 8003a96:	3750      	adds	r7, #80	@ 0x50
 8003a98:	46bd      	mov	sp, r7
 8003a9a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003a9e:	bf00      	nop
 8003aa0:	40023800 	.word	0x40023800
 8003aa4:	00f42400 	.word	0x00f42400
 8003aa8:	007a1200 	.word	0x007a1200

08003aac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003aac:	b480      	push	{r7}
 8003aae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003ab0:	4b03      	ldr	r3, [pc, #12]	@ (8003ac0 <HAL_RCC_GetHCLKFreq+0x14>)
 8003ab2:	681b      	ldr	r3, [r3, #0]
}
 8003ab4:	4618      	mov	r0, r3
 8003ab6:	46bd      	mov	sp, r7
 8003ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003abc:	4770      	bx	lr
 8003abe:	bf00      	nop
 8003ac0:	20000010 	.word	0x20000010

08003ac4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003ac4:	b580      	push	{r7, lr}
 8003ac6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003ac8:	f7ff fff0 	bl	8003aac <HAL_RCC_GetHCLKFreq>
 8003acc:	4602      	mov	r2, r0
 8003ace:	4b05      	ldr	r3, [pc, #20]	@ (8003ae4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003ad0:	689b      	ldr	r3, [r3, #8]
 8003ad2:	0a9b      	lsrs	r3, r3, #10
 8003ad4:	f003 0307 	and.w	r3, r3, #7
 8003ad8:	4903      	ldr	r1, [pc, #12]	@ (8003ae8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003ada:	5ccb      	ldrb	r3, [r1, r3]
 8003adc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003ae0:	4618      	mov	r0, r3
 8003ae2:	bd80      	pop	{r7, pc}
 8003ae4:	40023800 	.word	0x40023800
 8003ae8:	080049c0 	.word	0x080049c0

08003aec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003aec:	b580      	push	{r7, lr}
 8003aee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003af0:	f7ff ffdc 	bl	8003aac <HAL_RCC_GetHCLKFreq>
 8003af4:	4602      	mov	r2, r0
 8003af6:	4b05      	ldr	r3, [pc, #20]	@ (8003b0c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003af8:	689b      	ldr	r3, [r3, #8]
 8003afa:	0b5b      	lsrs	r3, r3, #13
 8003afc:	f003 0307 	and.w	r3, r3, #7
 8003b00:	4903      	ldr	r1, [pc, #12]	@ (8003b10 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003b02:	5ccb      	ldrb	r3, [r1, r3]
 8003b04:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003b08:	4618      	mov	r0, r3
 8003b0a:	bd80      	pop	{r7, pc}
 8003b0c:	40023800 	.word	0x40023800
 8003b10:	080049c0 	.word	0x080049c0

08003b14 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003b14:	b480      	push	{r7}
 8003b16:	b083      	sub	sp, #12
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	6078      	str	r0, [r7, #4]
 8003b1c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	220f      	movs	r2, #15
 8003b22:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003b24:	4b12      	ldr	r3, [pc, #72]	@ (8003b70 <HAL_RCC_GetClockConfig+0x5c>)
 8003b26:	689b      	ldr	r3, [r3, #8]
 8003b28:	f003 0203 	and.w	r2, r3, #3
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003b30:	4b0f      	ldr	r3, [pc, #60]	@ (8003b70 <HAL_RCC_GetClockConfig+0x5c>)
 8003b32:	689b      	ldr	r3, [r3, #8]
 8003b34:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003b3c:	4b0c      	ldr	r3, [pc, #48]	@ (8003b70 <HAL_RCC_GetClockConfig+0x5c>)
 8003b3e:	689b      	ldr	r3, [r3, #8]
 8003b40:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8003b48:	4b09      	ldr	r3, [pc, #36]	@ (8003b70 <HAL_RCC_GetClockConfig+0x5c>)
 8003b4a:	689b      	ldr	r3, [r3, #8]
 8003b4c:	08db      	lsrs	r3, r3, #3
 8003b4e:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003b56:	4b07      	ldr	r3, [pc, #28]	@ (8003b74 <HAL_RCC_GetClockConfig+0x60>)
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f003 0207 	and.w	r2, r3, #7
 8003b5e:	683b      	ldr	r3, [r7, #0]
 8003b60:	601a      	str	r2, [r3, #0]
}
 8003b62:	bf00      	nop
 8003b64:	370c      	adds	r7, #12
 8003b66:	46bd      	mov	sp, r7
 8003b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b6c:	4770      	bx	lr
 8003b6e:	bf00      	nop
 8003b70:	40023800 	.word	0x40023800
 8003b74:	40023c00 	.word	0x40023c00

08003b78 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003b78:	b580      	push	{r7, lr}
 8003b7a:	b082      	sub	sp, #8
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d101      	bne.n	8003b8a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003b86:	2301      	movs	r3, #1
 8003b88:	e041      	b.n	8003c0e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003b90:	b2db      	uxtb	r3, r3
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d106      	bne.n	8003ba4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	2200      	movs	r2, #0
 8003b9a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003b9e:	6878      	ldr	r0, [r7, #4]
 8003ba0:	f000 f839 	bl	8003c16 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	2202      	movs	r2, #2
 8003ba8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681a      	ldr	r2, [r3, #0]
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	3304      	adds	r3, #4
 8003bb4:	4619      	mov	r1, r3
 8003bb6:	4610      	mov	r0, r2
 8003bb8:	f000 f9c0 	bl	8003f3c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	2201      	movs	r2, #1
 8003bc0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	2201      	movs	r2, #1
 8003bc8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	2201      	movs	r2, #1
 8003bd0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	2201      	movs	r2, #1
 8003bd8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	2201      	movs	r2, #1
 8003be0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	2201      	movs	r2, #1
 8003be8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	2201      	movs	r2, #1
 8003bf0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	2201      	movs	r2, #1
 8003bf8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	2201      	movs	r2, #1
 8003c00:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	2201      	movs	r2, #1
 8003c08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003c0c:	2300      	movs	r3, #0
}
 8003c0e:	4618      	mov	r0, r3
 8003c10:	3708      	adds	r7, #8
 8003c12:	46bd      	mov	sp, r7
 8003c14:	bd80      	pop	{r7, pc}

08003c16 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003c16:	b480      	push	{r7}
 8003c18:	b083      	sub	sp, #12
 8003c1a:	af00      	add	r7, sp, #0
 8003c1c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003c1e:	bf00      	nop
 8003c20:	370c      	adds	r7, #12
 8003c22:	46bd      	mov	sp, r7
 8003c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c28:	4770      	bx	lr
	...

08003c2c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003c2c:	b480      	push	{r7}
 8003c2e:	b085      	sub	sp, #20
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003c3a:	b2db      	uxtb	r3, r3
 8003c3c:	2b01      	cmp	r3, #1
 8003c3e:	d001      	beq.n	8003c44 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003c40:	2301      	movs	r3, #1
 8003c42:	e04e      	b.n	8003ce2 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	2202      	movs	r2, #2
 8003c48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	68da      	ldr	r2, [r3, #12]
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f042 0201 	orr.w	r2, r2, #1
 8003c5a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	4a23      	ldr	r2, [pc, #140]	@ (8003cf0 <HAL_TIM_Base_Start_IT+0xc4>)
 8003c62:	4293      	cmp	r3, r2
 8003c64:	d022      	beq.n	8003cac <HAL_TIM_Base_Start_IT+0x80>
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003c6e:	d01d      	beq.n	8003cac <HAL_TIM_Base_Start_IT+0x80>
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	4a1f      	ldr	r2, [pc, #124]	@ (8003cf4 <HAL_TIM_Base_Start_IT+0xc8>)
 8003c76:	4293      	cmp	r3, r2
 8003c78:	d018      	beq.n	8003cac <HAL_TIM_Base_Start_IT+0x80>
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	4a1e      	ldr	r2, [pc, #120]	@ (8003cf8 <HAL_TIM_Base_Start_IT+0xcc>)
 8003c80:	4293      	cmp	r3, r2
 8003c82:	d013      	beq.n	8003cac <HAL_TIM_Base_Start_IT+0x80>
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	4a1c      	ldr	r2, [pc, #112]	@ (8003cfc <HAL_TIM_Base_Start_IT+0xd0>)
 8003c8a:	4293      	cmp	r3, r2
 8003c8c:	d00e      	beq.n	8003cac <HAL_TIM_Base_Start_IT+0x80>
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	4a1b      	ldr	r2, [pc, #108]	@ (8003d00 <HAL_TIM_Base_Start_IT+0xd4>)
 8003c94:	4293      	cmp	r3, r2
 8003c96:	d009      	beq.n	8003cac <HAL_TIM_Base_Start_IT+0x80>
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	4a19      	ldr	r2, [pc, #100]	@ (8003d04 <HAL_TIM_Base_Start_IT+0xd8>)
 8003c9e:	4293      	cmp	r3, r2
 8003ca0:	d004      	beq.n	8003cac <HAL_TIM_Base_Start_IT+0x80>
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	4a18      	ldr	r2, [pc, #96]	@ (8003d08 <HAL_TIM_Base_Start_IT+0xdc>)
 8003ca8:	4293      	cmp	r3, r2
 8003caa:	d111      	bne.n	8003cd0 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	689b      	ldr	r3, [r3, #8]
 8003cb2:	f003 0307 	and.w	r3, r3, #7
 8003cb6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	2b06      	cmp	r3, #6
 8003cbc:	d010      	beq.n	8003ce0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	681a      	ldr	r2, [r3, #0]
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f042 0201 	orr.w	r2, r2, #1
 8003ccc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003cce:	e007      	b.n	8003ce0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	681a      	ldr	r2, [r3, #0]
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f042 0201 	orr.w	r2, r2, #1
 8003cde:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003ce0:	2300      	movs	r3, #0
}
 8003ce2:	4618      	mov	r0, r3
 8003ce4:	3714      	adds	r7, #20
 8003ce6:	46bd      	mov	sp, r7
 8003ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cec:	4770      	bx	lr
 8003cee:	bf00      	nop
 8003cf0:	40010000 	.word	0x40010000
 8003cf4:	40000400 	.word	0x40000400
 8003cf8:	40000800 	.word	0x40000800
 8003cfc:	40000c00 	.word	0x40000c00
 8003d00:	40010400 	.word	0x40010400
 8003d04:	40014000 	.word	0x40014000
 8003d08:	40001800 	.word	0x40001800

08003d0c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	b084      	sub	sp, #16
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	68db      	ldr	r3, [r3, #12]
 8003d1a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	691b      	ldr	r3, [r3, #16]
 8003d22:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003d24:	68bb      	ldr	r3, [r7, #8]
 8003d26:	f003 0302 	and.w	r3, r3, #2
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d020      	beq.n	8003d70 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	f003 0302 	and.w	r3, r3, #2
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d01b      	beq.n	8003d70 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	f06f 0202 	mvn.w	r2, #2
 8003d40:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	2201      	movs	r2, #1
 8003d46:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	699b      	ldr	r3, [r3, #24]
 8003d4e:	f003 0303 	and.w	r3, r3, #3
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d003      	beq.n	8003d5e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003d56:	6878      	ldr	r0, [r7, #4]
 8003d58:	f000 f8d2 	bl	8003f00 <HAL_TIM_IC_CaptureCallback>
 8003d5c:	e005      	b.n	8003d6a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d5e:	6878      	ldr	r0, [r7, #4]
 8003d60:	f000 f8c4 	bl	8003eec <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d64:	6878      	ldr	r0, [r7, #4]
 8003d66:	f000 f8d5 	bl	8003f14 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	2200      	movs	r2, #0
 8003d6e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003d70:	68bb      	ldr	r3, [r7, #8]
 8003d72:	f003 0304 	and.w	r3, r3, #4
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d020      	beq.n	8003dbc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	f003 0304 	and.w	r3, r3, #4
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d01b      	beq.n	8003dbc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f06f 0204 	mvn.w	r2, #4
 8003d8c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	2202      	movs	r2, #2
 8003d92:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	699b      	ldr	r3, [r3, #24]
 8003d9a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d003      	beq.n	8003daa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003da2:	6878      	ldr	r0, [r7, #4]
 8003da4:	f000 f8ac 	bl	8003f00 <HAL_TIM_IC_CaptureCallback>
 8003da8:	e005      	b.n	8003db6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003daa:	6878      	ldr	r0, [r7, #4]
 8003dac:	f000 f89e 	bl	8003eec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003db0:	6878      	ldr	r0, [r7, #4]
 8003db2:	f000 f8af 	bl	8003f14 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	2200      	movs	r2, #0
 8003dba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003dbc:	68bb      	ldr	r3, [r7, #8]
 8003dbe:	f003 0308 	and.w	r3, r3, #8
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d020      	beq.n	8003e08 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	f003 0308 	and.w	r3, r3, #8
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d01b      	beq.n	8003e08 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	f06f 0208 	mvn.w	r2, #8
 8003dd8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	2204      	movs	r2, #4
 8003dde:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	69db      	ldr	r3, [r3, #28]
 8003de6:	f003 0303 	and.w	r3, r3, #3
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d003      	beq.n	8003df6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003dee:	6878      	ldr	r0, [r7, #4]
 8003df0:	f000 f886 	bl	8003f00 <HAL_TIM_IC_CaptureCallback>
 8003df4:	e005      	b.n	8003e02 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003df6:	6878      	ldr	r0, [r7, #4]
 8003df8:	f000 f878 	bl	8003eec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003dfc:	6878      	ldr	r0, [r7, #4]
 8003dfe:	f000 f889 	bl	8003f14 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	2200      	movs	r2, #0
 8003e06:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003e08:	68bb      	ldr	r3, [r7, #8]
 8003e0a:	f003 0310 	and.w	r3, r3, #16
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d020      	beq.n	8003e54 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	f003 0310 	and.w	r3, r3, #16
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d01b      	beq.n	8003e54 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	f06f 0210 	mvn.w	r2, #16
 8003e24:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	2208      	movs	r2, #8
 8003e2a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	69db      	ldr	r3, [r3, #28]
 8003e32:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d003      	beq.n	8003e42 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003e3a:	6878      	ldr	r0, [r7, #4]
 8003e3c:	f000 f860 	bl	8003f00 <HAL_TIM_IC_CaptureCallback>
 8003e40:	e005      	b.n	8003e4e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e42:	6878      	ldr	r0, [r7, #4]
 8003e44:	f000 f852 	bl	8003eec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e48:	6878      	ldr	r0, [r7, #4]
 8003e4a:	f000 f863 	bl	8003f14 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	2200      	movs	r2, #0
 8003e52:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003e54:	68bb      	ldr	r3, [r7, #8]
 8003e56:	f003 0301 	and.w	r3, r3, #1
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d00c      	beq.n	8003e78 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	f003 0301 	and.w	r3, r3, #1
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d007      	beq.n	8003e78 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f06f 0201 	mvn.w	r2, #1
 8003e70:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003e72:	6878      	ldr	r0, [r7, #4]
 8003e74:	f7fe fd76 	bl	8002964 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003e78:	68bb      	ldr	r3, [r7, #8]
 8003e7a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d00c      	beq.n	8003e9c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d007      	beq.n	8003e9c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003e94:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003e96:	6878      	ldr	r0, [r7, #4]
 8003e98:	f000 f906 	bl	80040a8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003e9c:	68bb      	ldr	r3, [r7, #8]
 8003e9e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d00c      	beq.n	8003ec0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d007      	beq.n	8003ec0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003eb8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003eba:	6878      	ldr	r0, [r7, #4]
 8003ebc:	f000 f834 	bl	8003f28 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003ec0:	68bb      	ldr	r3, [r7, #8]
 8003ec2:	f003 0320 	and.w	r3, r3, #32
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d00c      	beq.n	8003ee4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	f003 0320 	and.w	r3, r3, #32
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d007      	beq.n	8003ee4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	f06f 0220 	mvn.w	r2, #32
 8003edc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003ede:	6878      	ldr	r0, [r7, #4]
 8003ee0:	f000 f8d8 	bl	8004094 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003ee4:	bf00      	nop
 8003ee6:	3710      	adds	r7, #16
 8003ee8:	46bd      	mov	sp, r7
 8003eea:	bd80      	pop	{r7, pc}

08003eec <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003eec:	b480      	push	{r7}
 8003eee:	b083      	sub	sp, #12
 8003ef0:	af00      	add	r7, sp, #0
 8003ef2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003ef4:	bf00      	nop
 8003ef6:	370c      	adds	r7, #12
 8003ef8:	46bd      	mov	sp, r7
 8003efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003efe:	4770      	bx	lr

08003f00 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003f00:	b480      	push	{r7}
 8003f02:	b083      	sub	sp, #12
 8003f04:	af00      	add	r7, sp, #0
 8003f06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003f08:	bf00      	nop
 8003f0a:	370c      	adds	r7, #12
 8003f0c:	46bd      	mov	sp, r7
 8003f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f12:	4770      	bx	lr

08003f14 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003f14:	b480      	push	{r7}
 8003f16:	b083      	sub	sp, #12
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003f1c:	bf00      	nop
 8003f1e:	370c      	adds	r7, #12
 8003f20:	46bd      	mov	sp, r7
 8003f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f26:	4770      	bx	lr

08003f28 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003f28:	b480      	push	{r7}
 8003f2a:	b083      	sub	sp, #12
 8003f2c:	af00      	add	r7, sp, #0
 8003f2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003f30:	bf00      	nop
 8003f32:	370c      	adds	r7, #12
 8003f34:	46bd      	mov	sp, r7
 8003f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f3a:	4770      	bx	lr

08003f3c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003f3c:	b480      	push	{r7}
 8003f3e:	b085      	sub	sp, #20
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	6078      	str	r0, [r7, #4]
 8003f44:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	4a46      	ldr	r2, [pc, #280]	@ (8004068 <TIM_Base_SetConfig+0x12c>)
 8003f50:	4293      	cmp	r3, r2
 8003f52:	d013      	beq.n	8003f7c <TIM_Base_SetConfig+0x40>
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f5a:	d00f      	beq.n	8003f7c <TIM_Base_SetConfig+0x40>
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	4a43      	ldr	r2, [pc, #268]	@ (800406c <TIM_Base_SetConfig+0x130>)
 8003f60:	4293      	cmp	r3, r2
 8003f62:	d00b      	beq.n	8003f7c <TIM_Base_SetConfig+0x40>
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	4a42      	ldr	r2, [pc, #264]	@ (8004070 <TIM_Base_SetConfig+0x134>)
 8003f68:	4293      	cmp	r3, r2
 8003f6a:	d007      	beq.n	8003f7c <TIM_Base_SetConfig+0x40>
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	4a41      	ldr	r2, [pc, #260]	@ (8004074 <TIM_Base_SetConfig+0x138>)
 8003f70:	4293      	cmp	r3, r2
 8003f72:	d003      	beq.n	8003f7c <TIM_Base_SetConfig+0x40>
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	4a40      	ldr	r2, [pc, #256]	@ (8004078 <TIM_Base_SetConfig+0x13c>)
 8003f78:	4293      	cmp	r3, r2
 8003f7a:	d108      	bne.n	8003f8e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003f82:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003f84:	683b      	ldr	r3, [r7, #0]
 8003f86:	685b      	ldr	r3, [r3, #4]
 8003f88:	68fa      	ldr	r2, [r7, #12]
 8003f8a:	4313      	orrs	r3, r2
 8003f8c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	4a35      	ldr	r2, [pc, #212]	@ (8004068 <TIM_Base_SetConfig+0x12c>)
 8003f92:	4293      	cmp	r3, r2
 8003f94:	d02b      	beq.n	8003fee <TIM_Base_SetConfig+0xb2>
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f9c:	d027      	beq.n	8003fee <TIM_Base_SetConfig+0xb2>
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	4a32      	ldr	r2, [pc, #200]	@ (800406c <TIM_Base_SetConfig+0x130>)
 8003fa2:	4293      	cmp	r3, r2
 8003fa4:	d023      	beq.n	8003fee <TIM_Base_SetConfig+0xb2>
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	4a31      	ldr	r2, [pc, #196]	@ (8004070 <TIM_Base_SetConfig+0x134>)
 8003faa:	4293      	cmp	r3, r2
 8003fac:	d01f      	beq.n	8003fee <TIM_Base_SetConfig+0xb2>
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	4a30      	ldr	r2, [pc, #192]	@ (8004074 <TIM_Base_SetConfig+0x138>)
 8003fb2:	4293      	cmp	r3, r2
 8003fb4:	d01b      	beq.n	8003fee <TIM_Base_SetConfig+0xb2>
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	4a2f      	ldr	r2, [pc, #188]	@ (8004078 <TIM_Base_SetConfig+0x13c>)
 8003fba:	4293      	cmp	r3, r2
 8003fbc:	d017      	beq.n	8003fee <TIM_Base_SetConfig+0xb2>
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	4a2e      	ldr	r2, [pc, #184]	@ (800407c <TIM_Base_SetConfig+0x140>)
 8003fc2:	4293      	cmp	r3, r2
 8003fc4:	d013      	beq.n	8003fee <TIM_Base_SetConfig+0xb2>
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	4a2d      	ldr	r2, [pc, #180]	@ (8004080 <TIM_Base_SetConfig+0x144>)
 8003fca:	4293      	cmp	r3, r2
 8003fcc:	d00f      	beq.n	8003fee <TIM_Base_SetConfig+0xb2>
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	4a2c      	ldr	r2, [pc, #176]	@ (8004084 <TIM_Base_SetConfig+0x148>)
 8003fd2:	4293      	cmp	r3, r2
 8003fd4:	d00b      	beq.n	8003fee <TIM_Base_SetConfig+0xb2>
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	4a2b      	ldr	r2, [pc, #172]	@ (8004088 <TIM_Base_SetConfig+0x14c>)
 8003fda:	4293      	cmp	r3, r2
 8003fdc:	d007      	beq.n	8003fee <TIM_Base_SetConfig+0xb2>
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	4a2a      	ldr	r2, [pc, #168]	@ (800408c <TIM_Base_SetConfig+0x150>)
 8003fe2:	4293      	cmp	r3, r2
 8003fe4:	d003      	beq.n	8003fee <TIM_Base_SetConfig+0xb2>
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	4a29      	ldr	r2, [pc, #164]	@ (8004090 <TIM_Base_SetConfig+0x154>)
 8003fea:	4293      	cmp	r3, r2
 8003fec:	d108      	bne.n	8004000 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003ff4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003ff6:	683b      	ldr	r3, [r7, #0]
 8003ff8:	68db      	ldr	r3, [r3, #12]
 8003ffa:	68fa      	ldr	r2, [r7, #12]
 8003ffc:	4313      	orrs	r3, r2
 8003ffe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004006:	683b      	ldr	r3, [r7, #0]
 8004008:	695b      	ldr	r3, [r3, #20]
 800400a:	4313      	orrs	r3, r2
 800400c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	68fa      	ldr	r2, [r7, #12]
 8004012:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004014:	683b      	ldr	r3, [r7, #0]
 8004016:	689a      	ldr	r2, [r3, #8]
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800401c:	683b      	ldr	r3, [r7, #0]
 800401e:	681a      	ldr	r2, [r3, #0]
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	4a10      	ldr	r2, [pc, #64]	@ (8004068 <TIM_Base_SetConfig+0x12c>)
 8004028:	4293      	cmp	r3, r2
 800402a:	d003      	beq.n	8004034 <TIM_Base_SetConfig+0xf8>
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	4a12      	ldr	r2, [pc, #72]	@ (8004078 <TIM_Base_SetConfig+0x13c>)
 8004030:	4293      	cmp	r3, r2
 8004032:	d103      	bne.n	800403c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004034:	683b      	ldr	r3, [r7, #0]
 8004036:	691a      	ldr	r2, [r3, #16]
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	2201      	movs	r2, #1
 8004040:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	691b      	ldr	r3, [r3, #16]
 8004046:	f003 0301 	and.w	r3, r3, #1
 800404a:	2b01      	cmp	r3, #1
 800404c:	d105      	bne.n	800405a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	691b      	ldr	r3, [r3, #16]
 8004052:	f023 0201 	bic.w	r2, r3, #1
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	611a      	str	r2, [r3, #16]
  }
}
 800405a:	bf00      	nop
 800405c:	3714      	adds	r7, #20
 800405e:	46bd      	mov	sp, r7
 8004060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004064:	4770      	bx	lr
 8004066:	bf00      	nop
 8004068:	40010000 	.word	0x40010000
 800406c:	40000400 	.word	0x40000400
 8004070:	40000800 	.word	0x40000800
 8004074:	40000c00 	.word	0x40000c00
 8004078:	40010400 	.word	0x40010400
 800407c:	40014000 	.word	0x40014000
 8004080:	40014400 	.word	0x40014400
 8004084:	40014800 	.word	0x40014800
 8004088:	40001800 	.word	0x40001800
 800408c:	40001c00 	.word	0x40001c00
 8004090:	40002000 	.word	0x40002000

08004094 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004094:	b480      	push	{r7}
 8004096:	b083      	sub	sp, #12
 8004098:	af00      	add	r7, sp, #0
 800409a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800409c:	bf00      	nop
 800409e:	370c      	adds	r7, #12
 80040a0:	46bd      	mov	sp, r7
 80040a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a6:	4770      	bx	lr

080040a8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80040a8:	b480      	push	{r7}
 80040aa:	b083      	sub	sp, #12
 80040ac:	af00      	add	r7, sp, #0
 80040ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80040b0:	bf00      	nop
 80040b2:	370c      	adds	r7, #12
 80040b4:	46bd      	mov	sp, r7
 80040b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ba:	4770      	bx	lr

080040bc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80040bc:	b580      	push	{r7, lr}
 80040be:	b082      	sub	sp, #8
 80040c0:	af00      	add	r7, sp, #0
 80040c2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d101      	bne.n	80040ce <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80040ca:	2301      	movs	r3, #1
 80040cc:	e042      	b.n	8004154 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80040d4:	b2db      	uxtb	r3, r3
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d106      	bne.n	80040e8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	2200      	movs	r2, #0
 80040de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80040e2:	6878      	ldr	r0, [r7, #4]
 80040e4:	f7fe fc7e 	bl	80029e4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	2224      	movs	r2, #36	@ 0x24
 80040ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	68da      	ldr	r2, [r3, #12]
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80040fe:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004100:	6878      	ldr	r0, [r7, #4]
 8004102:	f000 f973 	bl	80043ec <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	691a      	ldr	r2, [r3, #16]
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004114:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	695a      	ldr	r2, [r3, #20]
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004124:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	68da      	ldr	r2, [r3, #12]
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004134:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	2200      	movs	r2, #0
 800413a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	2220      	movs	r2, #32
 8004140:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	2220      	movs	r2, #32
 8004148:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	2200      	movs	r2, #0
 8004150:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004152:	2300      	movs	r3, #0
}
 8004154:	4618      	mov	r0, r3
 8004156:	3708      	adds	r7, #8
 8004158:	46bd      	mov	sp, r7
 800415a:	bd80      	pop	{r7, pc}

0800415c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800415c:	b580      	push	{r7, lr}
 800415e:	b08a      	sub	sp, #40	@ 0x28
 8004160:	af02      	add	r7, sp, #8
 8004162:	60f8      	str	r0, [r7, #12]
 8004164:	60b9      	str	r1, [r7, #8]
 8004166:	603b      	str	r3, [r7, #0]
 8004168:	4613      	mov	r3, r2
 800416a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800416c:	2300      	movs	r3, #0
 800416e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004176:	b2db      	uxtb	r3, r3
 8004178:	2b20      	cmp	r3, #32
 800417a:	d175      	bne.n	8004268 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800417c:	68bb      	ldr	r3, [r7, #8]
 800417e:	2b00      	cmp	r3, #0
 8004180:	d002      	beq.n	8004188 <HAL_UART_Transmit+0x2c>
 8004182:	88fb      	ldrh	r3, [r7, #6]
 8004184:	2b00      	cmp	r3, #0
 8004186:	d101      	bne.n	800418c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004188:	2301      	movs	r3, #1
 800418a:	e06e      	b.n	800426a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	2200      	movs	r2, #0
 8004190:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	2221      	movs	r2, #33	@ 0x21
 8004196:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800419a:	f7fe fd7f 	bl	8002c9c <HAL_GetTick>
 800419e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	88fa      	ldrh	r2, [r7, #6]
 80041a4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	88fa      	ldrh	r2, [r7, #6]
 80041aa:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	689b      	ldr	r3, [r3, #8]
 80041b0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80041b4:	d108      	bne.n	80041c8 <HAL_UART_Transmit+0x6c>
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	691b      	ldr	r3, [r3, #16]
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d104      	bne.n	80041c8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80041be:	2300      	movs	r3, #0
 80041c0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80041c2:	68bb      	ldr	r3, [r7, #8]
 80041c4:	61bb      	str	r3, [r7, #24]
 80041c6:	e003      	b.n	80041d0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80041c8:	68bb      	ldr	r3, [r7, #8]
 80041ca:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80041cc:	2300      	movs	r3, #0
 80041ce:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80041d0:	e02e      	b.n	8004230 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80041d2:	683b      	ldr	r3, [r7, #0]
 80041d4:	9300      	str	r3, [sp, #0]
 80041d6:	697b      	ldr	r3, [r7, #20]
 80041d8:	2200      	movs	r2, #0
 80041da:	2180      	movs	r1, #128	@ 0x80
 80041dc:	68f8      	ldr	r0, [r7, #12]
 80041de:	f000 f848 	bl	8004272 <UART_WaitOnFlagUntilTimeout>
 80041e2:	4603      	mov	r3, r0
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d005      	beq.n	80041f4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	2220      	movs	r2, #32
 80041ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80041f0:	2303      	movs	r3, #3
 80041f2:	e03a      	b.n	800426a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80041f4:	69fb      	ldr	r3, [r7, #28]
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d10b      	bne.n	8004212 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80041fa:	69bb      	ldr	r3, [r7, #24]
 80041fc:	881b      	ldrh	r3, [r3, #0]
 80041fe:	461a      	mov	r2, r3
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004208:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800420a:	69bb      	ldr	r3, [r7, #24]
 800420c:	3302      	adds	r3, #2
 800420e:	61bb      	str	r3, [r7, #24]
 8004210:	e007      	b.n	8004222 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004212:	69fb      	ldr	r3, [r7, #28]
 8004214:	781a      	ldrb	r2, [r3, #0]
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800421c:	69fb      	ldr	r3, [r7, #28]
 800421e:	3301      	adds	r3, #1
 8004220:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004226:	b29b      	uxth	r3, r3
 8004228:	3b01      	subs	r3, #1
 800422a:	b29a      	uxth	r2, r3
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004234:	b29b      	uxth	r3, r3
 8004236:	2b00      	cmp	r3, #0
 8004238:	d1cb      	bne.n	80041d2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800423a:	683b      	ldr	r3, [r7, #0]
 800423c:	9300      	str	r3, [sp, #0]
 800423e:	697b      	ldr	r3, [r7, #20]
 8004240:	2200      	movs	r2, #0
 8004242:	2140      	movs	r1, #64	@ 0x40
 8004244:	68f8      	ldr	r0, [r7, #12]
 8004246:	f000 f814 	bl	8004272 <UART_WaitOnFlagUntilTimeout>
 800424a:	4603      	mov	r3, r0
 800424c:	2b00      	cmp	r3, #0
 800424e:	d005      	beq.n	800425c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	2220      	movs	r2, #32
 8004254:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004258:	2303      	movs	r3, #3
 800425a:	e006      	b.n	800426a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	2220      	movs	r2, #32
 8004260:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004264:	2300      	movs	r3, #0
 8004266:	e000      	b.n	800426a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004268:	2302      	movs	r3, #2
  }
}
 800426a:	4618      	mov	r0, r3
 800426c:	3720      	adds	r7, #32
 800426e:	46bd      	mov	sp, r7
 8004270:	bd80      	pop	{r7, pc}

08004272 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004272:	b580      	push	{r7, lr}
 8004274:	b086      	sub	sp, #24
 8004276:	af00      	add	r7, sp, #0
 8004278:	60f8      	str	r0, [r7, #12]
 800427a:	60b9      	str	r1, [r7, #8]
 800427c:	603b      	str	r3, [r7, #0]
 800427e:	4613      	mov	r3, r2
 8004280:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004282:	e03b      	b.n	80042fc <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004284:	6a3b      	ldr	r3, [r7, #32]
 8004286:	f1b3 3fff 	cmp.w	r3, #4294967295
 800428a:	d037      	beq.n	80042fc <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800428c:	f7fe fd06 	bl	8002c9c <HAL_GetTick>
 8004290:	4602      	mov	r2, r0
 8004292:	683b      	ldr	r3, [r7, #0]
 8004294:	1ad3      	subs	r3, r2, r3
 8004296:	6a3a      	ldr	r2, [r7, #32]
 8004298:	429a      	cmp	r2, r3
 800429a:	d302      	bcc.n	80042a2 <UART_WaitOnFlagUntilTimeout+0x30>
 800429c:	6a3b      	ldr	r3, [r7, #32]
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d101      	bne.n	80042a6 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80042a2:	2303      	movs	r3, #3
 80042a4:	e03a      	b.n	800431c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	68db      	ldr	r3, [r3, #12]
 80042ac:	f003 0304 	and.w	r3, r3, #4
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d023      	beq.n	80042fc <UART_WaitOnFlagUntilTimeout+0x8a>
 80042b4:	68bb      	ldr	r3, [r7, #8]
 80042b6:	2b80      	cmp	r3, #128	@ 0x80
 80042b8:	d020      	beq.n	80042fc <UART_WaitOnFlagUntilTimeout+0x8a>
 80042ba:	68bb      	ldr	r3, [r7, #8]
 80042bc:	2b40      	cmp	r3, #64	@ 0x40
 80042be:	d01d      	beq.n	80042fc <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	f003 0308 	and.w	r3, r3, #8
 80042ca:	2b08      	cmp	r3, #8
 80042cc:	d116      	bne.n	80042fc <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80042ce:	2300      	movs	r3, #0
 80042d0:	617b      	str	r3, [r7, #20]
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	617b      	str	r3, [r7, #20]
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	685b      	ldr	r3, [r3, #4]
 80042e0:	617b      	str	r3, [r7, #20]
 80042e2:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80042e4:	68f8      	ldr	r0, [r7, #12]
 80042e6:	f000 f81d 	bl	8004324 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	2208      	movs	r2, #8
 80042ee:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	2200      	movs	r2, #0
 80042f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80042f8:	2301      	movs	r3, #1
 80042fa:	e00f      	b.n	800431c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	681a      	ldr	r2, [r3, #0]
 8004302:	68bb      	ldr	r3, [r7, #8]
 8004304:	4013      	ands	r3, r2
 8004306:	68ba      	ldr	r2, [r7, #8]
 8004308:	429a      	cmp	r2, r3
 800430a:	bf0c      	ite	eq
 800430c:	2301      	moveq	r3, #1
 800430e:	2300      	movne	r3, #0
 8004310:	b2db      	uxtb	r3, r3
 8004312:	461a      	mov	r2, r3
 8004314:	79fb      	ldrb	r3, [r7, #7]
 8004316:	429a      	cmp	r2, r3
 8004318:	d0b4      	beq.n	8004284 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800431a:	2300      	movs	r3, #0
}
 800431c:	4618      	mov	r0, r3
 800431e:	3718      	adds	r7, #24
 8004320:	46bd      	mov	sp, r7
 8004322:	bd80      	pop	{r7, pc}

08004324 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004324:	b480      	push	{r7}
 8004326:	b095      	sub	sp, #84	@ 0x54
 8004328:	af00      	add	r7, sp, #0
 800432a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	330c      	adds	r3, #12
 8004332:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004334:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004336:	e853 3f00 	ldrex	r3, [r3]
 800433a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800433c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800433e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004342:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	330c      	adds	r3, #12
 800434a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800434c:	643a      	str	r2, [r7, #64]	@ 0x40
 800434e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004350:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004352:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004354:	e841 2300 	strex	r3, r2, [r1]
 8004358:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800435a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800435c:	2b00      	cmp	r3, #0
 800435e:	d1e5      	bne.n	800432c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	3314      	adds	r3, #20
 8004366:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004368:	6a3b      	ldr	r3, [r7, #32]
 800436a:	e853 3f00 	ldrex	r3, [r3]
 800436e:	61fb      	str	r3, [r7, #28]
   return(result);
 8004370:	69fb      	ldr	r3, [r7, #28]
 8004372:	f023 0301 	bic.w	r3, r3, #1
 8004376:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	3314      	adds	r3, #20
 800437e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004380:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004382:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004384:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004386:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004388:	e841 2300 	strex	r3, r2, [r1]
 800438c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800438e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004390:	2b00      	cmp	r3, #0
 8004392:	d1e5      	bne.n	8004360 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004398:	2b01      	cmp	r3, #1
 800439a:	d119      	bne.n	80043d0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	330c      	adds	r3, #12
 80043a2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	e853 3f00 	ldrex	r3, [r3]
 80043aa:	60bb      	str	r3, [r7, #8]
   return(result);
 80043ac:	68bb      	ldr	r3, [r7, #8]
 80043ae:	f023 0310 	bic.w	r3, r3, #16
 80043b2:	647b      	str	r3, [r7, #68]	@ 0x44
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	330c      	adds	r3, #12
 80043ba:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80043bc:	61ba      	str	r2, [r7, #24]
 80043be:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043c0:	6979      	ldr	r1, [r7, #20]
 80043c2:	69ba      	ldr	r2, [r7, #24]
 80043c4:	e841 2300 	strex	r3, r2, [r1]
 80043c8:	613b      	str	r3, [r7, #16]
   return(result);
 80043ca:	693b      	ldr	r3, [r7, #16]
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d1e5      	bne.n	800439c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	2220      	movs	r2, #32
 80043d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	2200      	movs	r2, #0
 80043dc:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80043de:	bf00      	nop
 80043e0:	3754      	adds	r7, #84	@ 0x54
 80043e2:	46bd      	mov	sp, r7
 80043e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e8:	4770      	bx	lr
	...

080043ec <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80043ec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80043f0:	b0c0      	sub	sp, #256	@ 0x100
 80043f2:	af00      	add	r7, sp, #0
 80043f4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80043f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	691b      	ldr	r3, [r3, #16]
 8004400:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004404:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004408:	68d9      	ldr	r1, [r3, #12]
 800440a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800440e:	681a      	ldr	r2, [r3, #0]
 8004410:	ea40 0301 	orr.w	r3, r0, r1
 8004414:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004416:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800441a:	689a      	ldr	r2, [r3, #8]
 800441c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004420:	691b      	ldr	r3, [r3, #16]
 8004422:	431a      	orrs	r2, r3
 8004424:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004428:	695b      	ldr	r3, [r3, #20]
 800442a:	431a      	orrs	r2, r3
 800442c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004430:	69db      	ldr	r3, [r3, #28]
 8004432:	4313      	orrs	r3, r2
 8004434:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004438:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	68db      	ldr	r3, [r3, #12]
 8004440:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004444:	f021 010c 	bic.w	r1, r1, #12
 8004448:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800444c:	681a      	ldr	r2, [r3, #0]
 800444e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004452:	430b      	orrs	r3, r1
 8004454:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004456:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	695b      	ldr	r3, [r3, #20]
 800445e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004462:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004466:	6999      	ldr	r1, [r3, #24]
 8004468:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800446c:	681a      	ldr	r2, [r3, #0]
 800446e:	ea40 0301 	orr.w	r3, r0, r1
 8004472:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004474:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004478:	681a      	ldr	r2, [r3, #0]
 800447a:	4b8f      	ldr	r3, [pc, #572]	@ (80046b8 <UART_SetConfig+0x2cc>)
 800447c:	429a      	cmp	r2, r3
 800447e:	d005      	beq.n	800448c <UART_SetConfig+0xa0>
 8004480:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004484:	681a      	ldr	r2, [r3, #0]
 8004486:	4b8d      	ldr	r3, [pc, #564]	@ (80046bc <UART_SetConfig+0x2d0>)
 8004488:	429a      	cmp	r2, r3
 800448a:	d104      	bne.n	8004496 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800448c:	f7ff fb2e 	bl	8003aec <HAL_RCC_GetPCLK2Freq>
 8004490:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004494:	e003      	b.n	800449e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004496:	f7ff fb15 	bl	8003ac4 <HAL_RCC_GetPCLK1Freq>
 800449a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800449e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044a2:	69db      	ldr	r3, [r3, #28]
 80044a4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80044a8:	f040 810c 	bne.w	80046c4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80044ac:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80044b0:	2200      	movs	r2, #0
 80044b2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80044b6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80044ba:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80044be:	4622      	mov	r2, r4
 80044c0:	462b      	mov	r3, r5
 80044c2:	1891      	adds	r1, r2, r2
 80044c4:	65b9      	str	r1, [r7, #88]	@ 0x58
 80044c6:	415b      	adcs	r3, r3
 80044c8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80044ca:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80044ce:	4621      	mov	r1, r4
 80044d0:	eb12 0801 	adds.w	r8, r2, r1
 80044d4:	4629      	mov	r1, r5
 80044d6:	eb43 0901 	adc.w	r9, r3, r1
 80044da:	f04f 0200 	mov.w	r2, #0
 80044de:	f04f 0300 	mov.w	r3, #0
 80044e2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80044e6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80044ea:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80044ee:	4690      	mov	r8, r2
 80044f0:	4699      	mov	r9, r3
 80044f2:	4623      	mov	r3, r4
 80044f4:	eb18 0303 	adds.w	r3, r8, r3
 80044f8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80044fc:	462b      	mov	r3, r5
 80044fe:	eb49 0303 	adc.w	r3, r9, r3
 8004502:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004506:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800450a:	685b      	ldr	r3, [r3, #4]
 800450c:	2200      	movs	r2, #0
 800450e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004512:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004516:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800451a:	460b      	mov	r3, r1
 800451c:	18db      	adds	r3, r3, r3
 800451e:	653b      	str	r3, [r7, #80]	@ 0x50
 8004520:	4613      	mov	r3, r2
 8004522:	eb42 0303 	adc.w	r3, r2, r3
 8004526:	657b      	str	r3, [r7, #84]	@ 0x54
 8004528:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800452c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004530:	f7fb fe4e 	bl	80001d0 <__aeabi_uldivmod>
 8004534:	4602      	mov	r2, r0
 8004536:	460b      	mov	r3, r1
 8004538:	4b61      	ldr	r3, [pc, #388]	@ (80046c0 <UART_SetConfig+0x2d4>)
 800453a:	fba3 2302 	umull	r2, r3, r3, r2
 800453e:	095b      	lsrs	r3, r3, #5
 8004540:	011c      	lsls	r4, r3, #4
 8004542:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004546:	2200      	movs	r2, #0
 8004548:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800454c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004550:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004554:	4642      	mov	r2, r8
 8004556:	464b      	mov	r3, r9
 8004558:	1891      	adds	r1, r2, r2
 800455a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800455c:	415b      	adcs	r3, r3
 800455e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004560:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004564:	4641      	mov	r1, r8
 8004566:	eb12 0a01 	adds.w	sl, r2, r1
 800456a:	4649      	mov	r1, r9
 800456c:	eb43 0b01 	adc.w	fp, r3, r1
 8004570:	f04f 0200 	mov.w	r2, #0
 8004574:	f04f 0300 	mov.w	r3, #0
 8004578:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800457c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004580:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004584:	4692      	mov	sl, r2
 8004586:	469b      	mov	fp, r3
 8004588:	4643      	mov	r3, r8
 800458a:	eb1a 0303 	adds.w	r3, sl, r3
 800458e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004592:	464b      	mov	r3, r9
 8004594:	eb4b 0303 	adc.w	r3, fp, r3
 8004598:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800459c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045a0:	685b      	ldr	r3, [r3, #4]
 80045a2:	2200      	movs	r2, #0
 80045a4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80045a8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80045ac:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80045b0:	460b      	mov	r3, r1
 80045b2:	18db      	adds	r3, r3, r3
 80045b4:	643b      	str	r3, [r7, #64]	@ 0x40
 80045b6:	4613      	mov	r3, r2
 80045b8:	eb42 0303 	adc.w	r3, r2, r3
 80045bc:	647b      	str	r3, [r7, #68]	@ 0x44
 80045be:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80045c2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80045c6:	f7fb fe03 	bl	80001d0 <__aeabi_uldivmod>
 80045ca:	4602      	mov	r2, r0
 80045cc:	460b      	mov	r3, r1
 80045ce:	4611      	mov	r1, r2
 80045d0:	4b3b      	ldr	r3, [pc, #236]	@ (80046c0 <UART_SetConfig+0x2d4>)
 80045d2:	fba3 2301 	umull	r2, r3, r3, r1
 80045d6:	095b      	lsrs	r3, r3, #5
 80045d8:	2264      	movs	r2, #100	@ 0x64
 80045da:	fb02 f303 	mul.w	r3, r2, r3
 80045de:	1acb      	subs	r3, r1, r3
 80045e0:	00db      	lsls	r3, r3, #3
 80045e2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80045e6:	4b36      	ldr	r3, [pc, #216]	@ (80046c0 <UART_SetConfig+0x2d4>)
 80045e8:	fba3 2302 	umull	r2, r3, r3, r2
 80045ec:	095b      	lsrs	r3, r3, #5
 80045ee:	005b      	lsls	r3, r3, #1
 80045f0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80045f4:	441c      	add	r4, r3
 80045f6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80045fa:	2200      	movs	r2, #0
 80045fc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004600:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004604:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004608:	4642      	mov	r2, r8
 800460a:	464b      	mov	r3, r9
 800460c:	1891      	adds	r1, r2, r2
 800460e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004610:	415b      	adcs	r3, r3
 8004612:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004614:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004618:	4641      	mov	r1, r8
 800461a:	1851      	adds	r1, r2, r1
 800461c:	6339      	str	r1, [r7, #48]	@ 0x30
 800461e:	4649      	mov	r1, r9
 8004620:	414b      	adcs	r3, r1
 8004622:	637b      	str	r3, [r7, #52]	@ 0x34
 8004624:	f04f 0200 	mov.w	r2, #0
 8004628:	f04f 0300 	mov.w	r3, #0
 800462c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004630:	4659      	mov	r1, fp
 8004632:	00cb      	lsls	r3, r1, #3
 8004634:	4651      	mov	r1, sl
 8004636:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800463a:	4651      	mov	r1, sl
 800463c:	00ca      	lsls	r2, r1, #3
 800463e:	4610      	mov	r0, r2
 8004640:	4619      	mov	r1, r3
 8004642:	4603      	mov	r3, r0
 8004644:	4642      	mov	r2, r8
 8004646:	189b      	adds	r3, r3, r2
 8004648:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800464c:	464b      	mov	r3, r9
 800464e:	460a      	mov	r2, r1
 8004650:	eb42 0303 	adc.w	r3, r2, r3
 8004654:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004658:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800465c:	685b      	ldr	r3, [r3, #4]
 800465e:	2200      	movs	r2, #0
 8004660:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004664:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004668:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800466c:	460b      	mov	r3, r1
 800466e:	18db      	adds	r3, r3, r3
 8004670:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004672:	4613      	mov	r3, r2
 8004674:	eb42 0303 	adc.w	r3, r2, r3
 8004678:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800467a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800467e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004682:	f7fb fda5 	bl	80001d0 <__aeabi_uldivmod>
 8004686:	4602      	mov	r2, r0
 8004688:	460b      	mov	r3, r1
 800468a:	4b0d      	ldr	r3, [pc, #52]	@ (80046c0 <UART_SetConfig+0x2d4>)
 800468c:	fba3 1302 	umull	r1, r3, r3, r2
 8004690:	095b      	lsrs	r3, r3, #5
 8004692:	2164      	movs	r1, #100	@ 0x64
 8004694:	fb01 f303 	mul.w	r3, r1, r3
 8004698:	1ad3      	subs	r3, r2, r3
 800469a:	00db      	lsls	r3, r3, #3
 800469c:	3332      	adds	r3, #50	@ 0x32
 800469e:	4a08      	ldr	r2, [pc, #32]	@ (80046c0 <UART_SetConfig+0x2d4>)
 80046a0:	fba2 2303 	umull	r2, r3, r2, r3
 80046a4:	095b      	lsrs	r3, r3, #5
 80046a6:	f003 0207 	and.w	r2, r3, #7
 80046aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	4422      	add	r2, r4
 80046b2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80046b4:	e106      	b.n	80048c4 <UART_SetConfig+0x4d8>
 80046b6:	bf00      	nop
 80046b8:	40011000 	.word	0x40011000
 80046bc:	40011400 	.word	0x40011400
 80046c0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80046c4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80046c8:	2200      	movs	r2, #0
 80046ca:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80046ce:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80046d2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80046d6:	4642      	mov	r2, r8
 80046d8:	464b      	mov	r3, r9
 80046da:	1891      	adds	r1, r2, r2
 80046dc:	6239      	str	r1, [r7, #32]
 80046de:	415b      	adcs	r3, r3
 80046e0:	627b      	str	r3, [r7, #36]	@ 0x24
 80046e2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80046e6:	4641      	mov	r1, r8
 80046e8:	1854      	adds	r4, r2, r1
 80046ea:	4649      	mov	r1, r9
 80046ec:	eb43 0501 	adc.w	r5, r3, r1
 80046f0:	f04f 0200 	mov.w	r2, #0
 80046f4:	f04f 0300 	mov.w	r3, #0
 80046f8:	00eb      	lsls	r3, r5, #3
 80046fa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80046fe:	00e2      	lsls	r2, r4, #3
 8004700:	4614      	mov	r4, r2
 8004702:	461d      	mov	r5, r3
 8004704:	4643      	mov	r3, r8
 8004706:	18e3      	adds	r3, r4, r3
 8004708:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800470c:	464b      	mov	r3, r9
 800470e:	eb45 0303 	adc.w	r3, r5, r3
 8004712:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004716:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800471a:	685b      	ldr	r3, [r3, #4]
 800471c:	2200      	movs	r2, #0
 800471e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004722:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004726:	f04f 0200 	mov.w	r2, #0
 800472a:	f04f 0300 	mov.w	r3, #0
 800472e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004732:	4629      	mov	r1, r5
 8004734:	008b      	lsls	r3, r1, #2
 8004736:	4621      	mov	r1, r4
 8004738:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800473c:	4621      	mov	r1, r4
 800473e:	008a      	lsls	r2, r1, #2
 8004740:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004744:	f7fb fd44 	bl	80001d0 <__aeabi_uldivmod>
 8004748:	4602      	mov	r2, r0
 800474a:	460b      	mov	r3, r1
 800474c:	4b60      	ldr	r3, [pc, #384]	@ (80048d0 <UART_SetConfig+0x4e4>)
 800474e:	fba3 2302 	umull	r2, r3, r3, r2
 8004752:	095b      	lsrs	r3, r3, #5
 8004754:	011c      	lsls	r4, r3, #4
 8004756:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800475a:	2200      	movs	r2, #0
 800475c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004760:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004764:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004768:	4642      	mov	r2, r8
 800476a:	464b      	mov	r3, r9
 800476c:	1891      	adds	r1, r2, r2
 800476e:	61b9      	str	r1, [r7, #24]
 8004770:	415b      	adcs	r3, r3
 8004772:	61fb      	str	r3, [r7, #28]
 8004774:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004778:	4641      	mov	r1, r8
 800477a:	1851      	adds	r1, r2, r1
 800477c:	6139      	str	r1, [r7, #16]
 800477e:	4649      	mov	r1, r9
 8004780:	414b      	adcs	r3, r1
 8004782:	617b      	str	r3, [r7, #20]
 8004784:	f04f 0200 	mov.w	r2, #0
 8004788:	f04f 0300 	mov.w	r3, #0
 800478c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004790:	4659      	mov	r1, fp
 8004792:	00cb      	lsls	r3, r1, #3
 8004794:	4651      	mov	r1, sl
 8004796:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800479a:	4651      	mov	r1, sl
 800479c:	00ca      	lsls	r2, r1, #3
 800479e:	4610      	mov	r0, r2
 80047a0:	4619      	mov	r1, r3
 80047a2:	4603      	mov	r3, r0
 80047a4:	4642      	mov	r2, r8
 80047a6:	189b      	adds	r3, r3, r2
 80047a8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80047ac:	464b      	mov	r3, r9
 80047ae:	460a      	mov	r2, r1
 80047b0:	eb42 0303 	adc.w	r3, r2, r3
 80047b4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80047b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047bc:	685b      	ldr	r3, [r3, #4]
 80047be:	2200      	movs	r2, #0
 80047c0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80047c2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80047c4:	f04f 0200 	mov.w	r2, #0
 80047c8:	f04f 0300 	mov.w	r3, #0
 80047cc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80047d0:	4649      	mov	r1, r9
 80047d2:	008b      	lsls	r3, r1, #2
 80047d4:	4641      	mov	r1, r8
 80047d6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80047da:	4641      	mov	r1, r8
 80047dc:	008a      	lsls	r2, r1, #2
 80047de:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80047e2:	f7fb fcf5 	bl	80001d0 <__aeabi_uldivmod>
 80047e6:	4602      	mov	r2, r0
 80047e8:	460b      	mov	r3, r1
 80047ea:	4611      	mov	r1, r2
 80047ec:	4b38      	ldr	r3, [pc, #224]	@ (80048d0 <UART_SetConfig+0x4e4>)
 80047ee:	fba3 2301 	umull	r2, r3, r3, r1
 80047f2:	095b      	lsrs	r3, r3, #5
 80047f4:	2264      	movs	r2, #100	@ 0x64
 80047f6:	fb02 f303 	mul.w	r3, r2, r3
 80047fa:	1acb      	subs	r3, r1, r3
 80047fc:	011b      	lsls	r3, r3, #4
 80047fe:	3332      	adds	r3, #50	@ 0x32
 8004800:	4a33      	ldr	r2, [pc, #204]	@ (80048d0 <UART_SetConfig+0x4e4>)
 8004802:	fba2 2303 	umull	r2, r3, r2, r3
 8004806:	095b      	lsrs	r3, r3, #5
 8004808:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800480c:	441c      	add	r4, r3
 800480e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004812:	2200      	movs	r2, #0
 8004814:	673b      	str	r3, [r7, #112]	@ 0x70
 8004816:	677a      	str	r2, [r7, #116]	@ 0x74
 8004818:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800481c:	4642      	mov	r2, r8
 800481e:	464b      	mov	r3, r9
 8004820:	1891      	adds	r1, r2, r2
 8004822:	60b9      	str	r1, [r7, #8]
 8004824:	415b      	adcs	r3, r3
 8004826:	60fb      	str	r3, [r7, #12]
 8004828:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800482c:	4641      	mov	r1, r8
 800482e:	1851      	adds	r1, r2, r1
 8004830:	6039      	str	r1, [r7, #0]
 8004832:	4649      	mov	r1, r9
 8004834:	414b      	adcs	r3, r1
 8004836:	607b      	str	r3, [r7, #4]
 8004838:	f04f 0200 	mov.w	r2, #0
 800483c:	f04f 0300 	mov.w	r3, #0
 8004840:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004844:	4659      	mov	r1, fp
 8004846:	00cb      	lsls	r3, r1, #3
 8004848:	4651      	mov	r1, sl
 800484a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800484e:	4651      	mov	r1, sl
 8004850:	00ca      	lsls	r2, r1, #3
 8004852:	4610      	mov	r0, r2
 8004854:	4619      	mov	r1, r3
 8004856:	4603      	mov	r3, r0
 8004858:	4642      	mov	r2, r8
 800485a:	189b      	adds	r3, r3, r2
 800485c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800485e:	464b      	mov	r3, r9
 8004860:	460a      	mov	r2, r1
 8004862:	eb42 0303 	adc.w	r3, r2, r3
 8004866:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004868:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800486c:	685b      	ldr	r3, [r3, #4]
 800486e:	2200      	movs	r2, #0
 8004870:	663b      	str	r3, [r7, #96]	@ 0x60
 8004872:	667a      	str	r2, [r7, #100]	@ 0x64
 8004874:	f04f 0200 	mov.w	r2, #0
 8004878:	f04f 0300 	mov.w	r3, #0
 800487c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004880:	4649      	mov	r1, r9
 8004882:	008b      	lsls	r3, r1, #2
 8004884:	4641      	mov	r1, r8
 8004886:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800488a:	4641      	mov	r1, r8
 800488c:	008a      	lsls	r2, r1, #2
 800488e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004892:	f7fb fc9d 	bl	80001d0 <__aeabi_uldivmod>
 8004896:	4602      	mov	r2, r0
 8004898:	460b      	mov	r3, r1
 800489a:	4b0d      	ldr	r3, [pc, #52]	@ (80048d0 <UART_SetConfig+0x4e4>)
 800489c:	fba3 1302 	umull	r1, r3, r3, r2
 80048a0:	095b      	lsrs	r3, r3, #5
 80048a2:	2164      	movs	r1, #100	@ 0x64
 80048a4:	fb01 f303 	mul.w	r3, r1, r3
 80048a8:	1ad3      	subs	r3, r2, r3
 80048aa:	011b      	lsls	r3, r3, #4
 80048ac:	3332      	adds	r3, #50	@ 0x32
 80048ae:	4a08      	ldr	r2, [pc, #32]	@ (80048d0 <UART_SetConfig+0x4e4>)
 80048b0:	fba2 2303 	umull	r2, r3, r2, r3
 80048b4:	095b      	lsrs	r3, r3, #5
 80048b6:	f003 020f 	and.w	r2, r3, #15
 80048ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	4422      	add	r2, r4
 80048c2:	609a      	str	r2, [r3, #8]
}
 80048c4:	bf00      	nop
 80048c6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80048ca:	46bd      	mov	sp, r7
 80048cc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80048d0:	51eb851f 	.word	0x51eb851f

080048d4 <memset>:
 80048d4:	4402      	add	r2, r0
 80048d6:	4603      	mov	r3, r0
 80048d8:	4293      	cmp	r3, r2
 80048da:	d100      	bne.n	80048de <memset+0xa>
 80048dc:	4770      	bx	lr
 80048de:	f803 1b01 	strb.w	r1, [r3], #1
 80048e2:	e7f9      	b.n	80048d8 <memset+0x4>

080048e4 <__libc_init_array>:
 80048e4:	b570      	push	{r4, r5, r6, lr}
 80048e6:	4d0d      	ldr	r5, [pc, #52]	@ (800491c <__libc_init_array+0x38>)
 80048e8:	4c0d      	ldr	r4, [pc, #52]	@ (8004920 <__libc_init_array+0x3c>)
 80048ea:	1b64      	subs	r4, r4, r5
 80048ec:	10a4      	asrs	r4, r4, #2
 80048ee:	2600      	movs	r6, #0
 80048f0:	42a6      	cmp	r6, r4
 80048f2:	d109      	bne.n	8004908 <__libc_init_array+0x24>
 80048f4:	4d0b      	ldr	r5, [pc, #44]	@ (8004924 <__libc_init_array+0x40>)
 80048f6:	4c0c      	ldr	r4, [pc, #48]	@ (8004928 <__libc_init_array+0x44>)
 80048f8:	f000 f826 	bl	8004948 <_init>
 80048fc:	1b64      	subs	r4, r4, r5
 80048fe:	10a4      	asrs	r4, r4, #2
 8004900:	2600      	movs	r6, #0
 8004902:	42a6      	cmp	r6, r4
 8004904:	d105      	bne.n	8004912 <__libc_init_array+0x2e>
 8004906:	bd70      	pop	{r4, r5, r6, pc}
 8004908:	f855 3b04 	ldr.w	r3, [r5], #4
 800490c:	4798      	blx	r3
 800490e:	3601      	adds	r6, #1
 8004910:	e7ee      	b.n	80048f0 <__libc_init_array+0xc>
 8004912:	f855 3b04 	ldr.w	r3, [r5], #4
 8004916:	4798      	blx	r3
 8004918:	3601      	adds	r6, #1
 800491a:	e7f2      	b.n	8004902 <__libc_init_array+0x1e>
 800491c:	080049d0 	.word	0x080049d0
 8004920:	080049d0 	.word	0x080049d0
 8004924:	080049d0 	.word	0x080049d0
 8004928:	080049d4 	.word	0x080049d4

0800492c <memcpy>:
 800492c:	440a      	add	r2, r1
 800492e:	4291      	cmp	r1, r2
 8004930:	f100 33ff 	add.w	r3, r0, #4294967295
 8004934:	d100      	bne.n	8004938 <memcpy+0xc>
 8004936:	4770      	bx	lr
 8004938:	b510      	push	{r4, lr}
 800493a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800493e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004942:	4291      	cmp	r1, r2
 8004944:	d1f9      	bne.n	800493a <memcpy+0xe>
 8004946:	bd10      	pop	{r4, pc}

08004948 <_init>:
 8004948:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800494a:	bf00      	nop
 800494c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800494e:	bc08      	pop	{r3}
 8004950:	469e      	mov	lr, r3
 8004952:	4770      	bx	lr

08004954 <_fini>:
 8004954:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004956:	bf00      	nop
 8004958:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800495a:	bc08      	pop	{r3}
 800495c:	469e      	mov	lr, r3
 800495e:	4770      	bx	lr
