{
  "nodes":
  [
    {
      "name":"DDR"
      , "id":243
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"Yes"
          , "Interleave Size":"1024 bytes"
          , "Channels":"2 channels"
          , "Maximum bandwidth the BSP can deliver":"34133.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel DDR Width (bits)":"512, 512"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"channel 0"
          , "id":245
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"512"
              , "Address Width":"32"
              , "Latency":"500"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x0"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"channel 1"
          , "id":246
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"512"
              , "Address Width":"32"
              , "Latency":"500"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x100000000"
            }
          ]
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":244
      , "parent":"243"
      , "bw":"34133.00"
      , "num_channels":"2"
      , "interleave":"1"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"34133.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":247
      , "parent":"243"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":248
          , "type":"arb"
        }
        , {
          "name":"Write Interconnect"
          , "id":251
          , "details":
          [
            {
              "type":"table"
              , "Name":"DDR"
              , "Interconnect Style":"tree"
              , "Writes":"1"
              , "User specified force-single-store-ring flag":"False"
              , "Store Rings":"2"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect"
          , "id":249
          , "details":
          [
            {
              "type":"table"
              , "Name":"DDR"
              , "Interconnect Style":"tree"
              , "Reads":"3"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect Router"
          , "id":250
          , "details":
          [
            {
              "type":"table"
              , "User specified num-reorder flag":"Unset"
            }
          ]
          , "type":"memsys"
          , "children":
          [
            {
              "name":"Bus 0"
              , "id":258
              , "type":"memsys"
            }
            , {
              "name":"Bus 1"
              , "id":259
              , "type":"memsys"
            }
          ]
        }
      ]
    }
    , {
      "name":"Global Memory Loads"
      , "id":252
      , "parent":"243"
      , "type":"bb"
      , "children":
      [
        {
          "name":"LD"
          , "id":253
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"370"
              , "Latency":"2 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"PREFETCHING"
              , "Kernel":"MainKernel"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_dram.cpp"
                , "line":40
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":254
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"370"
              , "Latency":"2 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"PREFETCHING"
              , "Kernel":"MainKernel"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_dram.cpp"
                , "line":115
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":255
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"373"
              , "Latency":"238 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"MainKernel"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_dram.cpp"
                , "line":40
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"Global Memory Stores"
      , "id":256
      , "parent":"243"
      , "type":"bb"
      , "children":
      [
        {
          "name":"ST"
          , "id":257
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"669"
              , "Latency":"72 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"MainKernel"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_dram.cpp"
                , "line":115
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":245
      , "to":244
    }
    , {
      "from":244
      , "to":245
    }
    , {
      "from":246
      , "to":244
    }
    , {
      "from":244
      , "to":246
    }
    , {
      "from":249
      , "to":248
    }
    , {
      "from":251
      , "to":248
    }
    , {
      "from":248
      , "to":244
    }
    , {
      "from":253
      , "to":249
    }
    , {
      "from":254
      , "to":249
    }
    , {
      "from":255
      , "to":249
    }
    , {
      "from":257
      , "to":251
    }
    , {
      "from":244
      , "to":258
    }
    , {
      "from":244
      , "to":259
    }
    , {
      "from":258
      , "to":253
      , "reverse":1
    }
    , {
      "from":259
      , "to":254
      , "reverse":1
    }
    , {
      "from":258
      , "to":255
      , "reverse":1
    }
  ]
}
