\hypertarget{struct_l_c_d_c___mem_map}{}\section{L\+C\+D\+C\+\_\+\+Mem\+Map Struct Reference}
\label{struct_l_c_d_c___mem_map}\index{L\+C\+D\+C\+\_\+\+Mem\+Map@{L\+C\+D\+C\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K70\+F12.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct_l_c_d_c___mem_map_a56099c0d6e2b6c8d677a9f2bdd84706f}{L\+S\+S\+A\+R}
\item 
uint32\+\_\+t \hyperlink{struct_l_c_d_c___mem_map_a6edf826456a2431e94e3bcafcfe89867}{L\+S\+R}
\item 
uint32\+\_\+t \hyperlink{struct_l_c_d_c___mem_map_aa687c8b47cdcef18890cac689de49a17}{L\+V\+P\+W\+R}
\item 
uint32\+\_\+t \hyperlink{struct_l_c_d_c___mem_map_a54db054fbd1e4a7de44253909bbc8944}{L\+C\+P\+R}
\item 
uint32\+\_\+t \hyperlink{struct_l_c_d_c___mem_map_a5766a743e828957c73257ebd66133a92}{L\+C\+W\+H\+B}
\item 
uint32\+\_\+t \hyperlink{struct_l_c_d_c___mem_map_a35f3831166bce45afb02d6cfa594fd84}{L\+C\+C\+M\+R}
\item 
uint32\+\_\+t \hyperlink{struct_l_c_d_c___mem_map_a0f61ba79429b1dbdfe3a3a98830393d9}{L\+P\+C\+R}
\item 
uint32\+\_\+t \hyperlink{struct_l_c_d_c___mem_map_a7fbf22cdf2affd3ab924be930a2e2ef6}{L\+H\+C\+R}
\item 
uint32\+\_\+t \hyperlink{struct_l_c_d_c___mem_map_a865c74a990435ca94ba226f23894d8e7}{L\+V\+C\+R}
\item 
uint32\+\_\+t \hyperlink{struct_l_c_d_c___mem_map_ad2600d7c7ec0833a8b9089da675254b6}{L\+P\+O\+R}
\item 
\hypertarget{struct_l_c_d_c___mem_map_a30237876bbe9ad003054ee77df7434f6}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}4\mbox{]}\label{struct_l_c_d_c___mem_map_a30237876bbe9ad003054ee77df7434f6}

\item 
uint32\+\_\+t \hyperlink{struct_l_c_d_c___mem_map_a76b526a80deb41b702d98a8de996b9a6}{L\+P\+C\+C\+R}
\item 
uint32\+\_\+t \hyperlink{struct_l_c_d_c___mem_map_a681d9ac7348e7f13c1211acce5621ce8}{L\+D\+C\+R}
\item 
uint32\+\_\+t \hyperlink{struct_l_c_d_c___mem_map_af3fc91dbd55df2dea9e83efe76f4d09d}{L\+R\+M\+C\+R}
\item 
uint32\+\_\+t \hyperlink{struct_l_c_d_c___mem_map_a8ea08c18d8bfde4540eaf4e11039837e}{L\+I\+C\+R}
\item 
uint32\+\_\+t \hyperlink{struct_l_c_d_c___mem_map_a602f30df3465d79b420243aaf1d51030}{L\+I\+E\+R}
\item 
uint32\+\_\+t \hyperlink{struct_l_c_d_c___mem_map_a567a030894ef2b7cf2c604d85946f3d4}{L\+I\+S\+R}
\item 
\hypertarget{struct_l_c_d_c___mem_map_af35faae8ae74a553ecf12a4fee0e2b77}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+1} \mbox{[}12\mbox{]}\label{struct_l_c_d_c___mem_map_af35faae8ae74a553ecf12a4fee0e2b77}

\item 
uint32\+\_\+t \hyperlink{struct_l_c_d_c___mem_map_a31fb3217bf9eb1ecda85e0c2769c955d}{L\+G\+W\+S\+A\+R}
\item 
uint32\+\_\+t \hyperlink{struct_l_c_d_c___mem_map_a3866d5fe438c9aeca7f50a30148aaee9}{L\+G\+W\+S\+R}
\item 
uint32\+\_\+t \hyperlink{struct_l_c_d_c___mem_map_a111052a9f42adf314c795dd509c8b740}{L\+G\+W\+V\+P\+W\+R}
\item 
uint32\+\_\+t \hyperlink{struct_l_c_d_c___mem_map_af8ab91fa9f984a56dfa54a55f0fc90e7}{L\+G\+W\+P\+O\+R}
\item 
uint32\+\_\+t \hyperlink{struct_l_c_d_c___mem_map_a8f4192a93512b0a04c71bd2f8d92590f}{L\+G\+W\+P\+R}
\item 
uint32\+\_\+t \hyperlink{struct_l_c_d_c___mem_map_aa76ae1b0e32e1bd9459d642326549adf}{L\+G\+W\+C\+R}
\item 
uint32\+\_\+t \hyperlink{struct_l_c_d_c___mem_map_aef253853dccb165217b00da5fbe3b95f}{L\+G\+W\+D\+C\+R}
\item 
\hypertarget{struct_l_c_d_c___mem_map_ad9a0c44fec02be39f7d7c06f5997f976}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+2} \mbox{[}20\mbox{]}\label{struct_l_c_d_c___mem_map_ad9a0c44fec02be39f7d7c06f5997f976}

\item 
uint32\+\_\+t \hyperlink{struct_l_c_d_c___mem_map_a4554fe80ffc64089e17a03de67cb47a1}{L\+A\+U\+S\+C\+R}
\item 
uint32\+\_\+t \hyperlink{struct_l_c_d_c___mem_map_affa1e28918315f44e2105aead9e695bc}{L\+A\+U\+S\+C\+C\+R}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
L\+C\+D\+C -\/ Peripheral register structure 

\subsection{Field Documentation}
\hypertarget{struct_l_c_d_c___mem_map_affa1e28918315f44e2105aead9e695bc}{}\index{L\+C\+D\+C\+\_\+\+Mem\+Map@{L\+C\+D\+C\+\_\+\+Mem\+Map}!L\+A\+U\+S\+C\+C\+R@{L\+A\+U\+S\+C\+C\+R}}
\index{L\+A\+U\+S\+C\+C\+R@{L\+A\+U\+S\+C\+C\+R}!L\+C\+D\+C\+\_\+\+Mem\+Map@{L\+C\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{L\+A\+U\+S\+C\+C\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t L\+C\+D\+C\+\_\+\+Mem\+Map\+::\+L\+A\+U\+S\+C\+C\+R}\label{struct_l_c_d_c___mem_map_affa1e28918315f44e2105aead9e695bc}
L\+C\+D\+C A\+U\+S mode cursor control register, offset\+: 0x84 \hypertarget{struct_l_c_d_c___mem_map_a4554fe80ffc64089e17a03de67cb47a1}{}\index{L\+C\+D\+C\+\_\+\+Mem\+Map@{L\+C\+D\+C\+\_\+\+Mem\+Map}!L\+A\+U\+S\+C\+R@{L\+A\+U\+S\+C\+R}}
\index{L\+A\+U\+S\+C\+R@{L\+A\+U\+S\+C\+R}!L\+C\+D\+C\+\_\+\+Mem\+Map@{L\+C\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{L\+A\+U\+S\+C\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t L\+C\+D\+C\+\_\+\+Mem\+Map\+::\+L\+A\+U\+S\+C\+R}\label{struct_l_c_d_c___mem_map_a4554fe80ffc64089e17a03de67cb47a1}
L\+C\+D\+C A\+U\+S mode control register, offset\+: 0x80 \hypertarget{struct_l_c_d_c___mem_map_a35f3831166bce45afb02d6cfa594fd84}{}\index{L\+C\+D\+C\+\_\+\+Mem\+Map@{L\+C\+D\+C\+\_\+\+Mem\+Map}!L\+C\+C\+M\+R@{L\+C\+C\+M\+R}}
\index{L\+C\+C\+M\+R@{L\+C\+C\+M\+R}!L\+C\+D\+C\+\_\+\+Mem\+Map@{L\+C\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{L\+C\+C\+M\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t L\+C\+D\+C\+\_\+\+Mem\+Map\+::\+L\+C\+C\+M\+R}\label{struct_l_c_d_c___mem_map_a35f3831166bce45afb02d6cfa594fd84}
L\+C\+D\+C color cursor mapping register, offset\+: 0x14 \hypertarget{struct_l_c_d_c___mem_map_a54db054fbd1e4a7de44253909bbc8944}{}\index{L\+C\+D\+C\+\_\+\+Mem\+Map@{L\+C\+D\+C\+\_\+\+Mem\+Map}!L\+C\+P\+R@{L\+C\+P\+R}}
\index{L\+C\+P\+R@{L\+C\+P\+R}!L\+C\+D\+C\+\_\+\+Mem\+Map@{L\+C\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{L\+C\+P\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t L\+C\+D\+C\+\_\+\+Mem\+Map\+::\+L\+C\+P\+R}\label{struct_l_c_d_c___mem_map_a54db054fbd1e4a7de44253909bbc8944}
L\+C\+D\+C cursor position register, offset\+: 0x\+C \hypertarget{struct_l_c_d_c___mem_map_a5766a743e828957c73257ebd66133a92}{}\index{L\+C\+D\+C\+\_\+\+Mem\+Map@{L\+C\+D\+C\+\_\+\+Mem\+Map}!L\+C\+W\+H\+B@{L\+C\+W\+H\+B}}
\index{L\+C\+W\+H\+B@{L\+C\+W\+H\+B}!L\+C\+D\+C\+\_\+\+Mem\+Map@{L\+C\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{L\+C\+W\+H\+B}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t L\+C\+D\+C\+\_\+\+Mem\+Map\+::\+L\+C\+W\+H\+B}\label{struct_l_c_d_c___mem_map_a5766a743e828957c73257ebd66133a92}
L\+C\+D\+C cursor width, height, and blink register, offset\+: 0x10 \hypertarget{struct_l_c_d_c___mem_map_a681d9ac7348e7f13c1211acce5621ce8}{}\index{L\+C\+D\+C\+\_\+\+Mem\+Map@{L\+C\+D\+C\+\_\+\+Mem\+Map}!L\+D\+C\+R@{L\+D\+C\+R}}
\index{L\+D\+C\+R@{L\+D\+C\+R}!L\+C\+D\+C\+\_\+\+Mem\+Map@{L\+C\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{L\+D\+C\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t L\+C\+D\+C\+\_\+\+Mem\+Map\+::\+L\+D\+C\+R}\label{struct_l_c_d_c___mem_map_a681d9ac7348e7f13c1211acce5621ce8}
L\+C\+D\+C D\+M\+A control register, offset\+: 0x30 \hypertarget{struct_l_c_d_c___mem_map_aa76ae1b0e32e1bd9459d642326549adf}{}\index{L\+C\+D\+C\+\_\+\+Mem\+Map@{L\+C\+D\+C\+\_\+\+Mem\+Map}!L\+G\+W\+C\+R@{L\+G\+W\+C\+R}}
\index{L\+G\+W\+C\+R@{L\+G\+W\+C\+R}!L\+C\+D\+C\+\_\+\+Mem\+Map@{L\+C\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{L\+G\+W\+C\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t L\+C\+D\+C\+\_\+\+Mem\+Map\+::\+L\+G\+W\+C\+R}\label{struct_l_c_d_c___mem_map_aa76ae1b0e32e1bd9459d642326549adf}
L\+C\+D\+C graphic window control register, offset\+: 0x64 \hypertarget{struct_l_c_d_c___mem_map_aef253853dccb165217b00da5fbe3b95f}{}\index{L\+C\+D\+C\+\_\+\+Mem\+Map@{L\+C\+D\+C\+\_\+\+Mem\+Map}!L\+G\+W\+D\+C\+R@{L\+G\+W\+D\+C\+R}}
\index{L\+G\+W\+D\+C\+R@{L\+G\+W\+D\+C\+R}!L\+C\+D\+C\+\_\+\+Mem\+Map@{L\+C\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{L\+G\+W\+D\+C\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t L\+C\+D\+C\+\_\+\+Mem\+Map\+::\+L\+G\+W\+D\+C\+R}\label{struct_l_c_d_c___mem_map_aef253853dccb165217b00da5fbe3b95f}
L\+C\+D\+C graphic window D\+M\+A control register, offset\+: 0x68 \hypertarget{struct_l_c_d_c___mem_map_af8ab91fa9f984a56dfa54a55f0fc90e7}{}\index{L\+C\+D\+C\+\_\+\+Mem\+Map@{L\+C\+D\+C\+\_\+\+Mem\+Map}!L\+G\+W\+P\+O\+R@{L\+G\+W\+P\+O\+R}}
\index{L\+G\+W\+P\+O\+R@{L\+G\+W\+P\+O\+R}!L\+C\+D\+C\+\_\+\+Mem\+Map@{L\+C\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{L\+G\+W\+P\+O\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t L\+C\+D\+C\+\_\+\+Mem\+Map\+::\+L\+G\+W\+P\+O\+R}\label{struct_l_c_d_c___mem_map_af8ab91fa9f984a56dfa54a55f0fc90e7}
L\+C\+D\+C graphic window panning offset register, offset\+: 0x5\+C \hypertarget{struct_l_c_d_c___mem_map_a8f4192a93512b0a04c71bd2f8d92590f}{}\index{L\+C\+D\+C\+\_\+\+Mem\+Map@{L\+C\+D\+C\+\_\+\+Mem\+Map}!L\+G\+W\+P\+R@{L\+G\+W\+P\+R}}
\index{L\+G\+W\+P\+R@{L\+G\+W\+P\+R}!L\+C\+D\+C\+\_\+\+Mem\+Map@{L\+C\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{L\+G\+W\+P\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t L\+C\+D\+C\+\_\+\+Mem\+Map\+::\+L\+G\+W\+P\+R}\label{struct_l_c_d_c___mem_map_a8f4192a93512b0a04c71bd2f8d92590f}
L\+C\+D\+C graphic window position register, offset\+: 0x60 \hypertarget{struct_l_c_d_c___mem_map_a31fb3217bf9eb1ecda85e0c2769c955d}{}\index{L\+C\+D\+C\+\_\+\+Mem\+Map@{L\+C\+D\+C\+\_\+\+Mem\+Map}!L\+G\+W\+S\+A\+R@{L\+G\+W\+S\+A\+R}}
\index{L\+G\+W\+S\+A\+R@{L\+G\+W\+S\+A\+R}!L\+C\+D\+C\+\_\+\+Mem\+Map@{L\+C\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{L\+G\+W\+S\+A\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t L\+C\+D\+C\+\_\+\+Mem\+Map\+::\+L\+G\+W\+S\+A\+R}\label{struct_l_c_d_c___mem_map_a31fb3217bf9eb1ecda85e0c2769c955d}
L\+C\+D\+C graphic window start address register, offset\+: 0x50 \hypertarget{struct_l_c_d_c___mem_map_a3866d5fe438c9aeca7f50a30148aaee9}{}\index{L\+C\+D\+C\+\_\+\+Mem\+Map@{L\+C\+D\+C\+\_\+\+Mem\+Map}!L\+G\+W\+S\+R@{L\+G\+W\+S\+R}}
\index{L\+G\+W\+S\+R@{L\+G\+W\+S\+R}!L\+C\+D\+C\+\_\+\+Mem\+Map@{L\+C\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{L\+G\+W\+S\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t L\+C\+D\+C\+\_\+\+Mem\+Map\+::\+L\+G\+W\+S\+R}\label{struct_l_c_d_c___mem_map_a3866d5fe438c9aeca7f50a30148aaee9}
L\+C\+D\+C graphic window size register, offset\+: 0x54 \hypertarget{struct_l_c_d_c___mem_map_a111052a9f42adf314c795dd509c8b740}{}\index{L\+C\+D\+C\+\_\+\+Mem\+Map@{L\+C\+D\+C\+\_\+\+Mem\+Map}!L\+G\+W\+V\+P\+W\+R@{L\+G\+W\+V\+P\+W\+R}}
\index{L\+G\+W\+V\+P\+W\+R@{L\+G\+W\+V\+P\+W\+R}!L\+C\+D\+C\+\_\+\+Mem\+Map@{L\+C\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{L\+G\+W\+V\+P\+W\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t L\+C\+D\+C\+\_\+\+Mem\+Map\+::\+L\+G\+W\+V\+P\+W\+R}\label{struct_l_c_d_c___mem_map_a111052a9f42adf314c795dd509c8b740}
L\+C\+D\+C graphic window virtual page width register, offset\+: 0x58 \hypertarget{struct_l_c_d_c___mem_map_a7fbf22cdf2affd3ab924be930a2e2ef6}{}\index{L\+C\+D\+C\+\_\+\+Mem\+Map@{L\+C\+D\+C\+\_\+\+Mem\+Map}!L\+H\+C\+R@{L\+H\+C\+R}}
\index{L\+H\+C\+R@{L\+H\+C\+R}!L\+C\+D\+C\+\_\+\+Mem\+Map@{L\+C\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{L\+H\+C\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t L\+C\+D\+C\+\_\+\+Mem\+Map\+::\+L\+H\+C\+R}\label{struct_l_c_d_c___mem_map_a7fbf22cdf2affd3ab924be930a2e2ef6}
L\+C\+D\+C horizontal configuration register, offset\+: 0x1\+C \hypertarget{struct_l_c_d_c___mem_map_a8ea08c18d8bfde4540eaf4e11039837e}{}\index{L\+C\+D\+C\+\_\+\+Mem\+Map@{L\+C\+D\+C\+\_\+\+Mem\+Map}!L\+I\+C\+R@{L\+I\+C\+R}}
\index{L\+I\+C\+R@{L\+I\+C\+R}!L\+C\+D\+C\+\_\+\+Mem\+Map@{L\+C\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{L\+I\+C\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t L\+C\+D\+C\+\_\+\+Mem\+Map\+::\+L\+I\+C\+R}\label{struct_l_c_d_c___mem_map_a8ea08c18d8bfde4540eaf4e11039837e}
L\+C\+D\+C interrupt configuration register, offset\+: 0x38 \hypertarget{struct_l_c_d_c___mem_map_a602f30df3465d79b420243aaf1d51030}{}\index{L\+C\+D\+C\+\_\+\+Mem\+Map@{L\+C\+D\+C\+\_\+\+Mem\+Map}!L\+I\+E\+R@{L\+I\+E\+R}}
\index{L\+I\+E\+R@{L\+I\+E\+R}!L\+C\+D\+C\+\_\+\+Mem\+Map@{L\+C\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{L\+I\+E\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t L\+C\+D\+C\+\_\+\+Mem\+Map\+::\+L\+I\+E\+R}\label{struct_l_c_d_c___mem_map_a602f30df3465d79b420243aaf1d51030}
L\+C\+D\+C interrupt enable register, offset\+: 0x3\+C \hypertarget{struct_l_c_d_c___mem_map_a567a030894ef2b7cf2c604d85946f3d4}{}\index{L\+C\+D\+C\+\_\+\+Mem\+Map@{L\+C\+D\+C\+\_\+\+Mem\+Map}!L\+I\+S\+R@{L\+I\+S\+R}}
\index{L\+I\+S\+R@{L\+I\+S\+R}!L\+C\+D\+C\+\_\+\+Mem\+Map@{L\+C\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{L\+I\+S\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t L\+C\+D\+C\+\_\+\+Mem\+Map\+::\+L\+I\+S\+R}\label{struct_l_c_d_c___mem_map_a567a030894ef2b7cf2c604d85946f3d4}
L\+C\+D\+C interrupt status register, offset\+: 0x40 \hypertarget{struct_l_c_d_c___mem_map_a76b526a80deb41b702d98a8de996b9a6}{}\index{L\+C\+D\+C\+\_\+\+Mem\+Map@{L\+C\+D\+C\+\_\+\+Mem\+Map}!L\+P\+C\+C\+R@{L\+P\+C\+C\+R}}
\index{L\+P\+C\+C\+R@{L\+P\+C\+C\+R}!L\+C\+D\+C\+\_\+\+Mem\+Map@{L\+C\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{L\+P\+C\+C\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t L\+C\+D\+C\+\_\+\+Mem\+Map\+::\+L\+P\+C\+C\+R}\label{struct_l_c_d_c___mem_map_a76b526a80deb41b702d98a8de996b9a6}
L\+C\+D\+C P\+W\+M contrast control register, offset\+: 0x2\+C \hypertarget{struct_l_c_d_c___mem_map_a0f61ba79429b1dbdfe3a3a98830393d9}{}\index{L\+C\+D\+C\+\_\+\+Mem\+Map@{L\+C\+D\+C\+\_\+\+Mem\+Map}!L\+P\+C\+R@{L\+P\+C\+R}}
\index{L\+P\+C\+R@{L\+P\+C\+R}!L\+C\+D\+C\+\_\+\+Mem\+Map@{L\+C\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{L\+P\+C\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t L\+C\+D\+C\+\_\+\+Mem\+Map\+::\+L\+P\+C\+R}\label{struct_l_c_d_c___mem_map_a0f61ba79429b1dbdfe3a3a98830393d9}
L\+C\+D\+C panel configuration register, offset\+: 0x18 \hypertarget{struct_l_c_d_c___mem_map_ad2600d7c7ec0833a8b9089da675254b6}{}\index{L\+C\+D\+C\+\_\+\+Mem\+Map@{L\+C\+D\+C\+\_\+\+Mem\+Map}!L\+P\+O\+R@{L\+P\+O\+R}}
\index{L\+P\+O\+R@{L\+P\+O\+R}!L\+C\+D\+C\+\_\+\+Mem\+Map@{L\+C\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{L\+P\+O\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t L\+C\+D\+C\+\_\+\+Mem\+Map\+::\+L\+P\+O\+R}\label{struct_l_c_d_c___mem_map_ad2600d7c7ec0833a8b9089da675254b6}
L\+C\+D\+C panning offset register, offset\+: 0x24 \hypertarget{struct_l_c_d_c___mem_map_af3fc91dbd55df2dea9e83efe76f4d09d}{}\index{L\+C\+D\+C\+\_\+\+Mem\+Map@{L\+C\+D\+C\+\_\+\+Mem\+Map}!L\+R\+M\+C\+R@{L\+R\+M\+C\+R}}
\index{L\+R\+M\+C\+R@{L\+R\+M\+C\+R}!L\+C\+D\+C\+\_\+\+Mem\+Map@{L\+C\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{L\+R\+M\+C\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t L\+C\+D\+C\+\_\+\+Mem\+Map\+::\+L\+R\+M\+C\+R}\label{struct_l_c_d_c___mem_map_af3fc91dbd55df2dea9e83efe76f4d09d}
L\+C\+D\+C refresh mode control register, offset\+: 0x34 \hypertarget{struct_l_c_d_c___mem_map_a6edf826456a2431e94e3bcafcfe89867}{}\index{L\+C\+D\+C\+\_\+\+Mem\+Map@{L\+C\+D\+C\+\_\+\+Mem\+Map}!L\+S\+R@{L\+S\+R}}
\index{L\+S\+R@{L\+S\+R}!L\+C\+D\+C\+\_\+\+Mem\+Map@{L\+C\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{L\+S\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t L\+C\+D\+C\+\_\+\+Mem\+Map\+::\+L\+S\+R}\label{struct_l_c_d_c___mem_map_a6edf826456a2431e94e3bcafcfe89867}
L\+C\+D\+C size register, offset\+: 0x4 \hypertarget{struct_l_c_d_c___mem_map_a56099c0d6e2b6c8d677a9f2bdd84706f}{}\index{L\+C\+D\+C\+\_\+\+Mem\+Map@{L\+C\+D\+C\+\_\+\+Mem\+Map}!L\+S\+S\+A\+R@{L\+S\+S\+A\+R}}
\index{L\+S\+S\+A\+R@{L\+S\+S\+A\+R}!L\+C\+D\+C\+\_\+\+Mem\+Map@{L\+C\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{L\+S\+S\+A\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t L\+C\+D\+C\+\_\+\+Mem\+Map\+::\+L\+S\+S\+A\+R}\label{struct_l_c_d_c___mem_map_a56099c0d6e2b6c8d677a9f2bdd84706f}
L\+C\+D\+C screen start address register, offset\+: 0x0 \hypertarget{struct_l_c_d_c___mem_map_a865c74a990435ca94ba226f23894d8e7}{}\index{L\+C\+D\+C\+\_\+\+Mem\+Map@{L\+C\+D\+C\+\_\+\+Mem\+Map}!L\+V\+C\+R@{L\+V\+C\+R}}
\index{L\+V\+C\+R@{L\+V\+C\+R}!L\+C\+D\+C\+\_\+\+Mem\+Map@{L\+C\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{L\+V\+C\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t L\+C\+D\+C\+\_\+\+Mem\+Map\+::\+L\+V\+C\+R}\label{struct_l_c_d_c___mem_map_a865c74a990435ca94ba226f23894d8e7}
L\+C\+D\+C vertical configuration register, offset\+: 0x20 \hypertarget{struct_l_c_d_c___mem_map_aa687c8b47cdcef18890cac689de49a17}{}\index{L\+C\+D\+C\+\_\+\+Mem\+Map@{L\+C\+D\+C\+\_\+\+Mem\+Map}!L\+V\+P\+W\+R@{L\+V\+P\+W\+R}}
\index{L\+V\+P\+W\+R@{L\+V\+P\+W\+R}!L\+C\+D\+C\+\_\+\+Mem\+Map@{L\+C\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{L\+V\+P\+W\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t L\+C\+D\+C\+\_\+\+Mem\+Map\+::\+L\+V\+P\+W\+R}\label{struct_l_c_d_c___mem_map_aa687c8b47cdcef18890cac689de49a17}
L\+C\+D\+C virtual page width register, offset\+: 0x8 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
D\+:/\+Embedded Software U\+S/es18aut13/\+Project/\+Static\+\_\+\+Code/\+I\+O\+\_\+\+Map/\hyperlink{_m_k70_f12_8h}{M\+K70\+F12.\+h}\end{DoxyCompactItemize}
