
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack max 0.36

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   1.45 source latency ahb_sys_0_uut.S_3.Y[0]$_DFFE_PN0P_/CLK ^
  -1.08 target latency ahb_sys_0_uut.S_3.spm.genblk1[23].csa.sum$_DFF_NN0_/CLK_N v
   0.00 CRPR
--------------
   0.37 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: HRESETn (input port clocked by core_clock)
Endpoint: ahb_sys_0_uut.S1.buf_addr[1]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.70    0.70 ^ input external delay
     1    0.18    0.00    0.00    0.70 ^ HRESETn (in)
                                         HRESETn (net)
                  0.28    0.14    0.84 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.04    0.44    0.87    1.71 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net247 (net)
                  0.44    0.01    1.72 ^ input17/A (sky130_fd_sc_hd__buf_12)
    64    0.42    0.47    0.41    2.13 ^ input17/X (sky130_fd_sc_hd__buf_12)
                                         net17 (net)
                  0.48    0.04    2.17 ^ ahb_sys_0_uut.S1.buf_addr[1]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_4)
                                  2.17   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.07    0.00    0.00    0.00 ^ HCLK (in)
                                         HCLK (net)
                  0.01    0.00    0.00 ^ wire38/A (sky130_fd_sc_hd__buf_16)
     4    0.28    0.30    0.24    0.24 ^ wire38/X (sky130_fd_sc_hd__buf_16)
                                         net246 (net)
                  0.30    0.04    0.28 ^ clkbuf_regs_0_core_clock/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.01    0.04    0.20    0.48 ^ clkbuf_regs_0_core_clock/X (sky130_fd_sc_hd__clkbuf_16)
                                         HCLK_regs (net)
                  0.04    0.00    0.48 ^ clkbuf_0_HCLK_regs/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.16    0.17    0.22    0.70 ^ clkbuf_0_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_HCLK_regs (net)
                  0.17    0.01    0.71 ^ clkbuf_2_1_0_HCLK_regs/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.11    0.12    0.23    0.94 ^ clkbuf_2_1_0_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_2_1_0_HCLK_regs (net)
                  0.12    0.01    0.95 ^ clkbuf_4_4_0_HCLK_regs/A (sky130_fd_sc_hd__clkbuf_16)
    18    0.23    0.24    0.29    1.24 ^ clkbuf_4_4_0_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_4_0_HCLK_regs (net)
                  0.24    0.01    1.25 ^ clkbuf_leaf_121_HCLK_regs/A (sky130_fd_sc_hd__clkbuf_16)
     3    0.01    0.04    0.18    1.43 ^ clkbuf_leaf_121_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_121_HCLK_regs (net)
                  0.04    0.00    1.44 ^ ahb_sys_0_uut.S1.buf_addr[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_4)
                          0.00    1.44   clock reconvergence pessimism
                          0.44    1.87   library removal time
                                  1.87   data required time
-----------------------------------------------------------------------------
                                  1.87   data required time
                                 -2.17   data arrival time
-----------------------------------------------------------------------------
                                  0.30   slack (MET)


Startpoint: ahb_sys_0_uut.S0.c_wr[0]$_DFF_P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: ahb_sys_0_uut.S0.c_wr[1]$_DFF_P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.07    0.00    0.00    0.00 ^ HCLK (in)
                                         HCLK (net)
                  0.01    0.00    0.00 ^ wire38/A (sky130_fd_sc_hd__buf_16)
     4    0.28    0.30    0.24    0.24 ^ wire38/X (sky130_fd_sc_hd__buf_16)
                                         net246 (net)
                  0.30    0.04    0.28 ^ clkbuf_regs_0_core_clock/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.01    0.04    0.20    0.48 ^ clkbuf_regs_0_core_clock/X (sky130_fd_sc_hd__clkbuf_16)
                                         HCLK_regs (net)
                  0.04    0.00    0.48 ^ clkbuf_0_HCLK_regs/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.16    0.17    0.22    0.70 ^ clkbuf_0_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_HCLK_regs (net)
                  0.18    0.01    0.71 ^ clkbuf_2_2_0_HCLK_regs/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.08    0.10    0.22    0.93 ^ clkbuf_2_2_0_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_2_2_0_HCLK_regs (net)
                  0.10    0.01    0.93 ^ clkbuf_4_10_0_HCLK_regs/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.12    0.13    0.21    1.14 ^ clkbuf_4_10_0_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_10_0_HCLK_regs (net)
                  0.15    0.03    1.17 ^ clkbuf_leaf_61_HCLK_regs/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.01    0.04    0.15    1.32 ^ clkbuf_leaf_61_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_61_HCLK_regs (net)
                  0.04    0.00    1.32 ^ ahb_sys_0_uut.S0.c_wr[0]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     1    0.00    0.05    0.31    1.63 ^ ahb_sys_0_uut.S0.c_wr[0]$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ahb_sys_0_uut.S0.c_wr[0] (net)
                  0.05    0.00    1.63 ^ ahb_sys_0_uut.S0.c_wr[1]$_DFF_P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.63   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.07    0.00    0.00    0.00 ^ HCLK (in)
                                         HCLK (net)
                  0.01    0.00    0.00 ^ wire38/A (sky130_fd_sc_hd__buf_16)
     4    0.28    0.30    0.24    0.24 ^ wire38/X (sky130_fd_sc_hd__buf_16)
                                         net246 (net)
                  0.30    0.04    0.28 ^ clkbuf_regs_0_core_clock/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.01    0.04    0.20    0.48 ^ clkbuf_regs_0_core_clock/X (sky130_fd_sc_hd__clkbuf_16)
                                         HCLK_regs (net)
                  0.04    0.00    0.48 ^ clkbuf_0_HCLK_regs/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.16    0.17    0.22    0.70 ^ clkbuf_0_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_HCLK_regs (net)
                  0.18    0.01    0.71 ^ clkbuf_2_2_0_HCLK_regs/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.08    0.10    0.22    0.93 ^ clkbuf_2_2_0_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_2_2_0_HCLK_regs (net)
                  0.10    0.01    0.93 ^ clkbuf_4_10_0_HCLK_regs/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.12    0.13    0.21    1.14 ^ clkbuf_4_10_0_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_10_0_HCLK_regs (net)
                  0.15    0.03    1.17 ^ clkbuf_leaf_59_HCLK_regs/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.01    0.04    0.16    1.32 ^ clkbuf_leaf_59_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_59_HCLK_regs (net)
                  0.04    0.00    1.32 ^ ahb_sys_0_uut.S0.c_wr[1]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    1.32   clock reconvergence pessimism
                         -0.03    1.29   library hold time
                                  1.29   data required time
-----------------------------------------------------------------------------
                                  1.29   data required time
                                 -1.63   data arrival time
-----------------------------------------------------------------------------
                                  0.34   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: HRESETn (input port clocked by core_clock)
Endpoint: ahb_sys_0_uut.S_3.spm.genblk1[30].csa.sum$_DFF_NN0_
          (recovery check against falling-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.70    0.70 ^ input external delay
     1    0.18    0.00    0.00    0.70 ^ HRESETn (in)
                                         HRESETn (net)
                  0.28    0.14    0.84 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.04    0.44    0.87    1.71 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net247 (net)
                  0.44    0.01    1.72 ^ input17/A (sky130_fd_sc_hd__buf_12)
    64    0.42    0.47    0.41    2.13 ^ input17/X (sky130_fd_sc_hd__buf_12)
                                         net17 (net)
                  0.51    0.11    2.23 ^ place798/A (sky130_fd_sc_hd__buf_12)
    49    0.30    0.34    0.39    2.62 ^ place798/X (sky130_fd_sc_hd__buf_12)
                                         net798 (net)
                  0.34    0.02    2.64 ^ place799/A (sky130_fd_sc_hd__buf_12)
    20    0.12    0.15    0.24    2.88 ^ place799/X (sky130_fd_sc_hd__buf_12)
                                         net799 (net)
                  0.15    0.01    2.89 ^ ahb_sys_0_uut.S_3.spm.genblk1[30].csa.sum$_DFF_NN0_/RESET_B (sky130_fd_sc_hd__dfrtn_1)
                                  2.89   data arrival time

                          3.50    3.50   clock core_clock (fall edge)
                          0.00    3.50   clock source latency
     2    0.07    0.00    0.00    3.50 v HCLK (in)
                                         HCLK (net)
                  0.01    0.00    3.50 v wire38/A (sky130_fd_sc_hd__buf_16)
     4    0.28    0.15    0.19    3.69 v wire38/X (sky130_fd_sc_hd__buf_16)
                                         net246 (net)
                  0.16    0.04    3.73 v clkbuf_regs_0_core_clock/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.01    0.03    0.19    3.92 v clkbuf_regs_0_core_clock/X (sky130_fd_sc_hd__clkbuf_16)
                                         HCLK_regs (net)
                  0.03    0.00    3.92 v clkbuf_0_HCLK_regs/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.16    0.11    0.21    4.13 v clkbuf_0_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_HCLK_regs (net)
                  0.11    0.01    4.13 v clkbuf_2_1_0_HCLK_regs/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.10    0.08    0.22    4.36 v clkbuf_2_1_0_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_2_1_0_HCLK_regs (net)
                  0.09    0.01    4.36 v clkbuf_4_4_0_HCLK_regs/A (sky130_fd_sc_hd__clkbuf_16)
    18    0.21    0.14    0.25    4.61 v clkbuf_4_4_0_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_4_0_HCLK_regs (net)
                  0.14    0.01    4.63 v ahb_sys_0_uut.S_3.spm.genblk1[30].csa.sum$_DFF_NN0_/CLK_N (sky130_fd_sc_hd__dfrtn_1)
                          0.00    4.63   clock reconvergence pessimism
                          0.33    4.96   library recovery time
                                  4.96   data required time
-----------------------------------------------------------------------------
                                  4.96   data required time
                                 -2.89   data arrival time
-----------------------------------------------------------------------------
                                  2.07   slack (MET)


Startpoint: ahb_sys_0_uut.S_3.Y[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: ahb_sys_0_uut.S_3.spm.genblk1[15].csa.sum$_DFF_NN0_
          (falling edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.07    0.00    0.00    0.00 ^ HCLK (in)
                                         HCLK (net)
                  0.01    0.00    0.00 ^ wire38/A (sky130_fd_sc_hd__buf_16)
     4    0.28    0.30    0.24    0.24 ^ wire38/X (sky130_fd_sc_hd__buf_16)
                                         net246 (net)
                  0.30    0.04    0.28 ^ clkbuf_regs_0_core_clock/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.01    0.04    0.20    0.48 ^ clkbuf_regs_0_core_clock/X (sky130_fd_sc_hd__clkbuf_16)
                                         HCLK_regs (net)
                  0.04    0.00    0.48 ^ clkbuf_0_HCLK_regs/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.16    0.17    0.22    0.70 ^ clkbuf_0_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_HCLK_regs (net)
                  0.17    0.01    0.71 ^ clkbuf_2_1_0_HCLK_regs/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.11    0.12    0.23    0.94 ^ clkbuf_2_1_0_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_2_1_0_HCLK_regs (net)
                  0.12    0.01    0.95 ^ clkbuf_4_6_0_HCLK_regs/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.23    0.24    0.29    1.24 ^ clkbuf_4_6_0_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_6_0_HCLK_regs (net)
                  0.25    0.02    1.26 ^ clkbuf_leaf_168_HCLK_regs/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.01    0.04    0.19    1.45 ^ clkbuf_leaf_168_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_168_HCLK_regs (net)
                  0.04    0.00    1.45 ^ ahb_sys_0_uut.S_3.Y[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_4)
     3    0.06    0.18    0.51    1.96 ^ ahb_sys_0_uut.S_3.Y[0]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_4)
                                         ahb_sys_0_uut.S_3.Y[0] (net)
                  0.18    0.00    1.96 ^ place786/A (sky130_fd_sc_hd__buf_12)
    10    0.21    0.24    0.25    2.21 ^ place786/X (sky130_fd_sc_hd__buf_12)
                                         net786 (net)
                  0.26    0.06    2.27 ^ place788/A (sky130_fd_sc_hd__buf_1)
     2    0.10    1.18    0.91    3.18 ^ place788/X (sky130_fd_sc_hd__buf_1)
                                         net788 (net)
                  1.18    0.01    3.18 ^ _1799_/A (sky130_fd_sc_hd__nand2_8)
     1    0.04    0.22    0.14    3.33 v _1799_/Y (sky130_fd_sc_hd__nand2_8)
                                         _0357_ (net)
                  0.22    0.01    3.33 v _1800_/A (sky130_fd_sc_hd__inv_4)
     1    0.03    0.12    0.17    3.50 ^ _1800_/Y (sky130_fd_sc_hd__inv_4)
                                         _1551_[0] (net)
                  0.12    0.00    3.50 ^ _3330_/A (sky130_fd_sc_hd__fa_4)
     1    0.03    0.16    0.68    4.19 v _3330_/SUM (sky130_fd_sc_hd__fa_4)
                                         ahb_sys_0_uut.S_3.spm.genblk1[15].csa.hsum2 (net)
                  0.16    0.00    4.19 v ahb_sys_0_uut.S_3.spm.genblk1[15].csa.sum$_DFF_NN0_/D (sky130_fd_sc_hd__dfrtn_1)
                                  4.19   data arrival time

                          3.50    3.50   clock core_clock (fall edge)
                          0.00    3.50   clock source latency
     2    0.07    0.00    0.00    3.50 v HCLK (in)
                                         HCLK (net)
                  0.01    0.00    3.50 v wire38/A (sky130_fd_sc_hd__buf_16)
     4    0.28    0.15    0.19    3.69 v wire38/X (sky130_fd_sc_hd__buf_16)
                                         net246 (net)
                  0.16    0.04    3.73 v clkbuf_regs_0_core_clock/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.01    0.03    0.19    3.92 v clkbuf_regs_0_core_clock/X (sky130_fd_sc_hd__clkbuf_16)
                                         HCLK_regs (net)
                  0.03    0.00    3.92 v clkbuf_0_HCLK_regs/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.16    0.11    0.21    4.13 v clkbuf_0_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_HCLK_regs (net)
                  0.11    0.01    4.13 v clkbuf_2_0_0_HCLK_regs/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.09    0.08    0.21    4.35 v clkbuf_2_0_0_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_2_0_0_HCLK_regs (net)
                  0.08    0.01    4.36 v clkbuf_4_0_0_HCLK_regs/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.15    0.11    0.22    4.58 v clkbuf_4_0_0_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_0_0_HCLK_regs (net)
                  0.11    0.00    4.58 v clkbuf_leaf_123_HCLK_regs/A (sky130_fd_sc_hd__clkbuf_16)
     3    0.01    0.03    0.17    4.75 v clkbuf_leaf_123_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_123_HCLK_regs (net)
                  0.03    0.00    4.75 v ahb_sys_0_uut.S_3.spm.genblk1[15].csa.sum$_DFF_NN0_/CLK_N (sky130_fd_sc_hd__dfrtn_1)
                          0.00    4.75   clock reconvergence pessimism
                         -0.20    4.55   library setup time
                                  4.55   data required time
-----------------------------------------------------------------------------
                                  4.55   data required time
                                 -4.19   data arrival time
-----------------------------------------------------------------------------
                                  0.36   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: HRESETn (input port clocked by core_clock)
Endpoint: ahb_sys_0_uut.S_3.spm.genblk1[30].csa.sum$_DFF_NN0_
          (recovery check against falling-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.70    0.70 ^ input external delay
     1    0.18    0.00    0.00    0.70 ^ HRESETn (in)
                                         HRESETn (net)
                  0.28    0.14    0.84 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.04    0.44    0.87    1.71 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net247 (net)
                  0.44    0.01    1.72 ^ input17/A (sky130_fd_sc_hd__buf_12)
    64    0.42    0.47    0.41    2.13 ^ input17/X (sky130_fd_sc_hd__buf_12)
                                         net17 (net)
                  0.51    0.11    2.23 ^ place798/A (sky130_fd_sc_hd__buf_12)
    49    0.30    0.34    0.39    2.62 ^ place798/X (sky130_fd_sc_hd__buf_12)
                                         net798 (net)
                  0.34    0.02    2.64 ^ place799/A (sky130_fd_sc_hd__buf_12)
    20    0.12    0.15    0.24    2.88 ^ place799/X (sky130_fd_sc_hd__buf_12)
                                         net799 (net)
                  0.15    0.01    2.89 ^ ahb_sys_0_uut.S_3.spm.genblk1[30].csa.sum$_DFF_NN0_/RESET_B (sky130_fd_sc_hd__dfrtn_1)
                                  2.89   data arrival time

                          3.50    3.50   clock core_clock (fall edge)
                          0.00    3.50   clock source latency
     2    0.07    0.00    0.00    3.50 v HCLK (in)
                                         HCLK (net)
                  0.01    0.00    3.50 v wire38/A (sky130_fd_sc_hd__buf_16)
     4    0.28    0.15    0.19    3.69 v wire38/X (sky130_fd_sc_hd__buf_16)
                                         net246 (net)
                  0.16    0.04    3.73 v clkbuf_regs_0_core_clock/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.01    0.03    0.19    3.92 v clkbuf_regs_0_core_clock/X (sky130_fd_sc_hd__clkbuf_16)
                                         HCLK_regs (net)
                  0.03    0.00    3.92 v clkbuf_0_HCLK_regs/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.16    0.11    0.21    4.13 v clkbuf_0_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_HCLK_regs (net)
                  0.11    0.01    4.13 v clkbuf_2_1_0_HCLK_regs/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.10    0.08    0.22    4.36 v clkbuf_2_1_0_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_2_1_0_HCLK_regs (net)
                  0.09    0.01    4.36 v clkbuf_4_4_0_HCLK_regs/A (sky130_fd_sc_hd__clkbuf_16)
    18    0.21    0.14    0.25    4.61 v clkbuf_4_4_0_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_4_0_HCLK_regs (net)
                  0.14    0.01    4.63 v ahb_sys_0_uut.S_3.spm.genblk1[30].csa.sum$_DFF_NN0_/CLK_N (sky130_fd_sc_hd__dfrtn_1)
                          0.00    4.63   clock reconvergence pessimism
                          0.33    4.96   library recovery time
                                  4.96   data required time
-----------------------------------------------------------------------------
                                  4.96   data required time
                                 -2.89   data arrival time
-----------------------------------------------------------------------------
                                  2.07   slack (MET)


Startpoint: ahb_sys_0_uut.S_3.Y[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: ahb_sys_0_uut.S_3.spm.genblk1[15].csa.sum$_DFF_NN0_
          (falling edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.07    0.00    0.00    0.00 ^ HCLK (in)
                                         HCLK (net)
                  0.01    0.00    0.00 ^ wire38/A (sky130_fd_sc_hd__buf_16)
     4    0.28    0.30    0.24    0.24 ^ wire38/X (sky130_fd_sc_hd__buf_16)
                                         net246 (net)
                  0.30    0.04    0.28 ^ clkbuf_regs_0_core_clock/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.01    0.04    0.20    0.48 ^ clkbuf_regs_0_core_clock/X (sky130_fd_sc_hd__clkbuf_16)
                                         HCLK_regs (net)
                  0.04    0.00    0.48 ^ clkbuf_0_HCLK_regs/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.16    0.17    0.22    0.70 ^ clkbuf_0_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_HCLK_regs (net)
                  0.17    0.01    0.71 ^ clkbuf_2_1_0_HCLK_regs/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.11    0.12    0.23    0.94 ^ clkbuf_2_1_0_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_2_1_0_HCLK_regs (net)
                  0.12    0.01    0.95 ^ clkbuf_4_6_0_HCLK_regs/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.23    0.24    0.29    1.24 ^ clkbuf_4_6_0_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_6_0_HCLK_regs (net)
                  0.25    0.02    1.26 ^ clkbuf_leaf_168_HCLK_regs/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.01    0.04    0.19    1.45 ^ clkbuf_leaf_168_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_168_HCLK_regs (net)
                  0.04    0.00    1.45 ^ ahb_sys_0_uut.S_3.Y[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_4)
     3    0.06    0.18    0.51    1.96 ^ ahb_sys_0_uut.S_3.Y[0]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_4)
                                         ahb_sys_0_uut.S_3.Y[0] (net)
                  0.18    0.00    1.96 ^ place786/A (sky130_fd_sc_hd__buf_12)
    10    0.21    0.24    0.25    2.21 ^ place786/X (sky130_fd_sc_hd__buf_12)
                                         net786 (net)
                  0.26    0.06    2.27 ^ place788/A (sky130_fd_sc_hd__buf_1)
     2    0.10    1.18    0.91    3.18 ^ place788/X (sky130_fd_sc_hd__buf_1)
                                         net788 (net)
                  1.18    0.01    3.18 ^ _1799_/A (sky130_fd_sc_hd__nand2_8)
     1    0.04    0.22    0.14    3.33 v _1799_/Y (sky130_fd_sc_hd__nand2_8)
                                         _0357_ (net)
                  0.22    0.01    3.33 v _1800_/A (sky130_fd_sc_hd__inv_4)
     1    0.03    0.12    0.17    3.50 ^ _1800_/Y (sky130_fd_sc_hd__inv_4)
                                         _1551_[0] (net)
                  0.12    0.00    3.50 ^ _3330_/A (sky130_fd_sc_hd__fa_4)
     1    0.03    0.16    0.68    4.19 v _3330_/SUM (sky130_fd_sc_hd__fa_4)
                                         ahb_sys_0_uut.S_3.spm.genblk1[15].csa.hsum2 (net)
                  0.16    0.00    4.19 v ahb_sys_0_uut.S_3.spm.genblk1[15].csa.sum$_DFF_NN0_/D (sky130_fd_sc_hd__dfrtn_1)
                                  4.19   data arrival time

                          3.50    3.50   clock core_clock (fall edge)
                          0.00    3.50   clock source latency
     2    0.07    0.00    0.00    3.50 v HCLK (in)
                                         HCLK (net)
                  0.01    0.00    3.50 v wire38/A (sky130_fd_sc_hd__buf_16)
     4    0.28    0.15    0.19    3.69 v wire38/X (sky130_fd_sc_hd__buf_16)
                                         net246 (net)
                  0.16    0.04    3.73 v clkbuf_regs_0_core_clock/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.01    0.03    0.19    3.92 v clkbuf_regs_0_core_clock/X (sky130_fd_sc_hd__clkbuf_16)
                                         HCLK_regs (net)
                  0.03    0.00    3.92 v clkbuf_0_HCLK_regs/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.16    0.11    0.21    4.13 v clkbuf_0_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_HCLK_regs (net)
                  0.11    0.01    4.13 v clkbuf_2_0_0_HCLK_regs/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.09    0.08    0.21    4.35 v clkbuf_2_0_0_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_2_0_0_HCLK_regs (net)
                  0.08    0.01    4.36 v clkbuf_4_0_0_HCLK_regs/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.15    0.11    0.22    4.58 v clkbuf_4_0_0_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_0_0_HCLK_regs (net)
                  0.11    0.00    4.58 v clkbuf_leaf_123_HCLK_regs/A (sky130_fd_sc_hd__clkbuf_16)
     3    0.01    0.03    0.17    4.75 v clkbuf_leaf_123_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_123_HCLK_regs (net)
                  0.03    0.00    4.75 v ahb_sys_0_uut.S_3.spm.genblk1[15].csa.sum$_DFF_NN0_/CLK_N (sky130_fd_sc_hd__dfrtn_1)
                          0.00    4.75   clock reconvergence pessimism
                         -0.20    4.55   library setup time
                                  4.55   data required time
-----------------------------------------------------------------------------
                                  4.55   data required time
                                 -4.19   data arrival time
-----------------------------------------------------------------------------
                                  0.36   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
ANTENNA_191/DIODE                       1.50    1.78   -0.28 (VIOLATED)
_3171_/Y                                1.49    1.75   -0.25 (VIOLATED)
_3177_/Y                                1.49    1.68   -0.19 (VIOLATED)
_3179_/Y                                1.49    1.57   -0.08 (VIOLATED)
ANTENNA_192/DIODE                       1.50    1.53   -0.03 (VIOLATED)
_3181_/Y                                1.49    1.51   -0.02 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_3171_/Y                                0.22    0.26   -0.04 (VIOLATED)
_3177_/Y                                0.22    0.25   -0.03 (VIOLATED)
_3179_/Y                                0.22    0.24   -0.01 (VIOLATED)
_3181_/Y                                0.22    0.23   -0.00 (VIOLATED)


==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
-0.28144630789756775

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
1.5

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.1876

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
-0.039576414972543716

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.22431400418281555

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.1764

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 6

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 4

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: ahb_sys_0_uut.S_3.Y[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: ahb_sys_0_uut.S_3.spm.genblk1[15].csa.sum$_DFF_NN0_
          (falling edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ HCLK (in)
   0.24    0.24 ^ wire38/X (sky130_fd_sc_hd__buf_16)
   0.23    0.48 ^ clkbuf_regs_0_core_clock/X (sky130_fd_sc_hd__clkbuf_16)
   0.22    0.70 ^ clkbuf_0_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
   0.24    0.94 ^ clkbuf_2_1_0_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
   0.30    1.24 ^ clkbuf_4_6_0_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
   0.20    1.45 ^ clkbuf_leaf_168_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    1.45 ^ ahb_sys_0_uut.S_3.Y[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_4)
   0.51    1.96 ^ ahb_sys_0_uut.S_3.Y[0]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_4)
   0.25    2.21 ^ place786/X (sky130_fd_sc_hd__buf_12)
   0.97    3.18 ^ place788/X (sky130_fd_sc_hd__buf_1)
   0.15    3.33 v _1799_/Y (sky130_fd_sc_hd__nand2_8)
   0.17    3.50 ^ _1800_/Y (sky130_fd_sc_hd__inv_4)
   0.69    4.19 v _3330_/SUM (sky130_fd_sc_hd__fa_4)
   0.00    4.19 v ahb_sys_0_uut.S_3.spm.genblk1[15].csa.sum$_DFF_NN0_/D (sky130_fd_sc_hd__dfrtn_1)
           4.19   data arrival time

   3.50    3.50   clock core_clock (fall edge)
   0.00    3.50   clock source latency
   0.00    3.50 v HCLK (in)
   0.19    3.69 v wire38/X (sky130_fd_sc_hd__buf_16)
   0.23    3.92 v clkbuf_regs_0_core_clock/X (sky130_fd_sc_hd__clkbuf_16)
   0.21    4.13 v clkbuf_0_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
   0.22    4.35 v clkbuf_2_0_0_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
   0.23    4.58 v clkbuf_4_0_0_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
   0.18    4.75 v clkbuf_leaf_123_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    4.75 v ahb_sys_0_uut.S_3.spm.genblk1[15].csa.sum$_DFF_NN0_/CLK_N (sky130_fd_sc_hd__dfrtn_1)
   0.00    4.75   clock reconvergence pessimism
  -0.20    4.55   library setup time
           4.55   data required time
---------------------------------------------------------
           4.55   data required time
          -4.19   data arrival time
---------------------------------------------------------
           0.36   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: ahb_sys_0_uut.S0.c_wr[0]$_DFF_P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: ahb_sys_0_uut.S0.c_wr[1]$_DFF_P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ HCLK (in)
   0.24    0.24 ^ wire38/X (sky130_fd_sc_hd__buf_16)
   0.23    0.48 ^ clkbuf_regs_0_core_clock/X (sky130_fd_sc_hd__clkbuf_16)
   0.22    0.70 ^ clkbuf_0_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
   0.22    0.93 ^ clkbuf_2_2_0_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
   0.21    1.14 ^ clkbuf_4_10_0_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
   0.18    1.32 ^ clkbuf_leaf_61_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    1.32 ^ ahb_sys_0_uut.S0.c_wr[0]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.31    1.63 ^ ahb_sys_0_uut.S0.c_wr[0]$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
   0.00    1.63 ^ ahb_sys_0_uut.S0.c_wr[1]$_DFF_P_/D (sky130_fd_sc_hd__dfxtp_1)
           1.63   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ HCLK (in)
   0.24    0.24 ^ wire38/X (sky130_fd_sc_hd__buf_16)
   0.23    0.48 ^ clkbuf_regs_0_core_clock/X (sky130_fd_sc_hd__clkbuf_16)
   0.22    0.70 ^ clkbuf_0_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
   0.22    0.93 ^ clkbuf_2_2_0_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
   0.21    1.14 ^ clkbuf_4_10_0_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
   0.19    1.32 ^ clkbuf_leaf_59_HCLK_regs/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    1.32 ^ ahb_sys_0_uut.S0.c_wr[1]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.00    1.32   clock reconvergence pessimism
  -0.03    1.29   library hold time
           1.29   data required time
---------------------------------------------------------
           1.29   data required time
          -1.63   data arrival time
---------------------------------------------------------
           0.34   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
1.1269

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
1.4353

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
4.1900

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
0.3604

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
8.601432

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.41e-03   1.97e-03   5.16e-09   6.39e-03  32.4%
Combinational          1.83e-03   3.13e-03   7.87e-09   4.96e-03  25.1%
Clock                  5.27e-03   3.12e-03   2.78e-09   8.39e-03  42.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.15e-02   8.22e-03   1.58e-08   1.97e-02 100.0%
                          58.4%      41.6%       0.0%
