

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Fri Jan 26 21:45:25 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       solution4
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    36.105|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  108178|  108178|  108178|  108178|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+--------+--------+----------+-----------+-----------+-------+----------+
        |                                  |     Latency     | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name            |   min  |   max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------------------------------+--------+--------+----------+-----------+-----------+-------+----------+
        |- Row_Loop_Col_Loop_Filter1_Loop  |  108176|  108176|        22|          5|          1|  21632|    yes   |
        +----------------------------------+--------+--------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    517|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     10|     676|   1649|    -|
|Memory           |       10|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|    368|    -|
|Register         |        0|      -|    1406|    224|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       10|     11|    2082|   2758|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        3|      5|       1|      5|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |cnn_fadd_32ns_32nkbM_U1  |cnn_fadd_32ns_32nkbM  |        0|      2|  177|  385|    0|
    |cnn_fadd_32ns_32nkbM_U2  |cnn_fadd_32ns_32nkbM  |        0|      2|  177|  385|    0|
    |cnn_fcmp_32ns_32nmb6_U5  |cnn_fcmp_32ns_32nmb6  |        0|      0|   66|  239|    0|
    |cnn_fmul_32ns_32nlbW_U3  |cnn_fmul_32ns_32nlbW  |        0|      3|  128|  320|    0|
    |cnn_fmul_32ns_32nlbW_U4  |cnn_fmul_32ns_32nlbW  |        0|      3|  128|  320|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|     10|  676| 1649|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |cnn_mac_muladd_6nncg_U6  |cnn_mac_muladd_6nncg  | i0 * i1 + i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |         Memory         |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |conv_1_bias_U           |conv_1_conv_1_bias    |        1|  0|   0|    0|    32|   32|     1|         1024|
    |conv_1_weights_0_0_0_U  |conv_1_conv_1_weibkb  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |conv_1_weights_0_1_0_U  |conv_1_conv_1_weicud  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |conv_1_weights_0_2_0_U  |conv_1_conv_1_weidEe  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |conv_1_weights_1_0_0_U  |conv_1_conv_1_weieOg  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |conv_1_weights_1_1_0_U  |conv_1_conv_1_weifYi  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |conv_1_weights_1_2_0_U  |conv_1_conv_1_weig8j  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |conv_1_weights_2_0_0_U  |conv_1_conv_1_weihbi  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |conv_1_weights_2_1_0_U  |conv_1_conv_1_weiibs  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |conv_1_weights_2_2_0_U  |conv_1_conv_1_weijbC  |        1|  0|   0|    0|    32|   32|     1|         1024|
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                   |                      |       10|  0|   0|    0|   320|  320|    10|        10240|
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln11_fu_688_p2        |     +    |      0|  0|  13|           1|          11|
    |add_ln26_11_fu_589_p2     |     +    |      0|  0|  15|           1|           5|
    |add_ln26_12_fu_621_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln26_13_fu_730_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln26_14_fu_781_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln26_15_fu_632_p2     |     +    |      0|  0|  15|           2|           5|
    |add_ln26_16_fu_650_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln26_17_fu_786_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln26_18_fu_795_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln26_19_fu_661_p2     |     +    |      0|  0|  15|           2|           5|
    |add_ln26_20_fu_743_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln26_21_fu_800_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln26_22_fu_809_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln26_3_fu_457_p2      |     +    |      0|  0|  15|           5|           2|
    |add_ln26_fu_527_p2        |     +    |      0|  0|  15|           2|           5|
    |add_ln35_7_fu_851_p2      |     +    |      0|  0|  23|          16|          16|
    |add_ln35_fu_549_p2        |     +    |      0|  0|  15|           5|           5|
    |add_ln8_fu_469_p2         |     +    |      0|  0|  21|          15|           1|
    |c_fu_451_p2               |     +    |      0|  0|  15|           5|           1|
    |f_fu_826_p2               |     +    |      0|  0|  15|           1|           6|
    |r_fu_445_p2               |     +    |      0|  0|  15|           5|           1|
    |sub_ln26_1_fu_724_p2      |     -    |      0|  0|  13|          11|          11|
    |sub_ln26_2_fu_775_p2      |     -    |      0|  0|  13|          11|          11|
    |sub_ln26_fu_521_p2        |     -    |      0|  0|  13|          11|          11|
    |and_ln34_fu_898_p2        |    and   |      0|  0|   2|           1|           1|
    |and_ln35_fu_583_p2        |    and   |      0|  0|   2|           1|           1|
    |icmp_ln11_fu_475_p2       |   icmp   |      0|  0|  13|          11|          10|
    |icmp_ln14_fu_577_p2       |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln34_2_fu_886_p2     |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln34_fu_880_p2       |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln8_fu_463_p2        |   icmp   |      0|  0|  13|          15|          15|
    |or_ln34_fu_892_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln35_fu_595_p2         |    or    |      0|  0|   2|           1|           1|
    |conv_out_d0               |  select  |      0|  0|  32|           1|          32|
    |select_ln11_fu_694_p3     |  select  |      0|  0|  11|           1|           1|
    |select_ln35_10_fu_489_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln35_11_fu_533_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln35_12_fu_541_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln35_13_fu_555_p3  |  select  |      0|  0|   5|           1|           1|
    |select_ln35_14_fu_563_p3  |  select  |      0|  0|   5|           1|           2|
    |select_ln35_15_fu_601_p3  |  select  |      0|  0|   6|           1|           1|
    |select_ln35_16_fu_609_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln35_17_fu_638_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln35_18_fu_667_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln35_fu_481_p3     |  select  |      0|  0|   5|           1|           1|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln35_fu_571_p2        |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 517|         273|         303|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  41|          8|    1|          8|
    |ap_enable_reg_pp0_iter4                    |   9|          2|    1|          2|
    |ap_phi_mux_c_0_phi_fu_363_p4               |   9|          2|    5|         10|
    |ap_phi_mux_f_0_phi_fu_374_p4               |   9|          2|    6|         12|
    |ap_phi_mux_indvar_flatten30_phi_fu_330_p4  |   9|          2|   15|         30|
    |ap_phi_mux_indvar_flatten_phi_fu_352_p4    |   9|          2|   11|         22|
    |ap_phi_mux_r_0_phi_fu_341_p4               |   9|          2|    5|         10|
    |c_0_reg_359                                |   9|          2|    5|         10|
    |f_0_reg_370                                |   9|          2|    6|         12|
    |grp_fu_381_p0                              |  21|          4|   32|        128|
    |grp_fu_381_p1                              |  33|          6|   32|        192|
    |grp_fu_386_p0                              |  21|          4|   32|        128|
    |grp_fu_386_p1                              |  33|          6|   32|        192|
    |grp_fu_390_p0                              |  33|          6|   32|        192|
    |grp_fu_397_p0                              |  27|          5|   32|        160|
    |indvar_flatten30_reg_326                   |   9|          2|   15|         30|
    |indvar_flatten_reg_348                     |   9|          2|   11|         22|
    |input_0_address0                           |  33|          6|   10|         60|
    |input_0_address1                           |  27|          5|   10|         50|
    |r_0_reg_337                                |   9|          2|    5|         10|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 368|         72|  298|       1280|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln26_14_reg_1115              |  11|   0|   11|          0|
    |add_ln26_18_reg_1125              |  11|   0|   11|          0|
    |add_ln26_22_reg_1135              |  11|   0|   11|          0|
    |add_ln35_reg_948                  |   5|   0|    5|          0|
    |add_ln8_reg_926                   |  15|   0|   15|          0|
    |ap_CS_fsm                         |   7|   0|    7|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |c_0_reg_359                       |   5|   0|    5|          0|
    |conv_1_bias_load_reg_1205         |  32|   0|   32|          0|
    |conv_1_weights_0_2_0_2_reg_1080   |  32|   0|   32|          0|
    |conv_1_weights_1_0_0_2_reg_1085   |  32|   0|   32|          0|
    |conv_1_weights_1_1_0_2_reg_1090   |  32|   0|   32|          0|
    |conv_1_weights_1_2_0_2_reg_1095   |  32|   0|   32|          0|
    |conv_1_weights_2_0_0_2_reg_1100   |  32|   0|   32|          0|
    |conv_1_weights_2_1_0_2_reg_1105   |  32|   0|   32|          0|
    |conv_1_weights_2_2_0_2_reg_1110   |  32|   0|   32|          0|
    |f_0_reg_370                       |   6|   0|    6|          0|
    |f_reg_1175                        |   6|   0|    6|          0|
    |icmp_ln8_reg_922                  |   1|   0|    1|          0|
    |indvar_flatten30_reg_326          |  15|   0|   15|          0|
    |indvar_flatten_reg_348            |  11|   0|   11|          0|
    |r_0_reg_337                       |   5|   0|    5|          0|
    |reg_419                           |  32|   0|   32|          0|
    |reg_425                           |  32|   0|   32|          0|
    |reg_430                           |  32|   0|   32|          0|
    |reg_435                           |  32|   0|   32|          0|
    |reg_440                           |  32|   0|   32|          0|
    |select_ln11_reg_1043              |  11|   0|   11|          0|
    |select_ln35_10_reg_931            |   5|   0|    5|          0|
    |select_ln35_11_reg_942            |   5|   0|    5|          0|
    |select_ln35_15_reg_954            |   6|   0|    6|          0|
    |select_ln35_16_reg_960            |   5|   0|    5|          0|
    |select_ln35_18_reg_988            |   5|   0|    5|          0|
    |sub_ln26_1_reg_1048               |   9|   0|   11|          2|
    |sub_ln26_reg_937                  |   9|   0|   11|          2|
    |tmp_7_0_1_reg_1140                |  32|   0|   32|          0|
    |tmp_7_1_1_reg_1165                |  32|   0|   32|          0|
    |tmp_7_1_1_reg_1165_pp0_iter1_reg  |  32|   0|   32|          0|
    |tmp_7_1_2_reg_1170                |  32|   0|   32|          0|
    |tmp_7_1_2_reg_1170_pp0_iter1_reg  |  32|   0|   32|          0|
    |tmp_7_1_reg_1155                  |  32|   0|   32|          0|
    |tmp_7_2_1_reg_1185                |  32|   0|   32|          0|
    |tmp_7_2_2_reg_1190                |  32|   0|   32|          0|
    |tmp_7_2_reg_1180                  |  32|   0|   32|          0|
    |tmp_7_2_reg_1180_pp0_iter2_reg    |  32|   0|   32|          0|
    |w_sum_4_1_1_reg_1195              |  32|   0|   32|          0|
    |zext_ln26_reg_993                 |   6|   0|   64|         58|
    |zext_ln35_15_reg_966              |   5|   0|   11|          6|
    |zext_ln35_16_reg_977              |   5|   0|   11|          6|
    |zext_ln35_17_reg_1059             |   5|   0|   11|          6|
    |icmp_ln8_reg_922                  |  64|  32|    1|          0|
    |select_ln35_10_reg_931            |  64|  32|    5|          0|
    |select_ln35_15_reg_954            |  64|  32|    6|          0|
    |select_ln35_16_reg_960            |  64|  32|    5|          0|
    |tmp_7_2_1_reg_1185                |  64|  32|   32|          0|
    |tmp_7_2_2_reg_1190                |  64|  32|   32|          0|
    |zext_ln26_reg_993                 |  64|  32|   64|         58|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |1406| 224| 1183|        138|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_start           |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_done            | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_idle            | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_ready           | out |    1| ap_ctrl_hs |    conv_1    | return value |
|input_0_address0   | out |   10|  ap_memory |    input_0   |     array    |
|input_0_ce0        | out |    1|  ap_memory |    input_0   |     array    |
|input_0_q0         |  in |   32|  ap_memory |    input_0   |     array    |
|input_0_address1   | out |   10|  ap_memory |    input_0   |     array    |
|input_0_ce1        | out |    1|  ap_memory |    input_0   |     array    |
|input_0_q1         |  in |   32|  ap_memory |    input_0   |     array    |
|conv_out_address0  | out |   15|  ap_memory |   conv_out   |     array    |
|conv_out_ce0       | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_we0       | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_d0        | out |   32|  ap_memory |   conv_out   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 22


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 1
  Pipeline-0 : II = 5, D = 22, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 24 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 2 
24 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 25 [1/1] (1.76ns)   --->   "br label %1" [cnn/conv_1.cpp:8]   --->   Operation 25 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 10.9>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten30 = phi i15 [ 0, %0 ], [ %add_ln8, %Filter1_Loop ]" [cnn/conv_1.cpp:8]   --->   Operation 26 'phi' 'indvar_flatten30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%r_0 = phi i5 [ 0, %0 ], [ %select_ln35_10, %Filter1_Loop ]" [cnn/conv_1.cpp:35]   --->   Operation 27 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11 [ 0, %0 ], [ %select_ln11, %Filter1_Loop ]" [cnn/conv_1.cpp:11]   --->   Operation 28 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%c_0 = phi i5 [ 0, %0 ], [ %select_ln35_16, %Filter1_Loop ]" [cnn/conv_1.cpp:35]   --->   Operation 29 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%f_0 = phi i6 [ 0, %0 ], [ %f, %Filter1_Loop ]"   --->   Operation 30 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.78ns)   --->   "%r = add i5 %r_0, 1" [cnn/conv_1.cpp:26]   --->   Operation 31 'add' 'r' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.78ns)   --->   "%c = add i5 %c_0, 1" [cnn/conv_1.cpp:26]   --->   Operation 32 'add' 'c' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.78ns)   --->   "%add_ln26_3 = add i5 %c_0, 2" [cnn/conv_1.cpp:26]   --->   Operation 33 'add' 'add_ln26_3' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (2.31ns)   --->   "%icmp_ln8 = icmp eq i15 %indvar_flatten30, -11136" [cnn/conv_1.cpp:8]   --->   Operation 34 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.94ns)   --->   "%add_ln8 = add i15 %indvar_flatten30, 1" [cnn/conv_1.cpp:8]   --->   Operation 35 'add' 'add_ln8' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %2, label %Filter1_Loop" [cnn/conv_1.cpp:8]   --->   Operation 36 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.88ns)   --->   "%icmp_ln11 = icmp eq i11 %indvar_flatten, 832" [cnn/conv_1.cpp:11]   --->   Operation 37 'icmp' 'icmp_ln11' <Predicate = (!icmp_ln8)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (1.21ns)   --->   "%select_ln35 = select i1 %icmp_ln11, i5 0, i5 %c_0" [cnn/conv_1.cpp:35]   --->   Operation 38 'select' 'select_ln35' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (1.21ns)   --->   "%select_ln35_10 = select i1 %icmp_ln11, i5 %r, i5 %r_0" [cnn/conv_1.cpp:35]   --->   Operation 39 'select' 'select_ln35_10' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_10 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %select_ln35_10, i5 0)" [cnn/conv_1.cpp:26]   --->   Operation 40 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln26_102 = zext i10 %tmp_10 to i11" [cnn/conv_1.cpp:26]   --->   Operation 41 'zext' 'zext_ln26_102' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_11 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %select_ln35_10, i2 0)" [cnn/conv_1.cpp:26]   --->   Operation 42 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln26_103 = zext i7 %tmp_11 to i11" [cnn/conv_1.cpp:26]   --->   Operation 43 'zext' 'zext_ln26_103' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.73ns)   --->   "%sub_ln26 = sub i11 %zext_ln26_102, %zext_ln26_103" [cnn/conv_1.cpp:26]   --->   Operation 44 'sub' 'sub_ln26' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.78ns)   --->   "%add_ln26 = add i5 2, %r_0" [cnn/conv_1.cpp:26]   --->   Operation 45 'add' 'add_ln26' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.21ns)   --->   "%select_ln35_11 = select i1 %icmp_ln11, i5 %add_ln26, i5 %r" [cnn/conv_1.cpp:35]   --->   Operation 46 'select' 'select_ln35_11' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node add_ln35)   --->   "%select_ln35_12 = select i1 %icmp_ln11, i5 3, i5 2" [cnn/conv_1.cpp:35]   --->   Operation 47 'select' 'select_ln35_12' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln35 = add i5 %r_0, %select_ln35_12" [cnn/conv_1.cpp:35]   --->   Operation 48 'add' 'add_ln35' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_17)   --->   "%select_ln35_13 = select i1 %icmp_ln11, i5 1, i5 %c" [cnn/conv_1.cpp:35]   --->   Operation 49 'select' 'select_ln35_13' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_18)   --->   "%select_ln35_14 = select i1 %icmp_ln11, i5 2, i5 %add_ln26_3" [cnn/conv_1.cpp:35]   --->   Operation 50 'select' 'select_ln35_14' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node and_ln35)   --->   "%xor_ln35 = xor i1 %icmp_ln11, true" [cnn/conv_1.cpp:35]   --->   Operation 51 'xor' 'xor_ln35' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (1.42ns)   --->   "%icmp_ln14 = icmp eq i6 %f_0, -32" [cnn/conv_1.cpp:14]   --->   Operation 52 'icmp' 'icmp_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln35 = and i1 %icmp_ln14, %xor_ln35" [cnn/conv_1.cpp:35]   --->   Operation 53 'and' 'and_ln35' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.78ns)   --->   "%add_ln26_11 = add i5 1, %select_ln35" [cnn/conv_1.cpp:26]   --->   Operation 54 'add' 'add_ln26_11' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_15)   --->   "%or_ln35 = or i1 %and_ln35, %icmp_ln11" [cnn/conv_1.cpp:35]   --->   Operation 55 'or' 'or_ln35' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln35_15 = select i1 %or_ln35, i6 0, i6 %f_0" [cnn/conv_1.cpp:35]   --->   Operation 56 'select' 'select_ln35_15' <Predicate = (!icmp_ln8)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (1.21ns)   --->   "%select_ln35_16 = select i1 %and_ln35, i5 %add_ln26_11, i5 %select_ln35" [cnn/conv_1.cpp:35]   --->   Operation 57 'select' 'select_ln35_16' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln35_15 = zext i5 %select_ln35_16 to i11" [cnn/conv_1.cpp:35]   --->   Operation 58 'zext' 'zext_ln35_15' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (1.63ns)   --->   "%add_ln26_12 = add i11 %sub_ln26, %zext_ln35_15" [cnn/conv_1.cpp:26]   --->   Operation 59 'add' 'add_ln26_12' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln26_108 = zext i11 %add_ln26_12 to i64" [cnn/conv_1.cpp:26]   --->   Operation 60 'zext' 'zext_ln26_108' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%input_0_addr = getelementptr [784 x float]* %input_0, i64 0, i64 %zext_ln26_108" [cnn/conv_1.cpp:26]   --->   Operation 61 'getelementptr' 'input_0_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.78ns)   --->   "%add_ln26_15 = add i5 2, %select_ln35" [cnn/conv_1.cpp:26]   --->   Operation 62 'add' 'add_ln26_15' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln35_17 = select i1 %and_ln35, i5 %add_ln26_15, i5 %select_ln35_13" [cnn/conv_1.cpp:35]   --->   Operation 63 'select' 'select_ln35_17' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln35_16 = zext i5 %select_ln35_17 to i11" [cnn/conv_1.cpp:35]   --->   Operation 64 'zext' 'zext_ln35_16' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (1.63ns)   --->   "%add_ln26_16 = add i11 %sub_ln26, %zext_ln35_16" [cnn/conv_1.cpp:26]   --->   Operation 65 'add' 'add_ln26_16' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln26_111 = zext i11 %add_ln26_16 to i64" [cnn/conv_1.cpp:26]   --->   Operation 66 'zext' 'zext_ln26_111' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%input_0_addr_3 = getelementptr [784 x float]* %input_0, i64 0, i64 %zext_ln26_111" [cnn/conv_1.cpp:26]   --->   Operation 67 'getelementptr' 'input_0_addr_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (1.78ns)   --->   "%add_ln26_19 = add i5 3, %select_ln35" [cnn/conv_1.cpp:26]   --->   Operation 68 'add' 'add_ln26_19' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln35_18 = select i1 %and_ln35, i5 %add_ln26_19, i5 %select_ln35_14" [cnn/conv_1.cpp:35]   --->   Operation 69 'select' 'select_ln35_18' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i6 %select_ln35_15 to i64" [cnn/conv_1.cpp:26]   --->   Operation 70 'zext' 'zext_ln26' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%conv_1_weights_0_0_0_1 = getelementptr [32 x float]* @conv_1_weights_0_0_0, i64 0, i64 %zext_ln26" [cnn/conv_1.cpp:26]   --->   Operation 71 'getelementptr' 'conv_1_weights_0_0_0_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 72 [2/2] (3.25ns)   --->   "%conv_1_weights_0_0_0_2 = load float* %conv_1_weights_0_0_0_1, align 4" [cnn/conv_1.cpp:26]   --->   Operation 72 'load' 'conv_1_weights_0_0_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_2 : Operation 73 [2/2] (3.25ns)   --->   "%input_0_load = load float* %input_0_addr, align 4" [cnn/conv_1.cpp:26]   --->   Operation 73 'load' 'input_0_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%conv_1_weights_0_1_0_1 = getelementptr [32 x float]* @conv_1_weights_0_1_0, i64 0, i64 %zext_ln26" [cnn/conv_1.cpp:26]   --->   Operation 74 'getelementptr' 'conv_1_weights_0_1_0_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 75 [2/2] (3.25ns)   --->   "%conv_1_weights_0_1_0_2 = load float* %conv_1_weights_0_1_0_1, align 4" [cnn/conv_1.cpp:26]   --->   Operation 75 'load' 'conv_1_weights_0_1_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_2 : Operation 76 [2/2] (3.25ns)   --->   "%input_0_load_1 = load float* %input_0_addr_3, align 4" [cnn/conv_1.cpp:26]   --->   Operation 76 'load' 'input_0_load_1' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%conv_1_weights_0_2_0_1 = getelementptr [32 x float]* @conv_1_weights_0_2_0, i64 0, i64 %zext_ln26" [cnn/conv_1.cpp:26]   --->   Operation 77 'getelementptr' 'conv_1_weights_0_2_0_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 78 [2/2] (3.25ns)   --->   "%conv_1_weights_0_2_0_2 = load float* %conv_1_weights_0_2_0_1, align 4" [cnn/conv_1.cpp:26]   --->   Operation 78 'load' 'conv_1_weights_0_2_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%conv_1_weights_1_0_0_1 = getelementptr [32 x float]* @conv_1_weights_1_0_0, i64 0, i64 %zext_ln26" [cnn/conv_1.cpp:26]   --->   Operation 79 'getelementptr' 'conv_1_weights_1_0_0_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 80 [2/2] (3.25ns)   --->   "%conv_1_weights_1_0_0_2 = load float* %conv_1_weights_1_0_0_1, align 4" [cnn/conv_1.cpp:26]   --->   Operation 80 'load' 'conv_1_weights_1_0_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%conv_1_weights_1_1_0_1 = getelementptr [32 x float]* @conv_1_weights_1_1_0, i64 0, i64 %zext_ln26" [cnn/conv_1.cpp:26]   --->   Operation 81 'getelementptr' 'conv_1_weights_1_1_0_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 82 [2/2] (3.25ns)   --->   "%conv_1_weights_1_1_0_2 = load float* %conv_1_weights_1_1_0_1, align 4" [cnn/conv_1.cpp:26]   --->   Operation 82 'load' 'conv_1_weights_1_1_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%conv_1_weights_1_2_0_1 = getelementptr [32 x float]* @conv_1_weights_1_2_0, i64 0, i64 %zext_ln26" [cnn/conv_1.cpp:26]   --->   Operation 83 'getelementptr' 'conv_1_weights_1_2_0_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 84 [2/2] (3.25ns)   --->   "%conv_1_weights_1_2_0_2 = load float* %conv_1_weights_1_2_0_1, align 4" [cnn/conv_1.cpp:26]   --->   Operation 84 'load' 'conv_1_weights_1_2_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%conv_1_weights_2_0_0_1 = getelementptr [32 x float]* @conv_1_weights_2_0_0, i64 0, i64 %zext_ln26" [cnn/conv_1.cpp:26]   --->   Operation 85 'getelementptr' 'conv_1_weights_2_0_0_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 86 [2/2] (3.25ns)   --->   "%conv_1_weights_2_0_0_2 = load float* %conv_1_weights_2_0_0_1, align 4" [cnn/conv_1.cpp:26]   --->   Operation 86 'load' 'conv_1_weights_2_0_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%conv_1_weights_2_1_0_1 = getelementptr [32 x float]* @conv_1_weights_2_1_0, i64 0, i64 %zext_ln26" [cnn/conv_1.cpp:26]   --->   Operation 87 'getelementptr' 'conv_1_weights_2_1_0_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 88 [2/2] (3.25ns)   --->   "%conv_1_weights_2_1_0_2 = load float* %conv_1_weights_2_1_0_1, align 4" [cnn/conv_1.cpp:26]   --->   Operation 88 'load' 'conv_1_weights_2_1_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%conv_1_weights_2_2_0_1 = getelementptr [32 x float]* @conv_1_weights_2_2_0, i64 0, i64 %zext_ln26" [cnn/conv_1.cpp:26]   --->   Operation 89 'getelementptr' 'conv_1_weights_2_2_0_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 90 [2/2] (3.25ns)   --->   "%conv_1_weights_2_2_0_2 = load float* %conv_1_weights_2_2_0_1, align 4" [cnn/conv_1.cpp:26]   --->   Operation 90 'load' 'conv_1_weights_2_2_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_2 : Operation 91 [1/1] (1.63ns)   --->   "%add_ln11 = add i11 1, %indvar_flatten" [cnn/conv_1.cpp:11]   --->   Operation 91 'add' 'add_ln11' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.69ns)   --->   "%select_ln11 = select i1 %icmp_ln11, i11 1, i11 %add_ln11" [cnn/conv_1.cpp:11]   --->   Operation 92 'select' 'select_ln11' <Predicate = (!icmp_ln8)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 16.7>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_12 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %select_ln35_11, i5 0)" [cnn/conv_1.cpp:26]   --->   Operation 93 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln26_104 = zext i10 %tmp_12 to i11" [cnn/conv_1.cpp:26]   --->   Operation 94 'zext' 'zext_ln26_104' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_13 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %select_ln35_11, i2 0)" [cnn/conv_1.cpp:26]   --->   Operation 95 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln26_105 = zext i7 %tmp_13 to i11" [cnn/conv_1.cpp:26]   --->   Operation 96 'zext' 'zext_ln26_105' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (1.73ns)   --->   "%sub_ln26_1 = sub i11 %zext_ln26_104, %zext_ln26_105" [cnn/conv_1.cpp:26]   --->   Operation 97 'sub' 'sub_ln26_1' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (1.63ns)   --->   "%add_ln26_13 = add i11 %sub_ln26_1, %zext_ln35_15" [cnn/conv_1.cpp:26]   --->   Operation 98 'add' 'add_ln26_13' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln26_109 = zext i11 %add_ln26_13 to i64" [cnn/conv_1.cpp:26]   --->   Operation 99 'zext' 'zext_ln26_109' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%input_0_addr_1 = getelementptr [784 x float]* %input_0, i64 0, i64 %zext_ln26_109" [cnn/conv_1.cpp:26]   --->   Operation 100 'getelementptr' 'input_0_addr_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln35_17 = zext i5 %select_ln35_18 to i11" [cnn/conv_1.cpp:35]   --->   Operation 101 'zext' 'zext_ln35_17' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (1.63ns)   --->   "%add_ln26_20 = add i11 %sub_ln26, %zext_ln35_17" [cnn/conv_1.cpp:26]   --->   Operation 102 'add' 'add_ln26_20' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln26_113 = zext i11 %add_ln26_20 to i64" [cnn/conv_1.cpp:26]   --->   Operation 103 'zext' 'zext_ln26_113' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%input_0_addr_6 = getelementptr [784 x float]* %input_0, i64 0, i64 %zext_ln26_113" [cnn/conv_1.cpp:26]   --->   Operation 104 'getelementptr' 'input_0_addr_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 105 [1/2] (3.25ns)   --->   "%conv_1_weights_0_0_0_2 = load float* %conv_1_weights_0_0_0_1, align 4" [cnn/conv_1.cpp:26]   --->   Operation 105 'load' 'conv_1_weights_0_0_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_3 : Operation 106 [1/2] (3.25ns)   --->   "%input_0_load = load float* %input_0_addr, align 4" [cnn/conv_1.cpp:26]   --->   Operation 106 'load' 'input_0_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_3 : Operation 107 [2/2] (13.5ns)   --->   "%tmp_7 = fmul float %conv_1_weights_0_0_0_2, %input_0_load" [cnn/conv_1.cpp:26]   --->   Operation 107 'fmul' 'tmp_7' <Predicate = (!icmp_ln8)> <Delay = 13.5> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/2] (3.25ns)   --->   "%conv_1_weights_0_1_0_2 = load float* %conv_1_weights_0_1_0_1, align 4" [cnn/conv_1.cpp:26]   --->   Operation 108 'load' 'conv_1_weights_0_1_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_3 : Operation 109 [1/2] (3.25ns)   --->   "%input_0_load_1 = load float* %input_0_addr_3, align 4" [cnn/conv_1.cpp:26]   --->   Operation 109 'load' 'input_0_load_1' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_3 : Operation 110 [2/2] (12.3ns)   --->   "%tmp_7_0_1 = fmul float %conv_1_weights_0_1_0_2, %input_0_load_1" [cnn/conv_1.cpp:26]   --->   Operation 110 'fmul' 'tmp_7_0_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/2] (3.25ns)   --->   "%conv_1_weights_0_2_0_2 = load float* %conv_1_weights_0_2_0_1, align 4" [cnn/conv_1.cpp:26]   --->   Operation 111 'load' 'conv_1_weights_0_2_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_3 : Operation 112 [2/2] (3.25ns)   --->   "%input_0_load_2 = load float* %input_0_addr_6, align 4" [cnn/conv_1.cpp:26]   --->   Operation 112 'load' 'input_0_load_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_3 : Operation 113 [1/2] (3.25ns)   --->   "%conv_1_weights_1_0_0_2 = load float* %conv_1_weights_1_0_0_1, align 4" [cnn/conv_1.cpp:26]   --->   Operation 113 'load' 'conv_1_weights_1_0_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_3 : Operation 114 [2/2] (3.25ns)   --->   "%input_0_load_3 = load float* %input_0_addr_1, align 4" [cnn/conv_1.cpp:26]   --->   Operation 114 'load' 'input_0_load_3' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_3 : Operation 115 [1/2] (3.25ns)   --->   "%conv_1_weights_1_1_0_2 = load float* %conv_1_weights_1_1_0_1, align 4" [cnn/conv_1.cpp:26]   --->   Operation 115 'load' 'conv_1_weights_1_1_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_3 : Operation 116 [1/2] (3.25ns)   --->   "%conv_1_weights_1_2_0_2 = load float* %conv_1_weights_1_2_0_1, align 4" [cnn/conv_1.cpp:26]   --->   Operation 116 'load' 'conv_1_weights_1_2_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_3 : Operation 117 [1/2] (3.25ns)   --->   "%conv_1_weights_2_0_0_2 = load float* %conv_1_weights_2_0_0_1, align 4" [cnn/conv_1.cpp:26]   --->   Operation 117 'load' 'conv_1_weights_2_0_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_3 : Operation 118 [1/2] (3.25ns)   --->   "%conv_1_weights_2_1_0_2 = load float* %conv_1_weights_2_1_0_1, align 4" [cnn/conv_1.cpp:26]   --->   Operation 118 'load' 'conv_1_weights_2_1_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_3 : Operation 119 [1/2] (3.25ns)   --->   "%conv_1_weights_2_2_0_2 = load float* %conv_1_weights_2_2_0_1, align 4" [cnn/conv_1.cpp:26]   --->   Operation 119 'load' 'conv_1_weights_2_2_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 4 <SV = 3> <Delay = 36.1>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_28 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln35, i5 0)" [cnn/conv_1.cpp:26]   --->   Operation 120 'bitconcatenate' 'tmp_28' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln26_106 = zext i10 %tmp_28 to i11" [cnn/conv_1.cpp:26]   --->   Operation 121 'zext' 'zext_ln26_106' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_29 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln35, i2 0)" [cnn/conv_1.cpp:26]   --->   Operation 122 'bitconcatenate' 'tmp_29' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln26_107 = zext i7 %tmp_29 to i11" [cnn/conv_1.cpp:26]   --->   Operation 123 'zext' 'zext_ln26_107' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (1.73ns)   --->   "%sub_ln26_2 = sub i11 %zext_ln26_106, %zext_ln26_107" [cnn/conv_1.cpp:26]   --->   Operation 124 'sub' 'sub_ln26_2' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (1.63ns)   --->   "%add_ln26_14 = add i11 %sub_ln26_2, %zext_ln35_15" [cnn/conv_1.cpp:26]   --->   Operation 125 'add' 'add_ln26_14' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (1.63ns)   --->   "%add_ln26_17 = add i11 %sub_ln26_1, %zext_ln35_16" [cnn/conv_1.cpp:26]   --->   Operation 126 'add' 'add_ln26_17' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln26_112 = zext i11 %add_ln26_17 to i64" [cnn/conv_1.cpp:26]   --->   Operation 127 'zext' 'zext_ln26_112' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%input_0_addr_4 = getelementptr [784 x float]* %input_0, i64 0, i64 %zext_ln26_112" [cnn/conv_1.cpp:26]   --->   Operation 128 'getelementptr' 'input_0_addr_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (1.63ns)   --->   "%add_ln26_18 = add i11 %sub_ln26_2, %zext_ln35_16" [cnn/conv_1.cpp:26]   --->   Operation 129 'add' 'add_ln26_18' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 130 [1/1] (1.63ns)   --->   "%add_ln26_21 = add i11 %sub_ln26_1, %zext_ln35_17" [cnn/conv_1.cpp:26]   --->   Operation 130 'add' 'add_ln26_21' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln26_114 = zext i11 %add_ln26_21 to i64" [cnn/conv_1.cpp:26]   --->   Operation 131 'zext' 'zext_ln26_114' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%input_0_addr_7 = getelementptr [784 x float]* %input_0, i64 0, i64 %zext_ln26_114" [cnn/conv_1.cpp:26]   --->   Operation 132 'getelementptr' 'input_0_addr_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (1.63ns)   --->   "%add_ln26_22 = add i11 %sub_ln26_2, %zext_ln35_17" [cnn/conv_1.cpp:26]   --->   Operation 133 'add' 'add_ln26_22' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 134 [1/2] (12.3ns)   --->   "%tmp_7 = fmul float %conv_1_weights_0_0_0_2, %input_0_load" [cnn/conv_1.cpp:26]   --->   Operation 134 'fmul' 'tmp_7' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 135 [2/2] (23.7ns)   --->   "%w_sum_4 = fadd float %tmp_7, 0.000000e+00" [cnn/conv_1.cpp:26]   --->   Operation 135 'fadd' 'w_sum_4' <Predicate = (!icmp_ln8)> <Delay = 23.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 136 [1/2] (12.3ns)   --->   "%tmp_7_0_1 = fmul float %conv_1_weights_0_1_0_2, %input_0_load_1" [cnn/conv_1.cpp:26]   --->   Operation 136 'fmul' 'tmp_7_0_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 137 [1/2] (3.25ns)   --->   "%input_0_load_2 = load float* %input_0_addr_6, align 4" [cnn/conv_1.cpp:26]   --->   Operation 137 'load' 'input_0_load_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_4 : Operation 138 [2/2] (13.5ns)   --->   "%tmp_7_0_2 = fmul float %conv_1_weights_0_2_0_2, %input_0_load_2" [cnn/conv_1.cpp:26]   --->   Operation 138 'fmul' 'tmp_7_0_2' <Predicate = (!icmp_ln8)> <Delay = 13.5> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 139 [1/2] (3.25ns)   --->   "%input_0_load_3 = load float* %input_0_addr_1, align 4" [cnn/conv_1.cpp:26]   --->   Operation 139 'load' 'input_0_load_3' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_4 : Operation 140 [2/2] (12.3ns)   --->   "%tmp_7_1 = fmul float %conv_1_weights_1_0_0_2, %input_0_load_3" [cnn/conv_1.cpp:26]   --->   Operation 140 'fmul' 'tmp_7_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 141 [2/2] (3.25ns)   --->   "%input_0_load_4 = load float* %input_0_addr_4, align 4" [cnn/conv_1.cpp:26]   --->   Operation 141 'load' 'input_0_load_4' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_4 : Operation 142 [2/2] (3.25ns)   --->   "%input_0_load_5 = load float* %input_0_addr_7, align 4" [cnn/conv_1.cpp:26]   --->   Operation 142 'load' 'input_0_load_5' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>

State 5 <SV = 4> <Delay = 22.5>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i11 %add_ln26_14 to i64" [cnn/conv_1.cpp:26]   --->   Operation 143 'sext' 'sext_ln26' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%input_0_addr_2 = getelementptr [784 x float]* %input_0, i64 0, i64 %sext_ln26" [cnn/conv_1.cpp:26]   --->   Operation 144 'getelementptr' 'input_0_addr_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln26_1 = sext i11 %add_ln26_18 to i64" [cnn/conv_1.cpp:26]   --->   Operation 145 'sext' 'sext_ln26_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%input_0_addr_5 = getelementptr [784 x float]* %input_0, i64 0, i64 %sext_ln26_1" [cnn/conv_1.cpp:26]   --->   Operation 146 'getelementptr' 'input_0_addr_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 147 [1/2] (22.5ns)   --->   "%w_sum_4 = fadd float %tmp_7, 0.000000e+00" [cnn/conv_1.cpp:26]   --->   Operation 147 'fadd' 'w_sum_4' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 148 [1/2] (12.3ns)   --->   "%tmp_7_0_2 = fmul float %conv_1_weights_0_2_0_2, %input_0_load_2" [cnn/conv_1.cpp:26]   --->   Operation 148 'fmul' 'tmp_7_0_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 149 [1/2] (12.3ns)   --->   "%tmp_7_1 = fmul float %conv_1_weights_1_0_0_2, %input_0_load_3" [cnn/conv_1.cpp:26]   --->   Operation 149 'fmul' 'tmp_7_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 150 [1/2] (3.25ns)   --->   "%input_0_load_4 = load float* %input_0_addr_4, align 4" [cnn/conv_1.cpp:26]   --->   Operation 150 'load' 'input_0_load_4' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_5 : Operation 151 [2/2] (13.5ns)   --->   "%tmp_7_1_1 = fmul float %conv_1_weights_1_1_0_2, %input_0_load_4" [cnn/conv_1.cpp:26]   --->   Operation 151 'fmul' 'tmp_7_1_1' <Predicate = (!icmp_ln8)> <Delay = 13.5> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 152 [1/2] (3.25ns)   --->   "%input_0_load_5 = load float* %input_0_addr_7, align 4" [cnn/conv_1.cpp:26]   --->   Operation 152 'load' 'input_0_load_5' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_5 : Operation 153 [2/2] (12.3ns)   --->   "%tmp_7_1_2 = fmul float %conv_1_weights_1_2_0_2, %input_0_load_5" [cnn/conv_1.cpp:26]   --->   Operation 153 'fmul' 'tmp_7_1_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 154 [2/2] (3.25ns)   --->   "%input_0_load_6 = load float* %input_0_addr_2, align 4" [cnn/conv_1.cpp:26]   --->   Operation 154 'load' 'input_0_load_6' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_5 : Operation 155 [2/2] (3.25ns)   --->   "%input_0_load_7 = load float* %input_0_addr_5, align 4" [cnn/conv_1.cpp:26]   --->   Operation 155 'load' 'input_0_load_7' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>

State 6 <SV = 5> <Delay = 23.7>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln26_115 = zext i11 %add_ln26_22 to i64" [cnn/conv_1.cpp:26]   --->   Operation 156 'zext' 'zext_ln26_115' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%input_0_addr_8 = getelementptr [784 x float]* %input_0, i64 0, i64 %zext_ln26_115" [cnn/conv_1.cpp:26]   --->   Operation 157 'getelementptr' 'input_0_addr_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 158 [2/2] (23.7ns)   --->   "%w_sum_4_0_1 = fadd float %w_sum_4, %tmp_7_0_1" [cnn/conv_1.cpp:26]   --->   Operation 158 'fadd' 'w_sum_4_0_1' <Predicate = (!icmp_ln8)> <Delay = 23.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 159 [1/2] (12.3ns)   --->   "%tmp_7_1_1 = fmul float %conv_1_weights_1_1_0_2, %input_0_load_4" [cnn/conv_1.cpp:26]   --->   Operation 159 'fmul' 'tmp_7_1_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 160 [1/2] (12.3ns)   --->   "%tmp_7_1_2 = fmul float %conv_1_weights_1_2_0_2, %input_0_load_5" [cnn/conv_1.cpp:26]   --->   Operation 160 'fmul' 'tmp_7_1_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 161 [1/2] (3.25ns)   --->   "%input_0_load_6 = load float* %input_0_addr_2, align 4" [cnn/conv_1.cpp:26]   --->   Operation 161 'load' 'input_0_load_6' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_6 : Operation 162 [2/2] (13.5ns)   --->   "%tmp_7_2 = fmul float %conv_1_weights_2_0_0_2, %input_0_load_6" [cnn/conv_1.cpp:26]   --->   Operation 162 'fmul' 'tmp_7_2' <Predicate = (!icmp_ln8)> <Delay = 13.5> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 163 [1/2] (3.25ns)   --->   "%input_0_load_7 = load float* %input_0_addr_5, align 4" [cnn/conv_1.cpp:26]   --->   Operation 163 'load' 'input_0_load_7' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_6 : Operation 164 [2/2] (12.3ns)   --->   "%tmp_7_2_1 = fmul float %conv_1_weights_2_1_0_2, %input_0_load_7" [cnn/conv_1.cpp:26]   --->   Operation 164 'fmul' 'tmp_7_2_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 165 [2/2] (3.25ns)   --->   "%input_0_load_8 = load float* %input_0_addr_8, align 4" [cnn/conv_1.cpp:26]   --->   Operation 165 'load' 'input_0_load_8' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_6 : Operation 166 [1/1] (1.82ns)   --->   "%f = add i6 1, %select_ln35_15" [cnn/conv_1.cpp:14]   --->   Operation 166 'add' 'f' <Predicate = (!icmp_ln8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 22.5>
ST_7 : Operation 167 [1/2] (22.5ns)   --->   "%w_sum_4_0_1 = fadd float %w_sum_4, %tmp_7_0_1" [cnn/conv_1.cpp:26]   --->   Operation 167 'fadd' 'w_sum_4_0_1' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 168 [1/2] (12.3ns)   --->   "%tmp_7_2 = fmul float %conv_1_weights_2_0_0_2, %input_0_load_6" [cnn/conv_1.cpp:26]   --->   Operation 168 'fmul' 'tmp_7_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 169 [1/2] (12.3ns)   --->   "%tmp_7_2_1 = fmul float %conv_1_weights_2_1_0_2, %input_0_load_7" [cnn/conv_1.cpp:26]   --->   Operation 169 'fmul' 'tmp_7_2_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 170 [1/2] (3.25ns)   --->   "%input_0_load_8 = load float* %input_0_addr_8, align 4" [cnn/conv_1.cpp:26]   --->   Operation 170 'load' 'input_0_load_8' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_7 : Operation 171 [2/2] (13.5ns)   --->   "%tmp_7_2_2 = fmul float %conv_1_weights_2_2_0_2, %input_0_load_8" [cnn/conv_1.cpp:26]   --->   Operation 171 'fmul' 'tmp_7_2_2' <Predicate = (!icmp_ln8)> <Delay = 13.5> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 23.7>
ST_8 : Operation 172 [2/2] (23.7ns)   --->   "%w_sum_4_0_2 = fadd float %w_sum_4_0_1, %tmp_7_0_2" [cnn/conv_1.cpp:26]   --->   Operation 172 'fadd' 'w_sum_4_0_2' <Predicate = (!icmp_ln8)> <Delay = 23.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 173 [1/2] (12.3ns)   --->   "%tmp_7_2_2 = fmul float %conv_1_weights_2_2_0_2, %input_0_load_8" [cnn/conv_1.cpp:26]   --->   Operation 173 'fmul' 'tmp_7_2_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 22.5>
ST_9 : Operation 174 [1/2] (22.5ns)   --->   "%w_sum_4_0_2 = fadd float %w_sum_4_0_1, %tmp_7_0_2" [cnn/conv_1.cpp:26]   --->   Operation 174 'fadd' 'w_sum_4_0_2' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 23.7>
ST_10 : Operation 175 [2/2] (23.7ns)   --->   "%w_sum_4_1 = fadd float %w_sum_4_0_2, %tmp_7_1" [cnn/conv_1.cpp:26]   --->   Operation 175 'fadd' 'w_sum_4_1' <Predicate = (!icmp_ln8)> <Delay = 23.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 22.5>
ST_11 : Operation 176 [1/2] (22.5ns)   --->   "%w_sum_4_1 = fadd float %w_sum_4_0_2, %tmp_7_1" [cnn/conv_1.cpp:26]   --->   Operation 176 'fadd' 'w_sum_4_1' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 23.7>
ST_12 : Operation 177 [2/2] (23.7ns)   --->   "%w_sum_4_1_1 = fadd float %w_sum_4_1, %tmp_7_1_1" [cnn/conv_1.cpp:26]   --->   Operation 177 'fadd' 'w_sum_4_1_1' <Predicate = (!icmp_ln8)> <Delay = 23.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 22.5>
ST_13 : Operation 178 [1/2] (22.5ns)   --->   "%w_sum_4_1_1 = fadd float %w_sum_4_1, %tmp_7_1_1" [cnn/conv_1.cpp:26]   --->   Operation 178 'fadd' 'w_sum_4_1_1' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 23.7>
ST_14 : Operation 179 [2/2] (23.7ns)   --->   "%w_sum_4_1_2 = fadd float %w_sum_4_1_1, %tmp_7_1_2" [cnn/conv_1.cpp:26]   --->   Operation 179 'fadd' 'w_sum_4_1_2' <Predicate = (!icmp_ln8)> <Delay = 23.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 22.5>
ST_15 : Operation 180 [1/2] (22.5ns)   --->   "%w_sum_4_1_2 = fadd float %w_sum_4_1_1, %tmp_7_1_2" [cnn/conv_1.cpp:26]   --->   Operation 180 'fadd' 'w_sum_4_1_2' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 23.7>
ST_16 : Operation 181 [2/2] (23.7ns)   --->   "%w_sum_4_2 = fadd float %w_sum_4_1_2, %tmp_7_2" [cnn/conv_1.cpp:26]   --->   Operation 181 'fadd' 'w_sum_4_2' <Predicate = (!icmp_ln8)> <Delay = 23.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 22.5>
ST_17 : Operation 182 [1/2] (22.5ns)   --->   "%w_sum_4_2 = fadd float %w_sum_4_1_2, %tmp_7_2" [cnn/conv_1.cpp:26]   --->   Operation 182 'fadd' 'w_sum_4_2' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 183 [1/1] (0.00ns)   --->   "%conv_1_bias_addr = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26" [cnn/conv_1.cpp:31]   --->   Operation 183 'getelementptr' 'conv_1_bias_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_17 : Operation 184 [2/2] (3.25ns)   --->   "%conv_1_bias_load = load float* %conv_1_bias_addr, align 4" [cnn/conv_1.cpp:31]   --->   Operation 184 'load' 'conv_1_bias_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 18 <SV = 17> <Delay = 23.7>
ST_18 : Operation 185 [2/2] (23.7ns)   --->   "%w_sum_4_2_1 = fadd float %w_sum_4_2, %tmp_7_2_1" [cnn/conv_1.cpp:26]   --->   Operation 185 'fadd' 'w_sum_4_2_1' <Predicate = (!icmp_ln8)> <Delay = 23.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 186 [1/2] (3.25ns)   --->   "%conv_1_bias_load = load float* %conv_1_bias_addr, align 4" [cnn/conv_1.cpp:31]   --->   Operation 186 'load' 'conv_1_bias_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 19 <SV = 18> <Delay = 22.5>
ST_19 : Operation 187 [1/2] (22.5ns)   --->   "%w_sum_4_2_1 = fadd float %w_sum_4_2, %tmp_7_2_1" [cnn/conv_1.cpp:26]   --->   Operation 187 'fadd' 'w_sum_4_2_1' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 23.7>
ST_20 : Operation 188 [2/2] (23.7ns)   --->   "%w_sum_4_2_2 = fadd float %w_sum_4_2_1, %tmp_7_2_2" [cnn/conv_1.cpp:26]   --->   Operation 188 'fadd' 'w_sum_4_2_2' <Predicate = (!icmp_ln8)> <Delay = 23.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 22.5>
ST_21 : Operation 189 [1/2] (22.5ns)   --->   "%w_sum_4_2_2 = fadd float %w_sum_4_2_1, %tmp_7_2_2" [cnn/conv_1.cpp:26]   --->   Operation 189 'fadd' 'w_sum_4_2_2' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 23.7>
ST_22 : Operation 190 [2/2] (23.7ns)   --->   "%w_sum = fadd float %w_sum_4_2_2, %conv_1_bias_load" [cnn/conv_1.cpp:31]   --->   Operation 190 'fadd' 'w_sum' <Predicate = (!icmp_ln8)> <Delay = 23.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 33.5>
ST_23 : Operation 191 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @Row_Loop_Col_Loop_Fi)"   --->   Operation 191 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 192 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 21632, i64 21632, i64 21632)"   --->   Operation 192 'speclooptripcount' 'empty' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i5 %select_ln35_10 to i10" [cnn/conv_1.cpp:35]   --->   Operation 193 'zext' 'zext_ln35' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 194 [1/1] (3.36ns) (grouped into DSP with root node add_ln35_6)   --->   "%mul_ln35 = mul i10 26, %zext_ln35" [cnn/conv_1.cpp:35]   --->   Operation 194 'mul' 'mul_ln35' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 195 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @Col_Loop_Filter1_Loo)"   --->   Operation 195 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln35_14 = zext i5 %select_ln35_16 to i10" [cnn/conv_1.cpp:35]   --->   Operation 196 'zext' 'zext_ln35_14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 197 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln35_6 = add i10 %mul_ln35, %zext_ln35_14" [cnn/conv_1.cpp:35]   --->   Operation 197 'add' 'add_ln35_6' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_14 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln35_6, i5 0)" [cnn/conv_1.cpp:26]   --->   Operation 198 'bitconcatenate' 'tmp_14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln26_110 = zext i15 %tmp_14 to i16" [cnn/conv_1.cpp:26]   --->   Operation 199 'zext' 'zext_ln26_110' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 200 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str231) nounwind" [cnn/conv_1.cpp:15]   --->   Operation 200 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str231)" [cnn/conv_1.cpp:15]   --->   Operation 201 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 202 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str332) nounwind" [cnn/conv_1.cpp:16]   --->   Operation 202 'specpipeline' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln35_18 = zext i6 %select_ln35_15 to i16" [cnn/conv_1.cpp:35]   --->   Operation 203 'zext' 'zext_ln35_18' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 204 [1/1] (1.94ns)   --->   "%add_ln35_7 = add i16 %zext_ln26_110, %zext_ln35_18" [cnn/conv_1.cpp:35]   --->   Operation 204 'add' 'add_ln35_7' <Predicate = (!icmp_ln8)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln35_19 = zext i16 %add_ln35_7 to i64" [cnn/conv_1.cpp:35]   --->   Operation 205 'zext' 'zext_ln35_19' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 206 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_19" [cnn/conv_1.cpp:35]   --->   Operation 206 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 207 [1/2] (22.5ns)   --->   "%w_sum = fadd float %w_sum_4_2_2, %conv_1_bias_load" [cnn/conv_1.cpp:31]   --->   Operation 207 'fadd' 'w_sum' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 208 [1/1] (0.00ns)   --->   "%bitcast_ln34 = bitcast float %w_sum to i32" [cnn/conv_1.cpp:34]   --->   Operation 208 'bitcast' 'bitcast_ln34' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 209 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34, i32 23, i32 30)" [cnn/conv_1.cpp:34]   --->   Operation 209 'partselect' 'tmp' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 210 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i32 %bitcast_ln34 to i23" [cnn/conv_1.cpp:34]   --->   Operation 210 'trunc' 'trunc_ln34' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 211 [1/1] (1.55ns)   --->   "%icmp_ln34 = icmp ne i8 %tmp, -1" [cnn/conv_1.cpp:34]   --->   Operation 211 'icmp' 'icmp_ln34' <Predicate = (!icmp_ln8)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 212 [1/1] (2.44ns)   --->   "%icmp_ln34_2 = icmp eq i23 %trunc_ln34, 0" [cnn/conv_1.cpp:34]   --->   Operation 212 'icmp' 'icmp_ln34_2' <Predicate = (!icmp_ln8)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node w_sum_2)   --->   "%or_ln34 = or i1 %icmp_ln34_2, %icmp_ln34" [cnn/conv_1.cpp:34]   --->   Operation 213 'or' 'or_ln34' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 214 [1/1] (6.78ns)   --->   "%tmp_s = fcmp ogt float %w_sum, 0.000000e+00" [cnn/conv_1.cpp:34]   --->   Operation 214 'fcmp' 'tmp_s' <Predicate = (!icmp_ln8)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node w_sum_2)   --->   "%and_ln34 = and i1 %or_ln34, %tmp_s" [cnn/conv_1.cpp:34]   --->   Operation 215 'and' 'and_ln34' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 216 [1/1] (0.97ns) (out node of the LUT)   --->   "%w_sum_2 = select i1 %and_ln34, float %w_sum, float 0.000000e+00" [cnn/conv_1.cpp:34]   --->   Operation 216 'select' 'w_sum_2' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 217 [1/1] (3.25ns)   --->   "store float %w_sum_2, float* %conv_out_addr, align 4" [cnn/conv_1.cpp:35]   --->   Operation 217 'store' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_23 : Operation 218 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str231, i32 %tmp_5)" [cnn/conv_1.cpp:39]   --->   Operation 218 'specregionend' 'empty_15' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 219 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 219 'br' <Predicate = (!icmp_ln8)> <Delay = 0.00>

State 24 <SV = 2> <Delay = 0.00>
ST_24 : Operation 220 [1/1] (0.00ns)   --->   "ret void" [cnn/conv_1.cpp:42]   --->   Operation 220 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ conv_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_0_0_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_0_1_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_0_2_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_1_0_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_1_1_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_1_2_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_2_0_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_2_1_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_2_2_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln8                 (br               ) [ 0111111111111111111111110]
indvar_flatten30       (phi              ) [ 0010000000000000000000000]
r_0                    (phi              ) [ 0010000000000000000000000]
indvar_flatten         (phi              ) [ 0010000000000000000000000]
c_0                    (phi              ) [ 0010000000000000000000000]
f_0                    (phi              ) [ 0010000000000000000000000]
r                      (add              ) [ 0000000000000000000000000]
c                      (add              ) [ 0000000000000000000000000]
add_ln26_3             (add              ) [ 0000000000000000000000000]
icmp_ln8               (icmp             ) [ 0011111111111111111111110]
add_ln8                (add              ) [ 0111111111111111111111110]
br_ln8                 (br               ) [ 0000000000000000000000000]
icmp_ln11              (icmp             ) [ 0000000000000000000000000]
select_ln35            (select           ) [ 0000000000000000000000000]
select_ln35_10         (select           ) [ 0111111111111111111111110]
tmp_10                 (bitconcatenate   ) [ 0000000000000000000000000]
zext_ln26_102          (zext             ) [ 0000000000000000000000000]
tmp_11                 (bitconcatenate   ) [ 0000000000000000000000000]
zext_ln26_103          (zext             ) [ 0000000000000000000000000]
sub_ln26               (sub              ) [ 0001000000000000000000000]
add_ln26               (add              ) [ 0000000000000000000000000]
select_ln35_11         (select           ) [ 0001000000000000000000000]
select_ln35_12         (select           ) [ 0000000000000000000000000]
add_ln35               (add              ) [ 0001100000000000000000000]
select_ln35_13         (select           ) [ 0000000000000000000000000]
select_ln35_14         (select           ) [ 0000000000000000000000000]
xor_ln35               (xor              ) [ 0000000000000000000000000]
icmp_ln14              (icmp             ) [ 0000000000000000000000000]
and_ln35               (and              ) [ 0000000000000000000000000]
add_ln26_11            (add              ) [ 0000000000000000000000000]
or_ln35                (or               ) [ 0000000000000000000000000]
select_ln35_15         (select           ) [ 0011111111111111111111110]
select_ln35_16         (select           ) [ 0111111111111111111111110]
zext_ln35_15           (zext             ) [ 0001100000000000000000000]
add_ln26_12            (add              ) [ 0000000000000000000000000]
zext_ln26_108          (zext             ) [ 0000000000000000000000000]
input_0_addr           (getelementptr    ) [ 0001000000000000000000000]
add_ln26_15            (add              ) [ 0000000000000000000000000]
select_ln35_17         (select           ) [ 0000000000000000000000000]
zext_ln35_16           (zext             ) [ 0001100000000000000000000]
add_ln26_16            (add              ) [ 0000000000000000000000000]
zext_ln26_111          (zext             ) [ 0000000000000000000000000]
input_0_addr_3         (getelementptr    ) [ 0001000000000000000000000]
add_ln26_19            (add              ) [ 0000000000000000000000000]
select_ln35_18         (select           ) [ 0001000000000000000000000]
zext_ln26              (zext             ) [ 0011111111111111110000000]
conv_1_weights_0_0_0_1 (getelementptr    ) [ 0001000000000000000000000]
conv_1_weights_0_1_0_1 (getelementptr    ) [ 0001000000000000000000000]
conv_1_weights_0_2_0_1 (getelementptr    ) [ 0001000000000000000000000]
conv_1_weights_1_0_0_1 (getelementptr    ) [ 0001000000000000000000000]
conv_1_weights_1_1_0_1 (getelementptr    ) [ 0001000000000000000000000]
conv_1_weights_1_2_0_1 (getelementptr    ) [ 0001000000000000000000000]
conv_1_weights_2_0_0_1 (getelementptr    ) [ 0001000000000000000000000]
conv_1_weights_2_1_0_1 (getelementptr    ) [ 0001000000000000000000000]
conv_1_weights_2_2_0_1 (getelementptr    ) [ 0001000000000000000000000]
add_ln11               (add              ) [ 0000000000000000000000000]
select_ln11            (select           ) [ 0111111111111111111111110]
tmp_12                 (bitconcatenate   ) [ 0000000000000000000000000]
zext_ln26_104          (zext             ) [ 0000000000000000000000000]
tmp_13                 (bitconcatenate   ) [ 0000000000000000000000000]
zext_ln26_105          (zext             ) [ 0000000000000000000000000]
sub_ln26_1             (sub              ) [ 0000100000000000000000000]
add_ln26_13            (add              ) [ 0000000000000000000000000]
zext_ln26_109          (zext             ) [ 0000000000000000000000000]
input_0_addr_1         (getelementptr    ) [ 0000100000000000000000000]
zext_ln35_17           (zext             ) [ 0000100000000000000000000]
add_ln26_20            (add              ) [ 0000000000000000000000000]
zext_ln26_113          (zext             ) [ 0000000000000000000000000]
input_0_addr_6         (getelementptr    ) [ 0000100000000000000000000]
conv_1_weights_0_0_0_2 (load             ) [ 0000100000000000000000000]
input_0_load           (load             ) [ 0000100000000000000000000]
conv_1_weights_0_1_0_2 (load             ) [ 0000100000000000000000000]
input_0_load_1         (load             ) [ 0000100000000000000000000]
conv_1_weights_0_2_0_2 (load             ) [ 0000110000000000000000000]
conv_1_weights_1_0_0_2 (load             ) [ 0000110000000000000000000]
conv_1_weights_1_1_0_2 (load             ) [ 0000111000000000000000000]
conv_1_weights_1_2_0_2 (load             ) [ 0000111000000000000000000]
conv_1_weights_2_0_0_2 (load             ) [ 0010111100000000000000000]
conv_1_weights_2_1_0_2 (load             ) [ 0010111100000000000000000]
conv_1_weights_2_2_0_2 (load             ) [ 0011111110000000000000000]
tmp_28                 (bitconcatenate   ) [ 0000000000000000000000000]
zext_ln26_106          (zext             ) [ 0000000000000000000000000]
tmp_29                 (bitconcatenate   ) [ 0000000000000000000000000]
zext_ln26_107          (zext             ) [ 0000000000000000000000000]
sub_ln26_2             (sub              ) [ 0000000000000000000000000]
add_ln26_14            (add              ) [ 0000010000000000000000000]
add_ln26_17            (add              ) [ 0000000000000000000000000]
zext_ln26_112          (zext             ) [ 0000000000000000000000000]
input_0_addr_4         (getelementptr    ) [ 0000010000000000000000000]
add_ln26_18            (add              ) [ 0000010000000000000000000]
add_ln26_21            (add              ) [ 0000000000000000000000000]
zext_ln26_114          (zext             ) [ 0000000000000000000000000]
input_0_addr_7         (getelementptr    ) [ 0000010000000000000000000]
add_ln26_22            (add              ) [ 0000011000000000000000000]
tmp_7                  (fmul             ) [ 0000010000000000000000000]
tmp_7_0_1              (fmul             ) [ 0010011100000000000000000]
input_0_load_2         (load             ) [ 0000010000000000000000000]
input_0_load_3         (load             ) [ 0000010000000000000000000]
sext_ln26              (sext             ) [ 0000000000000000000000000]
input_0_addr_2         (getelementptr    ) [ 0000001000000000000000000]
sext_ln26_1            (sext             ) [ 0000000000000000000000000]
input_0_addr_5         (getelementptr    ) [ 0000001000000000000000000]
w_sum_4                (fadd             ) [ 0010001100000000000000000]
tmp_7_0_2              (fmul             ) [ 0011101111000000000000000]
tmp_7_1                (fmul             ) [ 0011111111110000000000000]
input_0_load_4         (load             ) [ 0000001000000000000000000]
input_0_load_5         (load             ) [ 0000001000000000000000000]
zext_ln26_115          (zext             ) [ 0000000000000000000000000]
input_0_addr_8         (getelementptr    ) [ 0010000100000000000000000]
tmp_7_1_1              (fmul             ) [ 0011111111111100000000000]
tmp_7_1_2              (fmul             ) [ 0011111111111111000000000]
input_0_load_6         (load             ) [ 0010000100000000000000000]
input_0_load_7         (load             ) [ 0010000100000000000000000]
f                      (add              ) [ 0111111111111111111111110]
w_sum_4_0_1            (fadd             ) [ 0001100011000000000000000]
tmp_7_2                (fmul             ) [ 0011111011111111110000000]
tmp_7_2_1              (fmul             ) [ 0011111011111111111100000]
input_0_load_8         (load             ) [ 0001000010000000000000000]
tmp_7_2_2              (fmul             ) [ 0011111001111111111111000]
w_sum_4_0_2            (fadd             ) [ 0000011000110000000000000]
w_sum_4_1              (fadd             ) [ 0011000000001100000000000]
w_sum_4_1_1            (fadd             ) [ 0000110000000011000000000]
w_sum_4_1_2            (fadd             ) [ 0010001000000000110000000]
w_sum_4_2              (fadd             ) [ 0001100000000000001100000]
conv_1_bias_addr       (getelementptr    ) [ 0001000000000000001000000]
conv_1_bias_load       (load             ) [ 0011111000000000000111110]
w_sum_4_2_1            (fadd             ) [ 0000011000000000000011000]
w_sum_4_2_2            (fadd             ) [ 0011000000000000000000110]
specloopname_ln0       (specloopname     ) [ 0000000000000000000000000]
empty                  (speclooptripcount) [ 0000000000000000000000000]
zext_ln35              (zext             ) [ 0000000000000000000000000]
mul_ln35               (mul              ) [ 0000000000000000000000000]
specloopname_ln0       (specloopname     ) [ 0000000000000000000000000]
zext_ln35_14           (zext             ) [ 0000000000000000000000000]
add_ln35_6             (add              ) [ 0000000000000000000000000]
tmp_14                 (bitconcatenate   ) [ 0000000000000000000000000]
zext_ln26_110          (zext             ) [ 0000000000000000000000000]
specloopname_ln15      (specloopname     ) [ 0000000000000000000000000]
tmp_5                  (specregionbegin  ) [ 0000000000000000000000000]
specpipeline_ln16      (specpipeline     ) [ 0000000000000000000000000]
zext_ln35_18           (zext             ) [ 0000000000000000000000000]
add_ln35_7             (add              ) [ 0000000000000000000000000]
zext_ln35_19           (zext             ) [ 0000000000000000000000000]
conv_out_addr          (getelementptr    ) [ 0000000000000000000000000]
w_sum                  (fadd             ) [ 0000000000000000000000000]
bitcast_ln34           (bitcast          ) [ 0000000000000000000000000]
tmp                    (partselect       ) [ 0000000000000000000000000]
trunc_ln34             (trunc            ) [ 0000000000000000000000000]
icmp_ln34              (icmp             ) [ 0000000000000000000000000]
icmp_ln34_2            (icmp             ) [ 0000000000000000000000000]
or_ln34                (or               ) [ 0000000000000000000000000]
tmp_s                  (fcmp             ) [ 0000000000000000000000000]
and_ln34               (and              ) [ 0000000000000000000000000]
w_sum_2                (select           ) [ 0000000000000000000000000]
store_ln35             (store            ) [ 0000000000000000000000000]
empty_15               (specregionend    ) [ 0000000000000000000000000]
br_ln0                 (br               ) [ 0111111111111111111111110]
ret_ln42               (ret              ) [ 0000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_1_weights_0_0_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_0_0_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_1_weights_0_1_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_0_1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv_1_weights_0_2_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_0_2_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv_1_weights_1_0_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_1_0_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv_1_weights_1_1_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_1_1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv_1_weights_1_2_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_1_2_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv_1_weights_2_0_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_2_0_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="conv_1_weights_2_1_0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_2_1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="conv_1_weights_2_2_0">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_2_2_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="conv_1_bias">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Loop_Col_Loop_Fi"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Col_Loop_Filter1_Loo"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i10.i5"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str231"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str332"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="input_0_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="11" slack="0"/>
<pin id="106" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="input_0_addr_3_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="11" slack="0"/>
<pin id="113" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr_3/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="conv_1_weights_0_0_0_1_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="6" slack="0"/>
<pin id="120" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_0_0_0_1/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_access_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="5" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_weights_0_0_0_2/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_access_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="10" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="0" slack="0"/>
<pin id="148" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="149" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="150" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="3" bw="32" slack="0"/>
<pin id="151" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_0_load/2 input_0_load_1/2 input_0_load_2/3 input_0_load_3/3 input_0_load_4/4 input_0_load_5/4 input_0_load_6/5 input_0_load_7/5 input_0_load_8/6 "/>
</bind>
</comp>

<comp id="135" class="1004" name="conv_1_weights_0_1_0_1_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="6" slack="0"/>
<pin id="139" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_0_1_0_1/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_access_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="5" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_weights_0_1_0_2/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="conv_1_weights_0_2_0_1_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="6" slack="0"/>
<pin id="157" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_0_2_0_1/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_access_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="5" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_weights_0_2_0_2/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="conv_1_weights_1_0_0_1_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="6" slack="0"/>
<pin id="170" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_1_0_0_1/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_access_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="5" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_weights_1_0_0_2/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="conv_1_weights_1_1_0_1_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="6" slack="0"/>
<pin id="183" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_1_1_0_1/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_access_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="5" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_weights_1_1_0_2/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="conv_1_weights_1_2_0_1_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="6" slack="0"/>
<pin id="196" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_1_2_0_1/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_access_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="5" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_weights_1_2_0_2/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="conv_1_weights_2_0_0_1_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="6" slack="0"/>
<pin id="209" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_2_0_0_1/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_access_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="5" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="3" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_weights_2_0_0_2/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="conv_1_weights_2_1_0_1_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="6" slack="0"/>
<pin id="222" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_2_1_0_1/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_access_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="5" slack="0"/>
<pin id="227" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="3" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_weights_2_1_0_2/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="conv_1_weights_2_2_0_1_gep_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="0" index="2" bw="6" slack="0"/>
<pin id="235" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_2_2_0_1/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_access_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="5" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="241" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="3" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_weights_2_2_0_2/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="input_0_addr_1_gep_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="11" slack="0"/>
<pin id="248" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr_1/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="input_0_addr_6_gep_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="11" slack="0"/>
<pin id="255" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr_6/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="input_0_addr_4_gep_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="0" index="2" bw="11" slack="0"/>
<pin id="264" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr_4/4 "/>
</bind>
</comp>

<comp id="267" class="1004" name="input_0_addr_7_gep_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="0" index="2" bw="11" slack="0"/>
<pin id="271" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr_7/4 "/>
</bind>
</comp>

<comp id="276" class="1004" name="input_0_addr_2_gep_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="0" index="2" bw="11" slack="0"/>
<pin id="280" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr_2/5 "/>
</bind>
</comp>

<comp id="283" class="1004" name="input_0_addr_5_gep_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="0" index="2" bw="11" slack="0"/>
<pin id="287" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr_5/5 "/>
</bind>
</comp>

<comp id="292" class="1004" name="input_0_addr_8_gep_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="0" index="2" bw="11" slack="0"/>
<pin id="296" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr_8/6 "/>
</bind>
</comp>

<comp id="300" class="1004" name="conv_1_bias_addr_gep_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="0" index="2" bw="6" slack="15"/>
<pin id="304" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_bias_addr/17 "/>
</bind>
</comp>

<comp id="307" class="1004" name="grp_access_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="5" slack="0"/>
<pin id="309" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="310" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="311" dir="1" index="3" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_bias_load/17 "/>
</bind>
</comp>

<comp id="313" class="1004" name="conv_out_addr_gep_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="0" index="2" bw="16" slack="0"/>
<pin id="317" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_addr/23 "/>
</bind>
</comp>

<comp id="320" class="1004" name="store_ln35_access_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="15" slack="0"/>
<pin id="322" dir="0" index="1" bw="32" slack="0"/>
<pin id="323" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="324" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/23 "/>
</bind>
</comp>

<comp id="326" class="1005" name="indvar_flatten30_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="15" slack="1"/>
<pin id="328" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten30 (phireg) "/>
</bind>
</comp>

<comp id="330" class="1004" name="indvar_flatten30_phi_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="1"/>
<pin id="332" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="333" dir="0" index="2" bw="15" slack="0"/>
<pin id="334" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="335" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten30/2 "/>
</bind>
</comp>

<comp id="337" class="1005" name="r_0_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="5" slack="1"/>
<pin id="339" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="341" class="1004" name="r_0_phi_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="1"/>
<pin id="343" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="344" dir="0" index="2" bw="5" slack="0"/>
<pin id="345" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="346" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="348" class="1005" name="indvar_flatten_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="11" slack="1"/>
<pin id="350" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="352" class="1004" name="indvar_flatten_phi_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="1"/>
<pin id="354" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="355" dir="0" index="2" bw="11" slack="0"/>
<pin id="356" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="357" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="359" class="1005" name="c_0_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="5" slack="1"/>
<pin id="361" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="363" class="1004" name="c_0_phi_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="1"/>
<pin id="365" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="366" dir="0" index="2" bw="5" slack="0"/>
<pin id="367" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="368" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/2 "/>
</bind>
</comp>

<comp id="370" class="1005" name="f_0_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="6" slack="1"/>
<pin id="372" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="374" class="1004" name="f_0_phi_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="1"/>
<pin id="376" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="377" dir="0" index="2" bw="6" slack="1"/>
<pin id="378" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="379" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="grp_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="0"/>
<pin id="383" dir="0" index="1" bw="32" slack="0"/>
<pin id="384" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="w_sum_4/4 w_sum_4_0_1/6 w_sum_4_0_2/8 w_sum_4_1/10 w_sum_4_1_1/12 "/>
</bind>
</comp>

<comp id="386" class="1004" name="grp_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="1"/>
<pin id="388" dir="0" index="1" bw="32" slack="4"/>
<pin id="389" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="w_sum_4_1_2/14 w_sum_4_2/16 w_sum_4_2_1/18 w_sum_4_2_2/20 w_sum/22 "/>
</bind>
</comp>

<comp id="390" class="1004" name="grp_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="0"/>
<pin id="392" dir="0" index="1" bw="32" slack="0"/>
<pin id="393" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_7/3 tmp_7_0_2/4 tmp_7_1_1/5 tmp_7_2/6 tmp_7_2_2/7 "/>
</bind>
</comp>

<comp id="397" class="1004" name="grp_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="0"/>
<pin id="399" dir="0" index="1" bw="32" slack="0"/>
<pin id="400" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_7_0_1/3 tmp_7_1/4 tmp_7_1_2/5 tmp_7_2_1/6 "/>
</bind>
</comp>

<comp id="403" class="1004" name="tmp_s_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="0"/>
<pin id="405" dir="0" index="1" bw="32" slack="0"/>
<pin id="406" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_s/23 "/>
</bind>
</comp>

<comp id="409" class="1005" name="reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="1"/>
<pin id="411" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_0_load input_0_load_2 input_0_load_4 input_0_load_6 input_0_load_8 "/>
</bind>
</comp>

<comp id="414" class="1005" name="reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="1"/>
<pin id="416" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_0_load_1 input_0_load_3 input_0_load_5 input_0_load_7 "/>
</bind>
</comp>

<comp id="419" class="1005" name="reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="1"/>
<pin id="421" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 tmp_7_0_2 "/>
</bind>
</comp>

<comp id="425" class="1005" name="reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="1"/>
<pin id="427" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_4 w_sum_4_0_1 "/>
</bind>
</comp>

<comp id="430" class="1005" name="reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="1"/>
<pin id="432" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_4_0_2 w_sum_4_1 "/>
</bind>
</comp>

<comp id="435" class="1005" name="reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="1"/>
<pin id="437" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_4_1_2 w_sum_4_2 "/>
</bind>
</comp>

<comp id="440" class="1005" name="reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="1"/>
<pin id="442" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_4_2_1 w_sum_4_2_2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="r_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="5" slack="0"/>
<pin id="447" dir="0" index="1" bw="1" slack="0"/>
<pin id="448" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="451" class="1004" name="c_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="5" slack="0"/>
<pin id="453" dir="0" index="1" bw="1" slack="0"/>
<pin id="454" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="457" class="1004" name="add_ln26_3_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="5" slack="0"/>
<pin id="459" dir="0" index="1" bw="3" slack="0"/>
<pin id="460" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_3/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="icmp_ln8_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="15" slack="0"/>
<pin id="465" dir="0" index="1" bw="15" slack="0"/>
<pin id="466" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="add_ln8_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="15" slack="0"/>
<pin id="471" dir="0" index="1" bw="1" slack="0"/>
<pin id="472" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="icmp_ln11_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="11" slack="0"/>
<pin id="477" dir="0" index="1" bw="11" slack="0"/>
<pin id="478" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="select_ln35_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="0"/>
<pin id="483" dir="0" index="1" bw="5" slack="0"/>
<pin id="484" dir="0" index="2" bw="5" slack="0"/>
<pin id="485" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35/2 "/>
</bind>
</comp>

<comp id="489" class="1004" name="select_ln35_10_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="0"/>
<pin id="491" dir="0" index="1" bw="5" slack="0"/>
<pin id="492" dir="0" index="2" bw="5" slack="0"/>
<pin id="493" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_10/2 "/>
</bind>
</comp>

<comp id="497" class="1004" name="tmp_10_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="10" slack="0"/>
<pin id="499" dir="0" index="1" bw="5" slack="0"/>
<pin id="500" dir="0" index="2" bw="1" slack="0"/>
<pin id="501" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="505" class="1004" name="zext_ln26_102_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="10" slack="0"/>
<pin id="507" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_102/2 "/>
</bind>
</comp>

<comp id="509" class="1004" name="tmp_11_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="7" slack="0"/>
<pin id="511" dir="0" index="1" bw="5" slack="0"/>
<pin id="512" dir="0" index="2" bw="1" slack="0"/>
<pin id="513" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/2 "/>
</bind>
</comp>

<comp id="517" class="1004" name="zext_ln26_103_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="7" slack="0"/>
<pin id="519" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_103/2 "/>
</bind>
</comp>

<comp id="521" class="1004" name="sub_ln26_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="10" slack="0"/>
<pin id="523" dir="0" index="1" bw="7" slack="0"/>
<pin id="524" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26/2 "/>
</bind>
</comp>

<comp id="527" class="1004" name="add_ln26_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="3" slack="0"/>
<pin id="529" dir="0" index="1" bw="5" slack="0"/>
<pin id="530" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/2 "/>
</bind>
</comp>

<comp id="533" class="1004" name="select_ln35_11_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="0"/>
<pin id="535" dir="0" index="1" bw="5" slack="0"/>
<pin id="536" dir="0" index="2" bw="5" slack="0"/>
<pin id="537" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_11/2 "/>
</bind>
</comp>

<comp id="541" class="1004" name="select_ln35_12_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="0"/>
<pin id="543" dir="0" index="1" bw="5" slack="0"/>
<pin id="544" dir="0" index="2" bw="5" slack="0"/>
<pin id="545" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_12/2 "/>
</bind>
</comp>

<comp id="549" class="1004" name="add_ln35_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="5" slack="0"/>
<pin id="551" dir="0" index="1" bw="3" slack="0"/>
<pin id="552" dir="1" index="2" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/2 "/>
</bind>
</comp>

<comp id="555" class="1004" name="select_ln35_13_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="0"/>
<pin id="557" dir="0" index="1" bw="5" slack="0"/>
<pin id="558" dir="0" index="2" bw="5" slack="0"/>
<pin id="559" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_13/2 "/>
</bind>
</comp>

<comp id="563" class="1004" name="select_ln35_14_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="0"/>
<pin id="565" dir="0" index="1" bw="5" slack="0"/>
<pin id="566" dir="0" index="2" bw="5" slack="0"/>
<pin id="567" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_14/2 "/>
</bind>
</comp>

<comp id="571" class="1004" name="xor_ln35_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="0"/>
<pin id="573" dir="0" index="1" bw="1" slack="0"/>
<pin id="574" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln35/2 "/>
</bind>
</comp>

<comp id="577" class="1004" name="icmp_ln14_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="6" slack="0"/>
<pin id="579" dir="0" index="1" bw="6" slack="0"/>
<pin id="580" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/2 "/>
</bind>
</comp>

<comp id="583" class="1004" name="and_ln35_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="0"/>
<pin id="585" dir="0" index="1" bw="1" slack="0"/>
<pin id="586" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln35/2 "/>
</bind>
</comp>

<comp id="589" class="1004" name="add_ln26_11_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="1" slack="0"/>
<pin id="591" dir="0" index="1" bw="5" slack="0"/>
<pin id="592" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_11/2 "/>
</bind>
</comp>

<comp id="595" class="1004" name="or_ln35_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="1" slack="0"/>
<pin id="597" dir="0" index="1" bw="1" slack="0"/>
<pin id="598" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln35/2 "/>
</bind>
</comp>

<comp id="601" class="1004" name="select_ln35_15_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="1" slack="0"/>
<pin id="603" dir="0" index="1" bw="6" slack="0"/>
<pin id="604" dir="0" index="2" bw="6" slack="0"/>
<pin id="605" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_15/2 "/>
</bind>
</comp>

<comp id="609" class="1004" name="select_ln35_16_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="1" slack="0"/>
<pin id="611" dir="0" index="1" bw="5" slack="0"/>
<pin id="612" dir="0" index="2" bw="5" slack="0"/>
<pin id="613" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_16/2 "/>
</bind>
</comp>

<comp id="617" class="1004" name="zext_ln35_15_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="5" slack="0"/>
<pin id="619" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_15/2 "/>
</bind>
</comp>

<comp id="621" class="1004" name="add_ln26_12_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="11" slack="0"/>
<pin id="623" dir="0" index="1" bw="5" slack="0"/>
<pin id="624" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_12/2 "/>
</bind>
</comp>

<comp id="627" class="1004" name="zext_ln26_108_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="11" slack="0"/>
<pin id="629" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_108/2 "/>
</bind>
</comp>

<comp id="632" class="1004" name="add_ln26_15_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="3" slack="0"/>
<pin id="634" dir="0" index="1" bw="5" slack="0"/>
<pin id="635" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_15/2 "/>
</bind>
</comp>

<comp id="638" class="1004" name="select_ln35_17_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="1" slack="0"/>
<pin id="640" dir="0" index="1" bw="5" slack="0"/>
<pin id="641" dir="0" index="2" bw="5" slack="0"/>
<pin id="642" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_17/2 "/>
</bind>
</comp>

<comp id="646" class="1004" name="zext_ln35_16_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="5" slack="0"/>
<pin id="648" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_16/2 "/>
</bind>
</comp>

<comp id="650" class="1004" name="add_ln26_16_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="11" slack="0"/>
<pin id="652" dir="0" index="1" bw="5" slack="0"/>
<pin id="653" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_16/2 "/>
</bind>
</comp>

<comp id="656" class="1004" name="zext_ln26_111_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="11" slack="0"/>
<pin id="658" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_111/2 "/>
</bind>
</comp>

<comp id="661" class="1004" name="add_ln26_19_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="3" slack="0"/>
<pin id="663" dir="0" index="1" bw="5" slack="0"/>
<pin id="664" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_19/2 "/>
</bind>
</comp>

<comp id="667" class="1004" name="select_ln35_18_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="1" slack="0"/>
<pin id="669" dir="0" index="1" bw="5" slack="0"/>
<pin id="670" dir="0" index="2" bw="5" slack="0"/>
<pin id="671" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_18/2 "/>
</bind>
</comp>

<comp id="675" class="1004" name="zext_ln26_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="6" slack="0"/>
<pin id="677" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/2 "/>
</bind>
</comp>

<comp id="688" class="1004" name="add_ln11_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="1" slack="0"/>
<pin id="690" dir="0" index="1" bw="11" slack="0"/>
<pin id="691" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11/2 "/>
</bind>
</comp>

<comp id="694" class="1004" name="select_ln11_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="1" slack="0"/>
<pin id="696" dir="0" index="1" bw="11" slack="0"/>
<pin id="697" dir="0" index="2" bw="11" slack="0"/>
<pin id="698" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln11/2 "/>
</bind>
</comp>

<comp id="702" class="1004" name="tmp_12_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="10" slack="0"/>
<pin id="704" dir="0" index="1" bw="5" slack="1"/>
<pin id="705" dir="0" index="2" bw="1" slack="0"/>
<pin id="706" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12/3 "/>
</bind>
</comp>

<comp id="709" class="1004" name="zext_ln26_104_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="10" slack="0"/>
<pin id="711" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_104/3 "/>
</bind>
</comp>

<comp id="713" class="1004" name="tmp_13_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="7" slack="0"/>
<pin id="715" dir="0" index="1" bw="5" slack="1"/>
<pin id="716" dir="0" index="2" bw="1" slack="0"/>
<pin id="717" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13/3 "/>
</bind>
</comp>

<comp id="720" class="1004" name="zext_ln26_105_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="7" slack="0"/>
<pin id="722" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_105/3 "/>
</bind>
</comp>

<comp id="724" class="1004" name="sub_ln26_1_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="10" slack="0"/>
<pin id="726" dir="0" index="1" bw="7" slack="0"/>
<pin id="727" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26_1/3 "/>
</bind>
</comp>

<comp id="730" class="1004" name="add_ln26_13_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="11" slack="0"/>
<pin id="732" dir="0" index="1" bw="5" slack="1"/>
<pin id="733" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_13/3 "/>
</bind>
</comp>

<comp id="735" class="1004" name="zext_ln26_109_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="11" slack="0"/>
<pin id="737" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_109/3 "/>
</bind>
</comp>

<comp id="740" class="1004" name="zext_ln35_17_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="5" slack="1"/>
<pin id="742" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_17/3 "/>
</bind>
</comp>

<comp id="743" class="1004" name="add_ln26_20_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="11" slack="1"/>
<pin id="745" dir="0" index="1" bw="5" slack="0"/>
<pin id="746" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_20/3 "/>
</bind>
</comp>

<comp id="748" class="1004" name="zext_ln26_113_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="11" slack="0"/>
<pin id="750" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_113/3 "/>
</bind>
</comp>

<comp id="753" class="1004" name="tmp_28_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="10" slack="0"/>
<pin id="755" dir="0" index="1" bw="5" slack="2"/>
<pin id="756" dir="0" index="2" bw="1" slack="0"/>
<pin id="757" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_28/4 "/>
</bind>
</comp>

<comp id="760" class="1004" name="zext_ln26_106_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="10" slack="0"/>
<pin id="762" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_106/4 "/>
</bind>
</comp>

<comp id="764" class="1004" name="tmp_29_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="7" slack="0"/>
<pin id="766" dir="0" index="1" bw="5" slack="2"/>
<pin id="767" dir="0" index="2" bw="1" slack="0"/>
<pin id="768" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_29/4 "/>
</bind>
</comp>

<comp id="771" class="1004" name="zext_ln26_107_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="7" slack="0"/>
<pin id="773" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_107/4 "/>
</bind>
</comp>

<comp id="775" class="1004" name="sub_ln26_2_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="10" slack="0"/>
<pin id="777" dir="0" index="1" bw="7" slack="0"/>
<pin id="778" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26_2/4 "/>
</bind>
</comp>

<comp id="781" class="1004" name="add_ln26_14_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="11" slack="0"/>
<pin id="783" dir="0" index="1" bw="5" slack="2"/>
<pin id="784" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_14/4 "/>
</bind>
</comp>

<comp id="786" class="1004" name="add_ln26_17_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="11" slack="1"/>
<pin id="788" dir="0" index="1" bw="5" slack="2"/>
<pin id="789" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_17/4 "/>
</bind>
</comp>

<comp id="790" class="1004" name="zext_ln26_112_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="11" slack="0"/>
<pin id="792" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_112/4 "/>
</bind>
</comp>

<comp id="795" class="1004" name="add_ln26_18_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="11" slack="0"/>
<pin id="797" dir="0" index="1" bw="5" slack="2"/>
<pin id="798" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_18/4 "/>
</bind>
</comp>

<comp id="800" class="1004" name="add_ln26_21_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="11" slack="1"/>
<pin id="802" dir="0" index="1" bw="5" slack="1"/>
<pin id="803" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_21/4 "/>
</bind>
</comp>

<comp id="804" class="1004" name="zext_ln26_114_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="11" slack="0"/>
<pin id="806" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_114/4 "/>
</bind>
</comp>

<comp id="809" class="1004" name="add_ln26_22_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="11" slack="0"/>
<pin id="811" dir="0" index="1" bw="5" slack="1"/>
<pin id="812" dir="1" index="2" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_22/4 "/>
</bind>
</comp>

<comp id="814" class="1004" name="sext_ln26_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="11" slack="1"/>
<pin id="816" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26/5 "/>
</bind>
</comp>

<comp id="818" class="1004" name="sext_ln26_1_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="11" slack="1"/>
<pin id="820" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_1/5 "/>
</bind>
</comp>

<comp id="822" class="1004" name="zext_ln26_115_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="11" slack="2"/>
<pin id="824" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_115/6 "/>
</bind>
</comp>

<comp id="826" class="1004" name="f_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="1" slack="0"/>
<pin id="828" dir="0" index="1" bw="6" slack="4"/>
<pin id="829" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/6 "/>
</bind>
</comp>

<comp id="831" class="1004" name="zext_ln35_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="5" slack="21"/>
<pin id="833" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/23 "/>
</bind>
</comp>

<comp id="834" class="1004" name="zext_ln35_14_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="5" slack="21"/>
<pin id="836" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_14/23 "/>
</bind>
</comp>

<comp id="837" class="1004" name="tmp_14_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="15" slack="0"/>
<pin id="839" dir="0" index="1" bw="10" slack="0"/>
<pin id="840" dir="0" index="2" bw="1" slack="0"/>
<pin id="841" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14/23 "/>
</bind>
</comp>

<comp id="844" class="1004" name="zext_ln26_110_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="15" slack="0"/>
<pin id="846" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_110/23 "/>
</bind>
</comp>

<comp id="848" class="1004" name="zext_ln35_18_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="6" slack="21"/>
<pin id="850" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_18/23 "/>
</bind>
</comp>

<comp id="851" class="1004" name="add_ln35_7_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="15" slack="0"/>
<pin id="853" dir="0" index="1" bw="6" slack="0"/>
<pin id="854" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_7/23 "/>
</bind>
</comp>

<comp id="857" class="1004" name="zext_ln35_19_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="16" slack="0"/>
<pin id="859" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_19/23 "/>
</bind>
</comp>

<comp id="862" class="1004" name="bitcast_ln34_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="32" slack="0"/>
<pin id="864" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln34/23 "/>
</bind>
</comp>

<comp id="866" class="1004" name="tmp_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="8" slack="0"/>
<pin id="868" dir="0" index="1" bw="32" slack="0"/>
<pin id="869" dir="0" index="2" bw="6" slack="0"/>
<pin id="870" dir="0" index="3" bw="6" slack="0"/>
<pin id="871" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/23 "/>
</bind>
</comp>

<comp id="876" class="1004" name="trunc_ln34_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="32" slack="0"/>
<pin id="878" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34/23 "/>
</bind>
</comp>

<comp id="880" class="1004" name="icmp_ln34_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="8" slack="0"/>
<pin id="882" dir="0" index="1" bw="8" slack="0"/>
<pin id="883" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/23 "/>
</bind>
</comp>

<comp id="886" class="1004" name="icmp_ln34_2_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="23" slack="0"/>
<pin id="888" dir="0" index="1" bw="23" slack="0"/>
<pin id="889" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34_2/23 "/>
</bind>
</comp>

<comp id="892" class="1004" name="or_ln34_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="1" slack="0"/>
<pin id="894" dir="0" index="1" bw="1" slack="0"/>
<pin id="895" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln34/23 "/>
</bind>
</comp>

<comp id="898" class="1004" name="and_ln34_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="1" slack="0"/>
<pin id="900" dir="0" index="1" bw="1" slack="0"/>
<pin id="901" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln34/23 "/>
</bind>
</comp>

<comp id="904" class="1004" name="w_sum_2_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="1" slack="0"/>
<pin id="906" dir="0" index="1" bw="32" slack="0"/>
<pin id="907" dir="0" index="2" bw="32" slack="0"/>
<pin id="908" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="w_sum_2/23 "/>
</bind>
</comp>

<comp id="913" class="1007" name="grp_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="10" slack="0"/>
<pin id="915" dir="0" index="1" bw="5" slack="0"/>
<pin id="916" dir="0" index="2" bw="5" slack="0"/>
<pin id="917" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln35/23 add_ln35_6/23 "/>
</bind>
</comp>

<comp id="922" class="1005" name="icmp_ln8_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="1" slack="1"/>
<pin id="924" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln8 "/>
</bind>
</comp>

<comp id="926" class="1005" name="add_ln8_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="15" slack="0"/>
<pin id="928" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="add_ln8 "/>
</bind>
</comp>

<comp id="931" class="1005" name="select_ln35_10_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="5" slack="0"/>
<pin id="933" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln35_10 "/>
</bind>
</comp>

<comp id="937" class="1005" name="sub_ln26_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="11" slack="1"/>
<pin id="939" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln26 "/>
</bind>
</comp>

<comp id="942" class="1005" name="select_ln35_11_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="5" slack="1"/>
<pin id="944" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln35_11 "/>
</bind>
</comp>

<comp id="948" class="1005" name="add_ln35_reg_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="5" slack="2"/>
<pin id="950" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="add_ln35 "/>
</bind>
</comp>

<comp id="954" class="1005" name="select_ln35_15_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="6" slack="4"/>
<pin id="956" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="select_ln35_15 "/>
</bind>
</comp>

<comp id="960" class="1005" name="select_ln35_16_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="5" slack="0"/>
<pin id="962" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln35_16 "/>
</bind>
</comp>

<comp id="966" class="1005" name="zext_ln35_15_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="11" slack="1"/>
<pin id="968" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln35_15 "/>
</bind>
</comp>

<comp id="972" class="1005" name="input_0_addr_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="10" slack="1"/>
<pin id="974" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr "/>
</bind>
</comp>

<comp id="977" class="1005" name="zext_ln35_16_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="11" slack="2"/>
<pin id="979" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln35_16 "/>
</bind>
</comp>

<comp id="983" class="1005" name="input_0_addr_3_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="10" slack="1"/>
<pin id="985" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr_3 "/>
</bind>
</comp>

<comp id="988" class="1005" name="select_ln35_18_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="5" slack="1"/>
<pin id="990" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln35_18 "/>
</bind>
</comp>

<comp id="993" class="1005" name="zext_ln26_reg_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="64" slack="15"/>
<pin id="995" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln26 "/>
</bind>
</comp>

<comp id="998" class="1005" name="conv_1_weights_0_0_0_1_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="5" slack="1"/>
<pin id="1000" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_0_0_0_1 "/>
</bind>
</comp>

<comp id="1003" class="1005" name="conv_1_weights_0_1_0_1_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="5" slack="1"/>
<pin id="1005" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_0_1_0_1 "/>
</bind>
</comp>

<comp id="1008" class="1005" name="conv_1_weights_0_2_0_1_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="5" slack="1"/>
<pin id="1010" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_0_2_0_1 "/>
</bind>
</comp>

<comp id="1013" class="1005" name="conv_1_weights_1_0_0_1_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="5" slack="1"/>
<pin id="1015" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_1_0_0_1 "/>
</bind>
</comp>

<comp id="1018" class="1005" name="conv_1_weights_1_1_0_1_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="5" slack="1"/>
<pin id="1020" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_1_1_0_1 "/>
</bind>
</comp>

<comp id="1023" class="1005" name="conv_1_weights_1_2_0_1_reg_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="5" slack="1"/>
<pin id="1025" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_1_2_0_1 "/>
</bind>
</comp>

<comp id="1028" class="1005" name="conv_1_weights_2_0_0_1_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="5" slack="1"/>
<pin id="1030" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_2_0_0_1 "/>
</bind>
</comp>

<comp id="1033" class="1005" name="conv_1_weights_2_1_0_1_reg_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="5" slack="1"/>
<pin id="1035" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_2_1_0_1 "/>
</bind>
</comp>

<comp id="1038" class="1005" name="conv_1_weights_2_2_0_1_reg_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="5" slack="1"/>
<pin id="1040" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_2_2_0_1 "/>
</bind>
</comp>

<comp id="1043" class="1005" name="select_ln11_reg_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="11" slack="0"/>
<pin id="1045" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="select_ln11 "/>
</bind>
</comp>

<comp id="1048" class="1005" name="sub_ln26_1_reg_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="11" slack="1"/>
<pin id="1050" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln26_1 "/>
</bind>
</comp>

<comp id="1054" class="1005" name="input_0_addr_1_reg_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="10" slack="1"/>
<pin id="1056" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr_1 "/>
</bind>
</comp>

<comp id="1059" class="1005" name="zext_ln35_17_reg_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="11" slack="1"/>
<pin id="1061" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln35_17 "/>
</bind>
</comp>

<comp id="1065" class="1005" name="input_0_addr_6_reg_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="10" slack="1"/>
<pin id="1067" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr_6 "/>
</bind>
</comp>

<comp id="1070" class="1005" name="conv_1_weights_0_0_0_2_reg_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="32" slack="1"/>
<pin id="1072" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_0_0_0_2 "/>
</bind>
</comp>

<comp id="1075" class="1005" name="conv_1_weights_0_1_0_2_reg_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="32" slack="1"/>
<pin id="1077" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_0_1_0_2 "/>
</bind>
</comp>

<comp id="1080" class="1005" name="conv_1_weights_0_2_0_2_reg_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="32" slack="1"/>
<pin id="1082" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_0_2_0_2 "/>
</bind>
</comp>

<comp id="1085" class="1005" name="conv_1_weights_1_0_0_2_reg_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="32" slack="1"/>
<pin id="1087" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_1_0_0_2 "/>
</bind>
</comp>

<comp id="1090" class="1005" name="conv_1_weights_1_1_0_2_reg_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="32" slack="2"/>
<pin id="1092" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="conv_1_weights_1_1_0_2 "/>
</bind>
</comp>

<comp id="1095" class="1005" name="conv_1_weights_1_2_0_2_reg_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="32" slack="2"/>
<pin id="1097" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="conv_1_weights_1_2_0_2 "/>
</bind>
</comp>

<comp id="1100" class="1005" name="conv_1_weights_2_0_0_2_reg_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="32" slack="3"/>
<pin id="1102" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="conv_1_weights_2_0_0_2 "/>
</bind>
</comp>

<comp id="1105" class="1005" name="conv_1_weights_2_1_0_2_reg_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="32" slack="3"/>
<pin id="1107" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="conv_1_weights_2_1_0_2 "/>
</bind>
</comp>

<comp id="1110" class="1005" name="conv_1_weights_2_2_0_2_reg_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="32" slack="4"/>
<pin id="1112" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="conv_1_weights_2_2_0_2 "/>
</bind>
</comp>

<comp id="1115" class="1005" name="add_ln26_14_reg_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="11" slack="1"/>
<pin id="1117" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln26_14 "/>
</bind>
</comp>

<comp id="1120" class="1005" name="input_0_addr_4_reg_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="10" slack="1"/>
<pin id="1122" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr_4 "/>
</bind>
</comp>

<comp id="1125" class="1005" name="add_ln26_18_reg_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="11" slack="1"/>
<pin id="1127" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln26_18 "/>
</bind>
</comp>

<comp id="1130" class="1005" name="input_0_addr_7_reg_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="10" slack="1"/>
<pin id="1132" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr_7 "/>
</bind>
</comp>

<comp id="1135" class="1005" name="add_ln26_22_reg_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="11" slack="2"/>
<pin id="1137" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="add_ln26_22 "/>
</bind>
</comp>

<comp id="1140" class="1005" name="tmp_7_0_1_reg_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="32" slack="2"/>
<pin id="1142" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_7_0_1 "/>
</bind>
</comp>

<comp id="1145" class="1005" name="input_0_addr_2_reg_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="10" slack="1"/>
<pin id="1147" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr_2 "/>
</bind>
</comp>

<comp id="1150" class="1005" name="input_0_addr_5_reg_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="10" slack="1"/>
<pin id="1152" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr_5 "/>
</bind>
</comp>

<comp id="1155" class="1005" name="tmp_7_1_reg_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="32" slack="5"/>
<pin id="1157" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="tmp_7_1 "/>
</bind>
</comp>

<comp id="1160" class="1005" name="input_0_addr_8_reg_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="10" slack="1"/>
<pin id="1162" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr_8 "/>
</bind>
</comp>

<comp id="1165" class="1005" name="tmp_7_1_1_reg_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="32" slack="6"/>
<pin id="1167" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="tmp_7_1_1 "/>
</bind>
</comp>

<comp id="1170" class="1005" name="tmp_7_1_2_reg_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="32" slack="8"/>
<pin id="1172" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="tmp_7_1_2 "/>
</bind>
</comp>

<comp id="1175" class="1005" name="f_reg_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="6" slack="1"/>
<pin id="1177" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="1180" class="1005" name="tmp_7_2_reg_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="32" slack="9"/>
<pin id="1182" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="tmp_7_2 "/>
</bind>
</comp>

<comp id="1185" class="1005" name="tmp_7_2_1_reg_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="32" slack="11"/>
<pin id="1187" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="tmp_7_2_1 "/>
</bind>
</comp>

<comp id="1190" class="1005" name="tmp_7_2_2_reg_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="32" slack="12"/>
<pin id="1192" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="tmp_7_2_2 "/>
</bind>
</comp>

<comp id="1195" class="1005" name="w_sum_4_1_1_reg_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="32" slack="1"/>
<pin id="1197" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_4_1_1 "/>
</bind>
</comp>

<comp id="1200" class="1005" name="conv_1_bias_addr_reg_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="5" slack="1"/>
<pin id="1202" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_bias_addr "/>
</bind>
</comp>

<comp id="1205" class="1005" name="conv_1_bias_load_reg_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="32" slack="4"/>
<pin id="1207" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="conv_1_bias_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="107"><net_src comp="0" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="54" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="0" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="54" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="4" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="54" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="116" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="134"><net_src comp="102" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="140"><net_src comp="6" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="54" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="147"><net_src comp="135" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="109" pin="3"/><net_sink comp="129" pin=2"/></net>

<net id="158"><net_src comp="8" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="54" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="153" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="171"><net_src comp="10" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="54" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="178"><net_src comp="166" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="184"><net_src comp="12" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="54" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="191"><net_src comp="179" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="197"><net_src comp="14" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="54" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="192" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="210"><net_src comp="16" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="54" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="217"><net_src comp="205" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="223"><net_src comp="18" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="54" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="230"><net_src comp="218" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="236"><net_src comp="20" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="54" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="243"><net_src comp="231" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="249"><net_src comp="0" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="54" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="256"><net_src comp="0" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="54" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="258"><net_src comp="251" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="259"><net_src comp="244" pin="3"/><net_sink comp="129" pin=2"/></net>

<net id="265"><net_src comp="0" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="54" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="272"><net_src comp="0" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="54" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="274"><net_src comp="260" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="275"><net_src comp="267" pin="3"/><net_sink comp="129" pin=2"/></net>

<net id="281"><net_src comp="0" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="54" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="288"><net_src comp="0" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="54" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="290"><net_src comp="276" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="291"><net_src comp="283" pin="3"/><net_sink comp="129" pin=2"/></net>

<net id="297"><net_src comp="0" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="54" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="299"><net_src comp="292" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="305"><net_src comp="22" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="54" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="312"><net_src comp="300" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="318"><net_src comp="2" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="319"><net_src comp="54" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="325"><net_src comp="313" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="329"><net_src comp="24" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="336"><net_src comp="326" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="340"><net_src comp="26" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="347"><net_src comp="337" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="351"><net_src comp="28" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="358"><net_src comp="348" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="362"><net_src comp="26" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="369"><net_src comp="359" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="373"><net_src comp="30" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="380"><net_src comp="370" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="385"><net_src comp="58" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="394"><net_src comp="390" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="395"><net_src comp="123" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="129" pin="3"/><net_sink comp="390" pin=1"/></net>

<net id="401"><net_src comp="142" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="129" pin="7"/><net_sink comp="397" pin=1"/></net>

<net id="407"><net_src comp="386" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="58" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="412"><net_src comp="129" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="417"><net_src comp="129" pin="7"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="422"><net_src comp="390" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="424"><net_src comp="419" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="428"><net_src comp="381" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="433"><net_src comp="381" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="438"><net_src comp="386" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="443"><net_src comp="386" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="449"><net_src comp="341" pin="4"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="32" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="455"><net_src comp="363" pin="4"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="32" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="461"><net_src comp="363" pin="4"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="34" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="467"><net_src comp="330" pin="4"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="36" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="473"><net_src comp="330" pin="4"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="38" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="479"><net_src comp="352" pin="4"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="40" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="486"><net_src comp="475" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="487"><net_src comp="26" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="488"><net_src comp="363" pin="4"/><net_sink comp="481" pin=2"/></net>

<net id="494"><net_src comp="475" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="495"><net_src comp="445" pin="2"/><net_sink comp="489" pin=1"/></net>

<net id="496"><net_src comp="341" pin="4"/><net_sink comp="489" pin=2"/></net>

<net id="502"><net_src comp="42" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="503"><net_src comp="489" pin="3"/><net_sink comp="497" pin=1"/></net>

<net id="504"><net_src comp="26" pin="0"/><net_sink comp="497" pin=2"/></net>

<net id="508"><net_src comp="497" pin="3"/><net_sink comp="505" pin=0"/></net>

<net id="514"><net_src comp="44" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="515"><net_src comp="489" pin="3"/><net_sink comp="509" pin=1"/></net>

<net id="516"><net_src comp="46" pin="0"/><net_sink comp="509" pin=2"/></net>

<net id="520"><net_src comp="509" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="525"><net_src comp="505" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="517" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="531"><net_src comp="34" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="341" pin="4"/><net_sink comp="527" pin=1"/></net>

<net id="538"><net_src comp="475" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="539"><net_src comp="527" pin="2"/><net_sink comp="533" pin=1"/></net>

<net id="540"><net_src comp="445" pin="2"/><net_sink comp="533" pin=2"/></net>

<net id="546"><net_src comp="475" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="547"><net_src comp="48" pin="0"/><net_sink comp="541" pin=1"/></net>

<net id="548"><net_src comp="34" pin="0"/><net_sink comp="541" pin=2"/></net>

<net id="553"><net_src comp="341" pin="4"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="541" pin="3"/><net_sink comp="549" pin=1"/></net>

<net id="560"><net_src comp="475" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="561"><net_src comp="32" pin="0"/><net_sink comp="555" pin=1"/></net>

<net id="562"><net_src comp="451" pin="2"/><net_sink comp="555" pin=2"/></net>

<net id="568"><net_src comp="475" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="569"><net_src comp="34" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="570"><net_src comp="457" pin="2"/><net_sink comp="563" pin=2"/></net>

<net id="575"><net_src comp="475" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="50" pin="0"/><net_sink comp="571" pin=1"/></net>

<net id="581"><net_src comp="374" pin="4"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="52" pin="0"/><net_sink comp="577" pin=1"/></net>

<net id="587"><net_src comp="577" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="571" pin="2"/><net_sink comp="583" pin=1"/></net>

<net id="593"><net_src comp="32" pin="0"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="481" pin="3"/><net_sink comp="589" pin=1"/></net>

<net id="599"><net_src comp="583" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="600"><net_src comp="475" pin="2"/><net_sink comp="595" pin=1"/></net>

<net id="606"><net_src comp="595" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="607"><net_src comp="30" pin="0"/><net_sink comp="601" pin=1"/></net>

<net id="608"><net_src comp="374" pin="4"/><net_sink comp="601" pin=2"/></net>

<net id="614"><net_src comp="583" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="615"><net_src comp="589" pin="2"/><net_sink comp="609" pin=1"/></net>

<net id="616"><net_src comp="481" pin="3"/><net_sink comp="609" pin=2"/></net>

<net id="620"><net_src comp="609" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="625"><net_src comp="521" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="617" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="630"><net_src comp="621" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="636"><net_src comp="34" pin="0"/><net_sink comp="632" pin=0"/></net>

<net id="637"><net_src comp="481" pin="3"/><net_sink comp="632" pin=1"/></net>

<net id="643"><net_src comp="583" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="644"><net_src comp="632" pin="2"/><net_sink comp="638" pin=1"/></net>

<net id="645"><net_src comp="555" pin="3"/><net_sink comp="638" pin=2"/></net>

<net id="649"><net_src comp="638" pin="3"/><net_sink comp="646" pin=0"/></net>

<net id="654"><net_src comp="521" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="655"><net_src comp="646" pin="1"/><net_sink comp="650" pin=1"/></net>

<net id="659"><net_src comp="650" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="665"><net_src comp="48" pin="0"/><net_sink comp="661" pin=0"/></net>

<net id="666"><net_src comp="481" pin="3"/><net_sink comp="661" pin=1"/></net>

<net id="672"><net_src comp="583" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="673"><net_src comp="661" pin="2"/><net_sink comp="667" pin=1"/></net>

<net id="674"><net_src comp="563" pin="3"/><net_sink comp="667" pin=2"/></net>

<net id="678"><net_src comp="601" pin="3"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="680"><net_src comp="675" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="681"><net_src comp="675" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="682"><net_src comp="675" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="683"><net_src comp="675" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="684"><net_src comp="675" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="685"><net_src comp="675" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="686"><net_src comp="675" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="687"><net_src comp="675" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="692"><net_src comp="56" pin="0"/><net_sink comp="688" pin=0"/></net>

<net id="693"><net_src comp="352" pin="4"/><net_sink comp="688" pin=1"/></net>

<net id="699"><net_src comp="475" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="700"><net_src comp="56" pin="0"/><net_sink comp="694" pin=1"/></net>

<net id="701"><net_src comp="688" pin="2"/><net_sink comp="694" pin=2"/></net>

<net id="707"><net_src comp="42" pin="0"/><net_sink comp="702" pin=0"/></net>

<net id="708"><net_src comp="26" pin="0"/><net_sink comp="702" pin=2"/></net>

<net id="712"><net_src comp="702" pin="3"/><net_sink comp="709" pin=0"/></net>

<net id="718"><net_src comp="44" pin="0"/><net_sink comp="713" pin=0"/></net>

<net id="719"><net_src comp="46" pin="0"/><net_sink comp="713" pin=2"/></net>

<net id="723"><net_src comp="713" pin="3"/><net_sink comp="720" pin=0"/></net>

<net id="728"><net_src comp="709" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="729"><net_src comp="720" pin="1"/><net_sink comp="724" pin=1"/></net>

<net id="734"><net_src comp="724" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="738"><net_src comp="730" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="747"><net_src comp="740" pin="1"/><net_sink comp="743" pin=1"/></net>

<net id="751"><net_src comp="743" pin="2"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="758"><net_src comp="42" pin="0"/><net_sink comp="753" pin=0"/></net>

<net id="759"><net_src comp="26" pin="0"/><net_sink comp="753" pin=2"/></net>

<net id="763"><net_src comp="753" pin="3"/><net_sink comp="760" pin=0"/></net>

<net id="769"><net_src comp="44" pin="0"/><net_sink comp="764" pin=0"/></net>

<net id="770"><net_src comp="46" pin="0"/><net_sink comp="764" pin=2"/></net>

<net id="774"><net_src comp="764" pin="3"/><net_sink comp="771" pin=0"/></net>

<net id="779"><net_src comp="760" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="780"><net_src comp="771" pin="1"/><net_sink comp="775" pin=1"/></net>

<net id="785"><net_src comp="775" pin="2"/><net_sink comp="781" pin=0"/></net>

<net id="793"><net_src comp="786" pin="2"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="799"><net_src comp="775" pin="2"/><net_sink comp="795" pin=0"/></net>

<net id="807"><net_src comp="800" pin="2"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="813"><net_src comp="775" pin="2"/><net_sink comp="809" pin=0"/></net>

<net id="817"><net_src comp="814" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="821"><net_src comp="818" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="825"><net_src comp="822" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="830"><net_src comp="60" pin="0"/><net_sink comp="826" pin=0"/></net>

<net id="842"><net_src comp="74" pin="0"/><net_sink comp="837" pin=0"/></net>

<net id="843"><net_src comp="26" pin="0"/><net_sink comp="837" pin=2"/></net>

<net id="847"><net_src comp="837" pin="3"/><net_sink comp="844" pin=0"/></net>

<net id="855"><net_src comp="844" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="856"><net_src comp="848" pin="1"/><net_sink comp="851" pin=1"/></net>

<net id="860"><net_src comp="851" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="313" pin=2"/></net>

<net id="865"><net_src comp="386" pin="2"/><net_sink comp="862" pin=0"/></net>

<net id="872"><net_src comp="90" pin="0"/><net_sink comp="866" pin=0"/></net>

<net id="873"><net_src comp="862" pin="1"/><net_sink comp="866" pin=1"/></net>

<net id="874"><net_src comp="92" pin="0"/><net_sink comp="866" pin=2"/></net>

<net id="875"><net_src comp="94" pin="0"/><net_sink comp="866" pin=3"/></net>

<net id="879"><net_src comp="862" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="884"><net_src comp="866" pin="4"/><net_sink comp="880" pin=0"/></net>

<net id="885"><net_src comp="96" pin="0"/><net_sink comp="880" pin=1"/></net>

<net id="890"><net_src comp="876" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="891"><net_src comp="98" pin="0"/><net_sink comp="886" pin=1"/></net>

<net id="896"><net_src comp="886" pin="2"/><net_sink comp="892" pin=0"/></net>

<net id="897"><net_src comp="880" pin="2"/><net_sink comp="892" pin=1"/></net>

<net id="902"><net_src comp="892" pin="2"/><net_sink comp="898" pin=0"/></net>

<net id="903"><net_src comp="403" pin="2"/><net_sink comp="898" pin=1"/></net>

<net id="909"><net_src comp="898" pin="2"/><net_sink comp="904" pin=0"/></net>

<net id="910"><net_src comp="386" pin="2"/><net_sink comp="904" pin=1"/></net>

<net id="911"><net_src comp="58" pin="0"/><net_sink comp="904" pin=2"/></net>

<net id="912"><net_src comp="904" pin="3"/><net_sink comp="320" pin=1"/></net>

<net id="918"><net_src comp="70" pin="0"/><net_sink comp="913" pin=0"/></net>

<net id="919"><net_src comp="831" pin="1"/><net_sink comp="913" pin=1"/></net>

<net id="920"><net_src comp="834" pin="1"/><net_sink comp="913" pin=2"/></net>

<net id="921"><net_src comp="913" pin="3"/><net_sink comp="837" pin=1"/></net>

<net id="925"><net_src comp="463" pin="2"/><net_sink comp="922" pin=0"/></net>

<net id="929"><net_src comp="469" pin="2"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="934"><net_src comp="489" pin="3"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="341" pin=2"/></net>

<net id="936"><net_src comp="931" pin="1"/><net_sink comp="831" pin=0"/></net>

<net id="940"><net_src comp="521" pin="2"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="945"><net_src comp="533" pin="3"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="702" pin=1"/></net>

<net id="947"><net_src comp="942" pin="1"/><net_sink comp="713" pin=1"/></net>

<net id="951"><net_src comp="549" pin="2"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="753" pin=1"/></net>

<net id="953"><net_src comp="948" pin="1"/><net_sink comp="764" pin=1"/></net>

<net id="957"><net_src comp="601" pin="3"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="826" pin=1"/></net>

<net id="959"><net_src comp="954" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="963"><net_src comp="609" pin="3"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="363" pin=2"/></net>

<net id="965"><net_src comp="960" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="969"><net_src comp="617" pin="1"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="730" pin=1"/></net>

<net id="971"><net_src comp="966" pin="1"/><net_sink comp="781" pin=1"/></net>

<net id="975"><net_src comp="102" pin="3"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="980"><net_src comp="646" pin="1"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="786" pin=1"/></net>

<net id="982"><net_src comp="977" pin="1"/><net_sink comp="795" pin=1"/></net>

<net id="986"><net_src comp="109" pin="3"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="991"><net_src comp="667" pin="3"/><net_sink comp="988" pin=0"/></net>

<net id="992"><net_src comp="988" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="996"><net_src comp="675" pin="1"/><net_sink comp="993" pin=0"/></net>

<net id="997"><net_src comp="993" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="1001"><net_src comp="116" pin="3"/><net_sink comp="998" pin=0"/></net>

<net id="1002"><net_src comp="998" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="1006"><net_src comp="135" pin="3"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="1011"><net_src comp="153" pin="3"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="1016"><net_src comp="166" pin="3"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="1021"><net_src comp="179" pin="3"/><net_sink comp="1018" pin=0"/></net>

<net id="1022"><net_src comp="1018" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="1026"><net_src comp="192" pin="3"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="1031"><net_src comp="205" pin="3"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="1036"><net_src comp="218" pin="3"/><net_sink comp="1033" pin=0"/></net>

<net id="1037"><net_src comp="1033" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="1041"><net_src comp="231" pin="3"/><net_sink comp="1038" pin=0"/></net>

<net id="1042"><net_src comp="1038" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="1046"><net_src comp="694" pin="3"/><net_sink comp="1043" pin=0"/></net>

<net id="1047"><net_src comp="1043" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="1051"><net_src comp="724" pin="2"/><net_sink comp="1048" pin=0"/></net>

<net id="1052"><net_src comp="1048" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="1053"><net_src comp="1048" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="1057"><net_src comp="244" pin="3"/><net_sink comp="1054" pin=0"/></net>

<net id="1058"><net_src comp="1054" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="1062"><net_src comp="740" pin="1"/><net_sink comp="1059" pin=0"/></net>

<net id="1063"><net_src comp="1059" pin="1"/><net_sink comp="800" pin=1"/></net>

<net id="1064"><net_src comp="1059" pin="1"/><net_sink comp="809" pin=1"/></net>

<net id="1068"><net_src comp="251" pin="3"/><net_sink comp="1065" pin=0"/></net>

<net id="1069"><net_src comp="1065" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="1073"><net_src comp="123" pin="3"/><net_sink comp="1070" pin=0"/></net>

<net id="1074"><net_src comp="1070" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="1078"><net_src comp="142" pin="3"/><net_sink comp="1075" pin=0"/></net>

<net id="1079"><net_src comp="1075" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="1083"><net_src comp="160" pin="3"/><net_sink comp="1080" pin=0"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="1088"><net_src comp="173" pin="3"/><net_sink comp="1085" pin=0"/></net>

<net id="1089"><net_src comp="1085" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="1093"><net_src comp="186" pin="3"/><net_sink comp="1090" pin=0"/></net>

<net id="1094"><net_src comp="1090" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="1098"><net_src comp="199" pin="3"/><net_sink comp="1095" pin=0"/></net>

<net id="1099"><net_src comp="1095" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="1103"><net_src comp="212" pin="3"/><net_sink comp="1100" pin=0"/></net>

<net id="1104"><net_src comp="1100" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="1108"><net_src comp="225" pin="3"/><net_sink comp="1105" pin=0"/></net>

<net id="1109"><net_src comp="1105" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="1113"><net_src comp="238" pin="3"/><net_sink comp="1110" pin=0"/></net>

<net id="1114"><net_src comp="1110" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="1118"><net_src comp="781" pin="2"/><net_sink comp="1115" pin=0"/></net>

<net id="1119"><net_src comp="1115" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="1123"><net_src comp="260" pin="3"/><net_sink comp="1120" pin=0"/></net>

<net id="1124"><net_src comp="1120" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="1128"><net_src comp="795" pin="2"/><net_sink comp="1125" pin=0"/></net>

<net id="1129"><net_src comp="1125" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="1133"><net_src comp="267" pin="3"/><net_sink comp="1130" pin=0"/></net>

<net id="1134"><net_src comp="1130" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="1138"><net_src comp="809" pin="2"/><net_sink comp="1135" pin=0"/></net>

<net id="1139"><net_src comp="1135" pin="1"/><net_sink comp="822" pin=0"/></net>

<net id="1143"><net_src comp="397" pin="2"/><net_sink comp="1140" pin=0"/></net>

<net id="1144"><net_src comp="1140" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="1148"><net_src comp="276" pin="3"/><net_sink comp="1145" pin=0"/></net>

<net id="1149"><net_src comp="1145" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="1153"><net_src comp="283" pin="3"/><net_sink comp="1150" pin=0"/></net>

<net id="1154"><net_src comp="1150" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="1158"><net_src comp="397" pin="2"/><net_sink comp="1155" pin=0"/></net>

<net id="1159"><net_src comp="1155" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="1163"><net_src comp="292" pin="3"/><net_sink comp="1160" pin=0"/></net>

<net id="1164"><net_src comp="1160" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="1168"><net_src comp="390" pin="2"/><net_sink comp="1165" pin=0"/></net>

<net id="1169"><net_src comp="1165" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="1173"><net_src comp="397" pin="2"/><net_sink comp="1170" pin=0"/></net>

<net id="1174"><net_src comp="1170" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="1178"><net_src comp="826" pin="2"/><net_sink comp="1175" pin=0"/></net>

<net id="1179"><net_src comp="1175" pin="1"/><net_sink comp="374" pin=2"/></net>

<net id="1183"><net_src comp="390" pin="2"/><net_sink comp="1180" pin=0"/></net>

<net id="1184"><net_src comp="1180" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="1188"><net_src comp="397" pin="2"/><net_sink comp="1185" pin=0"/></net>

<net id="1189"><net_src comp="1185" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="1193"><net_src comp="390" pin="2"/><net_sink comp="1190" pin=0"/></net>

<net id="1194"><net_src comp="1190" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="1198"><net_src comp="381" pin="2"/><net_sink comp="1195" pin=0"/></net>

<net id="1199"><net_src comp="1195" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="1203"><net_src comp="300" pin="3"/><net_sink comp="1200" pin=0"/></net>

<net id="1204"><net_src comp="1200" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="1208"><net_src comp="307" pin="3"/><net_sink comp="1205" pin=0"/></net>

<net id="1209"><net_src comp="1205" pin="1"/><net_sink comp="386" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_out | {23 }
	Port: conv_1_weights_0_0_0 | {}
	Port: conv_1_weights_0_1_0 | {}
	Port: conv_1_weights_0_2_0 | {}
	Port: conv_1_weights_1_0_0 | {}
	Port: conv_1_weights_1_1_0 | {}
	Port: conv_1_weights_1_2_0 | {}
	Port: conv_1_weights_2_0_0 | {}
	Port: conv_1_weights_2_1_0 | {}
	Port: conv_1_weights_2_2_0 | {}
	Port: conv_1_bias | {}
 - Input state : 
	Port: conv_1 : input_0 | {2 3 4 5 6 7 }
	Port: conv_1 : conv_1_weights_0_0_0 | {2 3 }
	Port: conv_1 : conv_1_weights_0_1_0 | {2 3 }
	Port: conv_1 : conv_1_weights_0_2_0 | {2 3 }
	Port: conv_1 : conv_1_weights_1_0_0 | {2 3 }
	Port: conv_1 : conv_1_weights_1_1_0 | {2 3 }
	Port: conv_1 : conv_1_weights_1_2_0 | {2 3 }
	Port: conv_1 : conv_1_weights_2_0_0 | {2 3 }
	Port: conv_1 : conv_1_weights_2_1_0 | {2 3 }
	Port: conv_1 : conv_1_weights_2_2_0 | {2 3 }
	Port: conv_1 : conv_1_bias | {17 18 }
  - Chain level:
	State 1
	State 2
		r : 1
		c : 1
		add_ln26_3 : 1
		icmp_ln8 : 1
		add_ln8 : 1
		br_ln8 : 2
		icmp_ln11 : 1
		select_ln35 : 2
		select_ln35_10 : 2
		tmp_10 : 3
		zext_ln26_102 : 4
		tmp_11 : 3
		zext_ln26_103 : 4
		sub_ln26 : 5
		add_ln26 : 1
		select_ln35_11 : 2
		select_ln35_12 : 2
		add_ln35 : 3
		select_ln35_13 : 2
		select_ln35_14 : 2
		xor_ln35 : 2
		icmp_ln14 : 1
		and_ln35 : 2
		add_ln26_11 : 3
		or_ln35 : 2
		select_ln35_15 : 2
		select_ln35_16 : 2
		zext_ln35_15 : 3
		add_ln26_12 : 4
		zext_ln26_108 : 5
		input_0_addr : 6
		add_ln26_15 : 3
		select_ln35_17 : 2
		zext_ln35_16 : 3
		add_ln26_16 : 4
		zext_ln26_111 : 5
		input_0_addr_3 : 6
		add_ln26_19 : 3
		select_ln35_18 : 2
		zext_ln26 : 3
		conv_1_weights_0_0_0_1 : 4
		conv_1_weights_0_0_0_2 : 5
		input_0_load : 7
		conv_1_weights_0_1_0_1 : 4
		conv_1_weights_0_1_0_2 : 5
		input_0_load_1 : 7
		conv_1_weights_0_2_0_1 : 4
		conv_1_weights_0_2_0_2 : 5
		conv_1_weights_1_0_0_1 : 4
		conv_1_weights_1_0_0_2 : 5
		conv_1_weights_1_1_0_1 : 4
		conv_1_weights_1_1_0_2 : 5
		conv_1_weights_1_2_0_1 : 4
		conv_1_weights_1_2_0_2 : 5
		conv_1_weights_2_0_0_1 : 4
		conv_1_weights_2_0_0_2 : 5
		conv_1_weights_2_1_0_1 : 4
		conv_1_weights_2_1_0_2 : 5
		conv_1_weights_2_2_0_1 : 4
		conv_1_weights_2_2_0_2 : 5
		add_ln11 : 1
		select_ln11 : 2
	State 3
		zext_ln26_104 : 1
		zext_ln26_105 : 1
		sub_ln26_1 : 2
		add_ln26_13 : 3
		zext_ln26_109 : 4
		input_0_addr_1 : 5
		add_ln26_20 : 1
		zext_ln26_113 : 2
		input_0_addr_6 : 3
		tmp_7 : 1
		tmp_7_0_1 : 1
		input_0_load_2 : 4
		input_0_load_3 : 6
	State 4
		zext_ln26_106 : 1
		zext_ln26_107 : 1
		sub_ln26_2 : 2
		add_ln26_14 : 3
		zext_ln26_112 : 1
		input_0_addr_4 : 2
		add_ln26_18 : 3
		zext_ln26_114 : 1
		input_0_addr_7 : 2
		add_ln26_22 : 3
		w_sum_4 : 1
		tmp_7_0_2 : 1
		tmp_7_1 : 1
		input_0_load_4 : 3
		input_0_load_5 : 3
	State 5
		input_0_addr_2 : 1
		input_0_addr_5 : 1
		tmp_7_1_1 : 1
		tmp_7_1_2 : 1
		input_0_load_6 : 2
		input_0_load_7 : 2
	State 6
		input_0_addr_8 : 1
		tmp_7_2 : 1
		tmp_7_2_1 : 1
		input_0_load_8 : 2
	State 7
		tmp_7_2_2 : 1
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
		conv_1_bias_load : 1
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
		mul_ln35 : 1
		add_ln35_6 : 2
		tmp_14 : 3
		zext_ln26_110 : 4
		add_ln35_7 : 5
		zext_ln35_19 : 6
		conv_out_addr : 7
		bitcast_ln34 : 1
		tmp : 2
		trunc_ln34 : 2
		icmp_ln34 : 3
		icmp_ln34_2 : 3
		or_ln34 : 4
		tmp_s : 1
		and_ln34 : 4
		w_sum_2 : 4
		store_ln35 : 8
		empty_15 : 1
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|   fadd   |       grp_fu_381      |    2    |   177   |   385   |
|          |       grp_fu_386      |    2    |   177   |   385   |
|----------|-----------------------|---------|---------|---------|
|   fmul   |       grp_fu_390      |    3    |   128   |   320   |
|          |       grp_fu_397      |    3    |   128   |   320   |
|----------|-----------------------|---------|---------|---------|
|          |        r_fu_445       |    0    |    0    |    15   |
|          |        c_fu_451       |    0    |    0    |    15   |
|          |   add_ln26_3_fu_457   |    0    |    0    |    15   |
|          |     add_ln8_fu_469    |    0    |    0    |    21   |
|          |    add_ln26_fu_527    |    0    |    0    |    15   |
|          |    add_ln35_fu_549    |    0    |    0    |    15   |
|          |   add_ln26_11_fu_589  |    0    |    0    |    15   |
|          |   add_ln26_12_fu_621  |    0    |    0    |    13   |
|          |   add_ln26_15_fu_632  |    0    |    0    |    15   |
|          |   add_ln26_16_fu_650  |    0    |    0    |    13   |
|    add   |   add_ln26_19_fu_661  |    0    |    0    |    15   |
|          |    add_ln11_fu_688    |    0    |    0    |    13   |
|          |   add_ln26_13_fu_730  |    0    |    0    |    13   |
|          |   add_ln26_20_fu_743  |    0    |    0    |    13   |
|          |   add_ln26_14_fu_781  |    0    |    0    |    13   |
|          |   add_ln26_17_fu_786  |    0    |    0    |    13   |
|          |   add_ln26_18_fu_795  |    0    |    0    |    13   |
|          |   add_ln26_21_fu_800  |    0    |    0    |    13   |
|          |   add_ln26_22_fu_809  |    0    |    0    |    13   |
|          |        f_fu_826       |    0    |    0    |    15   |
|          |   add_ln35_7_fu_851   |    0    |    0    |    21   |
|----------|-----------------------|---------|---------|---------|
|   fcmp   |      tmp_s_fu_403     |    0    |    66   |   239   |
|----------|-----------------------|---------|---------|---------|
|          |   select_ln35_fu_481  |    0    |    0    |    5    |
|          | select_ln35_10_fu_489 |    0    |    0    |    5    |
|          | select_ln35_11_fu_533 |    0    |    0    |    5    |
|          | select_ln35_12_fu_541 |    0    |    0    |    5    |
|          | select_ln35_13_fu_555 |    0    |    0    |    5    |
|  select  | select_ln35_14_fu_563 |    0    |    0    |    5    |
|          | select_ln35_15_fu_601 |    0    |    0    |    6    |
|          | select_ln35_16_fu_609 |    0    |    0    |    5    |
|          | select_ln35_17_fu_638 |    0    |    0    |    5    |
|          | select_ln35_18_fu_667 |    0    |    0    |    5    |
|          |   select_ln11_fu_694  |    0    |    0    |    11   |
|          |     w_sum_2_fu_904    |    0    |    0    |    32   |
|----------|-----------------------|---------|---------|---------|
|          |    icmp_ln8_fu_463    |    0    |    0    |    13   |
|          |    icmp_ln11_fu_475   |    0    |    0    |    13   |
|   icmp   |    icmp_ln14_fu_577   |    0    |    0    |    11   |
|          |    icmp_ln34_fu_880   |    0    |    0    |    11   |
|          |   icmp_ln34_2_fu_886  |    0    |    0    |    18   |
|----------|-----------------------|---------|---------|---------|
|          |    sub_ln26_fu_521    |    0    |    0    |    14   |
|    sub   |   sub_ln26_1_fu_724   |    0    |    0    |    14   |
|          |   sub_ln26_2_fu_775   |    0    |    0    |    14   |
|----------|-----------------------|---------|---------|---------|
|    and   |    and_ln35_fu_583    |    0    |    0    |    2    |
|          |    and_ln34_fu_898    |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|    or    |     or_ln35_fu_595    |    0    |    0    |    2    |
|          |     or_ln34_fu_892    |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|    xor   |    xor_ln35_fu_571    |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|  muladd  |       grp_fu_913      |    1    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |     tmp_10_fu_497     |    0    |    0    |    0    |
|          |     tmp_11_fu_509     |    0    |    0    |    0    |
|          |     tmp_12_fu_702     |    0    |    0    |    0    |
|bitconcatenate|     tmp_13_fu_713     |    0    |    0    |    0    |
|          |     tmp_28_fu_753     |    0    |    0    |    0    |
|          |     tmp_29_fu_764     |    0    |    0    |    0    |
|          |     tmp_14_fu_837     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |  zext_ln26_102_fu_505 |    0    |    0    |    0    |
|          |  zext_ln26_103_fu_517 |    0    |    0    |    0    |
|          |  zext_ln35_15_fu_617  |    0    |    0    |    0    |
|          |  zext_ln26_108_fu_627 |    0    |    0    |    0    |
|          |  zext_ln35_16_fu_646  |    0    |    0    |    0    |
|          |  zext_ln26_111_fu_656 |    0    |    0    |    0    |
|          |    zext_ln26_fu_675   |    0    |    0    |    0    |
|          |  zext_ln26_104_fu_709 |    0    |    0    |    0    |
|          |  zext_ln26_105_fu_720 |    0    |    0    |    0    |
|          |  zext_ln26_109_fu_735 |    0    |    0    |    0    |
|   zext   |  zext_ln35_17_fu_740  |    0    |    0    |    0    |
|          |  zext_ln26_113_fu_748 |    0    |    0    |    0    |
|          |  zext_ln26_106_fu_760 |    0    |    0    |    0    |
|          |  zext_ln26_107_fu_771 |    0    |    0    |    0    |
|          |  zext_ln26_112_fu_790 |    0    |    0    |    0    |
|          |  zext_ln26_114_fu_804 |    0    |    0    |    0    |
|          |  zext_ln26_115_fu_822 |    0    |    0    |    0    |
|          |    zext_ln35_fu_831   |    0    |    0    |    0    |
|          |  zext_ln35_14_fu_834  |    0    |    0    |    0    |
|          |  zext_ln26_110_fu_844 |    0    |    0    |    0    |
|          |  zext_ln35_18_fu_848  |    0    |    0    |    0    |
|          |  zext_ln35_19_fu_857  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   sext   |    sext_ln26_fu_814   |    0    |    0    |    0    |
|          |   sext_ln26_1_fu_818  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|partselect|       tmp_fu_866      |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   trunc  |   trunc_ln34_fu_876   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    11   |   676   |   2168  |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|      add_ln26_14_reg_1115     |   11   |
|      add_ln26_18_reg_1125     |   11   |
|      add_ln26_22_reg_1135     |   11   |
|        add_ln35_reg_948       |    5   |
|        add_ln8_reg_926        |   15   |
|          c_0_reg_359          |    5   |
|   conv_1_bias_addr_reg_1200   |    5   |
|   conv_1_bias_load_reg_1205   |   32   |
| conv_1_weights_0_0_0_1_reg_998|    5   |
|conv_1_weights_0_0_0_2_reg_1070|   32   |
|conv_1_weights_0_1_0_1_reg_1003|    5   |
|conv_1_weights_0_1_0_2_reg_1075|   32   |
|conv_1_weights_0_2_0_1_reg_1008|    5   |
|conv_1_weights_0_2_0_2_reg_1080|   32   |
|conv_1_weights_1_0_0_1_reg_1013|    5   |
|conv_1_weights_1_0_0_2_reg_1085|   32   |
|conv_1_weights_1_1_0_1_reg_1018|    5   |
|conv_1_weights_1_1_0_2_reg_1090|   32   |
|conv_1_weights_1_2_0_1_reg_1023|    5   |
|conv_1_weights_1_2_0_2_reg_1095|   32   |
|conv_1_weights_2_0_0_1_reg_1028|    5   |
|conv_1_weights_2_0_0_2_reg_1100|   32   |
|conv_1_weights_2_1_0_1_reg_1033|    5   |
|conv_1_weights_2_1_0_2_reg_1105|   32   |
|conv_1_weights_2_2_0_1_reg_1038|    5   |
|conv_1_weights_2_2_0_2_reg_1110|   32   |
|          f_0_reg_370          |    6   |
|           f_reg_1175          |    6   |
|        icmp_ln8_reg_922       |    1   |
|    indvar_flatten30_reg_326   |   15   |
|     indvar_flatten_reg_348    |   11   |
|    input_0_addr_1_reg_1054    |   10   |
|    input_0_addr_2_reg_1145    |   10   |
|     input_0_addr_3_reg_983    |   10   |
|    input_0_addr_4_reg_1120    |   10   |
|    input_0_addr_5_reg_1150    |   10   |
|    input_0_addr_6_reg_1065    |   10   |
|    input_0_addr_7_reg_1130    |   10   |
|    input_0_addr_8_reg_1160    |   10   |
|      input_0_addr_reg_972     |   10   |
|          r_0_reg_337          |    5   |
|            reg_409            |   32   |
|            reg_414            |   32   |
|            reg_419            |   32   |
|            reg_425            |   32   |
|            reg_430            |   32   |
|            reg_435            |   32   |
|            reg_440            |   32   |
|      select_ln11_reg_1043     |   11   |
|     select_ln35_10_reg_931    |    5   |
|     select_ln35_11_reg_942    |    5   |
|     select_ln35_15_reg_954    |    6   |
|     select_ln35_16_reg_960    |    5   |
|     select_ln35_18_reg_988    |    5   |
|      sub_ln26_1_reg_1048      |   11   |
|        sub_ln26_reg_937       |   11   |
|       tmp_7_0_1_reg_1140      |   32   |
|       tmp_7_1_1_reg_1165      |   32   |
|       tmp_7_1_2_reg_1170      |   32   |
|        tmp_7_1_reg_1155       |   32   |
|       tmp_7_2_1_reg_1185      |   32   |
|       tmp_7_2_2_reg_1190      |   32   |
|        tmp_7_2_reg_1180       |   32   |
|      w_sum_4_1_1_reg_1195     |   32   |
|       zext_ln26_reg_993       |   64   |
|      zext_ln35_15_reg_966     |   11   |
|      zext_ln35_16_reg_977     |   11   |
|     zext_ln35_17_reg_1059     |   11   |
+-------------------------------+--------+
|             Total             |  1198  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_123 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_129 |  p0  |  10  |  10  |   100  ||    47   |
| grp_access_fu_129 |  p2  |   8  |   0  |    0   ||    41   |
| grp_access_fu_142 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_160 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_173 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_186 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_199 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_212 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_225 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_238 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_307 |  p0  |   2  |   5  |   10   ||    9    |
|     grp_fu_381    |  p0  |   4  |  32  |   128  ||    21   |
|     grp_fu_381    |  p1  |   5  |  32  |   160  ||    27   |
|     grp_fu_386    |  p0  |   3  |  32  |   96   ||    15   |
|     grp_fu_386    |  p1  |   5  |  32  |   160  ||    27   |
|     grp_fu_390    |  p0  |   6  |  32  |   192  ||    33   |
|     grp_fu_390    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_397    |  p0  |   5  |  32  |   160  ||    27   |
|     grp_fu_397    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  1224  || 36.6262 ||   346   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   11   |    -   |   676  |  2168  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   36   |    -   |   346  |
|  Register |    -   |    -   |  1198  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   11   |   36   |  1874  |  2514  |
+-----------+--------+--------+--------+--------+
