CAPI=2:
name : ::top:1.0

filesets:
  risc:
    files:
      - rtl/src/alu.sv
      - rtl/src/branchalu.sv
      - rtl/src/channel_a.sv
      - rtl/src/channel_d.sv
      - rtl/src/cu.sv
      - rtl/src/i_mem.sv
      - rtl/src/d_mem.sv
      - rtl/src/data_mem_adapter.sv
      - rtl/src/immgen.sv
      - rtl/src/inst_mem_adapter.sv
      - rtl/src/reg_file.sv
      - rtl/src/top.sv
      - rtl/src/top_main.sv
    file_type : systemVerilogSource

  tb: 
    files:
      - rtl/tb/top_main.cpp
    file_type: cppSource

targets:
  default: &default
    filesets: [risc]

  sim:
    default_tool: verilator
    filesets: [risc, tb]
    parameters: 
      - vcd
      - vcd_start

    tools:
      verilator:
        verilator_options: [--trace, --Wall]
    toplevel: top_main

parameters:
  vcd:
    datatype: bool
    paramtype: plusarg

  vcd_start:
    datatype: int 
    description: delay start of VCD dumping unitl the specified time
    paramtype: plusarg 
