// Seed: 2465589865
module module_0;
  bit id_1, id_2, id_3;
  wire id_4;
  id_5 :
  assert property (@(posedge id_5) !id_1) id_1 <= -1'h0;
  wire id_6, id_7;
  wire id_8;
  wire id_9;
  assign id_4 = id_6;
  assign id_1 = 1;
  assign id_8 = id_7;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  module_0 modCall_1 ();
endmodule
module module_2;
  assign id_1 = id_1;
  module_0 modCall_1 ();
  wire id_2;
endmodule : SymbolIdentifier
