@E: CS187 :"C:\git\FPGA\Binary_to_7Segment.v":17:18:17:22|Expecting )
@E: CS187 :"C:\git\FPGA\Binary_to_7Segment.v":48:0:48:8|Expecting endmodule

