Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Apr 30 14:37:48 2021
| Host         : LAPTOP-UB7273AV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.967        0.000                      0                 5245        0.030        0.000                      0                 5245        4.500        0.000                       0                  2660  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.967        0.000                      0                 5245        0.030        0.000                      0                 5245        4.500        0.000                       0                  2660  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.967ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.967ns  (required time - arrival time)
  Source:                 key_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X_reg[350]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.967ns  (logic 1.951ns (28.002%)  route 5.016ns (71.998%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2659, routed)        1.615     5.136    clk_IBUF_BUFG
    SLICE_X7Y66          FDRE                                         r  key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y66          FDRE (Prop_fdre_C_Q)         0.419     5.555 f  key_reg[1]/Q
                         net (fo=52, routed)          3.635     9.190    key[1]
    SLICE_X10Y92         LUT4 (Prop_lut4_I1_O)        0.322     9.512 r  RF_X[1439]_i_12/O
                         net (fo=2, routed)           0.887    10.398    i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X_reg[1439]_i_2_1
    SLICE_X9Y78          LUT6 (Prop_lut6_I4_O)        0.328    10.726 r  i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X[351]_i_8/O
                         net (fo=1, routed)           0.000    10.726    i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X[351]_i_8_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.306 r  i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X_reg[351]_i_2/O[2]
                         net (fo=1, routed)           0.495    11.801    i_HIGHT_Encryption/i_HIGHT_RoundFunction/plusOp217_out[6]
    SLICE_X8Y78          LUT2 (Prop_lut2_I0_O)        0.302    12.103 r  i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X[350]_i_1/O
                         net (fo=1, routed)           0.000    12.103    i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X[350]_i_1_n_0
    SLICE_X8Y78          FDRE                                         r  i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X_reg[350]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2659, routed)        1.428    14.769    i_HIGHT_Encryption/i_HIGHT_RoundFunction/clk_IBUF_BUFG
    SLICE_X8Y78          FDRE                                         r  i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X_reg[350]/C
                         clock pessimism              0.258    15.027    
                         clock uncertainty           -0.035    14.992    
    SLICE_X8Y78          FDRE (Setup_fdre_C_D)        0.079    15.071    i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X_reg[350]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                         -12.103    
  -------------------------------------------------------------------
                         slack                                  2.967    

Slack (MET) :             2.969ns  (required time - arrival time)
  Source:                 key_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X_reg[351]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.966ns  (logic 2.015ns (28.926%)  route 4.951ns (71.074%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2659, routed)        1.615     5.136    clk_IBUF_BUFG
    SLICE_X7Y66          FDRE                                         r  key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y66          FDRE (Prop_fdre_C_Q)         0.419     5.555 f  key_reg[1]/Q
                         net (fo=52, routed)          3.635     9.190    key[1]
    SLICE_X10Y92         LUT4 (Prop_lut4_I1_O)        0.322     9.512 r  RF_X[1439]_i_12/O
                         net (fo=2, routed)           0.887    10.398    i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X_reg[1439]_i_2_1
    SLICE_X9Y78          LUT6 (Prop_lut6_I4_O)        0.328    10.726 r  i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X[351]_i_8/O
                         net (fo=1, routed)           0.000    10.726    i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X[351]_i_8_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.366 r  i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X_reg[351]_i_2/O[3]
                         net (fo=1, routed)           0.430    11.796    i_HIGHT_Encryption/i_HIGHT_RoundFunction/plusOp217_out[7]
    SLICE_X8Y78          LUT2 (Prop_lut2_I0_O)        0.306    12.102 r  i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X[351]_i_1/O
                         net (fo=1, routed)           0.000    12.102    i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X[351]_i_1_n_0
    SLICE_X8Y78          FDRE                                         r  i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X_reg[351]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2659, routed)        1.428    14.769    i_HIGHT_Encryption/i_HIGHT_RoundFunction/clk_IBUF_BUFG
    SLICE_X8Y78          FDRE                                         r  i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X_reg[351]/C
                         clock pessimism              0.258    15.027    
                         clock uncertainty           -0.035    14.992    
    SLICE_X8Y78          FDRE (Setup_fdre_C_D)        0.079    15.071    i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X_reg[351]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                         -12.102    
  -------------------------------------------------------------------
                         slack                                  2.969    

Slack (MET) :             3.109ns  (required time - arrival time)
  Source:                 key_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X_reg[1438]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.788ns  (logic 1.951ns (28.743%)  route 4.837ns (71.257%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2659, routed)        1.615     5.136    clk_IBUF_BUFG
    SLICE_X7Y66          FDRE                                         r  key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y66          FDRE (Prop_fdre_C_Q)         0.419     5.555 f  key_reg[1]/Q
                         net (fo=52, routed)          3.635     9.190    key[1]
    SLICE_X10Y92         LUT4 (Prop_lut4_I1_O)        0.322     9.512 r  RF_X[1439]_i_12/O
                         net (fo=2, routed)           0.536    10.047    i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X_reg[1439]_i_2_1
    SLICE_X15Y89         LUT6 (Prop_lut6_I4_O)        0.328    10.375 r  i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X[1439]_i_8/O
                         net (fo=1, routed)           0.000    10.375    i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X[1439]_i_8_n_0
    SLICE_X15Y89         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.955 r  i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X_reg[1439]_i_2/O[2]
                         net (fo=1, routed)           0.666    11.622    i_HIGHT_Encryption/i_HIGHT_RoundFunction/plusOp81_out[6]
    SLICE_X13Y93         LUT2 (Prop_lut2_I0_O)        0.302    11.924 r  i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X[1438]_i_1/O
                         net (fo=1, routed)           0.000    11.924    i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X[1438]_i_1_n_0
    SLICE_X13Y93         FDRE                                         r  i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X_reg[1438]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2659, routed)        1.440    14.781    i_HIGHT_Encryption/i_HIGHT_RoundFunction/clk_IBUF_BUFG
    SLICE_X13Y93         FDRE                                         r  i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X_reg[1438]/C
                         clock pessimism              0.258    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X13Y93         FDRE (Setup_fdre_C_D)        0.029    15.033    i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X_reg[1438]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -11.924    
  -------------------------------------------------------------------
                         slack                                  3.109    

Slack (MET) :             3.134ns  (required time - arrival time)
  Source:                 byte_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_reg[105]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.509ns  (logic 1.866ns (28.670%)  route 4.643ns (71.330%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2659, routed)        1.624     5.145    clk_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  byte_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.456     5.601 f  byte_cnt_reg[2]/Q
                         net (fo=4, routed)           0.750     6.350    byte_cnt_reg[2]
    SLICE_X2Y91          LUT2 (Prop_lut2_I1_O)        0.124     6.474 r  Plain_Text[63]_i_22/O
                         net (fo=1, routed)           0.000     6.474    Plain_Text[63]_i_22_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.987 r  Plain_Text_reg[63]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.987    Plain_Text_reg[63]_i_12_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.104 r  Plain_Text_reg[63]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.104    Plain_Text_reg[63]_i_7_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.221 r  Plain_Text_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.221    Plain_Text_reg[63]_i_3_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.450 f  Plain_Text_reg[63]_i_2/CO[2]
                         net (fo=34, routed)          0.628     8.078    i_uart_rx/CO[0]
    SLICE_X4Y97          LUT3 (Prop_lut3_I0_O)        0.310     8.388 r  i_uart_rx/Plain_Text[63]_i_1/O
                         net (fo=194, routed)         3.265    11.653    Plain_Text
    SLICE_X29Y67         FDRE                                         r  key_reg[105]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2659, routed)        1.429    14.770    clk_IBUF_BUFG
    SLICE_X29Y67         FDRE                                         r  key_reg[105]/C
                         clock pessimism              0.258    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X29Y67         FDRE (Setup_fdre_C_CE)      -0.205    14.788    key_reg[105]
  -------------------------------------------------------------------
                         required time                         14.788    
                         arrival time                         -11.653    
  -------------------------------------------------------------------
                         slack                                  3.134    

Slack (MET) :             3.134ns  (required time - arrival time)
  Source:                 byte_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_reg[113]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.509ns  (logic 1.866ns (28.670%)  route 4.643ns (71.330%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2659, routed)        1.624     5.145    clk_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  byte_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.456     5.601 f  byte_cnt_reg[2]/Q
                         net (fo=4, routed)           0.750     6.350    byte_cnt_reg[2]
    SLICE_X2Y91          LUT2 (Prop_lut2_I1_O)        0.124     6.474 r  Plain_Text[63]_i_22/O
                         net (fo=1, routed)           0.000     6.474    Plain_Text[63]_i_22_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.987 r  Plain_Text_reg[63]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.987    Plain_Text_reg[63]_i_12_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.104 r  Plain_Text_reg[63]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.104    Plain_Text_reg[63]_i_7_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.221 r  Plain_Text_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.221    Plain_Text_reg[63]_i_3_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.450 f  Plain_Text_reg[63]_i_2/CO[2]
                         net (fo=34, routed)          0.628     8.078    i_uart_rx/CO[0]
    SLICE_X4Y97          LUT3 (Prop_lut3_I0_O)        0.310     8.388 r  i_uart_rx/Plain_Text[63]_i_1/O
                         net (fo=194, routed)         3.265    11.653    Plain_Text
    SLICE_X29Y67         FDRE                                         r  key_reg[113]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2659, routed)        1.429    14.770    clk_IBUF_BUFG
    SLICE_X29Y67         FDRE                                         r  key_reg[113]/C
                         clock pessimism              0.258    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X29Y67         FDRE (Setup_fdre_C_CE)      -0.205    14.788    key_reg[113]
  -------------------------------------------------------------------
                         required time                         14.788    
                         arrival time                         -11.653    
  -------------------------------------------------------------------
                         slack                                  3.134    

Slack (MET) :             3.134ns  (required time - arrival time)
  Source:                 byte_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_reg[121]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.509ns  (logic 1.866ns (28.670%)  route 4.643ns (71.330%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2659, routed)        1.624     5.145    clk_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  byte_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.456     5.601 f  byte_cnt_reg[2]/Q
                         net (fo=4, routed)           0.750     6.350    byte_cnt_reg[2]
    SLICE_X2Y91          LUT2 (Prop_lut2_I1_O)        0.124     6.474 r  Plain_Text[63]_i_22/O
                         net (fo=1, routed)           0.000     6.474    Plain_Text[63]_i_22_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.987 r  Plain_Text_reg[63]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.987    Plain_Text_reg[63]_i_12_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.104 r  Plain_Text_reg[63]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.104    Plain_Text_reg[63]_i_7_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.221 r  Plain_Text_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.221    Plain_Text_reg[63]_i_3_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.450 f  Plain_Text_reg[63]_i_2/CO[2]
                         net (fo=34, routed)          0.628     8.078    i_uart_rx/CO[0]
    SLICE_X4Y97          LUT3 (Prop_lut3_I0_O)        0.310     8.388 r  i_uart_rx/Plain_Text[63]_i_1/O
                         net (fo=194, routed)         3.265    11.653    Plain_Text
    SLICE_X29Y67         FDRE                                         r  key_reg[121]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2659, routed)        1.429    14.770    clk_IBUF_BUFG
    SLICE_X29Y67         FDRE                                         r  key_reg[121]/C
                         clock pessimism              0.258    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X29Y67         FDRE (Setup_fdre_C_CE)      -0.205    14.788    key_reg[121]
  -------------------------------------------------------------------
                         required time                         14.788    
                         arrival time                         -11.653    
  -------------------------------------------------------------------
                         slack                                  3.134    

Slack (MET) :             3.134ns  (required time - arrival time)
  Source:                 byte_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_reg[73]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.509ns  (logic 1.866ns (28.670%)  route 4.643ns (71.330%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2659, routed)        1.624     5.145    clk_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  byte_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.456     5.601 f  byte_cnt_reg[2]/Q
                         net (fo=4, routed)           0.750     6.350    byte_cnt_reg[2]
    SLICE_X2Y91          LUT2 (Prop_lut2_I1_O)        0.124     6.474 r  Plain_Text[63]_i_22/O
                         net (fo=1, routed)           0.000     6.474    Plain_Text[63]_i_22_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.987 r  Plain_Text_reg[63]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.987    Plain_Text_reg[63]_i_12_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.104 r  Plain_Text_reg[63]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.104    Plain_Text_reg[63]_i_7_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.221 r  Plain_Text_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.221    Plain_Text_reg[63]_i_3_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.450 f  Plain_Text_reg[63]_i_2/CO[2]
                         net (fo=34, routed)          0.628     8.078    i_uart_rx/CO[0]
    SLICE_X4Y97          LUT3 (Prop_lut3_I0_O)        0.310     8.388 r  i_uart_rx/Plain_Text[63]_i_1/O
                         net (fo=194, routed)         3.265    11.653    Plain_Text
    SLICE_X29Y67         FDRE                                         r  key_reg[73]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2659, routed)        1.429    14.770    clk_IBUF_BUFG
    SLICE_X29Y67         FDRE                                         r  key_reg[73]/C
                         clock pessimism              0.258    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X29Y67         FDRE (Setup_fdre_C_CE)      -0.205    14.788    key_reg[73]
  -------------------------------------------------------------------
                         required time                         14.788    
                         arrival time                         -11.653    
  -------------------------------------------------------------------
                         slack                                  3.134    

Slack (MET) :             3.134ns  (required time - arrival time)
  Source:                 byte_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_reg[81]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.509ns  (logic 1.866ns (28.670%)  route 4.643ns (71.330%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2659, routed)        1.624     5.145    clk_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  byte_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.456     5.601 f  byte_cnt_reg[2]/Q
                         net (fo=4, routed)           0.750     6.350    byte_cnt_reg[2]
    SLICE_X2Y91          LUT2 (Prop_lut2_I1_O)        0.124     6.474 r  Plain_Text[63]_i_22/O
                         net (fo=1, routed)           0.000     6.474    Plain_Text[63]_i_22_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.987 r  Plain_Text_reg[63]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.987    Plain_Text_reg[63]_i_12_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.104 r  Plain_Text_reg[63]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.104    Plain_Text_reg[63]_i_7_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.221 r  Plain_Text_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.221    Plain_Text_reg[63]_i_3_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.450 f  Plain_Text_reg[63]_i_2/CO[2]
                         net (fo=34, routed)          0.628     8.078    i_uart_rx/CO[0]
    SLICE_X4Y97          LUT3 (Prop_lut3_I0_O)        0.310     8.388 r  i_uart_rx/Plain_Text[63]_i_1/O
                         net (fo=194, routed)         3.265    11.653    Plain_Text
    SLICE_X29Y67         FDRE                                         r  key_reg[81]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2659, routed)        1.429    14.770    clk_IBUF_BUFG
    SLICE_X29Y67         FDRE                                         r  key_reg[81]/C
                         clock pessimism              0.258    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X29Y67         FDRE (Setup_fdre_C_CE)      -0.205    14.788    key_reg[81]
  -------------------------------------------------------------------
                         required time                         14.788    
                         arrival time                         -11.653    
  -------------------------------------------------------------------
                         slack                                  3.134    

Slack (MET) :             3.134ns  (required time - arrival time)
  Source:                 byte_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_reg[89]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.509ns  (logic 1.866ns (28.670%)  route 4.643ns (71.330%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2659, routed)        1.624     5.145    clk_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  byte_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.456     5.601 f  byte_cnt_reg[2]/Q
                         net (fo=4, routed)           0.750     6.350    byte_cnt_reg[2]
    SLICE_X2Y91          LUT2 (Prop_lut2_I1_O)        0.124     6.474 r  Plain_Text[63]_i_22/O
                         net (fo=1, routed)           0.000     6.474    Plain_Text[63]_i_22_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.987 r  Plain_Text_reg[63]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.987    Plain_Text_reg[63]_i_12_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.104 r  Plain_Text_reg[63]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.104    Plain_Text_reg[63]_i_7_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.221 r  Plain_Text_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.221    Plain_Text_reg[63]_i_3_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.450 f  Plain_Text_reg[63]_i_2/CO[2]
                         net (fo=34, routed)          0.628     8.078    i_uart_rx/CO[0]
    SLICE_X4Y97          LUT3 (Prop_lut3_I0_O)        0.310     8.388 r  i_uart_rx/Plain_Text[63]_i_1/O
                         net (fo=194, routed)         3.265    11.653    Plain_Text
    SLICE_X29Y67         FDRE                                         r  key_reg[89]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2659, routed)        1.429    14.770    clk_IBUF_BUFG
    SLICE_X29Y67         FDRE                                         r  key_reg[89]/C
                         clock pessimism              0.258    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X29Y67         FDRE (Setup_fdre_C_CE)      -0.205    14.788    key_reg[89]
  -------------------------------------------------------------------
                         required time                         14.788    
                         arrival time                         -11.653    
  -------------------------------------------------------------------
                         slack                                  3.134    

Slack (MET) :             3.139ns  (required time - arrival time)
  Source:                 key_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X_reg[1439]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.759ns  (logic 2.015ns (29.811%)  route 4.744ns (70.189%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2659, routed)        1.615     5.136    clk_IBUF_BUFG
    SLICE_X7Y66          FDRE                                         r  key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y66          FDRE (Prop_fdre_C_Q)         0.419     5.555 f  key_reg[1]/Q
                         net (fo=52, routed)          3.635     9.190    key[1]
    SLICE_X10Y92         LUT4 (Prop_lut4_I1_O)        0.322     9.512 r  RF_X[1439]_i_12/O
                         net (fo=2, routed)           0.536    10.047    i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X_reg[1439]_i_2_1
    SLICE_X15Y89         LUT6 (Prop_lut6_I4_O)        0.328    10.375 r  i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X[1439]_i_8/O
                         net (fo=1, routed)           0.000    10.375    i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X[1439]_i_8_n_0
    SLICE_X15Y89         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.015 r  i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X_reg[1439]_i_2/O[3]
                         net (fo=1, routed)           0.574    11.589    i_HIGHT_Encryption/i_HIGHT_RoundFunction/plusOp81_out[7]
    SLICE_X13Y93         LUT2 (Prop_lut2_I0_O)        0.306    11.895 r  i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X[1439]_i_1/O
                         net (fo=1, routed)           0.000    11.895    i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X[1439]_i_1_n_0
    SLICE_X13Y93         FDRE                                         r  i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X_reg[1439]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2659, routed)        1.440    14.781    i_HIGHT_Encryption/i_HIGHT_RoundFunction/clk_IBUF_BUFG
    SLICE_X13Y93         FDRE                                         r  i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X_reg[1439]/C
                         clock pessimism              0.258    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X13Y93         FDRE (Setup_fdre_C_D)        0.031    15.035    i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X_reg[1439]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -11.895    
  -------------------------------------------------------------------
                         slack                                  3.139    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 transmit_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmit_cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.420ns (86.119%)  route 0.068ns (13.881%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2659, routed)        0.592     1.475    clk_IBUF_BUFG
    SLICE_X5Y97          FDRE                                         r  transmit_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  transmit_cnt_reg[14]/Q
                         net (fo=3, routed)           0.067     1.683    sel0[14]
    SLICE_X5Y97          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.830 r  transmit_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.830    transmit_cnt_reg[16]_i_1_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.869 r  transmit_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.869    transmit_cnt_reg[20]_i_1_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.908 r  transmit_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.909    transmit_cnt_reg[24]_i_1_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.963 r  transmit_cnt_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.963    in8[25]
    SLICE_X5Y100         FDRE                                         r  transmit_cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2659, routed)        0.949     2.077    clk_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  transmit_cnt_reg[25]/C
                         clock pessimism             -0.249     1.828    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.105     1.933    transmit_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X_reg[1044]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X_reg[1101]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.270ns (62.386%)  route 0.163ns (37.614%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2659, routed)        0.555     1.438    i_HIGHT_Encryption/i_HIGHT_RoundFunction/clk_IBUF_BUFG
    SLICE_X37Y82         FDRE                                         r  i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X_reg[1044]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X_reg[1044]/Q
                         net (fo=2, routed)           0.163     1.742    i_HIGHT_Encryption/i_HIGHT_RoundFunction/L118_in[1044]
    SLICE_X34Y82         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.871 r  i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X_reg[1103]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.871    i_HIGHT_Encryption/i_HIGHT_RoundFunction/plusOp119_out[5]
    SLICE_X34Y82         FDRE                                         r  i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X_reg[1101]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2659, routed)        0.820     1.948    i_HIGHT_Encryption/i_HIGHT_RoundFunction/clk_IBUF_BUFG
    SLICE_X34Y82         FDRE                                         r  i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X_reg[1101]/C
                         clock pessimism             -0.249     1.699    
    SLICE_X34Y82         FDRE (Hold_fdre_C_D)         0.134     1.833    i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X_reg[1101]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X_reg[1149]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X_reg[1205]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (44.026%)  route 0.209ns (55.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2659, routed)        0.556     1.439    i_HIGHT_Encryption/i_HIGHT_RoundFunction/clk_IBUF_BUFG
    SLICE_X38Y83         FDRE                                         r  i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X_reg[1149]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X_reg[1149]/Q
                         net (fo=4, routed)           0.209     1.812    i_HIGHT_Encryption/i_HIGHT_RoundFunction/p_421_in[0]
    SLICE_X35Y84         FDRE                                         r  i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X_reg[1205]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2659, routed)        0.822     1.950    i_HIGHT_Encryption/i_HIGHT_RoundFunction/clk_IBUF_BUFG
    SLICE_X35Y84         FDRE                                         r  i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X_reg[1205]/C
                         clock pessimism             -0.249     1.701    
    SLICE_X35Y84         FDRE (Hold_fdre_C_D)         0.070     1.771    i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X_reg[1205]
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X_reg[1046]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X_reg[1103]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.270ns (61.816%)  route 0.167ns (38.185%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2659, routed)        0.554     1.437    i_HIGHT_Encryption/i_HIGHT_RoundFunction/clk_IBUF_BUFG
    SLICE_X36Y81         FDRE                                         r  i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X_reg[1046]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y81         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X_reg[1046]/Q
                         net (fo=2, routed)           0.167     1.745    i_HIGHT_Encryption/i_HIGHT_RoundFunction/L118_in[1046]
    SLICE_X34Y82         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.874 r  i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X_reg[1103]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.874    i_HIGHT_Encryption/i_HIGHT_RoundFunction/plusOp119_out[7]
    SLICE_X34Y82         FDRE                                         r  i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X_reg[1103]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2659, routed)        0.820     1.948    i_HIGHT_Encryption/i_HIGHT_RoundFunction/clk_IBUF_BUFG
    SLICE_X34Y82         FDRE                                         r  i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X_reg[1103]/C
                         clock pessimism             -0.249     1.699    
    SLICE_X34Y82         FDRE (Hold_fdre_C_D)         0.134     1.833    i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X_reg[1103]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X_reg[818]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X_reg[874]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.275ns (67.427%)  route 0.133ns (32.573%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2659, routed)        0.548     1.431    i_HIGHT_Encryption/i_HIGHT_RoundFunction/clk_IBUF_BUFG
    SLICE_X34Y76         FDRE                                         r  i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X_reg[818]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.164     1.595 r  i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X_reg[818]/Q
                         net (fo=2, routed)           0.133     1.728    i_HIGHT_Encryption/i_HIGHT_RoundFunction/L154_in[818]
    SLICE_X36Y76         LUT5 (Prop_lut5_I0_O)        0.045     1.773 r  i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X[875]_i_3/O
                         net (fo=1, routed)           0.000     1.773    i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X[875]_i_3_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.839 r  i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X_reg[875]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.839    i_HIGHT_Encryption/i_HIGHT_RoundFunction/plusOp155_out[2]
    SLICE_X36Y76         FDRE                                         r  i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X_reg[874]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2659, routed)        0.814     1.942    i_HIGHT_Encryption/i_HIGHT_RoundFunction/clk_IBUF_BUFG
    SLICE_X36Y76         FDRE                                         r  i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X_reg[874]/C
                         clock pessimism             -0.249     1.693    
    SLICE_X36Y76         FDRE (Hold_fdre_C_D)         0.105     1.798    i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X_reg[874]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 transmit_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmit_cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.431ns (86.426%)  route 0.068ns (13.574%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2659, routed)        0.592     1.475    clk_IBUF_BUFG
    SLICE_X5Y97          FDRE                                         r  transmit_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  transmit_cnt_reg[14]/Q
                         net (fo=3, routed)           0.067     1.683    sel0[14]
    SLICE_X5Y97          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.830 r  transmit_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.830    transmit_cnt_reg[16]_i_1_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.869 r  transmit_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.869    transmit_cnt_reg[20]_i_1_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.908 r  transmit_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.909    transmit_cnt_reg[24]_i_1_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.974 r  transmit_cnt_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.974    in8[27]
    SLICE_X5Y100         FDRE                                         r  transmit_cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2659, routed)        0.949     2.077    clk_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  transmit_cnt_reg[27]/C
                         clock pessimism             -0.249     1.828    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.105     1.933    transmit_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X_reg[712]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X_reg[768]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.878%)  route 0.210ns (56.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2659, routed)        0.551     1.434    i_HIGHT_Encryption/i_HIGHT_RoundFunction/clk_IBUF_BUFG
    SLICE_X34Y70         FDRE                                         r  i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X_reg[712]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y70         FDRE (Prop_fdre_C_Q)         0.164     1.598 r  i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X_reg[712]/Q
                         net (fo=4, routed)           0.210     1.808    i_HIGHT_Encryption/i_HIGHT_RoundFunction/p_125_in[1]
    SLICE_X36Y73         FDRE                                         r  i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X_reg[768]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2659, routed)        0.814     1.942    i_HIGHT_Encryption/i_HIGHT_RoundFunction/clk_IBUF_BUFG
    SLICE_X36Y73         FDRE                                         r  i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X_reg[768]/C
                         clock pessimism             -0.249     1.693    
    SLICE_X36Y73         FDRE (Hold_fdre_C_D)         0.070     1.763    i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X_reg[768]
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X_reg[971]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X_reg[1027]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.802%)  route 0.228ns (58.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2659, routed)        0.551     1.434    i_HIGHT_Encryption/i_HIGHT_RoundFunction/clk_IBUF_BUFG
    SLICE_X34Y79         FDRE                                         r  i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X_reg[971]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y79         FDRE (Prop_fdre_C_Q)         0.164     1.598 r  i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X_reg[971]/Q
                         net (fo=4, routed)           0.228     1.827    i_HIGHT_Encryption/i_HIGHT_RoundFunction/p_101_in[4]
    SLICE_X36Y82         FDRE                                         r  i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X_reg[1027]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2659, routed)        0.821     1.949    i_HIGHT_Encryption/i_HIGHT_RoundFunction/clk_IBUF_BUFG
    SLICE_X36Y82         FDRE                                         r  i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X_reg[1027]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X36Y82         FDRE (Hold_fdre_C_D)         0.070     1.770    i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X_reg[1027]
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 transmit_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmit_cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.456ns (87.074%)  route 0.068ns (12.926%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2659, routed)        0.592     1.475    clk_IBUF_BUFG
    SLICE_X5Y97          FDRE                                         r  transmit_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  transmit_cnt_reg[14]/Q
                         net (fo=3, routed)           0.067     1.683    sel0[14]
    SLICE_X5Y97          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.830 r  transmit_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.830    transmit_cnt_reg[16]_i_1_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.869 r  transmit_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.869    transmit_cnt_reg[20]_i_1_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.908 r  transmit_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.909    transmit_cnt_reg[24]_i_1_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.999 r  transmit_cnt_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.999    in8[26]
    SLICE_X5Y100         FDRE                                         r  transmit_cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2659, routed)        0.949     2.077    clk_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  transmit_cnt_reg[26]/C
                         clock pessimism             -0.249     1.828    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.105     1.933    transmit_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 transmit_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmit_cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.456ns (87.074%)  route 0.068ns (12.926%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2659, routed)        0.592     1.475    clk_IBUF_BUFG
    SLICE_X5Y97          FDRE                                         r  transmit_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  transmit_cnt_reg[14]/Q
                         net (fo=3, routed)           0.067     1.683    sel0[14]
    SLICE_X5Y97          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.830 r  transmit_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.830    transmit_cnt_reg[16]_i_1_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.869 r  transmit_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.869    transmit_cnt_reg[20]_i_1_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.908 r  transmit_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.909    transmit_cnt_reg[24]_i_1_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.999 r  transmit_cnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.999    in8[28]
    SLICE_X5Y100         FDRE                                         r  transmit_cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2659, routed)        0.949     2.077    clk_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  transmit_cnt_reg[28]/C
                         clock pessimism             -0.249     1.828    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.105     1.933    transmit_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y97    FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y97    FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y97    FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y66    Plain_Text_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y65    Plain_Text_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y68    Plain_Text_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y80    Plain_Text_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y80    Plain_Text_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y80    Plain_Text_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y80   i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X_reg[1025]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y82   i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X_reg[1026]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y81   i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X_reg[1031]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y80   i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X_reg[1032]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y80   i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X_reg[1033]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y80   i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X_reg[1034]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y80   i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X_reg[1035]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y89    i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X_reg[1761]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y89    i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X_reg[1762]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y79   i_HIGHT_Encryption/i_HIGHT_RoundFunction/RF_X_reg[993]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y97    FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y97    FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y97    FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y68    Plain_Text_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y80    Plain_Text_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y80    Plain_Text_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y80    Plain_Text_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y95    byte_cnt_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y95    byte_cnt_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y95    byte_cnt_reg[27]/C



