# Thu Mar 27 14:08:59 2025


Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: /home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro
OS: Linux Mint 21
Hostname: MountainOps
max virtual memory: unlimited (bytes)
max user processes: 125700
max stack size: 8388608 (bytes)


Implementation : synthesis
Synopsys Microchip Technology Mapper, Version map202209actsp2, Build 145R, Built Jun 27 2023 10:02:01, @4799148


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 231MB peak: 231MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 243MB peak: 243MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 243MB peak: 243MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 243MB peak: 243MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 243MB peak: 243MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 280MB peak: 280MB)

@N: MO111 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v":20:7:20:16|Tristate driver XTLOSC_O2F (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v":19:7:19:16|Tristate driver XTLOSC_CCC (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v":18:7:18:20|Tristate driver RCOSC_1MHZ_O2F (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v":17:7:17:20|Tristate driver RCOSC_1MHZ_CCC (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v":15:7:15:24|Tristate driver RCOSC_25_50MHZ_CCC (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) on net RCOSC_25_50MHZ_CCC (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@W: BN132 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":963:4:963:9|Removing sequential instance Filterwheel_sb_0.CORERESETP_0.sdif3_spll_lock_q1 because it is equivalent to instance Filterwheel_sb_0.CORERESETP_0.CONFIG2_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":946:4:946:9|Removing sequential instance Filterwheel_sb_0.CORERESETP_0.CONFIG2_DONE_q1 because it is equivalent to instance Filterwheel_sb_0.CORERESETP_0.CONFIG1_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":946:4:946:9|Removing sequential instance Filterwheel_sb_0.CORERESETP_0.CONFIG2_DONE_clk_base because it is equivalent to instance Filterwheel_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":929:4:929:9|Removing sequential instance Filterwheel_sb_0.CORERESETP_0.CONFIG1_DONE_clk_base because it is equivalent to instance Filterwheel_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.

Available hyper_sources - for debug and ip models
	None Found

@N: BN362 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":422:2:422:3|Removing sequential instance ReadMonitorAdcSample (in view: work.RegisterSpacePorts_10(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 293MB peak: 293MB)

Encoding state machine sm0_state[6:0] (in view: work.CoreResetP_Z2_layer0(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/PPSCount.vhd":54:65:54:65|Found counter in view:work.Main(architecture_main) instance PPSAccumulator.PPSAccum_i[31:0] 
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd":57:2:57:3|Found counter in view:work.Main(architecture_main) instance Uart0BitClockDiv.ClkDiv[6:0] 
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd":57:2:57:3|Found counter in view:work.Main(architecture_main) instance Uart1BitClockDiv.ClkDiv[6:0] 
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd":57:2:57:3|Found counter in view:work.Main(architecture_main) instance Uart2BitClockDiv.ClkDiv[6:0] 
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd":57:2:57:3|Found counter in view:work.Main(architecture_main) instance Uart3BitClockDiv.ClkDiv[6:0] 
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd":58:2:58:3|Found counter in view:work.Main(architecture_main) instance StepperMotor.StepOneShot.ClkDiv[19:0] 
@N: MO230 :"/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotorDriver.vhd":149:2:149:3|Found up-down counter in view:work.Main(architecture_main) instance StepperMotor.CurrentStep_i[15:0]  
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd":58:2:58:3|Found counter in view:work.Main(architecture_main) instance ShootThruIxnaeOneShotBMinus.ClkDiv[16:0] 
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd":58:2:58:3|Found counter in view:work.Main(architecture_main) instance ShootThruIxnaeOneShotBPlus.ClkDiv[16:0] 
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd":58:2:58:3|Found counter in view:work.Main(architecture_main) instance ShootThruIxnaeOneShotAMinus.ClkDiv[16:0] 
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd":58:2:58:3|Found counter in view:work.Main(architecture_main) instance ShootThruIxnaeOneShotAPlus.ClkDiv[16:0] 
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd":55:2:55:3|Found counter in view:work.Main(architecture_main) instance UartGpsRxBitClockDiv.ClkDiv[8:0] 
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd":55:2:55:3|Found counter in view:work.Main(architecture_main) instance UartUsbRxBitClockDiv.ClkDiv[4:0] 
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd":58:2:58:3|Found counter in view:work.Main(architecture_main) instance BootupReset.ClkDiv[9:0] 
@N: MF179 :"/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotorDriver.vhd":160:8:160:32|Found 16 by 16 bit equality operator ('==') StepperMotor.un1_seekstep (in view: work.Main(architecture_main))
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd":89:2:89:3|Found counter in view:work.SpiMasterPorts_work_main_architecture_main_1layer1(spimaster) instance ClkDiv[6:0] 
@N: FX403 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|Property "block_ram" or "no_rw_check" found for RAM ram[7:0] with specified coding style. Inferring block RAM.
@W: FX107 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|RAM ram[7:0] (in view: work.fifo_8_10_0(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO230 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found up-down counter in view:work.fifo_8_10_0(rtl) instance counter_r[10:0]  
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found counter in view:work.fifo_8_10_0(rtl) instance waddr_r[9:0] 
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found counter in view:work.fifo_8_10_0(rtl) instance raddr_r[9:0] 
@N: FX403 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|Property "block_ram" or "no_rw_check" found for RAM fifo_i.ram[7:0] with specified coding style. Inferring block RAM.
@W: FX107 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|RAM fifo_i.ram[7:0] (in view: work.gated_fifo_8_10_1_0(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO230 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found up-down counter in view:work.gated_fifo_8_10_1_0(rtl) instance fifo_i.counter_r[10:0]  
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found counter in view:work.gated_fifo_8_10_1_0(rtl) instance fifo_i.waddr_r[9:0] 
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found counter in view:work.gated_fifo_8_10_1_0(rtl) instance fifo_i.raddr_r[9:0] 
@N: FX403 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|Property "block_ram" or "no_rw_check" found for RAM ram[7:0] with specified coding style. Inferring block RAM.
@W: FX107 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|RAM ram[7:0] (in view: work.fifo_8_10_1_1(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO230 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found up-down counter in view:work.fifo_8_10_1_1(rtl) instance counter_r[10:0]  
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found counter in view:work.fifo_8_10_1_1(rtl) instance waddr_r[9:0] 
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found counter in view:work.fifo_8_10_1_1(rtl) instance raddr_r[9:0] 
@N: FX403 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|Property "block_ram" or "no_rw_check" found for RAM fifo_i.ram[7:0] with specified coding style. Inferring block RAM.
@W: FX107 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|RAM fifo_i.ram[7:0] (in view: work.gated_fifo_8_10_1_2(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO230 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found up-down counter in view:work.gated_fifo_8_10_1_2(rtl) instance fifo_i.counter_r[10:0]  
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found counter in view:work.gated_fifo_8_10_1_2(rtl) instance fifo_i.waddr_r[9:0] 
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found counter in view:work.gated_fifo_8_10_1_2(rtl) instance fifo_i.raddr_r[9:0] 
@N: FX403 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|Property "block_ram" or "no_rw_check" found for RAM ram[7:0] with specified coding style. Inferring block RAM.
@W: FX107 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|RAM ram[7:0] (in view: work.fifo_8_10_1_3(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO230 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found up-down counter in view:work.fifo_8_10_1_3(rtl) instance counter_r[10:0]  
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found counter in view:work.fifo_8_10_1_3(rtl) instance waddr_r[9:0] 
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found counter in view:work.fifo_8_10_1_3(rtl) instance raddr_r[9:0] 
@N: FX403 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|Property "block_ram" or "no_rw_check" found for RAM fifo_i.ram[7:0] with specified coding style. Inferring block RAM.
@W: FX107 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|RAM fifo_i.ram[7:0] (in view: work.gated_fifo_8_10_1_4(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO230 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found up-down counter in view:work.gated_fifo_8_10_1_4(rtl) instance fifo_i.counter_r[10:0]  
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found counter in view:work.gated_fifo_8_10_1_4(rtl) instance fifo_i.waddr_r[9:0] 
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found counter in view:work.gated_fifo_8_10_1_4(rtl) instance fifo_i.raddr_r[9:0] 
@N: FX403 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|Property "block_ram" or "no_rw_check" found for RAM ram[7:0] with specified coding style. Inferring block RAM.
@W: FX107 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|RAM ram[7:0] (in view: work.fifo_8_10_1_5(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO230 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found up-down counter in view:work.fifo_8_10_1_5(rtl) instance counter_r[10:0]  
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found counter in view:work.fifo_8_10_1_5(rtl) instance waddr_r[9:0] 
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found counter in view:work.fifo_8_10_1_5(rtl) instance raddr_r[9:0] 
@N: FX403 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|Property "block_ram" or "no_rw_check" found for RAM fifo_i.ram[7:0] with specified coding style. Inferring block RAM.
@W: FX107 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|RAM fifo_i.ram[7:0] (in view: work.gated_fifo_8_10_1_6(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO230 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found up-down counter in view:work.gated_fifo_8_10_1_6(rtl) instance fifo_i.counter_r[10:0]  
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found counter in view:work.gated_fifo_8_10_1_6(rtl) instance fifo_i.waddr_r[9:0] 
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found counter in view:work.gated_fifo_8_10_1_6(rtl) instance fifo_i.raddr_r[9:0] 
@N: FX403 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|Property "block_ram" or "no_rw_check" found for RAM ram[7:0] with specified coding style. Inferring block RAM.
@W: FX107 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|RAM ram[7:0] (in view: work.fifo_8_10_1_7(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO230 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found up-down counter in view:work.fifo_8_10_1_7(rtl) instance counter_r[10:0]  
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found counter in view:work.fifo_8_10_1_7(rtl) instance waddr_r[9:0] 
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found counter in view:work.fifo_8_10_1_7(rtl) instance raddr_r[9:0] 
@N: FX403 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|Property "block_ram" or "no_rw_check" found for RAM fifo_i.ram[7:0] with specified coding style. Inferring block RAM.
@W: FX107 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|RAM fifo_i.ram[7:0] (in view: work.gated_fifo_8_10_1_8(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO230 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found up-down counter in view:work.gated_fifo_8_10_1_8(rtl) instance fifo_i.counter_r[10:0]  
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found counter in view:work.gated_fifo_8_10_1_8(rtl) instance fifo_i.waddr_r[9:0] 
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found counter in view:work.gated_fifo_8_10_1_8(rtl) instance fifo_i.raddr_r[9:0] 
@N: FX403 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|Property "block_ram" or "no_rw_check" found for RAM ram[7:0] with specified coding style. Inferring block RAM.
@W: FX107 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|RAM ram[7:0] (in view: work.fifo_8_10_1_9(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO230 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found up-down counter in view:work.fifo_8_10_1_9(rtl) instance counter_r[10:0]  
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found counter in view:work.fifo_8_10_1_9(rtl) instance waddr_r[9:0] 
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found counter in view:work.fifo_8_10_1_9(rtl) instance raddr_r[9:0] 
@N: FX403 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|Property "block_ram" or "no_rw_check" found for RAM fifo_i.ram[7:0] with specified coding style. Inferring block RAM.
@W: FX107 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|RAM fifo_i.ram[7:0] (in view: work.gated_fifo_8_10_1_10(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO230 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found up-down counter in view:work.gated_fifo_8_10_1_10(rtl) instance fifo_i.counter_r[10:0]  
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found counter in view:work.gated_fifo_8_10_1_10(rtl) instance fifo_i.waddr_r[9:0] 
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found counter in view:work.gated_fifo_8_10_1_10(rtl) instance fifo_i.raddr_r[9:0] 

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 297MB peak: 297MB)


Finished factoring (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 343MB peak: 343MB)

NConnInternalConnection caching is on

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 349MB peak: 349MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 349MB peak: 349MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 349MB peak: 349MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 349MB peak: 349MB)


Finished preparing to map (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 349MB peak: 349MB)


Finished technology mapping (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 399MB peak: 399MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:13s		    -1.60ns		3131 /      2278
   2		0h:00m:13s		    -1.33ns		3075 /      2326
   3		0h:00m:13s		     0.32ns		3075 /      2326
   4		0h:00m:14s		     0.32ns		3074 /      2326
   5		0h:00m:15s		     0.32ns		3074 /      2326
   6		0h:00m:15s		     0.32ns		3074 /      2326
@N: MF322 |Retiming summary: 16 registers retimed to 64 

		#####  BEGIN RETIMING REPORT  #####

Retiming summary : 16 registers retimed to 64

Original and Pipelined registers replaced by retiming :
		Main_0.RegisterSpace.DataOut[1]
		Main_0.RegisterSpace.DataOut[4]
		Main_0.RegisterSpace.DataOut[6]
		Main_0.RegisterSpace.DataOut[7]
		Main_0.RegisterSpace.DataOut[11]
		Main_0.RegisterSpace.DataOut[14]
		Main_0.RegisterSpace.DataOut[15]
		Main_0.RegisterSpace.DataOut[16]
		Main_0.RegisterSpace.DataOut[18]
		Main_0.RegisterSpace.DataOut[19]
		Main_0.RegisterSpace.DataOut[21]
		Main_0.RegisterSpace.DataOut[23]
		Main_0.RegisterSpace.DataOut[25]
		Main_0.RegisterSpace.DataOut[27]
		Main_0.RegisterSpace.DataOut[28]
		Main_0.RegisterSpace.DataOut[31]

New registers created by retiming :
		Main_0.RegisterSpace.DataOut_ret_1
		Main_0.RegisterSpace.DataOut_ret_2
		Main_0.RegisterSpace.DataOut_ret_3
		Main_0.RegisterSpace.DataOut_ret_5
		Main_0.RegisterSpace.DataOut_ret_6
		Main_0.RegisterSpace.DataOut_ret_7
		Main_0.RegisterSpace.DataOut_ret_9
		Main_0.RegisterSpace.DataOut_ret_10
		Main_0.RegisterSpace.DataOut_ret_11
		Main_0.RegisterSpace.DataOut_ret_12
		Main_0.RegisterSpace.DataOut_ret_13
		Main_0.RegisterSpace.DataOut_ret_14
		Main_0.RegisterSpace.DataOut_ret_16
		Main_0.RegisterSpace.DataOut_ret_17
		Main_0.RegisterSpace.DataOut_ret_18
		Main_0.RegisterSpace.DataOut_ret_20
		Main_0.RegisterSpace.DataOut_ret_21
		Main_0.RegisterSpace.DataOut_ret_22
		Main_0.RegisterSpace.DataOut_ret_23
		Main_0.RegisterSpace.DataOut_ret_24
		Main_0.RegisterSpace.DataOut_ret_25
		Main_0.RegisterSpace.DataOut_ret_26
		Main_0.RegisterSpace.DataOut_ret_27
		Main_0.RegisterSpace.DataOut_ret_28
		Main_0.RegisterSpace.DataOut_ret_29
		Main_0.RegisterSpace.DataOut_ret_30
		Main_0.RegisterSpace.DataOut_ret_31
		Main_0.RegisterSpace.DataOut_ret_32
		Main_0.RegisterSpace.DataOut_ret_33
		Main_0.RegisterSpace.DataOut_ret_34
		Main_0.RegisterSpace.DataOut_ret_35
		Main_0.RegisterSpace.DataOut_ret_36
		Main_0.RegisterSpace.DataOut_ret_37
		Main_0.RegisterSpace.DataOut_ret_38
		Main_0.RegisterSpace.DataOut_ret_39
		Main_0.RegisterSpace.DataOut_ret_40
		Main_0.RegisterSpace.DataOut_ret_41
		Main_0.RegisterSpace.DataOut_ret_42
		Main_0.RegisterSpace.DataOut_ret_43
		Main_0.RegisterSpace.DataOut_ret_44
		Main_0.RegisterSpace.DataOut_ret_45
		Main_0.RegisterSpace.DataOut_ret_46
		Main_0.RegisterSpace.DataOut_ret_47
		Main_0.RegisterSpace.DataOut_ret_48
		Main_0.RegisterSpace.DataOut_ret_49
		Main_0.RegisterSpace.DataOut_ret_50
		Main_0.RegisterSpace.DataOut_ret_51
		Main_0.RegisterSpace.DataOut_ret_52
		Main_0.RegisterSpace.DataOut_ret_53
		Main_0.RegisterSpace.DataOut_ret_54
		Main_0.RegisterSpace.DataOut_ret_55
		Main_0.RegisterSpace.DataOut_ret_56
		Main_0.RegisterSpace.DataOut_ret_57
		Main_0.RegisterSpace.DataOut_ret_58
		Main_0.RegisterSpace.DataOut_ret_59
		Main_0.RegisterSpace.DataOut_ret_60
		Main_0.RegisterSpace.DataOut_ret_61
		Main_0.RegisterSpace.DataOut_ret_62
		Main_0.RegisterSpace.DataOut_ret_63
		Main_0.RegisterSpace.DataOut_ret_64
		Main_0.RegisterSpace.DataOut_ret_65
		Main_0.RegisterSpace.DataOut_ret_66
		Main_0.RegisterSpace.DataOut_ret_67
		Main_0.RegisterSpace.DataOut_ret_68


		#####   END RETIMING REPORT  #####

@N: FP130 |Promoting Net Main_0.shot_i_arst on CLKINT  I_439 
@N: FP130 |Promoting Net Main_0.UartUsbFifoReset_i_arst on CLKINT  I_440 
@N: FP130 |Promoting Net Main_0.Uart3FifoReset_i_arst on CLKINT  I_441 
@N: FP130 |Promoting Net Main_0.UartGpsFifoReset_i_arst on CLKINT  I_442 
@N: FP130 |Promoting Net Main_0.Uart0FifoReset_i_arst on CLKINT  I_443 
@N: FP130 |Promoting Net Main_0.Uart2FifoReset_i_arst on CLKINT  I_444 
@N: FP130 |Promoting Net Main_0.Uart1FifoReset_i_arst on CLKINT  I_445 
@N: FP130 |Promoting Net Main_0.ClkDac_i.SpiRst_arst on CLKINT  I_446 
@N: FP130 |Promoting Net Main_0.PPSCountReset_arst on CLKINT  I_447 
@N: FP130 |Promoting Net Main_0.UartClkGps on CLKINT  I_448 
@N: FP130 |Promoting Net Main_0.UartClk3 on CLKINT  I_449 
@N: FP130 |Promoting Net Main_0.UartClk1 on CLKINT  I_450 
@N: FP130 |Promoting Net Main_0.UartClkUsb on CLKINT  I_451 
@N: FP130 |Promoting Net Main_0.UartClk2 on CLKINT  I_452 
@N: FP130 |Promoting Net Main_0.UartClk0 on CLKINT  I_453 
@N: FP130 |Promoting Net Main_0.ads1258.SpiRst_arst on CLKINT  I_454 
@N: FP130 |Promoting Net Main_0.ResetSteps_i_arst on CLKINT  I_455 
@N: FP130 |Promoting Net Main_0.StepperMotor.MotorStopped on CLKINT  I_456 
@N: FP130 |Promoting Net Filterwheel_sb_0.CORERESETP_0.sm0_areset_n_clk_base on CLKINT  I_457 
@N: FP130 |Promoting Net Main_0.MotorBPlus_arst on CLKINT  I_458 
@N: FP130 |Promoting Net Main_0.MotorAPlus_arst on CLKINT  I_459 
@N: FP130 |Promoting Net Main_0.MotorAMinus_arst on CLKINT  I_460 
@N: FP130 |Promoting Net Main_0.MotorBMinus_arst on CLKINT  I_461 
@N: FP130 |Promoting Net Filterwheel_sb_0.CORERESETP_0.sm0_areset_n_arst on CLKINT  I_462 
@N: FP130 |Promoting Net Main_0.UartTxClkUsb on CLKINT  I_463 
@N: FP130 |Promoting Net Main_0.UartTxClkGps on CLKINT  I_464 
@N: FP130 |Promoting Net Main_0.UartTxClk2 on CLKINT  I_465 
@N: FP130 |Promoting Net Main_0.UartTxClk3 on CLKINT  I_466 
@N: FP130 |Promoting Net Main_0.UartTxClk0 on CLKINT  I_467 
@N: FP130 |Promoting Net Main_0.UartTxClk1 on CLKINT  I_468 

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:18s; Memory used current: 402MB peak: 402MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:18s; Memory used current: 403MB peak: 403MB)


Starting CDBProcessSetClockGroups... (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:18s; Memory used current: 403MB peak: 403MB)


Finished with CDBProcessSetClockGroups (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:18s; Memory used current: 403MB peak: 403MB)


Start Writing Netlists (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:18s; Memory used current: 403MB peak: 403MB)

Writing Analyst data base /home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/synthesis/synwork/Filterwheel_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:19s; Memory used current: 403MB peak: 403MB)

Writing Verilog Simulation files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:20s; Memory used current: 403MB peak: 403MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:20s; Memory used current: 403MB peak: 403MB)


Start final timing analysis (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:20s; Memory used current: 403MB peak: 403MB)

@W: MT246 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel_sb/CCC_0/Filterwheel_sb_CCC_0_FCCC.v":20:36:20:43|Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@N: MT615 |Found clock VCXO with period 19.61ns 
@N: MT615 |Found clock Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT with period 20.00ns 
@N: MT615 |Found clock MasterClk with period 9.80ns 
@N: MT615 |Found clock Filterwheel_sb_0/CCC_0/GL0 with period 9.80ns 
@W: MT420 |Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.UartGpsTxBitClockDiv.div_i_3.
@W: MT420 |Found inferred clock ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.UartGpsRxBitClockDiv.div_i_6.
@W: MT420 |Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.UartUsbTxBitClockDiv.div_i_4.
@W: MT420 |Found inferred clock ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.UartUsbRxBitClockDiv.div_i_5.
@W: MT420 |Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.Uart3TxBitClockDiv.div_i_1.
@W: MT420 |Found inferred clock VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.Uart3BitClockDiv.clko_i_2.
@W: MT420 |Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.Uart2TxBitClockDiv.div_i_2.
@W: MT420 |Found inferred clock VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.Uart2BitClockDiv.clko_i_0.
@W: MT420 |Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.Uart1TxBitClockDiv.div_i.
@W: MT420 |Found inferred clock VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.Uart1BitClockDiv.clko_i_1.
@W: MT420 |Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.Uart0TxBitClockDiv.div_i_0.
@W: MT420 |Found inferred clock VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.Uart0BitClockDiv.clko_i.


##### START OF TIMING REPORT #####[
# Timing report written on Thu Mar 27 14:09:20 2025
#


Top view:               Filterwheel
Requested Frequency:    50.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    /home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/designer/Filterwheel/synthesis.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 1.248

                                                                                          Requested     Estimated     Requested     Estimated                Clock                     Clock                 
Starting Clock                                                                            Frequency     Frequency     Period        Period        Slack      Type                      Group                 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock              100.0 MHz     255.0 MHz     10.000        3.921         6.079      inferred                  Inferred_clkgroup_0_1 
ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock              100.0 MHz     255.0 MHz     10.000        3.921         6.079      inferred                  Inferred_clkgroup_0_3 
ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock              100.0 MHz     255.0 MHz     10.000        3.921         6.079      inferred                  Inferred_clkgroup_0_5 
ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock              100.0 MHz     255.0 MHz     10.000        3.921         6.079      inferred                  Inferred_clkgroup_0_7 
ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock              100.0 MHz     255.0 MHz     10.000        3.921         6.079      inferred                  Inferred_clkgroup_0_9 
ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock              100.0 MHz     255.0 MHz     10.000        3.921         6.079      inferred                  Inferred_clkgroup_0_11
ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock                100.0 MHz     180.7 MHz     10.000        5.534         4.466      inferred                  Inferred_clkgroup_0_4 
ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock                100.0 MHz     180.7 MHz     10.000        5.534         4.466      inferred                  Inferred_clkgroup_0_2 
Filterwheel_sb_0/CCC_0/GL0                                                                102.0 MHz     116.9 MHz     9.804         8.556         1.248      generated (from VCXO)     default_clkgroup      
Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT                                         50.0 MHz      816.1 MHz     20.000        1.225         18.775     declared                  default_clkgroup      
MasterClk                                                                                 102.0 MHz     121.4 MHz     9.804         8.240         1.564      generated (from VCXO)     default_clkgroup      
VCXO                                                                                      51.0 MHz      NA            19.608        NA            NA         declared                  default_clkgroup      
VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock     100.0 MHz     180.7 MHz     10.000        5.534         4.466      inferred                  Inferred_clkgroup_0_6 
VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock     100.0 MHz     180.7 MHz     10.000        5.534         4.466      inferred                  Inferred_clkgroup_0_8 
VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock     100.0 MHz     183.2 MHz     10.000        5.459         4.541      inferred                  Inferred_clkgroup_0_10
VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock     100.0 MHz     180.7 MHz     10.000        5.534         4.466      inferred                  Inferred_clkgroup_0_12
System                                                                                    100.0 MHz     807.1 MHz     10.000        1.239         8.761      system                    system_clkgroup       
=============================================================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                                                                                                                                                                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                                               Ending                                                                                 |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                                                 MasterClk                                                                              |  9.804       8.761   |  No paths    -      |  No paths    -      |  No paths    -    
Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT                                      Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT                                      |  20.000      18.775  |  No paths    -      |  No paths    -      |  No paths    -    
Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT                                      Filterwheel_sb_0/CCC_0/GL0                                                             |  0.392       False   |  No paths    -      |  No paths    -      |  No paths    -    
MasterClk                                                                              System                                                                                 |  9.804       7.307   |  No paths    -      |  9.804       7.333  |  No paths    -    
MasterClk                                                                              MasterClk                                                                              |  9.804       1.564   |  No paths    -      |  No paths    -      |  No paths    -    
MasterClk                                                                              Filterwheel_sb_0/CCC_0/GL0                                                             |  9.804       6.210   |  No paths    -      |  No paths    -      |  No paths    -    
MasterClk                                                                              ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock           |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
MasterClk                                                                              ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock             |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
MasterClk                                                                              ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock           |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
MasterClk                                                                              ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock             |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
MasterClk                                                                              ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock           |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
MasterClk                                                                              VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
MasterClk                                                                              ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock           |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
MasterClk                                                                              VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
MasterClk                                                                              ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock           |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
MasterClk                                                                              VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
MasterClk                                                                              ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock           |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
MasterClk                                                                              VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
Filterwheel_sb_0/CCC_0/GL0                                                             Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT                                      |  0.392       False   |  No paths    -      |  No paths    -      |  No paths    -    
Filterwheel_sb_0/CCC_0/GL0                                                             MasterClk                                                                              |  9.804       3.864   |  No paths    -      |  No paths    -      |  No paths    -    
Filterwheel_sb_0/CCC_0/GL0                                                             Filterwheel_sb_0/CCC_0/GL0                                                             |  9.804       1.248   |  No paths    -      |  No paths    -      |  No paths    -    
ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock           MasterClk                                                                              |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock           ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock           |  10.000      6.079   |  No paths    -      |  No paths    -      |  No paths    -    
ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock             MasterClk                                                                              |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock             ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock             |  10.000      4.466   |  No paths    -      |  No paths    -      |  No paths    -    
ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock           MasterClk                                                                              |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock           ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock           |  10.000      6.079   |  No paths    -      |  No paths    -      |  No paths    -    
ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock             MasterClk                                                                              |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock             ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock             |  10.000      4.466   |  No paths    -      |  No paths    -      |  No paths    -    
ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock           MasterClk                                                                              |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock           ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock           |  10.000      6.079   |  No paths    -      |  No paths    -      |  No paths    -    
VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock  MasterClk                                                                              |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock  VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock  |  10.000      4.466   |  No paths    -      |  No paths    -      |  No paths    -    
ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock           MasterClk                                                                              |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock           ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock           |  10.000      6.079   |  No paths    -      |  No paths    -      |  No paths    -    
VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock  MasterClk                                                                              |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock  VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock  |  10.000      4.466   |  No paths    -      |  No paths    -      |  No paths    -    
ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock           MasterClk                                                                              |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock           ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock           |  10.000      6.079   |  No paths    -      |  No paths    -      |  No paths    -    
VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock  MasterClk                                                                              |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock  VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock  |  10.000      4.541   |  No paths    -      |  No paths    -      |  No paths    -    
ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock           MasterClk                                                                              |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock           ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock           |  10.000      6.079   |  No paths    -      |  No paths    -      |  No paths    -    
VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock  MasterClk                                                                              |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock  VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock  |  10.000      4.466   |  No paths    -      |  No paths    -      |  No paths    -    
=====================================================================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                Starting                                                                                                               Arrival          
Instance                                        Reference                                                                        Type     Pin     Net                  Time        Slack
                                                Clock                                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RS4GpsGps_TxGps.UartTxUart.BitCnt[1]     ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock     SLE      Q       BitCnt[1]            0.087       6.079
Main_0.RS4GpsGps_TxGps.UartTxUart.BitCnt[3]     ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock     SLE      Q       BitCnt[3]            0.108       6.135
Main_0.RS4GpsGps_TxGps.UartTxUart.BitCnt[2]     ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock     SLE      Q       BitCnt[2]            0.087       6.343
Main_0.RS4GpsGps_TxGps.UartTxUart.BitCnt[0]     ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock     SLE      Q       BitCnt[0]            0.087       6.386
Main_0.RS4GpsGps_TxGps.IBufStartTx.O            ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock     SLE      Q       StartTx_i            0.087       7.138
Main_0.RS4GpsGps_TxGps.UartTxUart.Busy_i        ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock     SLE      Q       TxInProgress_i_i     0.108       7.181
Main_0.RS4GpsGps_TxGps.UartTxUart.LastGo        ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock     SLE      Q       LastGo               0.108       7.307
Main_0.RS4GpsGps_TxGps.IBufStartTx.Temp1        ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock     SLE      Q       Temp1                0.087       9.409
========================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                Starting                                                                                                           Required          
Instance                                        Reference                                                                        Type     Pin     Net              Time         Slack
                                                Clock                                                                                                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RS4GpsGps_TxGps.UartTxUart.BitCnt[0]     ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock     SLE      D       BitCnt_7[0]      9.745        6.079
Main_0.RS4GpsGps_TxGps.UartTxUart.BitCnt[1]     ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock     SLE      D       BitCnt_7[1]      9.745        6.079
Main_0.RS4GpsGps_TxGps.UartTxUart.BitCnt[2]     ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock     SLE      D       BitCnt_7[2]      9.745        6.118
Main_0.RS4GpsGps_TxGps.UartTxUart.BitCnt[3]     ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock     SLE      D       BitCnt_7[3]      9.745        6.240
Main_0.RS4GpsGps_TxGps.UartTxUart.TxD           ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock     SLE      D       TxD_3_iv_i       9.745        7.005
Main_0.RS4GpsGps_TxGps.UartTxUart.Busy_i        ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock     SLE      D       Busy_i_1         9.745        7.036
Main_0.RS4GpsGps_TxGps.UartTxUart.LastGo        ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock     SLE      EN      un1_busy_i_4     9.662        8.329
Main_0.RS4GpsGps_TxGps.UartTxUart.LastGo        ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock     SLE      D       StartTx_i        9.745        8.912
Main_0.RS4GpsGps_TxGps.IBufStartTx.O            ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock     SLE      D       Temp1            9.745        9.409
=====================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      3.666
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 6.079

    Number of logic level(s):                3
    Starting point:                          Main_0.RS4GpsGps_TxGps.UartTxUart.BitCnt[1] / Q
    Ending point:                            Main_0.RS4GpsGps_TxGps.UartTxUart.BitCnt[0] / D
    The start point is clocked by            ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                   Pin      Pin               Arrival     No. of    
Name                                                    Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
Main_0.RS4GpsGps_TxGps.UartTxUart.BitCnt[1]             SLE      Q        Out     0.087     0.087 r     -         
BitCnt[1]                                               Net      -        -       0.977     -           8         
Main_0.RS4GpsGps_TxGps.UartTxUart.txd20                 CFG4     D        In      -         1.064 r     -         
Main_0.RS4GpsGps_TxGps.UartTxUart.txd20                 CFG4     Y        Out     0.326     1.391 f     -         
txd20                                                   Net      -        -       0.855     -           5         
Main_0.RS4GpsGps_TxGps.UartTxUart.BitCnt_0_sqmuxa_1     CFG3     C        In      -         2.246 f     -         
Main_0.RS4GpsGps_TxGps.UartTxUart.BitCnt_0_sqmuxa_1     CFG3     Y        Out     0.223     2.469 r     -         
BitCnt_0_sqmuxa_1                                       Net      -        -       0.745     -           3         
Main_0.RS4GpsGps_TxGps.UartTxUart.BitCnt_7_f0[0]        CFG3     C        In      -         3.214 r     -         
Main_0.RS4GpsGps_TxGps.UartTxUart.BitCnt_7_f0[0]        CFG3     Y        Out     0.203     3.417 r     -         
BitCnt_7[0]                                             Net      -        -       0.248     -           1         
Main_0.RS4GpsGps_TxGps.UartTxUart.BitCnt[0]             SLE      D        In      -         3.666 r     -         
==================================================================================================================
Total path delay (propagation time + setup) of 3.921 is 1.095(27.9%) logic and 2.826(72.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                Starting                                                                                                               Arrival          
Instance                                        Reference                                                                        Type     Pin     Net                  Time        Slack
                                                Clock                                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RS4UsbUsb_TxUsb.UartTxUart.BitCnt[1]     ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock     SLE      Q       BitCnt[1]            0.087       6.079
Main_0.RS4UsbUsb_TxUsb.UartTxUart.BitCnt[3]     ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock     SLE      Q       BitCnt[3]            0.108       6.135
Main_0.RS4UsbUsb_TxUsb.UartTxUart.BitCnt[2]     ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock     SLE      Q       BitCnt[2]            0.087       6.343
Main_0.RS4UsbUsb_TxUsb.UartTxUart.BitCnt[0]     ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock     SLE      Q       BitCnt[0]            0.087       6.386
Main_0.RS4UsbUsb_TxUsb.IBufStartTx.O            ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock     SLE      Q       StartTx_i            0.087       7.138
Main_0.RS4UsbUsb_TxUsb.UartTxUart.Busy_i        ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock     SLE      Q       TxInProgress_i_i     0.108       7.181
Main_0.RS4UsbUsb_TxUsb.UartTxUart.LastGo        ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock     SLE      Q       LastGo               0.108       7.307
Main_0.RS4UsbUsb_TxUsb.IBufStartTx.Temp1        ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock     SLE      Q       Temp1                0.087       9.409
========================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                Starting                                                                                                           Required          
Instance                                        Reference                                                                        Type     Pin     Net              Time         Slack
                                                Clock                                                                                                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RS4UsbUsb_TxUsb.UartTxUart.BitCnt[0]     ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock     SLE      D       BitCnt_7[0]      9.745        6.079
Main_0.RS4UsbUsb_TxUsb.UartTxUart.BitCnt[1]     ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock     SLE      D       BitCnt_7[1]      9.745        6.079
Main_0.RS4UsbUsb_TxUsb.UartTxUart.BitCnt[2]     ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock     SLE      D       BitCnt_7[2]      9.745        6.118
Main_0.RS4UsbUsb_TxUsb.UartTxUart.BitCnt[3]     ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock     SLE      D       BitCnt_7[3]      9.745        6.240
Main_0.RS4UsbUsb_TxUsb.UartTxUart.TxD           ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock     SLE      D       TxD_3_iv_i       9.745        7.005
Main_0.RS4UsbUsb_TxUsb.UartTxUart.Busy_i        ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock     SLE      D       Busy_i_1         9.745        7.036
Main_0.RS4UsbUsb_TxUsb.UartTxUart.LastGo        ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock     SLE      EN      un1_busy_i_3     9.662        8.329
Main_0.RS4UsbUsb_TxUsb.UartTxUart.LastGo        ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock     SLE      D       StartTx_i        9.745        8.912
Main_0.RS4UsbUsb_TxUsb.IBufStartTx.O            ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock     SLE      D       Temp1            9.745        9.409
=====================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      3.666
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 6.079

    Number of logic level(s):                3
    Starting point:                          Main_0.RS4UsbUsb_TxUsb.UartTxUart.BitCnt[1] / Q
    Ending point:                            Main_0.RS4UsbUsb_TxUsb.UartTxUart.BitCnt[0] / D
    The start point is clocked by            ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                   Pin      Pin               Arrival     No. of    
Name                                                    Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
Main_0.RS4UsbUsb_TxUsb.UartTxUart.BitCnt[1]             SLE      Q        Out     0.087     0.087 r     -         
BitCnt[1]                                               Net      -        -       0.977     -           8         
Main_0.RS4UsbUsb_TxUsb.UartTxUart.txd20                 CFG4     D        In      -         1.064 r     -         
Main_0.RS4UsbUsb_TxUsb.UartTxUart.txd20                 CFG4     Y        Out     0.326     1.391 f     -         
txd20                                                   Net      -        -       0.855     -           5         
Main_0.RS4UsbUsb_TxUsb.UartTxUart.BitCnt_0_sqmuxa_1     CFG3     C        In      -         2.246 f     -         
Main_0.RS4UsbUsb_TxUsb.UartTxUart.BitCnt_0_sqmuxa_1     CFG3     Y        Out     0.223     2.469 r     -         
BitCnt_0_sqmuxa_1                                       Net      -        -       0.745     -           3         
Main_0.RS4UsbUsb_TxUsb.UartTxUart.BitCnt_7_f0[0]        CFG3     C        In      -         3.214 r     -         
Main_0.RS4UsbUsb_TxUsb.UartTxUart.BitCnt_7_f0[0]        CFG3     Y        Out     0.203     3.417 r     -         
BitCnt_7[0]                                             Net      -        -       0.248     -           1         
Main_0.RS4UsbUsb_TxUsb.UartTxUart.BitCnt[0]             SLE      D        In      -         3.666 r     -         
==================================================================================================================
Total path delay (propagation time + setup) of 3.921 is 1.095(27.9%) logic and 2.826(72.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                                                                                               Arrival          
Instance                                  Reference                                                                        Type     Pin     Net                  Time        Slack
                                          Clock                                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RS433_Tx3.UartTxUart.BitCnt[1]     ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock     SLE      Q       BitCnt[1]            0.087       6.079
Main_0.RS433_Tx3.UartTxUart.BitCnt[3]     ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock     SLE      Q       BitCnt[3]            0.108       6.135
Main_0.RS433_Tx3.UartTxUart.BitCnt[2]     ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock     SLE      Q       BitCnt[2]            0.087       6.343
Main_0.RS433_Tx3.UartTxUart.BitCnt[0]     ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock     SLE      Q       BitCnt[0]            0.087       6.386
Main_0.RS433_Tx3.IBufStartTx.O            ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock     SLE      Q       StartTx_i            0.087       7.138
Main_0.RS433_Tx3.UartTxUart.Busy_i        ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock     SLE      Q       TxInProgress_i_i     0.108       7.181
Main_0.RS433_Tx3.UartTxUart.LastGo        ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock     SLE      Q       LastGo               0.108       7.307
Main_0.RS433_Tx3.IBufStartTx.Temp1        ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock     SLE      Q       Temp1                0.087       9.409
==================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                          Starting                                                                                                           Required          
Instance                                  Reference                                                                        Type     Pin     Net              Time         Slack
                                          Clock                                                                                                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RS433_Tx3.UartTxUart.BitCnt[0]     ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock     SLE      D       BitCnt_7[0]      9.745        6.079
Main_0.RS433_Tx3.UartTxUart.BitCnt[1]     ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock     SLE      D       BitCnt_7[1]      9.745        6.079
Main_0.RS433_Tx3.UartTxUart.BitCnt[2]     ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock     SLE      D       BitCnt_7[2]      9.745        6.118
Main_0.RS433_Tx3.UartTxUart.BitCnt[3]     ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock     SLE      D       BitCnt_7[3]      9.745        6.240
Main_0.RS433_Tx3.UartTxUart.TxD           ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock     SLE      D       TxD_3_iv_i       9.745        7.005
Main_0.RS433_Tx3.UartTxUart.Busy_i        ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock     SLE      D       Busy_i_1         9.745        7.036
Main_0.RS433_Tx3.UartTxUart.LastGo        ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock     SLE      EN      un1_busy_i_2     9.662        8.329
Main_0.RS433_Tx3.UartTxUart.LastGo        ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock     SLE      D       StartTx_i        9.745        8.912
Main_0.RS433_Tx3.IBufStartTx.O            ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock     SLE      D       Temp1            9.745        9.409
===============================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      3.666
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 6.079

    Number of logic level(s):                3
    Starting point:                          Main_0.RS433_Tx3.UartTxUart.BitCnt[1] / Q
    Ending point:                            Main_0.RS433_Tx3.UartTxUart.BitCnt[0] / D
    The start point is clocked by            ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                              Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
Main_0.RS433_Tx3.UartTxUart.BitCnt[1]             SLE      Q        Out     0.087     0.087 r     -         
BitCnt[1]                                         Net      -        -       0.977     -           8         
Main_0.RS433_Tx3.UartTxUart.txd20                 CFG4     D        In      -         1.064 r     -         
Main_0.RS433_Tx3.UartTxUart.txd20                 CFG4     Y        Out     0.326     1.391 f     -         
txd20                                             Net      -        -       0.855     -           5         
Main_0.RS433_Tx3.UartTxUart.BitCnt_0_sqmuxa_1     CFG3     C        In      -         2.246 f     -         
Main_0.RS433_Tx3.UartTxUart.BitCnt_0_sqmuxa_1     CFG3     Y        Out     0.223     2.469 r     -         
BitCnt_0_sqmuxa_1                                 Net      -        -       0.745     -           3         
Main_0.RS433_Tx3.UartTxUart.BitCnt_7_f0[0]        CFG3     C        In      -         3.214 r     -         
Main_0.RS433_Tx3.UartTxUart.BitCnt_7_f0[0]        CFG3     Y        Out     0.203     3.417 r     -         
BitCnt_7[0]                                       Net      -        -       0.248     -           1         
Main_0.RS433_Tx3.UartTxUart.BitCnt[0]             SLE      D        In      -         3.666 r     -         
============================================================================================================
Total path delay (propagation time + setup) of 3.921 is 1.095(27.9%) logic and 2.826(72.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                                                                                               Arrival          
Instance                                  Reference                                                                        Type     Pin     Net                  Time        Slack
                                          Clock                                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RS422_Tx2.UartTxUart.BitCnt[1]     ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock     SLE      Q       BitCnt[1]            0.087       6.079
Main_0.RS422_Tx2.UartTxUart.BitCnt[3]     ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock     SLE      Q       BitCnt[3]            0.108       6.135
Main_0.RS422_Tx2.UartTxUart.BitCnt[2]     ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock     SLE      Q       BitCnt[2]            0.087       6.343
Main_0.RS422_Tx2.UartTxUart.BitCnt[0]     ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock     SLE      Q       BitCnt[0]            0.087       6.386
Main_0.RS422_Tx2.IBufStartTx.O            ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock     SLE      Q       StartTx_i            0.087       7.138
Main_0.RS422_Tx2.UartTxUart.Busy_i        ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock     SLE      Q       TxInProgress_i_i     0.108       7.181
Main_0.RS422_Tx2.UartTxUart.LastGo        ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock     SLE      Q       LastGo               0.108       7.307
Main_0.RS422_Tx2.IBufStartTx.Temp1        ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock     SLE      Q       Temp1                0.087       9.409
==================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                          Starting                                                                                                           Required          
Instance                                  Reference                                                                        Type     Pin     Net              Time         Slack
                                          Clock                                                                                                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RS422_Tx2.UartTxUart.BitCnt[0]     ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock     SLE      D       BitCnt_7[0]      9.745        6.079
Main_0.RS422_Tx2.UartTxUart.BitCnt[1]     ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock     SLE      D       BitCnt_7[1]      9.745        6.079
Main_0.RS422_Tx2.UartTxUart.BitCnt[2]     ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock     SLE      D       BitCnt_7[2]      9.745        6.118
Main_0.RS422_Tx2.UartTxUart.BitCnt[3]     ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock     SLE      D       BitCnt_7[3]      9.745        6.240
Main_0.RS422_Tx2.UartTxUart.TxD           ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock     SLE      D       TxD_3_iv_i       9.745        7.005
Main_0.RS422_Tx2.UartTxUart.Busy_i        ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock     SLE      D       Busy_i_1         9.745        7.036
Main_0.RS422_Tx2.UartTxUart.LastGo        ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock     SLE      EN      un1_busy_i_1     9.662        8.329
Main_0.RS422_Tx2.UartTxUart.LastGo        ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock     SLE      D       StartTx_i        9.745        8.912
Main_0.RS422_Tx2.IBufStartTx.O            ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock     SLE      D       Temp1            9.745        9.409
===============================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      3.666
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 6.079

    Number of logic level(s):                3
    Starting point:                          Main_0.RS422_Tx2.UartTxUart.BitCnt[1] / Q
    Ending point:                            Main_0.RS422_Tx2.UartTxUart.BitCnt[0] / D
    The start point is clocked by            ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                              Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
Main_0.RS422_Tx2.UartTxUart.BitCnt[1]             SLE      Q        Out     0.087     0.087 r     -         
BitCnt[1]                                         Net      -        -       0.977     -           8         
Main_0.RS422_Tx2.UartTxUart.txd20                 CFG4     D        In      -         1.064 r     -         
Main_0.RS422_Tx2.UartTxUart.txd20                 CFG4     Y        Out     0.326     1.391 f     -         
txd20                                             Net      -        -       0.855     -           5         
Main_0.RS422_Tx2.UartTxUart.BitCnt_0_sqmuxa_1     CFG3     C        In      -         2.246 f     -         
Main_0.RS422_Tx2.UartTxUart.BitCnt_0_sqmuxa_1     CFG3     Y        Out     0.223     2.469 r     -         
BitCnt_0_sqmuxa_1                                 Net      -        -       0.745     -           3         
Main_0.RS422_Tx2.UartTxUart.BitCnt_7_f0[0]        CFG3     C        In      -         3.214 r     -         
Main_0.RS422_Tx2.UartTxUart.BitCnt_7_f0[0]        CFG3     Y        Out     0.203     3.417 r     -         
BitCnt_7[0]                                       Net      -        -       0.248     -           1         
Main_0.RS422_Tx2.UartTxUart.BitCnt[0]             SLE      D        In      -         3.666 r     -         
============================================================================================================
Total path delay (propagation time + setup) of 3.921 is 1.095(27.9%) logic and 2.826(72.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                                                                                               Arrival          
Instance                                  Reference                                                                        Type     Pin     Net                  Time        Slack
                                          Clock                                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RS422_Tx1.UartTxUart.BitCnt[1]     ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock     SLE      Q       BitCnt[1]            0.087       6.079
Main_0.RS422_Tx1.UartTxUart.BitCnt[3]     ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock     SLE      Q       BitCnt[3]            0.108       6.135
Main_0.RS422_Tx1.UartTxUart.BitCnt[2]     ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock     SLE      Q       BitCnt[2]            0.087       6.343
Main_0.RS422_Tx1.UartTxUart.BitCnt[0]     ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock     SLE      Q       BitCnt[0]            0.087       6.386
Main_0.RS422_Tx1.IBufStartTx.O            ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock     SLE      Q       StartTx_i            0.087       7.138
Main_0.RS422_Tx1.UartTxUart.Busy_i        ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock     SLE      Q       TxInProgress_i_i     0.108       7.181
Main_0.RS422_Tx1.UartTxUart.LastGo        ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock     SLE      Q       LastGo               0.108       7.307
Main_0.RS422_Tx1.IBufStartTx.Temp1        ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock     SLE      Q       Temp1                0.087       9.409
==================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                          Starting                                                                                                           Required          
Instance                                  Reference                                                                        Type     Pin     Net              Time         Slack
                                          Clock                                                                                                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RS422_Tx1.UartTxUart.BitCnt[0]     ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock     SLE      D       BitCnt_7[0]      9.745        6.079
Main_0.RS422_Tx1.UartTxUart.BitCnt[1]     ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock     SLE      D       BitCnt_7[1]      9.745        6.079
Main_0.RS422_Tx1.UartTxUart.BitCnt[2]     ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock     SLE      D       BitCnt_7[2]      9.745        6.118
Main_0.RS422_Tx1.UartTxUart.BitCnt[3]     ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock     SLE      D       BitCnt_7[3]      9.745        6.240
Main_0.RS422_Tx1.UartTxUart.TxD           ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock     SLE      D       TxD_3_iv_i       9.745        7.005
Main_0.RS422_Tx1.UartTxUart.Busy_i        ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock     SLE      D       Busy_i_1         9.745        7.036
Main_0.RS422_Tx1.UartTxUart.LastGo        ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock     SLE      EN      un1_busy_i_0     9.662        8.329
Main_0.RS422_Tx1.UartTxUart.LastGo        ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock     SLE      D       StartTx_i        9.745        8.912
Main_0.RS422_Tx1.IBufStartTx.O            ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock     SLE      D       Temp1            9.745        9.409
===============================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      3.666
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 6.079

    Number of logic level(s):                3
    Starting point:                          Main_0.RS422_Tx1.UartTxUart.BitCnt[1] / Q
    Ending point:                            Main_0.RS422_Tx1.UartTxUart.BitCnt[0] / D
    The start point is clocked by            ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                              Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
Main_0.RS422_Tx1.UartTxUart.BitCnt[1]             SLE      Q        Out     0.087     0.087 r     -         
BitCnt[1]                                         Net      -        -       0.977     -           8         
Main_0.RS422_Tx1.UartTxUart.txd20                 CFG4     D        In      -         1.064 r     -         
Main_0.RS422_Tx1.UartTxUart.txd20                 CFG4     Y        Out     0.326     1.391 f     -         
txd20                                             Net      -        -       0.855     -           5         
Main_0.RS422_Tx1.UartTxUart.BitCnt_0_sqmuxa_1     CFG3     C        In      -         2.246 f     -         
Main_0.RS422_Tx1.UartTxUart.BitCnt_0_sqmuxa_1     CFG3     Y        Out     0.223     2.469 r     -         
BitCnt_0_sqmuxa_1                                 Net      -        -       0.745     -           3         
Main_0.RS422_Tx1.UartTxUart.BitCnt_7_f0[0]        CFG3     C        In      -         3.214 r     -         
Main_0.RS422_Tx1.UartTxUart.BitCnt_7_f0[0]        CFG3     Y        Out     0.203     3.417 r     -         
BitCnt_7[0]                                       Net      -        -       0.248     -           1         
Main_0.RS422_Tx1.UartTxUart.BitCnt[0]             SLE      D        In      -         3.666 r     -         
============================================================================================================
Total path delay (propagation time + setup) of 3.921 is 1.095(27.9%) logic and 2.826(72.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                                                                                               Arrival          
Instance                                  Reference                                                                        Type     Pin     Net                  Time        Slack
                                          Clock                                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RS422_Tx0.UartTxUart.BitCnt[1]     ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock     SLE      Q       BitCnt[1]            0.087       6.079
Main_0.RS422_Tx0.UartTxUart.BitCnt[3]     ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock     SLE      Q       BitCnt[3]            0.108       6.135
Main_0.RS422_Tx0.UartTxUart.BitCnt[2]     ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock     SLE      Q       BitCnt[2]            0.087       6.343
Main_0.RS422_Tx0.UartTxUart.BitCnt[0]     ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock     SLE      Q       BitCnt[0]            0.087       6.386
Main_0.RS422_Tx0.IBufStartTx.O            ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock     SLE      Q       StartTx_i            0.087       7.138
Main_0.RS422_Tx0.UartTxUart.Busy_i        ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock     SLE      Q       TxInProgress_i_i     0.108       7.181
Main_0.RS422_Tx0.UartTxUart.LastGo        ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock     SLE      Q       LastGo               0.108       7.307
Main_0.RS422_Tx0.IBufStartTx.Temp1        ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock     SLE      Q       Temp1                0.087       9.409
==================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                          Starting                                                                                                          Required          
Instance                                  Reference                                                                        Type     Pin     Net             Time         Slack
                                          Clock                                                                                                                               
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RS422_Tx0.UartTxUart.BitCnt[0]     ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock     SLE      D       BitCnt_7[0]     9.745        6.079
Main_0.RS422_Tx0.UartTxUart.BitCnt[1]     ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock     SLE      D       BitCnt_7[1]     9.745        6.079
Main_0.RS422_Tx0.UartTxUart.BitCnt[2]     ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock     SLE      D       BitCnt_7[2]     9.745        6.118
Main_0.RS422_Tx0.UartTxUart.BitCnt[3]     ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock     SLE      D       BitCnt_7[3]     9.745        6.240
Main_0.RS422_Tx0.UartTxUart.TxD           ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock     SLE      D       TxD_3_iv_i      9.745        7.005
Main_0.RS422_Tx0.UartTxUart.Busy_i        ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock     SLE      D       Busy_i_1        9.745        7.036
Main_0.RS422_Tx0.UartTxUart.LastGo        ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock     SLE      EN      un1_busy_i      9.662        8.329
Main_0.RS422_Tx0.UartTxUart.LastGo        ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock     SLE      D       StartTx_i       9.745        8.912
Main_0.RS422_Tx0.IBufStartTx.O            ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock     SLE      D       Temp1           9.745        9.409
==============================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      3.666
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 6.079

    Number of logic level(s):                3
    Starting point:                          Main_0.RS422_Tx0.UartTxUart.BitCnt[1] / Q
    Ending point:                            Main_0.RS422_Tx0.UartTxUart.BitCnt[0] / D
    The start point is clocked by            ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                              Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
Main_0.RS422_Tx0.UartTxUart.BitCnt[1]             SLE      Q        Out     0.087     0.087 r     -         
BitCnt[1]                                         Net      -        -       0.977     -           8         
Main_0.RS422_Tx0.UartTxUart.txd20                 CFG4     D        In      -         1.064 r     -         
Main_0.RS422_Tx0.UartTxUart.txd20                 CFG4     Y        Out     0.326     1.391 f     -         
txd20                                             Net      -        -       0.855     -           5         
Main_0.RS422_Tx0.UartTxUart.BitCnt_0_sqmuxa_1     CFG3     C        In      -         2.246 f     -         
Main_0.RS422_Tx0.UartTxUart.BitCnt_0_sqmuxa_1     CFG3     Y        Out     0.223     2.469 r     -         
BitCnt_0_sqmuxa_1                                 Net      -        -       0.745     -           3         
Main_0.RS422_Tx0.UartTxUart.BitCnt_7_f0[0]        CFG3     C        In      -         3.214 r     -         
Main_0.RS422_Tx0.UartTxUart.BitCnt_7_f0[0]        CFG3     Y        Out     0.203     3.417 r     -         
BitCnt_7[0]                                       Net      -        -       0.248     -           1         
Main_0.RS422_Tx0.UartTxUart.BitCnt[0]             SLE      D        In      -         3.666 r     -         
============================================================================================================
Total path delay (propagation time + setup) of 3.921 is 1.095(27.9%) logic and 2.826(72.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                               Starting                                                                                                         Arrival          
Instance                                       Reference                                                                      Type     Pin     Net              Time        Slack
                                               Clock                                                                                                                             
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RxdUsb_RxUsb.Uart.Uart.bitpos[0]        ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock     SLE      Q       bitpos[0]        0.108       4.466
Main_0.RxdUsb_RxUsb.Uart.Uart.bitpos[1]        ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock     SLE      Q       bitpos[1]        0.108       4.569
Main_0.RxdUsb_RxUsb.Uart.Uart.bitpos[2]        ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock     SLE      Q       bitpos[2]        0.108       4.651
Main_0.RxdUsb_RxUsb.Uart.Uart.bitpos[3]        ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock     SLE      Q       bitpos[3]        0.108       4.987
Main_0.RxdUsb_RxUsb.Uart.Uart.samplecnt[0]     ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock     SLE      Q       samplecnt[0]     0.108       6.214
Main_0.RxdUsb_RxUsb.Uart.Uart.samplecnt[1]     ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock     SLE      Q       samplecnt[1]     0.108       6.333
Main_0.RxdUsb_RxUsb.Uart.Uart.samplecnt[2]     ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock     SLE      Q       samplecnt[2]     0.108       6.378
Main_0.RxdUsb_RxUsb.Uart.Uart.samplecnt[3]     ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock     SLE      Q       samplecnt[3]     0.108       6.496
Main_0.RxdUsb_RxUsb.Uart.ClkSyncRxd.O          ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock     SLE      Q       Rxd_i            0.108       7.216
Main_0.UartUsbTxBitClockDiv.div_i              ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock     SLE      Q       div_i_i          0.108       8.106
=================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                            Starting                                                                                                         Required          
Instance                                    Reference                                                                      Type     Pin     Net              Time         Slack
                                            Clock                                                                                                                              
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RxdUsb_RxUsb.Uart.Uart.RReg[0]       ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock     SLE      EN      RReg_1           9.662        4.466
Main_0.RxdUsb_RxUsb.Uart.Uart.RReg[1]       ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock     SLE      EN      RReg_2           9.662        4.466
Main_0.RxdUsb_RxUsb.Uart.Uart.RReg[2]       ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock     SLE      EN      RReg_3           9.662        4.466
Main_0.RxdUsb_RxUsb.Uart.Uart.RReg[3]       ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock     SLE      EN      RReg_4           9.662        4.466
Main_0.RxdUsb_RxUsb.Uart.Uart.RReg[4]       ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock     SLE      EN      RReg_5           9.662        4.466
Main_0.RxdUsb_RxUsb.Uart.Uart.RReg[5]       ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock     SLE      EN      RReg_6           9.662        4.466
Main_0.RxdUsb_RxUsb.Uart.Uart.RReg[6]       ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock     SLE      EN      RReg_7           9.662        4.544
Main_0.RxdUsb_RxUsb.Uart.Uart.RReg[7]       ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock     SLE      EN      RReg_8           9.662        4.544
Main_0.RxdUsb_RxUsb.Uart.Uart.bitpos[1]     ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock     SLE      D       bitpos_10[1]     9.745        4.698
Main_0.RxdUsb_RxUsb.Uart.Uart.bitpos[2]     ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock     SLE      D       SUM_3[2]         9.745        5.154
===============================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.662

    - Propagation time:                      5.197
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.466

    Number of logic level(s):                4
    Starting point:                          Main_0.RxdUsb_RxUsb.Uart.Uart.bitpos[0] / Q
    Ending point:                            Main_0.RxdUsb_RxUsb.Uart.Uart.RReg[0] / EN
    The start point is clocked by            ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                                  Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
Main_0.RxdUsb_RxUsb.Uart.Uart.bitpos[0]               SLE      Q        Out     0.108     0.108 f     -         
bitpos[0]                                             Net      -        -       1.119     -           13        
Main_0.RxdUsb_RxUsb.Uart.Uart.RxProc\.un3_enable      CFG4     D        In      -         1.227 f     -         
Main_0.RxdUsb_RxUsb.Uart.Uart.RxProc\.un3_enable      CFG4     Y        Out     0.317     1.544 r     -         
bitpos_1_sqmuxa                                       Net      -        -       1.017     -           9         
Main_0.RxdUsb_RxUsb.Uart.Uart.RxProc\.un21_enable     CFG2     A        In      -         2.561 r     -         
Main_0.RxdUsb_RxUsb.Uart.Uart.RxProc\.un21_enable     CFG2     Y        Out     0.077     2.639 r     -         
un21_enable                                           Net      -        -       0.896     -           6         
Main_0.RxdUsb_RxUsb.Uart.Uart.RReg_1_sqmuxa           CFG4     B        In      -         3.534 r     -         
Main_0.RxdUsb_RxUsb.Uart.Uart.RReg_1_sqmuxa           CFG4     Y        Out     0.143     3.678 f     -         
RReg_1_sqmuxa                                         Net      -        -       0.977     -           8         
Main_0.RxdUsb_RxUsb.Uart.Uart.RReg_1_0                CFG4     D        In      -         4.654 f     -         
Main_0.RxdUsb_RxUsb.Uart.Uart.RReg_1_0                CFG4     Y        Out     0.288     4.942 f     -         
RReg_1                                                Net      -        -       0.254     -           1         
Main_0.RxdUsb_RxUsb.Uart.Uart.RReg[0]                 SLE      EN       In      -         5.197 f     -         
================================================================================================================
Total path delay (propagation time + setup) of 5.534 is 1.271(23.0%) logic and 4.263(77.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                               Starting                                                                                                         Arrival          
Instance                                       Reference                                                                      Type     Pin     Net              Time        Slack
                                               Clock                                                                                                                             
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RxdGps_RxGps.Uart.Uart.bitpos[0]        ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock     SLE      Q       bitpos[0]        0.108       4.466
Main_0.RxdGps_RxGps.Uart.Uart.bitpos[1]        ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock     SLE      Q       bitpos[1]        0.108       4.569
Main_0.RxdGps_RxGps.Uart.Uart.bitpos[2]        ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock     SLE      Q       bitpos[2]        0.108       4.651
Main_0.RxdGps_RxGps.Uart.Uart.bitpos[3]        ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock     SLE      Q       bitpos[3]        0.108       4.987
Main_0.RxdGps_RxGps.Uart.Uart.samplecnt[0]     ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock     SLE      Q       samplecnt[0]     0.108       6.214
Main_0.RxdGps_RxGps.Uart.Uart.samplecnt[1]     ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock     SLE      Q       samplecnt[1]     0.108       6.333
Main_0.RxdGps_RxGps.Uart.Uart.samplecnt[2]     ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock     SLE      Q       samplecnt[2]     0.108       6.378
Main_0.RxdGps_RxGps.Uart.Uart.samplecnt[3]     ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock     SLE      Q       samplecnt[3]     0.108       6.496
Main_0.RxdGps_RxGps.Uart.ClkSyncRxd.O          ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock     SLE      Q       Rxd_i            0.108       7.216
Main_0.UartGpsTxBitClockDiv.div_i              ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock     SLE      Q       div_i_i          0.108       8.106
=================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                            Starting                                                                                                         Required          
Instance                                    Reference                                                                      Type     Pin     Net              Time         Slack
                                            Clock                                                                                                                              
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RxdGps_RxGps.Uart.Uart.RReg[0]       ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock     SLE      EN      RReg_1           9.662        4.466
Main_0.RxdGps_RxGps.Uart.Uart.RReg[1]       ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock     SLE      EN      RReg_2           9.662        4.466
Main_0.RxdGps_RxGps.Uart.Uart.RReg[2]       ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock     SLE      EN      RReg_3           9.662        4.466
Main_0.RxdGps_RxGps.Uart.Uart.RReg[3]       ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock     SLE      EN      RReg_4           9.662        4.466
Main_0.RxdGps_RxGps.Uart.Uart.RReg[4]       ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock     SLE      EN      RReg_5           9.662        4.466
Main_0.RxdGps_RxGps.Uart.Uart.RReg[5]       ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock     SLE      EN      RReg_6           9.662        4.466
Main_0.RxdGps_RxGps.Uart.Uart.RReg[6]       ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock     SLE      EN      RReg_7           9.662        4.544
Main_0.RxdGps_RxGps.Uart.Uart.RReg[7]       ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock     SLE      EN      RReg_8           9.662        4.544
Main_0.RxdGps_RxGps.Uart.Uart.bitpos[1]     ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock     SLE      D       bitpos_10[1]     9.745        4.698
Main_0.RxdGps_RxGps.Uart.Uart.bitpos[2]     ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock     SLE      D       SUM_4[2]         9.745        5.154
===============================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.662

    - Propagation time:                      5.197
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.466

    Number of logic level(s):                4
    Starting point:                          Main_0.RxdGps_RxGps.Uart.Uart.bitpos[0] / Q
    Ending point:                            Main_0.RxdGps_RxGps.Uart.Uart.RReg[0] / EN
    The start point is clocked by            ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                                  Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
Main_0.RxdGps_RxGps.Uart.Uart.bitpos[0]               SLE      Q        Out     0.108     0.108 f     -         
bitpos[0]                                             Net      -        -       1.119     -           13        
Main_0.RxdGps_RxGps.Uart.Uart.RxProc\.un3_enable      CFG4     D        In      -         1.227 f     -         
Main_0.RxdGps_RxGps.Uart.Uart.RxProc\.un3_enable      CFG4     Y        Out     0.317     1.544 r     -         
bitpos_1_sqmuxa                                       Net      -        -       1.017     -           9         
Main_0.RxdGps_RxGps.Uart.Uart.RxProc\.un21_enable     CFG2     A        In      -         2.561 r     -         
Main_0.RxdGps_RxGps.Uart.Uart.RxProc\.un21_enable     CFG2     Y        Out     0.077     2.639 r     -         
un21_enable                                           Net      -        -       0.896     -           6         
Main_0.RxdGps_RxGps.Uart.Uart.RReg_1_sqmuxa           CFG4     B        In      -         3.534 r     -         
Main_0.RxdGps_RxGps.Uart.Uart.RReg_1_sqmuxa           CFG4     Y        Out     0.143     3.678 f     -         
RReg_1_sqmuxa                                         Net      -        -       0.977     -           8         
Main_0.RxdGps_RxGps.Uart.Uart.RReg_1_0                CFG4     D        In      -         4.654 f     -         
Main_0.RxdGps_RxGps.Uart.Uart.RReg_1_0                CFG4     Y        Out     0.288     4.942 f     -         
RReg_1                                                Net      -        -       0.254     -           1         
Main_0.RxdGps_RxGps.Uart.Uart.RReg[0]                 SLE      EN       In      -         5.197 f     -         
================================================================================================================
Total path delay (propagation time + setup) of 5.534 is 1.271(23.0%) logic and 4.263(77.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: Filterwheel_sb_0/CCC_0/GL0
====================================



Starting Points with Worst Slack
********************************

                                                         Starting                                                                                                           Arrival          
Instance                                                 Reference                      Type        Pin                 Net                                                 Time        Slack
                                                         Clock                                                                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST     Filterwheel_sb_0/CCC_0/GL0     MSS_010     F_HM0_ADDR[15]      AMBA_SLAVE_0_PADDRS_net_0[15]                       3.614       1.248
Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST     Filterwheel_sb_0/CCC_0/GL0     MSS_010     F_HM0_SEL           Filterwheel_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx     3.524       1.273
Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST     Filterwheel_sb_0/CCC_0/GL0     MSS_010     F_HM0_ADDR[14]      AMBA_SLAVE_0_PADDRS_net_0[14]                       3.688       1.363
Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST     Filterwheel_sb_0/CCC_0/GL0     MSS_010     F_HM0_ADDR[13]      AMBA_SLAVE_0_PADDRS_net_0[13]                       3.682       1.470
Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST     Filterwheel_sb_0/CCC_0/GL0     MSS_010     F_HM0_ADDR[12]      AMBA_SLAVE_0_PADDRS_net_0[12]                       3.713       1.562
Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST     Filterwheel_sb_0/CCC_0/GL0     MSS_010     F_HM0_ADDR[8]       AMBA_SLAVE_0_PADDRS_net_0[8]                        3.983       5.317
Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST     Filterwheel_sb_0/CCC_0/GL0     MSS_010     F_HM0_WDATA[7]      Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS[7]            3.918       5.382
Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST     Filterwheel_sb_0/CCC_0/GL0     MSS_010     F_HM0_WDATA[17]     Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS[17]           3.918       5.382
Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST     Filterwheel_sb_0/CCC_0/GL0     MSS_010     F_HM0_WDATA[3]      Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS[3]            3.878       5.422
Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST     Filterwheel_sb_0/CCC_0/GL0     MSS_010     F_HM0_WDATA[19]     Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS[19]           3.851       5.449
=============================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                         Starting                                                                                      Required          
Instance                                                 Reference                      Type        Pin                 Net                            Time         Slack
                                                         Clock                                                                                                           
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST     Filterwheel_sb_0/CCC_0/GL0     MSS_010     F_HM0_READY         Main_0_RamBusAck_i_m_i         8.275        1.248
Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST     Filterwheel_sb_0/CCC_0/GL0     MSS_010     F_HM0_RDATA[3]      Main_0_RamBusDataOut_m[3]      9.273        2.384
Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST     Filterwheel_sb_0/CCC_0/GL0     MSS_010     F_HM0_RDATA[4]      Main_0_RamBusDataOut_m[4]      9.339        2.450
Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST     Filterwheel_sb_0/CCC_0/GL0     MSS_010     F_HM0_RDATA[9]      Main_0_RamBusDataOut_m[9]      9.404        2.515
Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST     Filterwheel_sb_0/CCC_0/GL0     MSS_010     F_HM0_RDATA[23]     Main_0_RamBusDataOut_m[23]     9.416        2.527
Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST     Filterwheel_sb_0/CCC_0/GL0     MSS_010     F_HM0_RDATA[0]      Main_0_RamBusDataOut_m[0]      9.432        2.543
Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST     Filterwheel_sb_0/CCC_0/GL0     MSS_010     F_HM0_RDATA[29]     Main_0_RamBusDataOut_m[29]     9.442        2.553
Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST     Filterwheel_sb_0/CCC_0/GL0     MSS_010     F_HM0_RDATA[30]     Main_0_RamBusDataOut_m[30]     9.446        2.557
Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST     Filterwheel_sb_0/CCC_0/GL0     MSS_010     F_HM0_RDATA[13]     Main_0_RamBusDataOut_m[13]     9.459        2.570
Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST     Filterwheel_sb_0/CCC_0/GL0     MSS_010     F_HM0_RDATA[16]     Main_0_RamBusDataOut_m[16]     9.467        2.578
=========================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      9.804
    - Setup time:                            1.529
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.275

    - Propagation time:                      7.027
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     1.248

    Number of logic level(s):                3
    Starting point:                          Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[15]
    Ending point:                            Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST / F_HM0_READY
    The start point is clocked by            Filterwheel_sb_0/CCC_0/GL0 [rising] (rise=0.000 fall=4.902 period=9.804) on pin CLK_BASE
    The end   point is clocked by            Filterwheel_sb_0/CCC_0/GL0 [rising] (rise=0.000 fall=4.902 period=9.804) on pin CLK_BASE

Instance / Net                                                       Pin                Pin               Arrival     No. of    
Name                                                     Type        Name               Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST     MSS_010     F_HM0_ADDR[15]     Out     3.614     3.614 f     -         
AMBA_SLAVE_0_PADDRS_net_0[15]                            Net         -                  -       0.248     -           1         
Filterwheel_sb_0.CoreAPB3_0.iPSELS_1_0[0]                CFG2        A                  In      -         3.862 f     -         
Filterwheel_sb_0.CoreAPB3_0.iPSELS_1_0[0]                CFG2        Y                  Out     0.100     3.962 r     -         
iPSELS_1[0]                                              Net         -                  -       0.248     -           1         
Filterwheel_sb_0.CoreAPB3_0.iPSELS[0]                    CFG4        B                  In      -         4.211 r     -         
Filterwheel_sb_0.CoreAPB3_0.iPSELS[0]                    CFG4        Y                  Out     0.165     4.375 r     -         
Filterwheel_sb_0_AMBA_SLAVE_0_PSELS0                     Net         -                  -       1.309     -           34        
Main_0.RegisterSpace.ReadAck_RNINCNP                     CFG3        C                  In      -         5.685 r     -         
Main_0.RegisterSpace.ReadAck_RNINCNP                     CFG3        Y                  Out     0.226     5.910 f     -         
Main_0_RamBusAck_i_m_i                                   Net         -                  -       1.117     -           1         
Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST     MSS_010     F_HM0_READY        In      -         7.027 f     -         
================================================================================================================================
Total path delay (propagation time + setup) of 8.556 is 5.633(65.8%) logic and 2.923(34.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT
====================================



Starting Points with Worst Slack
********************************

                                                          Starting                                                                                           Arrival           
Instance                                                  Reference                                             Type     Pin     Net                         Time        Slack 
                                                          Clock                                                                                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Filterwheel_sb_0.CORERESETP_0.sdif0_areset_n_rcosc        Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       sdif0_areset_n_rcosc        0.108       18.775
Filterwheel_sb_0.CORERESETP_0.sdif1_areset_n_rcosc        Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       sdif1_areset_n_rcosc        0.108       18.775
Filterwheel_sb_0.CORERESETP_0.sdif2_areset_n_rcosc        Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       sdif2_areset_n_rcosc        0.108       18.775
Filterwheel_sb_0.CORERESETP_0.sdif3_areset_n_rcosc        Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       sdif3_areset_n_rcosc        0.108       18.775
Filterwheel_sb_0.CORERESETP_0.sm0_areset_n_rcosc          Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       sm0_areset_n_rcosc          0.108       18.775
Filterwheel_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1     Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       sdif0_areset_n_rcosc_q1     0.087       19.409
Filterwheel_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1     Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       sdif1_areset_n_rcosc_q1     0.087       19.409
Filterwheel_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1     Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       sdif2_areset_n_rcosc_q1     0.087       19.409
Filterwheel_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1     Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       sdif3_areset_n_rcosc_q1     0.087       19.409
Filterwheel_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1       Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       sm0_areset_n_rcosc_q1       0.087       19.409
===============================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                       Starting                                                                                           Required           
Instance                                               Reference                                             Type     Pin     Net                         Time         Slack 
                                                       Clock                                                                                                                 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Filterwheel_sb_0.CORERESETP_0.ddr_settled              Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      ALn     sm0_areset_n_rcosc          20.000       18.775
Filterwheel_sb_0.CORERESETP_0.release_sdif0_core       Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      ALn     sdif0_areset_n_rcosc        20.000       18.775
Filterwheel_sb_0.CORERESETP_0.release_sdif1_core       Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      ALn     sdif1_areset_n_rcosc        20.000       18.775
Filterwheel_sb_0.CORERESETP_0.release_sdif2_core       Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      ALn     sdif2_areset_n_rcosc        20.000       18.775
Filterwheel_sb_0.CORERESETP_0.release_sdif3_core       Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      ALn     sdif3_areset_n_rcosc        20.000       18.775
Filterwheel_sb_0.CORERESETP_0.sdif0_areset_n_rcosc     Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      D       sdif0_areset_n_rcosc_q1     19.745       19.409
Filterwheel_sb_0.CORERESETP_0.sdif1_areset_n_rcosc     Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      D       sdif1_areset_n_rcosc_q1     19.745       19.409
Filterwheel_sb_0.CORERESETP_0.sdif2_areset_n_rcosc     Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      D       sdif2_areset_n_rcosc_q1     19.745       19.409
Filterwheel_sb_0.CORERESETP_0.sdif3_areset_n_rcosc     Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      D       sdif3_areset_n_rcosc_q1     19.745       19.409
Filterwheel_sb_0.CORERESETP_0.sm0_areset_n_rcosc       Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      D       sm0_areset_n_rcosc_q1       19.745       19.409
=============================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.000

    - Propagation time:                      1.225
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 18.775

    Number of logic level(s):                0
    Starting point:                          Filterwheel_sb_0.CORERESETP_0.sdif0_areset_n_rcosc / Q
    Ending point:                            Filterwheel_sb_0.CORERESETP_0.release_sdif0_core / ALn
    The start point is clocked by            Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT [rising] (rise=0.000 fall=10.000 period=20.000) on pin CLK
    The end   point is clocked by            Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT [rising] (rise=0.000 fall=10.000 period=20.000) on pin CLK

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                                   Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
Filterwheel_sb_0.CORERESETP_0.sdif0_areset_n_rcosc     SLE      Q        Out     0.108     0.108 f     -         
sdif0_areset_n_rcosc                                   Net      -        -       1.117     -           1         
Filterwheel_sb_0.CORERESETP_0.release_sdif0_core       SLE      ALn      In      -         1.225 f     -         
=================================================================================================================
Total path delay (propagation time + setup) of 1.225 is 0.108(8.8%) logic and 1.117(91.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: MasterClk
====================================



Starting Points with Worst Slack
********************************

                                              Starting                                              Arrival          
Instance                                      Reference     Type     Pin     Net                    Time        Slack
                                              Clock                                                                  
---------------------------------------------------------------------------------------------------------------------
Main_0.GenRamAddrBus\.6\.IBUF_RamAddr_i.O     MasterClk     SLE      Q       RamBusAddress_i[6]     0.108       1.564
Main_0.GenRamAddrBus\.8\.IBUF_RamAddr_i.O     MasterClk     SLE      Q       Address[8]             0.108       1.957
Main_0.GenRamAddrBus\.0\.IBUF_RamAddr_i.O     MasterClk     SLE      Q       Address[0]             0.087       2.140
Main_0.GenRamAddrBus\.1\.IBUF_RamAddr_i.O     MasterClk     SLE      Q       Address[1]             0.087       2.178
Main_0.GenRamAddrBus\.9\.IBUF_RamAddr_i.O     MasterClk     SLE      Q       Address[9]             0.087       2.266
Main_0.GenRamAddrBus\.7\.IBUF_RamAddr_i.O     MasterClk     SLE      Q       Address[7]             0.108       2.409
Main_0.GenRamAddrBus\.2\.IBUF_RamAddr_i.O     MasterClk     SLE      Q       O                      0.108       2.623
Main_0.GenRamAddrBus\.3\.IBUF_RamAddr_i.O     MasterClk     SLE      Q       Address[3]             0.108       2.657
Main_0.GenRamAddrBus\.5\.IBUF_RamAddr_i.O     MasterClk     SLE      Q       RamBusAddress_i[5]     0.108       2.903
Main_0.GenRamAddrBus\.4\.IBUF_RamAddr_i.O     MasterClk     SLE      Q       Address[4]             0.108       2.927
=====================================================================================================================


Ending Points with Worst Slack
******************************

                                        Starting                                                       Required          
Instance                                Reference     Type     Pin     Net                             Time         Slack
                                        Clock                                                                            
-------------------------------------------------------------------------------------------------------------------------
Main_0.RegisterSpace.DataOut[9]         MasterClk     SLE      D       un1_serialnumber[9]             9.549        1.564
Main_0.RegisterSpace.DataOut_ret_57     MasterClk     SLE      D       un1_serialnumber_0_iv_66[1]     9.549        1.626
Main_0.RegisterSpace.DataOut[5]         MasterClk     SLE      D       un1_serialnumber[5]             9.549        1.646
Main_0.RegisterSpace.DataOut[3]         MasterClk     SLE      D       un1_serialnumber_0_iv_i[3]      9.549        1.714
Main_0.RegisterSpace.DataOut_ret_29     MasterClk     SLE      D       N_2178                          9.549        1.747
Main_0.RegisterSpace.DataOut_ret_33     MasterClk     SLE      D       N_2178                          9.549        1.747
Main_0.RegisterSpace.DataOut_ret_37     MasterClk     SLE      D       N_2178                          9.549        1.747
Main_0.RegisterSpace.DataOut_ret_41     MasterClk     SLE      D       N_2178                          9.549        1.747
Main_0.RegisterSpace.DataOut_ret_45     MasterClk     SLE      D       N_2178                          9.549        1.747
Main_0.RegisterSpace.DataOut_ret_49     MasterClk     SLE      D       N_2178                          9.549        1.747
=========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      9.804
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.549

    - Propagation time:                      7.984
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.564

    Number of logic level(s):                6
    Starting point:                          Main_0.GenRamAddrBus\.6\.IBUF_RamAddr_i.O / Q
    Ending point:                            Main_0.RegisterSpace.DataOut[9] / D
    The start point is clocked by            MasterClk [rising] (rise=0.000 fall=4.902 period=9.804) on pin CLK
    The end   point is clocked by            MasterClk [rising] (rise=0.000 fall=4.902 period=9.804) on pin CLK

Instance / Net                                                       Pin      Pin               Arrival     No. of    
Name                                                        Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
Main_0.GenRamAddrBus\.6\.IBUF_RamAddr_i.O                   SLE      Q        Out     0.108     0.108 f     -         
RamBusAddress_i[6]                                          Net      -        -       2.461     -           330       
Main_0.RegisterSpace.un1_serialnumber_0_iv_0_0_a2_7[20]     CFG2     A        In      -         2.569 f     -         
Main_0.RegisterSpace.un1_serialnumber_0_iv_0_0_a2_7[20]     CFG2     Y        Out     0.100     2.669 r     -         
N_2657                                                      Net      -        -       1.947     -           87        
Main_0.RegisterSpace.un138_readreq_0_a3_0_a2                CFG4     D        In      -         4.616 r     -         
Main_0.RegisterSpace.un138_readreq_0_a3_0_a2                CFG4     Y        Out     0.271     4.887 r     -         
un138_readreq                                               Net      -        -       1.017     -           9         
Main_0.RegisterSpace.un1_serialnumber_0_iv_9[9]             CFG4     D        In      -         5.905 r     -         
Main_0.RegisterSpace.un1_serialnumber_0_iv_9[9]             CFG4     Y        Out     0.271     6.176 r     -         
un1_serialnumber_0_iv_9[9]                                  Net      -        -       0.248     -           1         
Main_0.RegisterSpace.un1_serialnumber_0_iv_40[9]            CFG4     D        In      -         6.425 r     -         
Main_0.RegisterSpace.un1_serialnumber_0_iv_40[9]            CFG4     Y        Out     0.271     6.696 r     -         
un1_serialnumber_0_iv_40[9]                                 Net      -        -       0.248     -           1         
Main_0.RegisterSpace.un1_serialnumber_0_iv_55[9]            CFG4     D        In      -         6.944 r     -         
Main_0.RegisterSpace.un1_serialnumber_0_iv_55[9]            CFG4     Y        Out     0.271     7.216 r     -         
un1_serialnumber_0_iv_55[9]                                 Net      -        -       0.248     -           1         
Main_0.RegisterSpace.un1_serialnumber_0_iv[9]               CFG4     D        In      -         7.464 r     -         
Main_0.RegisterSpace.un1_serialnumber_0_iv[9]               CFG4     Y        Out     0.271     7.736 r     -         
un1_serialnumber[9]                                         Net      -        -       0.248     -           1         
Main_0.RegisterSpace.DataOut[9]                             SLE      D        In      -         7.984 r     -         
======================================================================================================================
Total path delay (propagation time + setup) of 8.240 is 1.821(22.1%) logic and 6.419(77.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                            Starting                                                                                                                    Arrival          
Instance                                    Reference                                                                                 Type     Pin     Net              Time        Slack
                                            Clock                                                                                                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RS433_Rx3.Uart.Uart.bitpos[0]        VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock     SLE      Q       bitpos[0]        0.108       4.466
Main_0.RS433_Rx3.Uart.Uart.bitpos[1]        VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock     SLE      Q       bitpos[1]        0.108       4.569
Main_0.RS433_Rx3.Uart.Uart.bitpos[2]        VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock     SLE      Q       bitpos[2]        0.108       4.651
Main_0.RS433_Rx3.Uart.Uart.bitpos[3]        VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock     SLE      Q       bitpos[3]        0.108       4.987
Main_0.RS433_Rx3.Uart.Uart.samplecnt[0]     VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock     SLE      Q       samplecnt[0]     0.108       6.214
Main_0.RS433_Rx3.Uart.Uart.samplecnt[1]     VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock     SLE      Q       samplecnt[1]     0.108       6.333
Main_0.RS433_Rx3.Uart.Uart.samplecnt[2]     VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock     SLE      Q       samplecnt[2]     0.108       6.378
Main_0.RS433_Rx3.Uart.Uart.samplecnt[3]     VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock     SLE      Q       samplecnt[3]     0.108       6.496
Main_0.RS433_Rx3.Uart.ClkSyncRxd.O          VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock     SLE      Q       Rxd_i            0.108       7.216
Main_0.Uart3TxBitClockDiv.div_i             VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock     SLE      Q       div_i_i          0.108       8.106
=========================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                         Starting                                                                                                                    Required          
Instance                                 Reference                                                                                 Type     Pin     Net              Time         Slack
                                         Clock                                                                                                                                         
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RS433_Rx3.Uart.Uart.RReg[0]       VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock     SLE      EN      RReg_1           9.662        4.466
Main_0.RS433_Rx3.Uart.Uart.RReg[1]       VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock     SLE      EN      RReg_2           9.662        4.466
Main_0.RS433_Rx3.Uart.Uart.RReg[2]       VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock     SLE      EN      RReg_3           9.662        4.466
Main_0.RS433_Rx3.Uart.Uart.RReg[3]       VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock     SLE      EN      RReg_4           9.662        4.466
Main_0.RS433_Rx3.Uart.Uart.RReg[4]       VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock     SLE      EN      RReg_5           9.662        4.466
Main_0.RS433_Rx3.Uart.Uart.RReg[5]       VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock     SLE      EN      RReg_6           9.662        4.466
Main_0.RS433_Rx3.Uart.Uart.RReg[6]       VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock     SLE      EN      RReg_7           9.662        4.544
Main_0.RS433_Rx3.Uart.Uart.RReg[7]       VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock     SLE      EN      RReg_8           9.662        4.544
Main_0.RS433_Rx3.Uart.Uart.bitpos[1]     VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock     SLE      D       bitpos_10[1]     9.745        4.698
Main_0.RS433_Rx3.Uart.Uart.bitpos[2]     VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock     SLE      D       SUM_2[2]         9.745        5.154
=======================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.662

    - Propagation time:                      5.197
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.466

    Number of logic level(s):                4
    Starting point:                          Main_0.RS433_Rx3.Uart.Uart.bitpos[0] / Q
    Ending point:                            Main_0.RS433_Rx3.Uart.Uart.RReg[0] / EN
    The start point is clocked by            VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                               Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
Main_0.RS433_Rx3.Uart.Uart.bitpos[0]               SLE      Q        Out     0.108     0.108 f     -         
bitpos[0]                                          Net      -        -       1.119     -           13        
Main_0.RS433_Rx3.Uart.Uart.RxProc\.un3_enable      CFG4     D        In      -         1.227 f     -         
Main_0.RS433_Rx3.Uart.Uart.RxProc\.un3_enable      CFG4     Y        Out     0.317     1.544 r     -         
bitpos_1_sqmuxa                                    Net      -        -       1.017     -           9         
Main_0.RS433_Rx3.Uart.Uart.RxProc\.un21_enable     CFG2     A        In      -         2.561 r     -         
Main_0.RS433_Rx3.Uart.Uart.RxProc\.un21_enable     CFG2     Y        Out     0.077     2.639 r     -         
un21_enable                                        Net      -        -       0.896     -           6         
Main_0.RS433_Rx3.Uart.Uart.RReg_1_sqmuxa           CFG4     B        In      -         3.534 r     -         
Main_0.RS433_Rx3.Uart.Uart.RReg_1_sqmuxa           CFG4     Y        Out     0.143     3.678 f     -         
RReg_1_sqmuxa                                      Net      -        -       0.977     -           8         
Main_0.RS433_Rx3.Uart.Uart.RReg_1_0                CFG4     D        In      -         4.654 f     -         
Main_0.RS433_Rx3.Uart.Uart.RReg_1_0                CFG4     Y        Out     0.288     4.942 f     -         
RReg_1                                             Net      -        -       0.254     -           1         
Main_0.RS433_Rx3.Uart.Uart.RReg[0]                 SLE      EN       In      -         5.197 f     -         
=============================================================================================================
Total path delay (propagation time + setup) of 5.534 is 1.271(23.0%) logic and 4.263(77.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                            Starting                                                                                                                    Arrival          
Instance                                    Reference                                                                                 Type     Pin     Net              Time        Slack
                                            Clock                                                                                                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RS422_Rx2.Uart.Uart.bitpos[0]        VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock     SLE      Q       bitpos[0]        0.108       4.466
Main_0.RS422_Rx2.Uart.Uart.bitpos[1]        VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock     SLE      Q       bitpos[1]        0.108       4.569
Main_0.RS422_Rx2.Uart.Uart.bitpos[2]        VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock     SLE      Q       bitpos[2]        0.108       4.651
Main_0.RS422_Rx2.Uart.Uart.bitpos[3]        VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock     SLE      Q       bitpos[3]        0.108       4.987
Main_0.RS422_Rx2.Uart.Uart.samplecnt[0]     VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock     SLE      Q       samplecnt[0]     0.108       6.214
Main_0.RS422_Rx2.Uart.Uart.samplecnt[1]     VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock     SLE      Q       samplecnt[1]     0.108       6.333
Main_0.RS422_Rx2.Uart.Uart.samplecnt[2]     VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock     SLE      Q       samplecnt[2]     0.108       6.378
Main_0.RS422_Rx2.Uart.Uart.samplecnt[3]     VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock     SLE      Q       samplecnt[3]     0.108       6.496
Main_0.RS422_Rx2.Uart.ClkSyncRxd.O          VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock     SLE      Q       Rxd_i            0.108       7.216
Main_0.Uart2TxBitClockDiv.div_i             VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock     SLE      Q       div_i_i          0.108       8.106
=========================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                         Starting                                                                                                                    Required          
Instance                                 Reference                                                                                 Type     Pin     Net              Time         Slack
                                         Clock                                                                                                                                         
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RS422_Rx2.Uart.Uart.RReg[0]       VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock     SLE      EN      RReg_1           9.662        4.466
Main_0.RS422_Rx2.Uart.Uart.RReg[1]       VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock     SLE      EN      RReg_2           9.662        4.466
Main_0.RS422_Rx2.Uart.Uart.RReg[2]       VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock     SLE      EN      RReg_3           9.662        4.466
Main_0.RS422_Rx2.Uart.Uart.RReg[3]       VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock     SLE      EN      RReg_4           9.662        4.466
Main_0.RS422_Rx2.Uart.Uart.RReg[4]       VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock     SLE      EN      RReg_5           9.662        4.466
Main_0.RS422_Rx2.Uart.Uart.RReg[5]       VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock     SLE      EN      RReg_6           9.662        4.466
Main_0.RS422_Rx2.Uart.Uart.RReg[6]       VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock     SLE      EN      RReg_7           9.662        4.544
Main_0.RS422_Rx2.Uart.Uart.RReg[7]       VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock     SLE      EN      RReg_8           9.662        4.544
Main_0.RS422_Rx2.Uart.Uart.bitpos[1]     VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock     SLE      D       bitpos_10[1]     9.745        4.698
Main_0.RS422_Rx2.Uart.Uart.bitpos[2]     VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock     SLE      D       SUM_1[2]         9.745        5.154
=======================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.662

    - Propagation time:                      5.197
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.466

    Number of logic level(s):                4
    Starting point:                          Main_0.RS422_Rx2.Uart.Uart.bitpos[0] / Q
    Ending point:                            Main_0.RS422_Rx2.Uart.Uart.RReg[0] / EN
    The start point is clocked by            VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                               Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
Main_0.RS422_Rx2.Uart.Uart.bitpos[0]               SLE      Q        Out     0.108     0.108 f     -         
bitpos[0]                                          Net      -        -       1.119     -           13        
Main_0.RS422_Rx2.Uart.Uart.RxProc\.un3_enable      CFG4     D        In      -         1.227 f     -         
Main_0.RS422_Rx2.Uart.Uart.RxProc\.un3_enable      CFG4     Y        Out     0.317     1.544 r     -         
bitpos_1_sqmuxa                                    Net      -        -       1.017     -           9         
Main_0.RS422_Rx2.Uart.Uart.RxProc\.un21_enable     CFG2     A        In      -         2.561 r     -         
Main_0.RS422_Rx2.Uart.Uart.RxProc\.un21_enable     CFG2     Y        Out     0.077     2.639 r     -         
un21_enable                                        Net      -        -       0.896     -           6         
Main_0.RS422_Rx2.Uart.Uart.RReg_1_sqmuxa           CFG4     B        In      -         3.534 r     -         
Main_0.RS422_Rx2.Uart.Uart.RReg_1_sqmuxa           CFG4     Y        Out     0.143     3.678 f     -         
RReg_1_sqmuxa                                      Net      -        -       0.977     -           8         
Main_0.RS422_Rx2.Uart.Uart.RReg_1_0                CFG4     D        In      -         4.654 f     -         
Main_0.RS422_Rx2.Uart.Uart.RReg_1_0                CFG4     Y        Out     0.288     4.942 f     -         
RReg_1                                             Net      -        -       0.254     -           1         
Main_0.RS422_Rx2.Uart.Uart.RReg[0]                 SLE      EN       In      -         5.197 f     -         
=============================================================================================================
Total path delay (propagation time + setup) of 5.534 is 1.271(23.0%) logic and 4.263(77.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                            Starting                                                                                                                    Arrival          
Instance                                    Reference                                                                                 Type     Pin     Net              Time        Slack
                                            Clock                                                                                                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RS422_Rx1.Uart.Uart.bitpos[0]        VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock     SLE      Q       bitpos[0]        0.108       4.541
Main_0.RS422_Rx1.Uart.Uart.bitpos[1]        VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock     SLE      Q       bitpos[1]        0.108       4.644
Main_0.RS422_Rx1.Uart.Uart.bitpos[2]        VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock     SLE      Q       bitpos[2]        0.108       4.726
Main_0.RS422_Rx1.Uart.Uart.bitpos[3]        VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock     SLE      Q       bitpos[3]        0.108       5.062
Main_0.RS422_Rx1.Uart.Uart.samplecnt[0]     VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock     SLE      Q       samplecnt[0]     0.108       6.235
Main_0.RS422_Rx1.Uart.Uart.samplecnt[1]     VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock     SLE      Q       samplecnt[1]     0.108       6.353
Main_0.RS422_Rx1.Uart.ClkSyncRxd.O          VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock     SLE      Q       Rxd_i            0.108       6.425
Main_0.RS422_Rx1.Uart.Uart.samplecnt[2]     VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock     SLE      Q       samplecnt[2]     0.108       6.439
Main_0.RS422_Rx1.Uart.Uart.samplecnt[3]     VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock     SLE      Q       samplecnt[3]     0.087       6.564
Main_0.Uart1TxBitClockDiv.div_i             VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock     SLE      Q       div_i_i          0.108       8.106
=========================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                         Starting                                                                                                                    Required          
Instance                                 Reference                                                                                 Type     Pin     Net              Time         Slack
                                         Clock                                                                                                                                         
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RS422_Rx1.Uart.Uart.RReg[0]       VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock     SLE      EN      RReg_1           9.662        4.541
Main_0.RS422_Rx1.Uart.Uart.RReg[1]       VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock     SLE      EN      RReg_2           9.662        4.541
Main_0.RS422_Rx1.Uart.Uart.RReg[2]       VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock     SLE      EN      RReg_3           9.662        4.541
Main_0.RS422_Rx1.Uart.Uart.RReg[3]       VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock     SLE      EN      RReg_4           9.662        4.541
Main_0.RS422_Rx1.Uart.Uart.RReg[4]       VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock     SLE      EN      RReg_5           9.662        4.541
Main_0.RS422_Rx1.Uart.Uart.RReg[5]       VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock     SLE      EN      RReg_6           9.662        4.541
Main_0.RS422_Rx1.Uart.Uart.RReg[6]       VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock     SLE      EN      RReg_7           9.662        4.619
Main_0.RS422_Rx1.Uart.Uart.RReg[7]       VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock     SLE      EN      RReg_8           9.662        4.619
Main_0.RS422_Rx1.Uart.Uart.bitpos[1]     VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock     SLE      D       bitpos_10[1]     9.745        4.845
Main_0.RS422_Rx1.Uart.Uart.bitpos[2]     VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock     SLE      D       SUM_0[2]         9.745        5.232
=======================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.662

    - Propagation time:                      5.122
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.541

    Number of logic level(s):                4
    Starting point:                          Main_0.RS422_Rx1.Uart.Uart.bitpos[0] / Q
    Ending point:                            Main_0.RS422_Rx1.Uart.Uart.RReg[0] / EN
    The start point is clocked by            VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                               Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
Main_0.RS422_Rx1.Uart.Uart.bitpos[0]               SLE      Q        Out     0.108     0.108 f     -         
bitpos[0]                                          Net      -        -       1.119     -           13        
Main_0.RS422_Rx1.Uart.Uart.RxProc\.un3_enable      CFG4     D        In      -         1.227 f     -         
Main_0.RS422_Rx1.Uart.Uart.RxProc\.un3_enable      CFG4     Y        Out     0.317     1.544 r     -         
bitpos_1_sqmuxa                                    Net      -        -       0.855     -           5         
Main_0.RS422_Rx1.Uart.Uart.RxProc\.un21_enable     CFG2     B        In      -         2.399 r     -         
Main_0.RS422_Rx1.Uart.Uart.RxProc\.un21_enable     CFG2     Y        Out     0.165     2.564 r     -         
un21_enable                                        Net      -        -       0.896     -           6         
Main_0.RS422_Rx1.Uart.Uart.RReg_1_sqmuxa           CFG4     B        In      -         3.459 r     -         
Main_0.RS422_Rx1.Uart.Uart.RReg_1_sqmuxa           CFG4     Y        Out     0.143     3.603 f     -         
RReg_1_sqmuxa                                      Net      -        -       0.977     -           8         
Main_0.RS422_Rx1.Uart.Uart.RReg_1_0                CFG4     D        In      -         4.579 f     -         
Main_0.RS422_Rx1.Uart.Uart.RReg_1_0                CFG4     Y        Out     0.288     4.867 f     -         
RReg_1                                             Net      -        -       0.254     -           1         
Main_0.RS422_Rx1.Uart.Uart.RReg[0]                 SLE      EN       In      -         5.122 f     -         
=============================================================================================================
Total path delay (propagation time + setup) of 5.459 is 1.359(24.9%) logic and 4.100(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                            Starting                                                                                                                    Arrival          
Instance                                    Reference                                                                                 Type     Pin     Net              Time        Slack
                                            Clock                                                                                                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RS422_Rx0.Uart.Uart.bitpos[0]        VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock     SLE      Q       bitpos[0]        0.108       4.466
Main_0.RS422_Rx0.Uart.Uart.bitpos[1]        VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock     SLE      Q       bitpos[1]        0.108       4.569
Main_0.RS422_Rx0.Uart.Uart.bitpos[2]        VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock     SLE      Q       bitpos[2]        0.108       4.651
Main_0.RS422_Rx0.Uart.Uart.bitpos[3]        VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock     SLE      Q       bitpos[3]        0.108       4.987
Main_0.RS422_Rx0.Uart.Uart.samplecnt[0]     VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock     SLE      Q       samplecnt[0]     0.108       6.214
Main_0.RS422_Rx0.Uart.Uart.samplecnt[1]     VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock     SLE      Q       samplecnt[1]     0.108       6.333
Main_0.RS422_Rx0.Uart.Uart.samplecnt[2]     VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock     SLE      Q       samplecnt[2]     0.108       6.378
Main_0.RS422_Rx0.Uart.Uart.samplecnt[3]     VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock     SLE      Q       samplecnt[3]     0.108       6.496
Main_0.RS422_Rx0.Uart.ClkSyncRxd.O          VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock     SLE      Q       Rxd_i            0.108       7.216
Main_0.Uart0TxBitClockDiv.div_i             VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock     SLE      Q       div_i_i          0.108       8.106
=========================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                         Starting                                                                                                                    Required          
Instance                                 Reference                                                                                 Type     Pin     Net              Time         Slack
                                         Clock                                                                                                                                         
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RS422_Rx0.Uart.Uart.RReg[0]       VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock     SLE      EN      RReg_1           9.662        4.466
Main_0.RS422_Rx0.Uart.Uart.RReg[1]       VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock     SLE      EN      RReg_2           9.662        4.466
Main_0.RS422_Rx0.Uart.Uart.RReg[2]       VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock     SLE      EN      RReg_3           9.662        4.466
Main_0.RS422_Rx0.Uart.Uart.RReg[3]       VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock     SLE      EN      RReg_4           9.662        4.466
Main_0.RS422_Rx0.Uart.Uart.RReg[4]       VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock     SLE      EN      RReg_5           9.662        4.466
Main_0.RS422_Rx0.Uart.Uart.RReg[5]       VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock     SLE      EN      RReg_6           9.662        4.466
Main_0.RS422_Rx0.Uart.Uart.RReg[6]       VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock     SLE      EN      RReg_7           9.662        4.544
Main_0.RS422_Rx0.Uart.Uart.RReg[7]       VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock     SLE      EN      RReg_8           9.662        4.544
Main_0.RS422_Rx0.Uart.Uart.bitpos[1]     VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock     SLE      D       bitpos_10[1]     9.745        4.698
Main_0.RS422_Rx0.Uart.Uart.bitpos[2]     VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock     SLE      D       SUM[2]           9.745        5.154
=======================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.662

    - Propagation time:                      5.197
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.466

    Number of logic level(s):                4
    Starting point:                          Main_0.RS422_Rx0.Uart.Uart.bitpos[0] / Q
    Ending point:                            Main_0.RS422_Rx0.Uart.Uart.RReg[0] / EN
    The start point is clocked by            VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                               Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
Main_0.RS422_Rx0.Uart.Uart.bitpos[0]               SLE      Q        Out     0.108     0.108 f     -         
bitpos[0]                                          Net      -        -       1.119     -           13        
Main_0.RS422_Rx0.Uart.Uart.RxProc\.un3_enable      CFG4     D        In      -         1.227 f     -         
Main_0.RS422_Rx0.Uart.Uart.RxProc\.un3_enable      CFG4     Y        Out     0.317     1.544 r     -         
bitpos_1_sqmuxa                                    Net      -        -       1.017     -           9         
Main_0.RS422_Rx0.Uart.Uart.RxProc\.un21_enable     CFG2     A        In      -         2.561 r     -         
Main_0.RS422_Rx0.Uart.Uart.RxProc\.un21_enable     CFG2     Y        Out     0.077     2.639 r     -         
un21_enable                                        Net      -        -       0.896     -           6         
Main_0.RS422_Rx0.Uart.Uart.RReg_1_sqmuxa           CFG4     B        In      -         3.534 r     -         
Main_0.RS422_Rx0.Uart.Uart.RReg_1_sqmuxa           CFG4     Y        Out     0.143     3.678 f     -         
RReg_1_sqmuxa                                      Net      -        -       0.977     -           8         
Main_0.RS422_Rx0.Uart.Uart.RReg_1_0                CFG4     D        In      -         4.654 f     -         
Main_0.RS422_Rx0.Uart.Uart.RReg_1_0                CFG4     Y        Out     0.288     4.942 f     -         
RReg_1                                             Net      -        -       0.254     -           1         
Main_0.RS422_Rx0.Uart.Uart.RReg[0]                 SLE      EN       In      -         5.197 f     -         
=============================================================================================================
Total path delay (propagation time + setup) of 5.534 is 1.271(23.0%) logic and 4.263(77.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                    Starting                                        Arrival          
Instance                            Reference     Type     Pin     Net              Time        Slack
                                    Clock                                                            
-----------------------------------------------------------------------------------------------------
Main_0.ads1258.Spi.un1_rst_3_rs     System        SLE      Q       un1_rst_3_rs     0.087       8.761
=====================================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                         Required          
Instance                       Reference     Type     Pin     Net               Time         Slack
                               Clock                                                              
--------------------------------------------------------------------------------------------------
Main_0.ads1258.Readback[7]     System        SLE      D       Readback_i[7]     9.549        8.761
==================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      9.804
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.549

    - Propagation time:                      0.788
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 8.761

    Number of logic level(s):                1
    Starting point:                          Main_0.ads1258.Spi.un1_rst_3_rs / Q
    Ending point:                            Main_0.ads1258.Readback[7] / D
    The start point is clocked by            System [rising] on pin CLK
    The end   point is clocked by            MasterClk [rising] (rise=0.000 fall=4.902 period=9.804) on pin CLK

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                              Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
Main_0.ads1258.Spi.un1_rst_3_rs                   SLE      Q        Out     0.087     0.087 r     -         
un1_rst_3_rs                                      Net      -        -       0.248     -           1         
Main_0.ads1258.Spi.DataFromMiso_1_RNI44Q01[7]     CFG3     C        In      -         0.336 r     -         
Main_0.ads1258.Spi.DataFromMiso_1_RNI44Q01[7]     CFG3     Y        Out     0.203     0.539 r     -         
Readback_i[7]                                     Net      -        -       0.248     -           1         
Main_0.ads1258.Readback[7]                        SLE      D        In      -         0.788 r     -         
============================================================================================================
Total path delay (propagation time + setup) of 1.043 is 0.546(52.3%) logic and 0.497(47.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
@W: MT447 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/designer/Filterwheel/synthesis.fdc":14:0:14:0|Timing constraint (through [get_nets { Filterwheel_sb_0.CORERESETP_0.CONFIG1_DONE Filterwheel_sb_0.CORERESETP_0.CONFIG2_DONE Filterwheel_sb_0.CORERESETP_0.SDIF*_PERST_N Filterwheel_sb_0.CORERESETP_0.SDIF*_PSEL Filterwheel_sb_0.CORERESETP_0.SDIF*_PWRITE Filterwheel_sb_0.CORERESETP_0.SDIF*_PRDATA[*] Filterwheel_sb_0.CORERESETP_0.SOFT_EXT_RESET_OUT Filterwheel_sb_0.CORERESETP_0.SOFT_RESET_F2M Filterwheel_sb_0.CORERESETP_0.SOFT_M3_RESET Filterwheel_sb_0.CORERESETP_0.SOFT_MDDR_DDR_AXI_S_CORE_RESET Filterwheel_sb_0.CORERESETP_0.SOFT_FDDR_CORE_RESET Filterwheel_sb_0.CORERESETP_0.SOFT_SDIF*_PHY_RESET Filterwheel_sb_0.CORERESETP_0.SOFT_SDIF*_CORE_RESET Filterwheel_sb_0.CORERESETP_0.SOFT_SDIF0_0_CORE_RESET Filterwheel_sb_0.CORERESETP_0.SOFT_SDIF0_1_CORE_RESET }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design 
@W: MT447 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/designer/Filterwheel/synthesis.fdc":15:0:15:0|Timing constraint (through [get_pins { Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST.CONFIG_PRESET_N }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
None

Finished final timing analysis (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:20s; Memory used current: 403MB peak: 403MB)


Finished timing report (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:20s; Memory used current: 403MB peak: 403MB)

---------------------------------------
Resource Usage Report for Filterwheel 

Mapping to part: m2s010vf400std
Cell usage:
CCC             2 uses
CLKINT          33 uses
MSS_010         1 use
RCOSC_25_50MHZ  1 use
RCOSC_25_50MHZ_FAB  1 use
SYSRESET        1 use
CFG1           84 uses
CFG2           340 uses
CFG3           491 uses
CFG4           1540 uses

Carry cells:
ARI1            687 uses - used for arithmetic functions
ARI1            45 uses - used for Wide-Mux implementation
Total ARI1      732 uses


Sequential Cells: 
SLE            2445 uses

DSP Blocks:    0 of 22 (0%)

I/O ports: 69
I/O primitives: 68
INBUF          22 uses
OUTBUF         46 uses


Global Clock Buffers: 33

RAM/ROM usage summary
Total Block RAMs (RAM1K18) : 12 of 21 (57%)

Total LUTs:    3187

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 0; LUTs = 0;
RAM1K18  Interface Logic : SLEs = 432; LUTs = 432;
MACC     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  2445 + 0 + 432 + 0 = 2877;
Total number of LUTs after P&R:  3187 + 0 + 432 + 0 = 3619;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:20s; Memory used current: 403MB peak: 403MB)

Process took 0h:00m:20s realtime, 0h:00m:20s cputime
# Thu Mar 27 14:09:20 2025

###########################################################]
