Release 9.2.04i - xst J.40
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to ./xst/projnav.tmp
CPU : 0.00 / 0.12 s | Elapsed : 0.00 / 1.00 s
 
--> 
Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.12 s | Elapsed : 0.00 / 1.00 s
 
--> 
Reading design: Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top"
Output Format                      : NGC
Target Device                      : xc4vfx20-10-ff672

---- Source Options
Top Module Name                    : Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 32
Number of Regional Clock Buffers   : 16
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Library Search Order               : Top.lso
Keep Hierarchy                     : NO
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "fifo8k_by_2.v" in library work
Compiling verilog file "fifo8k.v" in library work
Module <fifo8k_by_2> compiled
Compiling verilog file "storage.v" in library work
Module <fifo8k> compiled
Compiling verilog file "spi_write_8b.v" in library work
Module <storage> compiled
Compiling verilog file "capture.v" in library work
Module <spi_write_8b> compiled
Compiling verilog file "Top.v" in library work
Module <capture> compiled
Module <Top> compiled
No errors in compilation
Analysis of file <"Top.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Top> in library <work>.

Analyzing hierarchy for module <spi_write_8b> in library <work>.

Analyzing hierarchy for module <capture> in library <work>.

Analyzing hierarchy for module <storage> in library <work>.

Analyzing hierarchy for module <fifo8k> in library <work>.

Analyzing hierarchy for module <fifo8k_by_2> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Top>.
Module <Top> is correct for synthesis.
 
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <IBUF_1> in unit <Top>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <IBUF_1> in unit <Top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <IBUF_1> in unit <Top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <IBUF_1> in unit <Top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <IBUF_2> in unit <Top>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <IBUF_2> in unit <Top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <IBUF_2> in unit <Top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <IBUF_2> in unit <Top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <IBUF_3> in unit <Top>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <IBUF_3> in unit <Top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <IBUF_3> in unit <Top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <IBUF_3> in unit <Top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <I36> in unit <Top>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <I36> in unit <Top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <I36> in unit <Top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <I36> in unit <Top>.
Analyzing module <spi_write_8b> in library <work>.
Module <spi_write_8b> is correct for synthesis.
 
Analyzing module <capture> in library <work>.
Module <capture> is correct for synthesis.
 
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <IB3> in unit <capture>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <IB3> in unit <capture>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <IB3> in unit <capture>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <IB3> in unit <capture>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <IB3> in unit <capture>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <IB4> in unit <capture>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <IB4> in unit <capture>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <IB4> in unit <capture>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <IB4> in unit <capture>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <IB4> in unit <capture>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <IB5> in unit <capture>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <IB5> in unit <capture>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <IB5> in unit <capture>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <IB5> in unit <capture>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <IB5> in unit <capture>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <IB6> in unit <capture>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <IB6> in unit <capture>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <IB6> in unit <capture>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <IB6> in unit <capture>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <IB6> in unit <capture>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <IB7> in unit <capture>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <IB7> in unit <capture>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <IB7> in unit <capture>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <IB7> in unit <capture>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <IB7> in unit <capture>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <IB8> in unit <capture>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <IB8> in unit <capture>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <IB8> in unit <capture>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <IB8> in unit <capture>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <IB8> in unit <capture>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <IB9> in unit <capture>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <IB9> in unit <capture>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <IB9> in unit <capture>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <IB9> in unit <capture>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <IB9> in unit <capture>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <IB10> in unit <capture>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <IB10> in unit <capture>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <IB10> in unit <capture>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <IB10> in unit <capture>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <IB10> in unit <capture>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <IB1> in unit <capture>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <IB1> in unit <capture>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <IB1> in unit <capture>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <IB1> in unit <capture>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <IB2> in unit <capture>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <IB2> in unit <capture>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <IB2> in unit <capture>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <IB2> in unit <capture>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM1> in unit <capture>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM1> in unit <capture>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM1> in unit <capture>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <DCM1> in unit <capture>.
    Set user-defined property "CLKIN_PERIOD =  10.0000000000000000" for instance <DCM1> in unit <capture>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  FIXED" for instance <DCM1> in unit <capture>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM1> in unit <capture>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM1> in unit <capture>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM1> in unit <capture>.
    Set user-defined property "DCM_AUTOCALIBRATION =  TRUE" for instance <DCM1> in unit <capture>.
    Set user-defined property "DCM_PERFORMANCE_MODE =  MAX_SPEED" for instance <DCM1> in unit <capture>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM1> in unit <capture>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <DCM1> in unit <capture>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <DCM1> in unit <capture>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM1> in unit <capture>.
    Set user-defined property "FACTORY_JF =  F0F0" for instance <DCM1> in unit <capture>.
    Set user-defined property "CLKIN_PERIOD =  10.0000000000000000" for instance <DCM2> in unit <capture>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM2> in unit <capture>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM2> in unit <capture>.
    Set user-defined property "FACTORY_JF =  F0F0" for instance <DCM2> in unit <capture>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM2> in unit <capture>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM2> in unit <capture>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <DCM2> in unit <capture>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <DCM2> in unit <capture>.
    Set user-defined property "DCM_PERFORMANCE_MODE =  MAX_SPEED" for instance <DCM2> in unit <capture>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM2> in unit <capture>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM2> in unit <capture>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM2> in unit <capture>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM2> in unit <capture>.
    Set user-defined property "DCM_AUTOCALIBRATION =  TRUE" for instance <DCM2> in unit <capture>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <DCM2> in unit <capture>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM2> in unit <capture>.
    Set user-defined property "INIT_Q2 =  0" for instance <I1> in unit <capture>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <I1> in unit <capture>.
    Set user-defined property "SRTYPE =  SYNC" for instance <I1> in unit <capture>.
    Set user-defined property "INIT_Q1 =  0" for instance <I1> in unit <capture>.
    Set user-defined property "INIT_Q2 =  0" for instance <I2> in unit <capture>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <I2> in unit <capture>.
    Set user-defined property "SRTYPE =  SYNC" for instance <I2> in unit <capture>.
    Set user-defined property "INIT_Q1 =  0" for instance <I2> in unit <capture>.
    Set user-defined property "INIT_Q2 =  0" for instance <I3> in unit <capture>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <I3> in unit <capture>.
    Set user-defined property "SRTYPE =  SYNC" for instance <I3> in unit <capture>.
    Set user-defined property "INIT_Q1 =  0" for instance <I3> in unit <capture>.
    Set user-defined property "INIT_Q2 =  0" for instance <I4> in unit <capture>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <I4> in unit <capture>.
    Set user-defined property "SRTYPE =  SYNC" for instance <I4> in unit <capture>.
    Set user-defined property "INIT_Q1 =  0" for instance <I4> in unit <capture>.
    Set user-defined property "INIT_Q2 =  0" for instance <I5> in unit <capture>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <I5> in unit <capture>.
    Set user-defined property "SRTYPE =  SYNC" for instance <I5> in unit <capture>.
    Set user-defined property "INIT_Q1 =  0" for instance <I5> in unit <capture>.
    Set user-defined property "INIT_Q2 =  0" for instance <I6> in unit <capture>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <I6> in unit <capture>.
    Set user-defined property "SRTYPE =  SYNC" for instance <I6> in unit <capture>.
    Set user-defined property "INIT_Q1 =  0" for instance <I6> in unit <capture>.
    Set user-defined property "INIT_Q2 =  0" for instance <I7> in unit <capture>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <I7> in unit <capture>.
    Set user-defined property "SRTYPE =  SYNC" for instance <I7> in unit <capture>.
    Set user-defined property "INIT_Q1 =  0" for instance <I7> in unit <capture>.
    Set user-defined property "INIT_Q2 =  0" for instance <I8> in unit <capture>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <I8> in unit <capture>.
    Set user-defined property "SRTYPE =  SYNC" for instance <I8> in unit <capture>.
    Set user-defined property "INIT_Q1 =  0" for instance <I8> in unit <capture>.
Analyzing module <storage> in library <work>.
Module <storage> is correct for synthesis.
 
Analyzing module <fifo8k> in library <work>.
WARNING:Xst:905 - "fifo8k.v" line 61: The signals <bw_bits> are missing in the sensitivity list of always block.
Module <fifo8k> is correct for synthesis.
 
Analyzing module <fifo8k_by_2> in library <work>.
WARNING:Xst:905 - "fifo8k_by_2.v" line 26: The signals <dout1> are missing in the sensitivity list of always block.
Module <fifo8k_by_2> is correct for synthesis.
 
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_U1> in unit <fifo8k_by_2>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_U1> in unit <fifo8k_by_2>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_U1> in unit <fifo8k_by_2>.
    Set user-defined property "RAM_EXTENSION_A =  NONE" for instance <RAMB16_U1> in unit <fifo8k_by_2>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_U1> in unit <fifo8k_by_2>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_U1> in unit <fifo8k_by_2>.
    Set user-defined property "SRVAL_B =  000000000" for instance <RAMB16_U1> in unit <fifo8k_by_2>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_U1> in unit <fifo8k_by_2>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_U1> in unit <fifo8k_by_2>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_U1> in unit <fifo8k_by_2>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_U1> in unit <fifo8k_by_2>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_U1> in unit <fifo8k_by_2>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_U1> in unit <fifo8k_by_2>.
    Set user-defined property "SRVAL_A =  000000000" for instance <RAMB16_U1> in unit <fifo8k_by_2>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_U1> in unit <fifo8k_by_2>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_U1> in unit <fifo8k_by_2>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_U1> in unit <fifo8k_by_2>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_U1> in unit <fifo8k_by_2>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_U1> in unit <fifo8k_by_2>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <RAMB16_U1> in unit <fifo8k_by_2>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_U1> in unit <fifo8k_by_2>.
    Set user-defined property "RAM_EXTENSION_B =  NONE" for instance <RAMB16_U1> in unit <fifo8k_by_2>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_U1> in unit <fifo8k_by_2>.
    Set user-defined property "DOA_REG =  0" for instance <RAMB16_U1> in unit <fifo8k_by_2>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_U1> in unit <fifo8k_by_2>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_U1> in unit <fifo8k_by_2>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_U1> in unit <fifo8k_by_2>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_U1> in unit <fifo8k_by_2>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_U1> in unit <fifo8k_by_2>.
    Set user-defined property "INVERT_CLK_DOA_REG =  FALSE" for instance <RAMB16_U1> in unit <fifo8k_by_2>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_U1> in unit <fifo8k_by_2>.
    Set user-defined property "READ_WIDTH_B =  2" for instance <RAMB16_U1> in unit <fifo8k_by_2>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_U1> in unit <fifo8k_by_2>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_U1> in unit <fifo8k_by_2>.
    Set user-defined property "DOB_REG =  0" for instance <RAMB16_U1> in unit <fifo8k_by_2>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_U1> in unit <fifo8k_by_2>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_U1> in unit <fifo8k_by_2>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_U1> in unit <fifo8k_by_2>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_U1> in unit <fifo8k_by_2>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_U1> in unit <fifo8k_by_2>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_U1> in unit <fifo8k_by_2>.
    Set user-defined property "INVERT_CLK_DOB_REG =  FALSE" for instance <RAMB16_U1> in unit <fifo8k_by_2>.
    Set user-defined property "READ_WIDTH_A =  0" for instance <RAMB16_U1> in unit <fifo8k_by_2>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_U1> in unit <fifo8k_by_2>.
    Set user-defined property "WRITE_MODE_A =  WRITE_FIRST" for instance <RAMB16_U1> in unit <fifo8k_by_2>.
    Set user-defined property "WRITE_MODE_B =  WRITE_FIRST" for instance <RAMB16_U1> in unit <fifo8k_by_2>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_U1> in unit <fifo8k_by_2>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_U1> in unit <fifo8k_by_2>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_U1> in unit <fifo8k_by_2>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_U1> in unit <fifo8k_by_2>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_U1> in unit <fifo8k_by_2>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_U1> in unit <fifo8k_by_2>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_U1> in unit <fifo8k_by_2>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_U1> in unit <fifo8k_by_2>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_U1> in unit <fifo8k_by_2>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_U1> in unit <fifo8k_by_2>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_U1> in unit <fifo8k_by_2>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_U1> in unit <fifo8k_by_2>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_U1> in unit <fifo8k_by_2>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_U1> in unit <fifo8k_by_2>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_U1> in unit <fifo8k_by_2>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_U1> in unit <fifo8k_by_2>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_U1> in unit <fifo8k_by_2>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_U1> in unit <fifo8k_by_2>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_U1> in unit <fifo8k_by_2>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_U1> in unit <fifo8k_by_2>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_U1> in unit <fifo8k_by_2>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_U1> in unit <fifo8k_by_2>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_U1> in unit <fifo8k_by_2>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_U1> in unit <fifo8k_by_2>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_U1> in unit <fifo8k_by_2>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_U1> in unit <fifo8k_by_2>.
    Set user-defined property "WRITE_WIDTH_A =  2" for instance <RAMB16_U1> in unit <fifo8k_by_2>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_U1> in unit <fifo8k_by_2>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_U1> in unit <fifo8k_by_2>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_U1> in unit <fifo8k_by_2>.
    Set user-defined property "WRITE_WIDTH_B =  0" for instance <RAMB16_U1> in unit <fifo8k_by_2>.
    Set user-defined property "INIT_A =  000000000" for instance <RAMB16_U1> in unit <fifo8k_by_2>.
    Set user-defined property "INIT_B =  000000000" for instance <RAMB16_U1> in unit <fifo8k_by_2>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_U1> in unit <fifo8k_by_2>.
    Set user-defined property "INIT_FILE =  NONE" for instance <RAMB16_U1> in unit <fifo8k_by_2>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_U1> in unit <fifo8k_by_2>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_U1> in unit <fifo8k_by_2>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_U1> in unit <fifo8k_by_2>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_U1> in unit <fifo8k_by_2>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_U1> in unit <fifo8k_by_2>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_U1> in unit <fifo8k_by_2>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_U1> in unit <fifo8k_by_2>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_U1> in unit <fifo8k_by_2>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_U1> in unit <fifo8k_by_2>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <spi_write_8b>.
    Related source file is "spi_write_8b.v".
    Found 8-bit register for signal <cntrl_bits>.
    Found 5-bit up counter for signal <count>.
    Found 8-bit register for signal <data>.
    Found 1-bit register for signal <gate>.
    Summary:
	inferred   1 Counter(s).
	inferred  17 D-type flip-flop(s).
Unit <spi_write_8b> synthesized.


Synthesizing Unit <capture>.
    Related source file is "capture.v".
WARNING:Xst:1305 - Output <dec_rdyB> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <dec_rdyC> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <dec_rdyD> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <doutB> is never assigned. Tied to value 00000000000000.
WARNING:Xst:1305 - Output <doutC> is never assigned. Tied to value 00000000000000.
WARNING:Xst:1305 - Output <doutD> is never assigned. Tied to value 00000000000000.
WARNING:Xst:1305 - Output <doutE> is never assigned. Tied to value 00000000000000.
WARNING:Xst:1305 - Output <doutF> is never assigned. Tied to value 00000000000000.
WARNING:Xst:1305 - Output <doutG> is never assigned. Tied to value 00000000000000.
WARNING:Xst:1305 - Output <doutH> is never assigned. Tied to value 00000000000000.
WARNING:Xst:1780 - Signal <dout_b_dec> is never used or assigned.
WARNING:Xst:1780 - Signal <dout_c_reg> is never used or assigned.
WARNING:Xst:1780 - Signal <dout_c_dec> is never used or assigned.
WARNING:Xst:1780 - Signal <dout_d_reg> is never used or assigned.
WARNING:Xst:1780 - Signal <dout_a_preflip> is never used or assigned.
WARNING:Xst:1780 - Signal <dout_a_flipped> is never used or assigned.
WARNING:Xst:646 - Signal <dat_q1_e<6>> is assigned but never used.
WARNING:Xst:646 - Signal <dat_q1_f<6>> is assigned but never used.
WARNING:Xst:646 - Signal <dat_q1_g<6>> is assigned but never used.
WARNING:Xst:1780 - Signal <dout_d_dec> is never used or assigned.
WARNING:Xst:646 - Signal <dat_q1_h<6>> is assigned but never used.
WARNING:Xst:646 - Signal <dout_b> is assigned but never used.
WARNING:Xst:646 - Signal <dout_c> is assigned but never used.
WARNING:Xst:646 - Signal <dout_d> is assigned but never used.
WARNING:Xst:1780 - Signal <dout_e> is never used or assigned.
WARNING:Xst:1780 - Signal <dout_f> is never used or assigned.
WARNING:Xst:1780 - Signal <dout_g> is never used or assigned.
WARNING:Xst:1780 - Signal <dout_h> is never used or assigned.
WARNING:Xst:646 - Signal <dat_q2_e<6>> is assigned but never used.
WARNING:Xst:646 - Signal <dat_q2_f<6>> is assigned but never used.
WARNING:Xst:646 - Signal <dat_q2_g<6>> is assigned but never used.
WARNING:Xst:646 - Signal <dat_q2_h<6>> is assigned but never used.
WARNING:Xst:1780 - Signal <dout_a_dec> is never used or assigned.
WARNING:Xst:1780 - Signal <dout_a_dec_pre> is never used or assigned.
WARNING:Xst:1780 - Signal <dout_b_reg> is never used or assigned.
    Found 1-bit register for signal <load>.
    Found 14-bit register for signal <doutA>.
    Found 16-bit up counter for signal <count>.
    Found 7-bit register for signal <dat_q1_a>.
    Found 7-bit register for signal <dat_q1_b>.
    Found 7-bit register for signal <dat_q1_c>.
    Found 7-bit register for signal <dat_q1_d>.
    Found 7-bit register for signal <dat_q1_e>.
    Found 7-bit register for signal <dat_q1_f>.
    Found 7-bit register for signal <dat_q1_g>.
    Found 7-bit register for signal <dat_q1_h>.
    Found 7-bit register for signal <dat_q2_a>.
    Found 7-bit register for signal <dat_q2_b>.
    Found 7-bit register for signal <dat_q2_c>.
    Found 7-bit register for signal <dat_q2_d>.
    Found 7-bit register for signal <dat_q2_e>.
    Found 7-bit register for signal <dat_q2_f>.
    Found 7-bit register for signal <dat_q2_g>.
    Found 7-bit register for signal <dat_q2_h>.
    Found 14-bit register for signal <dout_a>.
    Found 14-bit register for signal <dout_a_reg>.
    Found 14-bit register for signal <dout_a_reg2>.
    Found 1-bit register for signal <fco1>.
    Found 1-bit register for signal <fco2>.
    Found 1-bit register for signal <fcostb>.
    Found 1-bit register for signal <gate>.
    Found 14-bit up counter for signal <test>.
    Summary:
	inferred   2 Counter(s).
	inferred 173 D-type flip-flop(s).
Unit <capture> synthesized.


Synthesizing Unit <fifo8k_by_2>.
    Related source file is "fifo8k_by_2.v".
WARNING:Xst:647 - Input <rd_en> is never used.
Unit <fifo8k_by_2> synthesized.


Synthesizing Unit <fifo8k>.
    Related source file is "fifo8k.v".
    Found 16-bit 4-to-1 multiplexer for signal <dout>.
    Found 1-bit register for signal <sel>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
Unit <fifo8k> synthesized.


Synthesizing Unit <storage>.
    Related source file is "storage.v".
WARNING:Xst:647 - Input <dinB> is never used.
WARNING:Xst:647 - Input <dinC> is never used.
WARNING:Xst:647 - Input <dinD> is never used.
WARNING:Xst:647 - Input <dinE> is never used.
WARNING:Xst:647 - Input <dinF> is never used.
WARNING:Xst:647 - Input <rdenB> is never used.
WARNING:Xst:647 - Input <dinG> is never used.
WARNING:Xst:647 - Input <dinH> is never used.
WARNING:Xst:1780 - Signal <test_ctl> is never used or assigned.
WARNING:Xst:1780 - Signal <doutB> is never used or assigned.
WARNING:Xst:1780 - Signal <doutC> is never used or assigned.
WARNING:Xst:1780 - Signal <doutD> is never used or assigned.
WARNING:Xst:1780 - Signal <doutE> is never used or assigned.
WARNING:Xst:1780 - Signal <doutF> is never used or assigned.
WARNING:Xst:1780 - Signal <test> is never used or assigned.
WARNING:Xst:1780 - Signal <doutG> is never used or assigned.
WARNING:Xst:1780 - Signal <doutH> is never used or assigned.
    Found 1-bit register for signal <full>.
    Found 16-bit register for signal <dout>.
    Found 16-bit 8-to-1 multiplexer for signal <dout$mux0000> created at line 199.
    Found 3-bit register for signal <prev_cntrl_bits>.
    Found 13-bit up counter for signal <rd_addr>.
    Found 1-bit register for signal <rst_addr>.
    Found 3-bit comparator not equal for signal <rst_addr$cmp_ne0000> created at line 75.
    Found 13-bit up counter for signal <wr_addr>.
    Summary:
	inferred   2 Counter(s).
	inferred  21 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  16 Multiplexer(s).
Unit <storage> synthesized.


Synthesizing Unit <Top>.
    Related source file is "Top.v".
WARNING:Xst:1780 - Signal <dec_rdyB> is never used or assigned.
WARNING:Xst:1780 - Signal <dec_rdyC> is never used or assigned.
WARNING:Xst:646 - Signal <SPI_Register<5:3>> is assigned but never used.
    Found 1-bit register for signal <chan_a_led>.
    Found 1-bit register for signal <chan_b_led>.
    Found 1-bit register for signal <chan_c_led>.
    Found 1-bit register for signal <chan_d_led>.
    Found 1-bit register for signal <ffa>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <Top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 4
 13-bit up counter                                     : 2
 16-bit up counter                                     : 1
 5-bit up counter                                      : 1
# Registers                                            : 45
 1-bit register                                        : 22
 14-bit register                                       : 4
 16-bit register                                       : 1
 3-bit register                                        : 1
 7-bit register                                        : 16
 8-bit register                                        : 1
# Comparators                                          : 1
 3-bit comparator not equal                            : 1
# Multiplexers                                         : 2
 16-bit 4-to-1 multiplexer                             : 1
 16-bit 8-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Loading device for application Rf_Device from file '4vfx20.nph' in environment /afs/eos.ncsu.edu/dist/xilinx92i/ise.
WARNING:Xst:1710 - FF/Latch  <chan_c_led> (without init value) has a constant value of 1 in block <Top>.
WARNING:Xst:2677 - Node <cntrl_bits_3> of sequential type is unconnected in block <U3>.
WARNING:Xst:2677 - Node <cntrl_bits_4> of sequential type is unconnected in block <U3>.
WARNING:Xst:2677 - Node <cntrl_bits_5> of sequential type is unconnected in block <U3>.
WARNING:Xst:2677 - Node <sel> of sequential type is unconnected in block <F1>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 4
 13-bit up counter                                     : 2
 16-bit up counter                                     : 1
 5-bit up counter                                      : 1
# Registers                                            : 119
 Flip-Flops                                            : 119
# Comparators                                          : 1
 3-bit comparator not equal                            : 1
# Multiplexers                                         : 2
 16-bit 4-to-1 multiplexer                             : 1
 16-bit 8-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <F1/sel> of sequential type is unconnected in block <storage>.
WARNING:Xst:1710 - FF/Latch  <dout_0> (without init value) has a constant value of 0 in block <storage>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <dout_1> (without init value) has a constant value of 0 in block <storage>.
INFO:Xst:1901 - Instance DCM1 in unit capture of type DCM_BASE has been replaced by DCM_ADV
INFO:Xst:1901 - Instance DCM2 in unit capture of type DCM_BASE has been replaced by DCM_ADV

Optimizing unit <Top> ...

Optimizing unit <spi_write_8b> ...

Optimizing unit <capture> ...

Optimizing unit <storage> ...
WARNING:Xst:1710 - FF/Latch  <chan_c_led> (without init value) has a constant value of 1 in block <Top>.
WARNING:Xst:2677 - Node <U3/cntrl_bits_5> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U3/cntrl_bits_4> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U3/cntrl_bits_3> of sequential type is unconnected in block <Top>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Top, actual ratio is 1.

Final Macro Processing ...

Processing Unit <Top> :
	Found 4-bit shift register for signal <U3/data_6>.
	Found 2-bit shift register for signal <U1/doutA_13>.
	Found 2-bit shift register for signal <U1/doutA_12>.
	Found 2-bit shift register for signal <U1/doutA_11>.
	Found 2-bit shift register for signal <U1/doutA_10>.
	Found 2-bit shift register for signal <U1/doutA_9>.
	Found 2-bit shift register for signal <U1/doutA_8>.
	Found 2-bit shift register for signal <U1/doutA_7>.
	Found 2-bit shift register for signal <U1/doutA_6>.
	Found 2-bit shift register for signal <U1/doutA_5>.
	Found 2-bit shift register for signal <U1/doutA_4>.
	Found 2-bit shift register for signal <U1/doutA_3>.
	Found 2-bit shift register for signal <U1/doutA_2>.
	Found 2-bit shift register for signal <U1/doutA_1>.
	Found 2-bit shift register for signal <U1/doutA_0>.
	Found 2-bit shift register for signal <U1/dout_a_reg_13>.
	Found 2-bit shift register for signal <U1/dout_a_reg_12>.
	Found 2-bit shift register for signal <U1/dout_a_reg_11>.
	Found 2-bit shift register for signal <U1/dout_a_reg_10>.
	Found 2-bit shift register for signal <U1/dout_a_reg_9>.
	Found 2-bit shift register for signal <U1/dout_a_reg_8>.
	Found 2-bit shift register for signal <U1/dout_a_reg_7>.
	Found 2-bit shift register for signal <U1/dout_a_reg_6>.
	Found 2-bit shift register for signal <U1/dout_a_reg_5>.
	Found 2-bit shift register for signal <U1/dout_a_reg_4>.
	Found 2-bit shift register for signal <U1/dout_a_reg_3>.
	Found 2-bit shift register for signal <U1/dout_a_reg_2>.
	Found 2-bit shift register for signal <U1/dout_a_reg_1>.
	Found 2-bit shift register for signal <U1/dout_a_reg_0>.
Unit <Top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 99
 Flip-Flops                                            : 99
# Shift Registers                                      : 29
 2-bit shift register                                  : 28
 4-bit shift register                                  : 1

=========================================================================

=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Top.ngr
Top Level Output File Name         : Top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 50

Cell Usage :
# BELS                             : 188
#      GND                         : 1
#      INV                         : 9
#      LUT1                        : 39
#      LUT2                        : 3
#      LUT2_L                      : 1
#      LUT3                        : 7
#      LUT4                        : 37
#      LUT4_L                      : 1
#      MUXCY                       : 39
#      MUXF5                       : 11
#      VCC                         : 1
#      XORCY                       : 39
# FlipFlops/Latches                : 136
#      FD                          : 52
#      FD_1                        : 3
#      FDCE                        : 26
#      FDE                         : 19
#      FDP_1                       : 1
#      FDR                         : 24
#      FDRE                        : 2
#      FDSE                        : 1
#      IDDR                        : 8
# RAMS                             : 7
#      RAMB16                      : 7
# Shift Registers                  : 29
#      SRL16                       : 14
#      SRL16E                      : 15
# Clock Buffers                    : 6
#      BUFG                        : 6
# IO Buffers                       : 40
#      IBUF                        : 9
#      IBUFDS                      : 8
#      IBUFGDS                     : 2
#      OBUF                        : 21
# DCM_ADVs                         : 2
#      DCM_ADV                     : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 4vfx20ff672-10 

 Number of Slices:                      78  out of   8544     0%  
 Number of Slice Flip Flops:           134  out of  17088     0%  
 Number of 4 input LUTs:               126  out of  17088     0%  
    Number used as logic:               97
    Number used as Shift registers:     29
 Number of IOs:                         50
 Number of bonded IOBs:                 50  out of    320    15%  
    IOB Flip Flops:                      2
 Number of FIFO16/RAMB16s:               7  out of     68    10%  
    Number used as RAMB16s:              7
 Number of GCLKs:                        6  out of     32    18%  
 Number of DCM_ADVs:                     2  out of      4    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
fco_p                              | U1/DCM2:CLK0           | 71    |
sclk_in                            | IBUF+BUFG              | 12    |
csb_in                             | IBUF+BUFG              | 5     |
dco_p                              | U1/DCM1:CLK90          | 53    |
rclk                               | IBUF+BUFG              | 38    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
U1_not0001(U1_not00011_INV_0:O)    | NONE(U2/wr_addr_1)     | 14    |
U2/rst_addr(U2/rst_addr:Q)         | NONE(U2/rd_addr_6)     | 13    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -10

   Minimum period: 4.090ns (Maximum Frequency: 244.496MHz)
   Minimum input arrival time before clock: 6.702ns
   Maximum output required time after clock: 4.677ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'fco_p'
  Clock period: 4.090ns (frequency: 244.496MHz)
  Total number of paths / destination ports: 588 / 194
-------------------------------------------------------------------------
Delay:               4.090ns (Levels of Logic = 3)
  Source:            U2/wr_addr_8 (FF)
  Destination:       U2/wr_addr_12 (FF)
  Source Clock:      fco_p rising
  Destination Clock: fco_p rising

  Data Path: U2/wr_addr_8 to U2/wr_addr_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             9   0.360   0.850  U2/wr_addr_8 (U2/wr_addr_8)
     LUT4:I0->O            1   0.195   0.688  U2/full_and000027_SW0 (N107)
     LUT4:I1->O            2   0.195   0.540  U2/full_and000027 (U2/full_and0000)
     LUT4:I3->O           13   0.195   0.527  U2/wr_addr_and00001 (U2/wr_addr_and0000)
     FDCE:CE                   0.540          U2/wr_addr_0
    ----------------------------------------
    Total                      4.090ns (1.485ns logic, 2.605ns route)
                                       (36.3% logic, 63.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'sclk_in'
  Clock period: 2.579ns (frequency: 387.710MHz)
  Total number of paths / destination ports: 40 / 22
-------------------------------------------------------------------------
Delay:               2.579ns (Levels of Logic = 1)
  Source:            U3/gate (FF)
  Destination:       U3/count_4 (FF)
  Source Clock:      sclk_in rising
  Destination Clock: sclk_in rising

  Data Path: U3/gate to U3/count_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q             7   0.360   0.416  U3/gate (U3/gate)
     INV:I->O              5   0.358   0.383  U3/gate_inv1_INV_0 (U3/gate_inv)
     FDR:R                     1.062          U3/count_0
    ----------------------------------------
    Total                      2.579ns (1.780ns logic, 0.799ns route)
                                       (69.0% logic, 31.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'dco_p'
  Clock period: 2.387ns (frequency: 418.904MHz)
  Total number of paths / destination ports: 71 / 71
-------------------------------------------------------------------------
Delay:               2.387ns (Levels of Logic = 0)
  Source:            U1/fcostb (FF)
  Destination:       U1/Mshreg_dout_a_reg_13 (FF)
  Source Clock:      dco_p rising +90
  Destination Clock: dco_p rising +90

  Data Path: U1/fcostb to U1/Mshreg_dout_a_reg_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             28   0.360   0.912  U1/fcostb (U1/fcostb)
     SRL16E:CE                 1.115          U1/Mshreg_dout_a_reg_13
    ----------------------------------------
    Total                      2.387ns (1.475ns logic, 0.912ns route)
                                       (61.8% logic, 38.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'rclk'
  Clock period: 3.298ns (frequency: 303.237MHz)
  Total number of paths / destination ports: 229 / 119
-------------------------------------------------------------------------
Delay:               3.298ns (Levels of Logic = 2)
  Source:            U2/F1/U03/RAMB16_U1 (RAM)
  Destination:       U2/dout_15 (FF)
  Source Clock:      rclk rising
  Destination Clock: rclk rising

  Data Path: U2/F1/U03/RAMB16_U1 to U2/dout_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16:CLKB->DOB1     4   2.100   0.599  U2/F1/U03/RAMB16_U1 (U2/F1/dout_07)
     LUT4:I2->O            1   0.195   0.000  U2/Mmux_dout_mux00006_f51_F (N109)
     MUXF5:I0->O           1   0.382   0.000  U2/Mmux_dout_mux00006_f51 (U2/dout_mux0000<15>)
     FD:D                      0.022          U2/dout_15
    ----------------------------------------
    Total                      3.298ns (2.699ns logic, 0.599ns route)
                                       (81.8% logic, 18.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fco_p'
  Total number of paths / destination ports: 29 / 27
-------------------------------------------------------------------------
Offset:              3.728ns (Levels of Logic = 2)
  Source:            _mr (PAD)
  Destination:       U1/count_15 (FF)
  Destination Clock: fco_p rising

  Data Path: _mr to U1/count_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.965   0.360  &mr_IBUF (&mr_IBUF)
     INV:I->O             46   0.358   0.983  U1_not00011_INV_0 (U1_not0001)
     FDRE:R                    1.062          U1/gate
    ----------------------------------------
    Total                      3.728ns (2.385ns logic, 1.343ns route)
                                       (64.0% logic, 36.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sclk_in'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.105ns (Levels of Logic = 2)
  Source:            csb_in (PAD)
  Destination:       U3/gate (FF)
  Destination Clock: sclk_in rising

  Data Path: csb_in to U3/gate
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.965   0.360  IBUF_2 (csb_buf1)
     INV:I->O              1   0.358   0.360  U3/csb_inv1_INV_0 (U3/csb_inv)
     FDSE:S                    1.062          U3/gate
    ----------------------------------------
    Total                      3.105ns (2.385ns logic, 0.720ns route)
                                       (76.8% logic, 23.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dco_p'
  Total number of paths / destination ports: 16 / 8
-------------------------------------------------------------------------
Offset:              6.702ns (Levels of Logic = 1)
  Source:            din_hp (PAD)
  Destination:       U1/I8 (FF)
  Destination Clock: dco_p rising +90

  Data Path: din_hp to U1/I8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUFDS:I->O           1   0.965   0.360  U1/IB10 (U1/din_h)
     IDDR:D                    5.377          U1/I8
    ----------------------------------------
    Total                      6.702ns (6.342ns logic, 0.360ns route)
                                       (94.6% logic, 5.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rclk'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              2.977ns (Levels of Logic = 2)
  Source:            _mr (PAD)
  Destination:       U2/F1/U00/RAMB16_U1 (RAM)
  Destination Clock: rclk rising

  Data Path: _mr to U2/F1/U00/RAMB16_U1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.965   0.360  &mr_IBUF (&mr_IBUF)
     INV:I->O             46   0.358   0.983  U1_not00011_INV_0 (U1_not0001)
     RAMB16:SSRB               0.311          U2/F1/U00/RAMB16_U1
    ----------------------------------------
    Total                      2.977ns (1.634ns logic, 1.343ns route)
                                       (54.9% logic, 45.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fco_p'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.677ns (Levels of Logic = 1)
  Source:            ffa (FF)
  Destination:       ffa (PAD)
  Source Clock:      fco_p rising

  Data Path: ffa to ffa
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.360   0.360  ffa (ffa_OBUF)
     OBUF:I->O                 3.957          ffa_OBUF (ffa)
    ----------------------------------------
    Total                      4.677ns (4.317ns logic, 0.360ns route)
                                       (92.3% logic, 7.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rclk'
  Total number of paths / destination ports: 14 / 14
-------------------------------------------------------------------------
Offset:              4.677ns (Levels of Logic = 1)
  Source:            U2/dout_15 (FF)
  Destination:       dout<15> (PAD)
  Source Clock:      rclk rising

  Data Path: U2/dout_15 to dout<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.360   0.360  U2/dout_15 (U2/dout_15)
     OBUF:I->O                 3.957          dout_15_OBUF (dout<15>)
    ----------------------------------------
    Total                      4.677ns (4.317ns logic, 0.360ns route)
                                       (92.3% logic, 7.7% route)

=========================================================================
CPU : 31.10 / 31.24 s | Elapsed : 44.00 / 46.00 s
 
--> 


Total memory usage is 216408 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   91 (   0 filtered)
Number of infos    :    2 (   0 filtered)

