// Seed: 2766374435
module module_0 ();
  assign id_1 = id_1;
endmodule
module module_1 (
    input supply0 id_0,
    input tri id_1,
    input tri id_2,
    input wor id_3
);
  wire id_5 = id_2;
  tri  id_6 = id_0 == id_3;
  tri1 id_7;
  assign id_7 = id_3;
  module_0 modCall_1 ();
  wire id_8;
  wire id_9;
endmodule
module module_2 (
    output uwire id_0,
    output tri id_1,
    output wand id_2,
    input tri id_3,
    output wor id_4,
    output supply1 id_5,
    inout supply1 id_6,
    input supply0 id_7
);
  assign id_5 = id_6;
  tri1 id_9 = 1;
  module_0 modCall_1 ();
  assign id_5 = id_3 == id_7;
  wire id_10;
  id_11 :
  assert property (@(posedge 1 - 1 or 1'd0) 1 + 1'h0 ? 1 : 1)
  else;
endmodule
