
---------- Begin Simulation Statistics ----------
final_tick                               1523556216500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 191551                       # Simulator instruction rate (inst/s)
host_mem_usage                                4556404                       # Number of bytes of host memory used
host_op_rate                                   290977                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10702.09                       # Real time elapsed on the host
host_tick_rate                               42586910                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2050000004                       # Number of instructions simulated
sim_ops                                    3114064370                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.455769                       # Number of seconds simulated
sim_ticks                                455769040250                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2101558                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4200662                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect       274564                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     49977018                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     32779340                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups     32895034                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses       115694                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      50612131                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS        329787                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted        25672                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads      1610364734                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      800335457                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts       274573                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         48374349                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events    108411144                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts     14494120                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts   1000000002                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps   1515497741                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    909475727                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     1.666342                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.722357                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    511364405     56.23%     56.23% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1    169444332     18.63%     74.86% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     10015994      1.10%     75.96% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     47284944      5.20%     81.16% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     34145633      3.75%     84.91% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      6053409      0.67%     85.58% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      9263202      1.02%     86.60% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7     13492664      1.48%     88.08% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8    108411144     11.92%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    909475727                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts          3744134                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls       255152                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts      1512631836                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           429095762                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass       303512      0.02%      0.02% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    929947180     61.36%     61.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult       405400      0.03%     61.41% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            0      0.00%     61.41% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd       154685      0.01%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu       202118      0.01%     61.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     61.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt       235652      0.02%     61.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc       693021      0.05%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd       517187      0.03%     61.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp          158      0.00%     61.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt       773139      0.05%     61.58% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv       101508      0.01%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult        52518      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    428305918     28.26%     89.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite    153013091     10.10%     99.95% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead       789844      0.05%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite         2810      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total   1515497741                       # Class of committed instruction
system.switch_cpus_1.commit.refs            582111663                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts        1000000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps          1515497741                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.911538                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.911538                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    670366458                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   1534044734                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       41244473                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       130448005                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles       287783                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     69189393                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         431201040                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses                5108                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses         153273465                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses               45653                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches          50612131                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        78187319                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           832930410                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        35670                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts           1014242775                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles            9                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles           56                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles        575566                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.055524                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     78317870                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     33109127                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.112672                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    911536128                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.690166                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.028168                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      662255944     72.65%     72.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       16917631      1.86%     74.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2        9499577      1.04%     75.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       19665581      2.16%     77.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       31704016      3.48%     81.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5        4869420      0.53%     81.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        7015968      0.77%     82.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       24389305      2.68%     85.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      135218686     14.83%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    911536128                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads         7571614                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes        3797726                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                  1952                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts       352027                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       48788987                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           1.672344                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          584628391                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores        153273421                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles       3624805                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    431701169                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts         1610                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts         2575                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts    153583305                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   1529990604                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    431354970                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       551608                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   1524405145                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        82790                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents    141050062                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       287783                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles    141219238                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked        40516                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads     28099742                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses         6350                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        14555                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads           98                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads      2605395                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores       567401                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        14555                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect       225131                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       126896                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      2560789358                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count          1523676369                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.497818                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers      1274807397                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             1.671544                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent           1523863613                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     3095950144                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes    1317560393                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.097047                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.097047                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass       359992      0.02%      0.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    935928399     61.37%     61.40% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult       413962      0.03%     61.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            0      0.00%     61.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd       200536      0.01%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt          822      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu       266345      0.02%     61.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     61.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt       246659      0.02%     61.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc       732296      0.05%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd       798304      0.05%     61.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp          194      0.00%     61.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt       909828      0.06%     61.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv       131939      0.01%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult        62425      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    430404455     28.22%     89.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite    153282350     10.05%     99.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead      1213592      0.08%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite         4655      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   1524956753                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses       4836632                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads      9635517                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses      4687555                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes      7151492                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt           7879264                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.005167                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu        833794     10.58%     10.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     10.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     10.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     10.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     10.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt           14      0.00%     10.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     10.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     10.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     10.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     10.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     10.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     10.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     10.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     10.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     10.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            1      0.00%     10.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            1      0.00%     10.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     10.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     10.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     10.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     10.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     10.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     10.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd        11960      0.15%     10.73% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     10.73% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     10.73% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt        26196      0.33%     11.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            1      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      6999442     88.83%     99.90% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite         7452      0.09%     99.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead          348      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite           55      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses   1527639393                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   3959983785                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses   1518988814                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   1537346074                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       1529985830                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      1524956753                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded         4774                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined     14492829                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued       290404                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved         4774                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined     23777404                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    911536128                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     1.672953                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.112896                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    464190206     50.92%     50.92% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     61324425      6.73%     57.65% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2    104854411     11.50%     69.15% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     89263402      9.79%     78.95% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     76346816      8.38%     87.32% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     50026860      5.49%     92.81% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     37374517      4.10%     96.91% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     18879294      2.07%     98.98% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      9276197      1.02%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    911536128                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 1.672949                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses          78187329                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                  27                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     20856257                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores     26879830                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    431701169                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores    153583305                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     683014885                       # number of misc regfile reads
system.switch_cpus_1.numCycles              911538080                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     151808695                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps   2111352784                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents      8499036                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       70871228                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents    129229230                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      6542661                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   5424993184                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   1532216133                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   2133458836                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       169802080                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents    357019524                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles       287783                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    518766327                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps       22105991                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups      9272776                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   3108953855                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       406117485                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         2331056444                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        3062060325                       # The number of ROB writes
system.switch_cpus_1.timesIdled                    26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests           29                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           21                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5960839                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       482846                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     11906300                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         482867                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      5331945                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops      2061563                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests     10658719                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops        2061563                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              19319                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2083177                       # Transaction distribution
system.membus.trans_dist::CleanEvict            18321                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               31                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2079814                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2079814                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         19319                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      6299795                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      6299795                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6299795                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port    267667840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total    267667840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               267667840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2099164                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2099164    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2099164                       # Request fanout histogram
system.membus.reqLayer2.occupancy         13209208000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy        11235138500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1523556216500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1523556216500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1523556216500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1523556216500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1523556216500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1523556216500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1523556216500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3055397                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5778058                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           86                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5101567                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           15379                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          15379                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2890064                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2890063                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3055397                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          258                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     17866881                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              17867139                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        11008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    566450752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              566461760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4934251                       # Total snoops (count)
system.tol2bus.snoopTraffic                 183848896                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         10895091                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.044324                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.205824                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               10412195     95.57%     95.57% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 482875      4.43%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     21      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           10895091                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         8858655000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8925750500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            129000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1523556216500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.data       618658                       # number of demand (read+write) hits
system.l2.demand_hits::total                   618658                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.data       618658                       # number of overall hits
system.l2.overall_hits::total                  618658                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst           86                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      5326717                       # number of demand (read+write) misses
system.l2.demand_misses::total                5326803                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst           86                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      5326717                       # number of overall misses
system.l2.overall_misses::total               5326803                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst      9358000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 297192531500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     297201889500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst      9358000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 297192531500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    297201889500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst           86                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      5945375                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5945461                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst           86                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      5945375                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5945461                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.895943                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.895944                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.895943                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.895944                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 108813.953488                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 55792.814129                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 55793.670143                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 108813.953488                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 55792.814129                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 55793.670143                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2872618                       # number of writebacks
system.l2.writebacks::total                   2872618                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst           86                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      5326717                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5326803                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst           86                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      5326717                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5326803                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst      8498000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 243925361500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 243933859500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst      8498000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 243925361500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 243933859500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.895943                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.895944                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.895943                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.895944                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 98813.953488                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 45792.814129                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 45793.670143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 98813.953488                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 45792.814129                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 45793.670143                       # average overall mshr miss latency
system.l2.replacements                        2872704                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2905419                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2905419                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2905419                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2905419                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           86                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               86                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           86                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           86                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      2454090                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       2454090                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data        10257                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                10257                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data         5122                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               5122                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data        15379                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            15379                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.333052                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.333052                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data         5122                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          5122                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data     85472500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     85472500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.333052                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.333052                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16687.329168                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16687.329168                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data        22545                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 22545                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data      2867519                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2867519                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data 225489048000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  225489048000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data      2890064                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2890064                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.992199                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.992199                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 78635.589860                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78635.589860                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data      2867519                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2867519                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data 196813858000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 196813858000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.992199                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.992199                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 68635.589860                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68635.589860                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.data       596113                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             596113                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst           86                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data      2459198                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          2459284                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst      9358000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data  71703483500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  71712841500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst           86                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data      3055311                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3055397                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.804893                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.804898                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 108813.953488                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 29157.263262                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 29160.048819                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst           86                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data      2459198                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      2459284                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst      8498000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data  47111503500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  47120001500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.804893                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.804898                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 98813.953488                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 19157.263262                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 19160.048819                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1523556216500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4094.693015                       # Cycle average of tags in use
system.l2.tags.total_refs                     4783331                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2909601                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.643982                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4094.693015                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.999681                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999681                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4095                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          630                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3367                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           18                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999756                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  98155673                       # Number of tag accesses
system.l2.tags.data_accesses                 98155673                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1523556216500                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.data      3227670                       # number of demand (read+write) hits
system.l3.demand_hits::total                  3227670                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.data      3227670                       # number of overall hits
system.l3.overall_hits::total                 3227670                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst           86                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data      2099047                       # number of demand (read+write) misses
system.l3.demand_misses::total                2099133                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst           86                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data      2099047                       # number of overall misses
system.l3.overall_misses::total               2099133                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst      7979500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data 171066828000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     171074807500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst      7979500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data 171066828000                       # number of overall miss cycles
system.l3.overall_miss_latency::total    171074807500                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst           86                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      5326717                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              5326803                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst           86                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      5326717                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             5326803                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.394060                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.394070                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.394060                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.394070                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 92784.883721                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 81497.378572                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 81497.841013                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 92784.883721                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 81497.378572                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 81497.841013                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks             2083177                       # number of writebacks
system.l3.writebacks::total                   2083177                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst           86                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data      2099047                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total           2099133                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst           86                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data      2099047                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total          2099133                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst      7119500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data 150076358000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 150083477500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst      7119500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data 150076358000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 150083477500                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.394060                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.394070                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.394060                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.394070                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 82784.883721                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 71497.378572                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 71497.841013                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 82784.883721                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 71497.378572                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 71497.841013                       # average overall mshr miss latency
system.l3.replacements                        4152494                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks      2872618                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          2872618                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks      2872618                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      2872618                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks        10546                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total         10546                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data         5091                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                 5091                       # number of UpgradeReq hits
system.l3.UpgradeReq_misses::.switch_cpus_1.data           31                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total                 31                       # number of UpgradeReq misses
system.l3.UpgradeReq_accesses::.switch_cpus_1.data         5122                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total             5122                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_miss_rate::.switch_cpus_1.data     0.006052                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.006052                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_misses::.switch_cpus_1.data           31                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total            31                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data       596000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total       596000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.006052                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.006052                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 19225.806452                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 19225.806452                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus_1.data       787705                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                787705                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data      2079814                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total             2079814                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data 169262527500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total  169262527500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data      2867519                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total           2867519                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.725301                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.725301                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 81383.492707                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 81383.492707                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data      2079814                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total        2079814                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data 148464387500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total 148464387500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.725301                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.725301                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 71383.492707                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 71383.492707                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.data      2439965                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total            2439965                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst           86                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data        19233                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total            19319                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst      7979500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data   1804300500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total   1812280000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst           86                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data      2459198                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total        2459284                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.007821                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.007856                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 92784.883721                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 93812.743722                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 93808.168125                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst           86                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data        19233                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total        19319                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst      7119500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data   1611970500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total   1619090000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.007821                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.007856                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 82784.883721                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 83812.743722                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 83808.168125                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1523556216500                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l3.tags.total_refs                    15644167                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                   4160686                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      3.759997                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks    3628.644342                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data      1743.997770                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data   126.730671                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst     0.035457                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data  2692.591761                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.442950                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.212890                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.015470                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000004                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.328686                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          423                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2          543                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3          838                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         6320                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 174691998                       # Number of tag accesses
system.l3.tags.data_accesses                174691998                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1523556216500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp           2459284                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      4955795                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         4523493                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq            5122                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp           5122                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq          2867519                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp         2867519                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq       2459284                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     15990644                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    524762944                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                         4152494                       # Total snoops (count)
system.tol3bus.snoopTraffic                 133323328                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          9484419                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.217363                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.412452                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                7422856     78.26%     78.26% # Request fanout histogram
system.tol3bus.snoop_fanout::1                2061563     21.74%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            9484419                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         8201977500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        7992765500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             1.8                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1523556216500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst         5504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data    134339008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          134344512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst         5504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          5504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    133323328                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       133323328                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst           86                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data      2099047                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2099133                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2083177                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2083177                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst        12076                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    294752377                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             294764453                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst        12076                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            12076                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      292523880                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            292523880                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      292523880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst        12076                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    294752377                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            587288333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2083177.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples        86.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples   2098901.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000550150500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       120022                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       120022                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6301780                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1965409                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2099133                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2083177                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2099133                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2083177                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    146                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            127970                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            125832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            126193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            140191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            135885                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            134363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            118612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            128027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            123816                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            129003                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           127438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           146430                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           144692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           132713                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           126716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           131106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            127735                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            125503                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            125896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            139837                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            135536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            133832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            118264                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            122870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            121455                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            129080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           127560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           142369                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           142846                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           132614                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           126654                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           131106                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.93                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  24418042750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                10494935000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             63774049000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11633.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30383.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1542732                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1524283                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.50                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.17                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2099133                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2083177                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2092755                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5551                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     619                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      59                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  69094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  72201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 113881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 124514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 123469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 123055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 125093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 124570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 121532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 121039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 121071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 121286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 120561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 120405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 120589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 120070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 120052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 120035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1115127                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    240.023746                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.249913                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   277.622581                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       597928     53.62%     53.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       170715     15.31%     68.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        87199      7.82%     76.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        63917      5.73%     82.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        49366      4.43%     86.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        39822      3.57%     90.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        32891      2.95%     93.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        25013      2.24%     95.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        48276      4.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1115127                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       120022                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.488302                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.213863                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3             688      0.57%      0.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7            7635      6.36%      6.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11          18661     15.55%     22.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15         20945     17.45%     39.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19         26919     22.43%     62.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23         23308     19.42%     81.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27         12700     10.58%     92.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31          5237      4.36%     96.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35          2219      1.85%     98.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39           907      0.76%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43           443      0.37%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47           165      0.14%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51            76      0.06%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55            45      0.04%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59            23      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63            14      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-67            13      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::68-71             3      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-75             9      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::76-79             1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-83             3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::84-87             2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-91             2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::92-95             1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-99             1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-107            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-115            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        120022                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       120022                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.356460                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.313889                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.223088                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            48129     40.10%     40.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2169      1.81%     41.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            52382     43.64%     85.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            15013     12.51%     98.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1464      1.22%     99.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              515      0.43%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              205      0.17%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               80      0.07%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               27      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               10      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               14      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               11      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        120022                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              134335168                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9344                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               133322048                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               134344512                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            133323328                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       294.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       292.52                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    294.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    292.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.59                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.30                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.29                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  455777921000                       # Total gap between requests
system.mem_ctrls.avgGap                     108977.56                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst         5504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data    134329664                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    133322048                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 12076.291967925086                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 294731875.439185261726                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 292521071.477057218552                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst           86                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data      2099047                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2083177                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst      3555750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  63770493250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 10966616972750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     41345.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     30380.69                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5264371.19                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           4172144760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2217547530                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          7582065960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         5500230480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     35977952400.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     180638684040                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      22898525280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       258987150450                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        568.242087                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  57136993750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  15219100000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 383412946500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3789876300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2014359435                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          7404701220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         5373849060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     35977952400.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     178219106430                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      24936064320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       257715909165                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        565.452864                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  62604685250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  15219100000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 377945255000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1523556216500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1382793960                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     69165825                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     78187210                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1530146995                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1382793960                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     69165825                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     78187210                       # number of overall hits
system.cpu.icache.overall_hits::total      1530146995                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1919                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst          109                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2028                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1919                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst          109                       # number of overall misses
system.cpu.icache.overall_misses::total          2028                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst     11633500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     11633500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst     11633500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     11633500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1382795879                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     69165825                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     78187319                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1530149023                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1382795879                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     69165825                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     78187319                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1530149023                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 106729.357798                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5736.439842                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 106729.357798                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5736.439842                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1493                       # number of writebacks
system.cpu.icache.writebacks::total              1493                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst           23                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           23                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst           23                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           23                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst           86                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           86                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst           86                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           86                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst      9488000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9488000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst      9488000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9488000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 110325.581395                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 110325.581395                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 110325.581395                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 110325.581395                       # average overall mshr miss latency
system.cpu.icache.replacements                   1493                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1382793960                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     69165825                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     78187210                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1530146995                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1919                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst          109                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2028                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst     11633500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     11633500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1382795879                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     69165825                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     78187319                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1530149023                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 106729.357798                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5736.439842                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst           23                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst           86                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           86                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst      9488000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9488000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 110325.581395                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 110325.581395                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1523556216500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.990860                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1530149000                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2005                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          763166.583541                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   490.724856                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    21.266003                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.958447                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.041535                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999982                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6120598097                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6120598097                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1523556216500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1523556216500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1523556216500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1523556216500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1523556216500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1523556216500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1523556216500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    572869823                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     28812705                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    546371068                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1148053596                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    572869823                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     28812705                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    546371068                       # number of overall hits
system.cpu.dcache.overall_hits::total      1148053596                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6119818                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       312327                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      9741655                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       16173800                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6119818                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       312327                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      9741655                       # number of overall misses
system.cpu.dcache.overall_misses::total      16173800                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  16986204000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 381940127909                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 398926331909                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  16986204000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 381940127909                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 398926331909                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    578989641                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     29125032                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    556112723                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1164227396                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    578989641                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     29125032                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    556112723                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1164227396                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010570                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.010724                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.017517                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013892                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010570                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.010724                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.017517                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013892                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 54385.960868                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 39206.903540                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 24664.972481                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 54385.960868                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 39206.903540                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 24664.972481                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       954165                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          165                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             46630                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    20.462471                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    82.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5947518                       # number of writebacks
system.cpu.dcache.writebacks::total           5947518                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data      3784542                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      3784542                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data      3784542                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      3784542                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       312327                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      5957113                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      6269440                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       312327                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      5957113                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      6269440                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  16673877000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 312987500909                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 329661377909                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  16673877000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 312987500909                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 329661377909                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.010724                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.010712                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005385                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.010724                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.010712                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005385                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 53385.960868                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 52540.131589                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 52582.268577                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 53385.960868                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 52540.131589                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 52582.268577                       # average overall mshr miss latency
system.cpu.dcache.replacements               12357560                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    423196274                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     21304847                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    396260639                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       840761760                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3224305                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       165552                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      6836212                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      10226069                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   4467197000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 148653174000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 153120371000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    426420579                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     21470399                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    403096851                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    850987829                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007561                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.007711                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.016959                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012017                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 26983.648642                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 21744.962561                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14973.531960                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data      3780900                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      3780900                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       165552                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      3055312                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3220864                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   4301645000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data  82606001500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  86907646500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.007711                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.007580                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003785                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 25983.648642                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 27036.846482                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26982.712247                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    149673549                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      7507858                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data    150110429                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      307291836                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2895513                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       146775                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data      2905443                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5947731                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  12519007000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data 233286953909                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 245805960909                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    152569062                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      7654633                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data    153015872                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    313239567                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.018978                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.019175                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.018988                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.018988                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 85293.864759                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 80293.075414                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 41327.686291                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data         3642                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         3642                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       146775                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data      2901801                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      3048576                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  12372232000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data 230381499409                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 242753731409                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.019175                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.018964                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009732                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 84293.864759                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 79392.590811                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79628.564749                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1523556216500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.995195                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1160448230                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          12358072                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             93.902045                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   320.715436                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    38.141897                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   153.137862                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.626397                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.074496                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.299097                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999991                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          143                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          301                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        4669267656                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       4669267656                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1523556216500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 952815135000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 570741081500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
