{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1710689109033 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1710689109033 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE0_ANNICK EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"DE0_ANNICK\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1710689109151 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1710689109300 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1710689109300 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1710689109708 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1710689109747 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1710689111136 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1710689111136 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1710689111136 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1710689111136 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1710689111185 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1710689111185 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1710689111185 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1710689111185 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1710689111195 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1710689111378 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1710689112774 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1710689112774 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1710689112774 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1710689112774 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_ANNICK.SDC " "Reading SDC File: 'DE0_ANNICK.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1710689112794 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1710689112803 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "counter_CLOCK_50\[4\] " "Node: counter_CLOCK_50\[4\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ADC_interface:ADC_interface_inst\|counter_clk\[4\] counter_CLOCK_50\[4\] " "Register ADC_interface:ADC_interface_inst\|counter_clk\[4\] is being clocked by counter_CLOCK_50\[4\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1710689112820 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1710689112820 "|DE0_ANNICK|counter_CLOCK_50[4]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_0\[19\] " "Node: GPIO_0\[19\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register odometer:odoL\|count_odo_A_pos\[0\] GPIO_0\[19\] " "Register odometer:odoL\|count_odo_A_pos\[0\] is being clocked by GPIO_0\[19\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1710689112820 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1710689112820 "|DE0_ANNICK|GPIO_0[19]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_0\[16\] " "Node: GPIO_0\[16\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register odometer:odoR\|count_odo_A_pos\[0\] GPIO_0\[16\] " "Register odometer:odoR\|count_odo_A_pos\[0\] is being clocked by GPIO_0\[16\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1710689112820 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1710689112820 "|DE0_ANNICK|GPIO_0[16]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_0\[17\] " "Node: GPIO_0\[17\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register odometer:odoL\|count_odo_B_pos\[0\] GPIO_0\[17\] " "Register odometer:odoL\|count_odo_B_pos\[0\] is being clocked by GPIO_0\[17\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1710689112820 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1710689112820 "|DE0_ANNICK|GPIO_0[17]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_0\[18\] " "Node: GPIO_0\[18\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register odometer:odoR\|count_odo_B_pos\[0\] GPIO_0\[18\] " "Register odometer:odoR\|count_odo_B_pos\[0\] is being clocked by GPIO_0\[18\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1710689112820 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1710689112820 "|DE0_ANNICK|GPIO_0[18]"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1710689112853 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1710689112853 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1710689112853 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1710689112853 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1710689112853 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1710689112853 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1710689112853 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1710689113253 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter_CLOCK_50\[4\] " "Destination node counter_CLOCK_50\[4\]" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 303 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 975 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1710689113253 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1710689113253 ""}  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 8857 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1710689113253 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GPIO_0\[16\]~input (placed in PIN C8 (DIFFIO_T11p, PADD17, DQS5T/CQ5T#,DPCLK10)) " "Automatically promoted node GPIO_0\[16\]~input (placed in PIN C8 (DIFFIO_T11p, PADD17, DQS5T/CQ5T#,DPCLK10))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1710689113254 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "odometer:odoR\|count_odo_B_neg\[31\]~94 " "Destination node odometer:odoR\|count_odo_B_neg\[31\]~94" {  } { { "odometer.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/odometer.sv" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 2775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1710689113254 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "odometer:odoR\|count_odo_B_pos\[31\]~94 " "Destination node odometer:odoR\|count_odo_B_pos\[31\]~94" {  } { { "odometer.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/odometer.sv" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 2839 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1710689113254 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "odometer:odoR\|count_odo_B_neg\[2\]~36 " "Destination node odometer:odoR\|count_odo_B_neg\[2\]~36" {  } { { "odometer.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/odometer.sv" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 2717 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1710689113254 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "odometer:odoR\|count_odo_B_pos\[2\]~36 " "Destination node odometer:odoR\|count_odo_B_pos\[2\]~36" {  } { { "odometer.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/odometer.sv" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 2781 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1710689113254 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "odometer:odoR\|count_odo_B_neg\[3\]~38 " "Destination node odometer:odoR\|count_odo_B_neg\[3\]~38" {  } { { "odometer.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/odometer.sv" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 2719 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1710689113254 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "odometer:odoR\|count_odo_B_pos\[3\]~38 " "Destination node odometer:odoR\|count_odo_B_pos\[3\]~38" {  } { { "odometer.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/odometer.sv" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 2783 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1710689113254 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "odometer:odoR\|count_odo_B_neg\[4\]~40 " "Destination node odometer:odoR\|count_odo_B_neg\[4\]~40" {  } { { "odometer.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/odometer.sv" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 2721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1710689113254 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "odometer:odoR\|count_odo_B_pos\[4\]~40 " "Destination node odometer:odoR\|count_odo_B_pos\[4\]~40" {  } { { "odometer.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/odometer.sv" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 2785 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1710689113254 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "odometer:odoR\|count_odo_B_neg\[5\]~42 " "Destination node odometer:odoR\|count_odo_B_neg\[5\]~42" {  } { { "odometer.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/odometer.sv" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 2723 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1710689113254 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "odometer:odoR\|count_odo_B_pos\[5\]~42 " "Destination node odometer:odoR\|count_odo_B_pos\[5\]~42" {  } { { "odometer.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/odometer.sv" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 2787 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1710689113254 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1710689113254 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1710689113254 ""}  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 8845 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1710689113254 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1710689113254 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 3586 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1710689113254 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "counter_CLOCK_50\[4\]  " "Automatically promoted node counter_CLOCK_50\[4\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1710689113254 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter_CLOCK_50\[4\]~10 " "Destination node counter_CLOCK_50\[4\]~10" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 303 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 1330 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1710689113254 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADC_interface:ADC_interface_inst\|ADC_clk~0 " "Destination node ADC_interface:ADC_interface_inst\|ADC_clk~0" {  } { { "adc_interface.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/adc_interface.sv" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 1312 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1710689113254 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1710689113254 ""}  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 303 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 975 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1710689113254 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1710689113254 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 6361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1710689113254 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 6386 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1710689113254 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 4222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1710689113254 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1710689113254 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 5219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1710689113254 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Actuators_RAM\[0\]\[0\]  " "Automatically promoted node Actuators_RAM\[0\]\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1710689113254 ""}  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 166 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 974 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1710689113254 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1710689113941 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1710689113955 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1710689113955 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1710689113962 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1710689113981 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1710689113991 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1710689113991 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1710689114001 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1710689114188 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1710689114191 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1710689114191 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710689114565 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1710689114598 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1710689115706 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710689116427 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1710689116515 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1710689118880 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710689118880 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1710689120049 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1710689122813 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1710689122813 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1710689123129 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1710689123129 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1710689123129 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710689123139 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.73 " "Total time spent on timing analysis during the Fitter is 1.73 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1710689123349 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1710689123389 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1710689123989 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1710689123991 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1710689124748 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710689125999 ""}
{ "Warning" "WFIOMGR_FIOMGR_MUST_USE_EXTERNAL_CLAMPING_DIODE_TOP_LEVEL" "1 " "Following 1 pins must use external clamping diodes." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EPCS_DATA0 3.3-V LVTTL H2 " "Pin EPCS_DATA0 uses I/O standard 3.3-V LVTTL at H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { EPCS_DATA0 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EPCS_DATA0" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 96 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""}  } {  } 0 169180 "Following %1!d! pins must use external clamping diodes." 0 0 "Fitter" 0 -1 1710689126738 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "113 Cyclone IV E " "113 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL J15 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at J15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL E1 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at E1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL M1 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at M1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL T8 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at T8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL B9 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at B9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL M15 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at M15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[0\] 3.3-V LVTTL E15 " "Pin GPIO_2_IN\[0\] uses I/O standard 3.3-V LVTTL at E15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2_IN[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[0\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 112 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[1\] 3.3-V LVTTL E16 " "Pin GPIO_2_IN\[1\] uses I/O standard 3.3-V LVTTL at E16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2_IN[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[1\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 112 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[2\] 3.3-V LVTTL M16 " "Pin GPIO_2_IN\[2\] uses I/O standard 3.3-V LVTTL at M16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2_IN[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[2\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 112 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_IN\[0\] 3.3-V LVTTL A8 " "Pin GPIO_0_IN\[0\] uses I/O standard 3.3-V LVTTL at A8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0_IN[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_IN\[0\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 116 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_IN\[0\] 3.3-V LVTTL T9 " "Pin GPIO_1_IN\[0\] uses I/O standard 3.3-V LVTTL at T9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1_IN[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_IN\[0\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_IN\[1\] 3.3-V LVTTL R9 " "Pin GPIO_1_IN\[1\] uses I/O standard 3.3-V LVTTL at R9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1_IN[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_IN\[1\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL G2 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL G1 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL L8 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL K5 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at K5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL K2 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL J2 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at J2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL J1 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at J1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL R7 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL T4 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at T4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL T2 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at T2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL T3 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL R3 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL R5 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at R5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL P3 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at P3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL N3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL K1 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL F1 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at F1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 102 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[0\] 3.3-V LVTTL A14 " "Pin GPIO_2\[0\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[1\] 3.3-V LVTTL B16 " "Pin GPIO_2\[1\] uses I/O standard 3.3-V LVTTL at B16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[1\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[2\] 3.3-V LVTTL C14 " "Pin GPIO_2\[2\] uses I/O standard 3.3-V LVTTL at C14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[2\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[3\] 3.3-V LVTTL C16 " "Pin GPIO_2\[3\] uses I/O standard 3.3-V LVTTL at C16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[3\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[4\] 3.3-V LVTTL C15 " "Pin GPIO_2\[4\] uses I/O standard 3.3-V LVTTL at C15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[4\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[5\] 3.3-V LVTTL D16 " "Pin GPIO_2\[5\] uses I/O standard 3.3-V LVTTL at D16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[5\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[6\] 3.3-V LVTTL D15 " "Pin GPIO_2\[6\] uses I/O standard 3.3-V LVTTL at D15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[6\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[7\] 3.3-V LVTTL D14 " "Pin GPIO_2\[7\] uses I/O standard 3.3-V LVTTL at D14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[7\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[8\] 3.3-V LVTTL F15 " "Pin GPIO_2\[8\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[8\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[9\] 3.3-V LVTTL F16 " "Pin GPIO_2\[9\] uses I/O standard 3.3-V LVTTL at F16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[9\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[10\] 3.3-V LVTTL F14 " "Pin GPIO_2\[10\] uses I/O standard 3.3-V LVTTL at F14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[10\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[11\] 3.3-V LVTTL G16 " "Pin GPIO_2\[11\] uses I/O standard 3.3-V LVTTL at G16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[11\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[12\] 3.3-V LVTTL G15 " "Pin GPIO_2\[12\] uses I/O standard 3.3-V LVTTL at G15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[12\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[1\] 3.3-V LVTTL C3 " "Pin GPIO_0\[1\] uses I/O standard 3.3-V LVTTL at C3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[3\] 3.3-V LVTTL A3 " "Pin GPIO_0\[3\] uses I/O standard 3.3-V LVTTL at A3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[10\] 3.3-V LVTTL B6 " "Pin GPIO_0\[10\] uses I/O standard 3.3-V LVTTL at B6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[11\] 3.3-V LVTTL A6 " "Pin GPIO_0\[11\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[12\] 3.3-V LVTTL B7 " "Pin GPIO_0\[12\] uses I/O standard 3.3-V LVTTL at B7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[13\] 3.3-V LVTTL D6 " "Pin GPIO_0\[13\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[14\] 3.3-V LVTTL A7 " "Pin GPIO_0\[14\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[15\] 3.3-V LVTTL C6 " "Pin GPIO_0\[15\] uses I/O standard 3.3-V LVTTL at C6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[20\] 3.3-V LVTTL E8 " "Pin GPIO_0\[20\] uses I/O standard 3.3-V LVTTL at E8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[22\] 3.3-V LVTTL F9 " "Pin GPIO_0\[22\] uses I/O standard 3.3-V LVTTL at F9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[24\] 3.3-V LVTTL C9 " "Pin GPIO_0\[24\] uses I/O standard 3.3-V LVTTL at C9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[29\] 3.3-V LVTTL B11 " "Pin GPIO_0\[29\] uses I/O standard 3.3-V LVTTL at B11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[31\] 3.3-V LVTTL D11 " "Pin GPIO_0\[31\] uses I/O standard 3.3-V LVTTL at D11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[33\] 3.3-V LVTTL B12 " "Pin GPIO_0\[33\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[0\] 3.3-V LVTTL F13 " "Pin GPIO_1\[0\] uses I/O standard 3.3-V LVTTL at F13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[1\] 3.3-V LVTTL T15 " "Pin GPIO_1\[1\] uses I/O standard 3.3-V LVTTL at T15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[2\] 3.3-V LVTTL T14 " "Pin GPIO_1\[2\] uses I/O standard 3.3-V LVTTL at T14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[3\] 3.3-V LVTTL T13 " "Pin GPIO_1\[3\] uses I/O standard 3.3-V LVTTL at T13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[4\] 3.3-V LVTTL R13 " "Pin GPIO_1\[4\] uses I/O standard 3.3-V LVTTL at R13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[5\] 3.3-V LVTTL T12 " "Pin GPIO_1\[5\] uses I/O standard 3.3-V LVTTL at T12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[6\] 3.3-V LVTTL R12 " "Pin GPIO_1\[6\] uses I/O standard 3.3-V LVTTL at R12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[7\] 3.3-V LVTTL T11 " "Pin GPIO_1\[7\] uses I/O standard 3.3-V LVTTL at T11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[8\] 3.3-V LVTTL T10 " "Pin GPIO_1\[8\] uses I/O standard 3.3-V LVTTL at T10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[9\] 3.3-V LVTTL R11 " "Pin GPIO_1\[9\] uses I/O standard 3.3-V LVTTL at R11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[10\] 3.3-V LVTTL P11 " "Pin GPIO_1\[10\] uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[11\] 3.3-V LVTTL R10 " "Pin GPIO_1\[11\] uses I/O standard 3.3-V LVTTL at R10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[12\] 3.3-V LVTTL N12 " "Pin GPIO_1\[12\] uses I/O standard 3.3-V LVTTL at N12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[13\] 3.3-V LVTTL P9 " "Pin GPIO_1\[13\] uses I/O standard 3.3-V LVTTL at P9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[14\] 3.3-V LVTTL N9 " "Pin GPIO_1\[14\] uses I/O standard 3.3-V LVTTL at N9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[15\] 3.3-V LVTTL N11 " "Pin GPIO_1\[15\] uses I/O standard 3.3-V LVTTL at N11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[16\] 3.3-V LVTTL L16 " "Pin GPIO_1\[16\] uses I/O standard 3.3-V LVTTL at L16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[17\] 3.3-V LVTTL K16 " "Pin GPIO_1\[17\] uses I/O standard 3.3-V LVTTL at K16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[18\] 3.3-V LVTTL R16 " "Pin GPIO_1\[18\] uses I/O standard 3.3-V LVTTL at R16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[19\] 3.3-V LVTTL L15 " "Pin GPIO_1\[19\] uses I/O standard 3.3-V LVTTL at L15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[20\] 3.3-V LVTTL P15 " "Pin GPIO_1\[20\] uses I/O standard 3.3-V LVTTL at P15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[21\] 3.3-V LVTTL P16 " "Pin GPIO_1\[21\] uses I/O standard 3.3-V LVTTL at P16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[22\] 3.3-V LVTTL R14 " "Pin GPIO_1\[22\] uses I/O standard 3.3-V LVTTL at R14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[23\] 3.3-V LVTTL N16 " "Pin GPIO_1\[23\] uses I/O standard 3.3-V LVTTL at N16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[24\] 3.3-V LVTTL N15 " "Pin GPIO_1\[24\] uses I/O standard 3.3-V LVTTL at N15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[25\] 3.3-V LVTTL P14 " "Pin GPIO_1\[25\] uses I/O standard 3.3-V LVTTL at P14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[26\] 3.3-V LVTTL L14 " "Pin GPIO_1\[26\] uses I/O standard 3.3-V LVTTL at L14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[27\] 3.3-V LVTTL N14 " "Pin GPIO_1\[27\] uses I/O standard 3.3-V LVTTL at N14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[28\] 3.3-V LVTTL M10 " "Pin GPIO_1\[28\] uses I/O standard 3.3-V LVTTL at M10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[29\] 3.3-V LVTTL L13 " "Pin GPIO_1\[29\] uses I/O standard 3.3-V LVTTL at L13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[30\] 3.3-V LVTTL J16 " "Pin GPIO_1\[30\] uses I/O standard 3.3-V LVTTL at J16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[31\] 3.3-V LVTTL K15 " "Pin GPIO_1\[31\] uses I/O standard 3.3-V LVTTL at K15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[32\] 3.3-V LVTTL J13 " "Pin GPIO_1\[32\] uses I/O standard 3.3-V LVTTL at J13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[33\] 3.3-V LVTTL J14 " "Pin GPIO_1\[33\] uses I/O standard 3.3-V LVTTL at J14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[0\] 3.3-V LVTTL D3 " "Pin GPIO_0\[0\] uses I/O standard 3.3-V LVTTL at D3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[2\] 3.3-V LVTTL A2 " "Pin GPIO_0\[2\] uses I/O standard 3.3-V LVTTL at A2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[4\] 3.3-V LVTTL B3 " "Pin GPIO_0\[4\] uses I/O standard 3.3-V LVTTL at B3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[5\] 3.3-V LVTTL B4 " "Pin GPIO_0\[5\] uses I/O standard 3.3-V LVTTL at B4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[6\] 3.3-V LVTTL A4 " "Pin GPIO_0\[6\] uses I/O standard 3.3-V LVTTL at A4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[7\] 3.3-V LVTTL B5 " "Pin GPIO_0\[7\] uses I/O standard 3.3-V LVTTL at B5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[8\] 3.3-V LVTTL A5 " "Pin GPIO_0\[8\] uses I/O standard 3.3-V LVTTL at A5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[9\] 3.3-V LVTTL D5 " "Pin GPIO_0\[9\] uses I/O standard 3.3-V LVTTL at D5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[16\] 3.3-V LVTTL C8 " "Pin GPIO_0\[16\] uses I/O standard 3.3-V LVTTL at C8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[17\] 3.3-V LVTTL E6 " "Pin GPIO_0\[17\] uses I/O standard 3.3-V LVTTL at E6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[18\] 3.3-V LVTTL E7 " "Pin GPIO_0\[18\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[19\] 3.3-V LVTTL D8 " "Pin GPIO_0\[19\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[21\] 3.3-V LVTTL F8 " "Pin GPIO_0\[21\] uses I/O standard 3.3-V LVTTL at F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[23\] 3.3-V LVTTL E9 " "Pin GPIO_0\[23\] uses I/O standard 3.3-V LVTTL at E9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[25\] 3.3-V LVTTL D9 " "Pin GPIO_0\[25\] uses I/O standard 3.3-V LVTTL at D9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[26\] 3.3-V LVTTL E11 " "Pin GPIO_0\[26\] uses I/O standard 3.3-V LVTTL at E11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[27\] 3.3-V LVTTL E10 " "Pin GPIO_0\[27\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[28\] 3.3-V LVTTL C11 " "Pin GPIO_0\[28\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[30\] 3.3-V LVTTL A12 " "Pin GPIO_0\[30\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[32\] 3.3-V LVTTL D12 " "Pin GPIO_0\[32\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL R8 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at R8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_IN\[1\] 3.3-V LVTTL B8 " "Pin GPIO_0_IN\[1\] uses I/O standard 3.3-V LVTTL at B8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0_IN[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_IN\[1\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 116 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_SDAT 3.3-V LVTTL A9 " "Pin ADC_SDAT uses I/O standard 3.3-V LVTTL at A9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADC_SDAT } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SDAT" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 108 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 255 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126738 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1710689126738 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_FOR_CONFIGURATION_PIN_TOP_LEVEL" "1 " "PCI-clamp diode is not supported in this mode. The following 1 pins must meet the Intel FPGA requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Intel recommends termination method as specified in the Application Note 447." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EPCS_DATA0 3.3-V LVTTL H2 " "Pin EPCS_DATA0 uses I/O standard 3.3-V LVTTL at H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { EPCS_DATA0 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EPCS_DATA0" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 96 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710689126751 ""}  } {  } 0 169203 "PCI-clamp diode is not supported in this mode. The following %1!d! pins must meet the Intel FPGA requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Intel recommends termination method as specified in the Application Note 447." 0 0 "Fitter" 0 -1 1710689126751 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "97 " "Following 97 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Pin I2C_SDAT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 102 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[0\] a permanently disabled " "Pin GPIO_2\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[1\] a permanently disabled " "Pin GPIO_2\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[1\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[2\] a permanently disabled " "Pin GPIO_2\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[2\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[3\] a permanently disabled " "Pin GPIO_2\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[3\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[4\] a permanently disabled " "Pin GPIO_2\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[4\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[5\] a permanently disabled " "Pin GPIO_2\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[5\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[6\] a permanently disabled " "Pin GPIO_2\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[6\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[7\] a permanently disabled " "Pin GPIO_2\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[7\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[8\] a permanently disabled " "Pin GPIO_2\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[8\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[9\] a permanently disabled " "Pin GPIO_2\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[9\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[10\] a permanently disabled " "Pin GPIO_2\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[10\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[11\] a permanently disabled " "Pin GPIO_2\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[11\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[12\] a permanently disabled " "Pin GPIO_2\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[12\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently enabled " "Pin GPIO_0\[21\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently enabled " "Pin GPIO_0\[23\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently enabled " "Pin GPIO_0\[25\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently enabled " "Pin GPIO_0\[26\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently enabled " "Pin GPIO_0\[27\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently enabled " "Pin GPIO_0\[28\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently enabled " "Pin GPIO_0\[30\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently enabled " "Pin GPIO_0\[32\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710689126751 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1710689126751 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/DE0_ANNICK.fit.smsg " "Generated suppressed messages file C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/DE0_ANNICK.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1710689127108 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 12 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5689 " "Peak virtual memory: 5689 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710689128440 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 17 16:25:28 2024 " "Processing ended: Sun Mar 17 16:25:28 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710689128440 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710689128440 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710689128440 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1710689128440 ""}
