-- Catapult University Version: Report                                              
-- ---------------------------- ---------------------------------------------------
-- Version:                     10.0a/269363 Production Release                     
-- Build Date:                  Wed Nov  9 17:38:00 PST 2016                        
                                                                                    
-- Generated by:                xph3sle509@ocaepc57                                 
-- Generated date:              Tue Jan 23 11:05:30 CET 2018                        

Solution Settings: conv.v1
  Current state: extract
  Project: Catapult_5
  
  Design Input Files Specified
    $PROJECT_HOME/3D_mono_camera/conv.cpp
  
  Processes/Blocks in Design
    Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------- ----------------------- ------- ---------- ------------ -- --------
    /conv/core                         55    1189       1195            0  0        ? 
    Design Total:                      55    1189       1195            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                                                Area Score Area(DSP48E1s) Area(DSP48Es) Area(LUTs) Area(MUX_CARRYs) Delay Post Alloc Post Assign 
    ------------------------------------------------------------- ---------- -------------- ------------- ---------- ---------------- ----- ---------- -----------
    [Lib: mgc_Xilinx-ARTIX-7-3_beh_psr]                                                                                                                            
    mgc_add(13,0,13,0,13)                                             13.000          0.000         0.000     13.000           12.000 1.420          1           1 
    mgc_add(14,0,14,0,14)                                             14.000          0.000         0.000     14.000           13.000 1.445          1           1 
    mgc_add(2,0,1,0,2)                                                 2.000          0.000         0.000      2.000            1.000 1.145          0           1 
    mgc_add(2,0,1,1,2)                                                 2.000          0.000         0.000      2.000            1.000 1.145          0           1 
    mgc_add(2,0,1,1,3)                                                 2.000          0.000         0.000      2.000            1.000 1.145          0           1 
    mgc_add(32,0,6,1,32)                                              32.000          0.000         0.000     32.000           31.000 1.895          2           2 
    mgc_add(32,1,2,1,33)                                              32.000          0.000         0.000     32.000           31.000 1.895          2           1 
    mgc_add(32,1,31,0,33)                                             32.000          0.000         0.000     32.000           31.000 1.895          1           1 
    mgc_add(32,1,32,1,33)                                             32.000          0.000         0.000     32.000           31.000 1.895          2           1 
    mgc_add(5,0,4,1,6)                                                 5.000          0.000         0.000      5.000            4.000 1.220          3           1 
    mgc_add(5,0,5,0,5)                                                 5.000          0.000         0.000      5.000            4.000 1.220          1           1 
    mgc_add(6,0,5,0,6)                                                 6.000          0.000         0.000      6.000            5.000 1.245          2           1 
    mgc_add(9,0,9,0,9)                                                 9.000          0.000         0.000      9.000            8.000 1.320          2           2 
    mgc_and(1,2)                                                       1.000          0.000         0.000      1.000            0.000 0.600          0           2 
    mgc_and(32,2)                                                     32.000          0.000         0.000     32.000            0.000 0.600          0           2 
    mgc_and(5,2)                                                       5.000          0.000         0.000      5.000            0.000 0.600          0           2 
    mgc_mul(32,0,32,0,32)                                           2076.000          3.144         3.000      0.000            0.000 4.453          1           1 
    mgc_mux(1,1,2)                                                     1.000          0.000         0.000      1.000            0.000 0.130          0           2 
    mgc_mux(14,1,2)                                                   14.000          0.000         0.000     14.000            0.000 0.130          0           1 
    mgc_mux(5,1,2)                                                     5.000          0.000         0.000      5.000            0.000 0.130          0           1 
    mgc_mux1hot(32,3)                                                 45.639          0.000         0.000     45.639            0.000 0.600          0           4 
    mgc_mux1hot(32,4)                                                 58.128          0.000         0.000     58.128            0.000 1.600          0           1 
    mgc_nand(1,2)                                                      1.000          0.000         0.000      1.000            0.000 0.600          0           2 
    mgc_nand(1,5)                                                      1.000          0.000         0.000      1.000            0.000 0.600          0           1 
    mgc_nor(1,2)                                                       1.000          0.000         0.000      1.000            0.000 0.600          0           1 
    mgc_nor(1,4)                                                       1.000          0.000         0.000      1.000            0.000 0.600          0           1 
    mgc_not(1)                                                         0.000          0.000         0.000      0.000            0.000 0.000          0          12 
    mgc_not(32)                                                        0.000          0.000         0.000      0.000            0.000 0.000          0           5 
    mgc_not(5)                                                         0.000          0.000         0.000      0.000            0.000 0.000          0           2 
    mgc_or(1,2)                                                        1.000          0.000         0.000      1.000            0.000 0.600          0           4 
    mgc_or(1,3)                                                        1.000          0.000         0.000      1.000            0.000 0.600          0           1 
    mgc_or(1,4)                                                        1.000          0.000         0.000      1.000            0.000 0.600          0           1 
    mgc_reg_pos(1,0,0,1,1,0,0)                                         0.000          0.000         0.000      0.000            0.000 0.470          0           1 
    mgc_reg_pos(1,0,0,1,1,1,1)                                         0.000          0.000         0.000      0.000            0.000 0.470          0           2 
    mgc_reg_pos(13,0,0,1,1,0,0)                                        0.000          0.000         0.000      0.000            0.000 0.470          0           2 
    mgc_reg_pos(14,0,0,1,1,1,1)                                        0.000          0.000         0.000      0.000            0.000 0.470          0           1 
    mgc_reg_pos(3,0,0,1,1,0,0)                                         0.000          0.000         0.000      0.000            0.000 0.470          0           1 
    mgc_reg_pos(32,0,0,1,1,0,0)                                        0.000          0.000         0.000      0.000            0.000 0.470          0           2 
    mgc_reg_pos(32,0,0,1,1,1,1)                                        0.000          0.000         0.000      0.000            0.000 0.470          0           4 
    mgc_reg_pos(5,0,0,1,1,0,0)                                         0.000          0.000         0.000      0.000            0.000 0.470          0           1 
    mgc_reg_pos(5,0,0,1,1,1,1)                                         0.000          0.000         0.000      0.000            0.000 0.470          0           3 
    [Lib: mgc_ioport]                                                                                                                                              
    mgc_in_wire(2,32)                                                  0.000          0.000         0.000      0.000            0.000 0.000          1           1 
    mgc_in_wire(3,32)                                                  0.000          0.000         0.000      0.000            0.000 0.000          1           1 
    mgc_io_sync(0)                                                     0.000          0.000         0.000      0.000            0.000 0.000          5           5 
    [Lib: ram_Xilinx-ARTIX-7-3_RAMSB]                                                                                                                              
    singleport_rport(1,60000,32,16,0,1,0,0,0,1,1,1,0,60000,32,1)       0.000          0.000         0.000      0.000            0.000 1.850          1           0 
    singleport_rport(4,289,32,9,0,1,0,0,0,1,1,1,0,289,32,1)            0.000          0.000         0.000      0.000            0.000 1.850          1           0 
    singleport_rwport(5,68256,32,17,0,1,0,0,0,1,1,1,0,68256,32,1)      0.000          0.000         0.000      0.000            0.000 1.850          1           0 
                                                                                                                                                                   
    TOTAL AREA (After Assignment):                                  2651.683          3.000         3.000    576.000          212.000                              
    
  C++ to RTL Interface Mappings
    C++ Field RTL Range RTL Range Expression Expression Limits 
    --------- --------- -------------------- -----------------
    
  Area Scores
                      Post-Scheduling   Post-DP & FSM Post-Assignment 
    ----------------- --------------- --------------- ---------------
    Total Area Score:   2377.0          7084.7          2657.7        
    Total Reg:             0.0             0.0             0.0        
                                                                      
    DataPath:           2377.0 (100%)   7078.7 (100%)   2651.7 (100%) 
      MUX:                 0.0           403.7   (6%)    261.7  (10%) 
      FUNC:             2377.0 (100%)   6654.0  (94%)   2303.0  (87%) 
      LOGIC:               0.0            21.0   (0%)     87.0   (3%) 
      BUFFER:              0.0             0.0             0.0        
      MEM:                 0.0             0.0             0.0        
      ROM:                 0.0             0.0             0.0        
      REG:                 0.0             0.0             0.0        
                                                                      
    
    FSM:                   0.0             6.0   (0%)      6.0   (0%) 
      FSM-REG:             0.0             0.0             0.0        
      FSM-COMB:            0.0             6.0 (100%)      6.0 (100%) 
                                                                      
    
  Register-to-Variable Mappings
    Register                                        Size(bits) Gated Register CG Opt Done Variables                                             
    ----------------------------------------------- ---------- -------------- ----------- -----------------------------------------------------
    cols#1.sva#1                                            32         Y           Y      cols#1.sva#1                                          
    for:for:for:for:if:asn#6.itm#2                          32                            for:for:for:for:if:asn#6.itm#2                        
    for:for:for:for:if:asn#7.itm#2                          32                            for:for:for:for:if:asn#7.itm#2                        
    for:for:j.sva                                           32         Y           Y      for:for:j.sva                                         
    for:i.sva                                               32         Y           Y      for:i.sva                                             
    rows#1.sva#2                                            32         Y           Y      rows#1.sva#2                                          
    for:for:for:for:if:acc.psp.sva#1                        14         Y           Y      for:for:for:for:if:acc.psp.sva#1                      
    for:for:for:for:if:slc(ii)(28-0).itm#2                  13                            for:for:for:for:if:slc(ii)(28-0).itm#2                
    for:for:for:for:if:slc(jj)(15-3).itm#2                  13                            for:for:for:for:if:slc(jj)(15-3).itm#2                
    for:for:for:acc#1.psp.sva                                5         Y           Y      for:for:for:acc#1.psp.sva                             
    for:for:for:for:n(4:0).sva                               5                            for:for:for:for:n(4:0).sva                            
    for:for:for:for:n(4:0).sva#3                             5         Y           Y      for:for:for:for:n(4:0).sva#3                          
    for:for:for:m(4:0).sva#4                                 5         Y           Y      for:for:for:m(4:0).sva#4                              
    for:for:for:for:if:slc(jj)(2-0).itm#3                    3                            for:for:for:for:if:slc(jj)(2-0).itm#3                 
    for:for:for:for:if:for:for:for:for:if:and#2.itm          1         Y           Y      for:for:for:for:if:for:for:for:for:if:and#2.itm       
    for:for:for:for:slc(for:for:for:for:acc)(5).itm          1         Y           Y      for:for:for:for:slc(for:for:for:for:acc)(5).itm       
    reg(sortie:rsc.triosy:obj.ld).cse                        1                            reg(sortie:rsc.triosy:obj.ld).cse                     
                                                                                                                                                
    Total:                                                 258            159         159 (Total Gating Ratio: 0.62, CG Opt Gating Ratio: 0.62) 
    
  Timing Report
    Critical Path
      Max Delay:  7.19
      Slack:      42.81
      
      Path                                                               Startpoint                                      Endpoint                                                   Delay  Slack   
      ------------------------------------------------------------------ ----------------------------------------------- ---------------------------------------------------------- ------ -------
      1                                                                  conv:core/reg(for:i)                            conv:core/reg(sortie:rsc.triosy:obj.ld)                    7.1900 42.8100 
                                                                                                                                                                                                   
        Instance                                                         Component                                                                                                  Delta  Delay   
        --------                                                         ---------                                                                                                  -----  -----   
        conv:core/reg(for:i)                                             mgc_reg_pos_32_0_0_1_1_1_1                                                                                 0.4700 0.4700  
        conv:core/for:i.sva                                                                                                                                                         0.0000 0.4700  
        conv:core/for:mux1h#2                                            mgc_mux1hot_32_4                                                                                           1.6000 2.0700  
        conv:core/for:mux1h#2.tmpw                                                                                                                                                  0.0000 2.0700  
        conv:core/for:acc#1:rg                                           mgc_addc_32_1_2_1_33                                                                                       1.8950 3.9650  
        conv:core/z.out#2                                                                                                                                                           0.0000 3.9650  
        conv:core/for:slc(z.out#2)(31-0)                                                                                                                                            0.0000 3.9650  
        conv:core/for:mux1h                                              mgc_mux1hot_32_3                                                                                           0.6000 4.5650  
        conv:core/for:mux1h.tmpw                                                                                                                                                    0.0000 4.5650  
        conv:core/for:acc:rg                                             mgc_addc_32_1_32_1_33                                                                                      1.8950 6.4600  
        conv:core/z.out#1                                                                                                                                                           0.0000 6.4600  
        conv:core/for:slc(z.out#1)(32)                                                                                                                                              0.0000 6.4600  
        conv:core/for:not                                                mgc_not_1                                                                                                  0.0000 6.4600  
        conv:core/for:mux                                                mgc_mux_1_1_2                                                                                              0.1300 6.5900  
        conv:core/exit:for.sva:mx0                                                                                                                                                  0.0000 6.5900  
        conv:core/sortie:and                                             mgc_and_1_2                                                                                                0.6000 7.1900  
        conv:core/reg(sortie:rsc.triosy:obj.ld)                          mgc_reg_pos_1_0_0_1_1_0_0                                                                                  0.0000 7.1900  
                                                                                                                                                                                                   
      2                                                                  conv:core/reg(cols#1)                           conv:core/reg(sortie:rsc.triosy:obj.ld)                    7.1900 42.8100 
                                                                                                                                                                                                   
        Instance                                                         Component                                                                                                  Delta  Delay   
        --------                                                         ---------                                                                                                  -----  -----   
        conv:core/reg(cols#1)                                            mgc_reg_pos_32_0_0_1_1_1_1                                                                                 0.4700 0.4700  
        conv:core/cols#1.sva#1                                                                                                                                                      0.0000 0.4700  
        conv:core/cols:not#3                                             mgc_not_32                                                                                                 0.0000 0.4700  
        conv:core/for:mux1h#2                                            mgc_mux1hot_32_4                                                                                           1.6000 2.0700  
        conv:core/for:mux1h#2.tmpw                                                                                                                                                  0.0000 2.0700  
        conv:core/for:acc#1:rg                                           mgc_addc_32_1_2_1_33                                                                                       1.8950 3.9650  
        conv:core/z.out#2                                                                                                                                                           0.0000 3.9650  
        conv:core/for:slc(z.out#2)(31-0)                                                                                                                                            0.0000 3.9650  
        conv:core/for:mux1h                                              mgc_mux1hot_32_3                                                                                           0.6000 4.5650  
        conv:core/for:mux1h.tmpw                                                                                                                                                    0.0000 4.5650  
        conv:core/for:acc:rg                                             mgc_addc_32_1_32_1_33                                                                                      1.8950 6.4600  
        conv:core/z.out#1                                                                                                                                                           0.0000 6.4600  
        conv:core/for:slc(z.out#1)(32)                                                                                                                                              0.0000 6.4600  
        conv:core/for:not                                                mgc_not_1                                                                                                  0.0000 6.4600  
        conv:core/for:mux                                                mgc_mux_1_1_2                                                                                              0.1300 6.5900  
        conv:core/exit:for.sva:mx0                                                                                                                                                  0.0000 6.5900  
        conv:core/sortie:and                                             mgc_and_1_2                                                                                                0.6000 7.1900  
        conv:core/reg(sortie:rsc.triosy:obj.ld)                          mgc_reg_pos_1_0_0_1_1_0_0                                                                                  0.0000 7.1900  
                                                                                                                                                                                                   
      3                                                                  conv:core/reg(for:for:j)                        conv:core/reg(sortie:rsc.triosy:obj.ld)                    7.1900 42.8100 
                                                                                                                                                                                                   
        Instance                                                         Component                                                                                                  Delta  Delay   
        --------                                                         ---------                                                                                                  -----  -----   
        conv:core/reg(for:for:j)                                         mgc_reg_pos_32_0_0_1_1_1_1                                                                                 0.4700 0.4700  
        conv:core/for:for:j.sva                                                                                                                                                     0.0000 0.4700  
        conv:core/for:mux1h#2                                            mgc_mux1hot_32_4                                                                                           1.6000 2.0700  
        conv:core/for:mux1h#2.tmpw                                                                                                                                                  0.0000 2.0700  
        conv:core/for:acc#1:rg                                           mgc_addc_32_1_2_1_33                                                                                       1.8950 3.9650  
        conv:core/z.out#2                                                                                                                                                           0.0000 3.9650  
        conv:core/for:slc(z.out#2)(31-0)                                                                                                                                            0.0000 3.9650  
        conv:core/for:mux1h                                              mgc_mux1hot_32_3                                                                                           0.6000 4.5650  
        conv:core/for:mux1h.tmpw                                                                                                                                                    0.0000 4.5650  
        conv:core/for:acc:rg                                             mgc_addc_32_1_32_1_33                                                                                      1.8950 6.4600  
        conv:core/z.out#1                                                                                                                                                           0.0000 6.4600  
        conv:core/for:slc(z.out#1)(32)                                                                                                                                              0.0000 6.4600  
        conv:core/for:not                                                mgc_not_1                                                                                                  0.0000 6.4600  
        conv:core/for:mux                                                mgc_mux_1_1_2                                                                                              0.1300 6.5900  
        conv:core/exit:for.sva:mx0                                                                                                                                                  0.0000 6.5900  
        conv:core/sortie:and                                             mgc_and_1_2                                                                                                0.6000 7.1900  
        conv:core/reg(sortie:rsc.triosy:obj.ld)                          mgc_reg_pos_1_0_0_1_1_0_0                                                                                  0.0000 7.1900  
                                                                                                                                                                                                   
      4                                                                  conv:core/reg(for:i)                            conv:core/reg(for:for:for:for:if:for:for:for:for:if:and#2) 7.0600 42.9400 
                                                                                                                                                                                                   
        Instance                                                         Component                                                                                                  Delta  Delay   
        --------                                                         ---------                                                                                                  -----  -----   
        conv:core/reg(for:i)                                             mgc_reg_pos_32_0_0_1_1_1_1                                                                                 0.4700 0.4700  
        conv:core/for:i.sva                                                                                                                                                         0.0000 0.4700  
        conv:core/for:mux1h#2                                            mgc_mux1hot_32_4                                                                                           1.6000 2.0700  
        conv:core/for:mux1h#2.tmpw                                                                                                                                                  0.0000 2.0700  
        conv:core/for:acc#1:rg                                           mgc_addc_32_1_2_1_33                                                                                       1.8950 3.9650  
        conv:core/z.out#2                                                                                                                                                           0.0000 3.9650  
        conv:core/for:slc(z.out#2)(31-0)                                                                                                                                            0.0000 3.9650  
        conv:core/for:mux1h                                              mgc_mux1hot_32_3                                                                                           0.6000 4.5650  
        conv:core/for:mux1h.tmpw                                                                                                                                                    0.0000 4.5650  
        conv:core/for:acc:rg                                             mgc_addc_32_1_32_1_33                                                                                      1.8950 6.4600  
        conv:core/z.out#1                                                                                                                                                           0.0000 6.4600  
        conv:core/for:slc(z.out#1)(32)#3                                                                                                                                            0.0000 6.4600  
        conv:core/for:for:for:for:if:for:for:for:for:if:and#2            mgc_and_1_2                                                                                                0.6000 7.0600  
        conv:core/reg(for:for:for:for:if:for:for:for:for:if:and#2)       mgc_reg_pos_1_0_0_1_1_1_1                                                                                  0.0000 7.0600  
                                                                                                                                                                                                   
      5                                                                  conv:core/reg(for:for:j)                        conv:core/reg(for:for:for:for:if:for:for:for:for:if:and#2) 7.0600 42.9400 
                                                                                                                                                                                                   
        Instance                                                         Component                                                                                                  Delta  Delay   
        --------                                                         ---------                                                                                                  -----  -----   
        conv:core/reg(for:for:j)                                         mgc_reg_pos_32_0_0_1_1_1_1                                                                                 0.4700 0.4700  
        conv:core/for:for:j.sva                                                                                                                                                     0.0000 0.4700  
        conv:core/for:mux1h#2                                            mgc_mux1hot_32_4                                                                                           1.6000 2.0700  
        conv:core/for:mux1h#2.tmpw                                                                                                                                                  0.0000 2.0700  
        conv:core/for:acc#1:rg                                           mgc_addc_32_1_2_1_33                                                                                       1.8950 3.9650  
        conv:core/z.out#2                                                                                                                                                           0.0000 3.9650  
        conv:core/for:slc(z.out#2)(31-0)                                                                                                                                            0.0000 3.9650  
        conv:core/for:mux1h                                              mgc_mux1hot_32_3                                                                                           0.6000 4.5650  
        conv:core/for:mux1h.tmpw                                                                                                                                                    0.0000 4.5650  
        conv:core/for:acc:rg                                             mgc_addc_32_1_32_1_33                                                                                      1.8950 6.4600  
        conv:core/z.out#1                                                                                                                                                           0.0000 6.4600  
        conv:core/for:slc(z.out#1)(32)#3                                                                                                                                            0.0000 6.4600  
        conv:core/for:for:for:for:if:for:for:for:for:if:and#2            mgc_and_1_2                                                                                                0.6000 7.0600  
        conv:core/reg(for:for:for:for:if:for:for:for:for:if:and#2)       mgc_reg_pos_1_0_0_1_1_1_1                                                                                  0.0000 7.0600  
                                                                                                                                                                                                   
      6                                                                  conv:core/reg(cols#1)                           conv:core/reg(for:for:for:for:if:for:for:for:for:if:and#2) 7.0600 42.9400 
                                                                                                                                                                                                   
        Instance                                                         Component                                                                                                  Delta  Delay   
        --------                                                         ---------                                                                                                  -----  -----   
        conv:core/reg(cols#1)                                            mgc_reg_pos_32_0_0_1_1_1_1                                                                                 0.4700 0.4700  
        conv:core/cols#1.sva#1                                                                                                                                                      0.0000 0.4700  
        conv:core/cols:not#3                                             mgc_not_32                                                                                                 0.0000 0.4700  
        conv:core/for:mux1h#2                                            mgc_mux1hot_32_4                                                                                           1.6000 2.0700  
        conv:core/for:mux1h#2.tmpw                                                                                                                                                  0.0000 2.0700  
        conv:core/for:acc#1:rg                                           mgc_addc_32_1_2_1_33                                                                                       1.8950 3.9650  
        conv:core/z.out#2                                                                                                                                                           0.0000 3.9650  
        conv:core/for:slc(z.out#2)(31-0)                                                                                                                                            0.0000 3.9650  
        conv:core/for:mux1h                                              mgc_mux1hot_32_3                                                                                           0.6000 4.5650  
        conv:core/for:mux1h.tmpw                                                                                                                                                    0.0000 4.5650  
        conv:core/for:acc:rg                                             mgc_addc_32_1_32_1_33                                                                                      1.8950 6.4600  
        conv:core/z.out#1                                                                                                                                                           0.0000 6.4600  
        conv:core/for:slc(z.out#1)(32)#3                                                                                                                                            0.0000 6.4600  
        conv:core/for:for:for:for:if:for:for:for:for:if:and#2            mgc_and_1_2                                                                                                0.6000 7.0600  
        conv:core/reg(for:for:for:for:if:for:for:for:for:if:and#2)       mgc_reg_pos_1_0_0_1_1_1_1                                                                                  0.0000 7.0600  
                                                                                                                                                                                                   
      7                                                                  conv:core/reg(for:i)                            conv:core/reg(for:for:for:for:if:acc.psp)                  6.9682 43.0318 
                                                                                                                                                                                                   
        Instance                                                         Component                                                                                                  Delta  Delay   
        --------                                                         ---------                                                                                                  -----  -----   
        conv:core/reg(for:i)                                             mgc_reg_pos_32_0_0_1_1_1_1                                                                                 0.4700 0.4700  
        conv:core/for:i.sva                                                                                                                                                         0.0000 0.4700  
        conv:core/for:i:slc(for:i.sva)(13-0)                                                                                                                                        0.0000 0.4700  
        conv:core/exs                                                                                                                                                               0.0000 0.4700  
        conv:core/for:for:for:for:if:mux1h#14                            mgc_mux1hot_32_3                                                                                           0.6000 1.0700  
        conv:core/for:for:for:for:if:mux1h#14.tmpw                                                                                                                                  0.0000 1.0700  
        conv:core/for:for:for:for:if:mul:rg                              mgc_mul_32_0_32_0_32                                                                                       4.4532 5.5232  
        conv:core/z.out#4                                                                                                                                                           0.0000 5.5232  
        conv:core/for:for:for:for:if:slc(z.out#4)(13-0)                                                                                                                             0.0000 5.5232  
        conv:core/for:for:for:for:if:acc                                 mgc_addc_14_0_14_0_14                                                                                      1.4450 6.9682  
        conv:core/for:for:for:for:if:acc.psp.sva                                                                                                                                    0.0000 6.9682  
        conv:core/reg(for:for:for:for:if:acc.psp)                        mgc_reg_pos_14_0_0_1_1_1_1                                                                                 0.0000 6.9682  
                                                                                                                                                                                                   
      8                                                                  conv:core/reg(for:for:for:for:if:asn#6)         conv:core/reg(for:for:for:for:if:acc.psp)                  6.9682 43.0318 
                                                                                                                                                                                                   
        Instance                                                         Component                                                                                                  Delta  Delay   
        --------                                                         ---------                                                                                                  -----  -----   
        conv:core/reg(for:for:for:for:if:asn#6)                          mgc_reg_pos_32_0_0_1_1_0_0                                                                                 0.4700 0.4700  
        conv:core/for:for:for:for:if:asn#6.itm#2                                                                                                                                    0.0000 0.4700  
        conv:core/for:for:for:for:if:mux1h#13                            mgc_mux1hot_32_3                                                                                           0.6000 1.0700  
        conv:core/for:for:for:for:if:mux1h#13.tmpw                                                                                                                                  0.0000 1.0700  
        conv:core/for:for:for:for:if:mul:rg                              mgc_mul_32_0_32_0_32                                                                                       4.4532 5.5232  
        conv:core/z.out#4                                                                                                                                                           0.0000 5.5232  
        conv:core/for:for:for:for:if:slc(z.out#4)(13-0)                                                                                                                             0.0000 5.5232  
        conv:core/for:for:for:for:if:acc                                 mgc_addc_14_0_14_0_14                                                                                      1.4450 6.9682  
        conv:core/for:for:for:for:if:acc.psp.sva                                                                                                                                    0.0000 6.9682  
        conv:core/reg(for:for:for:for:if:acc.psp)                        mgc_reg_pos_14_0_0_1_1_1_1                                                                                 0.0000 6.9682  
                                                                                                                                                                                                   
      9                                                                  conv:core/reg(for:for:for:for:if:slc(ii)(28-0)) conv:core/reg(for:for:for:for:if:acc.psp)                  6.9682 43.0318 
                                                                                                                                                                                                   
        Instance                                                         Component                                                                                                  Delta  Delay   
        --------                                                         ---------                                                                                                  -----  -----   
        conv:core/reg(for:for:for:for:if:slc(ii)(28-0))                  mgc_reg_pos_13_0_0_1_1_0_0                                                                                 0.4700 0.4700  
        conv:core/for:for:for:for:if:slc(ii)(28-0).itm#2                                                                                                                            0.0000 0.4700  
        conv:core/conc#2                                                                                                                                                            0.0000 0.4700  
        conv:core/for:for:for:for:if:mux1h#14                            mgc_mux1hot_32_3                                                                                           0.6000 1.0700  
        conv:core/for:for:for:for:if:mux1h#14.tmpw                                                                                                                                  0.0000 1.0700  
        conv:core/for:for:for:for:if:mul:rg                              mgc_mul_32_0_32_0_32                                                                                       4.4532 5.5232  
        conv:core/z.out#4                                                                                                                                                           0.0000 5.5232  
        conv:core/for:for:for:for:if:slc(z.out#4)(13-0)                                                                                                                             0.0000 5.5232  
        conv:core/for:for:for:for:if:acc                                 mgc_addc_14_0_14_0_14                                                                                      1.4450 6.9682  
        conv:core/for:for:for:for:if:acc.psp.sva                                                                                                                                    0.0000 6.9682  
        conv:core/reg(for:for:for:for:if:acc.psp)                        mgc_reg_pos_14_0_0_1_1_1_1                                                                                 0.0000 6.9682  
                                                                                                                                                                                                   
      10                                                                 conv:core/reg(for:for:for:for:n(4:0))           conv:core/reg(for:for:for:for:if:for:for:for:for:if:and#2) 6.6050 43.3950 
                                                                                                                                                                                                   
        Instance                                                         Component                                                                                                  Delta  Delay   
        --------                                                         ---------                                                                                                  -----  -----   
        conv:core/reg(for:for:for:for:n(4:0))                            mgc_reg_pos_5_0_0_1_1_0_0                                                                                  0.4700 0.4700  
        conv:core/for:for:for:for:n(4:0).sva                                                                                                                                        0.0000 0.4700  
        conv:core/for:for:for:for:n:slc(for:for:for:for:n(4:0).sva)(4-3)                                                                                                            0.0000 0.4700  
        conv:core/for:for:for:for:acc#17                                 mgc_addc_2_0_1_1_2                                                                                         1.1450 1.6150  
        conv:core/for:for:for:for:conc#1                                                                                                                                            0.0000 1.6150  
        conv:core/for:for:for:for:acc#5                                  mgc_addc_32_0_6_1_32                                                                                       1.8950 3.5100  
        conv:core/jj.sva                                                                                                                                                            0.0000 3.5100  
        conv:core/for:mux1h                                              mgc_mux1hot_32_3                                                                                           0.6000 4.1100  
        conv:core/for:mux1h.tmpw                                                                                                                                                    0.0000 4.1100  
        conv:core/for:acc:rg                                             mgc_addc_32_1_32_1_33                                                                                      1.8950 6.0050  
        conv:core/z.out#1                                                                                                                                                           0.0000 6.0050  
        conv:core/for:slc(z.out#1)(32)#3                                                                                                                                            0.0000 6.0050  
        conv:core/for:for:for:for:if:for:for:for:for:if:and#2            mgc_and_1_2                                                                                                0.6000 6.6050  
        conv:core/reg(for:for:for:for:if:for:for:for:for:if:and#2)       mgc_reg_pos_1_0_0_1_1_1_1                                                                                  0.0000 6.6050  
                                                                                                                                                                                                   
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 50.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                                   Port                                            Slack (Delay) Messages                
      ---------------------------------------------------------- --------------------------------------------- ------- ------- -----------------------
      conv:core/reg(sortie:rsc.triosy:obj.ld)                    sortie:and                                    -7.1900  7.1900 (clock period exceeded) 
      conv:core/reg(rows#1)                                      rows:rsci.d                                   -6.7200  6.7200 (clock period exceeded) 
      conv:core/reg(for:i)                                       for:i:for:i:for:i:and#1                       -4.5650  4.5650 (clock period exceeded) 
      conv:core/reg(cols#1)                                      cols:rsci.d                                    0.0000  0.0000                         
      conv:core/reg(for:for:j)                                   for:i:for:i:for:i:and                         -4.5650  4.5650 (clock period exceeded) 
      conv:core/reg(for:for:for:m(4:0))                          for:for:for:m:for:for:for:m:for:for:for:m:and -2.4200  2.4200 (clock period exceeded) 
      conv:core/reg(for:for:for:acc#1.psp)                       for:for:for:acc#1                             -1.6900  1.6900 (clock period exceeded) 
      conv:core/reg(for:for:for:for:n(4:0))                      for:for:for:m:for:for:for:m:and               -1.0700  1.0700 (clock period exceeded) 
      conv:core/reg(for:for:for:for:if:slc(jj)(2-0))#1           jj:slc(jj.sva)(2-0)                           -3.5100  3.5100 (clock period exceeded) 
      conv:core/reg(for:for:for:for:if:slc(jj)(15-3))            jj:slc(jj.sva)(15-3)                          -3.5100  3.5100 (clock period exceeded) 
      conv:core/reg(for:for:for:for:if:slc(ii)(28-0))            ii:slc(ii.sva)(12-0)                          -3.5100  3.5100 (clock period exceeded) 
      conv:core/reg(for:for:for:for:if:acc.psp)                  for:for:for:for:if:acc.psp.sva                -7.0982  7.0982 (clock period exceeded) 
      conv:core/reg(for:for:for:for:slc(for:for:for:for:acc)(5)) for:for:for:for:slc(z.out)(4-0)               -3.0650  3.0650 (clock period exceeded) 
      conv:core/reg(for:for:for:for:if:for:for:for:for:if:and#2) for:for:for:for:if:for:for:for:for:if:and#2   -7.0600  7.0600 (clock period exceeded) 
      conv:core/reg(for:for:for:for:n(4:0))#1                    for:for:for:slc(z.out#3)(4-0)#3               -1.8200  1.8200 (clock period exceeded) 
      conv:core/reg(for:for:for:for:if:asn#6)                    kernel:rsci.data_out_d                         0.0000  0.0000                         
      conv:core/reg(for:for:for:for:if:asn#7)                    sortie:rsci.data_out_d                         0.0000  0.0000                         
      conv                                                       image:rsc.addr                                50.0000  0.0000                         
      conv                                                       image:rsc.re                                  50.0000  0.0000                         
      conv                                                       image:rsc.triosy.lz                           49.5300  0.4700                         
      conv                                                       rows:rsc.triosy.lz                            49.5300  0.4700                         
      conv                                                       cols:rsc.triosy.lz                            49.5300  0.4700                         
      conv                                                       kernel:rsc.addr                               50.0000  0.0000                         
      conv                                                       kernel:rsc.re                                 50.0000  0.0000                         
      conv                                                       kernel:rsc.triosy.lz                          49.5300  0.4700                         
      conv                                                       sortie:rsc.data_in                            50.0000  0.0000                         
      conv                                                       sortie:rsc.addr                               50.0000  0.0000                         
      conv                                                       sortie:rsc.re                                 50.0000  0.0000                         
      conv                                                       sortie:rsc.we                                 50.0000  0.0000                         
      conv                                                       sortie:rsc.triosy.lz                          49.5300  0.4700                         
      
  Operator Bitwidth Summary
    Operation Size (bits) Count 
    --------- ----------- -----
    add                         
    -                   9     2 
    -                   6     2 
    -                   5     1 
    -                  33     3 
    -                  32     2 
    -                   3     1 
    -                   2     2 
    -                  14     1 
    -                  13     1 
    and                         
    -                   5     2 
    -                  32     2 
    -                   1     2 
    mul                         
    -                  32     1 
    mux                         
    -                   5     1 
    -                  14     1 
    -                   1     2 
    mux1h                       
    -                  32     5 
    nand                        
    -                   1     3 
    nor                         
    -                   1     2 
    not                         
    -                   5     2 
    -                  32     5 
    -                   1    12 
    or                          
    -                   1     6 
    read_port                   
    -                  32     2 
    read_sync                   
    -                   0     5 
    reg                         
    -                   5     4 
    -                  32     6 
    -                   3     1 
    -                  14     1 
    -                  13     2 
    -                   1     3 
    
  End of Report
