// Seed: 3995299611
module module_0;
  wire id_1;
  assign module_1.type_5 = 0;
  assign id_1 = id_1;
  wire id_2;
  module_2 modCall_1 (
      id_2,
      id_1
  );
endmodule
module module_1 (
    output tri0 id_0,
    output tri0 id_1,
    output tri1 id_2
);
  genvar id_4;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wire id_3;
  module_3 modCall_1 (
      id_3,
      id_2,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_9;
endmodule
