# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2010 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Sat Oct 20 22:14:40 2018
# 
# Allegro PCB Router v17-2-50 made 2017/01/16 at 14:16:53
# Running on: lee-pc, OS Version: WindowsNT 6.2.9200, Architecture: Intel Pentium II, III, or 4
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name E:/Project/FPMemory/ElectronicDesign/PCB/output\FPMemory.dsn
# Batch File Name: pasde.do
# Did File Name: E:/Project/FPMemory/ElectronicDesign/PCB/output/specctra.did
# Current time = Sat Oct 20 22:14:41 2018
# PCB E:/Project/FPMemory/ElectronicDesign/PCB/output
# Master Unit set up as: MIL 1000
# PCB Limits xlo=-671.2600 ylo=-562.9900 xhi=671.2600 yhi=562.9900
# Total 32 Images Consolidated.
# Via VIA z=1, 2 xlo=-12.0000 ylo=-12.0000 xhi= 12.0000 yhi= 12.0000
# Via VIA16D8 z=1, 2 xlo= -8.0000 ylo= -8.0000 xhi=  8.0000 yhi=  8.0000
# 
#    VIA     TOP   BOTTOM 
# 
#    TOP  -------  VIA16D8
# BOTTOM  VIA16D8  -------
# 
# Wires Processed 7, Vias Processed 63
# Using colormap in design file.
# Layers Processed: Signal Layers 2
# Components Placed 38, Images Processed 46, Padstacks Processed 14
# Nets Processed 26, Net Terminals 185
# PCB Area=1249307.738  EIC=10  Area/EIC=124930.774  SMDs=28
# Total Pin Count: 144
# Signal Connections Created 97
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=10.0000, Clearance=10.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=10.0000, Clearance=10.0000
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- E:/Project/FPMemory/ElectronicDesign/PCB/output\FPMemory.dsn
# Nets 26 Connections 97 Unroutes 97
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 2 Total Vias 63
# Percent Connected    0.00
# Manhattan Length 37196.7000 Horizontal 21414.2230 Vertical 15782.4770
# Routed Length 1562.5238 Horizontal 894.2000 Vertical 734.6700
# Ratio Actual / Manhattan   0.0420
# Unconnected Length 37112.2300 Horizontal 19506.8600 Vertical 17605.3700
# Total Conflicts: 4 (Cross: 0, Clear: 4, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Loading Do File pasde.do ...
# Loading Do File E:/Project/FPMemory/ElectronicDesign/PCB/output\FPMemory_rules.do ...
# Colormap Written to File _notify.std
# Enter command <# Loading Do File C:/Users/Lee/AppData/Local/Temp/#Taaaabt14788.tmp ...
# All Components Unselected.
# All Nets Unselected.
set route_diagonal 0
grid wire 0.010000 (direction x) (offset 0.000000)
grid wire 0.010000 (direction y) (offset 0.000000)
grid via 0.010000 (direction x) (offset 0.000000)
grid via 0.010000 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP horizontal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction BOTTOM vertical
select layer BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via -1
# System default cost will be used.
set turbo_stagger off
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
unprotect selected
# All Selected Wires Unprotected.
route 25 1
# Current time = Sat Oct 20 22:14:45 2018
# 
#    VIA     TOP   BOTTOM 
# 
#    TOP  -------  VIA16D8
# BOTTOM  VIA16D8  -------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=10.0000, Clearance=10.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=10.0000, Clearance=10.0000
# 
# Wiring Statistics ----------------- E:/Project/FPMemory/ElectronicDesign/PCB/output\FPMemory.dsn
# Nets 26 Connections 97 Unroutes 97
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 2 Total Vias 63
# Percent Connected    0.00
# Manhattan Length 37196.7000 Horizontal 21414.2230 Vertical 15782.4770
# Routed Length 1562.5238 Horizontal 894.2000 Vertical 734.6700
# Ratio Actual / Manhattan   0.0420
# Unconnected Length 37112.2300 Horizontal 19506.8600 Vertical 17605.3700
# Start Route Pass 1 of 25
# Routing 98 wires.
# 8 bend points have been removed.
# 0 bend points have been removed.
# 5 bend points have been removed.
# Total Conflicts: 81 (Cross: 65, Clear: 16, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 6
# Attempts 98 Successes 92 Failures 6 Vias 101
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 1 of 25
# Start Route Pass 2 of 25
# Routing 165 wires.
# 5 bend points have been removed.
# 0 bend points have been removed.
# 4 bend points have been removed.
# Total Conflicts: 94 (Cross: 65, Clear: 29, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 3
# Attempts 129 Successes 125 Failures 4 Vias 106
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# Conflict Reduction -0.1605
# End Pass 2 of 25
# Start Route Pass 3 of 25
# Routing 174 wires.
# 11 bend points have been removed.
# 0 bend points have been removed.
# 5 bend points have been removed.
# Total Conflicts: 81 (Cross: 61, Clear: 20, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 128 Successes 126 Failures 2 Vias 111
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Conflict Reduction  0.1383
# End Pass 3 of 25
# Start Route Pass 4 of 25
# Routing 179 wires.
# 10 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 72 (Cross: 60, Clear: 12, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 133 Successes 130 Failures 3 Vias 112
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Conflict Reduction  0.1111
# End Pass 4 of 25
# Start Route Pass 5 of 25
# Routing 179 wires.
# 7 bend points have been removed.
# 0 bend points have been removed.
# 8 bend points have been removed.
# Total Conflicts: 65 (Cross: 54, Clear: 11, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 136 Successes 129 Failures 7 Vias 111
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# Conflict Reduction  0.0972
# End Pass 5 of 25
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Start Route Pass 6 of 25
# Routing 127 wires.
# 4 bend points have been removed.
# 0 bend points have been removed.
# 4 bend points have been removed.
# Total Conflicts: 37 (Cross: 30, Clear: 7, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 93 Successes 90 Failures 3 Vias 113
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 6 of 25
# Start Route Pass 7 of 25
# Routing 59 wires.
# Total Conflicts: 20 (Cross: 19, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 51 Successes 49 Failures 2 Vias 117
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 7 of 25
# Start Route Pass 8 of 25
# Routing 87 wires.
# 3 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 31 (Cross: 19, Clear: 12, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 66 Successes 64 Failures 2 Vias 118
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# End Pass 8 of 25
# Start Route Pass 9 of 25
# Routing 59 wires.
# Total Conflicts: 27 (Cross: 18, Clear: 9, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 49 Successes 42 Failures 7 Vias 118
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 9 of 25
# Start Route Pass 10 of 25
# Routing 85 wires.
# 3 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 29 (Cross: 18, Clear: 11, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 65 Successes 62 Failures 3 Vias 115
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# End Pass 10 of 25
# Start Route Pass 11 of 25
# Routing 55 wires.
# 2 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 30 (Cross: 23, Clear: 7, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 46 Successes 45 Failures 1 Vias 119
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 11 of 25
# Start Route Pass 12 of 25
# Routing 92 wires.
# 2 bend points have been removed.
# 0 bend points have been removed.
# 3 bend points have been removed.
# Total Conflicts: 48 (Cross: 33, Clear: 15, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 73 Successes 69 Failures 4 Vias 122
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 12 of 25
# Start Route Pass 13 of 25
# Routing 78 wires.
# 2 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 24 (Cross: 16, Clear: 8, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 61 Successes 60 Failures 1 Vias 119
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 13 of 25
# Start Route Pass 14 of 25
# Routing 86 wires.
# 3 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 27 (Cross: 18, Clear: 9, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 67 Successes 54 Failures 13 Vias 117
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 14 of 25
# Start Route Pass 15 of 25
# Routing 53 wires.
# 1 bend points have been removed.
# 0 bend points have been removed.
# 3 bend points have been removed.
# Total Conflicts: 26 (Cross: 16, Clear: 10, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 45 Successes 43 Failures 2 Vias 116
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 15 of 25
# Start Route Pass 16 of 25
# Routing 85 wires.
# 3 bend points have been removed.
# 0 bend points have been removed.
# 4 bend points have been removed.
# Total Conflicts: 23 (Cross: 14, Clear: 9, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 70 Successes 67 Failures 3 Vias 119
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 16 of 25
# Start Route Pass 17 of 25
# Routing 60 wires.
# 2 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 31 (Cross: 25, Clear: 6, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 51 Successes 36 Failures 15 Vias 120
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 17 of 25
# Start Route Pass 18 of 25
# Routing 94 wires.
# 2 bend points have been removed.
# 0 bend points have been removed.
# 4 bend points have been removed.
# Total Conflicts: 33 (Cross: 17, Clear: 16, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 76 Successes 75 Failures 1 Vias 120
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 18 of 25
# Start Route Pass 19 of 25
# Routing 69 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 3 bend points have been removed.
# Total Conflicts: 22 (Cross: 16, Clear: 6, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 59 Successes 53 Failures 6 Vias 125
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 19 of 25
# Start Route Pass 20 of 25
# Routing 77 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 22 (Cross: 16, Clear: 6, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 60 Successes 59 Failures 1 Vias 125
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 20 of 25
# Start Route Pass 21 of 25
# Routing 54 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 23 (Cross: 17, Clear: 6, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 45 Successes 43 Failures 2 Vias 122
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 21 of 25
# Start Route Pass 22 of 25
# Routing 74 wires.
# 1 bend points have been removed.
# 0 bend points have been removed.
# 7 bend points have been removed.
# Total Conflicts: 26 (Cross: 19, Clear: 7, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 59 Successes 51 Failures 8 Vias 125
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 22 of 25
# Start Route Pass 23 of 25
# Routing 61 wires.
# 2 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 23 (Cross: 17, Clear: 6, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 44 Successes 40 Failures 4 Vias 124
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 23 of 25
# Start Route Pass 24 of 25
# Routing 75 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 27 (Cross: 20, Clear: 7, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 62 Successes 48 Failures 14 Vias 129
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 24 of 25
# Start Route Pass 25 of 25
# Routing 58 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 21 (Cross: 16, Clear: 5, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 43 Successes 42 Failures 1 Vias 125
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 25 of 25
# Cpu Time = 0:00:15  Elapsed Time = 0:00:11
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=10.0000, Clearance=10.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=10.0000, Clearance=10.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|    65|    16|   6|    6|  101|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    65|    29|   4|    3|  106|    0|   0|  0|  0:00:01|  0:00:01|
# Route    |  3|    61|    20|   2|    0|  111|    0|   0| 13|  0:00:00|  0:00:01|
# Route    |  4|    60|    12|   3|    0|  112|    0|   0| 11|  0:00:00|  0:00:01|
# Route    |  5|    54|    11|   7|    0|  111|    0|   0|  9|  0:00:01|  0:00:02|
# Route    |  6|    30|     7|   3|    1|  113|    0|   0| 43|  0:00:01|  0:00:03|
# Route    |  7|    19|     1|   2|    1|  117|    0|   0| 45|  0:00:00|  0:00:03|
# Route    |  8|    19|    12|   2|    0|  118|    0|   0|  0|  0:00:01|  0:00:04|
# Route    |  9|    18|     9|   7|    0|  118|    0|   0| 12|  0:00:00|  0:00:04|
# Route    | 10|    18|    11|   3|    0|  115|    0|   0|  0|  0:00:01|  0:00:05|
# Route    | 11|    23|     7|   1|    0|  119|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 12|    33|    15|   4|    0|  122|    0|   0|  0|  0:00:01|  0:00:06|
# Route    | 13|    16|     8|   1|    0|  119|    0|   0| 50|  0:00:00|  0:00:06|
# Route    | 14|    18|     9|  13|    0|  117|    0|   0|  0|  0:00:00|  0:00:06|
# Route    | 15|    16|    10|   2|    0|  116|    0|   0|  3|  0:00:00|  0:00:06|
# Route    | 16|    14|     9|   3|    0|  119|    0|   0| 11|  0:00:00|  0:00:06|
# Route    | 17|    25|     6|  15|    0|  120|    0|   0|  0|  0:00:00|  0:00:06|
# Route    | 18|    17|    16|   1|    0|  120|    0|   0|  0|  0:00:00|  0:00:06|
# Route    | 19|    16|     6|   6|    0|  125|    0|   0| 33|  0:00:01|  0:00:07|
# Route    | 20|    16|     6|   1|    0|  125|    0|   0|  0|  0:00:00|  0:00:07|
# Route    | 21|    17|     6|   2|    0|  122|    0|   0|  0|  0:00:01|  0:00:08|
# Route    | 22|    19|     7|   8|    0|  125|    0|   0|  0|  0:00:00|  0:00:08|
# Route    | 23|    17|     6|   4|    0|  124|    0|   0| 11|  0:00:00|  0:00:08|
# Route    | 24|    20|     7|  14|    0|  129|    0|   0|  0|  0:00:00|  0:00:08|
# Route    | 25|    16|     5|   1|    0|  125|    0|   0| 22|  0:00:00|  0:00:08|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:08
# 
# Wiring Statistics ----------------- E:/Project/FPMemory/ElectronicDesign/PCB/output\FPMemory.dsn
# Nets 26 Connections 97 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 52, at vias 12 Total Vias 125
# Percent Connected   76.29
# Manhattan Length 36273.3300 Horizontal 20883.9020 Vertical 15389.4280
# Routed Length 45682.7197 Horizontal 24087.7700 Vertical 21869.8300
# Ratio Actual / Manhattan   1.2594
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
clean 2
# Current time = Sat Oct 20 22:14:56 2018
# 
#    VIA     TOP   BOTTOM 
# 
#    TOP  -------  VIA16D8
# BOTTOM  VIA16D8  -------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=10.0000, Clearance=10.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=10.0000, Clearance=10.0000
# 
# Wiring Statistics ----------------- E:/Project/FPMemory/ElectronicDesign/PCB/output\FPMemory.dsn
# Nets 26 Connections 97 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 52, at vias 12 Total Vias 125
# Percent Connected   76.29
# Manhattan Length 36273.3300 Horizontal 20883.9020 Vertical 15389.4280
# Routed Length 45682.7197 Horizontal 24087.7700 Vertical 21869.8300
# Ratio Actual / Manhattan   1.2594
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Clean Pass 1 of 2
# Routing 202 wires.
# Total Conflicts: 21 (Cross: 16, Clear: 5, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 146 Successes 119 Failures 27 Vias 124
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Start Clean Pass 2 of 2
# Routing 215 wires.
# 3 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 21 (Cross: 16, Clear: 5, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 146 Successes 120 Failures 26 Vias 124
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=10.0000, Clearance=10.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=10.0000, Clearance=10.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|    65|    16|   6|    6|  101|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    65|    29|   4|    3|  106|    0|   0|  0|  0:00:01|  0:00:01|
# Route    |  3|    61|    20|   2|    0|  111|    0|   0| 13|  0:00:00|  0:00:01|
# Route    |  4|    60|    12|   3|    0|  112|    0|   0| 11|  0:00:00|  0:00:01|
# Route    |  5|    54|    11|   7|    0|  111|    0|   0|  9|  0:00:01|  0:00:02|
# Route    |  6|    30|     7|   3|    1|  113|    0|   0| 43|  0:00:01|  0:00:03|
# Route    |  7|    19|     1|   2|    1|  117|    0|   0| 45|  0:00:00|  0:00:03|
# Route    |  8|    19|    12|   2|    0|  118|    0|   0|  0|  0:00:01|  0:00:04|
# Route    |  9|    18|     9|   7|    0|  118|    0|   0| 12|  0:00:00|  0:00:04|
# Route    | 10|    18|    11|   3|    0|  115|    0|   0|  0|  0:00:01|  0:00:05|
# Route    | 11|    23|     7|   1|    0|  119|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 12|    33|    15|   4|    0|  122|    0|   0|  0|  0:00:01|  0:00:06|
# Route    | 13|    16|     8|   1|    0|  119|    0|   0| 50|  0:00:00|  0:00:06|
# Route    | 14|    18|     9|  13|    0|  117|    0|   0|  0|  0:00:00|  0:00:06|
# Route    | 15|    16|    10|   2|    0|  116|    0|   0|  3|  0:00:00|  0:00:06|
# Route    | 16|    14|     9|   3|    0|  119|    0|   0| 11|  0:00:00|  0:00:06|
# Route    | 17|    25|     6|  15|    0|  120|    0|   0|  0|  0:00:00|  0:00:06|
# Route    | 18|    17|    16|   1|    0|  120|    0|   0|  0|  0:00:00|  0:00:06|
# Route    | 19|    16|     6|   6|    0|  125|    0|   0| 33|  0:00:01|  0:00:07|
# Route    | 20|    16|     6|   1|    0|  125|    0|   0|  0|  0:00:00|  0:00:07|
# Route    | 21|    17|     6|   2|    0|  122|    0|   0|  0|  0:00:01|  0:00:08|
# Route    | 22|    19|     7|   8|    0|  125|    0|   0|  0|  0:00:00|  0:00:08|
# Route    | 23|    17|     6|   4|    0|  124|    0|   0| 11|  0:00:00|  0:00:08|
# Route    | 24|    20|     7|  14|    0|  129|    0|   0|  0|  0:00:00|  0:00:08|
# Route    | 25|    16|     5|   1|    0|  125|    0|   0| 22|  0:00:00|  0:00:08|
# Clean    | 26|    16|     5|  27|    0|  124|    0|   0|   |  0:00:00|  0:00:08|
# Clean    | 27|    16|     5|  26|    0|  124|    0|   0|   |  0:00:01|  0:00:09|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:09
# 
# Wiring Statistics ----------------- E:/Project/FPMemory/ElectronicDesign/PCB/output\FPMemory.dsn
# Nets 26 Connections 97 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 51, at vias 10 Total Vias 124
# Percent Connected   76.29
# Manhattan Length 36155.9300 Horizontal 20799.6300 Vertical 15356.3000
# Routed Length 45578.3464 Horizontal 23981.6400 Vertical 21853.4800
# Ratio Actual / Manhattan   1.2606
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
miter 4 (style diagonal) (pin) (slant) (tjunction) (bend) (layer TOP BOTTOM)
# Diagonal wire corners are preferred.
# Current time = Sat Oct 20 22:14:58 2018
# 12 bend points have been removed.
# Convert orthogonal pin exit to diagonal...
# Convert wire segment to diagonal...
# Convert orthogonal corner to diagonal...
# 0 bend points have been removed.
# Corners changed 202
# 90 degree wire corners are preferred.
# Total Conflicts: 21 (Cross: 16, Clear: 5, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- E:/Project/FPMemory/ElectronicDesign/PCB/output\FPMemory.dsn
# Nets 26 Connections 97 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 48, at vias 10 Total Vias 124
# Percent Connected   76.29
# Manhattan Length 36155.9300 Horizontal 20812.1690 Vertical 15343.7610
# Routed Length 42971.6608 Horizontal 24101.6400 Vertical 21984.7000
# Ratio Actual / Manhattan   1.1885
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
write routes (changed_only) (reset_changed) C:/Users/Lee/AppData/Local/Temp/#Taaaabu14788.tmp
# Routing Written to File C:/Users/Lee/AppData/Local/Temp/#Taaaabu14788.tmp
quit
