
Cviceni7_AD_DMA_Osciloskop.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000025fc  08000198  08000198  00010198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000098  08002794  08002794  00012794  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800282c  0800282c  0001282c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08002830  08002830  00012830  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000068  20000000  08002834  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000354  20000068  0800289c  00020068  2**2
                  ALLOC
  7 ._user_heap_stack 00000400  200003bc  0800289c  000203bc  2**0
                  ALLOC
  8 .ARM.attributes 00000030  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
  9 .debug_info   00005507  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00000ee8  00000000  00000000  0002559f  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000330  00000000  00000000  00026488  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000002b8  00000000  00000000  000267b8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00001718  00000000  00000000  00026a70  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0000153e  00000000  00000000  00028188  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  000296c6  2**0
                  CONTENTS, READONLY
 16 .debug_frame  000012a4  00000000  00000000  00029744  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000068 	.word	0x20000068
 80001b4:	00000000 	.word	0x00000000
 80001b8:	0800277c 	.word	0x0800277c

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	2000006c 	.word	0x2000006c
 80001d4:	0800277c 	.word	0x0800277c

080001d8 <strlen>:
 80001d8:	4603      	mov	r3, r0
 80001da:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001de:	2a00      	cmp	r2, #0
 80001e0:	d1fb      	bne.n	80001da <strlen+0x2>
 80001e2:	1a18      	subs	r0, r3, r0
 80001e4:	3801      	subs	r0, #1
 80001e6:	4770      	bx	lr

080001e8 <__aeabi_drsub>:
 80001e8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001ec:	e002      	b.n	80001f4 <__adddf3>
 80001ee:	bf00      	nop

080001f0 <__aeabi_dsub>:
 80001f0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001f4 <__adddf3>:
 80001f4:	b530      	push	{r4, r5, lr}
 80001f6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001fa:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001fe:	ea94 0f05 	teq	r4, r5
 8000202:	bf08      	it	eq
 8000204:	ea90 0f02 	teqeq	r0, r2
 8000208:	bf1f      	itttt	ne
 800020a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800020e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000212:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000216:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800021a:	f000 80e2 	beq.w	80003e2 <__adddf3+0x1ee>
 800021e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000222:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000226:	bfb8      	it	lt
 8000228:	426d      	neglt	r5, r5
 800022a:	dd0c      	ble.n	8000246 <__adddf3+0x52>
 800022c:	442c      	add	r4, r5
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	ea82 0000 	eor.w	r0, r2, r0
 800023a:	ea83 0101 	eor.w	r1, r3, r1
 800023e:	ea80 0202 	eor.w	r2, r0, r2
 8000242:	ea81 0303 	eor.w	r3, r1, r3
 8000246:	2d36      	cmp	r5, #54	; 0x36
 8000248:	bf88      	it	hi
 800024a:	bd30      	pophi	{r4, r5, pc}
 800024c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000250:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000254:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000258:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800025c:	d002      	beq.n	8000264 <__adddf3+0x70>
 800025e:	4240      	negs	r0, r0
 8000260:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000264:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000268:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800026c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000270:	d002      	beq.n	8000278 <__adddf3+0x84>
 8000272:	4252      	negs	r2, r2
 8000274:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000278:	ea94 0f05 	teq	r4, r5
 800027c:	f000 80a7 	beq.w	80003ce <__adddf3+0x1da>
 8000280:	f1a4 0401 	sub.w	r4, r4, #1
 8000284:	f1d5 0e20 	rsbs	lr, r5, #32
 8000288:	db0d      	blt.n	80002a6 <__adddf3+0xb2>
 800028a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800028e:	fa22 f205 	lsr.w	r2, r2, r5
 8000292:	1880      	adds	r0, r0, r2
 8000294:	f141 0100 	adc.w	r1, r1, #0
 8000298:	fa03 f20e 	lsl.w	r2, r3, lr
 800029c:	1880      	adds	r0, r0, r2
 800029e:	fa43 f305 	asr.w	r3, r3, r5
 80002a2:	4159      	adcs	r1, r3
 80002a4:	e00e      	b.n	80002c4 <__adddf3+0xd0>
 80002a6:	f1a5 0520 	sub.w	r5, r5, #32
 80002aa:	f10e 0e20 	add.w	lr, lr, #32
 80002ae:	2a01      	cmp	r2, #1
 80002b0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002b4:	bf28      	it	cs
 80002b6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ba:	fa43 f305 	asr.w	r3, r3, r5
 80002be:	18c0      	adds	r0, r0, r3
 80002c0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002c4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002c8:	d507      	bpl.n	80002da <__adddf3+0xe6>
 80002ca:	f04f 0e00 	mov.w	lr, #0
 80002ce:	f1dc 0c00 	rsbs	ip, ip, #0
 80002d2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002d6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002da:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002de:	d31b      	bcc.n	8000318 <__adddf3+0x124>
 80002e0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002e4:	d30c      	bcc.n	8000300 <__adddf3+0x10c>
 80002e6:	0849      	lsrs	r1, r1, #1
 80002e8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002ec:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002f0:	f104 0401 	add.w	r4, r4, #1
 80002f4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002f8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002fc:	f080 809a 	bcs.w	8000434 <__adddf3+0x240>
 8000300:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000304:	bf08      	it	eq
 8000306:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800030a:	f150 0000 	adcs.w	r0, r0, #0
 800030e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000312:	ea41 0105 	orr.w	r1, r1, r5
 8000316:	bd30      	pop	{r4, r5, pc}
 8000318:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800031c:	4140      	adcs	r0, r0
 800031e:	eb41 0101 	adc.w	r1, r1, r1
 8000322:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000326:	f1a4 0401 	sub.w	r4, r4, #1
 800032a:	d1e9      	bne.n	8000300 <__adddf3+0x10c>
 800032c:	f091 0f00 	teq	r1, #0
 8000330:	bf04      	itt	eq
 8000332:	4601      	moveq	r1, r0
 8000334:	2000      	moveq	r0, #0
 8000336:	fab1 f381 	clz	r3, r1
 800033a:	bf08      	it	eq
 800033c:	3320      	addeq	r3, #32
 800033e:	f1a3 030b 	sub.w	r3, r3, #11
 8000342:	f1b3 0220 	subs.w	r2, r3, #32
 8000346:	da0c      	bge.n	8000362 <__adddf3+0x16e>
 8000348:	320c      	adds	r2, #12
 800034a:	dd08      	ble.n	800035e <__adddf3+0x16a>
 800034c:	f102 0c14 	add.w	ip, r2, #20
 8000350:	f1c2 020c 	rsb	r2, r2, #12
 8000354:	fa01 f00c 	lsl.w	r0, r1, ip
 8000358:	fa21 f102 	lsr.w	r1, r1, r2
 800035c:	e00c      	b.n	8000378 <__adddf3+0x184>
 800035e:	f102 0214 	add.w	r2, r2, #20
 8000362:	bfd8      	it	le
 8000364:	f1c2 0c20 	rsble	ip, r2, #32
 8000368:	fa01 f102 	lsl.w	r1, r1, r2
 800036c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000370:	bfdc      	itt	le
 8000372:	ea41 010c 	orrle.w	r1, r1, ip
 8000376:	4090      	lslle	r0, r2
 8000378:	1ae4      	subs	r4, r4, r3
 800037a:	bfa2      	ittt	ge
 800037c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000380:	4329      	orrge	r1, r5
 8000382:	bd30      	popge	{r4, r5, pc}
 8000384:	ea6f 0404 	mvn.w	r4, r4
 8000388:	3c1f      	subs	r4, #31
 800038a:	da1c      	bge.n	80003c6 <__adddf3+0x1d2>
 800038c:	340c      	adds	r4, #12
 800038e:	dc0e      	bgt.n	80003ae <__adddf3+0x1ba>
 8000390:	f104 0414 	add.w	r4, r4, #20
 8000394:	f1c4 0220 	rsb	r2, r4, #32
 8000398:	fa20 f004 	lsr.w	r0, r0, r4
 800039c:	fa01 f302 	lsl.w	r3, r1, r2
 80003a0:	ea40 0003 	orr.w	r0, r0, r3
 80003a4:	fa21 f304 	lsr.w	r3, r1, r4
 80003a8:	ea45 0103 	orr.w	r1, r5, r3
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f1c4 040c 	rsb	r4, r4, #12
 80003b2:	f1c4 0220 	rsb	r2, r4, #32
 80003b6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ba:	fa01 f304 	lsl.w	r3, r1, r4
 80003be:	ea40 0003 	orr.w	r0, r0, r3
 80003c2:	4629      	mov	r1, r5
 80003c4:	bd30      	pop	{r4, r5, pc}
 80003c6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ca:	4629      	mov	r1, r5
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	f094 0f00 	teq	r4, #0
 80003d2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003d6:	bf06      	itte	eq
 80003d8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003dc:	3401      	addeq	r4, #1
 80003de:	3d01      	subne	r5, #1
 80003e0:	e74e      	b.n	8000280 <__adddf3+0x8c>
 80003e2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003e6:	bf18      	it	ne
 80003e8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003ec:	d029      	beq.n	8000442 <__adddf3+0x24e>
 80003ee:	ea94 0f05 	teq	r4, r5
 80003f2:	bf08      	it	eq
 80003f4:	ea90 0f02 	teqeq	r0, r2
 80003f8:	d005      	beq.n	8000406 <__adddf3+0x212>
 80003fa:	ea54 0c00 	orrs.w	ip, r4, r0
 80003fe:	bf04      	itt	eq
 8000400:	4619      	moveq	r1, r3
 8000402:	4610      	moveq	r0, r2
 8000404:	bd30      	pop	{r4, r5, pc}
 8000406:	ea91 0f03 	teq	r1, r3
 800040a:	bf1e      	ittt	ne
 800040c:	2100      	movne	r1, #0
 800040e:	2000      	movne	r0, #0
 8000410:	bd30      	popne	{r4, r5, pc}
 8000412:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000416:	d105      	bne.n	8000424 <__adddf3+0x230>
 8000418:	0040      	lsls	r0, r0, #1
 800041a:	4149      	adcs	r1, r1
 800041c:	bf28      	it	cs
 800041e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000422:	bd30      	pop	{r4, r5, pc}
 8000424:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000428:	bf3c      	itt	cc
 800042a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800042e:	bd30      	popcc	{r4, r5, pc}
 8000430:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000434:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000438:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800043c:	f04f 0000 	mov.w	r0, #0
 8000440:	bd30      	pop	{r4, r5, pc}
 8000442:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000446:	bf1a      	itte	ne
 8000448:	4619      	movne	r1, r3
 800044a:	4610      	movne	r0, r2
 800044c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000450:	bf1c      	itt	ne
 8000452:	460b      	movne	r3, r1
 8000454:	4602      	movne	r2, r0
 8000456:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800045a:	bf06      	itte	eq
 800045c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000460:	ea91 0f03 	teqeq	r1, r3
 8000464:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000468:	bd30      	pop	{r4, r5, pc}
 800046a:	bf00      	nop

0800046c <__aeabi_ui2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f04f 0500 	mov.w	r5, #0
 8000484:	f04f 0100 	mov.w	r1, #0
 8000488:	e750      	b.n	800032c <__adddf3+0x138>
 800048a:	bf00      	nop

0800048c <__aeabi_i2d>:
 800048c:	f090 0f00 	teq	r0, #0
 8000490:	bf04      	itt	eq
 8000492:	2100      	moveq	r1, #0
 8000494:	4770      	bxeq	lr
 8000496:	b530      	push	{r4, r5, lr}
 8000498:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800049c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004a0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004a4:	bf48      	it	mi
 80004a6:	4240      	negmi	r0, r0
 80004a8:	f04f 0100 	mov.w	r1, #0
 80004ac:	e73e      	b.n	800032c <__adddf3+0x138>
 80004ae:	bf00      	nop

080004b0 <__aeabi_f2d>:
 80004b0:	0042      	lsls	r2, r0, #1
 80004b2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004b6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ba:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004be:	bf1f      	itttt	ne
 80004c0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004c4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004c8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004cc:	4770      	bxne	lr
 80004ce:	f092 0f00 	teq	r2, #0
 80004d2:	bf14      	ite	ne
 80004d4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004d8:	4770      	bxeq	lr
 80004da:	b530      	push	{r4, r5, lr}
 80004dc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004e0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004e4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e8:	e720      	b.n	800032c <__adddf3+0x138>
 80004ea:	bf00      	nop

080004ec <__aeabi_ul2d>:
 80004ec:	ea50 0201 	orrs.w	r2, r0, r1
 80004f0:	bf08      	it	eq
 80004f2:	4770      	bxeq	lr
 80004f4:	b530      	push	{r4, r5, lr}
 80004f6:	f04f 0500 	mov.w	r5, #0
 80004fa:	e00a      	b.n	8000512 <__aeabi_l2d+0x16>

080004fc <__aeabi_l2d>:
 80004fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000500:	bf08      	it	eq
 8000502:	4770      	bxeq	lr
 8000504:	b530      	push	{r4, r5, lr}
 8000506:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800050a:	d502      	bpl.n	8000512 <__aeabi_l2d+0x16>
 800050c:	4240      	negs	r0, r0
 800050e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000512:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000516:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800051a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800051e:	f43f aedc 	beq.w	80002da <__adddf3+0xe6>
 8000522:	f04f 0203 	mov.w	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000532:	bf18      	it	ne
 8000534:	3203      	addne	r2, #3
 8000536:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800053a:	f1c2 0320 	rsb	r3, r2, #32
 800053e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000542:	fa20 f002 	lsr.w	r0, r0, r2
 8000546:	fa01 fe03 	lsl.w	lr, r1, r3
 800054a:	ea40 000e 	orr.w	r0, r0, lr
 800054e:	fa21 f102 	lsr.w	r1, r1, r2
 8000552:	4414      	add	r4, r2
 8000554:	e6c1      	b.n	80002da <__adddf3+0xe6>
 8000556:	bf00      	nop

08000558 <__gedf2>:
 8000558:	f04f 3cff 	mov.w	ip, #4294967295
 800055c:	e006      	b.n	800056c <__cmpdf2+0x4>
 800055e:	bf00      	nop

08000560 <__ledf2>:
 8000560:	f04f 0c01 	mov.w	ip, #1
 8000564:	e002      	b.n	800056c <__cmpdf2+0x4>
 8000566:	bf00      	nop

08000568 <__cmpdf2>:
 8000568:	f04f 0c01 	mov.w	ip, #1
 800056c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000570:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000574:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000578:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800057c:	bf18      	it	ne
 800057e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000582:	d01b      	beq.n	80005bc <__cmpdf2+0x54>
 8000584:	b001      	add	sp, #4
 8000586:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800058a:	bf0c      	ite	eq
 800058c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000590:	ea91 0f03 	teqne	r1, r3
 8000594:	bf02      	ittt	eq
 8000596:	ea90 0f02 	teqeq	r0, r2
 800059a:	2000      	moveq	r0, #0
 800059c:	4770      	bxeq	lr
 800059e:	f110 0f00 	cmn.w	r0, #0
 80005a2:	ea91 0f03 	teq	r1, r3
 80005a6:	bf58      	it	pl
 80005a8:	4299      	cmppl	r1, r3
 80005aa:	bf08      	it	eq
 80005ac:	4290      	cmpeq	r0, r2
 80005ae:	bf2c      	ite	cs
 80005b0:	17d8      	asrcs	r0, r3, #31
 80005b2:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80005b6:	f040 0001 	orr.w	r0, r0, #1
 80005ba:	4770      	bx	lr
 80005bc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80005c0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80005c4:	d102      	bne.n	80005cc <__cmpdf2+0x64>
 80005c6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80005ca:	d107      	bne.n	80005dc <__cmpdf2+0x74>
 80005cc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80005d0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80005d4:	d1d6      	bne.n	8000584 <__cmpdf2+0x1c>
 80005d6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80005da:	d0d3      	beq.n	8000584 <__cmpdf2+0x1c>
 80005dc:	f85d 0b04 	ldr.w	r0, [sp], #4
 80005e0:	4770      	bx	lr
 80005e2:	bf00      	nop

080005e4 <__aeabi_cdrcmple>:
 80005e4:	4684      	mov	ip, r0
 80005e6:	4610      	mov	r0, r2
 80005e8:	4662      	mov	r2, ip
 80005ea:	468c      	mov	ip, r1
 80005ec:	4619      	mov	r1, r3
 80005ee:	4663      	mov	r3, ip
 80005f0:	e000      	b.n	80005f4 <__aeabi_cdcmpeq>
 80005f2:	bf00      	nop

080005f4 <__aeabi_cdcmpeq>:
 80005f4:	b501      	push	{r0, lr}
 80005f6:	f7ff ffb7 	bl	8000568 <__cmpdf2>
 80005fa:	2800      	cmp	r0, #0
 80005fc:	bf48      	it	mi
 80005fe:	f110 0f00 	cmnmi.w	r0, #0
 8000602:	bd01      	pop	{r0, pc}

08000604 <__aeabi_dcmpeq>:
 8000604:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000608:	f7ff fff4 	bl	80005f4 <__aeabi_cdcmpeq>
 800060c:	bf0c      	ite	eq
 800060e:	2001      	moveq	r0, #1
 8000610:	2000      	movne	r0, #0
 8000612:	f85d fb08 	ldr.w	pc, [sp], #8
 8000616:	bf00      	nop

08000618 <__aeabi_dcmplt>:
 8000618:	f84d ed08 	str.w	lr, [sp, #-8]!
 800061c:	f7ff ffea 	bl	80005f4 <__aeabi_cdcmpeq>
 8000620:	bf34      	ite	cc
 8000622:	2001      	movcc	r0, #1
 8000624:	2000      	movcs	r0, #0
 8000626:	f85d fb08 	ldr.w	pc, [sp], #8
 800062a:	bf00      	nop

0800062c <__aeabi_dcmple>:
 800062c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000630:	f7ff ffe0 	bl	80005f4 <__aeabi_cdcmpeq>
 8000634:	bf94      	ite	ls
 8000636:	2001      	movls	r0, #1
 8000638:	2000      	movhi	r0, #0
 800063a:	f85d fb08 	ldr.w	pc, [sp], #8
 800063e:	bf00      	nop

08000640 <__aeabi_dcmpge>:
 8000640:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000644:	f7ff ffce 	bl	80005e4 <__aeabi_cdrcmple>
 8000648:	bf94      	ite	ls
 800064a:	2001      	movls	r0, #1
 800064c:	2000      	movhi	r0, #0
 800064e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000652:	bf00      	nop

08000654 <__aeabi_dcmpgt>:
 8000654:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000658:	f7ff ffc4 	bl	80005e4 <__aeabi_cdrcmple>
 800065c:	bf34      	ite	cc
 800065e:	2001      	movcc	r0, #1
 8000660:	2000      	movcs	r0, #0
 8000662:	f85d fb08 	ldr.w	pc, [sp], #8
 8000666:	bf00      	nop

08000668 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000668:	b480      	push	{r7}
 800066a:	b083      	sub	sp, #12
 800066c:	af00      	add	r7, sp, #0
 800066e:	4603      	mov	r3, r0
 8000670:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000672:	4909      	ldr	r1, [pc, #36]	; (8000698 <NVIC_EnableIRQ+0x30>)
 8000674:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000678:	095b      	lsrs	r3, r3, #5
 800067a:	79fa      	ldrb	r2, [r7, #7]
 800067c:	f002 021f 	and.w	r2, r2, #31
 8000680:	2001      	movs	r0, #1
 8000682:	fa00 f202 	lsl.w	r2, r0, r2
 8000686:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800068a:	bf00      	nop
 800068c:	370c      	adds	r7, #12
 800068e:	46bd      	mov	sp, r7
 8000690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000694:	4770      	bx	lr
 8000696:	bf00      	nop
 8000698:	e000e100 	.word	0xe000e100

0800069c <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800069c:	b480      	push	{r7}
 800069e:	b083      	sub	sp, #12
 80006a0:	af00      	add	r7, sp, #0
 80006a2:	4603      	mov	r3, r0
 80006a4:	6039      	str	r1, [r7, #0]
 80006a6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 80006a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006ac:	2b00      	cmp	r3, #0
 80006ae:	da0b      	bge.n	80006c8 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006b0:	490d      	ldr	r1, [pc, #52]	; (80006e8 <NVIC_SetPriority+0x4c>)
 80006b2:	79fb      	ldrb	r3, [r7, #7]
 80006b4:	f003 030f 	and.w	r3, r3, #15
 80006b8:	3b04      	subs	r3, #4
 80006ba:	683a      	ldr	r2, [r7, #0]
 80006bc:	b2d2      	uxtb	r2, r2
 80006be:	0112      	lsls	r2, r2, #4
 80006c0:	b2d2      	uxtb	r2, r2
 80006c2:	440b      	add	r3, r1
 80006c4:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80006c6:	e009      	b.n	80006dc <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006c8:	4908      	ldr	r1, [pc, #32]	; (80006ec <NVIC_SetPriority+0x50>)
 80006ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006ce:	683a      	ldr	r2, [r7, #0]
 80006d0:	b2d2      	uxtb	r2, r2
 80006d2:	0112      	lsls	r2, r2, #4
 80006d4:	b2d2      	uxtb	r2, r2
 80006d6:	440b      	add	r3, r1
 80006d8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80006dc:	bf00      	nop
 80006de:	370c      	adds	r7, #12
 80006e0:	46bd      	mov	sp, r7
 80006e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e6:	4770      	bx	lr
 80006e8:	e000ed00 	.word	0xe000ed00
 80006ec:	e000e100 	.word	0xe000e100

080006f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b082      	sub	sp, #8
 80006f4:	af00      	add	r7, sp, #0
 80006f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	3b01      	subs	r3, #1
 80006fc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000700:	d301      	bcc.n	8000706 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000702:	2301      	movs	r3, #1
 8000704:	e00f      	b.n	8000726 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000706:	4a0a      	ldr	r2, [pc, #40]	; (8000730 <SysTick_Config+0x40>)
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	3b01      	subs	r3, #1
 800070c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800070e:	210f      	movs	r1, #15
 8000710:	f04f 30ff 	mov.w	r0, #4294967295
 8000714:	f7ff ffc2 	bl	800069c <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000718:	4b05      	ldr	r3, [pc, #20]	; (8000730 <SysTick_Config+0x40>)
 800071a:	2200      	movs	r2, #0
 800071c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800071e:	4b04      	ldr	r3, [pc, #16]	; (8000730 <SysTick_Config+0x40>)
 8000720:	2207      	movs	r2, #7
 8000722:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000724:	2300      	movs	r3, #0
}
 8000726:	4618      	mov	r0, r3
 8000728:	3708      	adds	r7, #8
 800072a:	46bd      	mov	sp, r7
 800072c:	bd80      	pop	{r7, pc}
 800072e:	bf00      	nop
 8000730:	e000e010 	.word	0xe000e010

08000734 <SysTick_Handler>:
#define LCD_HEIGHT 32

uint16_t arrayAD[ARRAY_SIZE];
uint16_t arrayOSC[LCD_WIDTH]; // velikost displeje

void SysTick_Handler(void) {
 8000734:	b480      	push	{r7}
 8000736:	af00      	add	r7, sp, #0
	ticks++;
 8000738:	4b04      	ldr	r3, [pc, #16]	; (800074c <SysTick_Handler+0x18>)
 800073a:	681b      	ldr	r3, [r3, #0]
 800073c:	3301      	adds	r3, #1
 800073e:	4a03      	ldr	r2, [pc, #12]	; (800074c <SysTick_Handler+0x18>)
 8000740:	6013      	str	r3, [r2, #0]
}
 8000742:	bf00      	nop
 8000744:	46bd      	mov	sp, r7
 8000746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800074a:	4770      	bx	lr
 800074c:	20000084 	.word	0x20000084

08000750 <DMA2_Stream0_IRQHandler>:

void DMA2_Stream0_IRQHandler(void)
{
 8000750:	b480      	push	{r7}
 8000752:	b083      	sub	sp, #12
 8000754:	af00      	add	r7, sp, #0


	average_Array = 0;
 8000756:	4b2b      	ldr	r3, [pc, #172]	; (8000804 <DMA2_Stream0_IRQHandler+0xb4>)
 8000758:	2200      	movs	r2, #0
 800075a:	601a      	str	r2, [r3, #0]
	// zjistím od koho pøišel interupt (complete nebo half)
	// full transfrer
	if ((DMA2->LISR & DMA_LISR_TCIF0) != 0) // na bitu DMA_LISR_TCIF0 bude jednièka pokud je transfer dokonèen
 800075c:	4b2a      	ldr	r3, [pc, #168]	; (8000808 <DMA2_Stream0_IRQHandler+0xb8>)
 800075e:	681b      	ldr	r3, [r3, #0]
 8000760:	f003 0320 	and.w	r3, r3, #32
 8000764:	2b00      	cmp	r3, #0
 8000766:	d01c      	beq.n	80007a2 <DMA2_Stream0_IRQHandler+0x52>
	{
		// spocitej prumer pro druhou polovinu pole
		for(int i = ARRAY_SIZE/2; i<ARRAY_SIZE;i++)
 8000768:	2308      	movs	r3, #8
 800076a:	607b      	str	r3, [r7, #4]
 800076c:	e016      	b.n	800079c <DMA2_Stream0_IRQHandler+0x4c>
		{
			 arrayAD[i] = arrayAD[i] >> 7; //z hodnoty 0 az 4096 dìlám hodnotu 0 az 32 (velikost displeje)
 800076e:	4a27      	ldr	r2, [pc, #156]	; (800080c <DMA2_Stream0_IRQHandler+0xbc>)
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000776:	09db      	lsrs	r3, r3, #7
 8000778:	b299      	uxth	r1, r3
 800077a:	4a24      	ldr	r2, [pc, #144]	; (800080c <DMA2_Stream0_IRQHandler+0xbc>)
 800077c:	687b      	ldr	r3, [r7, #4]
 800077e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		     average_Array += arrayAD[i];
 8000782:	4a22      	ldr	r2, [pc, #136]	; (800080c <DMA2_Stream0_IRQHandler+0xbc>)
 8000784:	687b      	ldr	r3, [r7, #4]
 8000786:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800078a:	461a      	mov	r2, r3
 800078c:	4b1d      	ldr	r3, [pc, #116]	; (8000804 <DMA2_Stream0_IRQHandler+0xb4>)
 800078e:	681b      	ldr	r3, [r3, #0]
 8000790:	4413      	add	r3, r2
 8000792:	4a1c      	ldr	r2, [pc, #112]	; (8000804 <DMA2_Stream0_IRQHandler+0xb4>)
 8000794:	6013      	str	r3, [r2, #0]
		for(int i = ARRAY_SIZE/2; i<ARRAY_SIZE;i++)
 8000796:	687b      	ldr	r3, [r7, #4]
 8000798:	3301      	adds	r3, #1
 800079a:	607b      	str	r3, [r7, #4]
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	2b0f      	cmp	r3, #15
 80007a0:	dde5      	ble.n	800076e <DMA2_Stream0_IRQHandler+0x1e>
		}

	}
	// polovièní fransfer
	if((DMA2->LISR & DMA_LISR_HTIF0) != 0)
 80007a2:	4b19      	ldr	r3, [pc, #100]	; (8000808 <DMA2_Stream0_IRQHandler+0xb8>)
 80007a4:	681b      	ldr	r3, [r3, #0]
 80007a6:	f003 0310 	and.w	r3, r3, #16
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	d01c      	beq.n	80007e8 <DMA2_Stream0_IRQHandler+0x98>
	{
		// spocitej prumer pro prvni polovinu pole
		for(int i = 0; i<ARRAY_SIZE/2;i++)
 80007ae:	2300      	movs	r3, #0
 80007b0:	603b      	str	r3, [r7, #0]
 80007b2:	e016      	b.n	80007e2 <DMA2_Stream0_IRQHandler+0x92>
		{
			 arrayAD[i] = arrayAD[i] >> 7; //z hodnoty 0 az 4096 dìlám hodnotu 0 az 32 (velikost displeje)
 80007b4:	4a15      	ldr	r2, [pc, #84]	; (800080c <DMA2_Stream0_IRQHandler+0xbc>)
 80007b6:	683b      	ldr	r3, [r7, #0]
 80007b8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80007bc:	09db      	lsrs	r3, r3, #7
 80007be:	b299      	uxth	r1, r3
 80007c0:	4a12      	ldr	r2, [pc, #72]	; (800080c <DMA2_Stream0_IRQHandler+0xbc>)
 80007c2:	683b      	ldr	r3, [r7, #0]
 80007c4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		     average_Array += arrayAD[i];
 80007c8:	4a10      	ldr	r2, [pc, #64]	; (800080c <DMA2_Stream0_IRQHandler+0xbc>)
 80007ca:	683b      	ldr	r3, [r7, #0]
 80007cc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80007d0:	461a      	mov	r2, r3
 80007d2:	4b0c      	ldr	r3, [pc, #48]	; (8000804 <DMA2_Stream0_IRQHandler+0xb4>)
 80007d4:	681b      	ldr	r3, [r3, #0]
 80007d6:	4413      	add	r3, r2
 80007d8:	4a0a      	ldr	r2, [pc, #40]	; (8000804 <DMA2_Stream0_IRQHandler+0xb4>)
 80007da:	6013      	str	r3, [r2, #0]
		for(int i = 0; i<ARRAY_SIZE/2;i++)
 80007dc:	683b      	ldr	r3, [r7, #0]
 80007de:	3301      	adds	r3, #1
 80007e0:	603b      	str	r3, [r7, #0]
 80007e2:	683b      	ldr	r3, [r7, #0]
 80007e4:	2b07      	cmp	r3, #7
 80007e6:	dde5      	ble.n	80007b4 <DMA2_Stream0_IRQHandler+0x64>
		}
	}
	average_Array /= (ARRAY_SIZE/2);
 80007e8:	4b06      	ldr	r3, [pc, #24]	; (8000804 <DMA2_Stream0_IRQHandler+0xb4>)
 80007ea:	681b      	ldr	r3, [r3, #0]
 80007ec:	08db      	lsrs	r3, r3, #3
 80007ee:	4a05      	ldr	r2, [pc, #20]	; (8000804 <DMA2_Stream0_IRQHandler+0xb4>)
 80007f0:	6013      	str	r3, [r2, #0]

	// shodím pøíznaky:
	DMA2->LIFCR = DMA_LIFCR_CTCIF0 | DMA_LIFCR_CHTIF0 | DMA_LIFCR_CTEIF0| DMA_LIFCR_CDMEIF0 | DMA_LIFCR_CFEIF0; // shození pøíznaku pro všechny interrupty kromì complete transfer a half transfer
 80007f2:	4b05      	ldr	r3, [pc, #20]	; (8000808 <DMA2_Stream0_IRQHandler+0xb8>)
 80007f4:	223d      	movs	r2, #61	; 0x3d
 80007f6:	609a      	str	r2, [r3, #8]
	// LIFCR pro kanály 0 až 3
	// HIFCR pro kanály 4 až 7


}
 80007f8:	bf00      	nop
 80007fa:	370c      	adds	r7, #12
 80007fc:	46bd      	mov	sp, r7
 80007fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000802:	4770      	bx	lr
 8000804:	20000088 	.word	0x20000088
 8000808:	40026400 	.word	0x40026400
 800080c:	20000398 	.word	0x20000398

08000810 <DeleateBackground>:

void DeleateBackground(void) {
 8000810:	b580      	push	{r7, lr}
 8000812:	b082      	sub	sp, #8
 8000814:	af02      	add	r7, sp, #8

	MBED_LCD_FillRect(0, 0, 128, 32, false);
 8000816:	2300      	movs	r3, #0
 8000818:	9300      	str	r3, [sp, #0]
 800081a:	2320      	movs	r3, #32
 800081c:	2280      	movs	r2, #128	; 0x80
 800081e:	2100      	movs	r1, #0
 8000820:	2000      	movs	r0, #0
 8000822:	f000 fc1b 	bl	800105c <MBED_LCD_FillRect>

	MBED_LCD_VideoRam2LCD();
 8000826:	f000 fba7 	bl	8000f78 <MBED_LCD_VideoRam2LCD>

}
 800082a:	bf00      	nop
 800082c:	46bd      	mov	sp, r7
 800082e:	bd80      	pop	{r7, pc}

08000830 <DrawTrace>:

void DrawTrace(void)
{
 8000830:	b580      	push	{r7, lr}
 8000832:	b082      	sub	sp, #8
 8000834:	af00      	add	r7, sp, #0
	DeleateBackground();
 8000836:	f7ff ffeb 	bl	8000810 <DeleateBackground>

	for(int i = 0;i<LCD_WIDTH-1;i++)
 800083a:	2300      	movs	r3, #0
 800083c:	607b      	str	r3, [r7, #4]
 800083e:	e00b      	b.n	8000858 <DrawTrace+0x28>
	{
		arrayOSC[i] = arrayOSC[i+1];
 8000840:	687b      	ldr	r3, [r7, #4]
 8000842:	3301      	adds	r3, #1
 8000844:	4a17      	ldr	r2, [pc, #92]	; (80008a4 <DrawTrace+0x74>)
 8000846:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800084a:	4a16      	ldr	r2, [pc, #88]	; (80008a4 <DrawTrace+0x74>)
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for(int i = 0;i<LCD_WIDTH-1;i++)
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	3301      	adds	r3, #1
 8000856:	607b      	str	r3, [r7, #4]
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	2b7e      	cmp	r3, #126	; 0x7e
 800085c:	ddf0      	ble.n	8000840 <DrawTrace+0x10>
	}

	arrayOSC[LCD_WIDTH-1] = average_Array;
 800085e:	4b12      	ldr	r3, [pc, #72]	; (80008a8 <DrawTrace+0x78>)
 8000860:	681b      	ldr	r3, [r3, #0]
 8000862:	b29a      	uxth	r2, r3
 8000864:	4b0f      	ldr	r3, [pc, #60]	; (80008a4 <DrawTrace+0x74>)
 8000866:	f8a3 20fe 	strh.w	r2, [r3, #254]	; 0xfe

	for(int i = 0;i<LCD_WIDTH;i++)
 800086a:	2300      	movs	r3, #0
 800086c:	603b      	str	r3, [r7, #0]
 800086e:	e010      	b.n	8000892 <DrawTrace+0x62>
	{
		MBED_LCD_PutPixel(i,LCD_HEIGHT - arrayOSC[i],true);
 8000870:	683b      	ldr	r3, [r7, #0]
 8000872:	b2d8      	uxtb	r0, r3
 8000874:	4a0b      	ldr	r2, [pc, #44]	; (80008a4 <DrawTrace+0x74>)
 8000876:	683b      	ldr	r3, [r7, #0]
 8000878:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800087c:	b2db      	uxtb	r3, r3
 800087e:	f1c3 0320 	rsb	r3, r3, #32
 8000882:	b2db      	uxtb	r3, r3
 8000884:	2201      	movs	r2, #1
 8000886:	4619      	mov	r1, r3
 8000888:	f000 fb98 	bl	8000fbc <MBED_LCD_PutPixel>
	for(int i = 0;i<LCD_WIDTH;i++)
 800088c:	683b      	ldr	r3, [r7, #0]
 800088e:	3301      	adds	r3, #1
 8000890:	603b      	str	r3, [r7, #0]
 8000892:	683b      	ldr	r3, [r7, #0]
 8000894:	2b7f      	cmp	r3, #127	; 0x7f
 8000896:	ddeb      	ble.n	8000870 <DrawTrace+0x40>
	}

	MBED_LCD_VideoRam2LCD();
 8000898:	f000 fb6e 	bl	8000f78 <MBED_LCD_VideoRam2LCD>
}
 800089c:	bf00      	nop
 800089e:	3708      	adds	r7, #8
 80008a0:	46bd      	mov	sp, r7
 80008a2:	bd80      	pop	{r7, pc}
 80008a4:	20000298 	.word	0x20000298
 80008a8:	20000088 	.word	0x20000088

080008ac <main>:

int main(void) {
 80008ac:	b590      	push	{r4, r7, lr}
 80008ae:	b083      	sub	sp, #12
 80008b0:	af00      	add	r7, sp, #0


	SetClock100MHz(clockSourceHSE);
 80008b2:	2001      	movs	r0, #1
 80008b4:	f000 ff32 	bl	800171c <SetClock100MHz>
    SystemCoreClockUpdate();
 80008b8:	f001 f91e 	bl	8001af8 <SystemCoreClockUpdate>
	SysTick_Config(GetBusClock(timersClockAPB1) / 1000);  // SysTick nastaven na 1   [ms]
 80008bc:	2003      	movs	r0, #3
 80008be:	f000 fead 	bl	800161c <GetBusClock>
 80008c2:	4602      	mov	r2, r0
 80008c4:	4b76      	ldr	r3, [pc, #472]	; (8000aa0 <main+0x1f4>)
 80008c6:	fba3 2302 	umull	r2, r3, r3, r2
 80008ca:	099b      	lsrs	r3, r3, #6
 80008cc:	4618      	mov	r0, r3
 80008ce:	f7ff ff0f 	bl	80006f0 <SysTick_Config>
	Usart2Initialization(38400);
 80008d2:	f44f 4016 	mov.w	r0, #38400	; 0x9600
 80008d6:	f000 fc1b 	bl	8001110 <Usart2Initialization>


	NVIC_EnableIRQ(DMA2_Stream0_IRQn); // povolím handler od DMAèka
 80008da:	2038      	movs	r0, #56	; 0x38
 80008dc:	f7ff fec4 	bl	8000668 <NVIC_EnableIRQ>

	for(int i = 0;i<LCD_WIDTH;i++)
 80008e0:	2300      	movs	r3, #0
 80008e2:	607b      	str	r3, [r7, #4]
 80008e4:	e007      	b.n	80008f6 <main+0x4a>
	{
		arrayOSC[i] = 16;
 80008e6:	4a6f      	ldr	r2, [pc, #444]	; (8000aa4 <main+0x1f8>)
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	2110      	movs	r1, #16
 80008ec:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for(int i = 0;i<LCD_WIDTH;i++)
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	3301      	adds	r3, #1
 80008f4:	607b      	str	r3, [r7, #4]
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	2b7f      	cmp	r3, #127	; 0x7f
 80008fa:	ddf4      	ble.n	80008e6 <main+0x3a>
	}

	///////////////// DMA ////////////////////////////////////////////////////////////////////////////////

	if (!(RCC->AHB1ENR & RCC_AHB1ENR_DMA2EN)) {
 80008fc:	4b6a      	ldr	r3, [pc, #424]	; (8000aa8 <main+0x1fc>)
 80008fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000900:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000904:	2b00      	cmp	r3, #0
 8000906:	d111      	bne.n	800092c <main+0x80>
			RCC->AHB1ENR |= RCC_AHB1ENR_DMA2EN;
 8000908:	4a67      	ldr	r2, [pc, #412]	; (8000aa8 <main+0x1fc>)
 800090a:	4b67      	ldr	r3, [pc, #412]	; (8000aa8 <main+0x1fc>)
 800090c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800090e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000912:	6313      	str	r3, [r2, #48]	; 0x30
			RCC->AHB1RSTR |= RCC_AHB1RSTR_DMA2RST;
 8000914:	4a64      	ldr	r2, [pc, #400]	; (8000aa8 <main+0x1fc>)
 8000916:	4b64      	ldr	r3, [pc, #400]	; (8000aa8 <main+0x1fc>)
 8000918:	691b      	ldr	r3, [r3, #16]
 800091a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800091e:	6113      	str	r3, [r2, #16]
			RCC->AHB1RSTR &= ~RCC_AHB1RSTR_DMA2RST;
 8000920:	4a61      	ldr	r2, [pc, #388]	; (8000aa8 <main+0x1fc>)
 8000922:	4b61      	ldr	r3, [pc, #388]	; (8000aa8 <main+0x1fc>)
 8000924:	691b      	ldr	r3, [r3, #16]
 8000926:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 800092a:	6113      	str	r3, [r2, #16]
		}

		DMA2_Stream0->CR &= ~DMA_SxCR_EN; // EN = 0 !!, jinak nepujdou zmeny
 800092c:	4a5f      	ldr	r2, [pc, #380]	; (8000aac <main+0x200>)
 800092e:	4b5f      	ldr	r3, [pc, #380]	; (8000aac <main+0x200>)
 8000930:	681b      	ldr	r3, [r3, #0]
 8000932:	f023 0301 	bic.w	r3, r3, #1
 8000936:	6013      	str	r3, [r2, #0]
		DMA2_Stream0->CR &= ~DMA_SxCR_CHSEL; // CHSEL = 000 = kanál 0
 8000938:	4a5c      	ldr	r2, [pc, #368]	; (8000aac <main+0x200>)
 800093a:	4b5c      	ldr	r3, [pc, #368]	; (8000aac <main+0x200>)
 800093c:	681b      	ldr	r3, [r3, #0]
 800093e:	f023 6360 	bic.w	r3, r3, #234881024	; 0xe000000
 8000942:	6013      	str	r3, [r2, #0]
		DMA2_Stream0->CR |= DMA_SxCR_MSIZE_0; // MSIZE = 01 = 16bit
 8000944:	4a59      	ldr	r2, [pc, #356]	; (8000aac <main+0x200>)
 8000946:	4b59      	ldr	r3, [pc, #356]	; (8000aac <main+0x200>)
 8000948:	681b      	ldr	r3, [r3, #0]
 800094a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800094e:	6013      	str	r3, [r2, #0]
		DMA2_Stream0->CR |= DMA_SxCR_PSIZE_0; // PSIZE = 01
 8000950:	4a56      	ldr	r2, [pc, #344]	; (8000aac <main+0x200>)
 8000952:	4b56      	ldr	r3, [pc, #344]	; (8000aac <main+0x200>)
 8000954:	681b      	ldr	r3, [r3, #0]
 8000956:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800095a:	6013      	str	r3, [r2, #0]
		DMA2_Stream0->CR |= DMA_SxCR_MINC; // MINC = 1 = memory increment
 800095c:	4a53      	ldr	r2, [pc, #332]	; (8000aac <main+0x200>)
 800095e:	4b53      	ldr	r3, [pc, #332]	; (8000aac <main+0x200>)
 8000960:	681b      	ldr	r3, [r3, #0]
 8000962:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000966:	6013      	str	r3, [r2, #0]
		DMA2_Stream0->CR &= ~DMA_SxCR_PINC; // PINC = 0
 8000968:	4a50      	ldr	r2, [pc, #320]	; (8000aac <main+0x200>)
 800096a:	4b50      	ldr	r3, [pc, #320]	; (8000aac <main+0x200>)
 800096c:	681b      	ldr	r3, [r3, #0]
 800096e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8000972:	6013      	str	r3, [r2, #0]
		DMA2_Stream0->CR &= ~DMA_SxCR_DIR; // DIR = 00 = pheriph to memory
 8000974:	4a4d      	ldr	r2, [pc, #308]	; (8000aac <main+0x200>)
 8000976:	4b4d      	ldr	r3, [pc, #308]	; (8000aac <main+0x200>)
 8000978:	681b      	ldr	r3, [r3, #0]
 800097a:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800097e:	6013      	str	r3, [r2, #0]
		DMA2_Stream0->CR |= DMA_SxCR_CIRC; // cirkulaèní mód
 8000980:	4a4a      	ldr	r2, [pc, #296]	; (8000aac <main+0x200>)
 8000982:	4b4a      	ldr	r3, [pc, #296]	; (8000aac <main+0x200>)
 8000984:	681b      	ldr	r3, [r3, #0]
 8000986:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800098a:	6013      	str	r3, [r2, #0]
		DMA2_Stream0->CR |= DMA_SxCR_TCIE; // Pøerušení úplného naplnìní
 800098c:	4a47      	ldr	r2, [pc, #284]	; (8000aac <main+0x200>)
 800098e:	4b47      	ldr	r3, [pc, #284]	; (8000aac <main+0x200>)
 8000990:	681b      	ldr	r3, [r3, #0]
 8000992:	f043 0310 	orr.w	r3, r3, #16
 8000996:	6013      	str	r3, [r2, #0]
		DMA2_Stream0->CR |= DMA_SxCR_HTIE; // Pøerušení polovièního naplnìní
 8000998:	4a44      	ldr	r2, [pc, #272]	; (8000aac <main+0x200>)
 800099a:	4b44      	ldr	r3, [pc, #272]	; (8000aac <main+0x200>)
 800099c:	681b      	ldr	r3, [r3, #0]
 800099e:	f043 0308 	orr.w	r3, r3, #8
 80009a2:	6013      	str	r3, [r2, #0]

		DMA2_Stream0->NDTR = ARRAY_SIZE; // velikost bufferu
 80009a4:	4b41      	ldr	r3, [pc, #260]	; (8000aac <main+0x200>)
 80009a6:	2210      	movs	r2, #16
 80009a8:	605a      	str	r2, [r3, #4]
		DMA2_Stream0->PAR = (uint32_t)&ADC1->DR; // Adresa registru DR (nebo JDR1..)
 80009aa:	4b40      	ldr	r3, [pc, #256]	; (8000aac <main+0x200>)
 80009ac:	4a40      	ldr	r2, [pc, #256]	; (8000ab0 <main+0x204>)
 80009ae:	609a      	str	r2, [r3, #8]
		DMA2_Stream0->M0AR = (uint32_t) arrayAD; // Adresa bufferu
 80009b0:	4b3e      	ldr	r3, [pc, #248]	; (8000aac <main+0x200>)
 80009b2:	4a40      	ldr	r2, [pc, #256]	; (8000ab4 <main+0x208>)
 80009b4:	60da      	str	r2, [r3, #12]

		DMA2->LIFCR = DMA_LIFCR_CTCIF0 | DMA_LIFCR_CHTIF0 | DMA_LIFCR_CTEIF0| DMA_LIFCR_CDMEIF0 | DMA_LIFCR_CFEIF0; // Shození všech pøíznakù "interrupty"
 80009b6:	4b40      	ldr	r3, [pc, #256]	; (8000ab8 <main+0x20c>)
 80009b8:	223d      	movs	r2, #61	; 0x3d
 80009ba:	609a      	str	r2, [r3, #8]
		// LIFCR pro kanály 0 až 3
		// HIFCR pro kanály 4 až 7
		DMA2_Stream0->CR |= DMA_SxCR_EN; // povolení DMA
 80009bc:	4a3b      	ldr	r2, [pc, #236]	; (8000aac <main+0x200>)
 80009be:	4b3b      	ldr	r3, [pc, #236]	; (8000aac <main+0x200>)
 80009c0:	681b      	ldr	r3, [r3, #0]
 80009c2:	f043 0301 	orr.w	r3, r3, #1
 80009c6:	6013      	str	r3, [r2, #0]

    ///////////////// DMA ////////////////////////////////////////////////////////////////////////////////
	///////////////// AD /////////////////////////////////////////////////////////////////////////////////
	GPIOConfigurePin(POT_LEFT, ioPortAnalog);
 80009c8:	2202      	movs	r2, #2
 80009ca:	2100      	movs	r1, #0
 80009cc:	483b      	ldr	r0, [pc, #236]	; (8000abc <main+0x210>)
 80009ce:	f000 fc4b 	bl	8001268 <GPIOConfigurePin>
	GPIOConfigurePin(POT_RIGHT, ioPortAnalog);
 80009d2:	2202      	movs	r2, #2
 80009d4:	2101      	movs	r1, #1
 80009d6:	4839      	ldr	r0, [pc, #228]	; (8000abc <main+0x210>)
 80009d8:	f000 fc46 	bl	8001268 <GPIOConfigurePin>

	if (!(RCC->APB2ENR & RCC_APB2ENR_ADC1EN)) {
 80009dc:	4b32      	ldr	r3, [pc, #200]	; (8000aa8 <main+0x1fc>)
 80009de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80009e4:	2b00      	cmp	r3, #0
 80009e6:	d111      	bne.n	8000a0c <main+0x160>
		RCC->APB2ENR |= RCC_APB2ENR_ADC1EN;
 80009e8:	4a2f      	ldr	r2, [pc, #188]	; (8000aa8 <main+0x1fc>)
 80009ea:	4b2f      	ldr	r3, [pc, #188]	; (8000aa8 <main+0x1fc>)
 80009ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009ee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80009f2:	6453      	str	r3, [r2, #68]	; 0x44
		RCC->APB2RSTR |= RCC_APB2RSTR_ADCRST; // ADCRST je reset bit pro všechny ADC
 80009f4:	4a2c      	ldr	r2, [pc, #176]	; (8000aa8 <main+0x1fc>)
 80009f6:	4b2c      	ldr	r3, [pc, #176]	; (8000aa8 <main+0x1fc>)
 80009f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80009fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80009fe:	6253      	str	r3, [r2, #36]	; 0x24
		RCC->APB2RSTR &= ~RCC_APB2RSTR_ADCRST; //
 8000a00:	4a29      	ldr	r2, [pc, #164]	; (8000aa8 <main+0x1fc>)
 8000a02:	4b29      	ldr	r3, [pc, #164]	; (8000aa8 <main+0x1fc>)
 8000a04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a06:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000a0a:	6253      	str	r3, [r2, #36]	; 0x24
	}

	ADC1->CR1 = 0 | ADC_CR1_SCAN; // povolení práce s SQR kanály
 8000a0c:	4b2c      	ldr	r3, [pc, #176]	; (8000ac0 <main+0x214>)
 8000a0e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000a12:	605a      	str	r2, [r3, #4]
	ADC1->CR1 |= ADC_CR1_EOCIE;
 8000a14:	4a2a      	ldr	r2, [pc, #168]	; (8000ac0 <main+0x214>)
 8000a16:	4b2a      	ldr	r3, [pc, #168]	; (8000ac0 <main+0x214>)
 8000a18:	685b      	ldr	r3, [r3, #4]
 8000a1a:	f043 0320 	orr.w	r3, r3, #32
 8000a1e:	6053      	str	r3, [r2, #4]
	ADC1->CR2 = 0; // ALIGN = 0 (zarovnání vpravo)
 8000a20:	4b27      	ldr	r3, [pc, #156]	; (8000ac0 <main+0x214>)
 8000a22:	2200      	movs	r2, #0
 8000a24:	609a      	str	r2, [r3, #8]
	ADC1->CR2 |= ADC_CR2_DMA; // povolení DMA pro ADC
 8000a26:	4a26      	ldr	r2, [pc, #152]	; (8000ac0 <main+0x214>)
 8000a28:	4b25      	ldr	r3, [pc, #148]	; (8000ac0 <main+0x214>)
 8000a2a:	689b      	ldr	r3, [r3, #8]
 8000a2c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000a30:	6093      	str	r3, [r2, #8]
	ADC1->CR2 |= ADC_CR2_DDS; // aby stále pøevádìl i v cirkulaèním režimu
 8000a32:	4a23      	ldr	r2, [pc, #140]	; (8000ac0 <main+0x214>)
 8000a34:	4b22      	ldr	r3, [pc, #136]	; (8000ac0 <main+0x214>)
 8000a36:	689b      	ldr	r3, [r3, #8]
 8000a38:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000a3c:	6093      	str	r3, [r2, #8]
    ADC1->CR2 |= ADC_CR2_EXTEN_0; // Triger rising edge (AD spuštìný od TIM2)
 8000a3e:	4a20      	ldr	r2, [pc, #128]	; (8000ac0 <main+0x214>)
 8000a40:	4b1f      	ldr	r3, [pc, #124]	; (8000ac0 <main+0x214>)
 8000a42:	689b      	ldr	r3, [r3, #8]
 8000a44:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a48:	6093      	str	r3, [r2, #8]
	ADC1->CR2 |= (ADC_CR2_EXTSEL_1 | ADC_CR2_EXTSEL_2); // aby mohl být AD spuštìný od TIM2 pomocí TRGO
 8000a4a:	4a1d      	ldr	r2, [pc, #116]	; (8000ac0 <main+0x214>)
 8000a4c:	4b1c      	ldr	r3, [pc, #112]	; (8000ac0 <main+0x214>)
 8000a4e:	689b      	ldr	r3, [r3, #8]
 8000a50:	f043 63c0 	orr.w	r3, r3, #100663296	; 0x6000000
 8000a54:	6093      	str	r3, [r2, #8]
	ADC1->SMPR1 = 0; // urèení doby pøevodu, chceme pouze pro kanál 0 takže SMPR2
 8000a56:	4b1a      	ldr	r3, [pc, #104]	; (8000ac0 <main+0x214>)
 8000a58:	2200      	movs	r2, #0
 8000a5a:	60da      	str	r2, [r3, #12]
	ADC1->SMPR2 = ADC_SMPR2_SMP0_1; // 010, pro kanál nula = 28 cyklu
 8000a5c:	4b18      	ldr	r3, [pc, #96]	; (8000ac0 <main+0x214>)
 8000a5e:	2202      	movs	r2, #2
 8000a60:	611a      	str	r2, [r3, #16]

	ADC1->SQR1 = 0; // L = 0000 = 1 konverze
 8000a62:	4b17      	ldr	r3, [pc, #92]	; (8000ac0 <main+0x214>)
 8000a64:	2200      	movs	r2, #0
 8000a66:	62da      	str	r2, [r3, #44]	; 0x2c
	ADC1->SQR2 = 0;
 8000a68:	4b15      	ldr	r3, [pc, #84]	; (8000ac0 <main+0x214>)
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	631a      	str	r2, [r3, #48]	; 0x30
	ADC1->SQR3 = 0; // SQ1 = 00000 = AD kanal 0
 8000a6e:	4b14      	ldr	r3, [pc, #80]	; (8000ac0 <main+0x214>)
 8000a70:	2200      	movs	r2, #0
 8000a72:	635a      	str	r2, [r3, #52]	; 0x34


    ADC->CCR |= ADC_CCR_ADCPRE_0; // TSVREFE = 0 (neni teplotní sensor, neni interní reference), ADCPRE = 1 (APB2 / 4)
 8000a74:	4a13      	ldr	r2, [pc, #76]	; (8000ac4 <main+0x218>)
 8000a76:	4b13      	ldr	r3, [pc, #76]	; (8000ac4 <main+0x218>)
 8000a78:	685b      	ldr	r3, [r3, #4]
 8000a7a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000a7e:	6053      	str	r3, [r2, #4]
	// CCR spoleèný pro všechny, proto nemá èíslo
	ADC1->CR2 |= ADC_CR2_ADON; // zapnuti AD
 8000a80:	4a0f      	ldr	r2, [pc, #60]	; (8000ac0 <main+0x214>)
 8000a82:	4b0f      	ldr	r3, [pc, #60]	; (8000ac0 <main+0x214>)
 8000a84:	689b      	ldr	r3, [r3, #8]
 8000a86:	f043 0301 	orr.w	r3, r3, #1
 8000a8a:	6093      	str	r3, [r2, #8]
	///////////////// AD /////////////////////////////////////////////////////////////////////////////////
	///////////////// LCD ////////////////////////////////////////////////////////////////////////////////
	if (!MBED_LCD_init()) {while (1);}
 8000a8c:	f000 fa36 	bl	8000efc <MBED_LCD_init>
 8000a90:	4603      	mov	r3, r0
 8000a92:	f083 0301 	eor.w	r3, r3, #1
 8000a96:	b2db      	uxtb	r3, r3
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	d015      	beq.n	8000ac8 <main+0x21c>
 8000a9c:	e7fe      	b.n	8000a9c <main+0x1f0>
 8000a9e:	bf00      	nop
 8000aa0:	10624dd3 	.word	0x10624dd3
 8000aa4:	20000298 	.word	0x20000298
 8000aa8:	40023800 	.word	0x40023800
 8000aac:	40026410 	.word	0x40026410
 8000ab0:	4001204c 	.word	0x4001204c
 8000ab4:	20000398 	.word	0x20000398
 8000ab8:	40026400 	.word	0x40026400
 8000abc:	40020000 	.word	0x40020000
 8000ac0:	40012000 	.word	0x40012000
 8000ac4:	40012300 	.word	0x40012300
	MBED_LCD_InitVideoRam(0x00);    // fill content with 0 = clear memory buffer
 8000ac8:	2000      	movs	r0, #0
 8000aca:	f000 f9ef 	bl	8000eac <MBED_LCD_InitVideoRam>

	DeleateBackground();
 8000ace:	f7ff fe9f 	bl	8000810 <DeleateBackground>

	///////////////// LCD ////////////////////////////////////////////////////////////////////////////////
	///////////////// TIM2 ///////////////////////////////////////////////////////////////////////////////
	if (!(RCC->APB1ENR & RCC_APB1ENR_TIM2EN))
 8000ad2:	4b2e      	ldr	r3, [pc, #184]	; (8000b8c <main+0x2e0>)
 8000ad4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ad6:	f003 0301 	and.w	r3, r3, #1
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d111      	bne.n	8000b02 <main+0x256>
	{
		RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
 8000ade:	4a2b      	ldr	r2, [pc, #172]	; (8000b8c <main+0x2e0>)
 8000ae0:	4b2a      	ldr	r3, [pc, #168]	; (8000b8c <main+0x2e0>)
 8000ae2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ae4:	f043 0301 	orr.w	r3, r3, #1
 8000ae8:	6413      	str	r3, [r2, #64]	; 0x40
		RCC->APB1RSTR |= RCC_APB1RSTR_TIM2RST;
 8000aea:	4a28      	ldr	r2, [pc, #160]	; (8000b8c <main+0x2e0>)
 8000aec:	4b27      	ldr	r3, [pc, #156]	; (8000b8c <main+0x2e0>)
 8000aee:	6a1b      	ldr	r3, [r3, #32]
 8000af0:	f043 0301 	orr.w	r3, r3, #1
 8000af4:	6213      	str	r3, [r2, #32]
		RCC->APB1RSTR &= ~RCC_APB1RSTR_TIM2RST;
 8000af6:	4a25      	ldr	r2, [pc, #148]	; (8000b8c <main+0x2e0>)
 8000af8:	4b24      	ldr	r3, [pc, #144]	; (8000b8c <main+0x2e0>)
 8000afa:	6a1b      	ldr	r3, [r3, #32]
 8000afc:	f023 0301 	bic.w	r3, r3, #1
 8000b00:	6213      	str	r3, [r2, #32]
	}

	TIM2->CR1 = TIM_CR1_DIR; // DIR = 1 = dekrementace
 8000b02:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000b06:	2210      	movs	r2, #16
 8000b08:	601a      	str	r2, [r3, #0]
	TIM2->CNT &= ~TIM_CNT_CNT; // pro jistotu nulovani CNT
 8000b0a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000b0e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000b12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b14:	0c1b      	lsrs	r3, r3, #16
 8000b16:	041b      	lsls	r3, r3, #16
 8000b18:	6253      	str	r3, [r2, #36]	; 0x24
    TIM2->PSC = (GetBusClock(timersClockAPB1)/ 1000000)-1;         // PSC: 1   [us]    =>      1     [MHz]
 8000b1a:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
 8000b1e:	2003      	movs	r0, #3
 8000b20:	f000 fd7c 	bl	800161c <GetBusClock>
 8000b24:	4602      	mov	r2, r0
 8000b26:	4b1a      	ldr	r3, [pc, #104]	; (8000b90 <main+0x2e4>)
 8000b28:	fba3 2302 	umull	r2, r3, r3, r2
 8000b2c:	0c9b      	lsrs	r3, r3, #18
 8000b2e:	3b01      	subs	r3, #1
 8000b30:	62a3      	str	r3, [r4, #40]	; 0x28
    TIM2->ARR = 1000 - 1;                                          // ARR: 1   [ms]    =>      1000  [Hz]
 8000b32:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000b36:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000b3a:	62da      	str	r2, [r3, #44]	; 0x2c
	//TIM2->DIER = TIM_DIER_UIE; // Nastavení generování pøerušení ven, smìr do jádra (jednièka)
	TIM2->CR2 |= TIM_CR2_MMS_1;
 8000b3c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000b40:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000b44:	685b      	ldr	r3, [r3, #4]
 8000b46:	f043 0320 	orr.w	r3, r3, #32
 8000b4a:	6053      	str	r3, [r2, #4]
	TIM2->CR1 |= TIM_CR1_CEN;
 8000b4c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000b50:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000b54:	681b      	ldr	r3, [r3, #0]
 8000b56:	f043 0301 	orr.w	r3, r3, #1
 8000b5a:	6013      	str	r3, [r2, #0]

	///////////////// TIM2 ///////////////////////////////////////////////////////////////////////////////

	uint32_t tm = 20;
 8000b5c:	2314      	movs	r3, #20
 8000b5e:	603b      	str	r3, [r7, #0]

	puts("Zacatek aplikace\n");
 8000b60:	480c      	ldr	r0, [pc, #48]	; (8000b94 <main+0x2e8>)
 8000b62:	f001 fa03 	bl	8001f6c <puts>

	while (1) {

		if (ticks >= tm) {
 8000b66:	4b0c      	ldr	r3, [pc, #48]	; (8000b98 <main+0x2ec>)
 8000b68:	681a      	ldr	r2, [r3, #0]
 8000b6a:	683b      	ldr	r3, [r7, #0]
 8000b6c:	429a      	cmp	r2, r3
 8000b6e:	d3fa      	bcc.n	8000b66 <main+0x2ba>
			tm = ticks + 20;
 8000b70:	4b09      	ldr	r3, [pc, #36]	; (8000b98 <main+0x2ec>)
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	3314      	adds	r3, #20
 8000b76:	603b      	str	r3, [r7, #0]


		 printf("Value:  %d\n",(int)average_Array);
 8000b78:	4b08      	ldr	r3, [pc, #32]	; (8000b9c <main+0x2f0>)
 8000b7a:	681b      	ldr	r3, [r3, #0]
 8000b7c:	4619      	mov	r1, r3
 8000b7e:	4808      	ldr	r0, [pc, #32]	; (8000ba0 <main+0x2f4>)
 8000b80:	f001 f9aa 	bl	8001ed8 <iprintf>
	     DrawTrace();
 8000b84:	f7ff fe54 	bl	8000830 <DrawTrace>
		if (ticks >= tm) {
 8000b88:	e7ed      	b.n	8000b66 <main+0x2ba>
 8000b8a:	bf00      	nop
 8000b8c:	40023800 	.word	0x40023800
 8000b90:	431bde83 	.word	0x431bde83
 8000b94:	08002794 	.word	0x08002794
 8000b98:	20000084 	.word	0x20000084
 8000b9c:	20000088 	.word	0x20000088
 8000ba0:	080027a8 	.word	0x080027a8

08000ba4 <MBED_LCD_send>:

/**
 * Private funcions
 */
static void MBED_LCD_send(uint8_t val, bool a0)       ///< Write single value to LCD - using SPI, A0 selects CMD = 0, DATA = 1
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b082      	sub	sp, #8
 8000ba8:	af00      	add	r7, sp, #0
 8000baa:	4603      	mov	r3, r0
 8000bac:	460a      	mov	r2, r1
 8000bae:	71fb      	strb	r3, [r7, #7]
 8000bb0:	4613      	mov	r3, r2
 8000bb2:	71bb      	strb	r3, [r7, #6]
  _MBED_LCD_NUCLEO_FN_GPIO_WR(_MBED_LCD_PIN_A0, a0 ? 1 : 0);
 8000bb4:	79bb      	ldrb	r3, [r7, #6]
 8000bb6:	461a      	mov	r2, r3
 8000bb8:	2108      	movs	r1, #8
 8000bba:	4810      	ldr	r0, [pc, #64]	; (8000bfc <MBED_LCD_send+0x58>)
 8000bbc:	f000 fd0d 	bl	80015da <GPIOWrite>
  _MBED_LCD_NUCLEO_FN_GPIO_WR(_MBED_LCD_PIN_CSN, 0);
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	2106      	movs	r1, #6
 8000bc4:	480e      	ldr	r0, [pc, #56]	; (8000c00 <MBED_LCD_send+0x5c>)
 8000bc6:	f000 fd08 	bl	80015da <GPIOWrite>

  _MBED_LCD_SPI->DR = val;
 8000bca:	4a0e      	ldr	r2, [pc, #56]	; (8000c04 <MBED_LCD_send+0x60>)
 8000bcc:	79fb      	ldrb	r3, [r7, #7]
 8000bce:	60d3      	str	r3, [r2, #12]
  while(SPI_IS_BUSY(_MBED_LCD_SPI))                   // waiting is different fo F4xx and another Fxxx
 8000bd0:	bf00      	nop
 8000bd2:	4b0c      	ldr	r3, [pc, #48]	; (8000c04 <MBED_LCD_send+0x60>)
 8000bd4:	689b      	ldr	r3, [r3, #8]
 8000bd6:	f003 0303 	and.w	r3, r3, #3
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d0f9      	beq.n	8000bd2 <MBED_LCD_send+0x2e>
 8000bde:	4b09      	ldr	r3, [pc, #36]	; (8000c04 <MBED_LCD_send+0x60>)
 8000be0:	689b      	ldr	r3, [r3, #8]
 8000be2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d1f3      	bne.n	8000bd2 <MBED_LCD_send+0x2e>
    ;                                                 // blocking waiting

  _MBED_LCD_NUCLEO_FN_GPIO_WR(_MBED_LCD_PIN_CSN, 1);
 8000bea:	2201      	movs	r2, #1
 8000bec:	2106      	movs	r1, #6
 8000bee:	4804      	ldr	r0, [pc, #16]	; (8000c00 <MBED_LCD_send+0x5c>)
 8000bf0:	f000 fcf3 	bl	80015da <GPIOWrite>
}
 8000bf4:	bf00      	nop
 8000bf6:	3708      	adds	r7, #8
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	bd80      	pop	{r7, pc}
 8000bfc:	40020000 	.word	0x40020000
 8000c00:	40020400 	.word	0x40020400
 8000c04:	40013000 	.word	0x40013000

08000c08 <MBED_LCD_sendData>:

static void MBED_LCD_sendData(uint8_t *val, uint16_t len)   ///< Write block of data, pointer to start and length
{
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	b082      	sub	sp, #8
 8000c0c:	af00      	add	r7, sp, #0
 8000c0e:	6078      	str	r0, [r7, #4]
 8000c10:	460b      	mov	r3, r1
 8000c12:	807b      	strh	r3, [r7, #2]
  _MBED_LCD_NUCLEO_FN_GPIO_WR(_MBED_LCD_PIN_A0, 1);      // always data
 8000c14:	2201      	movs	r2, #1
 8000c16:	2108      	movs	r1, #8
 8000c18:	4812      	ldr	r0, [pc, #72]	; (8000c64 <MBED_LCD_sendData+0x5c>)
 8000c1a:	f000 fcde 	bl	80015da <GPIOWrite>
  _MBED_LCD_NUCLEO_FN_GPIO_WR(_MBED_LCD_PIN_CSN, 0);
 8000c1e:	2200      	movs	r2, #0
 8000c20:	2106      	movs	r1, #6
 8000c22:	4811      	ldr	r0, [pc, #68]	; (8000c68 <MBED_LCD_sendData+0x60>)
 8000c24:	f000 fcd9 	bl	80015da <GPIOWrite>

  for(; len; len--)
 8000c28:	e010      	b.n	8000c4c <MBED_LCD_sendData+0x44>
  {
    _MBED_LCD_SPI->DR = *val;
 8000c2a:	4a10      	ldr	r2, [pc, #64]	; (8000c6c <MBED_LCD_sendData+0x64>)
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	781b      	ldrb	r3, [r3, #0]
 8000c30:	60d3      	str	r3, [r2, #12]
    val++;
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	3301      	adds	r3, #1
 8000c36:	607b      	str	r3, [r7, #4]

    while(_MBED_LCD_SPI->SR & SPI_SR_BSY)               // blocking wait
 8000c38:	bf00      	nop
 8000c3a:	4b0c      	ldr	r3, [pc, #48]	; (8000c6c <MBED_LCD_sendData+0x64>)
 8000c3c:	689b      	ldr	r3, [r3, #8]
 8000c3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d1f9      	bne.n	8000c3a <MBED_LCD_sendData+0x32>
  for(; len; len--)
 8000c46:	887b      	ldrh	r3, [r7, #2]
 8000c48:	3b01      	subs	r3, #1
 8000c4a:	807b      	strh	r3, [r7, #2]
 8000c4c:	887b      	ldrh	r3, [r7, #2]
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d1eb      	bne.n	8000c2a <MBED_LCD_sendData+0x22>
      ;
  }

  _MBED_LCD_NUCLEO_FN_GPIO_WR(_MBED_LCD_PIN_CSN, 1);
 8000c52:	2201      	movs	r2, #1
 8000c54:	2106      	movs	r1, #6
 8000c56:	4804      	ldr	r0, [pc, #16]	; (8000c68 <MBED_LCD_sendData+0x60>)
 8000c58:	f000 fcbf 	bl	80015da <GPIOWrite>
}
 8000c5c:	bf00      	nop
 8000c5e:	3708      	adds	r7, #8
 8000c60:	46bd      	mov	sp, r7
 8000c62:	bd80      	pop	{r7, pc}
 8000c64:	40020000 	.word	0x40020000
 8000c68:	40020400 	.word	0x40020400
 8000c6c:	40013000 	.word	0x40013000

08000c70 <MBED_LCD_reset>:

static bool MBED_LCD_reset(void)                        ///< Perform reset sequence
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	b082      	sub	sp, #8
 8000c74:	af00      	add	r7, sp, #0
  uint16_t w, x = 0;
 8000c76:	2300      	movs	r3, #0
 8000c78:	80bb      	strh	r3, [r7, #4]

  _MBED_LCD_NUCLEO_FN_GPIO_WR(_MBED_LCD_PIN_A0, 0);
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	2108      	movs	r1, #8
 8000c7e:	4819      	ldr	r0, [pc, #100]	; (8000ce4 <MBED_LCD_reset+0x74>)
 8000c80:	f000 fcab 	bl	80015da <GPIOWrite>
  _MBED_LCD_NUCLEO_FN_GPIO_WR(_MBED_LCD_PIN_RSTN, 0);
 8000c84:	2200      	movs	r2, #0
 8000c86:	2106      	movs	r1, #6
 8000c88:	4816      	ldr	r0, [pc, #88]	; (8000ce4 <MBED_LCD_reset+0x74>)
 8000c8a:	f000 fca6 	bl	80015da <GPIOWrite>

  for(w = 0; w < 10000; w++)
 8000c8e:	2300      	movs	r3, #0
 8000c90:	80fb      	strh	r3, [r7, #6]
 8000c92:	e005      	b.n	8000ca0 <MBED_LCD_reset+0x30>
    x++;                                                // Dummy increment prevents optimalisation
 8000c94:	88bb      	ldrh	r3, [r7, #4]
 8000c96:	3301      	adds	r3, #1
 8000c98:	80bb      	strh	r3, [r7, #4]
  for(w = 0; w < 10000; w++)
 8000c9a:	88fb      	ldrh	r3, [r7, #6]
 8000c9c:	3301      	adds	r3, #1
 8000c9e:	80fb      	strh	r3, [r7, #6]
 8000ca0:	88fb      	ldrh	r3, [r7, #6]
 8000ca2:	f242 720f 	movw	r2, #9999	; 0x270f
 8000ca6:	4293      	cmp	r3, r2
 8000ca8:	d9f4      	bls.n	8000c94 <MBED_LCD_reset+0x24>

  _MBED_LCD_NUCLEO_FN_GPIO_WR(_MBED_LCD_PIN_RSTN, 1);
 8000caa:	2201      	movs	r2, #1
 8000cac:	2106      	movs	r1, #6
 8000cae:	480d      	ldr	r0, [pc, #52]	; (8000ce4 <MBED_LCD_reset+0x74>)
 8000cb0:	f000 fc93 	bl	80015da <GPIOWrite>

  for(w = 0; w < 1000; w++)
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	80fb      	strh	r3, [r7, #6]
 8000cb8:	e005      	b.n	8000cc6 <MBED_LCD_reset+0x56>
    x++;
 8000cba:	88bb      	ldrh	r3, [r7, #4]
 8000cbc:	3301      	adds	r3, #1
 8000cbe:	80bb      	strh	r3, [r7, #4]
  for(w = 0; w < 1000; w++)
 8000cc0:	88fb      	ldrh	r3, [r7, #6]
 8000cc2:	3301      	adds	r3, #1
 8000cc4:	80fb      	strh	r3, [r7, #6]
 8000cc6:	88fb      	ldrh	r3, [r7, #6]
 8000cc8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000ccc:	d3f5      	bcc.n	8000cba <MBED_LCD_reset+0x4a>

  return (x > 0);                                       // Trick to keep vaiable unoptimalised ...
 8000cce:	88bb      	ldrh	r3, [r7, #4]
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	bf14      	ite	ne
 8000cd4:	2301      	movne	r3, #1
 8000cd6:	2300      	moveq	r3, #0
 8000cd8:	b2db      	uxtb	r3, r3
}
 8000cda:	4618      	mov	r0, r3
 8000cdc:	3708      	adds	r7, #8
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	bd80      	pop	{r7, pc}
 8000ce2:	bf00      	nop
 8000ce4:	40020000 	.word	0x40020000

08000ce8 <MBED_LCD_set_start_line>:

static void MBED_LCD_set_start_line(uint8_t x)          ///< Send command to LCD, info from DS
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b082      	sub	sp, #8
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	4603      	mov	r3, r0
 8000cf0:	71fb      	strb	r3, [r7, #7]
  MBED_LCD_send(0x10 | ((x & 0xf0) >> 4), 0);           // (2) Display start line set = Sets the display RAM display start lineaddress - lower 6 bits
 8000cf2:	79fb      	ldrb	r3, [r7, #7]
 8000cf4:	091b      	lsrs	r3, r3, #4
 8000cf6:	b2db      	uxtb	r3, r3
 8000cf8:	f043 0310 	orr.w	r3, r3, #16
 8000cfc:	b2db      	uxtb	r3, r3
 8000cfe:	2100      	movs	r1, #0
 8000d00:	4618      	mov	r0, r3
 8000d02:	f7ff ff4f 	bl	8000ba4 <MBED_LCD_send>
  MBED_LCD_send(0x00 | (x & 0x0f), 0);                  // (2) Display start line set = Sets the display RAM display start lineaddress - lower 6 bits
 8000d06:	79fb      	ldrb	r3, [r7, #7]
 8000d08:	f003 030f 	and.w	r3, r3, #15
 8000d0c:	b2db      	uxtb	r3, r3
 8000d0e:	2100      	movs	r1, #0
 8000d10:	4618      	mov	r0, r3
 8000d12:	f7ff ff47 	bl	8000ba4 <MBED_LCD_send>
}
 8000d16:	bf00      	nop
 8000d18:	3708      	adds	r7, #8
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	bd80      	pop	{r7, pc}

08000d1e <MBED_LCD_set_page>:

static void MBED_LCD_set_page(uint8_t p)                ///< Send command to LCD, info from DS
{
 8000d1e:	b580      	push	{r7, lr}
 8000d20:	b082      	sub	sp, #8
 8000d22:	af00      	add	r7, sp, #0
 8000d24:	4603      	mov	r3, r0
 8000d26:	71fb      	strb	r3, [r7, #7]
   MBED_LCD_send(0xB0 | (p & 0x0f), 0);                 // (3) Page address set = Sets the display RAM page address - lower 4 bits
 8000d28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d2c:	f003 030f 	and.w	r3, r3, #15
 8000d30:	b25b      	sxtb	r3, r3
 8000d32:	f063 034f 	orn	r3, r3, #79	; 0x4f
 8000d36:	b25b      	sxtb	r3, r3
 8000d38:	b2db      	uxtb	r3, r3
 8000d3a:	2100      	movs	r1, #0
 8000d3c:	4618      	mov	r0, r3
 8000d3e:	f7ff ff31 	bl	8000ba4 <MBED_LCD_send>
}
 8000d42:	bf00      	nop
 8000d44:	3708      	adds	r7, #8
 8000d46:	46bd      	mov	sp, r7
 8000d48:	bd80      	pop	{r7, pc}
 8000d4a:	0000      	movs	r0, r0
 8000d4c:	0000      	movs	r0, r0
	...

08000d50 <MBED_LCD_init_hw>:

static bool MBED_LCD_init_hw()                          ///< Init SPI, GPIO, ...
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	b082      	sub	sp, #8
 8000d54:	af00      	add	r7, sp, #0
  _MBED_LCD_NUCLEO_FN_SET_GPIO(_MBED_LCD_PIN_RSTN, _MBED_LCD_NUCLEO_ENUM_OUT_PP);
 8000d56:	2200      	movs	r2, #0
 8000d58:	2106      	movs	r1, #6
 8000d5a:	484f      	ldr	r0, [pc, #316]	; (8000e98 <MBED_LCD_init_hw+0x148>)
 8000d5c:	f000 fa84 	bl	8001268 <GPIOConfigurePin>
  _MBED_LCD_NUCLEO_FN_GPIO_WR(_MBED_LCD_PIN_RSTN, 1);
 8000d60:	2201      	movs	r2, #1
 8000d62:	2106      	movs	r1, #6
 8000d64:	484c      	ldr	r0, [pc, #304]	; (8000e98 <MBED_LCD_init_hw+0x148>)
 8000d66:	f000 fc38 	bl	80015da <GPIOWrite>
  _MBED_LCD_NUCLEO_FN_SET_GPIO(_MBED_LCD_PIN_CSN, _MBED_LCD_NUCLEO_ENUM_OUT_PP);
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	2106      	movs	r1, #6
 8000d6e:	484b      	ldr	r0, [pc, #300]	; (8000e9c <MBED_LCD_init_hw+0x14c>)
 8000d70:	f000 fa7a 	bl	8001268 <GPIOConfigurePin>
  _MBED_LCD_NUCLEO_FN_GPIO_WR(_MBED_LCD_PIN_CSN, 1);
 8000d74:	2201      	movs	r2, #1
 8000d76:	2106      	movs	r1, #6
 8000d78:	4848      	ldr	r0, [pc, #288]	; (8000e9c <MBED_LCD_init_hw+0x14c>)
 8000d7a:	f000 fc2e 	bl	80015da <GPIOWrite>
  _MBED_LCD_NUCLEO_FN_SET_GPIO(_MBED_LCD_PIN_A0, _MBED_LCD_NUCLEO_ENUM_OUT_PP);
 8000d7e:	2200      	movs	r2, #0
 8000d80:	2108      	movs	r1, #8
 8000d82:	4845      	ldr	r0, [pc, #276]	; (8000e98 <MBED_LCD_init_hw+0x148>)
 8000d84:	f000 fa70 	bl	8001268 <GPIOConfigurePin>

  _MBED_LCD_NUCLEO_FN_SET_GPIO(_MBED_LCD_SPI_MOSI, _MBED_LCD_NUCLEO_ENUM_AF_PP);
 8000d88:	2206      	movs	r2, #6
 8000d8a:	2107      	movs	r1, #7
 8000d8c:	4842      	ldr	r0, [pc, #264]	; (8000e98 <MBED_LCD_init_hw+0x148>)
 8000d8e:	f000 fa6b 	bl	8001268 <GPIOConfigurePin>
  _MBED_LCD_NUCLEO_FN_SET_AF(_MBED_LCD_SPI_MOSI, _MBED_LCD_SPI_AF_NUM);        // AFxx
 8000d92:	2205      	movs	r2, #5
 8000d94:	2107      	movs	r1, #7
 8000d96:	4840      	ldr	r0, [pc, #256]	; (8000e98 <MBED_LCD_init_hw+0x148>)
 8000d98:	f000 fbe4 	bl	8001564 <GPIOConfigureAlternativFunction>
  _MBED_LCD_NUCLEO_FN_SET_GPIO(_MBED_LCD_SPI_SCK, _MBED_LCD_NUCLEO_ENUM_AF_PP);
 8000d9c:	2206      	movs	r2, #6
 8000d9e:	2105      	movs	r1, #5
 8000da0:	483d      	ldr	r0, [pc, #244]	; (8000e98 <MBED_LCD_init_hw+0x148>)
 8000da2:	f000 fa61 	bl	8001268 <GPIOConfigurePin>
  _MBED_LCD_NUCLEO_FN_SET_AF(_MBED_LCD_SPI_SCK, _MBED_LCD_SPI_AF_NUM);         // AFxx
 8000da6:	2205      	movs	r2, #5
 8000da8:	2105      	movs	r1, #5
 8000daa:	483b      	ldr	r0, [pc, #236]	; (8000e98 <MBED_LCD_init_hw+0x148>)
 8000dac:	f000 fbda 	bl	8001564 <GPIOConfigureAlternativFunction>

  switch((uint32_t)_MBED_LCD_SPI)                       // Switch reuired due using ohter APBx for some SPIx
  {
    case (uint32_t)SPI1:
      if (!(RCC->APB2ENR & RCC_APB2ENR_SPI1EN))
 8000db0:	4b3b      	ldr	r3, [pc, #236]	; (8000ea0 <MBED_LCD_init_hw+0x150>)
 8000db2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000db4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	d111      	bne.n	8000de0 <MBED_LCD_init_hw+0x90>
      {
        RCC->APB2ENR |= RCC_APB2ENR_SPI1EN;
 8000dbc:	4a38      	ldr	r2, [pc, #224]	; (8000ea0 <MBED_LCD_init_hw+0x150>)
 8000dbe:	4b38      	ldr	r3, [pc, #224]	; (8000ea0 <MBED_LCD_init_hw+0x150>)
 8000dc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000dc2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000dc6:	6453      	str	r3, [r2, #68]	; 0x44
        RCC->APB2RSTR |= RCC_APB2RSTR_SPI1RST;
 8000dc8:	4a35      	ldr	r2, [pc, #212]	; (8000ea0 <MBED_LCD_init_hw+0x150>)
 8000dca:	4b35      	ldr	r3, [pc, #212]	; (8000ea0 <MBED_LCD_init_hw+0x150>)
 8000dcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000dce:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000dd2:	6253      	str	r3, [r2, #36]	; 0x24
        RCC->APB2RSTR &= ~RCC_APB2RSTR_SPI1RST;
 8000dd4:	4a32      	ldr	r2, [pc, #200]	; (8000ea0 <MBED_LCD_init_hw+0x150>)
 8000dd6:	4b32      	ldr	r3, [pc, #200]	; (8000ea0 <MBED_LCD_init_hw+0x150>)
 8000dd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000dda:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000dde:	6253      	str	r3, [r2, #36]	; 0x24
      }
      break;
 8000de0:	bf00      	nop
    //TODO other SPIx peripheral
    default:
      return false;
  }

  _MBED_LCD_SPI->CR1 = 0
 8000de2:	4b30      	ldr	r3, [pc, #192]	; (8000ea4 <MBED_LCD_init_hw+0x154>)
 8000de4:	f240 3207 	movw	r2, #775	; 0x307
 8000de8:	601a      	str	r2, [r3, #0]
      | SPI_CR1_CPHA | SPI_CR1_CPOL     // polarity from DS
      | SPI_CR1_SSI | SPI_CR1_SSM       // required for correct function
      | SPI_CR1_MSTR;
  _MBED_LCD_SPI->CR2 = 0;
 8000dea:	4b2e      	ldr	r3, [pc, #184]	; (8000ea4 <MBED_LCD_init_hw+0x154>)
 8000dec:	2200      	movs	r2, #0
 8000dee:	605a      	str	r2, [r3, #4]

  {                                     // from DS - max clock 10MHz (100ns period)
    uint32_t apb2 = SystemCoreClock;    //TODO calculate from RCC
 8000df0:	4b2d      	ldr	r3, [pc, #180]	; (8000ea8 <MBED_LCD_init_hw+0x158>)
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	603b      	str	r3, [r7, #0]
    uint32_t BRDiv = 0;                 // 000 = pclk / 2
 8000df6:	2300      	movs	r3, #0
 8000df8:	607b      	str	r3, [r7, #4]

    if (apb2 > 20e6) BRDiv = 0x01;      // 001 = pclk / 4
 8000dfa:	6838      	ldr	r0, [r7, #0]
 8000dfc:	f7ff fb36 	bl	800046c <__aeabi_ui2d>
 8000e00:	a31f      	add	r3, pc, #124	; (adr r3, 8000e80 <MBED_LCD_init_hw+0x130>)
 8000e02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e06:	f7ff fc25 	bl	8000654 <__aeabi_dcmpgt>
 8000e0a:	4603      	mov	r3, r0
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	d001      	beq.n	8000e14 <MBED_LCD_init_hw+0xc4>
 8000e10:	2301      	movs	r3, #1
 8000e12:	607b      	str	r3, [r7, #4]
    if (apb2 > 40e6) BRDiv = 0x02;      // 010 = pclk / 8
 8000e14:	6838      	ldr	r0, [r7, #0]
 8000e16:	f7ff fb29 	bl	800046c <__aeabi_ui2d>
 8000e1a:	a31b      	add	r3, pc, #108	; (adr r3, 8000e88 <MBED_LCD_init_hw+0x138>)
 8000e1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e20:	f7ff fc18 	bl	8000654 <__aeabi_dcmpgt>
 8000e24:	4603      	mov	r3, r0
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d001      	beq.n	8000e2e <MBED_LCD_init_hw+0xde>
 8000e2a:	2302      	movs	r3, #2
 8000e2c:	607b      	str	r3, [r7, #4]
    if (apb2 > 80e6) BRDiv = 0x03;      // 011 = pclk / 16
 8000e2e:	6838      	ldr	r0, [r7, #0]
 8000e30:	f7ff fb1c 	bl	800046c <__aeabi_ui2d>
 8000e34:	a316      	add	r3, pc, #88	; (adr r3, 8000e90 <MBED_LCD_init_hw+0x140>)
 8000e36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e3a:	f7ff fc0b 	bl	8000654 <__aeabi_dcmpgt>
 8000e3e:	4603      	mov	r3, r0
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d001      	beq.n	8000e48 <MBED_LCD_init_hw+0xf8>
 8000e44:	2303      	movs	r3, #3
 8000e46:	607b      	str	r3, [r7, #4]

    _MBED_LCD_SPI->CR1 &= ~SPI_CR1_BR;
 8000e48:	4a16      	ldr	r2, [pc, #88]	; (8000ea4 <MBED_LCD_init_hw+0x154>)
 8000e4a:	4b16      	ldr	r3, [pc, #88]	; (8000ea4 <MBED_LCD_init_hw+0x154>)
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 8000e52:	6013      	str	r3, [r2, #0]
    //  only for F4xx:
    _MBED_LCD_SPI->CR1 |= (BRDiv & 0x07) << 3;    // isolate 3 bits and set to bits 5..3
 8000e54:	4913      	ldr	r1, [pc, #76]	; (8000ea4 <MBED_LCD_init_hw+0x154>)
 8000e56:	4b13      	ldr	r3, [pc, #76]	; (8000ea4 <MBED_LCD_init_hw+0x154>)
 8000e58:	681a      	ldr	r2, [r3, #0]
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	00db      	lsls	r3, r3, #3
 8000e5e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8000e62:	4313      	orrs	r3, r2
 8000e64:	600b      	str	r3, [r1, #0]
    //TODO another platforms
  }

  _MBED_LCD_SPI->CR1 |= SPI_CR1_SPE;             // enable
 8000e66:	4a0f      	ldr	r2, [pc, #60]	; (8000ea4 <MBED_LCD_init_hw+0x154>)
 8000e68:	4b0e      	ldr	r3, [pc, #56]	; (8000ea4 <MBED_LCD_init_hw+0x154>)
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000e70:	6013      	str	r3, [r2, #0]
  return true;
 8000e72:	2301      	movs	r3, #1
}
 8000e74:	4618      	mov	r0, r3
 8000e76:	3708      	adds	r7, #8
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	bd80      	pop	{r7, pc}
 8000e7c:	f3af 8000 	nop.w
 8000e80:	00000000 	.word	0x00000000
 8000e84:	417312d0 	.word	0x417312d0
 8000e88:	00000000 	.word	0x00000000
 8000e8c:	418312d0 	.word	0x418312d0
 8000e90:	00000000 	.word	0x00000000
 8000e94:	419312d0 	.word	0x419312d0
 8000e98:	40020000 	.word	0x40020000
 8000e9c:	40020400 	.word	0x40020400
 8000ea0:	40023800 	.word	0x40023800
 8000ea4:	40013000 	.word	0x40013000
 8000ea8:	20000000 	.word	0x20000000

08000eac <MBED_LCD_InitVideoRam>:

/**
 * Fill videoram with value, bytes = columns, MSB on top
 */
void MBED_LCD_InitVideoRam(uint8_t val)
{
 8000eac:	b480      	push	{r7}
 8000eae:	b085      	sub	sp, #20
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	71fb      	strb	r3, [r7, #7]
  for(int r = 0; r < _MBED_LCD_LINES; r++)      // repaired 2019-09-23
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	60fb      	str	r3, [r7, #12]
 8000eba:	e013      	b.n	8000ee4 <MBED_LCD_InitVideoRam+0x38>
    for(int x = 0; x < _MBED_LCD_COLUMNS; x++)
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	60bb      	str	r3, [r7, #8]
 8000ec0:	e00a      	b.n	8000ed8 <MBED_LCD_InitVideoRam+0x2c>
      m_videoRam[r][x] = val;
 8000ec2:	4a0d      	ldr	r2, [pc, #52]	; (8000ef8 <MBED_LCD_InitVideoRam+0x4c>)
 8000ec4:	68fb      	ldr	r3, [r7, #12]
 8000ec6:	01db      	lsls	r3, r3, #7
 8000ec8:	441a      	add	r2, r3
 8000eca:	68bb      	ldr	r3, [r7, #8]
 8000ecc:	4413      	add	r3, r2
 8000ece:	79fa      	ldrb	r2, [r7, #7]
 8000ed0:	701a      	strb	r2, [r3, #0]
    for(int x = 0; x < _MBED_LCD_COLUMNS; x++)
 8000ed2:	68bb      	ldr	r3, [r7, #8]
 8000ed4:	3301      	adds	r3, #1
 8000ed6:	60bb      	str	r3, [r7, #8]
 8000ed8:	68bb      	ldr	r3, [r7, #8]
 8000eda:	2b7f      	cmp	r3, #127	; 0x7f
 8000edc:	ddf1      	ble.n	8000ec2 <MBED_LCD_InitVideoRam+0x16>
  for(int r = 0; r < _MBED_LCD_LINES; r++)      // repaired 2019-09-23
 8000ede:	68fb      	ldr	r3, [r7, #12]
 8000ee0:	3301      	adds	r3, #1
 8000ee2:	60fb      	str	r3, [r7, #12]
 8000ee4:	68fb      	ldr	r3, [r7, #12]
 8000ee6:	2b03      	cmp	r3, #3
 8000ee8:	dde8      	ble.n	8000ebc <MBED_LCD_InitVideoRam+0x10>
}
 8000eea:	bf00      	nop
 8000eec:	3714      	adds	r7, #20
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef4:	4770      	bx	lr
 8000ef6:	bf00      	nop
 8000ef8:	2000008c 	.word	0x2000008c

08000efc <MBED_LCD_init>:
/**
 * Initialisation - HW parts and init commands for LCD controller (see DS and MBED sample init code)
 * Returns false if ini fails
 */
bool MBED_LCD_init(void)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	af00      	add	r7, sp, #0
  if (!MBED_LCD_init_hw())  // check success of HW init
 8000f00:	f7ff ff26 	bl	8000d50 <MBED_LCD_init_hw>
 8000f04:	4603      	mov	r3, r0
 8000f06:	f083 0301 	eor.w	r3, r3, #1
 8000f0a:	b2db      	uxtb	r3, r3
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d001      	beq.n	8000f14 <MBED_LCD_init+0x18>
    return false;
 8000f10:	2300      	movs	r3, #0
 8000f12:	e02e      	b.n	8000f72 <MBED_LCD_init+0x76>

  MBED_LCD_reset();
 8000f14:	f7ff feac 	bl	8000c70 <MBED_LCD_reset>

  MBED_LCD_send(0xAE, 0);   //  display off
 8000f18:	2100      	movs	r1, #0
 8000f1a:	20ae      	movs	r0, #174	; 0xae
 8000f1c:	f7ff fe42 	bl	8000ba4 <MBED_LCD_send>
  MBED_LCD_send(0xA2, 0);   //  bias voltage
 8000f20:	2100      	movs	r1, #0
 8000f22:	20a2      	movs	r0, #162	; 0xa2
 8000f24:	f7ff fe3e 	bl	8000ba4 <MBED_LCD_send>

  MBED_LCD_send(0xA0, 0);
 8000f28:	2100      	movs	r1, #0
 8000f2a:	20a0      	movs	r0, #160	; 0xa0
 8000f2c:	f7ff fe3a 	bl	8000ba4 <MBED_LCD_send>
  MBED_LCD_send(0xC8, 0);   //  colum normal
 8000f30:	2100      	movs	r1, #0
 8000f32:	20c8      	movs	r0, #200	; 0xc8
 8000f34:	f7ff fe36 	bl	8000ba4 <MBED_LCD_send>

  MBED_LCD_send(0x22, 0);   //  voltage resistor ratio
 8000f38:	2100      	movs	r1, #0
 8000f3a:	2022      	movs	r0, #34	; 0x22
 8000f3c:	f7ff fe32 	bl	8000ba4 <MBED_LCD_send>
  MBED_LCD_send(0x2F, 0);   //  power on
 8000f40:	2100      	movs	r1, #0
 8000f42:	202f      	movs	r0, #47	; 0x2f
 8000f44:	f7ff fe2e 	bl	8000ba4 <MBED_LCD_send>
  //wr_cmd(0xA4);   //  LCD display ram
  MBED_LCD_send(0x40, 0);   // start line = 0
 8000f48:	2100      	movs	r1, #0
 8000f4a:	2040      	movs	r0, #64	; 0x40
 8000f4c:	f7ff fe2a 	bl	8000ba4 <MBED_LCD_send>
  MBED_LCD_send(0xAF, 0);     // display ON
 8000f50:	2100      	movs	r1, #0
 8000f52:	20af      	movs	r0, #175	; 0xaf
 8000f54:	f7ff fe26 	bl	8000ba4 <MBED_LCD_send>

  MBED_LCD_send(0x81, 0);   //  set contrast
 8000f58:	2100      	movs	r1, #0
 8000f5a:	2081      	movs	r0, #129	; 0x81
 8000f5c:	f7ff fe22 	bl	8000ba4 <MBED_LCD_send>
  MBED_LCD_send(0x17, 0);   //  set contrast
 8000f60:	2100      	movs	r1, #0
 8000f62:	2017      	movs	r0, #23
 8000f64:	f7ff fe1e 	bl	8000ba4 <MBED_LCD_send>

  MBED_LCD_send(0xA6, 0);     // display normal
 8000f68:	2100      	movs	r1, #0
 8000f6a:	20a6      	movs	r0, #166	; 0xa6
 8000f6c:	f7ff fe1a 	bl	8000ba4 <MBED_LCD_send>
//  MBED_LCD_send(0xA7, 0);     // display inverted

//  MBED_LCD_send(0xa5, 0);
  return true;                // ALL init OK
 8000f70:	2301      	movs	r3, #1
}
 8000f72:	4618      	mov	r0, r3
 8000f74:	bd80      	pop	{r7, pc}
	...

08000f78 <MBED_LCD_VideoRam2LCD>:

/**
 * Copying content of videoRAM to LCD controller, based on SPI bulk transfer
 */
void MBED_LCD_VideoRam2LCD()
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b082      	sub	sp, #8
 8000f7c:	af00      	add	r7, sp, #0
  for(uint8_t r = 0; r < _MBED_LCD_LINES; r++)
 8000f7e:	2300      	movs	r3, #0
 8000f80:	71fb      	strb	r3, [r7, #7]
 8000f82:	e011      	b.n	8000fa8 <MBED_LCD_VideoRam2LCD+0x30>
  {
    MBED_LCD_set_page(r);
 8000f84:	79fb      	ldrb	r3, [r7, #7]
 8000f86:	4618      	mov	r0, r3
 8000f88:	f7ff fec9 	bl	8000d1e <MBED_LCD_set_page>
    MBED_LCD_set_start_line(0);
 8000f8c:	2000      	movs	r0, #0
 8000f8e:	f7ff feab 	bl	8000ce8 <MBED_LCD_set_start_line>

#if 1
    MBED_LCD_sendData(m_videoRam[r], _MBED_LCD_COLUMNS);      // block operation
 8000f92:	79fb      	ldrb	r3, [r7, #7]
 8000f94:	01db      	lsls	r3, r3, #7
 8000f96:	4a08      	ldr	r2, [pc, #32]	; (8000fb8 <MBED_LCD_VideoRam2LCD+0x40>)
 8000f98:	4413      	add	r3, r2
 8000f9a:	2180      	movs	r1, #128	; 0x80
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	f7ff fe33 	bl	8000c08 <MBED_LCD_sendData>
  for(uint8_t r = 0; r < _MBED_LCD_LINES; r++)
 8000fa2:	79fb      	ldrb	r3, [r7, #7]
 8000fa4:	3301      	adds	r3, #1
 8000fa6:	71fb      	strb	r3, [r7, #7]
 8000fa8:	79fb      	ldrb	r3, [r7, #7]
 8000faa:	2b03      	cmp	r3, #3
 8000fac:	d9ea      	bls.n	8000f84 <MBED_LCD_VideoRam2LCD+0xc>
#else
    for(uint8_t x = 0; x < _MBED_LCD_COLUMNS; x++)
      MBED_LCD_send(m_videoRam[r][x], 1);
#endif
  }
}
 8000fae:	bf00      	nop
 8000fb0:	3708      	adds	r7, #8
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	bd80      	pop	{r7, pc}
 8000fb6:	bf00      	nop
 8000fb8:	2000008c 	.word	0x2000008c

08000fbc <MBED_LCD_PutPixel>:
/**
 * Puts pixel with color black = 1, background = 0
 * TODO check valied coordinates
 */
void MBED_LCD_PutPixel(uint8_t x, uint8_t y, bool black)
{
 8000fbc:	b490      	push	{r4, r7}
 8000fbe:	b082      	sub	sp, #8
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	71fb      	strb	r3, [r7, #7]
 8000fc6:	460b      	mov	r3, r1
 8000fc8:	71bb      	strb	r3, [r7, #6]
 8000fca:	4613      	mov	r3, r2
 8000fcc:	717b      	strb	r3, [r7, #5]
  //TODO check x < 128 and y < 32
  if (black)
 8000fce:	797b      	ldrb	r3, [r7, #5]
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d01d      	beq.n	8001010 <MBED_LCD_PutPixel+0x54>
    m_videoRam[y / 8][x] |= 1 << (y % 8);
 8000fd4:	79bb      	ldrb	r3, [r7, #6]
 8000fd6:	08db      	lsrs	r3, r3, #3
 8000fd8:	b2da      	uxtb	r2, r3
 8000fda:	4614      	mov	r4, r2
 8000fdc:	79fb      	ldrb	r3, [r7, #7]
 8000fde:	4611      	mov	r1, r2
 8000fe0:	79fa      	ldrb	r2, [r7, #7]
 8000fe2:	481d      	ldr	r0, [pc, #116]	; (8001058 <MBED_LCD_PutPixel+0x9c>)
 8000fe4:	01c9      	lsls	r1, r1, #7
 8000fe6:	4401      	add	r1, r0
 8000fe8:	440a      	add	r2, r1
 8000fea:	7812      	ldrb	r2, [r2, #0]
 8000fec:	b251      	sxtb	r1, r2
 8000fee:	79ba      	ldrb	r2, [r7, #6]
 8000ff0:	f002 0207 	and.w	r2, r2, #7
 8000ff4:	2001      	movs	r0, #1
 8000ff6:	fa00 f202 	lsl.w	r2, r0, r2
 8000ffa:	b252      	sxtb	r2, r2
 8000ffc:	430a      	orrs	r2, r1
 8000ffe:	b252      	sxtb	r2, r2
 8001000:	b2d0      	uxtb	r0, r2
 8001002:	4915      	ldr	r1, [pc, #84]	; (8001058 <MBED_LCD_PutPixel+0x9c>)
 8001004:	01e2      	lsls	r2, r4, #7
 8001006:	440a      	add	r2, r1
 8001008:	4413      	add	r3, r2
 800100a:	4602      	mov	r2, r0
 800100c:	701a      	strb	r2, [r3, #0]
  else
    m_videoRam[y / 8][x] &= ~(1 << (y % 8));
}
 800100e:	e01e      	b.n	800104e <MBED_LCD_PutPixel+0x92>
    m_videoRam[y / 8][x] &= ~(1 << (y % 8));
 8001010:	79bb      	ldrb	r3, [r7, #6]
 8001012:	08db      	lsrs	r3, r3, #3
 8001014:	b2da      	uxtb	r2, r3
 8001016:	4614      	mov	r4, r2
 8001018:	79fb      	ldrb	r3, [r7, #7]
 800101a:	4611      	mov	r1, r2
 800101c:	79fa      	ldrb	r2, [r7, #7]
 800101e:	480e      	ldr	r0, [pc, #56]	; (8001058 <MBED_LCD_PutPixel+0x9c>)
 8001020:	01c9      	lsls	r1, r1, #7
 8001022:	4401      	add	r1, r0
 8001024:	440a      	add	r2, r1
 8001026:	7812      	ldrb	r2, [r2, #0]
 8001028:	b251      	sxtb	r1, r2
 800102a:	79ba      	ldrb	r2, [r7, #6]
 800102c:	f002 0207 	and.w	r2, r2, #7
 8001030:	2001      	movs	r0, #1
 8001032:	fa00 f202 	lsl.w	r2, r0, r2
 8001036:	b252      	sxtb	r2, r2
 8001038:	43d2      	mvns	r2, r2
 800103a:	b252      	sxtb	r2, r2
 800103c:	400a      	ands	r2, r1
 800103e:	b252      	sxtb	r2, r2
 8001040:	b2d0      	uxtb	r0, r2
 8001042:	4905      	ldr	r1, [pc, #20]	; (8001058 <MBED_LCD_PutPixel+0x9c>)
 8001044:	01e2      	lsls	r2, r4, #7
 8001046:	440a      	add	r2, r1
 8001048:	4413      	add	r3, r2
 800104a:	4602      	mov	r2, r0
 800104c:	701a      	strb	r2, [r3, #0]
}
 800104e:	bf00      	nop
 8001050:	3708      	adds	r7, #8
 8001052:	46bd      	mov	sp, r7
 8001054:	bc90      	pop	{r4, r7}
 8001056:	4770      	bx	lr
 8001058:	2000008c 	.word	0x2000008c

0800105c <MBED_LCD_FillRect>:
/**
 * Draw lines as filled rectangle with color black = 1, background = 0
 * TODO check valied coordinates
 */
void MBED_LCD_FillRect(int x, int y, int w, int h, bool color)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	b086      	sub	sp, #24
 8001060:	af00      	add	r7, sp, #0
 8001062:	60f8      	str	r0, [r7, #12]
 8001064:	60b9      	str	r1, [r7, #8]
 8001066:	607a      	str	r2, [r7, #4]
 8001068:	603b      	str	r3, [r7, #0]
  int ww = w, xx = x;
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	617b      	str	r3, [r7, #20]
 800106e:	68fb      	ldr	r3, [r7, #12]
 8001070:	613b      	str	r3, [r7, #16]

  for(; h; h--)
 8001072:	e01c      	b.n	80010ae <MBED_LCD_FillRect+0x52>
  {
    x = xx;
 8001074:	693b      	ldr	r3, [r7, #16]
 8001076:	60fb      	str	r3, [r7, #12]

    for(w = ww; w; w--)
 8001078:	697b      	ldr	r3, [r7, #20]
 800107a:	607b      	str	r3, [r7, #4]
 800107c:	e00e      	b.n	800109c <MBED_LCD_FillRect+0x40>
    {
      MBED_LCD_PutPixel(x, y, color);
 800107e:	68fb      	ldr	r3, [r7, #12]
 8001080:	b2db      	uxtb	r3, r3
 8001082:	68ba      	ldr	r2, [r7, #8]
 8001084:	b2d1      	uxtb	r1, r2
 8001086:	f897 2020 	ldrb.w	r2, [r7, #32]
 800108a:	4618      	mov	r0, r3
 800108c:	f7ff ff96 	bl	8000fbc <MBED_LCD_PutPixel>
      x++;
 8001090:	68fb      	ldr	r3, [r7, #12]
 8001092:	3301      	adds	r3, #1
 8001094:	60fb      	str	r3, [r7, #12]
    for(w = ww; w; w--)
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	3b01      	subs	r3, #1
 800109a:	607b      	str	r3, [r7, #4]
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d1ed      	bne.n	800107e <MBED_LCD_FillRect+0x22>
    }

    y++;
 80010a2:	68bb      	ldr	r3, [r7, #8]
 80010a4:	3301      	adds	r3, #1
 80010a6:	60bb      	str	r3, [r7, #8]
  for(; h; h--)
 80010a8:	683b      	ldr	r3, [r7, #0]
 80010aa:	3b01      	subs	r3, #1
 80010ac:	603b      	str	r3, [r7, #0]
 80010ae:	683b      	ldr	r3, [r7, #0]
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d1df      	bne.n	8001074 <MBED_LCD_FillRect+0x18>
  }
}
 80010b4:	bf00      	nop
 80010b6:	3718      	adds	r7, #24
 80010b8:	46bd      	mov	sp, r7
 80010ba:	bd80      	pop	{r7, pc}

080010bc <Usart2Send>:
 */

#include "nucleo_usart.h"

int Usart2Send(char c) //vstup znak ktery se ma odeslat, navratova hodnota int znak ktery se odesilal
{
 80010bc:	b480      	push	{r7}
 80010be:	b083      	sub	sp, #12
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	4603      	mov	r3, r0
 80010c4:	71fb      	strb	r3, [r7, #7]

	//Flag TXE je nastaven do jednicky pokud je prazdny datovy registr, tudíž mùžeme zaèíst odesílat data, flag se automaticky nuluje když se datový registr zaplní
	// vlastnì øiká èekej dokud nebude volno, chtìlo by to ochranu protože když tuhle funkci zavolám a usart bude vypnutý, nikdy tento jev nenastane a bude to vlastnì while(true)
	while (!(USART2->SR & USART_SR_TXE)) {
 80010c6:	bf00      	nop
 80010c8:	4b07      	ldr	r3, [pc, #28]	; (80010e8 <Usart2Send+0x2c>)
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d0f9      	beq.n	80010c8 <Usart2Send+0xc>
		// TXE nemusim nulovat, dela to sam ze zapisu nove data
	}
	USART2->DR = c; // do datového registru vložím znak který chci odeslat
 80010d4:	4a04      	ldr	r2, [pc, #16]	; (80010e8 <Usart2Send+0x2c>)
 80010d6:	79fb      	ldrb	r3, [r7, #7]
 80010d8:	6053      	str	r3, [r2, #4]
	return c;
 80010da:	79fb      	ldrb	r3, [r7, #7]
}
 80010dc:	4618      	mov	r0, r3
 80010de:	370c      	adds	r7, #12
 80010e0:	46bd      	mov	sp, r7
 80010e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e6:	4770      	bx	lr
 80010e8:	40004400 	.word	0x40004400

080010ec <Usart2Recived>:
		Usart2Send(*txt); // na konci je ukoncovaci nula(jakože prázdný data)
		txt++;
	}
}

int Usart2Recived(void) {
 80010ec:	b480      	push	{r7}
 80010ee:	af00      	add	r7, sp, #0
	while (!(USART2->SR & USART_SR_RXNE)) {
 80010f0:	bf00      	nop
 80010f2:	4b06      	ldr	r3, [pc, #24]	; (800110c <Usart2Recived+0x20>)
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	f003 0320 	and.w	r3, r3, #32
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d0f9      	beq.n	80010f2 <Usart2Recived+0x6>
		// RXNE nemusim nulovat, dela to sam když data vyètu, když je nevyètu, nulovat se nebude
	}
	return USART2->DR;
 80010fe:	4b03      	ldr	r3, [pc, #12]	; (800110c <Usart2Recived+0x20>)
 8001100:	685b      	ldr	r3, [r3, #4]
}
 8001102:	4618      	mov	r0, r3
 8001104:	46bd      	mov	sp, r7
 8001106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110a:	4770      	bx	lr
 800110c:	40004400 	.word	0x40004400

08001110 <Usart2Initialization>:
bool IsUsart2Recived(void) {
	return (USART2->SR & USART_SR_RXNE) != 0; // testování jestli jsou nìjaká data k pøeètení
}


void Usart2Initialization(int baudRate){ // baud zatim nefunkcni
 8001110:	b580      	push	{r7, lr}
 8001112:	b088      	sub	sp, #32
 8001114:	af00      	add	r7, sp, #0
 8001116:	6078      	str	r0, [r7, #4]

	if (!(RCC->APB1ENR & RCC_APB1ENR_USART2EN)) // neni povolen USART2
 8001118:	4b3a      	ldr	r3, [pc, #232]	; (8001204 <Usart2Initialization+0xf4>)
 800111a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800111c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001120:	2b00      	cmp	r3, #0
 8001122:	d111      	bne.n	8001148 <Usart2Initialization+0x38>
	{
		RCC->APB1ENR |= RCC_APB1ENR_USART2EN;
 8001124:	4a37      	ldr	r2, [pc, #220]	; (8001204 <Usart2Initialization+0xf4>)
 8001126:	4b37      	ldr	r3, [pc, #220]	; (8001204 <Usart2Initialization+0xf4>)
 8001128:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800112a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800112e:	6413      	str	r3, [r2, #64]	; 0x40
		RCC->APB1RSTR |= RCC_APB1RSTR_USART2RST;
 8001130:	4a34      	ldr	r2, [pc, #208]	; (8001204 <Usart2Initialization+0xf4>)
 8001132:	4b34      	ldr	r3, [pc, #208]	; (8001204 <Usart2Initialization+0xf4>)
 8001134:	6a1b      	ldr	r3, [r3, #32]
 8001136:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800113a:	6213      	str	r3, [r2, #32]
		RCC->APB1RSTR &= ~RCC_APB1RSTR_USART2RST;
 800113c:	4a31      	ldr	r2, [pc, #196]	; (8001204 <Usart2Initialization+0xf4>)
 800113e:	4b31      	ldr	r3, [pc, #196]	; (8001204 <Usart2Initialization+0xf4>)
 8001140:	6a1b      	ldr	r3, [r3, #32]
 8001142:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8001146:	6213      	str	r3, [r2, #32]
	}

	// v nucleo schematu lze najit ze USART TX a USART RX (ètení z procesoru, zápis do nìj) je na pinech PA2 a PA3
	GPIOConfigurePin(GPIOA, 2, ioPortAlternatrPushPull); // vysílání procesoru
 8001148:	2206      	movs	r2, #6
 800114a:	2102      	movs	r1, #2
 800114c:	482e      	ldr	r0, [pc, #184]	; (8001208 <Usart2Initialization+0xf8>)
 800114e:	f000 f88b 	bl	8001268 <GPIOConfigurePin>
	GPIOConfigureAlternativFunction(GPIOA, 2, 7); // z DS kap. 4 table 9 je vidìt že pro PA2 resp. 3 je USART2 nastaven na alternativní funkci 7
 8001152:	2207      	movs	r2, #7
 8001154:	2102      	movs	r1, #2
 8001156:	482c      	ldr	r0, [pc, #176]	; (8001208 <Usart2Initialization+0xf8>)
 8001158:	f000 fa04 	bl	8001564 <GPIOConfigureAlternativFunction>
	GPIOConfigurePin(GPIOA, 3, ioPortAlternatrPushPull); // pøíjem procesoru, pro pøíjem vede cesta jinudy takže nezáleží jestli push pull nebo openDrain
 800115c:	2206      	movs	r2, #6
 800115e:	2103      	movs	r1, #3
 8001160:	4829      	ldr	r0, [pc, #164]	; (8001208 <Usart2Initialization+0xf8>)
 8001162:	f000 f881 	bl	8001268 <GPIOConfigurePin>
	GPIOConfigureAlternativFunction(GPIOA, 3, 7);
 8001166:	2207      	movs	r2, #7
 8001168:	2103      	movs	r1, #3
 800116a:	4827      	ldr	r0, [pc, #156]	; (8001208 <Usart2Initialization+0xf8>)
 800116c:	f000 f9fa 	bl	8001564 <GPIOConfigureAlternativFunction>
// do teï jsme nastavovali GPIO na USART, ale teï musíme nastavit samotnou periferii USART

	USART2->CR1 = USART_CR1_RE | USART_CR1_TE; // Do konfiguraèního registru jedna "zapnu" recived(pøijmání) a transmit (vysílání)
 8001170:	4b26      	ldr	r3, [pc, #152]	; (800120c <Usart2Initialization+0xfc>)
 8001172:	220c      	movs	r2, #12
 8001174:	60da      	str	r2, [r3, #12]
	USART2->CR2 = 0; // nic nenastavujeme zatím
 8001176:	4b25      	ldr	r3, [pc, #148]	; (800120c <Usart2Initialization+0xfc>)
 8001178:	2200      	movs	r2, #0
 800117a:	611a      	str	r2, [r3, #16]
	USART2->CR3 = 0; // nic nenastavujeme zatím
 800117c:	4b23      	ldr	r3, [pc, #140]	; (800120c <Usart2Initialization+0xfc>)
 800117e:	2200      	movs	r2, #0
 8001180:	615a      	str	r2, [r3, #20]

	uint sampling = (USART2->CR1 & USART_CR1_OVER8) ? 8 : 16;
 8001182:	4b22      	ldr	r3, [pc, #136]	; (800120c <Usart2Initialization+0xfc>)
 8001184:	68db      	ldr	r3, [r3, #12]
 8001186:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800118a:	2b00      	cmp	r3, #0
 800118c:	d001      	beq.n	8001192 <Usart2Initialization+0x82>
 800118e:	2308      	movs	r3, #8
 8001190:	e000      	b.n	8001194 <Usart2Initialization+0x84>
 8001192:	2310      	movs	r3, #16
 8001194:	61fb      	str	r3, [r7, #28]
	uint32_t apb1, mant, tmp, frac;
	apb1 = GetBusClock(busClockAPB1);
 8001196:	2001      	movs	r0, #1
 8001198:	f000 fa40 	bl	800161c <GetBusClock>
 800119c:	61b8      	str	r0, [r7, #24]
	mant = apb1 * 16 / (sampling * baudRate); // v setinach
 800119e:	69bb      	ldr	r3, [r7, #24]
 80011a0:	011a      	lsls	r2, r3, #4
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	69f9      	ldr	r1, [r7, #28]
 80011a6:	fb01 f303 	mul.w	r3, r1, r3
 80011aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80011ae:	617b      	str	r3, [r7, #20]
	tmp = mant / 16;
 80011b0:	697b      	ldr	r3, [r7, #20]
 80011b2:	091b      	lsrs	r3, r3, #4
 80011b4:	613b      	str	r3, [r7, #16]
	frac = mant -(tmp * 16); // zbyvajici cast 0-99 nutno prevest na 0-15
 80011b6:	693b      	ldr	r3, [r7, #16]
 80011b8:	011b      	lsls	r3, r3, #4
 80011ba:	697a      	ldr	r2, [r7, #20]
 80011bc:	1ad3      	subs	r3, r2, r3
 80011be:	60fb      	str	r3, [r7, #12]
	//frac = ((((frac * sampling) + 50) / 100)); // +50 kvùli zaokrouhlovani oøezem intu
	USART2->BRR = (tmp << 4) | (frac & 0x0f); // mantisa vyssich 12b, zlomek dolni 4b, celkem 16b
 80011c0:	4912      	ldr	r1, [pc, #72]	; (800120c <Usart2Initialization+0xfc>)
 80011c2:	693b      	ldr	r3, [r7, #16]
 80011c4:	011a      	lsls	r2, r3, #4
 80011c6:	68fb      	ldr	r3, [r7, #12]
 80011c8:	f003 030f 	and.w	r3, r3, #15
 80011cc:	4313      	orrs	r3, r2
 80011ce:	608b      	str	r3, [r1, #8]

	USART2->CR1 |= USART_CR1_UE; // nakonec povoluji usart
 80011d0:	4a0e      	ldr	r2, [pc, #56]	; (800120c <Usart2Initialization+0xfc>)
 80011d2:	4b0e      	ldr	r3, [pc, #56]	; (800120c <Usart2Initialization+0xfc>)
 80011d4:	68db      	ldr	r3, [r3, #12]
 80011d6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80011da:	60d3      	str	r3, [r2, #12]


	setvbuf(stdout,NULL,_IONBF,0); // datový proud, nepoviný parametr, typ(nebufrovat), délka v tomto pøípadì nesmyslný argument, takže nula
 80011dc:	4b0c      	ldr	r3, [pc, #48]	; (8001210 <Usart2Initialization+0x100>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	6898      	ldr	r0, [r3, #8]
 80011e2:	2300      	movs	r3, #0
 80011e4:	2202      	movs	r2, #2
 80011e6:	2100      	movs	r1, #0
 80011e8:	f000 ff10 	bl	800200c <setvbuf>
	setvbuf(stdin,NULL,_IONBF,0); // používám pro vstupní i výstupní (printf a podobnì všechno používá stdint/stdout)
 80011ec:	4b08      	ldr	r3, [pc, #32]	; (8001210 <Usart2Initialization+0x100>)
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	6858      	ldr	r0, [r3, #4]
 80011f2:	2300      	movs	r3, #0
 80011f4:	2202      	movs	r2, #2
 80011f6:	2100      	movs	r1, #0
 80011f8:	f000 ff08 	bl	800200c <setvbuf>
}
 80011fc:	bf00      	nop
 80011fe:	3720      	adds	r7, #32
 8001200:	46bd      	mov	sp, r7
 8001202:	bd80      	pop	{r7, pc}
 8001204:	40023800 	.word	0x40023800
 8001208:	40020000 	.word	0x40020000
 800120c:	40004400 	.word	0x40004400
 8001210:	20000004 	.word	0x20000004

08001214 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001214:	f8df d034 	ldr.w	sp, [pc, #52]	; 800124c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001218:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800121a:	e003      	b.n	8001224 <LoopCopyDataInit>

0800121c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800121c:	4b0c      	ldr	r3, [pc, #48]	; (8001250 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800121e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001220:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001222:	3104      	adds	r1, #4

08001224 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001224:	480b      	ldr	r0, [pc, #44]	; (8001254 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001226:	4b0c      	ldr	r3, [pc, #48]	; (8001258 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001228:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800122a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800122c:	d3f6      	bcc.n	800121c <CopyDataInit>
  ldr  r2, =_sbss
 800122e:	4a0b      	ldr	r2, [pc, #44]	; (800125c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001230:	e002      	b.n	8001238 <LoopFillZerobss>

08001232 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001232:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001234:	f842 3b04 	str.w	r3, [r2], #4

08001238 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001238:	4b09      	ldr	r3, [pc, #36]	; (8001260 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800123a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800123c:	d3f9      	bcc.n	8001232 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800123e:	f000 fc25 	bl	8001a8c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001242:	f000 febf 	bl	8001fc4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001246:	f7ff fb31 	bl	80008ac <main>
  bx  lr    
 800124a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800124c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001250:	08002834 	.word	0x08002834
  ldr  r0, =_sdata
 8001254:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001258:	20000068 	.word	0x20000068
  ldr  r2, =_sbss
 800125c:	20000068 	.word	0x20000068
  ldr  r3, = _ebss
 8001260:	200003bc 	.word	0x200003bc

08001264 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001264:	e7fe      	b.n	8001264 <ADC_IRQHandler>
	...

08001268 <GPIOConfigurePin>:
 *      Author: Lapunik
 */
#include "stm_core.h"

bool GPIOConfigurePin(GPIO_TypeDef *gpio,uint32_t bitNumber, ioPortMode mode) // konfigurace GPIO do pøedpøipravených stavù
{
 8001268:	b480      	push	{r7}
 800126a:	b087      	sub	sp, #28
 800126c:	af00      	add	r7, sp, #0
 800126e:	60f8      	str	r0, [r7, #12]
 8001270:	60b9      	str	r1, [r7, #8]
 8001272:	4613      	mov	r3, r2
 8001274:	71fb      	strb	r3, [r7, #7]

	uint32_t enableMask = 0;
 8001276:	2300      	movs	r3, #0
 8001278:	617b      	str	r3, [r7, #20]
	uint32_t resetMask = 0;
 800127a:	2300      	movs	r3, #0
 800127c:	613b      	str	r3, [r7, #16]

	switch((uint32_t)gpio) // je potøeba zapnout hodiny podle toho který gpio chceme vyuzivat => ulozime bity pro reset a pro zapnuti do masek a pote masku aplikujeme
 800127e:	68fb      	ldr	r3, [r7, #12]
 8001280:	4a99      	ldr	r2, [pc, #612]	; (80014e8 <GPIOConfigurePin+0x280>)
 8001282:	4293      	cmp	r3, r2
 8001284:	d01d      	beq.n	80012c2 <GPIOConfigurePin+0x5a>
 8001286:	4a98      	ldr	r2, [pc, #608]	; (80014e8 <GPIOConfigurePin+0x280>)
 8001288:	4293      	cmp	r3, r2
 800128a:	d806      	bhi.n	800129a <GPIOConfigurePin+0x32>
 800128c:	4a97      	ldr	r2, [pc, #604]	; (80014ec <GPIOConfigurePin+0x284>)
 800128e:	4293      	cmp	r3, r2
 8001290:	d00d      	beq.n	80012ae <GPIOConfigurePin+0x46>
 8001292:	4a97      	ldr	r2, [pc, #604]	; (80014f0 <GPIOConfigurePin+0x288>)
 8001294:	4293      	cmp	r3, r2
 8001296:	d00f      	beq.n	80012b8 <GPIOConfigurePin+0x50>
 8001298:	e027      	b.n	80012ea <GPIOConfigurePin+0x82>
 800129a:	4a96      	ldr	r2, [pc, #600]	; (80014f4 <GPIOConfigurePin+0x28c>)
 800129c:	4293      	cmp	r3, r2
 800129e:	d01a      	beq.n	80012d6 <GPIOConfigurePin+0x6e>
 80012a0:	4a95      	ldr	r2, [pc, #596]	; (80014f8 <GPIOConfigurePin+0x290>)
 80012a2:	4293      	cmp	r3, r2
 80012a4:	d01c      	beq.n	80012e0 <GPIOConfigurePin+0x78>
 80012a6:	4a95      	ldr	r2, [pc, #596]	; (80014fc <GPIOConfigurePin+0x294>)
 80012a8:	4293      	cmp	r3, r2
 80012aa:	d00f      	beq.n	80012cc <GPIOConfigurePin+0x64>
 80012ac:	e01d      	b.n	80012ea <GPIOConfigurePin+0x82>
	{
	case (uint32_t)GPIOA: // GPIOA je definovana konstanta ve formátu "ukazatel", proto msím pøetypovat na celoèíselnou hodnotu
        enableMask = RCC_AHB1ENR_GPIOAEN;
 80012ae:	2301      	movs	r3, #1
 80012b0:	617b      	str	r3, [r7, #20]
        resetMask = RCC_AHB1RSTR_GPIOARST;
 80012b2:	2301      	movs	r3, #1
 80012b4:	613b      	str	r3, [r7, #16]
	break;
 80012b6:	e018      	b.n	80012ea <GPIOConfigurePin+0x82>

	case (uint32_t)GPIOB:
        enableMask = RCC_AHB1ENR_GPIOBEN;
 80012b8:	2302      	movs	r3, #2
 80012ba:	617b      	str	r3, [r7, #20]
        resetMask = RCC_AHB1RSTR_GPIOBRST;
 80012bc:	2302      	movs	r3, #2
 80012be:	613b      	str	r3, [r7, #16]
	break;
 80012c0:	e013      	b.n	80012ea <GPIOConfigurePin+0x82>

	case (uint32_t)GPIOC:
        enableMask = RCC_AHB1ENR_GPIOCEN;
 80012c2:	2304      	movs	r3, #4
 80012c4:	617b      	str	r3, [r7, #20]
        resetMask = RCC_AHB1RSTR_GPIOCRST;
 80012c6:	2304      	movs	r3, #4
 80012c8:	613b      	str	r3, [r7, #16]
	break;
 80012ca:	e00e      	b.n	80012ea <GPIOConfigurePin+0x82>

	case (uint32_t)GPIOD:
        enableMask = RCC_AHB1ENR_GPIODEN;
 80012cc:	2308      	movs	r3, #8
 80012ce:	617b      	str	r3, [r7, #20]
        resetMask = RCC_AHB1RSTR_GPIODRST;
 80012d0:	2308      	movs	r3, #8
 80012d2:	613b      	str	r3, [r7, #16]
	break;
 80012d4:	e009      	b.n	80012ea <GPIOConfigurePin+0x82>

	case (uint32_t)GPIOE:
        enableMask = RCC_AHB1ENR_GPIOEEN;
 80012d6:	2310      	movs	r3, #16
 80012d8:	617b      	str	r3, [r7, #20]
        resetMask = RCC_AHB1RSTR_GPIOERST;
 80012da:	2310      	movs	r3, #16
 80012dc:	613b      	str	r3, [r7, #16]
	break;
 80012de:	e004      	b.n	80012ea <GPIOConfigurePin+0x82>
        enableMask = RCC_AHB1ENR_GPIOGEN;
        resetMask = RCC_AHB1RSTR_GPIOGRST;
	break;
#endif
	case (uint32_t)GPIOH:
        enableMask = RCC_AHB1ENR_GPIOHEN;
 80012e0:	2380      	movs	r3, #128	; 0x80
 80012e2:	617b      	str	r3, [r7, #20]
        resetMask = RCC_AHB1RSTR_GPIOHRST;
 80012e4:	2380      	movs	r3, #128	; 0x80
 80012e6:	613b      	str	r3, [r7, #16]
	break;
 80012e8:	bf00      	nop

	}

	if((resetMask == 0)||(enableMask == 0)) // pokud se do masek neuložila žádná hodnota, ukonèi konfiguraci a vrat zpravu false o neúspìchu
 80012ea:	693b      	ldr	r3, [r7, #16]
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d002      	beq.n	80012f6 <GPIOConfigurePin+0x8e>
 80012f0:	697b      	ldr	r3, [r7, #20]
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d101      	bne.n	80012fa <GPIOConfigurePin+0x92>
	{
		return false;
 80012f6:	2300      	movs	r3, #0
 80012f8:	e12d      	b.n	8001556 <GPIOConfigurePin+0x2ee>
	}
	else
	{
		  if(!(RCC -> AHB1ENR & enableMask)) // jestliže nejsou masky prázdné, použi je pro nastavení hodin
 80012fa:	4b81      	ldr	r3, [pc, #516]	; (8001500 <GPIOConfigurePin+0x298>)
 80012fc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80012fe:	697b      	ldr	r3, [r7, #20]
 8001300:	4013      	ands	r3, r2
 8001302:	2b00      	cmp	r3, #0
 8001304:	d112      	bne.n	800132c <GPIOConfigurePin+0xc4>
		  {
		    RCC->AHB1ENR |= enableMask;
 8001306:	497e      	ldr	r1, [pc, #504]	; (8001500 <GPIOConfigurePin+0x298>)
 8001308:	4b7d      	ldr	r3, [pc, #500]	; (8001500 <GPIOConfigurePin+0x298>)
 800130a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800130c:	697b      	ldr	r3, [r7, #20]
 800130e:	4313      	orrs	r3, r2
 8001310:	630b      	str	r3, [r1, #48]	; 0x30
		    RCC->AHB1RSTR |= resetMask;
 8001312:	497b      	ldr	r1, [pc, #492]	; (8001500 <GPIOConfigurePin+0x298>)
 8001314:	4b7a      	ldr	r3, [pc, #488]	; (8001500 <GPIOConfigurePin+0x298>)
 8001316:	691a      	ldr	r2, [r3, #16]
 8001318:	693b      	ldr	r3, [r7, #16]
 800131a:	4313      	orrs	r3, r2
 800131c:	610b      	str	r3, [r1, #16]
		    RCC->AHB1RSTR &= ~resetMask;
 800131e:	4978      	ldr	r1, [pc, #480]	; (8001500 <GPIOConfigurePin+0x298>)
 8001320:	4b77      	ldr	r3, [pc, #476]	; (8001500 <GPIOConfigurePin+0x298>)
 8001322:	691a      	ldr	r2, [r3, #16]
 8001324:	693b      	ldr	r3, [r7, #16]
 8001326:	43db      	mvns	r3, r3
 8001328:	4013      	ands	r3, r2
 800132a:	610b      	str	r3, [r1, #16]
		  }
	}

gpio -> MODER &= ~(0x03 << (bitNumber*2)); // vynulovani zdvojených bitu pøed nastavováním (kdyby nìkde byla kombinace 10 a já tam ORoval 01 tak vysledna kombinace je 11 misto 01)...u registru kde se nastavuje pouze jeden bit toho nehrozí
 800132c:	68fb      	ldr	r3, [r7, #12]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	68ba      	ldr	r2, [r7, #8]
 8001332:	0052      	lsls	r2, r2, #1
 8001334:	2103      	movs	r1, #3
 8001336:	fa01 f202 	lsl.w	r2, r1, r2
 800133a:	43d2      	mvns	r2, r2
 800133c:	401a      	ands	r2, r3
 800133e:	68fb      	ldr	r3, [r7, #12]
 8001340:	601a      	str	r2, [r3, #0]
gpio -> PUPDR &= ~(0x03 << (bitNumber*2));
 8001342:	68fb      	ldr	r3, [r7, #12]
 8001344:	68db      	ldr	r3, [r3, #12]
 8001346:	68ba      	ldr	r2, [r7, #8]
 8001348:	0052      	lsls	r2, r2, #1
 800134a:	2103      	movs	r1, #3
 800134c:	fa01 f202 	lsl.w	r2, r1, r2
 8001350:	43d2      	mvns	r2, r2
 8001352:	401a      	ands	r2, r3
 8001354:	68fb      	ldr	r3, [r7, #12]
 8001356:	60da      	str	r2, [r3, #12]
gpio -> OSPEEDR &= ~(0x03 << (bitNumber*2));
 8001358:	68fb      	ldr	r3, [r7, #12]
 800135a:	689b      	ldr	r3, [r3, #8]
 800135c:	68ba      	ldr	r2, [r7, #8]
 800135e:	0052      	lsls	r2, r2, #1
 8001360:	2103      	movs	r1, #3
 8001362:	fa01 f202 	lsl.w	r2, r1, r2
 8001366:	43d2      	mvns	r2, r2
 8001368:	401a      	ands	r2, r3
 800136a:	68fb      	ldr	r3, [r7, #12]
 800136c:	609a      	str	r2, [r3, #8]


switch(mode)
 800136e:	79fb      	ldrb	r3, [r7, #7]
 8001370:	2b07      	cmp	r3, #7
 8001372:	f200 80ef 	bhi.w	8001554 <GPIOConfigurePin+0x2ec>
 8001376:	a201      	add	r2, pc, #4	; (adr r2, 800137c <GPIOConfigurePin+0x114>)
 8001378:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800137c:	0800139d 	.word	0x0800139d
 8001380:	080013ef 	.word	0x080013ef
 8001384:	0800143f 	.word	0x0800143f
 8001388:	08001455 	.word	0x08001455
 800138c:	0800146b 	.word	0x0800146b
 8001390:	08001481 	.word	0x08001481
 8001394:	08001497 	.word	0x08001497
 8001398:	08001505 	.word	0x08001505
{
case ioPortOutputPushPull:

	gpio->MODER |= 0x01<<(2*bitNumber); // output
 800139c:	68fb      	ldr	r3, [r7, #12]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	68ba      	ldr	r2, [r7, #8]
 80013a2:	0052      	lsls	r2, r2, #1
 80013a4:	2101      	movs	r1, #1
 80013a6:	fa01 f202 	lsl.w	r2, r1, r2
 80013aa:	431a      	orrs	r2, r3
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	601a      	str	r2, [r3, #0]
	gpio->OTYPER &= ~(0x01<<bitNumber); // push-pull
 80013b0:	68fb      	ldr	r3, [r7, #12]
 80013b2:	685b      	ldr	r3, [r3, #4]
 80013b4:	2101      	movs	r1, #1
 80013b6:	68ba      	ldr	r2, [r7, #8]
 80013b8:	fa01 f202 	lsl.w	r2, r1, r2
 80013bc:	43d2      	mvns	r2, r2
 80013be:	401a      	ands	r2, r3
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	605a      	str	r2, [r3, #4]
	gpio->OSPEEDR |= 0x03<<(2*bitNumber); // height speed
 80013c4:	68fb      	ldr	r3, [r7, #12]
 80013c6:	689b      	ldr	r3, [r3, #8]
 80013c8:	68ba      	ldr	r2, [r7, #8]
 80013ca:	0052      	lsls	r2, r2, #1
 80013cc:	2103      	movs	r1, #3
 80013ce:	fa01 f202 	lsl.w	r2, r1, r2
 80013d2:	431a      	orrs	r2, r3
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	609a      	str	r2, [r3, #8]
	gpio->PUPDR &= ~(0x03<<bitNumber); // no pull up, no pull down
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	68db      	ldr	r3, [r3, #12]
 80013dc:	2103      	movs	r1, #3
 80013de:	68ba      	ldr	r2, [r7, #8]
 80013e0:	fa01 f202 	lsl.w	r2, r1, r2
 80013e4:	43d2      	mvns	r2, r2
 80013e6:	401a      	ands	r2, r3
 80013e8:	68fb      	ldr	r3, [r7, #12]
 80013ea:	60da      	str	r2, [r3, #12]
    break;
 80013ec:	e0b2      	b.n	8001554 <GPIOConfigurePin+0x2ec>

case ioPortOutputOpenDrain:

	gpio->MODER |= 0x01<<(2*bitNumber); // output
 80013ee:	68fb      	ldr	r3, [r7, #12]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	68ba      	ldr	r2, [r7, #8]
 80013f4:	0052      	lsls	r2, r2, #1
 80013f6:	2101      	movs	r1, #1
 80013f8:	fa01 f202 	lsl.w	r2, r1, r2
 80013fc:	431a      	orrs	r2, r3
 80013fe:	68fb      	ldr	r3, [r7, #12]
 8001400:	601a      	str	r2, [r3, #0]
	gpio->OTYPER |= (0x01<<bitNumber); // open drain
 8001402:	68fb      	ldr	r3, [r7, #12]
 8001404:	685b      	ldr	r3, [r3, #4]
 8001406:	2101      	movs	r1, #1
 8001408:	68ba      	ldr	r2, [r7, #8]
 800140a:	fa01 f202 	lsl.w	r2, r1, r2
 800140e:	431a      	orrs	r2, r3
 8001410:	68fb      	ldr	r3, [r7, #12]
 8001412:	605a      	str	r2, [r3, #4]
	gpio->OSPEEDR |= 0x03<<(2*bitNumber); // height speed
 8001414:	68fb      	ldr	r3, [r7, #12]
 8001416:	689b      	ldr	r3, [r3, #8]
 8001418:	68ba      	ldr	r2, [r7, #8]
 800141a:	0052      	lsls	r2, r2, #1
 800141c:	2103      	movs	r1, #3
 800141e:	fa01 f202 	lsl.w	r2, r1, r2
 8001422:	431a      	orrs	r2, r3
 8001424:	68fb      	ldr	r3, [r7, #12]
 8001426:	609a      	str	r2, [r3, #8]
	gpio->PUPDR &= ~(0x03<<bitNumber); // no pull up, no pull down
 8001428:	68fb      	ldr	r3, [r7, #12]
 800142a:	68db      	ldr	r3, [r3, #12]
 800142c:	2103      	movs	r1, #3
 800142e:	68ba      	ldr	r2, [r7, #8]
 8001430:	fa01 f202 	lsl.w	r2, r1, r2
 8001434:	43d2      	mvns	r2, r2
 8001436:	401a      	ands	r2, r3
 8001438:	68fb      	ldr	r3, [r7, #12]
 800143a:	60da      	str	r2, [r3, #12]
    break;
 800143c:	e08a      	b.n	8001554 <GPIOConfigurePin+0x2ec>

case ioPortAnalog:

	gpio->MODER |= 0x03<<(2*bitNumber); // analog
 800143e:	68fb      	ldr	r3, [r7, #12]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	68ba      	ldr	r2, [r7, #8]
 8001444:	0052      	lsls	r2, r2, #1
 8001446:	2103      	movs	r1, #3
 8001448:	fa01 f202 	lsl.w	r2, r1, r2
 800144c:	431a      	orrs	r2, r3
 800144e:	68fb      	ldr	r3, [r7, #12]
 8001450:	601a      	str	r2, [r3, #0]
    break;
 8001452:	e07f      	b.n	8001554 <GPIOConfigurePin+0x2ec>

case ioPortInputFloat:

	gpio->PUPDR &= ~(0x03<<bitNumber); // no pull up, no pull down
 8001454:	68fb      	ldr	r3, [r7, #12]
 8001456:	68db      	ldr	r3, [r3, #12]
 8001458:	2103      	movs	r1, #3
 800145a:	68ba      	ldr	r2, [r7, #8]
 800145c:	fa01 f202 	lsl.w	r2, r1, r2
 8001460:	43d2      	mvns	r2, r2
 8001462:	401a      	ands	r2, r3
 8001464:	68fb      	ldr	r3, [r7, #12]
 8001466:	60da      	str	r2, [r3, #12]
    break;
 8001468:	e074      	b.n	8001554 <GPIOConfigurePin+0x2ec>

case ioPortInputPullUp:

	gpio->PUPDR |= ~(0x01<<bitNumber); // pull up
 800146a:	68fb      	ldr	r3, [r7, #12]
 800146c:	68db      	ldr	r3, [r3, #12]
 800146e:	2101      	movs	r1, #1
 8001470:	68ba      	ldr	r2, [r7, #8]
 8001472:	fa01 f202 	lsl.w	r2, r1, r2
 8001476:	43d2      	mvns	r2, r2
 8001478:	431a      	orrs	r2, r3
 800147a:	68fb      	ldr	r3, [r7, #12]
 800147c:	60da      	str	r2, [r3, #12]
    break;
 800147e:	e069      	b.n	8001554 <GPIOConfigurePin+0x2ec>

case ioPortInputPullDown:

	gpio->PUPDR |= ~(0x02<<bitNumber); // pull down
 8001480:	68fb      	ldr	r3, [r7, #12]
 8001482:	68db      	ldr	r3, [r3, #12]
 8001484:	2102      	movs	r1, #2
 8001486:	68ba      	ldr	r2, [r7, #8]
 8001488:	fa01 f202 	lsl.w	r2, r1, r2
 800148c:	43d2      	mvns	r2, r2
 800148e:	431a      	orrs	r2, r3
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	60da      	str	r2, [r3, #12]
    break;
 8001494:	e05e      	b.n	8001554 <GPIOConfigurePin+0x2ec>

case ioPortAlternatrPushPull:

	gpio->MODER |= 0x02<<(2*bitNumber); // alternate function
 8001496:	68fb      	ldr	r3, [r7, #12]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	68ba      	ldr	r2, [r7, #8]
 800149c:	0052      	lsls	r2, r2, #1
 800149e:	2102      	movs	r1, #2
 80014a0:	fa01 f202 	lsl.w	r2, r1, r2
 80014a4:	431a      	orrs	r2, r3
 80014a6:	68fb      	ldr	r3, [r7, #12]
 80014a8:	601a      	str	r2, [r3, #0]
	gpio->OTYPER &= ~(0x01<<bitNumber); // push pull
 80014aa:	68fb      	ldr	r3, [r7, #12]
 80014ac:	685b      	ldr	r3, [r3, #4]
 80014ae:	2101      	movs	r1, #1
 80014b0:	68ba      	ldr	r2, [r7, #8]
 80014b2:	fa01 f202 	lsl.w	r2, r1, r2
 80014b6:	43d2      	mvns	r2, r2
 80014b8:	401a      	ands	r2, r3
 80014ba:	68fb      	ldr	r3, [r7, #12]
 80014bc:	605a      	str	r2, [r3, #4]
	gpio->OSPEEDR |= 0x03<<(2*bitNumber); // height speed
 80014be:	68fb      	ldr	r3, [r7, #12]
 80014c0:	689b      	ldr	r3, [r3, #8]
 80014c2:	68ba      	ldr	r2, [r7, #8]
 80014c4:	0052      	lsls	r2, r2, #1
 80014c6:	2103      	movs	r1, #3
 80014c8:	fa01 f202 	lsl.w	r2, r1, r2
 80014cc:	431a      	orrs	r2, r3
 80014ce:	68fb      	ldr	r3, [r7, #12]
 80014d0:	609a      	str	r2, [r3, #8]
	gpio->PUPDR &= ~(0x03<<bitNumber); // no pull up, no pull down
 80014d2:	68fb      	ldr	r3, [r7, #12]
 80014d4:	68db      	ldr	r3, [r3, #12]
 80014d6:	2103      	movs	r1, #3
 80014d8:	68ba      	ldr	r2, [r7, #8]
 80014da:	fa01 f202 	lsl.w	r2, r1, r2
 80014de:	43d2      	mvns	r2, r2
 80014e0:	401a      	ands	r2, r3
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	60da      	str	r2, [r3, #12]
    break;
 80014e6:	e035      	b.n	8001554 <GPIOConfigurePin+0x2ec>
 80014e8:	40020800 	.word	0x40020800
 80014ec:	40020000 	.word	0x40020000
 80014f0:	40020400 	.word	0x40020400
 80014f4:	40021000 	.word	0x40021000
 80014f8:	40021c00 	.word	0x40021c00
 80014fc:	40020c00 	.word	0x40020c00
 8001500:	40023800 	.word	0x40023800

case ioPortAlternatrOpenDrain:

	gpio->MODER |= 0x02<<(2*bitNumber); // alternate function
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	68ba      	ldr	r2, [r7, #8]
 800150a:	0052      	lsls	r2, r2, #1
 800150c:	2102      	movs	r1, #2
 800150e:	fa01 f202 	lsl.w	r2, r1, r2
 8001512:	431a      	orrs	r2, r3
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	601a      	str	r2, [r3, #0]
	gpio->OTYPER |= (0x01<<bitNumber); // open drain
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	685b      	ldr	r3, [r3, #4]
 800151c:	2101      	movs	r1, #1
 800151e:	68ba      	ldr	r2, [r7, #8]
 8001520:	fa01 f202 	lsl.w	r2, r1, r2
 8001524:	431a      	orrs	r2, r3
 8001526:	68fb      	ldr	r3, [r7, #12]
 8001528:	605a      	str	r2, [r3, #4]
	gpio->OSPEEDR |= 0x03<<(2*bitNumber); // height speed
 800152a:	68fb      	ldr	r3, [r7, #12]
 800152c:	689b      	ldr	r3, [r3, #8]
 800152e:	68ba      	ldr	r2, [r7, #8]
 8001530:	0052      	lsls	r2, r2, #1
 8001532:	2103      	movs	r1, #3
 8001534:	fa01 f202 	lsl.w	r2, r1, r2
 8001538:	431a      	orrs	r2, r3
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	609a      	str	r2, [r3, #8]
	gpio->PUPDR &= ~(0x03<<bitNumber); // no pull up, no pull down
 800153e:	68fb      	ldr	r3, [r7, #12]
 8001540:	68db      	ldr	r3, [r3, #12]
 8001542:	2103      	movs	r1, #3
 8001544:	68ba      	ldr	r2, [r7, #8]
 8001546:	fa01 f202 	lsl.w	r2, r1, r2
 800154a:	43d2      	mvns	r2, r2
 800154c:	401a      	ands	r2, r3
 800154e:	68fb      	ldr	r3, [r7, #12]
 8001550:	60da      	str	r2, [r3, #12]
    break;
 8001552:	bf00      	nop


}
    return true;
 8001554:	2301      	movs	r3, #1
}
 8001556:	4618      	mov	r0, r3
 8001558:	371c      	adds	r7, #28
 800155a:	46bd      	mov	sp, r7
 800155c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001560:	4770      	bx	lr
 8001562:	bf00      	nop

08001564 <GPIOConfigureAlternativFunction>:

bool GPIOConfigureAlternativFunction(GPIO_TypeDef *gpio,uint32_t bitNumber, uint32_t afValue) // konfigurace GPIO do alternativní funkce
{
 8001564:	b480      	push	{r7}
 8001566:	b087      	sub	sp, #28
 8001568:	af00      	add	r7, sp, #0
 800156a:	60f8      	str	r0, [r7, #12]
 800156c:	60b9      	str	r1, [r7, #8]
 800156e:	607a      	str	r2, [r7, #4]
	// alternativni funkce se nastavuje pomoci registrù AFR,(to øíká která alternativní funkce je pøipojena), registry jsou dva(AFRL,AFRH) protože potøebujeme 64bit (je tam šestnáct alternativních kanálù na každej vstup a výstup(to zanemná 4 bity na jeden kanál))
	// v hlavièkových souborech neni AFRL a AFRH ale je tam dvouprvkove uint 32 bitove pole (AFR[0] = AFRL,AFR[1] = AFRH)
	uint8_t afr = (bitNumber < 8) ? 0 : 1 ;
 8001570:	68bb      	ldr	r3, [r7, #8]
 8001572:	2b07      	cmp	r3, #7
 8001574:	bf8c      	ite	hi
 8001576:	2301      	movhi	r3, #1
 8001578:	2300      	movls	r3, #0
 800157a:	b2db      	uxtb	r3, r3
 800157c:	75fb      	strb	r3, [r7, #23]

    gpio->AFR[afr] &= ~(0x0f << (4 * (bitNumber & 0x07))); // vynulujeme 4 bity naseho kanalu, pro jistotu maskuju bit number
 800157e:	7dfa      	ldrb	r2, [r7, #23]
 8001580:	7df9      	ldrb	r1, [r7, #23]
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	3108      	adds	r1, #8
 8001586:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800158a:	68b9      	ldr	r1, [r7, #8]
 800158c:	f001 0107 	and.w	r1, r1, #7
 8001590:	0089      	lsls	r1, r1, #2
 8001592:	200f      	movs	r0, #15
 8001594:	fa00 f101 	lsl.w	r1, r0, r1
 8001598:	43c9      	mvns	r1, r1
 800159a:	4019      	ands	r1, r3
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	3208      	adds	r2, #8
 80015a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    gpio->AFR[afr] |= ((afValue & 0x0f) << (4 * (bitNumber & 0x07))); // nastavim pozadovanou hodnotu alternativni funkce, prom jistotu, kdyby byla afValue vetsi než 4 bity(nemìla by být) si maskujeme jenom dané 4 bity které chceme používat
 80015a4:	7dfa      	ldrb	r2, [r7, #23]
 80015a6:	7df9      	ldrb	r1, [r7, #23]
 80015a8:	68fb      	ldr	r3, [r7, #12]
 80015aa:	3108      	adds	r1, #8
 80015ac:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	f003 000f 	and.w	r0, r3, #15
 80015b6:	68bb      	ldr	r3, [r7, #8]
 80015b8:	f003 0307 	and.w	r3, r3, #7
 80015bc:	009b      	lsls	r3, r3, #2
 80015be:	fa00 f303 	lsl.w	r3, r0, r3
 80015c2:	4319      	orrs	r1, r3
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	3208      	adds	r2, #8
 80015c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return true;
 80015cc:	2301      	movs	r3, #1
  //  gpio->AFR[(bitNumber < 8) ? 0 : 1] &= ~(0x0f << (4 * (bitNumber & 0x07))); // vynuluj AF bity
  //  gpio->AFR[(bitNumber < 8) ? 0 : 1] |= ((afValue & 0x0f) << (4 * (bitNumber & 0x07))); // nastav AF bity



}
 80015ce:	4618      	mov	r0, r3
 80015d0:	371c      	adds	r7, #28
 80015d2:	46bd      	mov	sp, r7
 80015d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d8:	4770      	bx	lr

080015da <GPIOWrite>:
	}

}

void GPIOWrite(GPIO_TypeDef *gpio, uint32_t bitNumber,bool state) // funkce pro zapsani hodnoty na výstupu ODR pro bit na zadaném místì
{ // BSRR je registr kter nastavi natvrdo hodnotu na registru ODR, máme celkem 16 výstupù, BSRR má 32 výstupù, s tím že pokud dám jednièku na nìkterý ze spodních 16, øíkám tím nastav jedna na konkrétní bit(0-16) a pokud dám jednièku na nìkterý z horních 16 bitù BSRR, tak vlastnì øíkám, nastav nulu na konkrétním bitu (0-16)
 80015da:	b480      	push	{r7}
 80015dc:	b085      	sub	sp, #20
 80015de:	af00      	add	r7, sp, #0
 80015e0:	60f8      	str	r0, [r7, #12]
 80015e2:	60b9      	str	r1, [r7, #8]
 80015e4:	4613      	mov	r3, r2
 80015e6:	71fb      	strb	r3, [r7, #7]
 if(state) // pokud chci zapsat jednicku
 80015e8:	79fb      	ldrb	r3, [r7, #7]
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d007      	beq.n	80015fe <GPIOWrite+0x24>
 {
	gpio -> BSRR = (0x01<<bitNumber); // zapis ji do spodni poloviny BSRR na místo (0-16)
 80015ee:	2201      	movs	r2, #1
 80015f0:	68bb      	ldr	r3, [r7, #8]
 80015f2:	fa02 f303 	lsl.w	r3, r2, r3
 80015f6:	461a      	mov	r2, r3
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	619a      	str	r2, [r3, #24]
 }else // pokud ne
 {
	 gpio -> BSRR = ((0x01<<bitNumber)<<16); // zapis ji do horni poloviny registru BSRR(17-31), což zajistí vynulování pøíslušného bitu
 }
}
 80015fc:	e007      	b.n	800160e <GPIOWrite+0x34>
	 gpio -> BSRR = ((0x01<<bitNumber)<<16); // zapis ji do horni poloviny registru BSRR(17-31), což zajistí vynulování pøíslušného bitu
 80015fe:	2201      	movs	r2, #1
 8001600:	68bb      	ldr	r3, [r7, #8]
 8001602:	fa02 f303 	lsl.w	r3, r2, r3
 8001606:	041b      	lsls	r3, r3, #16
 8001608:	461a      	mov	r2, r3
 800160a:	68fb      	ldr	r3, [r7, #12]
 800160c:	619a      	str	r2, [r3, #24]
}
 800160e:	bf00      	nop
 8001610:	3714      	adds	r7, #20
 8001612:	46bd      	mov	sp, r7
 8001614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001618:	4770      	bx	lr
	...

0800161c <GetBusClock>:

  return timerClock;
}

uint32_t GetBusClock(eBusClocks clk)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	b084      	sub	sp, #16
 8001620:	af00      	add	r7, sp, #0
 8001622:	4603      	mov	r3, r0
 8001624:	71fb      	strb	r3, [r7, #7]
  uint32_t bitval = 0;
 8001626:	2300      	movs	r3, #0
 8001628:	60bb      	str	r3, [r7, #8]
  uint32_t divider = 1;
 800162a:	2301      	movs	r3, #1
 800162c:	60fb      	str	r3, [r7, #12]

#if defined(STM32F411xE)  // | defined ...
  switch(clk)
 800162e:	79fb      	ldrb	r3, [r7, #7]
 8001630:	2b04      	cmp	r3, #4
 8001632:	d852      	bhi.n	80016da <GetBusClock+0xbe>
 8001634:	a201      	add	r2, pc, #4	; (adr r2, 800163c <GetBusClock+0x20>)
 8001636:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800163a:	bf00      	nop
 800163c:	08001651 	.word	0x08001651
 8001640:	0800167f 	.word	0x0800167f
 8001644:	080016ad 	.word	0x080016ad
 8001648:	0800167f 	.word	0x0800167f
 800164c:	080016ad 	.word	0x080016ad
  {
    case busClockAHB:
      bitval = (RCC->CFGR & (0x0f << 4)) >> 4;   // HPRE [7:4] to lower 4 bits
 8001650:	4b30      	ldr	r3, [pc, #192]	; (8001714 <GetBusClock+0xf8>)
 8001652:	689b      	ldr	r3, [r3, #8]
 8001654:	091b      	lsrs	r3, r3, #4
 8001656:	f003 030f 	and.w	r3, r3, #15
 800165a:	60bb      	str	r3, [r7, #8]
      if (bitval & 0x8)           // 1xxx
 800165c:	68bb      	ldr	r3, [r7, #8]
 800165e:	f003 0308 	and.w	r3, r3, #8
 8001662:	2b00      	cmp	r3, #0
 8001664:	d008      	beq.n	8001678 <GetBusClock+0x5c>
        divider = 1 << ((bitval & 0x07) + 1);   // 0 = /2, 1 = /4
 8001666:	68bb      	ldr	r3, [r7, #8]
 8001668:	f003 0307 	and.w	r3, r3, #7
 800166c:	3301      	adds	r3, #1
 800166e:	2201      	movs	r2, #1
 8001670:	fa02 f303 	lsl.w	r3, r2, r3
 8001674:	60fb      	str	r3, [r7, #12]
      else
        divider = 1;              // 0xxx = not divided
      break;
 8001676:	e032      	b.n	80016de <GetBusClock+0xc2>
        divider = 1;              // 0xxx = not divided
 8001678:	2301      	movs	r3, #1
 800167a:	60fb      	str	r3, [r7, #12]
      break;
 800167c:	e02f      	b.n	80016de <GetBusClock+0xc2>
    case busClockAPB1:
    case timersClockAPB1:         // x2
      bitval = (RCC->CFGR & (0x07 << 10)) >> 10; // PPRE1 [12:10] to lower 3 bits
 800167e:	4b25      	ldr	r3, [pc, #148]	; (8001714 <GetBusClock+0xf8>)
 8001680:	689b      	ldr	r3, [r3, #8]
 8001682:	0a9b      	lsrs	r3, r3, #10
 8001684:	f003 0307 	and.w	r3, r3, #7
 8001688:	60bb      	str	r3, [r7, #8]
      if (bitval & 0x4)           // 1xx
 800168a:	68bb      	ldr	r3, [r7, #8]
 800168c:	f003 0304 	and.w	r3, r3, #4
 8001690:	2b00      	cmp	r3, #0
 8001692:	d008      	beq.n	80016a6 <GetBusClock+0x8a>
        divider = 1 << ((bitval & 0x03) + 1);   // 0 = /2, 1 = /4
 8001694:	68bb      	ldr	r3, [r7, #8]
 8001696:	f003 0303 	and.w	r3, r3, #3
 800169a:	3301      	adds	r3, #1
 800169c:	2201      	movs	r2, #1
 800169e:	fa02 f303 	lsl.w	r3, r2, r3
 80016a2:	60fb      	str	r3, [r7, #12]
      else
        divider = 1;              // 0xx = not divided

      break;
 80016a4:	e01b      	b.n	80016de <GetBusClock+0xc2>
        divider = 1;              // 0xx = not divided
 80016a6:	2301      	movs	r3, #1
 80016a8:	60fb      	str	r3, [r7, #12]
      break;
 80016aa:	e018      	b.n	80016de <GetBusClock+0xc2>
    case busClockAPB2:
    case timersClockAPB2:         // the same
      bitval = (RCC->CFGR >> 13) & 0x07; // PPRE2 [15:13] to lower 3 bits
 80016ac:	4b19      	ldr	r3, [pc, #100]	; (8001714 <GetBusClock+0xf8>)
 80016ae:	689b      	ldr	r3, [r3, #8]
 80016b0:	0b5b      	lsrs	r3, r3, #13
 80016b2:	f003 0307 	and.w	r3, r3, #7
 80016b6:	60bb      	str	r3, [r7, #8]
      if (bitval & 0x4)           // 1xx
 80016b8:	68bb      	ldr	r3, [r7, #8]
 80016ba:	f003 0304 	and.w	r3, r3, #4
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d008      	beq.n	80016d4 <GetBusClock+0xb8>
        divider = 1 << ((bitval & 0x03) + 1);   // 0 = /2, 1 = /4
 80016c2:	68bb      	ldr	r3, [r7, #8]
 80016c4:	f003 0303 	and.w	r3, r3, #3
 80016c8:	3301      	adds	r3, #1
 80016ca:	2201      	movs	r2, #1
 80016cc:	fa02 f303 	lsl.w	r3, r2, r3
 80016d0:	60fb      	str	r3, [r7, #12]
      else
        divider = 1;              // 0xx = not divided
      break;
 80016d2:	e004      	b.n	80016de <GetBusClock+0xc2>
        divider = 1;              // 0xx = not divided
 80016d4:	2301      	movs	r3, #1
 80016d6:	60fb      	str	r3, [r7, #12]
      break;
 80016d8:	e001      	b.n	80016de <GetBusClock+0xc2>
    default:
      return 0;
 80016da:	2300      	movs	r3, #0
 80016dc:	e016      	b.n	800170c <GetBusClock+0xf0>
  }

  SystemCoreClockUpdate();      // pro jistotu si nastav SystemCoreClock
 80016de:	f000 fa0b 	bl	8001af8 <SystemCoreClockUpdate>

  if (((clk == timersClockAPB1) || (clk == timersClockAPB1)) && (divider > 1))
 80016e2:	79fb      	ldrb	r3, [r7, #7]
 80016e4:	2b03      	cmp	r3, #3
 80016e6:	d002      	beq.n	80016ee <GetBusClock+0xd2>
 80016e8:	79fb      	ldrb	r3, [r7, #7]
 80016ea:	2b03      	cmp	r3, #3
 80016ec:	d109      	bne.n	8001702 <GetBusClock+0xe6>
 80016ee:	68fb      	ldr	r3, [r7, #12]
 80016f0:	2b01      	cmp	r3, #1
 80016f2:	d906      	bls.n	8001702 <GetBusClock+0xe6>
    return SystemCoreClock / divider * 2;
 80016f4:	4b08      	ldr	r3, [pc, #32]	; (8001718 <GetBusClock+0xfc>)
 80016f6:	681a      	ldr	r2, [r3, #0]
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80016fe:	005b      	lsls	r3, r3, #1
 8001700:	e004      	b.n	800170c <GetBusClock+0xf0>
  else
    return SystemCoreClock / divider;
 8001702:	4b05      	ldr	r3, [pc, #20]	; (8001718 <GetBusClock+0xfc>)
 8001704:	681a      	ldr	r2, [r3, #0]
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	fbb2 f3f3 	udiv	r3, r2, r3
#else
#error Valid controller not set
#endif
}
 800170c:	4618      	mov	r0, r3
 800170e:	3710      	adds	r7, #16
 8001710:	46bd      	mov	sp, r7
 8001712:	bd80      	pop	{r7, pc}
 8001714:	40023800 	.word	0x40023800
 8001718:	20000000 	.word	0x20000000

0800171c <SetClock100MHz>:

bool SetClock100MHz(eClockSources clkSrc)
{
 800171c:	b480      	push	{r7}
 800171e:	b085      	sub	sp, #20
 8001720:	af00      	add	r7, sp, #0
 8001722:	4603      	mov	r3, r0
 8001724:	71fb      	strb	r3, [r7, #7]

#if HSE_VALUE != 8000000
#error HSE_VALUE must be set to 8M = ext. clock from ST/Link on Nucleo
#endif

  if (clkSrc == clockSourceHSE)
 8001726:	79fb      	ldrb	r3, [r7, #7]
 8001728:	2b01      	cmp	r3, #1
 800172a:	d11f      	bne.n	800176c <SetClock100MHz+0x50>
  {
    if (!(RCC->CR & RCC_CR_HSEON))      // HSE not running ?
 800172c:	4b8c      	ldr	r3, [pc, #560]	; (8001960 <SetClock100MHz+0x244>)
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001734:	2b00      	cmp	r3, #0
 8001736:	d119      	bne.n	800176c <SetClock100MHz+0x50>
    {
      RCC->CR |= RCC_CR_HSEON;          // enable
 8001738:	4a89      	ldr	r2, [pc, #548]	; (8001960 <SetClock100MHz+0x244>)
 800173a:	4b89      	ldr	r3, [pc, #548]	; (8001960 <SetClock100MHz+0x244>)
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001742:	6013      	str	r3, [r2, #0]

      t = 200;
 8001744:	23c8      	movs	r3, #200	; 0xc8
 8001746:	60fb      	str	r3, [r7, #12]
      while(!(RCC->CR & RCC_CR_HSEON) && t)   // wait to ON
 8001748:	e002      	b.n	8001750 <SetClock100MHz+0x34>
        t--;
 800174a:	68fb      	ldr	r3, [r7, #12]
 800174c:	3b01      	subs	r3, #1
 800174e:	60fb      	str	r3, [r7, #12]
      while(!(RCC->CR & RCC_CR_HSEON) && t)   // wait to ON
 8001750:	4b83      	ldr	r3, [pc, #524]	; (8001960 <SetClock100MHz+0x244>)
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001758:	2b00      	cmp	r3, #0
 800175a:	d102      	bne.n	8001762 <SetClock100MHz+0x46>
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	2b00      	cmp	r3, #0
 8001760:	d1f3      	bne.n	800174a <SetClock100MHz+0x2e>
      if (!t)
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	2b00      	cmp	r3, #0
 8001766:	d101      	bne.n	800176c <SetClock100MHz+0x50>
        return false;
 8001768:	2300      	movs	r3, #0
 800176a:	e0f3      	b.n	8001954 <SetClock100MHz+0x238>
    }
  }

  if (!(RCC->CR & RCC_CR_HSION))      // HSI not running ?
 800176c:	4b7c      	ldr	r3, [pc, #496]	; (8001960 <SetClock100MHz+0x244>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	f003 0301 	and.w	r3, r3, #1
 8001774:	2b00      	cmp	r3, #0
 8001776:	d119      	bne.n	80017ac <SetClock100MHz+0x90>
  {
    RCC->CR |= RCC_CR_HSION;          // enable
 8001778:	4a79      	ldr	r2, [pc, #484]	; (8001960 <SetClock100MHz+0x244>)
 800177a:	4b79      	ldr	r3, [pc, #484]	; (8001960 <SetClock100MHz+0x244>)
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	f043 0301 	orr.w	r3, r3, #1
 8001782:	6013      	str	r3, [r2, #0]

    t = 100;
 8001784:	2364      	movs	r3, #100	; 0x64
 8001786:	60fb      	str	r3, [r7, #12]
    while(!(RCC->CR & RCC_CR_HSION) && t)   // wait to ON
 8001788:	e002      	b.n	8001790 <SetClock100MHz+0x74>
      t--;
 800178a:	68fb      	ldr	r3, [r7, #12]
 800178c:	3b01      	subs	r3, #1
 800178e:	60fb      	str	r3, [r7, #12]
    while(!(RCC->CR & RCC_CR_HSION) && t)   // wait to ON
 8001790:	4b73      	ldr	r3, [pc, #460]	; (8001960 <SetClock100MHz+0x244>)
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	f003 0301 	and.w	r3, r3, #1
 8001798:	2b00      	cmp	r3, #0
 800179a:	d102      	bne.n	80017a2 <SetClock100MHz+0x86>
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d1f3      	bne.n	800178a <SetClock100MHz+0x6e>
    if (!t)
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d101      	bne.n	80017ac <SetClock100MHz+0x90>
      return false;
 80017a8:	2300      	movs	r3, #0
 80017aa:	e0d3      	b.n	8001954 <SetClock100MHz+0x238>
  }

  if (RCC->CR & RCC_CR_PLLON)         // bezi ?
 80017ac:	4b6c      	ldr	r3, [pc, #432]	; (8001960 <SetClock100MHz+0x244>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d005      	beq.n	80017c4 <SetClock100MHz+0xa8>
  {
    RCC->CR &= ~RCC_CR_PLLON;         // stop it
 80017b8:	4a69      	ldr	r2, [pc, #420]	; (8001960 <SetClock100MHz+0x244>)
 80017ba:	4b69      	ldr	r3, [pc, #420]	; (8001960 <SetClock100MHz+0x244>)
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80017c2:	6013      	str	r3, [r2, #0]
  }

  RCC->CFGR &= ~(RCC_CFGR_SW);  // SW = 00 - HSI as source
 80017c4:	4a66      	ldr	r2, [pc, #408]	; (8001960 <SetClock100MHz+0x244>)
 80017c6:	4b66      	ldr	r3, [pc, #408]	; (8001960 <SetClock100MHz+0x244>)
 80017c8:	689b      	ldr	r3, [r3, #8]
 80017ca:	f023 0303 	bic.w	r3, r3, #3
 80017ce:	6093      	str	r3, [r2, #8]

  RCC->CFGR = 0;       // RESET state, all off
 80017d0:	4b63      	ldr	r3, [pc, #396]	; (8001960 <SetClock100MHz+0x244>)
 80017d2:	2200      	movs	r2, #0
 80017d4:	609a      	str	r2, [r3, #8]

  RCC->CFGR |= 0
 80017d6:	4a62      	ldr	r2, [pc, #392]	; (8001960 <SetClock100MHz+0x244>)
 80017d8:	4b61      	ldr	r3, [pc, #388]	; (8001960 <SetClock100MHz+0x244>)
 80017da:	689b      	ldr	r3, [r3, #8]
 80017dc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80017e0:	6093      	str	r3, [r2, #8]
      | 0 << 13        // PPRE2 [15:13] = 0xx = not divided
      | 4 << 10        // PPRE1 [12:10] = 100 = /2 (max. 50MHz)
      | 0 << 4         // HPRE  [7:4] = 0xxx = not divided
      ;

  if (clkSrc == clockSourceHSI)
 80017e2:	79fb      	ldrb	r3, [r7, #7]
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d129      	bne.n	800183c <SetClock100MHz+0x120>
  {
    RCC->PLLCFGR &= ~(1 << 22);   // PLLSRC [22] = 0 = HSI as source
 80017e8:	4a5d      	ldr	r2, [pc, #372]	; (8001960 <SetClock100MHz+0x244>)
 80017ea:	4b5d      	ldr	r3, [pc, #372]	; (8001960 <SetClock100MHz+0x244>)
 80017ec:	685b      	ldr	r3, [r3, #4]
 80017ee:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 80017f2:	6053      	str	r3, [r2, #4]

    RCC->PLLCFGR &= ~RCC_PLLCFGR_PLLM;
 80017f4:	4a5a      	ldr	r2, [pc, #360]	; (8001960 <SetClock100MHz+0x244>)
 80017f6:	4b5a      	ldr	r3, [pc, #360]	; (8001960 <SetClock100MHz+0x244>)
 80017f8:	685b      	ldr	r3, [r3, #4]
 80017fa:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80017fe:	6053      	str	r3, [r2, #4]
    RCC->PLLCFGR |= 8 << 0;       // PLLM [5:0] = odpovida deleni
 8001800:	4a57      	ldr	r2, [pc, #348]	; (8001960 <SetClock100MHz+0x244>)
 8001802:	4b57      	ldr	r3, [pc, #348]	; (8001960 <SetClock100MHz+0x244>)
 8001804:	685b      	ldr	r3, [r3, #4]
 8001806:	f043 0308 	orr.w	r3, r3, #8
 800180a:	6053      	str	r3, [r2, #4]
    RCC->PLLCFGR &= ~RCC_PLLCFGR_PLLN;
 800180c:	4a54      	ldr	r2, [pc, #336]	; (8001960 <SetClock100MHz+0x244>)
 800180e:	4b54      	ldr	r3, [pc, #336]	; (8001960 <SetClock100MHz+0x244>)
 8001810:	685b      	ldr	r3, [r3, #4]
 8001812:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8001816:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800181a:	6053      	str	r3, [r2, #4]
    RCC->PLLCFGR |= 100 << 6;     // PLLN [14:6] = odpovida deleni
 800181c:	4a50      	ldr	r2, [pc, #320]	; (8001960 <SetClock100MHz+0x244>)
 800181e:	4b50      	ldr	r3, [pc, #320]	; (8001960 <SetClock100MHz+0x244>)
 8001820:	685b      	ldr	r3, [r3, #4]
 8001822:	f443 53c8 	orr.w	r3, r3, #6400	; 0x1900
 8001826:	6053      	str	r3, [r2, #4]
    RCC->PLLCFGR &= ~RCC_PLLCFGR_PLLP;
 8001828:	4a4d      	ldr	r2, [pc, #308]	; (8001960 <SetClock100MHz+0x244>)
 800182a:	4b4d      	ldr	r3, [pc, #308]	; (8001960 <SetClock100MHz+0x244>)
 800182c:	685b      	ldr	r3, [r3, #4]
 800182e:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8001832:	6053      	str	r3, [r2, #4]
    RCC->PLLCFGR |= 0 << 16;      // PLLP [17:16] = 00 = /2
 8001834:	4a4a      	ldr	r2, [pc, #296]	; (8001960 <SetClock100MHz+0x244>)
 8001836:	4b4a      	ldr	r3, [pc, #296]	; (8001960 <SetClock100MHz+0x244>)
 8001838:	685b      	ldr	r3, [r3, #4]
 800183a:	6053      	str	r3, [r2, #4]
  }

  if (clkSrc == clockSourceHSE)
 800183c:	79fb      	ldrb	r3, [r7, #7]
 800183e:	2b01      	cmp	r3, #1
 8001840:	d12f      	bne.n	80018a2 <SetClock100MHz+0x186>
  {
    RCC->PLLCFGR &= ~(1 << 22);   // PLLSRC [22] = 0 = HSI as source
 8001842:	4a47      	ldr	r2, [pc, #284]	; (8001960 <SetClock100MHz+0x244>)
 8001844:	4b46      	ldr	r3, [pc, #280]	; (8001960 <SetClock100MHz+0x244>)
 8001846:	685b      	ldr	r3, [r3, #4]
 8001848:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 800184c:	6053      	str	r3, [r2, #4]
    RCC->PLLCFGR |= RCC_PLLCFGR_PLLSRC_HSE;
 800184e:	4a44      	ldr	r2, [pc, #272]	; (8001960 <SetClock100MHz+0x244>)
 8001850:	4b43      	ldr	r3, [pc, #268]	; (8001960 <SetClock100MHz+0x244>)
 8001852:	685b      	ldr	r3, [r3, #4]
 8001854:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001858:	6053      	str	r3, [r2, #4]

    RCC->PLLCFGR &= ~RCC_PLLCFGR_PLLM;
 800185a:	4a41      	ldr	r2, [pc, #260]	; (8001960 <SetClock100MHz+0x244>)
 800185c:	4b40      	ldr	r3, [pc, #256]	; (8001960 <SetClock100MHz+0x244>)
 800185e:	685b      	ldr	r3, [r3, #4]
 8001860:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001864:	6053      	str	r3, [r2, #4]
    RCC->PLLCFGR |= 4 << 0;       // PLLM [5:0] = odpovida deleni
 8001866:	4a3e      	ldr	r2, [pc, #248]	; (8001960 <SetClock100MHz+0x244>)
 8001868:	4b3d      	ldr	r3, [pc, #244]	; (8001960 <SetClock100MHz+0x244>)
 800186a:	685b      	ldr	r3, [r3, #4]
 800186c:	f043 0304 	orr.w	r3, r3, #4
 8001870:	6053      	str	r3, [r2, #4]
    RCC->PLLCFGR &= ~RCC_PLLCFGR_PLLN;
 8001872:	4a3b      	ldr	r2, [pc, #236]	; (8001960 <SetClock100MHz+0x244>)
 8001874:	4b3a      	ldr	r3, [pc, #232]	; (8001960 <SetClock100MHz+0x244>)
 8001876:	685b      	ldr	r3, [r3, #4]
 8001878:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800187c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001880:	6053      	str	r3, [r2, #4]
    RCC->PLLCFGR |= 100 << 6;     // PLLN [14:6] = odpovida deleni
 8001882:	4a37      	ldr	r2, [pc, #220]	; (8001960 <SetClock100MHz+0x244>)
 8001884:	4b36      	ldr	r3, [pc, #216]	; (8001960 <SetClock100MHz+0x244>)
 8001886:	685b      	ldr	r3, [r3, #4]
 8001888:	f443 53c8 	orr.w	r3, r3, #6400	; 0x1900
 800188c:	6053      	str	r3, [r2, #4]
    RCC->PLLCFGR &= ~RCC_PLLCFGR_PLLP;
 800188e:	4a34      	ldr	r2, [pc, #208]	; (8001960 <SetClock100MHz+0x244>)
 8001890:	4b33      	ldr	r3, [pc, #204]	; (8001960 <SetClock100MHz+0x244>)
 8001892:	685b      	ldr	r3, [r3, #4]
 8001894:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8001898:	6053      	str	r3, [r2, #4]
    RCC->PLLCFGR |= 0 << 16;      // PLLP [17:16] = 00 = /2
 800189a:	4a31      	ldr	r2, [pc, #196]	; (8001960 <SetClock100MHz+0x244>)
 800189c:	4b30      	ldr	r3, [pc, #192]	; (8001960 <SetClock100MHz+0x244>)
 800189e:	685b      	ldr	r3, [r3, #4]
 80018a0:	6053      	str	r3, [r2, #4]
  }

  RCC->CR |= RCC_CR_PLLON;          // enable
 80018a2:	4a2f      	ldr	r2, [pc, #188]	; (8001960 <SetClock100MHz+0x244>)
 80018a4:	4b2e      	ldr	r3, [pc, #184]	; (8001960 <SetClock100MHz+0x244>)
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80018ac:	6013      	str	r3, [r2, #0]

  t = 100;
 80018ae:	2364      	movs	r3, #100	; 0x64
 80018b0:	60fb      	str	r3, [r7, #12]
  while(!(RCC->CR & RCC_CR_PLLON) && t)   // wait to ON
 80018b2:	e002      	b.n	80018ba <SetClock100MHz+0x19e>
    t--;
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	3b01      	subs	r3, #1
 80018b8:	60fb      	str	r3, [r7, #12]
  while(!(RCC->CR & RCC_CR_PLLON) && t)   // wait to ON
 80018ba:	4b29      	ldr	r3, [pc, #164]	; (8001960 <SetClock100MHz+0x244>)
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d102      	bne.n	80018cc <SetClock100MHz+0x1b0>
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d1f3      	bne.n	80018b4 <SetClock100MHz+0x198>
  if (!t)
 80018cc:	68fb      	ldr	r3, [r7, #12]
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d101      	bne.n	80018d6 <SetClock100MHz+0x1ba>
    return false;
 80018d2:	2300      	movs	r3, #0
 80018d4:	e03e      	b.n	8001954 <SetClock100MHz+0x238>

  // Nastavení waitState... pokud dám rychlejší frekvenci než zvládá flashka vydávat

  // RM - 3.4 Read interface
  FLASH->ACR &= ~(0x0f << 0);     // LATENCY [3:0] = 0000
 80018d6:	4a23      	ldr	r2, [pc, #140]	; (8001964 <SetClock100MHz+0x248>)
 80018d8:	4b22      	ldr	r3, [pc, #136]	; (8001964 <SetClock100MHz+0x248>)
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	f023 030f 	bic.w	r3, r3, #15
 80018e0:	6013      	str	r3, [r2, #0]
  FLASH->ACR |= (2 << 0);         // 3 WS
 80018e2:	4a20      	ldr	r2, [pc, #128]	; (8001964 <SetClock100MHz+0x248>)
 80018e4:	4b1f      	ldr	r3, [pc, #124]	; (8001964 <SetClock100MHz+0x248>)
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	f043 0302 	orr.w	r3, r3, #2
 80018ec:	6013      	str	r3, [r2, #0]

  FLASH->ACR |= FLASH_ACR_ICEN;
 80018ee:	4a1d      	ldr	r2, [pc, #116]	; (8001964 <SetClock100MHz+0x248>)
 80018f0:	4b1c      	ldr	r3, [pc, #112]	; (8001964 <SetClock100MHz+0x248>)
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80018f8:	6013      	str	r3, [r2, #0]
  FLASH->ACR |= FLASH_ACR_DCEN;
 80018fa:	4a1a      	ldr	r2, [pc, #104]	; (8001964 <SetClock100MHz+0x248>)
 80018fc:	4b19      	ldr	r3, [pc, #100]	; (8001964 <SetClock100MHz+0x248>)
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001904:	6013      	str	r3, [r2, #0]
  FLASH->ACR |= FLASH_ACR_PRFTEN;
 8001906:	4a17      	ldr	r2, [pc, #92]	; (8001964 <SetClock100MHz+0x248>)
 8001908:	4b16      	ldr	r3, [pc, #88]	; (8001964 <SetClock100MHz+0x248>)
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001910:	6013      	str	r3, [r2, #0]

  PWR->CR |= PWR_CR_VOS_0 | PWR_CR_VOS_1;   // scale mode 1 - req. for 100MHz
 8001912:	4a15      	ldr	r2, [pc, #84]	; (8001968 <SetClock100MHz+0x24c>)
 8001914:	4b14      	ldr	r3, [pc, #80]	; (8001968 <SetClock100MHz+0x24c>)
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800191c:	6013      	str	r3, [r2, #0]

  RCC->CFGR |= RCC_CFGR_SW_PLL;
 800191e:	4a10      	ldr	r2, [pc, #64]	; (8001960 <SetClock100MHz+0x244>)
 8001920:	4b0f      	ldr	r3, [pc, #60]	; (8001960 <SetClock100MHz+0x244>)
 8001922:	689b      	ldr	r3, [r3, #8]
 8001924:	f043 0302 	orr.w	r3, r3, #2
 8001928:	6093      	str	r3, [r2, #8]
  t = 100;
 800192a:	2364      	movs	r3, #100	; 0x64
 800192c:	60fb      	str	r3, [r7, #12]
  while(!((RCC->CFGR & 0x0c) == RCC_CFGR_SWS_PLL) && t)   // wait to verify SWS
 800192e:	e002      	b.n	8001936 <SetClock100MHz+0x21a>
    t--;
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	3b01      	subs	r3, #1
 8001934:	60fb      	str	r3, [r7, #12]
  while(!((RCC->CFGR & 0x0c) == RCC_CFGR_SWS_PLL) && t)   // wait to verify SWS
 8001936:	4b0a      	ldr	r3, [pc, #40]	; (8001960 <SetClock100MHz+0x244>)
 8001938:	689b      	ldr	r3, [r3, #8]
 800193a:	f003 030c 	and.w	r3, r3, #12
 800193e:	2b08      	cmp	r3, #8
 8001940:	d002      	beq.n	8001948 <SetClock100MHz+0x22c>
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	2b00      	cmp	r3, #0
 8001946:	d1f3      	bne.n	8001930 <SetClock100MHz+0x214>
  if (!t)
 8001948:	68fb      	ldr	r3, [r7, #12]
 800194a:	2b00      	cmp	r3, #0
 800194c:	d101      	bne.n	8001952 <SetClock100MHz+0x236>
    return false;
 800194e:	2300      	movs	r3, #0
 8001950:	e000      	b.n	8001954 <SetClock100MHz+0x238>

  return true;
 8001952:	2301      	movs	r3, #1
}
 8001954:	4618      	mov	r0, r3
 8001956:	3714      	adds	r7, #20
 8001958:	46bd      	mov	sp, r7
 800195a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195e:	4770      	bx	lr
 8001960:	40023800 	.word	0x40023800
 8001964:	40023c00 	.word	0x40023c00
 8001968:	40007000 	.word	0x40007000

0800196c <_sbrk>:
	while (1) {}		/* Make sure we hang here */
}


void * _sbrk(int32_t incr)
{
 800196c:	b480      	push	{r7}
 800196e:	b085      	sub	sp, #20
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]
	extern char   end; /* Set by linker.  */
	static char * heap_end;
	char *        prev_heap_end;

	if (heap_end == 0) {
 8001974:	4b0b      	ldr	r3, [pc, #44]	; (80019a4 <_sbrk+0x38>)
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	2b00      	cmp	r3, #0
 800197a:	d102      	bne.n	8001982 <_sbrk+0x16>
		heap_end = & end;
 800197c:	4b09      	ldr	r3, [pc, #36]	; (80019a4 <_sbrk+0x38>)
 800197e:	4a0a      	ldr	r2, [pc, #40]	; (80019a8 <_sbrk+0x3c>)
 8001980:	601a      	str	r2, [r3, #0]
	}

	prev_heap_end = heap_end;
 8001982:	4b08      	ldr	r3, [pc, #32]	; (80019a4 <_sbrk+0x38>)
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	60fb      	str	r3, [r7, #12]
	heap_end += incr;
 8001988:	4b06      	ldr	r3, [pc, #24]	; (80019a4 <_sbrk+0x38>)
 800198a:	681a      	ldr	r2, [r3, #0]
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	4413      	add	r3, r2
 8001990:	4a04      	ldr	r2, [pc, #16]	; (80019a4 <_sbrk+0x38>)
 8001992:	6013      	str	r3, [r2, #0]

	return (void *) prev_heap_end;
 8001994:	68fb      	ldr	r3, [r7, #12]
}
 8001996:	4618      	mov	r0, r3
 8001998:	3714      	adds	r7, #20
 800199a:	46bd      	mov	sp, r7
 800199c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a0:	4770      	bx	lr
 80019a2:	bf00      	nop
 80019a4:	2000028c 	.word	0x2000028c
 80019a8:	200003bc 	.word	0x200003bc

080019ac <_close>:

int _close(int32_t file)
{
 80019ac:	b480      	push	{r7}
 80019ae:	b083      	sub	sp, #12
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]
	errno = ENOSYS;
 80019b4:	4b05      	ldr	r3, [pc, #20]	; (80019cc <_close+0x20>)
 80019b6:	2258      	movs	r2, #88	; 0x58
 80019b8:	601a      	str	r2, [r3, #0]
	return -1;
 80019ba:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019be:	4618      	mov	r0, r3
 80019c0:	370c      	adds	r7, #12
 80019c2:	46bd      	mov	sp, r7
 80019c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c8:	4770      	bx	lr
 80019ca:	bf00      	nop
 80019cc:	200003b8 	.word	0x200003b8

080019d0 <_fstat>:


int _fstat(int32_t file, struct stat *st)
{
 80019d0:	b480      	push	{r7}
 80019d2:	b083      	sub	sp, #12
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
 80019d8:	6039      	str	r1, [r7, #0]
	errno = ENOSYS;
 80019da:	4b05      	ldr	r3, [pc, #20]	; (80019f0 <_fstat+0x20>)
 80019dc:	2258      	movs	r2, #88	; 0x58
 80019de:	601a      	str	r2, [r3, #0]
	return -1;
 80019e0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019e4:	4618      	mov	r0, r3
 80019e6:	370c      	adds	r7, #12
 80019e8:	46bd      	mov	sp, r7
 80019ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ee:	4770      	bx	lr
 80019f0:	200003b8 	.word	0x200003b8

080019f4 <_lseek>:
	errno = ENOSYS;
	return 0;
}

int _lseek(int32_t file, int32_t ptr, int32_t dir)
{
 80019f4:	b480      	push	{r7}
 80019f6:	b085      	sub	sp, #20
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	60f8      	str	r0, [r7, #12]
 80019fc:	60b9      	str	r1, [r7, #8]
 80019fe:	607a      	str	r2, [r7, #4]
	errno = ENOSYS;
 8001a00:	4b05      	ldr	r3, [pc, #20]	; (8001a18 <_lseek+0x24>)
 8001a02:	2258      	movs	r2, #88	; 0x58
 8001a04:	601a      	str	r2, [r3, #0]
	return -1;
 8001a06:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	3714      	adds	r7, #20
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a14:	4770      	bx	lr
 8001a16:	bf00      	nop
 8001a18:	200003b8 	.word	0x200003b8

08001a1c <_write>:
// pomocna deklarace, asi to ten kompilátor pochopí že už je nìkde mám vytvoøený a nevytvoøí si je sám a když je pak najde v main, tak je používá tam odsud, nebo nevím
int Usart2Send(char c);
int Usart2Recived(void);

int _write(int32_t file, uint8_t *ptr, int32_t len)
{ // prvni parametr, jestli se jedná stdin, stdout a podobnì.. druhý parametr je ukazatel na data které se mají vysílat a tøetí parametr je délka dat, kolik se jich má vysílat (respektive u write pøijmout)
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b086      	sub	sp, #24
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	60f8      	str	r0, [r7, #12]
 8001a24:	60b9      	str	r1, [r7, #8]
 8001a26:	607a      	str	r2, [r7, #4]


	for(int i = 0;i<len;i++)
 8001a28:	2300      	movs	r3, #0
 8001a2a:	617b      	str	r3, [r7, #20]
 8001a2c:	e009      	b.n	8001a42 <_write+0x26>
	{
		Usart2Send(ptr[i]);
 8001a2e:	697b      	ldr	r3, [r7, #20]
 8001a30:	68ba      	ldr	r2, [r7, #8]
 8001a32:	4413      	add	r3, r2
 8001a34:	781b      	ldrb	r3, [r3, #0]
 8001a36:	4618      	mov	r0, r3
 8001a38:	f7ff fb40 	bl	80010bc <Usart2Send>
	for(int i = 0;i<len;i++)
 8001a3c:	697b      	ldr	r3, [r7, #20]
 8001a3e:	3301      	adds	r3, #1
 8001a40:	617b      	str	r3, [r7, #20]
 8001a42:	697a      	ldr	r2, [r7, #20]
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	429a      	cmp	r2, r3
 8001a48:	dbf1      	blt.n	8001a2e <_write+0x12>
	}

	errno = 0; // priznak ze neni chbya chyby
 8001a4a:	4b04      	ldr	r3, [pc, #16]	; (8001a5c <_write+0x40>)
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	601a      	str	r2, [r3, #0]

	return len; // vratim kolik jsem jich odvisilal
 8001a50:	687b      	ldr	r3, [r7, #4]

//	errno = ENOSYS; // ENOSYS je chybový pøíznak že funkce není implementována... priznak bez chyby je nula
//	return -1;

}
 8001a52:	4618      	mov	r0, r3
 8001a54:	3718      	adds	r7, #24
 8001a56:	46bd      	mov	sp, r7
 8001a58:	bd80      	pop	{r7, pc}
 8001a5a:	bf00      	nop
 8001a5c:	200003b8 	.word	0x200003b8

08001a60 <_read>:

int _read(int32_t file, uint8_t *ptr, int32_t len)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b084      	sub	sp, #16
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	60f8      	str	r0, [r7, #12]
 8001a68:	60b9      	str	r1, [r7, #8]
 8001a6a:	607a      	str	r2, [r7, #4]

	*ptr = Usart2Recived();
 8001a6c:	f7ff fb3e 	bl	80010ec <Usart2Recived>
 8001a70:	4603      	mov	r3, r0
 8001a72:	b2da      	uxtb	r2, r3
 8001a74:	68bb      	ldr	r3, [r7, #8]
 8001a76:	701a      	strb	r2, [r3, #0]

    errno = 0;
 8001a78:	4b03      	ldr	r3, [pc, #12]	; (8001a88 <_read+0x28>)
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	601a      	str	r2, [r3, #0]

	return 1; // budu vracet pouze jeden znak, pokud budu chtit vic, zavolam funkci nekolikrat (protože Usar2Read je blokující, takže aby zbyteènì neblokovala než pøijdou všechny znaky)
 8001a7e:	2301      	movs	r3, #1


//	errno = ENOSYS;
//	return -1;
}
 8001a80:	4618      	mov	r0, r3
 8001a82:	3710      	adds	r7, #16
 8001a84:	46bd      	mov	sp, r7
 8001a86:	bd80      	pop	{r7, pc}
 8001a88:	200003b8 	.word	0x200003b8

08001a8c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001a8c:	b480      	push	{r7}
 8001a8e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001a90:	4a16      	ldr	r2, [pc, #88]	; (8001aec <SystemInit+0x60>)
 8001a92:	4b16      	ldr	r3, [pc, #88]	; (8001aec <SystemInit+0x60>)
 8001a94:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001a98:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001a9c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8001aa0:	4a13      	ldr	r2, [pc, #76]	; (8001af0 <SystemInit+0x64>)
 8001aa2:	4b13      	ldr	r3, [pc, #76]	; (8001af0 <SystemInit+0x64>)
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	f043 0301 	orr.w	r3, r3, #1
 8001aaa:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001aac:	4b10      	ldr	r3, [pc, #64]	; (8001af0 <SystemInit+0x64>)
 8001aae:	2200      	movs	r2, #0
 8001ab0:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8001ab2:	4a0f      	ldr	r2, [pc, #60]	; (8001af0 <SystemInit+0x64>)
 8001ab4:	4b0e      	ldr	r3, [pc, #56]	; (8001af0 <SystemInit+0x64>)
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001abc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001ac0:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8001ac2:	4b0b      	ldr	r3, [pc, #44]	; (8001af0 <SystemInit+0x64>)
 8001ac4:	4a0b      	ldr	r2, [pc, #44]	; (8001af4 <SystemInit+0x68>)
 8001ac6:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001ac8:	4a09      	ldr	r2, [pc, #36]	; (8001af0 <SystemInit+0x64>)
 8001aca:	4b09      	ldr	r3, [pc, #36]	; (8001af0 <SystemInit+0x64>)
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001ad2:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001ad4:	4b06      	ldr	r3, [pc, #24]	; (8001af0 <SystemInit+0x64>)
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001ada:	4b04      	ldr	r3, [pc, #16]	; (8001aec <SystemInit+0x60>)
 8001adc:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001ae0:	609a      	str	r2, [r3, #8]
#endif
}
 8001ae2:	bf00      	nop
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aea:	4770      	bx	lr
 8001aec:	e000ed00 	.word	0xe000ed00
 8001af0:	40023800 	.word	0x40023800
 8001af4:	24003010 	.word	0x24003010

08001af8 <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8001af8:	b480      	push	{r7}
 8001afa:	b087      	sub	sp, #28
 8001afc:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8001afe:	2300      	movs	r3, #0
 8001b00:	613b      	str	r3, [r7, #16]
 8001b02:	2300      	movs	r3, #0
 8001b04:	617b      	str	r3, [r7, #20]
 8001b06:	2302      	movs	r3, #2
 8001b08:	60fb      	str	r3, [r7, #12]
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	60bb      	str	r3, [r7, #8]
 8001b0e:	2302      	movs	r3, #2
 8001b10:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8001b12:	4b31      	ldr	r3, [pc, #196]	; (8001bd8 <SystemCoreClockUpdate+0xe0>)
 8001b14:	689b      	ldr	r3, [r3, #8]
 8001b16:	f003 030c 	and.w	r3, r3, #12
 8001b1a:	613b      	str	r3, [r7, #16]

  switch (tmp)
 8001b1c:	693b      	ldr	r3, [r7, #16]
 8001b1e:	2b04      	cmp	r3, #4
 8001b20:	d007      	beq.n	8001b32 <SystemCoreClockUpdate+0x3a>
 8001b22:	2b08      	cmp	r3, #8
 8001b24:	d009      	beq.n	8001b3a <SystemCoreClockUpdate+0x42>
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d13d      	bne.n	8001ba6 <SystemCoreClockUpdate+0xae>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 8001b2a:	4b2c      	ldr	r3, [pc, #176]	; (8001bdc <SystemCoreClockUpdate+0xe4>)
 8001b2c:	4a2c      	ldr	r2, [pc, #176]	; (8001be0 <SystemCoreClockUpdate+0xe8>)
 8001b2e:	601a      	str	r2, [r3, #0]
      break;
 8001b30:	e03d      	b.n	8001bae <SystemCoreClockUpdate+0xb6>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 8001b32:	4b2a      	ldr	r3, [pc, #168]	; (8001bdc <SystemCoreClockUpdate+0xe4>)
 8001b34:	4a2b      	ldr	r2, [pc, #172]	; (8001be4 <SystemCoreClockUpdate+0xec>)
 8001b36:	601a      	str	r2, [r3, #0]
      break;
 8001b38:	e039      	b.n	8001bae <SystemCoreClockUpdate+0xb6>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8001b3a:	4b27      	ldr	r3, [pc, #156]	; (8001bd8 <SystemCoreClockUpdate+0xe0>)
 8001b3c:	685b      	ldr	r3, [r3, #4]
 8001b3e:	0d9b      	lsrs	r3, r3, #22
 8001b40:	f003 0301 	and.w	r3, r3, #1
 8001b44:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001b46:	4b24      	ldr	r3, [pc, #144]	; (8001bd8 <SystemCoreClockUpdate+0xe0>)
 8001b48:	685b      	ldr	r3, [r3, #4]
 8001b4a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001b4e:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 8001b50:	68bb      	ldr	r3, [r7, #8]
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d00c      	beq.n	8001b70 <SystemCoreClockUpdate+0x78>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8001b56:	4a23      	ldr	r2, [pc, #140]	; (8001be4 <SystemCoreClockUpdate+0xec>)
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b5e:	4a1e      	ldr	r2, [pc, #120]	; (8001bd8 <SystemCoreClockUpdate+0xe0>)
 8001b60:	6852      	ldr	r2, [r2, #4]
 8001b62:	0992      	lsrs	r2, r2, #6
 8001b64:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001b68:	fb02 f303 	mul.w	r3, r2, r3
 8001b6c:	617b      	str	r3, [r7, #20]
 8001b6e:	e00b      	b.n	8001b88 <SystemCoreClockUpdate+0x90>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8001b70:	4a1b      	ldr	r2, [pc, #108]	; (8001be0 <SystemCoreClockUpdate+0xe8>)
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b78:	4a17      	ldr	r2, [pc, #92]	; (8001bd8 <SystemCoreClockUpdate+0xe0>)
 8001b7a:	6852      	ldr	r2, [r2, #4]
 8001b7c:	0992      	lsrs	r2, r2, #6
 8001b7e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001b82:	fb02 f303 	mul.w	r3, r2, r3
 8001b86:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8001b88:	4b13      	ldr	r3, [pc, #76]	; (8001bd8 <SystemCoreClockUpdate+0xe0>)
 8001b8a:	685b      	ldr	r3, [r3, #4]
 8001b8c:	0c1b      	lsrs	r3, r3, #16
 8001b8e:	f003 0303 	and.w	r3, r3, #3
 8001b92:	3301      	adds	r3, #1
 8001b94:	005b      	lsls	r3, r3, #1
 8001b96:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 8001b98:	697a      	ldr	r2, [r7, #20]
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ba0:	4a0e      	ldr	r2, [pc, #56]	; (8001bdc <SystemCoreClockUpdate+0xe4>)
 8001ba2:	6013      	str	r3, [r2, #0]
      break;
 8001ba4:	e003      	b.n	8001bae <SystemCoreClockUpdate+0xb6>
    default:
      SystemCoreClock = HSI_VALUE;
 8001ba6:	4b0d      	ldr	r3, [pc, #52]	; (8001bdc <SystemCoreClockUpdate+0xe4>)
 8001ba8:	4a0d      	ldr	r2, [pc, #52]	; (8001be0 <SystemCoreClockUpdate+0xe8>)
 8001baa:	601a      	str	r2, [r3, #0]
      break;
 8001bac:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8001bae:	4b0a      	ldr	r3, [pc, #40]	; (8001bd8 <SystemCoreClockUpdate+0xe0>)
 8001bb0:	689b      	ldr	r3, [r3, #8]
 8001bb2:	091b      	lsrs	r3, r3, #4
 8001bb4:	f003 030f 	and.w	r3, r3, #15
 8001bb8:	4a0b      	ldr	r2, [pc, #44]	; (8001be8 <SystemCoreClockUpdate+0xf0>)
 8001bba:	5cd3      	ldrb	r3, [r2, r3]
 8001bbc:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 8001bbe:	4b07      	ldr	r3, [pc, #28]	; (8001bdc <SystemCoreClockUpdate+0xe4>)
 8001bc0:	681a      	ldr	r2, [r3, #0]
 8001bc2:	693b      	ldr	r3, [r7, #16]
 8001bc4:	fa22 f303 	lsr.w	r3, r2, r3
 8001bc8:	4a04      	ldr	r2, [pc, #16]	; (8001bdc <SystemCoreClockUpdate+0xe4>)
 8001bca:	6013      	str	r3, [r2, #0]
}
 8001bcc:	bf00      	nop
 8001bce:	371c      	adds	r7, #28
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd6:	4770      	bx	lr
 8001bd8:	40023800 	.word	0x40023800
 8001bdc:	20000000 	.word	0x20000000
 8001be0:	00f42400 	.word	0x00f42400
 8001be4:	007a1200 	.word	0x007a1200
 8001be8:	080027b8 	.word	0x080027b8

08001bec <ts_itoa>:
**  Abstract: Convert integer to ascii
**  Returns:  void
**---------------------------------------------------------------------------
*/
void ts_itoa(char **buf, unsigned int d, int base)
{
 8001bec:	b480      	push	{r7}
 8001bee:	b087      	sub	sp, #28
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	60f8      	str	r0, [r7, #12]
 8001bf4:	60b9      	str	r1, [r7, #8]
 8001bf6:	607a      	str	r2, [r7, #4]
	int div = 1;
 8001bf8:	2301      	movs	r3, #1
 8001bfa:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 8001bfc:	e004      	b.n	8001c08 <ts_itoa+0x1c>
		div *= base;
 8001bfe:	697b      	ldr	r3, [r7, #20]
 8001c00:	687a      	ldr	r2, [r7, #4]
 8001c02:	fb02 f303 	mul.w	r3, r2, r3
 8001c06:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 8001c08:	697b      	ldr	r3, [r7, #20]
 8001c0a:	68ba      	ldr	r2, [r7, #8]
 8001c0c:	fbb2 f2f3 	udiv	r2, r2, r3
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	429a      	cmp	r2, r3
 8001c14:	d2f3      	bcs.n	8001bfe <ts_itoa+0x12>

	while (div != 0)
 8001c16:	e029      	b.n	8001c6c <ts_itoa+0x80>
	{
		int num = d/div;
 8001c18:	697b      	ldr	r3, [r7, #20]
 8001c1a:	68ba      	ldr	r2, [r7, #8]
 8001c1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c20:	613b      	str	r3, [r7, #16]
		d = d%div;
 8001c22:	697a      	ldr	r2, [r7, #20]
 8001c24:	68bb      	ldr	r3, [r7, #8]
 8001c26:	fbb3 f1f2 	udiv	r1, r3, r2
 8001c2a:	fb02 f201 	mul.w	r2, r2, r1
 8001c2e:	1a9b      	subs	r3, r3, r2
 8001c30:	60bb      	str	r3, [r7, #8]
		div /= base;
 8001c32:	697a      	ldr	r2, [r7, #20]
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	fb92 f3f3 	sdiv	r3, r2, r3
 8001c3a:	617b      	str	r3, [r7, #20]
		if (num > 9)
 8001c3c:	693b      	ldr	r3, [r7, #16]
 8001c3e:	2b09      	cmp	r3, #9
 8001c40:	dd0a      	ble.n	8001c58 <ts_itoa+0x6c>
			*((*buf)++) = (num-10) + 'A';
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	1c59      	adds	r1, r3, #1
 8001c48:	68fa      	ldr	r2, [r7, #12]
 8001c4a:	6011      	str	r1, [r2, #0]
 8001c4c:	693a      	ldr	r2, [r7, #16]
 8001c4e:	b2d2      	uxtb	r2, r2
 8001c50:	3237      	adds	r2, #55	; 0x37
 8001c52:	b2d2      	uxtb	r2, r2
 8001c54:	701a      	strb	r2, [r3, #0]
 8001c56:	e009      	b.n	8001c6c <ts_itoa+0x80>
		else
			*((*buf)++) = num + '0';
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	1c59      	adds	r1, r3, #1
 8001c5e:	68fa      	ldr	r2, [r7, #12]
 8001c60:	6011      	str	r1, [r2, #0]
 8001c62:	693a      	ldr	r2, [r7, #16]
 8001c64:	b2d2      	uxtb	r2, r2
 8001c66:	3230      	adds	r2, #48	; 0x30
 8001c68:	b2d2      	uxtb	r2, r2
 8001c6a:	701a      	strb	r2, [r3, #0]
	while (div != 0)
 8001c6c:	697b      	ldr	r3, [r7, #20]
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d1d2      	bne.n	8001c18 <ts_itoa+0x2c>
	}
}
 8001c72:	bf00      	nop
 8001c74:	371c      	adds	r7, #28
 8001c76:	46bd      	mov	sp, r7
 8001c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7c:	4770      	bx	lr

08001c7e <ts_formatstring>:
**  Abstract: Writes arguments va to buffer buf according to format fmt
**  Returns:  Length of string
**---------------------------------------------------------------------------
*/
int ts_formatstring(char *buf, const char *fmt, va_list va)
{
 8001c7e:	b580      	push	{r7, lr}
 8001c80:	b088      	sub	sp, #32
 8001c82:	af00      	add	r7, sp, #0
 8001c84:	60f8      	str	r0, [r7, #12]
 8001c86:	60b9      	str	r1, [r7, #8]
 8001c88:	607a      	str	r2, [r7, #4]
	char *start_buf = buf;
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	617b      	str	r3, [r7, #20]
	while(*fmt)
 8001c8e:	e07d      	b.n	8001d8c <ts_formatstring+0x10e>
	{
		/* Character needs formating? */
		if (*fmt == '%')
 8001c90:	68bb      	ldr	r3, [r7, #8]
 8001c92:	781b      	ldrb	r3, [r3, #0]
 8001c94:	2b25      	cmp	r3, #37	; 0x25
 8001c96:	d171      	bne.n	8001d7c <ts_formatstring+0xfe>
		{
			switch (*(++fmt))
 8001c98:	68bb      	ldr	r3, [r7, #8]
 8001c9a:	3301      	adds	r3, #1
 8001c9c:	60bb      	str	r3, [r7, #8]
 8001c9e:	68bb      	ldr	r3, [r7, #8]
 8001ca0:	781b      	ldrb	r3, [r3, #0]
 8001ca2:	2b64      	cmp	r3, #100	; 0x64
 8001ca4:	d01e      	beq.n	8001ce4 <ts_formatstring+0x66>
 8001ca6:	2b64      	cmp	r3, #100	; 0x64
 8001ca8:	dc06      	bgt.n	8001cb8 <ts_formatstring+0x3a>
 8001caa:	2b58      	cmp	r3, #88	; 0x58
 8001cac:	d050      	beq.n	8001d50 <ts_formatstring+0xd2>
 8001cae:	2b63      	cmp	r3, #99	; 0x63
 8001cb0:	d00e      	beq.n	8001cd0 <ts_formatstring+0x52>
 8001cb2:	2b25      	cmp	r3, #37	; 0x25
 8001cb4:	d058      	beq.n	8001d68 <ts_formatstring+0xea>
 8001cb6:	e05d      	b.n	8001d74 <ts_formatstring+0xf6>
 8001cb8:	2b73      	cmp	r3, #115	; 0x73
 8001cba:	d02b      	beq.n	8001d14 <ts_formatstring+0x96>
 8001cbc:	2b73      	cmp	r3, #115	; 0x73
 8001cbe:	dc02      	bgt.n	8001cc6 <ts_formatstring+0x48>
 8001cc0:	2b69      	cmp	r3, #105	; 0x69
 8001cc2:	d00f      	beq.n	8001ce4 <ts_formatstring+0x66>
 8001cc4:	e056      	b.n	8001d74 <ts_formatstring+0xf6>
 8001cc6:	2b75      	cmp	r3, #117	; 0x75
 8001cc8:	d037      	beq.n	8001d3a <ts_formatstring+0xbc>
 8001cca:	2b78      	cmp	r3, #120	; 0x78
 8001ccc:	d040      	beq.n	8001d50 <ts_formatstring+0xd2>
 8001cce:	e051      	b.n	8001d74 <ts_formatstring+0xf6>
			{
			  case 'c':
				*buf++ = va_arg(va, int);
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	1c5a      	adds	r2, r3, #1
 8001cd4:	60fa      	str	r2, [r7, #12]
 8001cd6:	687a      	ldr	r2, [r7, #4]
 8001cd8:	1d11      	adds	r1, r2, #4
 8001cda:	6079      	str	r1, [r7, #4]
 8001cdc:	6812      	ldr	r2, [r2, #0]
 8001cde:	b2d2      	uxtb	r2, r2
 8001ce0:	701a      	strb	r2, [r3, #0]
				break;
 8001ce2:	e047      	b.n	8001d74 <ts_formatstring+0xf6>
			  case 'd':
			  case 'i':
				{
					signed int val = va_arg(va, signed int);
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	1d1a      	adds	r2, r3, #4
 8001ce8:	607a      	str	r2, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	61fb      	str	r3, [r7, #28]
					if (val < 0)
 8001cee:	69fb      	ldr	r3, [r7, #28]
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	da07      	bge.n	8001d04 <ts_formatstring+0x86>
					{
						val *= -1;
 8001cf4:	69fb      	ldr	r3, [r7, #28]
 8001cf6:	425b      	negs	r3, r3
 8001cf8:	61fb      	str	r3, [r7, #28]
						*buf++ = '-';
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	1c5a      	adds	r2, r3, #1
 8001cfe:	60fa      	str	r2, [r7, #12]
 8001d00:	222d      	movs	r2, #45	; 0x2d
 8001d02:	701a      	strb	r2, [r3, #0]
					}
					ts_itoa(&buf, val, 10);
 8001d04:	69f9      	ldr	r1, [r7, #28]
 8001d06:	f107 030c 	add.w	r3, r7, #12
 8001d0a:	220a      	movs	r2, #10
 8001d0c:	4618      	mov	r0, r3
 8001d0e:	f7ff ff6d 	bl	8001bec <ts_itoa>
				}
				break;
 8001d12:	e02f      	b.n	8001d74 <ts_formatstring+0xf6>
			  case 's':
				{
					char * arg = va_arg(va, char *);
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	1d1a      	adds	r2, r3, #4
 8001d18:	607a      	str	r2, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	61bb      	str	r3, [r7, #24]
					while (*arg)
 8001d1e:	e007      	b.n	8001d30 <ts_formatstring+0xb2>
					{
						*buf++ = *arg++;
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	1c5a      	adds	r2, r3, #1
 8001d24:	60fa      	str	r2, [r7, #12]
 8001d26:	69ba      	ldr	r2, [r7, #24]
 8001d28:	1c51      	adds	r1, r2, #1
 8001d2a:	61b9      	str	r1, [r7, #24]
 8001d2c:	7812      	ldrb	r2, [r2, #0]
 8001d2e:	701a      	strb	r2, [r3, #0]
					while (*arg)
 8001d30:	69bb      	ldr	r3, [r7, #24]
 8001d32:	781b      	ldrb	r3, [r3, #0]
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d1f3      	bne.n	8001d20 <ts_formatstring+0xa2>
					}
				}
				break;
 8001d38:	e01c      	b.n	8001d74 <ts_formatstring+0xf6>
			  case 'u':
					ts_itoa(&buf, va_arg(va, unsigned int), 10);
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	1d1a      	adds	r2, r3, #4
 8001d3e:	607a      	str	r2, [r7, #4]
 8001d40:	6819      	ldr	r1, [r3, #0]
 8001d42:	f107 030c 	add.w	r3, r7, #12
 8001d46:	220a      	movs	r2, #10
 8001d48:	4618      	mov	r0, r3
 8001d4a:	f7ff ff4f 	bl	8001bec <ts_itoa>
				break;
 8001d4e:	e011      	b.n	8001d74 <ts_formatstring+0xf6>
			  case 'x':
			  case 'X':
					ts_itoa(&buf, va_arg(va, int), 16);
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	1d1a      	adds	r2, r3, #4
 8001d54:	607a      	str	r2, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	4619      	mov	r1, r3
 8001d5a:	f107 030c 	add.w	r3, r7, #12
 8001d5e:	2210      	movs	r2, #16
 8001d60:	4618      	mov	r0, r3
 8001d62:	f7ff ff43 	bl	8001bec <ts_itoa>
				break;
 8001d66:	e005      	b.n	8001d74 <ts_formatstring+0xf6>
			  case '%':
				  *buf++ = '%';
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	1c5a      	adds	r2, r3, #1
 8001d6c:	60fa      	str	r2, [r7, #12]
 8001d6e:	2225      	movs	r2, #37	; 0x25
 8001d70:	701a      	strb	r2, [r3, #0]
				  break;
 8001d72:	bf00      	nop
			}
			fmt++;
 8001d74:	68bb      	ldr	r3, [r7, #8]
 8001d76:	3301      	adds	r3, #1
 8001d78:	60bb      	str	r3, [r7, #8]
 8001d7a:	e007      	b.n	8001d8c <ts_formatstring+0x10e>
		}
		/* Else just copy */
		else
		{
			*buf++ = *fmt++;
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	1c5a      	adds	r2, r3, #1
 8001d80:	60fa      	str	r2, [r7, #12]
 8001d82:	68ba      	ldr	r2, [r7, #8]
 8001d84:	1c51      	adds	r1, r2, #1
 8001d86:	60b9      	str	r1, [r7, #8]
 8001d88:	7812      	ldrb	r2, [r2, #0]
 8001d8a:	701a      	strb	r2, [r3, #0]
	while(*fmt)
 8001d8c:	68bb      	ldr	r3, [r7, #8]
 8001d8e:	781b      	ldrb	r3, [r3, #0]
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	f47f af7d 	bne.w	8001c90 <ts_formatstring+0x12>
		}
	}
	*buf = 0;
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	2200      	movs	r2, #0
 8001d9a:	701a      	strb	r2, [r3, #0]

	return (int)(buf - start_buf);
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	461a      	mov	r2, r3
 8001da0:	697b      	ldr	r3, [r7, #20]
 8001da2:	1ad3      	subs	r3, r2, r3
}
 8001da4:	4618      	mov	r0, r3
 8001da6:	3720      	adds	r7, #32
 8001da8:	46bd      	mov	sp, r7
 8001daa:	bd80      	pop	{r7, pc}

08001dac <ts_formatlength>:
**            format string and va_list va
**  Returns:  Maximum length
**---------------------------------------------------------------------------
*/
int ts_formatlength(const char *fmt, va_list va)
{
 8001dac:	b480      	push	{r7}
 8001dae:	b085      	sub	sp, #20
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]
 8001db4:	6039      	str	r1, [r7, #0]
	int length = 0;
 8001db6:	2300      	movs	r3, #0
 8001db8:	60fb      	str	r3, [r7, #12]
	while (*fmt)
 8001dba:	e081      	b.n	8001ec0 <ts_formatlength+0x114>
	{
		if (*fmt == '%')
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	781b      	ldrb	r3, [r3, #0]
 8001dc0:	2b25      	cmp	r3, #37	; 0x25
 8001dc2:	d177      	bne.n	8001eb4 <ts_formatlength+0x108>
		{
			++fmt;
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	3301      	adds	r3, #1
 8001dc8:	607b      	str	r3, [r7, #4]
			switch (*fmt)
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	781b      	ldrb	r3, [r3, #0]
 8001dce:	3b58      	subs	r3, #88	; 0x58
 8001dd0:	2b20      	cmp	r3, #32
 8001dd2:	d86a      	bhi.n	8001eaa <ts_formatlength+0xfe>
 8001dd4:	a201      	add	r2, pc, #4	; (adr r2, 8001ddc <ts_formatlength+0x30>)
 8001dd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001dda:	bf00      	nop
 8001ddc:	08001e9d 	.word	0x08001e9d
 8001de0:	08001eab 	.word	0x08001eab
 8001de4:	08001eab 	.word	0x08001eab
 8001de8:	08001eab 	.word	0x08001eab
 8001dec:	08001eab 	.word	0x08001eab
 8001df0:	08001eab 	.word	0x08001eab
 8001df4:	08001eab 	.word	0x08001eab
 8001df8:	08001eab 	.word	0x08001eab
 8001dfc:	08001eab 	.word	0x08001eab
 8001e00:	08001eab 	.word	0x08001eab
 8001e04:	08001eab 	.word	0x08001eab
 8001e08:	08001e61 	.word	0x08001e61
 8001e0c:	08001e6f 	.word	0x08001e6f
 8001e10:	08001eab 	.word	0x08001eab
 8001e14:	08001eab 	.word	0x08001eab
 8001e18:	08001eab 	.word	0x08001eab
 8001e1c:	08001eab 	.word	0x08001eab
 8001e20:	08001e6f 	.word	0x08001e6f
 8001e24:	08001eab 	.word	0x08001eab
 8001e28:	08001eab 	.word	0x08001eab
 8001e2c:	08001eab 	.word	0x08001eab
 8001e30:	08001eab 	.word	0x08001eab
 8001e34:	08001eab 	.word	0x08001eab
 8001e38:	08001eab 	.word	0x08001eab
 8001e3c:	08001eab 	.word	0x08001eab
 8001e40:	08001eab 	.word	0x08001eab
 8001e44:	08001eab 	.word	0x08001eab
 8001e48:	08001e7d 	.word	0x08001e7d
 8001e4c:	08001eab 	.word	0x08001eab
 8001e50:	08001e6f 	.word	0x08001e6f
 8001e54:	08001eab 	.word	0x08001eab
 8001e58:	08001eab 	.word	0x08001eab
 8001e5c:	08001e9d 	.word	0x08001e9d
			{
			  case 'c':
		  		  va_arg(va, int);
 8001e60:	683b      	ldr	r3, [r7, #0]
 8001e62:	3304      	adds	r3, #4
 8001e64:	603b      	str	r3, [r7, #0]
				  ++length;
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	3301      	adds	r3, #1
 8001e6a:	60fb      	str	r3, [r7, #12]
				  break;
 8001e6c:	e025      	b.n	8001eba <ts_formatlength+0x10e>
			  case 'd':
			  case 'i':
			  case 'u':
				  /* 32 bits integer is max 11 characters with minus sign */
				  length += 11;
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	330b      	adds	r3, #11
 8001e72:	60fb      	str	r3, [r7, #12]
				  va_arg(va, int);
 8001e74:	683b      	ldr	r3, [r7, #0]
 8001e76:	3304      	adds	r3, #4
 8001e78:	603b      	str	r3, [r7, #0]
				  break;
 8001e7a:	e01e      	b.n	8001eba <ts_formatlength+0x10e>
			  case 's':
			  	  {
			  		  char * str = va_arg(va, char *);
 8001e7c:	683b      	ldr	r3, [r7, #0]
 8001e7e:	1d1a      	adds	r2, r3, #4
 8001e80:	603a      	str	r2, [r7, #0]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	60bb      	str	r3, [r7, #8]
			  		  while (*str++)
 8001e86:	e002      	b.n	8001e8e <ts_formatlength+0xe2>
			  			  ++length;
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	3301      	adds	r3, #1
 8001e8c:	60fb      	str	r3, [r7, #12]
			  		  while (*str++)
 8001e8e:	68bb      	ldr	r3, [r7, #8]
 8001e90:	1c5a      	adds	r2, r3, #1
 8001e92:	60ba      	str	r2, [r7, #8]
 8001e94:	781b      	ldrb	r3, [r3, #0]
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d1f6      	bne.n	8001e88 <ts_formatlength+0xdc>
			  	  }
				  break;
 8001e9a:	e00e      	b.n	8001eba <ts_formatlength+0x10e>
			  case 'x':
			  case 'X':
				  /* 32 bits integer as hex is max 8 characters */
				  length += 8;
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	3308      	adds	r3, #8
 8001ea0:	60fb      	str	r3, [r7, #12]
				  va_arg(va, unsigned int);
 8001ea2:	683b      	ldr	r3, [r7, #0]
 8001ea4:	3304      	adds	r3, #4
 8001ea6:	603b      	str	r3, [r7, #0]
				  break;
 8001ea8:	e007      	b.n	8001eba <ts_formatlength+0x10e>
			  default:
				  ++length;
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	3301      	adds	r3, #1
 8001eae:	60fb      	str	r3, [r7, #12]
				  break;
 8001eb0:	bf00      	nop
 8001eb2:	e002      	b.n	8001eba <ts_formatlength+0x10e>
			}
		}
		else
		{
			++length;
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	3301      	adds	r3, #1
 8001eb8:	60fb      	str	r3, [r7, #12]
		}
		++fmt;
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	3301      	adds	r3, #1
 8001ebe:	607b      	str	r3, [r7, #4]
	while (*fmt)
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	781b      	ldrb	r3, [r3, #0]
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	f47f af79 	bne.w	8001dbc <ts_formatlength+0x10>
	}
	return length;
 8001eca:	68fb      	ldr	r3, [r7, #12]
}
 8001ecc:	4618      	mov	r0, r3
 8001ece:	3714      	adds	r7, #20
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed6:	4770      	bx	lr

08001ed8 <iprintf>:
**  Returns:  Number of bytes written
**
**===========================================================================
*/
int iprintf(const char *fmt, ...)
{
 8001ed8:	b40f      	push	{r0, r1, r2, r3}
 8001eda:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001ede:	b085      	sub	sp, #20
 8001ee0:	af00      	add	r7, sp, #0
	int length = 0;
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	60fb      	str	r3, [r7, #12]
	va_list va;
	va_start(va, fmt);
 8001ee6:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001eea:	603b      	str	r3, [r7, #0]
	length = ts_formatlength(fmt, va);
 8001eec:	6839      	ldr	r1, [r7, #0]
 8001eee:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001ef0:	f7ff ff5c 	bl	8001dac <ts_formatlength>
 8001ef4:	60f8      	str	r0, [r7, #12]
	va_end(va);
	{
 8001ef6:	466b      	mov	r3, sp
 8001ef8:	461e      	mov	r6, r3
		char buf[length];
 8001efa:	68f9      	ldr	r1, [r7, #12]
 8001efc:	1e4b      	subs	r3, r1, #1
 8001efe:	60bb      	str	r3, [r7, #8]
 8001f00:	460b      	mov	r3, r1
 8001f02:	461a      	mov	r2, r3
 8001f04:	f04f 0300 	mov.w	r3, #0
 8001f08:	ea4f 09c3 	mov.w	r9, r3, lsl #3
 8001f0c:	ea49 7952 	orr.w	r9, r9, r2, lsr #29
 8001f10:	ea4f 08c2 	mov.w	r8, r2, lsl #3
 8001f14:	460b      	mov	r3, r1
 8001f16:	461a      	mov	r2, r3
 8001f18:	f04f 0300 	mov.w	r3, #0
 8001f1c:	00dd      	lsls	r5, r3, #3
 8001f1e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8001f22:	00d4      	lsls	r4, r2, #3
 8001f24:	460b      	mov	r3, r1
 8001f26:	3307      	adds	r3, #7
 8001f28:	08db      	lsrs	r3, r3, #3
 8001f2a:	00db      	lsls	r3, r3, #3
 8001f2c:	ebad 0d03 	sub.w	sp, sp, r3
 8001f30:	466b      	mov	r3, sp
 8001f32:	3300      	adds	r3, #0
 8001f34:	607b      	str	r3, [r7, #4]
		va_start(va, fmt);
 8001f36:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001f3a:	603b      	str	r3, [r7, #0]
		length = ts_formatstring(buf, fmt, va);
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	683a      	ldr	r2, [r7, #0]
 8001f40:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001f42:	4618      	mov	r0, r3
 8001f44:	f7ff fe9b 	bl	8001c7e <ts_formatstring>
 8001f48:	60f8      	str	r0, [r7, #12]
		length = _write(1, buf, length);
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	68fa      	ldr	r2, [r7, #12]
 8001f4e:	4619      	mov	r1, r3
 8001f50:	2001      	movs	r0, #1
 8001f52:	f7ff fd63 	bl	8001a1c <_write>
 8001f56:	60f8      	str	r0, [r7, #12]
 8001f58:	46b5      	mov	sp, r6
		va_end(va);
	}
	return length;
 8001f5a:	68fb      	ldr	r3, [r7, #12]
}
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	3714      	adds	r7, #20
 8001f60:	46bd      	mov	sp, r7
 8001f62:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001f66:	b004      	add	sp, #16
 8001f68:	4770      	bx	lr
	...

08001f6c <puts>:
**  the result is EOF.
**
**===========================================================================
*/
int puts(const char *s)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	b086      	sub	sp, #24
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	6078      	str	r0, [r7, #4]
	int length = strlen(s);
 8001f74:	6878      	ldr	r0, [r7, #4]
 8001f76:	f7fe f92f 	bl	80001d8 <strlen>
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	613b      	str	r3, [r7, #16]
	int numbytes = 0;
 8001f7e:	2300      	movs	r3, #0
 8001f80:	60fb      	str	r3, [r7, #12]
	int res;

	numbytes = _write(1, (char*)s, length);
 8001f82:	693a      	ldr	r2, [r7, #16]
 8001f84:	6879      	ldr	r1, [r7, #4]
 8001f86:	2001      	movs	r0, #1
 8001f88:	f7ff fd48 	bl	8001a1c <_write>
 8001f8c:	60f8      	str	r0, [r7, #12]
	numbytes += _write(1, "\n", 1);
 8001f8e:	2201      	movs	r2, #1
 8001f90:	490b      	ldr	r1, [pc, #44]	; (8001fc0 <puts+0x54>)
 8001f92:	2001      	movs	r0, #1
 8001f94:	f7ff fd42 	bl	8001a1c <_write>
 8001f98:	4602      	mov	r2, r0
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	4413      	add	r3, r2
 8001f9e:	60fb      	str	r3, [r7, #12]

	if (numbytes == (length+1))
 8001fa0:	693b      	ldr	r3, [r7, #16]
 8001fa2:	1c5a      	adds	r2, r3, #1
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	429a      	cmp	r2, r3
 8001fa8:	d102      	bne.n	8001fb0 <puts+0x44>
	{
		res = 0;
 8001faa:	2300      	movs	r3, #0
 8001fac:	617b      	str	r3, [r7, #20]
 8001fae:	e002      	b.n	8001fb6 <puts+0x4a>
	}
	else
	{
		res = EOF;
 8001fb0:	f04f 33ff 	mov.w	r3, #4294967295
 8001fb4:	617b      	str	r3, [r7, #20]
	}

	return res;
 8001fb6:	697b      	ldr	r3, [r7, #20]
}
 8001fb8:	4618      	mov	r0, r3
 8001fba:	3718      	adds	r7, #24
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	bd80      	pop	{r7, pc}
 8001fc0:	080027b4 	.word	0x080027b4

08001fc4 <__libc_init_array>:
 8001fc4:	b570      	push	{r4, r5, r6, lr}
 8001fc6:	4e0d      	ldr	r6, [pc, #52]	; (8001ffc <__libc_init_array+0x38>)
 8001fc8:	4c0d      	ldr	r4, [pc, #52]	; (8002000 <__libc_init_array+0x3c>)
 8001fca:	1ba4      	subs	r4, r4, r6
 8001fcc:	10a4      	asrs	r4, r4, #2
 8001fce:	2500      	movs	r5, #0
 8001fd0:	42a5      	cmp	r5, r4
 8001fd2:	d109      	bne.n	8001fe8 <__libc_init_array+0x24>
 8001fd4:	4e0b      	ldr	r6, [pc, #44]	; (8002004 <__libc_init_array+0x40>)
 8001fd6:	4c0c      	ldr	r4, [pc, #48]	; (8002008 <__libc_init_array+0x44>)
 8001fd8:	f000 fbd0 	bl	800277c <_init>
 8001fdc:	1ba4      	subs	r4, r4, r6
 8001fde:	10a4      	asrs	r4, r4, #2
 8001fe0:	2500      	movs	r5, #0
 8001fe2:	42a5      	cmp	r5, r4
 8001fe4:	d105      	bne.n	8001ff2 <__libc_init_array+0x2e>
 8001fe6:	bd70      	pop	{r4, r5, r6, pc}
 8001fe8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001fec:	4798      	blx	r3
 8001fee:	3501      	adds	r5, #1
 8001ff0:	e7ee      	b.n	8001fd0 <__libc_init_array+0xc>
 8001ff2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001ff6:	4798      	blx	r3
 8001ff8:	3501      	adds	r5, #1
 8001ffa:	e7f2      	b.n	8001fe2 <__libc_init_array+0x1e>
 8001ffc:	0800282c 	.word	0x0800282c
 8002000:	0800282c 	.word	0x0800282c
 8002004:	0800282c 	.word	0x0800282c
 8002008:	08002830 	.word	0x08002830

0800200c <setvbuf>:
 800200c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8002010:	461d      	mov	r5, r3
 8002012:	4b51      	ldr	r3, [pc, #324]	; (8002158 <setvbuf+0x14c>)
 8002014:	681e      	ldr	r6, [r3, #0]
 8002016:	4604      	mov	r4, r0
 8002018:	460f      	mov	r7, r1
 800201a:	4690      	mov	r8, r2
 800201c:	b126      	cbz	r6, 8002028 <setvbuf+0x1c>
 800201e:	69b3      	ldr	r3, [r6, #24]
 8002020:	b913      	cbnz	r3, 8002028 <setvbuf+0x1c>
 8002022:	4630      	mov	r0, r6
 8002024:	f000 f992 	bl	800234c <__sinit>
 8002028:	4b4c      	ldr	r3, [pc, #304]	; (800215c <setvbuf+0x150>)
 800202a:	429c      	cmp	r4, r3
 800202c:	d152      	bne.n	80020d4 <setvbuf+0xc8>
 800202e:	6874      	ldr	r4, [r6, #4]
 8002030:	f1b8 0f02 	cmp.w	r8, #2
 8002034:	d006      	beq.n	8002044 <setvbuf+0x38>
 8002036:	f1b8 0f01 	cmp.w	r8, #1
 800203a:	f200 8089 	bhi.w	8002150 <setvbuf+0x144>
 800203e:	2d00      	cmp	r5, #0
 8002040:	f2c0 8086 	blt.w	8002150 <setvbuf+0x144>
 8002044:	4621      	mov	r1, r4
 8002046:	4630      	mov	r0, r6
 8002048:	f000 f916 	bl	8002278 <_fflush_r>
 800204c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800204e:	b141      	cbz	r1, 8002062 <setvbuf+0x56>
 8002050:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002054:	4299      	cmp	r1, r3
 8002056:	d002      	beq.n	800205e <setvbuf+0x52>
 8002058:	4630      	mov	r0, r6
 800205a:	f000 fa35 	bl	80024c8 <_free_r>
 800205e:	2300      	movs	r3, #0
 8002060:	6363      	str	r3, [r4, #52]	; 0x34
 8002062:	2300      	movs	r3, #0
 8002064:	61a3      	str	r3, [r4, #24]
 8002066:	6063      	str	r3, [r4, #4]
 8002068:	89a3      	ldrh	r3, [r4, #12]
 800206a:	061b      	lsls	r3, r3, #24
 800206c:	d503      	bpl.n	8002076 <setvbuf+0x6a>
 800206e:	6921      	ldr	r1, [r4, #16]
 8002070:	4630      	mov	r0, r6
 8002072:	f000 fa29 	bl	80024c8 <_free_r>
 8002076:	89a3      	ldrh	r3, [r4, #12]
 8002078:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 800207c:	f023 0303 	bic.w	r3, r3, #3
 8002080:	f1b8 0f02 	cmp.w	r8, #2
 8002084:	81a3      	strh	r3, [r4, #12]
 8002086:	d05d      	beq.n	8002144 <setvbuf+0x138>
 8002088:	ab01      	add	r3, sp, #4
 800208a:	466a      	mov	r2, sp
 800208c:	4621      	mov	r1, r4
 800208e:	4630      	mov	r0, r6
 8002090:	f000 f9e6 	bl	8002460 <__swhatbuf_r>
 8002094:	89a3      	ldrh	r3, [r4, #12]
 8002096:	4318      	orrs	r0, r3
 8002098:	81a0      	strh	r0, [r4, #12]
 800209a:	bb2d      	cbnz	r5, 80020e8 <setvbuf+0xdc>
 800209c:	9d00      	ldr	r5, [sp, #0]
 800209e:	4628      	mov	r0, r5
 80020a0:	f000 fa02 	bl	80024a8 <malloc>
 80020a4:	4607      	mov	r7, r0
 80020a6:	2800      	cmp	r0, #0
 80020a8:	d14e      	bne.n	8002148 <setvbuf+0x13c>
 80020aa:	f8dd 9000 	ldr.w	r9, [sp]
 80020ae:	45a9      	cmp	r9, r5
 80020b0:	d13c      	bne.n	800212c <setvbuf+0x120>
 80020b2:	f04f 30ff 	mov.w	r0, #4294967295
 80020b6:	89a3      	ldrh	r3, [r4, #12]
 80020b8:	f043 0302 	orr.w	r3, r3, #2
 80020bc:	81a3      	strh	r3, [r4, #12]
 80020be:	2300      	movs	r3, #0
 80020c0:	60a3      	str	r3, [r4, #8]
 80020c2:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80020c6:	6023      	str	r3, [r4, #0]
 80020c8:	6123      	str	r3, [r4, #16]
 80020ca:	2301      	movs	r3, #1
 80020cc:	6163      	str	r3, [r4, #20]
 80020ce:	b003      	add	sp, #12
 80020d0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80020d4:	4b22      	ldr	r3, [pc, #136]	; (8002160 <setvbuf+0x154>)
 80020d6:	429c      	cmp	r4, r3
 80020d8:	d101      	bne.n	80020de <setvbuf+0xd2>
 80020da:	68b4      	ldr	r4, [r6, #8]
 80020dc:	e7a8      	b.n	8002030 <setvbuf+0x24>
 80020de:	4b21      	ldr	r3, [pc, #132]	; (8002164 <setvbuf+0x158>)
 80020e0:	429c      	cmp	r4, r3
 80020e2:	bf08      	it	eq
 80020e4:	68f4      	ldreq	r4, [r6, #12]
 80020e6:	e7a3      	b.n	8002030 <setvbuf+0x24>
 80020e8:	2f00      	cmp	r7, #0
 80020ea:	d0d8      	beq.n	800209e <setvbuf+0x92>
 80020ec:	69b3      	ldr	r3, [r6, #24]
 80020ee:	b913      	cbnz	r3, 80020f6 <setvbuf+0xea>
 80020f0:	4630      	mov	r0, r6
 80020f2:	f000 f92b 	bl	800234c <__sinit>
 80020f6:	f1b8 0f01 	cmp.w	r8, #1
 80020fa:	bf08      	it	eq
 80020fc:	89a3      	ldrheq	r3, [r4, #12]
 80020fe:	6027      	str	r7, [r4, #0]
 8002100:	bf04      	itt	eq
 8002102:	f043 0301 	orreq.w	r3, r3, #1
 8002106:	81a3      	strheq	r3, [r4, #12]
 8002108:	89a3      	ldrh	r3, [r4, #12]
 800210a:	6127      	str	r7, [r4, #16]
 800210c:	f013 0008 	ands.w	r0, r3, #8
 8002110:	6165      	str	r5, [r4, #20]
 8002112:	d01b      	beq.n	800214c <setvbuf+0x140>
 8002114:	f013 0001 	ands.w	r0, r3, #1
 8002118:	bf18      	it	ne
 800211a:	426d      	negne	r5, r5
 800211c:	f04f 0300 	mov.w	r3, #0
 8002120:	bf1d      	ittte	ne
 8002122:	60a3      	strne	r3, [r4, #8]
 8002124:	61a5      	strne	r5, [r4, #24]
 8002126:	4618      	movne	r0, r3
 8002128:	60a5      	streq	r5, [r4, #8]
 800212a:	e7d0      	b.n	80020ce <setvbuf+0xc2>
 800212c:	4648      	mov	r0, r9
 800212e:	f000 f9bb 	bl	80024a8 <malloc>
 8002132:	4607      	mov	r7, r0
 8002134:	2800      	cmp	r0, #0
 8002136:	d0bc      	beq.n	80020b2 <setvbuf+0xa6>
 8002138:	89a3      	ldrh	r3, [r4, #12]
 800213a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800213e:	81a3      	strh	r3, [r4, #12]
 8002140:	464d      	mov	r5, r9
 8002142:	e7d3      	b.n	80020ec <setvbuf+0xe0>
 8002144:	2000      	movs	r0, #0
 8002146:	e7b6      	b.n	80020b6 <setvbuf+0xaa>
 8002148:	46a9      	mov	r9, r5
 800214a:	e7f5      	b.n	8002138 <setvbuf+0x12c>
 800214c:	60a0      	str	r0, [r4, #8]
 800214e:	e7be      	b.n	80020ce <setvbuf+0xc2>
 8002150:	f04f 30ff 	mov.w	r0, #4294967295
 8002154:	e7bb      	b.n	80020ce <setvbuf+0xc2>
 8002156:	bf00      	nop
 8002158:	20000004 	.word	0x20000004
 800215c:	080027ec 	.word	0x080027ec
 8002160:	0800280c 	.word	0x0800280c
 8002164:	080027cc 	.word	0x080027cc

08002168 <__sflush_r>:
 8002168:	898a      	ldrh	r2, [r1, #12]
 800216a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800216e:	4605      	mov	r5, r0
 8002170:	0710      	lsls	r0, r2, #28
 8002172:	460c      	mov	r4, r1
 8002174:	d45a      	bmi.n	800222c <__sflush_r+0xc4>
 8002176:	684b      	ldr	r3, [r1, #4]
 8002178:	2b00      	cmp	r3, #0
 800217a:	dc05      	bgt.n	8002188 <__sflush_r+0x20>
 800217c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800217e:	2b00      	cmp	r3, #0
 8002180:	dc02      	bgt.n	8002188 <__sflush_r+0x20>
 8002182:	2000      	movs	r0, #0
 8002184:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002188:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800218a:	2e00      	cmp	r6, #0
 800218c:	d0f9      	beq.n	8002182 <__sflush_r+0x1a>
 800218e:	2300      	movs	r3, #0
 8002190:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8002194:	682f      	ldr	r7, [r5, #0]
 8002196:	602b      	str	r3, [r5, #0]
 8002198:	d033      	beq.n	8002202 <__sflush_r+0x9a>
 800219a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800219c:	89a3      	ldrh	r3, [r4, #12]
 800219e:	075a      	lsls	r2, r3, #29
 80021a0:	d505      	bpl.n	80021ae <__sflush_r+0x46>
 80021a2:	6863      	ldr	r3, [r4, #4]
 80021a4:	1ac0      	subs	r0, r0, r3
 80021a6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80021a8:	b10b      	cbz	r3, 80021ae <__sflush_r+0x46>
 80021aa:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80021ac:	1ac0      	subs	r0, r0, r3
 80021ae:	2300      	movs	r3, #0
 80021b0:	4602      	mov	r2, r0
 80021b2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80021b4:	6a21      	ldr	r1, [r4, #32]
 80021b6:	4628      	mov	r0, r5
 80021b8:	47b0      	blx	r6
 80021ba:	1c43      	adds	r3, r0, #1
 80021bc:	89a3      	ldrh	r3, [r4, #12]
 80021be:	d106      	bne.n	80021ce <__sflush_r+0x66>
 80021c0:	6829      	ldr	r1, [r5, #0]
 80021c2:	291d      	cmp	r1, #29
 80021c4:	d84b      	bhi.n	800225e <__sflush_r+0xf6>
 80021c6:	4a2b      	ldr	r2, [pc, #172]	; (8002274 <__sflush_r+0x10c>)
 80021c8:	40ca      	lsrs	r2, r1
 80021ca:	07d6      	lsls	r6, r2, #31
 80021cc:	d547      	bpl.n	800225e <__sflush_r+0xf6>
 80021ce:	2200      	movs	r2, #0
 80021d0:	6062      	str	r2, [r4, #4]
 80021d2:	04d9      	lsls	r1, r3, #19
 80021d4:	6922      	ldr	r2, [r4, #16]
 80021d6:	6022      	str	r2, [r4, #0]
 80021d8:	d504      	bpl.n	80021e4 <__sflush_r+0x7c>
 80021da:	1c42      	adds	r2, r0, #1
 80021dc:	d101      	bne.n	80021e2 <__sflush_r+0x7a>
 80021de:	682b      	ldr	r3, [r5, #0]
 80021e0:	b903      	cbnz	r3, 80021e4 <__sflush_r+0x7c>
 80021e2:	6560      	str	r0, [r4, #84]	; 0x54
 80021e4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80021e6:	602f      	str	r7, [r5, #0]
 80021e8:	2900      	cmp	r1, #0
 80021ea:	d0ca      	beq.n	8002182 <__sflush_r+0x1a>
 80021ec:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80021f0:	4299      	cmp	r1, r3
 80021f2:	d002      	beq.n	80021fa <__sflush_r+0x92>
 80021f4:	4628      	mov	r0, r5
 80021f6:	f000 f967 	bl	80024c8 <_free_r>
 80021fa:	2000      	movs	r0, #0
 80021fc:	6360      	str	r0, [r4, #52]	; 0x34
 80021fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002202:	6a21      	ldr	r1, [r4, #32]
 8002204:	2301      	movs	r3, #1
 8002206:	4628      	mov	r0, r5
 8002208:	47b0      	blx	r6
 800220a:	1c41      	adds	r1, r0, #1
 800220c:	d1c6      	bne.n	800219c <__sflush_r+0x34>
 800220e:	682b      	ldr	r3, [r5, #0]
 8002210:	2b00      	cmp	r3, #0
 8002212:	d0c3      	beq.n	800219c <__sflush_r+0x34>
 8002214:	2b1d      	cmp	r3, #29
 8002216:	d001      	beq.n	800221c <__sflush_r+0xb4>
 8002218:	2b16      	cmp	r3, #22
 800221a:	d101      	bne.n	8002220 <__sflush_r+0xb8>
 800221c:	602f      	str	r7, [r5, #0]
 800221e:	e7b0      	b.n	8002182 <__sflush_r+0x1a>
 8002220:	89a3      	ldrh	r3, [r4, #12]
 8002222:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002226:	81a3      	strh	r3, [r4, #12]
 8002228:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800222c:	690f      	ldr	r7, [r1, #16]
 800222e:	2f00      	cmp	r7, #0
 8002230:	d0a7      	beq.n	8002182 <__sflush_r+0x1a>
 8002232:	0793      	lsls	r3, r2, #30
 8002234:	680e      	ldr	r6, [r1, #0]
 8002236:	bf08      	it	eq
 8002238:	694b      	ldreq	r3, [r1, #20]
 800223a:	600f      	str	r7, [r1, #0]
 800223c:	bf18      	it	ne
 800223e:	2300      	movne	r3, #0
 8002240:	eba6 0807 	sub.w	r8, r6, r7
 8002244:	608b      	str	r3, [r1, #8]
 8002246:	f1b8 0f00 	cmp.w	r8, #0
 800224a:	dd9a      	ble.n	8002182 <__sflush_r+0x1a>
 800224c:	4643      	mov	r3, r8
 800224e:	463a      	mov	r2, r7
 8002250:	6a21      	ldr	r1, [r4, #32]
 8002252:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8002254:	4628      	mov	r0, r5
 8002256:	47b0      	blx	r6
 8002258:	2800      	cmp	r0, #0
 800225a:	dc07      	bgt.n	800226c <__sflush_r+0x104>
 800225c:	89a3      	ldrh	r3, [r4, #12]
 800225e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002262:	81a3      	strh	r3, [r4, #12]
 8002264:	f04f 30ff 	mov.w	r0, #4294967295
 8002268:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800226c:	4407      	add	r7, r0
 800226e:	eba8 0800 	sub.w	r8, r8, r0
 8002272:	e7e8      	b.n	8002246 <__sflush_r+0xde>
 8002274:	20400001 	.word	0x20400001

08002278 <_fflush_r>:
 8002278:	b538      	push	{r3, r4, r5, lr}
 800227a:	690b      	ldr	r3, [r1, #16]
 800227c:	4605      	mov	r5, r0
 800227e:	460c      	mov	r4, r1
 8002280:	b1db      	cbz	r3, 80022ba <_fflush_r+0x42>
 8002282:	b118      	cbz	r0, 800228c <_fflush_r+0x14>
 8002284:	6983      	ldr	r3, [r0, #24]
 8002286:	b90b      	cbnz	r3, 800228c <_fflush_r+0x14>
 8002288:	f000 f860 	bl	800234c <__sinit>
 800228c:	4b0c      	ldr	r3, [pc, #48]	; (80022c0 <_fflush_r+0x48>)
 800228e:	429c      	cmp	r4, r3
 8002290:	d109      	bne.n	80022a6 <_fflush_r+0x2e>
 8002292:	686c      	ldr	r4, [r5, #4]
 8002294:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002298:	b17b      	cbz	r3, 80022ba <_fflush_r+0x42>
 800229a:	4621      	mov	r1, r4
 800229c:	4628      	mov	r0, r5
 800229e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80022a2:	f7ff bf61 	b.w	8002168 <__sflush_r>
 80022a6:	4b07      	ldr	r3, [pc, #28]	; (80022c4 <_fflush_r+0x4c>)
 80022a8:	429c      	cmp	r4, r3
 80022aa:	d101      	bne.n	80022b0 <_fflush_r+0x38>
 80022ac:	68ac      	ldr	r4, [r5, #8]
 80022ae:	e7f1      	b.n	8002294 <_fflush_r+0x1c>
 80022b0:	4b05      	ldr	r3, [pc, #20]	; (80022c8 <_fflush_r+0x50>)
 80022b2:	429c      	cmp	r4, r3
 80022b4:	bf08      	it	eq
 80022b6:	68ec      	ldreq	r4, [r5, #12]
 80022b8:	e7ec      	b.n	8002294 <_fflush_r+0x1c>
 80022ba:	2000      	movs	r0, #0
 80022bc:	bd38      	pop	{r3, r4, r5, pc}
 80022be:	bf00      	nop
 80022c0:	080027ec 	.word	0x080027ec
 80022c4:	0800280c 	.word	0x0800280c
 80022c8:	080027cc 	.word	0x080027cc

080022cc <_cleanup_r>:
 80022cc:	4901      	ldr	r1, [pc, #4]	; (80022d4 <_cleanup_r+0x8>)
 80022ce:	f000 b8a9 	b.w	8002424 <_fwalk_reent>
 80022d2:	bf00      	nop
 80022d4:	08002279 	.word	0x08002279

080022d8 <std.isra.0>:
 80022d8:	2300      	movs	r3, #0
 80022da:	b510      	push	{r4, lr}
 80022dc:	4604      	mov	r4, r0
 80022de:	6003      	str	r3, [r0, #0]
 80022e0:	6043      	str	r3, [r0, #4]
 80022e2:	6083      	str	r3, [r0, #8]
 80022e4:	8181      	strh	r1, [r0, #12]
 80022e6:	6643      	str	r3, [r0, #100]	; 0x64
 80022e8:	81c2      	strh	r2, [r0, #14]
 80022ea:	6103      	str	r3, [r0, #16]
 80022ec:	6143      	str	r3, [r0, #20]
 80022ee:	6183      	str	r3, [r0, #24]
 80022f0:	4619      	mov	r1, r3
 80022f2:	2208      	movs	r2, #8
 80022f4:	305c      	adds	r0, #92	; 0x5c
 80022f6:	f000 f8df 	bl	80024b8 <memset>
 80022fa:	4b05      	ldr	r3, [pc, #20]	; (8002310 <std.isra.0+0x38>)
 80022fc:	6263      	str	r3, [r4, #36]	; 0x24
 80022fe:	4b05      	ldr	r3, [pc, #20]	; (8002314 <std.isra.0+0x3c>)
 8002300:	62a3      	str	r3, [r4, #40]	; 0x28
 8002302:	4b05      	ldr	r3, [pc, #20]	; (8002318 <std.isra.0+0x40>)
 8002304:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002306:	4b05      	ldr	r3, [pc, #20]	; (800231c <std.isra.0+0x44>)
 8002308:	6224      	str	r4, [r4, #32]
 800230a:	6323      	str	r3, [r4, #48]	; 0x30
 800230c:	bd10      	pop	{r4, pc}
 800230e:	bf00      	nop
 8002310:	08002641 	.word	0x08002641
 8002314:	08002663 	.word	0x08002663
 8002318:	0800269b 	.word	0x0800269b
 800231c:	080026bf 	.word	0x080026bf

08002320 <__sfmoreglue>:
 8002320:	b570      	push	{r4, r5, r6, lr}
 8002322:	1e4a      	subs	r2, r1, #1
 8002324:	2568      	movs	r5, #104	; 0x68
 8002326:	4355      	muls	r5, r2
 8002328:	460e      	mov	r6, r1
 800232a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800232e:	f000 f919 	bl	8002564 <_malloc_r>
 8002332:	4604      	mov	r4, r0
 8002334:	b140      	cbz	r0, 8002348 <__sfmoreglue+0x28>
 8002336:	2100      	movs	r1, #0
 8002338:	e880 0042 	stmia.w	r0, {r1, r6}
 800233c:	300c      	adds	r0, #12
 800233e:	60a0      	str	r0, [r4, #8]
 8002340:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8002344:	f000 f8b8 	bl	80024b8 <memset>
 8002348:	4620      	mov	r0, r4
 800234a:	bd70      	pop	{r4, r5, r6, pc}

0800234c <__sinit>:
 800234c:	6983      	ldr	r3, [r0, #24]
 800234e:	b510      	push	{r4, lr}
 8002350:	4604      	mov	r4, r0
 8002352:	bb33      	cbnz	r3, 80023a2 <__sinit+0x56>
 8002354:	6483      	str	r3, [r0, #72]	; 0x48
 8002356:	64c3      	str	r3, [r0, #76]	; 0x4c
 8002358:	6503      	str	r3, [r0, #80]	; 0x50
 800235a:	4b12      	ldr	r3, [pc, #72]	; (80023a4 <__sinit+0x58>)
 800235c:	4a12      	ldr	r2, [pc, #72]	; (80023a8 <__sinit+0x5c>)
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	6282      	str	r2, [r0, #40]	; 0x28
 8002362:	4298      	cmp	r0, r3
 8002364:	bf04      	itt	eq
 8002366:	2301      	moveq	r3, #1
 8002368:	6183      	streq	r3, [r0, #24]
 800236a:	f000 f81f 	bl	80023ac <__sfp>
 800236e:	6060      	str	r0, [r4, #4]
 8002370:	4620      	mov	r0, r4
 8002372:	f000 f81b 	bl	80023ac <__sfp>
 8002376:	60a0      	str	r0, [r4, #8]
 8002378:	4620      	mov	r0, r4
 800237a:	f000 f817 	bl	80023ac <__sfp>
 800237e:	2200      	movs	r2, #0
 8002380:	60e0      	str	r0, [r4, #12]
 8002382:	2104      	movs	r1, #4
 8002384:	6860      	ldr	r0, [r4, #4]
 8002386:	f7ff ffa7 	bl	80022d8 <std.isra.0>
 800238a:	2201      	movs	r2, #1
 800238c:	2109      	movs	r1, #9
 800238e:	68a0      	ldr	r0, [r4, #8]
 8002390:	f7ff ffa2 	bl	80022d8 <std.isra.0>
 8002394:	2202      	movs	r2, #2
 8002396:	2112      	movs	r1, #18
 8002398:	68e0      	ldr	r0, [r4, #12]
 800239a:	f7ff ff9d 	bl	80022d8 <std.isra.0>
 800239e:	2301      	movs	r3, #1
 80023a0:	61a3      	str	r3, [r4, #24]
 80023a2:	bd10      	pop	{r4, pc}
 80023a4:	080027c8 	.word	0x080027c8
 80023a8:	080022cd 	.word	0x080022cd

080023ac <__sfp>:
 80023ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80023ae:	4b1c      	ldr	r3, [pc, #112]	; (8002420 <__sfp+0x74>)
 80023b0:	681e      	ldr	r6, [r3, #0]
 80023b2:	69b3      	ldr	r3, [r6, #24]
 80023b4:	4607      	mov	r7, r0
 80023b6:	b913      	cbnz	r3, 80023be <__sfp+0x12>
 80023b8:	4630      	mov	r0, r6
 80023ba:	f7ff ffc7 	bl	800234c <__sinit>
 80023be:	3648      	adds	r6, #72	; 0x48
 80023c0:	68b4      	ldr	r4, [r6, #8]
 80023c2:	6873      	ldr	r3, [r6, #4]
 80023c4:	3b01      	subs	r3, #1
 80023c6:	d503      	bpl.n	80023d0 <__sfp+0x24>
 80023c8:	6833      	ldr	r3, [r6, #0]
 80023ca:	b133      	cbz	r3, 80023da <__sfp+0x2e>
 80023cc:	6836      	ldr	r6, [r6, #0]
 80023ce:	e7f7      	b.n	80023c0 <__sfp+0x14>
 80023d0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80023d4:	b16d      	cbz	r5, 80023f2 <__sfp+0x46>
 80023d6:	3468      	adds	r4, #104	; 0x68
 80023d8:	e7f4      	b.n	80023c4 <__sfp+0x18>
 80023da:	2104      	movs	r1, #4
 80023dc:	4638      	mov	r0, r7
 80023de:	f7ff ff9f 	bl	8002320 <__sfmoreglue>
 80023e2:	6030      	str	r0, [r6, #0]
 80023e4:	2800      	cmp	r0, #0
 80023e6:	d1f1      	bne.n	80023cc <__sfp+0x20>
 80023e8:	230c      	movs	r3, #12
 80023ea:	603b      	str	r3, [r7, #0]
 80023ec:	4604      	mov	r4, r0
 80023ee:	4620      	mov	r0, r4
 80023f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80023f2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80023f6:	81e3      	strh	r3, [r4, #14]
 80023f8:	2301      	movs	r3, #1
 80023fa:	81a3      	strh	r3, [r4, #12]
 80023fc:	6665      	str	r5, [r4, #100]	; 0x64
 80023fe:	6025      	str	r5, [r4, #0]
 8002400:	60a5      	str	r5, [r4, #8]
 8002402:	6065      	str	r5, [r4, #4]
 8002404:	6125      	str	r5, [r4, #16]
 8002406:	6165      	str	r5, [r4, #20]
 8002408:	61a5      	str	r5, [r4, #24]
 800240a:	2208      	movs	r2, #8
 800240c:	4629      	mov	r1, r5
 800240e:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8002412:	f000 f851 	bl	80024b8 <memset>
 8002416:	6365      	str	r5, [r4, #52]	; 0x34
 8002418:	63a5      	str	r5, [r4, #56]	; 0x38
 800241a:	64a5      	str	r5, [r4, #72]	; 0x48
 800241c:	64e5      	str	r5, [r4, #76]	; 0x4c
 800241e:	e7e6      	b.n	80023ee <__sfp+0x42>
 8002420:	080027c8 	.word	0x080027c8

08002424 <_fwalk_reent>:
 8002424:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002428:	4680      	mov	r8, r0
 800242a:	4689      	mov	r9, r1
 800242c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8002430:	2600      	movs	r6, #0
 8002432:	b914      	cbnz	r4, 800243a <_fwalk_reent+0x16>
 8002434:	4630      	mov	r0, r6
 8002436:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800243a:	68a5      	ldr	r5, [r4, #8]
 800243c:	6867      	ldr	r7, [r4, #4]
 800243e:	3f01      	subs	r7, #1
 8002440:	d501      	bpl.n	8002446 <_fwalk_reent+0x22>
 8002442:	6824      	ldr	r4, [r4, #0]
 8002444:	e7f5      	b.n	8002432 <_fwalk_reent+0xe>
 8002446:	89ab      	ldrh	r3, [r5, #12]
 8002448:	2b01      	cmp	r3, #1
 800244a:	d907      	bls.n	800245c <_fwalk_reent+0x38>
 800244c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002450:	3301      	adds	r3, #1
 8002452:	d003      	beq.n	800245c <_fwalk_reent+0x38>
 8002454:	4629      	mov	r1, r5
 8002456:	4640      	mov	r0, r8
 8002458:	47c8      	blx	r9
 800245a:	4306      	orrs	r6, r0
 800245c:	3568      	adds	r5, #104	; 0x68
 800245e:	e7ee      	b.n	800243e <_fwalk_reent+0x1a>

08002460 <__swhatbuf_r>:
 8002460:	b570      	push	{r4, r5, r6, lr}
 8002462:	460e      	mov	r6, r1
 8002464:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002468:	2900      	cmp	r1, #0
 800246a:	b090      	sub	sp, #64	; 0x40
 800246c:	4614      	mov	r4, r2
 800246e:	461d      	mov	r5, r3
 8002470:	da07      	bge.n	8002482 <__swhatbuf_r+0x22>
 8002472:	2300      	movs	r3, #0
 8002474:	602b      	str	r3, [r5, #0]
 8002476:	89b3      	ldrh	r3, [r6, #12]
 8002478:	061a      	lsls	r2, r3, #24
 800247a:	d410      	bmi.n	800249e <__swhatbuf_r+0x3e>
 800247c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002480:	e00e      	b.n	80024a0 <__swhatbuf_r+0x40>
 8002482:	aa01      	add	r2, sp, #4
 8002484:	f000 f942 	bl	800270c <_fstat_r>
 8002488:	2800      	cmp	r0, #0
 800248a:	dbf2      	blt.n	8002472 <__swhatbuf_r+0x12>
 800248c:	9a02      	ldr	r2, [sp, #8]
 800248e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8002492:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8002496:	425a      	negs	r2, r3
 8002498:	415a      	adcs	r2, r3
 800249a:	602a      	str	r2, [r5, #0]
 800249c:	e7ee      	b.n	800247c <__swhatbuf_r+0x1c>
 800249e:	2340      	movs	r3, #64	; 0x40
 80024a0:	2000      	movs	r0, #0
 80024a2:	6023      	str	r3, [r4, #0]
 80024a4:	b010      	add	sp, #64	; 0x40
 80024a6:	bd70      	pop	{r4, r5, r6, pc}

080024a8 <malloc>:
 80024a8:	4b02      	ldr	r3, [pc, #8]	; (80024b4 <malloc+0xc>)
 80024aa:	4601      	mov	r1, r0
 80024ac:	6818      	ldr	r0, [r3, #0]
 80024ae:	f000 b859 	b.w	8002564 <_malloc_r>
 80024b2:	bf00      	nop
 80024b4:	20000004 	.word	0x20000004

080024b8 <memset>:
 80024b8:	4402      	add	r2, r0
 80024ba:	4603      	mov	r3, r0
 80024bc:	4293      	cmp	r3, r2
 80024be:	d100      	bne.n	80024c2 <memset+0xa>
 80024c0:	4770      	bx	lr
 80024c2:	f803 1b01 	strb.w	r1, [r3], #1
 80024c6:	e7f9      	b.n	80024bc <memset+0x4>

080024c8 <_free_r>:
 80024c8:	b538      	push	{r3, r4, r5, lr}
 80024ca:	4605      	mov	r5, r0
 80024cc:	2900      	cmp	r1, #0
 80024ce:	d045      	beq.n	800255c <_free_r+0x94>
 80024d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80024d4:	1f0c      	subs	r4, r1, #4
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	bfb8      	it	lt
 80024da:	18e4      	addlt	r4, r4, r3
 80024dc:	f000 f93a 	bl	8002754 <__malloc_lock>
 80024e0:	4a1f      	ldr	r2, [pc, #124]	; (8002560 <_free_r+0x98>)
 80024e2:	6813      	ldr	r3, [r2, #0]
 80024e4:	4610      	mov	r0, r2
 80024e6:	b933      	cbnz	r3, 80024f6 <_free_r+0x2e>
 80024e8:	6063      	str	r3, [r4, #4]
 80024ea:	6014      	str	r4, [r2, #0]
 80024ec:	4628      	mov	r0, r5
 80024ee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80024f2:	f000 b930 	b.w	8002756 <__malloc_unlock>
 80024f6:	42a3      	cmp	r3, r4
 80024f8:	d90c      	bls.n	8002514 <_free_r+0x4c>
 80024fa:	6821      	ldr	r1, [r4, #0]
 80024fc:	1862      	adds	r2, r4, r1
 80024fe:	4293      	cmp	r3, r2
 8002500:	bf04      	itt	eq
 8002502:	681a      	ldreq	r2, [r3, #0]
 8002504:	685b      	ldreq	r3, [r3, #4]
 8002506:	6063      	str	r3, [r4, #4]
 8002508:	bf04      	itt	eq
 800250a:	1852      	addeq	r2, r2, r1
 800250c:	6022      	streq	r2, [r4, #0]
 800250e:	6004      	str	r4, [r0, #0]
 8002510:	e7ec      	b.n	80024ec <_free_r+0x24>
 8002512:	4613      	mov	r3, r2
 8002514:	685a      	ldr	r2, [r3, #4]
 8002516:	b10a      	cbz	r2, 800251c <_free_r+0x54>
 8002518:	42a2      	cmp	r2, r4
 800251a:	d9fa      	bls.n	8002512 <_free_r+0x4a>
 800251c:	6819      	ldr	r1, [r3, #0]
 800251e:	1858      	adds	r0, r3, r1
 8002520:	42a0      	cmp	r0, r4
 8002522:	d10b      	bne.n	800253c <_free_r+0x74>
 8002524:	6820      	ldr	r0, [r4, #0]
 8002526:	4401      	add	r1, r0
 8002528:	1858      	adds	r0, r3, r1
 800252a:	4282      	cmp	r2, r0
 800252c:	6019      	str	r1, [r3, #0]
 800252e:	d1dd      	bne.n	80024ec <_free_r+0x24>
 8002530:	6810      	ldr	r0, [r2, #0]
 8002532:	6852      	ldr	r2, [r2, #4]
 8002534:	605a      	str	r2, [r3, #4]
 8002536:	4401      	add	r1, r0
 8002538:	6019      	str	r1, [r3, #0]
 800253a:	e7d7      	b.n	80024ec <_free_r+0x24>
 800253c:	d902      	bls.n	8002544 <_free_r+0x7c>
 800253e:	230c      	movs	r3, #12
 8002540:	602b      	str	r3, [r5, #0]
 8002542:	e7d3      	b.n	80024ec <_free_r+0x24>
 8002544:	6820      	ldr	r0, [r4, #0]
 8002546:	1821      	adds	r1, r4, r0
 8002548:	428a      	cmp	r2, r1
 800254a:	bf04      	itt	eq
 800254c:	6811      	ldreq	r1, [r2, #0]
 800254e:	6852      	ldreq	r2, [r2, #4]
 8002550:	6062      	str	r2, [r4, #4]
 8002552:	bf04      	itt	eq
 8002554:	1809      	addeq	r1, r1, r0
 8002556:	6021      	streq	r1, [r4, #0]
 8002558:	605c      	str	r4, [r3, #4]
 800255a:	e7c7      	b.n	80024ec <_free_r+0x24>
 800255c:	bd38      	pop	{r3, r4, r5, pc}
 800255e:	bf00      	nop
 8002560:	20000290 	.word	0x20000290

08002564 <_malloc_r>:
 8002564:	b570      	push	{r4, r5, r6, lr}
 8002566:	1ccd      	adds	r5, r1, #3
 8002568:	f025 0503 	bic.w	r5, r5, #3
 800256c:	3508      	adds	r5, #8
 800256e:	2d0c      	cmp	r5, #12
 8002570:	bf38      	it	cc
 8002572:	250c      	movcc	r5, #12
 8002574:	2d00      	cmp	r5, #0
 8002576:	4606      	mov	r6, r0
 8002578:	db01      	blt.n	800257e <_malloc_r+0x1a>
 800257a:	42a9      	cmp	r1, r5
 800257c:	d903      	bls.n	8002586 <_malloc_r+0x22>
 800257e:	230c      	movs	r3, #12
 8002580:	6033      	str	r3, [r6, #0]
 8002582:	2000      	movs	r0, #0
 8002584:	bd70      	pop	{r4, r5, r6, pc}
 8002586:	f000 f8e5 	bl	8002754 <__malloc_lock>
 800258a:	4a23      	ldr	r2, [pc, #140]	; (8002618 <_malloc_r+0xb4>)
 800258c:	6814      	ldr	r4, [r2, #0]
 800258e:	4621      	mov	r1, r4
 8002590:	b991      	cbnz	r1, 80025b8 <_malloc_r+0x54>
 8002592:	4c22      	ldr	r4, [pc, #136]	; (800261c <_malloc_r+0xb8>)
 8002594:	6823      	ldr	r3, [r4, #0]
 8002596:	b91b      	cbnz	r3, 80025a0 <_malloc_r+0x3c>
 8002598:	4630      	mov	r0, r6
 800259a:	f000 f841 	bl	8002620 <_sbrk_r>
 800259e:	6020      	str	r0, [r4, #0]
 80025a0:	4629      	mov	r1, r5
 80025a2:	4630      	mov	r0, r6
 80025a4:	f000 f83c 	bl	8002620 <_sbrk_r>
 80025a8:	1c43      	adds	r3, r0, #1
 80025aa:	d126      	bne.n	80025fa <_malloc_r+0x96>
 80025ac:	230c      	movs	r3, #12
 80025ae:	6033      	str	r3, [r6, #0]
 80025b0:	4630      	mov	r0, r6
 80025b2:	f000 f8d0 	bl	8002756 <__malloc_unlock>
 80025b6:	e7e4      	b.n	8002582 <_malloc_r+0x1e>
 80025b8:	680b      	ldr	r3, [r1, #0]
 80025ba:	1b5b      	subs	r3, r3, r5
 80025bc:	d41a      	bmi.n	80025f4 <_malloc_r+0x90>
 80025be:	2b0b      	cmp	r3, #11
 80025c0:	d90f      	bls.n	80025e2 <_malloc_r+0x7e>
 80025c2:	600b      	str	r3, [r1, #0]
 80025c4:	50cd      	str	r5, [r1, r3]
 80025c6:	18cc      	adds	r4, r1, r3
 80025c8:	4630      	mov	r0, r6
 80025ca:	f000 f8c4 	bl	8002756 <__malloc_unlock>
 80025ce:	f104 000b 	add.w	r0, r4, #11
 80025d2:	1d23      	adds	r3, r4, #4
 80025d4:	f020 0007 	bic.w	r0, r0, #7
 80025d8:	1ac3      	subs	r3, r0, r3
 80025da:	d01b      	beq.n	8002614 <_malloc_r+0xb0>
 80025dc:	425a      	negs	r2, r3
 80025de:	50e2      	str	r2, [r4, r3]
 80025e0:	bd70      	pop	{r4, r5, r6, pc}
 80025e2:	428c      	cmp	r4, r1
 80025e4:	bf0d      	iteet	eq
 80025e6:	6863      	ldreq	r3, [r4, #4]
 80025e8:	684b      	ldrne	r3, [r1, #4]
 80025ea:	6063      	strne	r3, [r4, #4]
 80025ec:	6013      	streq	r3, [r2, #0]
 80025ee:	bf18      	it	ne
 80025f0:	460c      	movne	r4, r1
 80025f2:	e7e9      	b.n	80025c8 <_malloc_r+0x64>
 80025f4:	460c      	mov	r4, r1
 80025f6:	6849      	ldr	r1, [r1, #4]
 80025f8:	e7ca      	b.n	8002590 <_malloc_r+0x2c>
 80025fa:	1cc4      	adds	r4, r0, #3
 80025fc:	f024 0403 	bic.w	r4, r4, #3
 8002600:	42a0      	cmp	r0, r4
 8002602:	d005      	beq.n	8002610 <_malloc_r+0xac>
 8002604:	1a21      	subs	r1, r4, r0
 8002606:	4630      	mov	r0, r6
 8002608:	f000 f80a 	bl	8002620 <_sbrk_r>
 800260c:	3001      	adds	r0, #1
 800260e:	d0cd      	beq.n	80025ac <_malloc_r+0x48>
 8002610:	6025      	str	r5, [r4, #0]
 8002612:	e7d9      	b.n	80025c8 <_malloc_r+0x64>
 8002614:	bd70      	pop	{r4, r5, r6, pc}
 8002616:	bf00      	nop
 8002618:	20000290 	.word	0x20000290
 800261c:	20000294 	.word	0x20000294

08002620 <_sbrk_r>:
 8002620:	b538      	push	{r3, r4, r5, lr}
 8002622:	4c06      	ldr	r4, [pc, #24]	; (800263c <_sbrk_r+0x1c>)
 8002624:	2300      	movs	r3, #0
 8002626:	4605      	mov	r5, r0
 8002628:	4608      	mov	r0, r1
 800262a:	6023      	str	r3, [r4, #0]
 800262c:	f7ff f99e 	bl	800196c <_sbrk>
 8002630:	1c43      	adds	r3, r0, #1
 8002632:	d102      	bne.n	800263a <_sbrk_r+0x1a>
 8002634:	6823      	ldr	r3, [r4, #0]
 8002636:	b103      	cbz	r3, 800263a <_sbrk_r+0x1a>
 8002638:	602b      	str	r3, [r5, #0]
 800263a:	bd38      	pop	{r3, r4, r5, pc}
 800263c:	200003b8 	.word	0x200003b8

08002640 <__sread>:
 8002640:	b510      	push	{r4, lr}
 8002642:	460c      	mov	r4, r1
 8002644:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002648:	f000 f886 	bl	8002758 <_read_r>
 800264c:	2800      	cmp	r0, #0
 800264e:	bfab      	itete	ge
 8002650:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8002652:	89a3      	ldrhlt	r3, [r4, #12]
 8002654:	181b      	addge	r3, r3, r0
 8002656:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800265a:	bfac      	ite	ge
 800265c:	6563      	strge	r3, [r4, #84]	; 0x54
 800265e:	81a3      	strhlt	r3, [r4, #12]
 8002660:	bd10      	pop	{r4, pc}

08002662 <__swrite>:
 8002662:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002666:	461f      	mov	r7, r3
 8002668:	898b      	ldrh	r3, [r1, #12]
 800266a:	05db      	lsls	r3, r3, #23
 800266c:	4605      	mov	r5, r0
 800266e:	460c      	mov	r4, r1
 8002670:	4616      	mov	r6, r2
 8002672:	d505      	bpl.n	8002680 <__swrite+0x1e>
 8002674:	2302      	movs	r3, #2
 8002676:	2200      	movs	r2, #0
 8002678:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800267c:	f000 f858 	bl	8002730 <_lseek_r>
 8002680:	89a3      	ldrh	r3, [r4, #12]
 8002682:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002686:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800268a:	81a3      	strh	r3, [r4, #12]
 800268c:	4632      	mov	r2, r6
 800268e:	463b      	mov	r3, r7
 8002690:	4628      	mov	r0, r5
 8002692:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002696:	f000 b817 	b.w	80026c8 <_write_r>

0800269a <__sseek>:
 800269a:	b510      	push	{r4, lr}
 800269c:	460c      	mov	r4, r1
 800269e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80026a2:	f000 f845 	bl	8002730 <_lseek_r>
 80026a6:	1c43      	adds	r3, r0, #1
 80026a8:	89a3      	ldrh	r3, [r4, #12]
 80026aa:	bf15      	itete	ne
 80026ac:	6560      	strne	r0, [r4, #84]	; 0x54
 80026ae:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80026b2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80026b6:	81a3      	strheq	r3, [r4, #12]
 80026b8:	bf18      	it	ne
 80026ba:	81a3      	strhne	r3, [r4, #12]
 80026bc:	bd10      	pop	{r4, pc}

080026be <__sclose>:
 80026be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80026c2:	f000 b813 	b.w	80026ec <_close_r>
	...

080026c8 <_write_r>:
 80026c8:	b538      	push	{r3, r4, r5, lr}
 80026ca:	4c07      	ldr	r4, [pc, #28]	; (80026e8 <_write_r+0x20>)
 80026cc:	4605      	mov	r5, r0
 80026ce:	4608      	mov	r0, r1
 80026d0:	4611      	mov	r1, r2
 80026d2:	2200      	movs	r2, #0
 80026d4:	6022      	str	r2, [r4, #0]
 80026d6:	461a      	mov	r2, r3
 80026d8:	f7ff f9a0 	bl	8001a1c <_write>
 80026dc:	1c43      	adds	r3, r0, #1
 80026de:	d102      	bne.n	80026e6 <_write_r+0x1e>
 80026e0:	6823      	ldr	r3, [r4, #0]
 80026e2:	b103      	cbz	r3, 80026e6 <_write_r+0x1e>
 80026e4:	602b      	str	r3, [r5, #0]
 80026e6:	bd38      	pop	{r3, r4, r5, pc}
 80026e8:	200003b8 	.word	0x200003b8

080026ec <_close_r>:
 80026ec:	b538      	push	{r3, r4, r5, lr}
 80026ee:	4c06      	ldr	r4, [pc, #24]	; (8002708 <_close_r+0x1c>)
 80026f0:	2300      	movs	r3, #0
 80026f2:	4605      	mov	r5, r0
 80026f4:	4608      	mov	r0, r1
 80026f6:	6023      	str	r3, [r4, #0]
 80026f8:	f7ff f958 	bl	80019ac <_close>
 80026fc:	1c43      	adds	r3, r0, #1
 80026fe:	d102      	bne.n	8002706 <_close_r+0x1a>
 8002700:	6823      	ldr	r3, [r4, #0]
 8002702:	b103      	cbz	r3, 8002706 <_close_r+0x1a>
 8002704:	602b      	str	r3, [r5, #0]
 8002706:	bd38      	pop	{r3, r4, r5, pc}
 8002708:	200003b8 	.word	0x200003b8

0800270c <_fstat_r>:
 800270c:	b538      	push	{r3, r4, r5, lr}
 800270e:	4c07      	ldr	r4, [pc, #28]	; (800272c <_fstat_r+0x20>)
 8002710:	2300      	movs	r3, #0
 8002712:	4605      	mov	r5, r0
 8002714:	4608      	mov	r0, r1
 8002716:	4611      	mov	r1, r2
 8002718:	6023      	str	r3, [r4, #0]
 800271a:	f7ff f959 	bl	80019d0 <_fstat>
 800271e:	1c43      	adds	r3, r0, #1
 8002720:	d102      	bne.n	8002728 <_fstat_r+0x1c>
 8002722:	6823      	ldr	r3, [r4, #0]
 8002724:	b103      	cbz	r3, 8002728 <_fstat_r+0x1c>
 8002726:	602b      	str	r3, [r5, #0]
 8002728:	bd38      	pop	{r3, r4, r5, pc}
 800272a:	bf00      	nop
 800272c:	200003b8 	.word	0x200003b8

08002730 <_lseek_r>:
 8002730:	b538      	push	{r3, r4, r5, lr}
 8002732:	4c07      	ldr	r4, [pc, #28]	; (8002750 <_lseek_r+0x20>)
 8002734:	4605      	mov	r5, r0
 8002736:	4608      	mov	r0, r1
 8002738:	4611      	mov	r1, r2
 800273a:	2200      	movs	r2, #0
 800273c:	6022      	str	r2, [r4, #0]
 800273e:	461a      	mov	r2, r3
 8002740:	f7ff f958 	bl	80019f4 <_lseek>
 8002744:	1c43      	adds	r3, r0, #1
 8002746:	d102      	bne.n	800274e <_lseek_r+0x1e>
 8002748:	6823      	ldr	r3, [r4, #0]
 800274a:	b103      	cbz	r3, 800274e <_lseek_r+0x1e>
 800274c:	602b      	str	r3, [r5, #0]
 800274e:	bd38      	pop	{r3, r4, r5, pc}
 8002750:	200003b8 	.word	0x200003b8

08002754 <__malloc_lock>:
 8002754:	4770      	bx	lr

08002756 <__malloc_unlock>:
 8002756:	4770      	bx	lr

08002758 <_read_r>:
 8002758:	b538      	push	{r3, r4, r5, lr}
 800275a:	4c07      	ldr	r4, [pc, #28]	; (8002778 <_read_r+0x20>)
 800275c:	4605      	mov	r5, r0
 800275e:	4608      	mov	r0, r1
 8002760:	4611      	mov	r1, r2
 8002762:	2200      	movs	r2, #0
 8002764:	6022      	str	r2, [r4, #0]
 8002766:	461a      	mov	r2, r3
 8002768:	f7ff f97a 	bl	8001a60 <_read>
 800276c:	1c43      	adds	r3, r0, #1
 800276e:	d102      	bne.n	8002776 <_read_r+0x1e>
 8002770:	6823      	ldr	r3, [r4, #0]
 8002772:	b103      	cbz	r3, 8002776 <_read_r+0x1e>
 8002774:	602b      	str	r3, [r5, #0]
 8002776:	bd38      	pop	{r3, r4, r5, pc}
 8002778:	200003b8 	.word	0x200003b8

0800277c <_init>:
 800277c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800277e:	bf00      	nop
 8002780:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002782:	bc08      	pop	{r3}
 8002784:	469e      	mov	lr, r3
 8002786:	4770      	bx	lr

08002788 <_fini>:
 8002788:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800278a:	bf00      	nop
 800278c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800278e:	bc08      	pop	{r3}
 8002790:	469e      	mov	lr, r3
 8002792:	4770      	bx	lr
