# //  Questa Sim-64
# //  Version 2023.2_2 linux_x86_64 Jun  9 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading project tb_RMS
do tb_RMS.do
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 18:38:09 on Oct 31,2023
# vcom -reportprogress 300 ../src/RMS.vhd ../src/tb_RMS.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RMS
# -- Compiling architecture mixed of RMS
# -- Compiling entity tb_RMS
# -- Compiling architecture behavior of tb_RMS
# End time: 18:38:09 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 18:38:10 on Oct 31,2023
# vcom -reportprogress 300 ../../3t8Decoder/src/decoder_3t8.vhd ../../3t8Decoder/src/tb_decoder_3t8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decoder_3t8
# -- Compiling architecture dataflow of decoder_3t8
# -- Loading package std_logic_textio
# -- Compiling entity tb_decoder_3t8
# -- Compiling architecture mixed of tb_decoder_3t8
# End time: 18:38:10 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 18:38:10 on Oct 31,2023
# vcom -reportprogress 300 ../../8t1MUX32b/src/mux_8t1_32b.vhd ../../8t1MUX32b/src/tb_mux_8t1_32b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux_8t1_32b
# -- Compiling architecture dataflow of mux_8t1_32b
# -- Loading package std_logic_textio
# -- Compiling entity tb_mux_8t1_32b
# -- Compiling architecture mixed of tb_mux_8t1_32b
# End time: 18:38:10 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 18:38:10 on Oct 31,2023
# vcom -reportprogress 300 ../../32BitDFF/src/dffN.vhd ../../32BitDFF/src/tb_dffN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dffN
# -- Compiling architecture mixed of dffN
# -- Compiling entity tb_dffN
# -- Compiling architecture behavior of tb_dffN
# End time: 18:38:10 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 18:38:10 on Oct 31,2023
# vcom -reportprogress 300 ../../RippleAdder/src/andg2.vhd ../../RippleAdder/src/full_adder.vhd ../../RippleAdder/src/org2.vhd ../../RippleAdder/src/ripple_adder.vhd ../../RippleAdder/src/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling entity full_adder
# -- Compiling architecture structural of full_adder
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity ripple_adder
# -- Compiling architecture structural of ripple_adder
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 18:38:10 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 18:38:10 on Oct 31,2023
# vcom -reportprogress 300 ../../TaskControl/src/TaskControl.vhd ../../TaskControl/src/tb_TaskControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TaskControl
# -- Compiling architecture mixed of TaskControl
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_TaskControl
# -- Compiling architecture behavior of tb_TaskControl
# End time: 18:38:10 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 18:38:10 on Oct 31,2023
# vcom -reportprogress 300 ../../TaskStateReg/src/TaskStateReg.vhd ../../TaskStateReg/src/tb_TaskStateReg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TaskStateReg
# -- Compiling architecture mixed of TaskStateReg
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_TaskStateReg
# -- Compiling architecture behavior of tb_TaskStateReg
# End time: 18:38:10 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 18:38:11 on Oct 31,2023
# vcom -reportprogress 300 ../../TimerCounter/src/tb_timerCounter.vhd ../../TimerCounter/src/timerCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_timerCounter
# -- Compiling architecture behavior of tb_timerCounter
# -- Compiling entity timerCounter
# -- Compiling architecture mixed of timerCounter
# End time: 18:38:11 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.tb_RMS 
# Start time: 18:38:11 on Oct 31,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_rms(behavior)#1
# Loading work.rms(mixed)#1
# Loading work.timercounter(mixed)#1
# Loading work.ripple_adder(structural)#1
# Loading work.full_adder(structural)#1
# Loading work.xorg2(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.taskcontrol(mixed)#1
# Loading work.decoder_3t8(dataflow)#1
# Loading work.taskstatereg(mixed)#1
# Loading work.taskstatereg(mixed)#2
# Loading work.dffn(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.mux_8t1_32b(dataflow)#1
# 0 ns
# 683 ns
do tb_RMS.do
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 18:39:49 on Oct 31,2023
# vcom -reportprogress 300 ../src/RMS.vhd ../src/tb_RMS.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RMS
# -- Compiling architecture mixed of RMS
# -- Compiling entity tb_RMS
# -- Compiling architecture behavior of tb_RMS
# End time: 18:39:49 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 18:39:49 on Oct 31,2023
# vcom -reportprogress 300 ../../3t8Decoder/src/decoder_3t8.vhd ../../3t8Decoder/src/tb_decoder_3t8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decoder_3t8
# -- Compiling architecture dataflow of decoder_3t8
# -- Loading package std_logic_textio
# -- Compiling entity tb_decoder_3t8
# -- Compiling architecture mixed of tb_decoder_3t8
# End time: 18:39:49 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 18:39:49 on Oct 31,2023
# vcom -reportprogress 300 ../../8t1MUX32b/src/mux_8t1_32b.vhd ../../8t1MUX32b/src/tb_mux_8t1_32b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux_8t1_32b
# -- Compiling architecture dataflow of mux_8t1_32b
# -- Loading package std_logic_textio
# -- Compiling entity tb_mux_8t1_32b
# -- Compiling architecture mixed of tb_mux_8t1_32b
# End time: 18:39:49 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 18:39:49 on Oct 31,2023
# vcom -reportprogress 300 ../../32BitDFF/src/dffN.vhd ../../32BitDFF/src/tb_dffN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dffN
# -- Compiling architecture mixed of dffN
# -- Compiling entity tb_dffN
# -- Compiling architecture behavior of tb_dffN
# End time: 18:39:49 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 18:39:49 on Oct 31,2023
# vcom -reportprogress 300 ../../RippleAdder/src/andg2.vhd ../../RippleAdder/src/full_adder.vhd ../../RippleAdder/src/org2.vhd ../../RippleAdder/src/ripple_adder.vhd ../../RippleAdder/src/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling entity full_adder
# -- Compiling architecture structural of full_adder
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity ripple_adder
# -- Compiling architecture structural of ripple_adder
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 18:39:49 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 18:39:49 on Oct 31,2023
# vcom -reportprogress 300 ../../TaskControl/src/TaskControl.vhd ../../TaskControl/src/tb_TaskControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TaskControl
# -- Compiling architecture mixed of TaskControl
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_TaskControl
# -- Compiling architecture behavior of tb_TaskControl
# End time: 18:39:49 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 18:39:49 on Oct 31,2023
# vcom -reportprogress 300 ../../TaskStateReg/src/TaskStateReg.vhd ../../TaskStateReg/src/tb_TaskStateReg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TaskStateReg
# -- Compiling architecture mixed of TaskStateReg
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_TaskStateReg
# -- Compiling architecture behavior of tb_TaskStateReg
# End time: 18:39:49 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 18:39:49 on Oct 31,2023
# vcom -reportprogress 300 ../../TimerCounter/src/tb_timerCounter.vhd ../../TimerCounter/src/timerCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_timerCounter
# -- Compiling architecture behavior of tb_timerCounter
# -- Compiling entity timerCounter
# -- Compiling architecture mixed of timerCounter
# End time: 18:39:49 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:39:50 on Oct 31,2023, Elapsed time: 0:01:39
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.tb_RMS 
# Start time: 18:39:50 on Oct 31,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_rms(behavior)#1
# Loading work.rms(mixed)#1
# Loading work.timercounter(mixed)#1
# Loading work.ripple_adder(structural)#1
# Loading work.full_adder(structural)#1
# Loading work.xorg2(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.taskcontrol(mixed)#1
# Loading work.decoder_3t8(dataflow)#1
# Loading work.taskstatereg(mixed)#1
# Loading work.taskstatereg(mixed)#2
# Loading work.dffn(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.mux_8t1_32b(dataflow)#1
# 0 ns
# 683 ns
quit -sim
# End time: 18:43:25 on Oct 31,2023, Elapsed time: 0:03:35
# Errors: 0, Warnings: 2
# reading /usr/local/mentor/questasim/linux_x86_64/../modelsim.ini
# Loading project timerCounter
do tb_timerCounter.do
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 18:43:42 on Oct 31,2023
# vcom -reportprogress 300 ../src/tb_timerCounter.vhd ../src/timerCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_timerCounter
# -- Compiling architecture behavior of tb_timerCounter
# -- Compiling entity timerCounter
# -- Compiling architecture mixed of timerCounter
# End time: 18:43:42 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 18:43:42 on Oct 31,2023
# vcom -reportprogress 300 ../../RippleAdder/src/andg2.vhd ../../RippleAdder/src/full_adder.vhd ../../RippleAdder/src/org2.vhd ../../RippleAdder/src/ripple_adder.vhd ../../RippleAdder/src/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling entity full_adder
# -- Compiling architecture structural of full_adder
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity ripple_adder
# -- Compiling architecture structural of ripple_adder
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 18:43:42 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.tb_timerCounter 
# Start time: 18:43:42 on Oct 31,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_timercounter(behavior)#1
# Loading work.timercounter(mixed)#1
# Loading work.ripple_adder(structural)#1
# Loading work.full_adder(structural)#1
# Loading work.xorg2(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# 0 ns
# 683 ns
quit -sim
# End time: 18:44:19 on Oct 31,2023, Elapsed time: 0:00:37
# Errors: 0, Warnings: 2
# reading /usr/local/mentor/questasim/linux_x86_64/../modelsim.ini
# Loading project tb_RMS
do tb_RMS.do
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 18:44:33 on Oct 31,2023
# vcom -reportprogress 300 ../src/RMS.vhd ../src/tb_RMS.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RMS
# -- Compiling architecture mixed of RMS
# -- Compiling entity tb_RMS
# -- Compiling architecture behavior of tb_RMS
# End time: 18:44:33 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 18:44:33 on Oct 31,2023
# vcom -reportprogress 300 ../../3t8Decoder/src/decoder_3t8.vhd ../../3t8Decoder/src/tb_decoder_3t8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decoder_3t8
# -- Compiling architecture dataflow of decoder_3t8
# -- Loading package std_logic_textio
# -- Compiling entity tb_decoder_3t8
# -- Compiling architecture mixed of tb_decoder_3t8
# End time: 18:44:33 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 18:44:33 on Oct 31,2023
# vcom -reportprogress 300 ../../8t1MUX32b/src/mux_8t1_32b.vhd ../../8t1MUX32b/src/tb_mux_8t1_32b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux_8t1_32b
# -- Compiling architecture dataflow of mux_8t1_32b
# -- Loading package std_logic_textio
# -- Compiling entity tb_mux_8t1_32b
# -- Compiling architecture mixed of tb_mux_8t1_32b
# End time: 18:44:34 on Oct 31,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 18:44:34 on Oct 31,2023
# vcom -reportprogress 300 ../../32BitDFF/src/dffN.vhd ../../32BitDFF/src/tb_dffN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dffN
# -- Compiling architecture mixed of dffN
# -- Compiling entity tb_dffN
# -- Compiling architecture behavior of tb_dffN
# End time: 18:44:34 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 18:44:34 on Oct 31,2023
# vcom -reportprogress 300 ../../RippleAdder/src/andg2.vhd ../../RippleAdder/src/full_adder.vhd ../../RippleAdder/src/org2.vhd ../../RippleAdder/src/ripple_adder.vhd ../../RippleAdder/src/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling entity full_adder
# -- Compiling architecture structural of full_adder
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity ripple_adder
# -- Compiling architecture structural of ripple_adder
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 18:44:34 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 18:44:34 on Oct 31,2023
# vcom -reportprogress 300 ../../TaskControl/src/TaskControl.vhd ../../TaskControl/src/tb_TaskControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TaskControl
# -- Compiling architecture mixed of TaskControl
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_TaskControl
# -- Compiling architecture behavior of tb_TaskControl
# End time: 18:44:34 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 18:44:34 on Oct 31,2023
# vcom -reportprogress 300 ../../TaskStateReg/src/TaskStateReg.vhd ../../TaskStateReg/src/tb_TaskStateReg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TaskStateReg
# -- Compiling architecture mixed of TaskStateReg
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_TaskStateReg
# -- Compiling architecture behavior of tb_TaskStateReg
# End time: 18:44:34 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 18:44:34 on Oct 31,2023
# vcom -reportprogress 300 ../../TimerCounter/src/tb_timerCounter.vhd ../../TimerCounter/src/timerCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_timerCounter
# -- Compiling architecture behavior of tb_timerCounter
# -- Compiling entity timerCounter
# -- Compiling architecture mixed of timerCounter
# End time: 18:44:34 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.tb_RMS 
# Start time: 18:44:34 on Oct 31,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_rms(behavior)#1
# Loading work.rms(mixed)#1
# Loading work.timercounter(mixed)#1
# Loading work.ripple_adder(structural)#1
# Loading work.full_adder(structural)#1
# Loading work.xorg2(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.taskcontrol(mixed)#1
# Loading work.decoder_3t8(dataflow)#1
# Loading work.taskstatereg(mixed)#1
# Loading work.dffn(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.mux_8t1_32b(dataflow)#1
# 0 ns
# 683 ns
do tb_RMS.do
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 18:44:59 on Oct 31,2023
# vcom -reportprogress 300 ../src/RMS.vhd ../src/tb_RMS.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RMS
# -- Compiling architecture mixed of RMS
# -- Compiling entity tb_RMS
# -- Compiling architecture behavior of tb_RMS
# End time: 18:44:59 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 18:44:59 on Oct 31,2023
# vcom -reportprogress 300 ../../3t8Decoder/src/decoder_3t8.vhd ../../3t8Decoder/src/tb_decoder_3t8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decoder_3t8
# -- Compiling architecture dataflow of decoder_3t8
# -- Loading package std_logic_textio
# -- Compiling entity tb_decoder_3t8
# -- Compiling architecture mixed of tb_decoder_3t8
# End time: 18:44:59 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 18:44:59 on Oct 31,2023
# vcom -reportprogress 300 ../../8t1MUX32b/src/mux_8t1_32b.vhd ../../8t1MUX32b/src/tb_mux_8t1_32b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux_8t1_32b
# -- Compiling architecture dataflow of mux_8t1_32b
# -- Loading package std_logic_textio
# -- Compiling entity tb_mux_8t1_32b
# -- Compiling architecture mixed of tb_mux_8t1_32b
# End time: 18:44:59 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 18:44:59 on Oct 31,2023
# vcom -reportprogress 300 ../../32BitDFF/src/dffN.vhd ../../32BitDFF/src/tb_dffN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dffN
# -- Compiling architecture mixed of dffN
# -- Compiling entity tb_dffN
# -- Compiling architecture behavior of tb_dffN
# End time: 18:44:59 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 18:44:59 on Oct 31,2023
# vcom -reportprogress 300 ../../RippleAdder/src/andg2.vhd ../../RippleAdder/src/full_adder.vhd ../../RippleAdder/src/org2.vhd ../../RippleAdder/src/ripple_adder.vhd ../../RippleAdder/src/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling entity full_adder
# -- Compiling architecture structural of full_adder
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity ripple_adder
# -- Compiling architecture structural of ripple_adder
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 18:44:59 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 18:44:59 on Oct 31,2023
# vcom -reportprogress 300 ../../TaskControl/src/TaskControl.vhd ../../TaskControl/src/tb_TaskControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TaskControl
# -- Compiling architecture mixed of TaskControl
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_TaskControl
# -- Compiling architecture behavior of tb_TaskControl
# End time: 18:44:59 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 18:44:59 on Oct 31,2023
# vcom -reportprogress 300 ../../TaskStateReg/src/TaskStateReg.vhd ../../TaskStateReg/src/tb_TaskStateReg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TaskStateReg
# -- Compiling architecture mixed of TaskStateReg
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_TaskStateReg
# -- Compiling architecture behavior of tb_TaskStateReg
# End time: 18:44:59 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 18:44:59 on Oct 31,2023
# vcom -reportprogress 300 ../../TimerCounter/src/tb_timerCounter.vhd ../../TimerCounter/src/timerCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_timerCounter
# -- Compiling architecture behavior of tb_timerCounter
# -- Compiling entity timerCounter
# -- Compiling architecture mixed of timerCounter
# End time: 18:44:59 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:45:00 on Oct 31,2023, Elapsed time: 0:00:26
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.tb_RMS 
# Start time: 18:45:00 on Oct 31,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_rms(behavior)#1
# Loading work.rms(mixed)#1
# Loading work.timercounter(mixed)#1
# Loading work.ripple_adder(structural)#1
# Loading work.full_adder(structural)#1
# Loading work.xorg2(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.taskcontrol(mixed)#1
# Loading work.decoder_3t8(dataflow)#1
# Loading work.taskstatereg(mixed)#1
# Loading work.dffn(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.mux_8t1_32b(dataflow)#1
# 0 ns
# 683 ns
do tb_RMS.do
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 18:46:03 on Oct 31,2023
# vcom -reportprogress 300 ../src/RMS.vhd ../src/tb_RMS.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RMS
# -- Compiling architecture mixed of RMS
# -- Compiling entity tb_RMS
# -- Compiling architecture behavior of tb_RMS
# End time: 18:46:03 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 18:46:03 on Oct 31,2023
# vcom -reportprogress 300 ../../3t8Decoder/src/decoder_3t8.vhd ../../3t8Decoder/src/tb_decoder_3t8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decoder_3t8
# -- Compiling architecture dataflow of decoder_3t8
# -- Loading package std_logic_textio
# -- Compiling entity tb_decoder_3t8
# -- Compiling architecture mixed of tb_decoder_3t8
# End time: 18:46:03 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 18:46:03 on Oct 31,2023
# vcom -reportprogress 300 ../../8t1MUX32b/src/mux_8t1_32b.vhd ../../8t1MUX32b/src/tb_mux_8t1_32b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux_8t1_32b
# -- Compiling architecture dataflow of mux_8t1_32b
# -- Loading package std_logic_textio
# -- Compiling entity tb_mux_8t1_32b
# -- Compiling architecture mixed of tb_mux_8t1_32b
# End time: 18:46:03 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 18:46:03 on Oct 31,2023
# vcom -reportprogress 300 ../../32BitDFF/src/dffN.vhd ../../32BitDFF/src/tb_dffN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dffN
# -- Compiling architecture mixed of dffN
# -- Compiling entity tb_dffN
# -- Compiling architecture behavior of tb_dffN
# End time: 18:46:03 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 18:46:03 on Oct 31,2023
# vcom -reportprogress 300 ../../RippleAdder/src/andg2.vhd ../../RippleAdder/src/full_adder.vhd ../../RippleAdder/src/org2.vhd ../../RippleAdder/src/ripple_adder.vhd ../../RippleAdder/src/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling entity full_adder
# -- Compiling architecture structural of full_adder
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity ripple_adder
# -- Compiling architecture structural of ripple_adder
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 18:46:03 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 18:46:03 on Oct 31,2023
# vcom -reportprogress 300 ../../TaskControl/src/TaskControl.vhd ../../TaskControl/src/tb_TaskControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TaskControl
# -- Compiling architecture mixed of TaskControl
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_TaskControl
# -- Compiling architecture behavior of tb_TaskControl
# End time: 18:46:03 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 18:46:03 on Oct 31,2023
# vcom -reportprogress 300 ../../TaskStateReg/src/TaskStateReg.vhd ../../TaskStateReg/src/tb_TaskStateReg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TaskStateReg
# -- Compiling architecture mixed of TaskStateReg
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_TaskStateReg
# -- Compiling architecture behavior of tb_TaskStateReg
# End time: 18:46:03 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 18:46:03 on Oct 31,2023
# vcom -reportprogress 300 ../../TimerCounter/src/tb_timerCounter.vhd ../../TimerCounter/src/timerCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_timerCounter
# -- Compiling architecture behavior of tb_timerCounter
# -- Compiling entity timerCounter
# -- Compiling architecture mixed of timerCounter
# End time: 18:46:03 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:46:04 on Oct 31,2023, Elapsed time: 0:01:04
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.tb_RMS 
# Start time: 18:46:04 on Oct 31,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_rms(behavior)#1
# Loading work.rms(mixed)#1
# Loading work.timercounter(mixed)#1
# Loading work.ripple_adder(structural)#1
# Loading work.full_adder(structural)#1
# Loading work.xorg2(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.taskcontrol(mixed)#1
# Loading work.decoder_3t8(dataflow)#1
# Loading work.taskstatereg(mixed)#1
# Loading work.dffn(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.mux_8t1_32b(dataflow)#1
# 0 ns
# 683 ns
do tb_RMS.do
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 18:54:58 on Oct 31,2023
# vcom -reportprogress 300 ../src/RMS.vhd ../src/tb_RMS.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RMS
# -- Compiling architecture mixed of RMS
# -- Compiling entity tb_RMS
# -- Compiling architecture behavior of tb_RMS
# End time: 18:54:58 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 18:54:58 on Oct 31,2023
# vcom -reportprogress 300 ../../3t8Decoder/src/decoder_3t8.vhd ../../3t8Decoder/src/tb_decoder_3t8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decoder_3t8
# -- Compiling architecture dataflow of decoder_3t8
# -- Loading package std_logic_textio
# -- Compiling entity tb_decoder_3t8
# -- Compiling architecture mixed of tb_decoder_3t8
# End time: 18:54:58 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 18:54:58 on Oct 31,2023
# vcom -reportprogress 300 ../../8t1MUX32b/src/mux_8t1_32b.vhd ../../8t1MUX32b/src/tb_mux_8t1_32b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux_8t1_32b
# -- Compiling architecture dataflow of mux_8t1_32b
# -- Loading package std_logic_textio
# -- Compiling entity tb_mux_8t1_32b
# -- Compiling architecture mixed of tb_mux_8t1_32b
# End time: 18:54:58 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 18:54:58 on Oct 31,2023
# vcom -reportprogress 300 ../../32BitDFF/src/dffN.vhd ../../32BitDFF/src/tb_dffN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dffN
# -- Compiling architecture mixed of dffN
# -- Compiling entity tb_dffN
# -- Compiling architecture behavior of tb_dffN
# End time: 18:54:59 on Oct 31,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 18:54:59 on Oct 31,2023
# vcom -reportprogress 300 ../../RippleAdder/src/andg2.vhd ../../RippleAdder/src/full_adder.vhd ../../RippleAdder/src/org2.vhd ../../RippleAdder/src/ripple_adder.vhd ../../RippleAdder/src/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling entity full_adder
# -- Compiling architecture structural of full_adder
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity ripple_adder
# -- Compiling architecture structural of ripple_adder
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 18:54:59 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 18:54:59 on Oct 31,2023
# vcom -reportprogress 300 ../../TaskControl/src/TaskControl.vhd ../../TaskControl/src/tb_TaskControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TaskControl
# -- Compiling architecture mixed of TaskControl
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_TaskControl
# -- Compiling architecture behavior of tb_TaskControl
# End time: 18:54:59 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 18:54:59 on Oct 31,2023
# vcom -reportprogress 300 ../../TaskStateReg/src/TaskStateReg.vhd ../../TaskStateReg/src/tb_TaskStateReg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TaskStateReg
# -- Compiling architecture mixed of TaskStateReg
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_TaskStateReg
# -- Compiling architecture behavior of tb_TaskStateReg
# End time: 18:54:59 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 18:54:59 on Oct 31,2023
# vcom -reportprogress 300 ../../TimerCounter/src/tb_timerCounter.vhd ../../TimerCounter/src/timerCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_timerCounter
# -- Compiling architecture behavior of tb_timerCounter
# -- Compiling entity timerCounter
# -- Compiling architecture mixed of timerCounter
# End time: 18:54:59 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:54:59 on Oct 31,2023, Elapsed time: 0:08:55
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.tb_RMS 
# Start time: 18:54:59 on Oct 31,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_rms(behavior)#1
# Loading work.rms(mixed)#1
# Loading work.timercounter(mixed)#1
# Loading work.ripple_adder(structural)#1
# Loading work.full_adder(structural)#1
# Loading work.xorg2(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.taskcontrol(mixed)#1
# Loading work.decoder_3t8(dataflow)#1
# Loading work.taskstatereg(mixed)#1
# Loading work.dffn(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.mux_8t1_32b(dataflow)#1
# 0 ns
# 683 ns
do tb_RMS.do
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:01:17 on Oct 31,2023
# vcom -reportprogress 300 ../src/RMS.vhd ../src/tb_RMS.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RMS
# -- Compiling architecture mixed of RMS
# -- Compiling entity tb_RMS
# -- Compiling architecture behavior of tb_RMS
# End time: 19:01:17 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:01:17 on Oct 31,2023
# vcom -reportprogress 300 ../../3t8Decoder/src/decoder_3t8.vhd ../../3t8Decoder/src/tb_decoder_3t8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decoder_3t8
# -- Compiling architecture dataflow of decoder_3t8
# -- Loading package std_logic_textio
# -- Compiling entity tb_decoder_3t8
# -- Compiling architecture mixed of tb_decoder_3t8
# End time: 19:01:17 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:01:17 on Oct 31,2023
# vcom -reportprogress 300 ../../8t1MUX32b/src/mux_8t1_32b.vhd ../../8t1MUX32b/src/tb_mux_8t1_32b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux_8t1_32b
# -- Compiling architecture dataflow of mux_8t1_32b
# -- Loading package std_logic_textio
# -- Compiling entity tb_mux_8t1_32b
# -- Compiling architecture mixed of tb_mux_8t1_32b
# End time: 19:01:17 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:01:17 on Oct 31,2023
# vcom -reportprogress 300 ../../32BitDFF/src/dffN.vhd ../../32BitDFF/src/tb_dffN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dffN
# -- Compiling architecture mixed of dffN
# -- Compiling entity tb_dffN
# -- Compiling architecture behavior of tb_dffN
# End time: 19:01:17 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:01:17 on Oct 31,2023
# vcom -reportprogress 300 ../../RippleAdder/src/andg2.vhd ../../RippleAdder/src/full_adder.vhd ../../RippleAdder/src/org2.vhd ../../RippleAdder/src/ripple_adder.vhd ../../RippleAdder/src/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling entity full_adder
# -- Compiling architecture structural of full_adder
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity ripple_adder
# -- Compiling architecture structural of ripple_adder
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 19:01:17 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:01:17 on Oct 31,2023
# vcom -reportprogress 300 ../../TaskControl/src/TaskControl.vhd ../../TaskControl/src/tb_TaskControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TaskControl
# -- Compiling architecture mixed of TaskControl
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_TaskControl
# -- Compiling architecture behavior of tb_TaskControl
# End time: 19:01:17 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:01:17 on Oct 31,2023
# vcom -reportprogress 300 ../../TaskStateReg/src/TaskStateReg.vhd ../../TaskStateReg/src/tb_TaskStateReg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TaskStateReg
# -- Compiling architecture mixed of TaskStateReg
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_TaskStateReg
# -- Compiling architecture behavior of tb_TaskStateReg
# End time: 19:01:17 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:01:17 on Oct 31,2023
# vcom -reportprogress 300 ../../TimerCounter/src/tb_timerCounter.vhd ../../TimerCounter/src/timerCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_timerCounter
# -- Compiling architecture behavior of tb_timerCounter
# -- Compiling entity timerCounter
# -- Compiling architecture mixed of timerCounter
# End time: 19:01:17 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:01:18 on Oct 31,2023, Elapsed time: 0:06:19
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.tb_RMS 
# Start time: 19:01:18 on Oct 31,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_rms(behavior)#1
# Loading work.rms(mixed)#1
# Loading work.timercounter(mixed)#1
# Loading work.ripple_adder(structural)#1
# Loading work.full_adder(structural)#1
# Loading work.xorg2(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.taskcontrol(mixed)#1
# Loading work.decoder_3t8(dataflow)#1
# Loading work.taskstatereg(mixed)#1
# Loading work.dffn(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.mux_8t1_32b(dataflow)#1
# 0 ns
# 683 ns
do tb_RMS.do
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:02:41 on Oct 31,2023
# vcom -reportprogress 300 ../src/RMS.vhd ../src/tb_RMS.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RMS
# -- Compiling architecture mixed of RMS
# -- Compiling entity tb_RMS
# -- Compiling architecture behavior of tb_RMS
# End time: 19:02:41 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:02:41 on Oct 31,2023
# vcom -reportprogress 300 ../../3t8Decoder/src/decoder_3t8.vhd ../../3t8Decoder/src/tb_decoder_3t8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decoder_3t8
# -- Compiling architecture dataflow of decoder_3t8
# -- Loading package std_logic_textio
# -- Compiling entity tb_decoder_3t8
# -- Compiling architecture mixed of tb_decoder_3t8
# End time: 19:02:41 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:02:41 on Oct 31,2023
# vcom -reportprogress 300 ../../8t1MUX32b/src/mux_8t1_32b.vhd ../../8t1MUX32b/src/tb_mux_8t1_32b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux_8t1_32b
# -- Compiling architecture dataflow of mux_8t1_32b
# -- Loading package std_logic_textio
# -- Compiling entity tb_mux_8t1_32b
# -- Compiling architecture mixed of tb_mux_8t1_32b
# End time: 19:02:42 on Oct 31,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:02:42 on Oct 31,2023
# vcom -reportprogress 300 ../../32BitDFF/src/dffN.vhd ../../32BitDFF/src/tb_dffN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dffN
# -- Compiling architecture mixed of dffN
# -- Compiling entity tb_dffN
# -- Compiling architecture behavior of tb_dffN
# End time: 19:02:42 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:02:42 on Oct 31,2023
# vcom -reportprogress 300 ../../RippleAdder/src/andg2.vhd ../../RippleAdder/src/full_adder.vhd ../../RippleAdder/src/org2.vhd ../../RippleAdder/src/ripple_adder.vhd ../../RippleAdder/src/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling entity full_adder
# -- Compiling architecture structural of full_adder
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity ripple_adder
# -- Compiling architecture structural of ripple_adder
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 19:02:42 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:02:42 on Oct 31,2023
# vcom -reportprogress 300 ../../TaskControl/src/TaskControl.vhd ../../TaskControl/src/tb_TaskControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TaskControl
# -- Compiling architecture mixed of TaskControl
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_TaskControl
# -- Compiling architecture behavior of tb_TaskControl
# End time: 19:02:42 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:02:42 on Oct 31,2023
# vcom -reportprogress 300 ../../TaskStateReg/src/TaskStateReg.vhd ../../TaskStateReg/src/tb_TaskStateReg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TaskStateReg
# -- Compiling architecture mixed of TaskStateReg
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_TaskStateReg
# -- Compiling architecture behavior of tb_TaskStateReg
# End time: 19:02:42 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:02:42 on Oct 31,2023
# vcom -reportprogress 300 ../../TimerCounter/src/tb_timerCounter.vhd ../../TimerCounter/src/timerCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_timerCounter
# -- Compiling architecture behavior of tb_timerCounter
# -- Compiling entity timerCounter
# -- Compiling architecture mixed of timerCounter
# End time: 19:02:42 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:02:42 on Oct 31,2023, Elapsed time: 0:01:24
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.tb_RMS 
# Start time: 19:02:42 on Oct 31,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_rms(behavior)#1
# Loading work.rms(mixed)#1
# Loading work.timercounter(mixed)#1
# Loading work.ripple_adder(structural)#1
# Loading work.full_adder(structural)#1
# Loading work.xorg2(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.taskcontrol(mixed)#1
# Loading work.decoder_3t8(dataflow)#1
# Loading work.taskstatereg(mixed)#1
# Loading work.dffn(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.mux_8t1_32b(dataflow)#1
# 0 ns
# 683 ns
do tb_RMS.do
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:03:04 on Oct 31,2023
# vcom -reportprogress 300 ../src/RMS.vhd ../src/tb_RMS.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RMS
# -- Compiling architecture mixed of RMS
# -- Compiling entity tb_RMS
# -- Compiling architecture behavior of tb_RMS
# End time: 19:03:04 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:03:04 on Oct 31,2023
# vcom -reportprogress 300 ../../3t8Decoder/src/decoder_3t8.vhd ../../3t8Decoder/src/tb_decoder_3t8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decoder_3t8
# -- Compiling architecture dataflow of decoder_3t8
# -- Loading package std_logic_textio
# -- Compiling entity tb_decoder_3t8
# -- Compiling architecture mixed of tb_decoder_3t8
# End time: 19:03:04 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:03:04 on Oct 31,2023
# vcom -reportprogress 300 ../../8t1MUX32b/src/mux_8t1_32b.vhd ../../8t1MUX32b/src/tb_mux_8t1_32b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux_8t1_32b
# -- Compiling architecture dataflow of mux_8t1_32b
# -- Loading package std_logic_textio
# -- Compiling entity tb_mux_8t1_32b
# -- Compiling architecture mixed of tb_mux_8t1_32b
# End time: 19:03:04 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:03:04 on Oct 31,2023
# vcom -reportprogress 300 ../../32BitDFF/src/dffN.vhd ../../32BitDFF/src/tb_dffN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dffN
# -- Compiling architecture mixed of dffN
# -- Compiling entity tb_dffN
# -- Compiling architecture behavior of tb_dffN
# End time: 19:03:04 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:03:04 on Oct 31,2023
# vcom -reportprogress 300 ../../RippleAdder/src/andg2.vhd ../../RippleAdder/src/full_adder.vhd ../../RippleAdder/src/org2.vhd ../../RippleAdder/src/ripple_adder.vhd ../../RippleAdder/src/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling entity full_adder
# -- Compiling architecture structural of full_adder
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity ripple_adder
# -- Compiling architecture structural of ripple_adder
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 19:03:04 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:03:04 on Oct 31,2023
# vcom -reportprogress 300 ../../TaskControl/src/TaskControl.vhd ../../TaskControl/src/tb_TaskControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TaskControl
# -- Compiling architecture mixed of TaskControl
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_TaskControl
# -- Compiling architecture behavior of tb_TaskControl
# End time: 19:03:04 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:03:04 on Oct 31,2023
# vcom -reportprogress 300 ../../TaskStateReg/src/TaskStateReg.vhd ../../TaskStateReg/src/tb_TaskStateReg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TaskStateReg
# -- Compiling architecture mixed of TaskStateReg
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_TaskStateReg
# -- Compiling architecture behavior of tb_TaskStateReg
# End time: 19:03:04 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:03:04 on Oct 31,2023
# vcom -reportprogress 300 ../../TimerCounter/src/tb_timerCounter.vhd ../../TimerCounter/src/timerCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_timerCounter
# -- Compiling architecture behavior of tb_timerCounter
# -- Compiling entity timerCounter
# -- Compiling architecture mixed of timerCounter
# End time: 19:03:04 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:03:05 on Oct 31,2023, Elapsed time: 0:00:23
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.tb_RMS 
# Start time: 19:03:05 on Oct 31,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_rms(behavior)#1
# Loading work.rms(mixed)#1
# Loading work.timercounter(mixed)#1
# Loading work.ripple_adder(structural)#1
# Loading work.full_adder(structural)#1
# Loading work.xorg2(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.taskcontrol(mixed)#1
# Loading work.decoder_3t8(dataflow)#1
# Loading work.taskstatereg(mixed)#1
# Loading work.dffn(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.mux_8t1_32b(dataflow)#1
# 0 ns
# 683 ns
do tb_RMS.do
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:06:10 on Oct 31,2023
# vcom -reportprogress 300 ../src/RMS.vhd ../src/tb_RMS.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RMS
# -- Compiling architecture mixed of RMS
# -- Compiling entity tb_RMS
# -- Compiling architecture behavior of tb_RMS
# End time: 19:06:10 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:06:10 on Oct 31,2023
# vcom -reportprogress 300 ../../3t8Decoder/src/decoder_3t8.vhd ../../3t8Decoder/src/tb_decoder_3t8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decoder_3t8
# -- Compiling architecture dataflow of decoder_3t8
# -- Loading package std_logic_textio
# -- Compiling entity tb_decoder_3t8
# -- Compiling architecture mixed of tb_decoder_3t8
# End time: 19:06:10 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:06:10 on Oct 31,2023
# vcom -reportprogress 300 ../../8t1MUX32b/src/mux_8t1_32b.vhd ../../8t1MUX32b/src/tb_mux_8t1_32b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux_8t1_32b
# -- Compiling architecture dataflow of mux_8t1_32b
# -- Loading package std_logic_textio
# -- Compiling entity tb_mux_8t1_32b
# -- Compiling architecture mixed of tb_mux_8t1_32b
# End time: 19:06:10 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:06:10 on Oct 31,2023
# vcom -reportprogress 300 ../../32BitDFF/src/dffN.vhd ../../32BitDFF/src/tb_dffN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dffN
# -- Compiling architecture mixed of dffN
# -- Compiling entity tb_dffN
# -- Compiling architecture behavior of tb_dffN
# End time: 19:06:10 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:06:10 on Oct 31,2023
# vcom -reportprogress 300 ../../RippleAdder/src/andg2.vhd ../../RippleAdder/src/full_adder.vhd ../../RippleAdder/src/org2.vhd ../../RippleAdder/src/ripple_adder.vhd ../../RippleAdder/src/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling entity full_adder
# -- Compiling architecture structural of full_adder
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity ripple_adder
# -- Compiling architecture structural of ripple_adder
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 19:06:11 on Oct 31,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:06:11 on Oct 31,2023
# vcom -reportprogress 300 ../../TaskControl/src/TaskControl.vhd ../../TaskControl/src/tb_TaskControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TaskControl
# -- Compiling architecture mixed of TaskControl
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_TaskControl
# -- Compiling architecture behavior of tb_TaskControl
# End time: 19:06:11 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:06:11 on Oct 31,2023
# vcom -reportprogress 300 ../../TaskStateReg/src/TaskStateReg.vhd ../../TaskStateReg/src/tb_TaskStateReg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TaskStateReg
# -- Compiling architecture mixed of TaskStateReg
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_TaskStateReg
# -- Compiling architecture behavior of tb_TaskStateReg
# End time: 19:06:11 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:06:11 on Oct 31,2023
# vcom -reportprogress 300 ../../TimerCounter/src/tb_timerCounter.vhd ../../TimerCounter/src/timerCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_timerCounter
# -- Compiling architecture behavior of tb_timerCounter
# -- Compiling entity timerCounter
# -- Compiling architecture mixed of timerCounter
# End time: 19:06:11 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:06:11 on Oct 31,2023, Elapsed time: 0:03:06
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.tb_RMS 
# Start time: 19:06:11 on Oct 31,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_rms(behavior)#1
# Loading work.rms(mixed)#1
# Loading work.timercounter(mixed)#1
# Loading work.ripple_adder(structural)#1
# Loading work.full_adder(structural)#1
# Loading work.xorg2(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.taskcontrol(mixed)#1
# Loading work.decoder_3t8(dataflow)#1
# Loading work.taskstatereg(mixed)#1
# Loading work.taskstatereg(mixed)#2
# Loading work.dffn(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.mux_8t1_32b(dataflow)#1
# 0 ns
# 683 ns
do tb_RMS.do
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:06:50 on Oct 31,2023
# vcom -reportprogress 300 ../src/RMS.vhd ../src/tb_RMS.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RMS
# -- Compiling architecture mixed of RMS
# -- Compiling entity tb_RMS
# -- Compiling architecture behavior of tb_RMS
# End time: 19:06:50 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:06:50 on Oct 31,2023
# vcom -reportprogress 300 ../../3t8Decoder/src/decoder_3t8.vhd ../../3t8Decoder/src/tb_decoder_3t8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decoder_3t8
# -- Compiling architecture dataflow of decoder_3t8
# -- Loading package std_logic_textio
# -- Compiling entity tb_decoder_3t8
# -- Compiling architecture mixed of tb_decoder_3t8
# End time: 19:06:50 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:06:50 on Oct 31,2023
# vcom -reportprogress 300 ../../8t1MUX32b/src/mux_8t1_32b.vhd ../../8t1MUX32b/src/tb_mux_8t1_32b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux_8t1_32b
# -- Compiling architecture dataflow of mux_8t1_32b
# -- Loading package std_logic_textio
# -- Compiling entity tb_mux_8t1_32b
# -- Compiling architecture mixed of tb_mux_8t1_32b
# End time: 19:06:50 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:06:50 on Oct 31,2023
# vcom -reportprogress 300 ../../32BitDFF/src/dffN.vhd ../../32BitDFF/src/tb_dffN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dffN
# -- Compiling architecture mixed of dffN
# -- Compiling entity tb_dffN
# -- Compiling architecture behavior of tb_dffN
# End time: 19:06:50 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:06:50 on Oct 31,2023
# vcom -reportprogress 300 ../../RippleAdder/src/andg2.vhd ../../RippleAdder/src/full_adder.vhd ../../RippleAdder/src/org2.vhd ../../RippleAdder/src/ripple_adder.vhd ../../RippleAdder/src/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling entity full_adder
# -- Compiling architecture structural of full_adder
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity ripple_adder
# -- Compiling architecture structural of ripple_adder
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 19:06:50 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:06:50 on Oct 31,2023
# vcom -reportprogress 300 ../../TaskControl/src/TaskControl.vhd ../../TaskControl/src/tb_TaskControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TaskControl
# -- Compiling architecture mixed of TaskControl
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_TaskControl
# -- Compiling architecture behavior of tb_TaskControl
# End time: 19:06:50 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:06:50 on Oct 31,2023
# vcom -reportprogress 300 ../../TaskStateReg/src/TaskStateReg.vhd ../../TaskStateReg/src/tb_TaskStateReg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TaskStateReg
# -- Compiling architecture mixed of TaskStateReg
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_TaskStateReg
# -- Compiling architecture behavior of tb_TaskStateReg
# End time: 19:06:50 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:06:50 on Oct 31,2023
# vcom -reportprogress 300 ../../TimerCounter/src/tb_timerCounter.vhd ../../TimerCounter/src/timerCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_timerCounter
# -- Compiling architecture behavior of tb_timerCounter
# -- Compiling entity timerCounter
# -- Compiling architecture mixed of timerCounter
# End time: 19:06:50 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:06:51 on Oct 31,2023, Elapsed time: 0:00:40
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.tb_RMS 
# Start time: 19:06:51 on Oct 31,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_rms(behavior)#1
# Loading work.rms(mixed)#1
# Loading work.timercounter(mixed)#1
# Loading work.ripple_adder(structural)#1
# Loading work.full_adder(structural)#1
# Loading work.xorg2(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.taskcontrol(mixed)#1
# Loading work.decoder_3t8(dataflow)#1
# Loading work.taskstatereg(mixed)#1
# Loading work.taskstatereg(mixed)#2
# Loading work.dffn(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.mux_8t1_32b(dataflow)#1
# 0 ns
# 683 ns
do tb_RMS.do
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:07:39 on Oct 31,2023
# vcom -reportprogress 300 ../src/RMS.vhd ../src/tb_RMS.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RMS
# -- Compiling architecture mixed of RMS
# -- Compiling entity tb_RMS
# -- Compiling architecture behavior of tb_RMS
# End time: 19:07:40 on Oct 31,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:07:40 on Oct 31,2023
# vcom -reportprogress 300 ../../3t8Decoder/src/decoder_3t8.vhd ../../3t8Decoder/src/tb_decoder_3t8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decoder_3t8
# -- Compiling architecture dataflow of decoder_3t8
# -- Loading package std_logic_textio
# -- Compiling entity tb_decoder_3t8
# -- Compiling architecture mixed of tb_decoder_3t8
# End time: 19:07:40 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:07:40 on Oct 31,2023
# vcom -reportprogress 300 ../../8t1MUX32b/src/mux_8t1_32b.vhd ../../8t1MUX32b/src/tb_mux_8t1_32b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux_8t1_32b
# -- Compiling architecture dataflow of mux_8t1_32b
# -- Loading package std_logic_textio
# -- Compiling entity tb_mux_8t1_32b
# -- Compiling architecture mixed of tb_mux_8t1_32b
# End time: 19:07:40 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:07:40 on Oct 31,2023
# vcom -reportprogress 300 ../../32BitDFF/src/dffN.vhd ../../32BitDFF/src/tb_dffN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dffN
# -- Compiling architecture mixed of dffN
# -- Compiling entity tb_dffN
# -- Compiling architecture behavior of tb_dffN
# End time: 19:07:40 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:07:40 on Oct 31,2023
# vcom -reportprogress 300 ../../RippleAdder/src/andg2.vhd ../../RippleAdder/src/full_adder.vhd ../../RippleAdder/src/org2.vhd ../../RippleAdder/src/ripple_adder.vhd ../../RippleAdder/src/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling entity full_adder
# -- Compiling architecture structural of full_adder
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity ripple_adder
# -- Compiling architecture structural of ripple_adder
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 19:07:40 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:07:40 on Oct 31,2023
# vcom -reportprogress 300 ../../TaskControl/src/TaskControl.vhd ../../TaskControl/src/tb_TaskControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TaskControl
# -- Compiling architecture mixed of TaskControl
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_TaskControl
# -- Compiling architecture behavior of tb_TaskControl
# End time: 19:07:40 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:07:40 on Oct 31,2023
# vcom -reportprogress 300 ../../TaskStateReg/src/TaskStateReg.vhd ../../TaskStateReg/src/tb_TaskStateReg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TaskStateReg
# -- Compiling architecture mixed of TaskStateReg
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_TaskStateReg
# -- Compiling architecture behavior of tb_TaskStateReg
# End time: 19:07:40 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:07:40 on Oct 31,2023
# vcom -reportprogress 300 ../../TimerCounter/src/tb_timerCounter.vhd ../../TimerCounter/src/timerCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_timerCounter
# -- Compiling architecture behavior of tb_timerCounter
# -- Compiling entity timerCounter
# -- Compiling architecture mixed of timerCounter
# End time: 19:07:40 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:07:41 on Oct 31,2023, Elapsed time: 0:00:50
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.tb_RMS 
# Start time: 19:07:41 on Oct 31,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_rms(behavior)#1
# Loading work.rms(mixed)#1
# Loading work.timercounter(mixed)#1
# Loading work.ripple_adder(structural)#1
# Loading work.full_adder(structural)#1
# Loading work.xorg2(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.taskcontrol(mixed)#1
# Loading work.decoder_3t8(dataflow)#1
# Loading work.taskstatereg(mixed)#1
# Loading work.taskstatereg(mixed)#2
# Loading work.dffn(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.mux_8t1_32b(dataflow)#1
# 0 ns
# 683 ns
do tb_RMS.do
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:09:09 on Oct 31,2023
# vcom -reportprogress 300 ../src/RMS.vhd ../src/tb_RMS.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RMS
# -- Compiling architecture mixed of RMS
# -- Compiling entity tb_RMS
# -- Compiling architecture behavior of tb_RMS
# End time: 19:09:09 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:09:09 on Oct 31,2023
# vcom -reportprogress 300 ../../3t8Decoder/src/decoder_3t8.vhd ../../3t8Decoder/src/tb_decoder_3t8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decoder_3t8
# -- Compiling architecture dataflow of decoder_3t8
# -- Loading package std_logic_textio
# -- Compiling entity tb_decoder_3t8
# -- Compiling architecture mixed of tb_decoder_3t8
# End time: 19:09:09 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:09:09 on Oct 31,2023
# vcom -reportprogress 300 ../../8t1MUX32b/src/mux_8t1_32b.vhd ../../8t1MUX32b/src/tb_mux_8t1_32b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux_8t1_32b
# -- Compiling architecture dataflow of mux_8t1_32b
# -- Loading package std_logic_textio
# -- Compiling entity tb_mux_8t1_32b
# -- Compiling architecture mixed of tb_mux_8t1_32b
# End time: 19:09:10 on Oct 31,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:09:10 on Oct 31,2023
# vcom -reportprogress 300 ../../32BitDFF/src/dffN.vhd ../../32BitDFF/src/tb_dffN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dffN
# -- Compiling architecture mixed of dffN
# -- Compiling entity tb_dffN
# -- Compiling architecture behavior of tb_dffN
# End time: 19:09:10 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:09:10 on Oct 31,2023
# vcom -reportprogress 300 ../../RippleAdder/src/andg2.vhd ../../RippleAdder/src/full_adder.vhd ../../RippleAdder/src/org2.vhd ../../RippleAdder/src/ripple_adder.vhd ../../RippleAdder/src/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling entity full_adder
# -- Compiling architecture structural of full_adder
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity ripple_adder
# -- Compiling architecture structural of ripple_adder
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 19:09:10 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:09:10 on Oct 31,2023
# vcom -reportprogress 300 ../../TaskControl/src/TaskControl.vhd ../../TaskControl/src/tb_TaskControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TaskControl
# -- Compiling architecture mixed of TaskControl
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_TaskControl
# -- Compiling architecture behavior of tb_TaskControl
# End time: 19:09:10 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:09:10 on Oct 31,2023
# vcom -reportprogress 300 ../../TaskStateReg/src/TaskStateReg.vhd ../../TaskStateReg/src/tb_TaskStateReg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TaskStateReg
# -- Compiling architecture mixed of TaskStateReg
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_TaskStateReg
# -- Compiling architecture behavior of tb_TaskStateReg
# End time: 19:09:10 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:09:10 on Oct 31,2023
# vcom -reportprogress 300 ../../TimerCounter/src/tb_timerCounter.vhd ../../TimerCounter/src/timerCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_timerCounter
# -- Compiling architecture behavior of tb_timerCounter
# -- Compiling entity timerCounter
# -- Compiling architecture mixed of timerCounter
# End time: 19:09:10 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:09:10 on Oct 31,2023, Elapsed time: 0:01:29
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.tb_RMS 
# Start time: 19:09:10 on Oct 31,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_rms(behavior)#1
# Loading work.rms(mixed)#1
# Loading work.timercounter(mixed)#1
# Loading work.ripple_adder(structural)#1
# Loading work.full_adder(structural)#1
# Loading work.xorg2(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.taskcontrol(mixed)#1
# Loading work.decoder_3t8(dataflow)#1
# Loading work.taskstatereg(mixed)#1
# Loading work.taskstatereg(mixed)#2
# Loading work.dffn(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.mux_8t1_32b(dataflow)#1
# 0 ns
# 683 ns
do tb_RMS.do
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:11:32 on Oct 31,2023
# vcom -reportprogress 300 ../src/RMS.vhd ../src/tb_RMS.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RMS
# -- Compiling architecture mixed of RMS
# -- Compiling entity tb_RMS
# -- Compiling architecture behavior of tb_RMS
# End time: 19:11:32 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:11:32 on Oct 31,2023
# vcom -reportprogress 300 ../../3t8Decoder/src/decoder_3t8.vhd ../../3t8Decoder/src/tb_decoder_3t8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decoder_3t8
# -- Compiling architecture dataflow of decoder_3t8
# -- Loading package std_logic_textio
# -- Compiling entity tb_decoder_3t8
# -- Compiling architecture mixed of tb_decoder_3t8
# End time: 19:11:32 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:11:32 on Oct 31,2023
# vcom -reportprogress 300 ../../8t1MUX32b/src/mux_8t1_32b.vhd ../../8t1MUX32b/src/tb_mux_8t1_32b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux_8t1_32b
# -- Compiling architecture dataflow of mux_8t1_32b
# -- Loading package std_logic_textio
# -- Compiling entity tb_mux_8t1_32b
# -- Compiling architecture mixed of tb_mux_8t1_32b
# End time: 19:11:32 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:11:32 on Oct 31,2023
# vcom -reportprogress 300 ../../32BitDFF/src/dffN.vhd ../../32BitDFF/src/tb_dffN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dffN
# -- Compiling architecture mixed of dffN
# -- Compiling entity tb_dffN
# -- Compiling architecture behavior of tb_dffN
# End time: 19:11:32 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:11:32 on Oct 31,2023
# vcom -reportprogress 300 ../../RippleAdder/src/andg2.vhd ../../RippleAdder/src/full_adder.vhd ../../RippleAdder/src/org2.vhd ../../RippleAdder/src/ripple_adder.vhd ../../RippleAdder/src/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling entity full_adder
# -- Compiling architecture structural of full_adder
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity ripple_adder
# -- Compiling architecture structural of ripple_adder
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 19:11:32 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:11:32 on Oct 31,2023
# vcom -reportprogress 300 ../../TaskControl/src/TaskControl.vhd ../../TaskControl/src/tb_TaskControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TaskControl
# -- Compiling architecture mixed of TaskControl
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_TaskControl
# -- Compiling architecture behavior of tb_TaskControl
# End time: 19:11:33 on Oct 31,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:11:33 on Oct 31,2023
# vcom -reportprogress 300 ../../TaskStateReg/src/TaskStateReg.vhd ../../TaskStateReg/src/tb_TaskStateReg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TaskStateReg
# -- Compiling architecture mixed of TaskStateReg
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_TaskStateReg
# -- Compiling architecture behavior of tb_TaskStateReg
# End time: 19:11:33 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:11:33 on Oct 31,2023
# vcom -reportprogress 300 ../../TimerCounter/src/tb_timerCounter.vhd ../../TimerCounter/src/timerCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_timerCounter
# -- Compiling architecture behavior of tb_timerCounter
# -- Compiling entity timerCounter
# -- Compiling architecture mixed of timerCounter
# End time: 19:11:33 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:11:33 on Oct 31,2023, Elapsed time: 0:02:23
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.tb_RMS 
# Start time: 19:11:33 on Oct 31,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_rms(behavior)#1
# Loading work.rms(mixed)#1
# Loading work.timercounter(mixed)#1
# Loading work.ripple_adder(structural)#1
# Loading work.full_adder(structural)#1
# Loading work.xorg2(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.taskcontrol(mixed)#1
# Loading work.decoder_3t8(dataflow)#1
# Loading work.taskstatereg(mixed)#1
# Loading work.taskstatereg(mixed)#2
# Loading work.dffn(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.mux_8t1_32b(dataflow)#1
# ** UI-Msg (Warning): (vish-4014) No objects found matching '/tb_RMS/s_PC_DATA_WB'.
# Error in macro ./tb_RMS.do line 86
# ** UI-Msg (Warning): (vish-4014) No objects found matching '/tb_RMS/s_PC_DATA_WB'.
#     while executing
# "add wave -noupdate -divider {Internal Signals}"
do tb_RMS.do
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:12:05 on Oct 31,2023
# vcom -reportprogress 300 ../src/RMS.vhd ../src/tb_RMS.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RMS
# -- Compiling architecture mixed of RMS
# -- Compiling entity tb_RMS
# -- Compiling architecture behavior of tb_RMS
# End time: 19:12:05 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:12:05 on Oct 31,2023
# vcom -reportprogress 300 ../../3t8Decoder/src/decoder_3t8.vhd ../../3t8Decoder/src/tb_decoder_3t8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decoder_3t8
# -- Compiling architecture dataflow of decoder_3t8
# -- Loading package std_logic_textio
# -- Compiling entity tb_decoder_3t8
# -- Compiling architecture mixed of tb_decoder_3t8
# End time: 19:12:05 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:12:05 on Oct 31,2023
# vcom -reportprogress 300 ../../8t1MUX32b/src/mux_8t1_32b.vhd ../../8t1MUX32b/src/tb_mux_8t1_32b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux_8t1_32b
# -- Compiling architecture dataflow of mux_8t1_32b
# -- Loading package std_logic_textio
# -- Compiling entity tb_mux_8t1_32b
# -- Compiling architecture mixed of tb_mux_8t1_32b
# End time: 19:12:05 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:12:05 on Oct 31,2023
# vcom -reportprogress 300 ../../32BitDFF/src/dffN.vhd ../../32BitDFF/src/tb_dffN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dffN
# -- Compiling architecture mixed of dffN
# -- Compiling entity tb_dffN
# -- Compiling architecture behavior of tb_dffN
# End time: 19:12:05 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:12:05 on Oct 31,2023
# vcom -reportprogress 300 ../../RippleAdder/src/andg2.vhd ../../RippleAdder/src/full_adder.vhd ../../RippleAdder/src/org2.vhd ../../RippleAdder/src/ripple_adder.vhd ../../RippleAdder/src/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling entity full_adder
# -- Compiling architecture structural of full_adder
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity ripple_adder
# -- Compiling architecture structural of ripple_adder
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 19:12:05 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:12:05 on Oct 31,2023
# vcom -reportprogress 300 ../../TaskControl/src/TaskControl.vhd ../../TaskControl/src/tb_TaskControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TaskControl
# -- Compiling architecture mixed of TaskControl
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_TaskControl
# -- Compiling architecture behavior of tb_TaskControl
# End time: 19:12:05 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:12:05 on Oct 31,2023
# vcom -reportprogress 300 ../../TaskStateReg/src/TaskStateReg.vhd ../../TaskStateReg/src/tb_TaskStateReg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TaskStateReg
# -- Compiling architecture mixed of TaskStateReg
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_TaskStateReg
# -- Compiling architecture behavior of tb_TaskStateReg
# End time: 19:12:05 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:12:05 on Oct 31,2023
# vcom -reportprogress 300 ../../TimerCounter/src/tb_timerCounter.vhd ../../TimerCounter/src/timerCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_timerCounter
# -- Compiling architecture behavior of tb_timerCounter
# -- Compiling entity timerCounter
# -- Compiling architecture mixed of timerCounter
# End time: 19:12:05 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:12:06 on Oct 31,2023, Elapsed time: 0:00:33
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.tb_RMS 
# Start time: 19:12:06 on Oct 31,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_rms(behavior)#1
# Loading work.rms(mixed)#1
# Loading work.timercounter(mixed)#1
# Loading work.ripple_adder(structural)#1
# Loading work.full_adder(structural)#1
# Loading work.xorg2(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.taskcontrol(mixed)#1
# Loading work.decoder_3t8(dataflow)#1
# Loading work.taskstatereg(mixed)#1
# Loading work.taskstatereg(mixed)#2
# Loading work.dffn(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.mux_8t1_32b(dataflow)#1
# 0 ns
# 683 ns
do tb_RMS.do
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:13:25 on Oct 31,2023
# vcom -reportprogress 300 ../src/RMS.vhd ../src/tb_RMS.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RMS
# -- Compiling architecture mixed of RMS
# -- Compiling entity tb_RMS
# -- Compiling architecture behavior of tb_RMS
# End time: 19:13:25 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:13:25 on Oct 31,2023
# vcom -reportprogress 300 ../../3t8Decoder/src/decoder_3t8.vhd ../../3t8Decoder/src/tb_decoder_3t8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decoder_3t8
# -- Compiling architecture dataflow of decoder_3t8
# -- Loading package std_logic_textio
# -- Compiling entity tb_decoder_3t8
# -- Compiling architecture mixed of tb_decoder_3t8
# End time: 19:13:25 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:13:25 on Oct 31,2023
# vcom -reportprogress 300 ../../8t1MUX32b/src/mux_8t1_32b.vhd ../../8t1MUX32b/src/tb_mux_8t1_32b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux_8t1_32b
# -- Compiling architecture dataflow of mux_8t1_32b
# -- Loading package std_logic_textio
# -- Compiling entity tb_mux_8t1_32b
# -- Compiling architecture mixed of tb_mux_8t1_32b
# End time: 19:13:26 on Oct 31,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:13:26 on Oct 31,2023
# vcom -reportprogress 300 ../../32BitDFF/src/dffN.vhd ../../32BitDFF/src/tb_dffN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dffN
# -- Compiling architecture mixed of dffN
# -- Compiling entity tb_dffN
# -- Compiling architecture behavior of tb_dffN
# End time: 19:13:26 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:13:26 on Oct 31,2023
# vcom -reportprogress 300 ../../RippleAdder/src/andg2.vhd ../../RippleAdder/src/full_adder.vhd ../../RippleAdder/src/org2.vhd ../../RippleAdder/src/ripple_adder.vhd ../../RippleAdder/src/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling entity full_adder
# -- Compiling architecture structural of full_adder
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity ripple_adder
# -- Compiling architecture structural of ripple_adder
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 19:13:26 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:13:26 on Oct 31,2023
# vcom -reportprogress 300 ../../TaskControl/src/TaskControl.vhd ../../TaskControl/src/tb_TaskControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TaskControl
# -- Compiling architecture mixed of TaskControl
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_TaskControl
# -- Compiling architecture behavior of tb_TaskControl
# End time: 19:13:26 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:13:26 on Oct 31,2023
# vcom -reportprogress 300 ../../TaskStateReg/src/TaskStateReg.vhd ../../TaskStateReg/src/tb_TaskStateReg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TaskStateReg
# -- Compiling architecture mixed of TaskStateReg
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_TaskStateReg
# -- Compiling architecture behavior of tb_TaskStateReg
# End time: 19:13:26 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:13:26 on Oct 31,2023
# vcom -reportprogress 300 ../../TimerCounter/src/tb_timerCounter.vhd ../../TimerCounter/src/timerCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_timerCounter
# -- Compiling architecture behavior of tb_timerCounter
# -- Compiling entity timerCounter
# -- Compiling architecture mixed of timerCounter
# End time: 19:13:26 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:13:26 on Oct 31,2023, Elapsed time: 0:01:20
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.tb_RMS 
# Start time: 19:13:26 on Oct 31,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_rms(behavior)#1
# Loading work.rms(mixed)#1
# Loading work.timercounter(mixed)#1
# Loading work.ripple_adder(structural)#1
# Loading work.full_adder(structural)#1
# Loading work.xorg2(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.taskcontrol(mixed)#1
# Loading work.decoder_3t8(dataflow)#1
# Loading work.taskstatereg(mixed)#1
# Loading work.taskstatereg(mixed)#2
# Loading work.dffn(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.mux_8t1_32b(dataflow)#1
# 0 ns
# 683 ns
do tb_RMS.do
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:17:27 on Oct 31,2023
# vcom -reportprogress 300 ../src/RMS.vhd ../src/tb_RMS.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RMS
# -- Compiling architecture mixed of RMS
# -- Compiling entity tb_RMS
# -- Compiling architecture behavior of tb_RMS
# End time: 19:17:27 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:17:27 on Oct 31,2023
# vcom -reportprogress 300 ../../3t8Decoder/src/decoder_3t8.vhd ../../3t8Decoder/src/tb_decoder_3t8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decoder_3t8
# -- Compiling architecture dataflow of decoder_3t8
# -- Loading package std_logic_textio
# -- Compiling entity tb_decoder_3t8
# -- Compiling architecture mixed of tb_decoder_3t8
# End time: 19:17:27 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:17:27 on Oct 31,2023
# vcom -reportprogress 300 ../../8t1MUX32b/src/mux_8t1_32b.vhd ../../8t1MUX32b/src/tb_mux_8t1_32b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux_8t1_32b
# -- Compiling architecture dataflow of mux_8t1_32b
# -- Loading package std_logic_textio
# -- Compiling entity tb_mux_8t1_32b
# -- Compiling architecture mixed of tb_mux_8t1_32b
# End time: 19:17:27 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:17:27 on Oct 31,2023
# vcom -reportprogress 300 ../../32BitDFF/src/dffN.vhd ../../32BitDFF/src/tb_dffN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dffN
# -- Compiling architecture mixed of dffN
# -- Compiling entity tb_dffN
# -- Compiling architecture behavior of tb_dffN
# End time: 19:17:27 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:17:27 on Oct 31,2023
# vcom -reportprogress 300 ../../RippleAdder/src/andg2.vhd ../../RippleAdder/src/full_adder.vhd ../../RippleAdder/src/org2.vhd ../../RippleAdder/src/ripple_adder.vhd ../../RippleAdder/src/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling entity full_adder
# -- Compiling architecture structural of full_adder
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity ripple_adder
# -- Compiling architecture structural of ripple_adder
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 19:17:27 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:17:27 on Oct 31,2023
# vcom -reportprogress 300 ../../TaskControl/src/TaskControl.vhd ../../TaskControl/src/tb_TaskControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TaskControl
# -- Compiling architecture mixed of TaskControl
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_TaskControl
# -- Compiling architecture behavior of tb_TaskControl
# End time: 19:17:27 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:17:27 on Oct 31,2023
# vcom -reportprogress 300 ../../TaskStateReg/src/TaskStateReg.vhd ../../TaskStateReg/src/tb_TaskStateReg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TaskStateReg
# -- Compiling architecture mixed of TaskStateReg
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_TaskStateReg
# -- Compiling architecture behavior of tb_TaskStateReg
# End time: 19:17:28 on Oct 31,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:17:28 on Oct 31,2023
# vcom -reportprogress 300 ../../TimerCounter/src/tb_timerCounter.vhd ../../TimerCounter/src/timerCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_timerCounter
# -- Compiling architecture behavior of tb_timerCounter
# -- Compiling entity timerCounter
# -- Compiling architecture mixed of timerCounter
# End time: 19:17:28 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:17:28 on Oct 31,2023, Elapsed time: 0:04:02
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.tb_RMS 
# Start time: 19:17:28 on Oct 31,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_rms(behavior)#1
# Loading work.rms(mixed)#1
# Loading work.timercounter(mixed)#1
# Loading work.ripple_adder(structural)#1
# Loading work.full_adder(structural)#1
# Loading work.xorg2(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.taskcontrol(mixed)#1
# Loading work.decoder_3t8(dataflow)#1
# Loading work.taskstatereg(mixed)#1
# Loading work.taskstatereg(mixed)#2
# Loading work.dffn(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.mux_8t1_32b(dataflow)#1
# 0 ns
# 683 ns
# Causality operation skipped due to absence of debug database file
do tb_RMS.do
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:46:22 on Oct 31,2023
# vcom -reportprogress 300 ../src/RMS.vhd ../src/tb_RMS.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RMS
# -- Compiling architecture mixed of RMS
# -- Compiling entity tb_RMS
# -- Compiling architecture behavior of tb_RMS
# End time: 19:46:22 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:46:22 on Oct 31,2023
# vcom -reportprogress 300 ../../3t8Decoder/src/decoder_3t8.vhd ../../3t8Decoder/src/tb_decoder_3t8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decoder_3t8
# -- Compiling architecture dataflow of decoder_3t8
# -- Loading package std_logic_textio
# -- Compiling entity tb_decoder_3t8
# -- Compiling architecture mixed of tb_decoder_3t8
# End time: 19:46:22 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:46:22 on Oct 31,2023
# vcom -reportprogress 300 ../../8t1MUX32b/src/mux_8t1_32b.vhd ../../8t1MUX32b/src/tb_mux_8t1_32b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux_8t1_32b
# -- Compiling architecture dataflow of mux_8t1_32b
# -- Loading package std_logic_textio
# -- Compiling entity tb_mux_8t1_32b
# -- Compiling architecture mixed of tb_mux_8t1_32b
# End time: 19:46:22 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:46:22 on Oct 31,2023
# vcom -reportprogress 300 ../../32BitDFF/src/dffN.vhd ../../32BitDFF/src/tb_dffN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dffN
# -- Compiling architecture mixed of dffN
# -- Compiling entity tb_dffN
# -- Compiling architecture behavior of tb_dffN
# End time: 19:46:22 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:46:22 on Oct 31,2023
# vcom -reportprogress 300 ../../RippleAdder/src/andg2.vhd ../../RippleAdder/src/full_adder.vhd ../../RippleAdder/src/org2.vhd ../../RippleAdder/src/ripple_adder.vhd ../../RippleAdder/src/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling entity full_adder
# -- Compiling architecture structural of full_adder
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity ripple_adder
# -- Compiling architecture structural of ripple_adder
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 19:46:23 on Oct 31,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:46:23 on Oct 31,2023
# vcom -reportprogress 300 ../../TaskControl/src/TaskControl.vhd ../../TaskControl/src/tb_TaskControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TaskControl
# -- Compiling architecture mixed of TaskControl
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_TaskControl
# -- Compiling architecture behavior of tb_TaskControl
# End time: 19:46:23 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:46:23 on Oct 31,2023
# vcom -reportprogress 300 ../../TaskStateReg/src/TaskStateReg.vhd ../../TaskStateReg/src/tb_TaskStateReg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TaskStateReg
# -- Compiling architecture mixed of TaskStateReg
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_TaskStateReg
# -- Compiling architecture behavior of tb_TaskStateReg
# End time: 19:46:23 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:46:23 on Oct 31,2023
# vcom -reportprogress 300 ../../TimerCounter/src/tb_timerCounter.vhd ../../TimerCounter/src/timerCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_timerCounter
# -- Compiling architecture behavior of tb_timerCounter
# -- Compiling entity timerCounter
# -- Compiling architecture mixed of timerCounter
# End time: 19:46:23 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:46:23 on Oct 31,2023, Elapsed time: 0:28:55
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.tb_RMS 
# Start time: 19:46:23 on Oct 31,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_rms(behavior)#1
# Loading work.rms(mixed)#1
# Loading work.timercounter(mixed)#1
# Loading work.ripple_adder(structural)#1
# Loading work.full_adder(structural)#1
# Loading work.xorg2(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.taskcontrol(mixed)#1
# Loading work.decoder_3t8(dataflow)#1
# Loading work.taskstatereg(mixed)#1
# Loading work.taskstatereg(mixed)#2
# Loading work.dffn(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.mux_8t1_32b(dataflow)#1
# 0 ns
# 683 ns
do tb_RMS.do
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:47:30 on Oct 31,2023
# vcom -reportprogress 300 ../src/RMS.vhd ../src/tb_RMS.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RMS
# -- Compiling architecture mixed of RMS
# -- Compiling entity tb_RMS
# -- Compiling architecture behavior of tb_RMS
# End time: 19:47:30 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:47:30 on Oct 31,2023
# vcom -reportprogress 300 ../../3t8Decoder/src/decoder_3t8.vhd ../../3t8Decoder/src/tb_decoder_3t8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decoder_3t8
# -- Compiling architecture dataflow of decoder_3t8
# -- Loading package std_logic_textio
# -- Compiling entity tb_decoder_3t8
# -- Compiling architecture mixed of tb_decoder_3t8
# End time: 19:47:31 on Oct 31,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:47:31 on Oct 31,2023
# vcom -reportprogress 300 ../../8t1MUX32b/src/mux_8t1_32b.vhd ../../8t1MUX32b/src/tb_mux_8t1_32b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux_8t1_32b
# -- Compiling architecture dataflow of mux_8t1_32b
# -- Loading package std_logic_textio
# -- Compiling entity tb_mux_8t1_32b
# -- Compiling architecture mixed of tb_mux_8t1_32b
# End time: 19:47:31 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:47:31 on Oct 31,2023
# vcom -reportprogress 300 ../../32BitDFF/src/dffN.vhd ../../32BitDFF/src/tb_dffN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dffN
# -- Compiling architecture mixed of dffN
# -- Compiling entity tb_dffN
# -- Compiling architecture behavior of tb_dffN
# End time: 19:47:31 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:47:31 on Oct 31,2023
# vcom -reportprogress 300 ../../RippleAdder/src/andg2.vhd ../../RippleAdder/src/full_adder.vhd ../../RippleAdder/src/org2.vhd ../../RippleAdder/src/ripple_adder.vhd ../../RippleAdder/src/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling entity full_adder
# -- Compiling architecture structural of full_adder
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity ripple_adder
# -- Compiling architecture structural of ripple_adder
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 19:47:31 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:47:31 on Oct 31,2023
# vcom -reportprogress 300 ../../TaskControl/src/TaskControl.vhd ../../TaskControl/src/tb_TaskControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TaskControl
# -- Compiling architecture mixed of TaskControl
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_TaskControl
# -- Compiling architecture behavior of tb_TaskControl
# End time: 19:47:31 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:47:31 on Oct 31,2023
# vcom -reportprogress 300 ../../TaskStateReg/src/TaskStateReg.vhd ../../TaskStateReg/src/tb_TaskStateReg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TaskStateReg
# -- Compiling architecture mixed of TaskStateReg
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_TaskStateReg
# -- Compiling architecture behavior of tb_TaskStateReg
# End time: 19:47:31 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 19:47:31 on Oct 31,2023
# vcom -reportprogress 300 ../../TimerCounter/src/tb_timerCounter.vhd ../../TimerCounter/src/timerCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_timerCounter
# -- Compiling architecture behavior of tb_timerCounter
# -- Compiling entity timerCounter
# -- Compiling architecture mixed of timerCounter
# End time: 19:47:31 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:47:31 on Oct 31,2023, Elapsed time: 0:01:08
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.tb_RMS 
# Start time: 19:47:31 on Oct 31,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_rms(behavior)#1
# Loading work.rms(mixed)#1
# Loading work.timercounter(mixed)#1
# Loading work.ripple_adder(structural)#1
# Loading work.full_adder(structural)#1
# Loading work.xorg2(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.taskcontrol(mixed)#1
# Loading work.decoder_3t8(dataflow)#1
# Loading work.taskstatereg(mixed)#1
# Loading work.taskstatereg(mixed)#2
# Loading work.dffn(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.mux_8t1_32b(dataflow)#1
# 0 ns
# 683 ns
quit -sim
# End time: 20:15:53 on Oct 31,2023, Elapsed time: 0:28:22
# Errors: 0, Warnings: 2
# reading /usr/local/mentor/questasim/linux_x86_64/../modelsim.ini
# Loading project timerCounter
do tb_timerCounter.do
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:16:10 on Oct 31,2023
# vcom -reportprogress 300 ../src/tb_timerCounter.vhd ../src/timerCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_timerCounter
# -- Compiling architecture behavior of tb_timerCounter
# ** Error: ../src/tb_timerCounter.vhd(61): near "o_count": (vcom-1576) expecting ',' or ')'.
# ** Error: ../src/tb_timerCounter.vhd(64): Statement cannot be labeled.
# ** Note: ../src/tb_timerCounter.vhd(114): VHDL Compiler exiting
# End time: 20:16:10 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /usr/local/mentor/questasim/linux_x86_64/vcom failed.
# Error in macro ./tb_timerCounter.do line 20
# /usr/local/mentor/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom ../src/*.vhd"
do tb_timerCounter.do
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:16:20 on Oct 31,2023
# vcom -reportprogress 300 ../src/tb_timerCounter.vhd ../src/timerCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_timerCounter
# -- Compiling architecture behavior of tb_timerCounter
# -- Compiling entity timerCounter
# -- Compiling architecture mixed of timerCounter
# End time: 20:16:20 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:16:20 on Oct 31,2023
# vcom -reportprogress 300 ../../RippleAdder/src/andg2.vhd ../../RippleAdder/src/full_adder.vhd ../../RippleAdder/src/org2.vhd ../../RippleAdder/src/ripple_adder.vhd ../../RippleAdder/src/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling entity full_adder
# -- Compiling architecture structural of full_adder
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity ripple_adder
# -- Compiling architecture structural of ripple_adder
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 20:16:20 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.tb_timerCounter 
# Start time: 20:16:20 on Oct 31,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_timercounter(behavior)#1
# Loading work.timercounter(mixed)#1
# Loading work.ripple_adder(structural)#1
# Loading work.full_adder(structural)#1
# Loading work.xorg2(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# 0 ns
# 683 ns
do tb_timerCounter.do
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:17:04 on Oct 31,2023
# vcom -reportprogress 300 ../src/tb_timerCounter.vhd ../src/timerCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_timerCounter
# -- Compiling architecture behavior of tb_timerCounter
# -- Compiling entity timerCounter
# -- Compiling architecture mixed of timerCounter
# End time: 20:17:04 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:17:04 on Oct 31,2023
# vcom -reportprogress 300 ../../RippleAdder/src/andg2.vhd ../../RippleAdder/src/full_adder.vhd ../../RippleAdder/src/org2.vhd ../../RippleAdder/src/ripple_adder.vhd ../../RippleAdder/src/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling entity full_adder
# -- Compiling architecture structural of full_adder
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity ripple_adder
# -- Compiling architecture structural of ripple_adder
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 20:17:04 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:17:04 on Oct 31,2023, Elapsed time: 0:00:44
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.tb_timerCounter 
# Start time: 20:17:04 on Oct 31,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_timercounter(behavior)#1
# Loading work.timercounter(mixed)#1
# Loading work.ripple_adder(structural)#1
# Loading work.full_adder(structural)#1
# Loading work.xorg2(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# 0 ns
# 840 ns
quit -sim
# End time: 20:24:43 on Oct 31,2023, Elapsed time: 0:07:39
# Errors: 0, Warnings: 2
# reading /usr/local/mentor/questasim/linux_x86_64/../modelsim.ini
# Loading project dffN
do tb_dffN.do
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:25:01 on Oct 31,2023
# vcom -reportprogress 300 ../src/dffN.vhd ../src/tb_dffN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dffN
# -- Compiling architecture mixed of dffN
# -- Compiling entity tb_dffN
# -- Compiling architecture behavior of tb_dffN
# ** Error: ../src/tb_dffN.vhd(92): Illegal target for signal assignment.
# ** Error: ../src/tb_dffN.vhd(92): (vcom-1136) Unknown identifier "i_periodClear".
# ** Error: ../src/tb_dffN.vhd(154): Illegal target for signal assignment.
# ** Error: ../src/tb_dffN.vhd(154): (vcom-1136) Unknown identifier "i_periodClear".
# ** Error: ../src/tb_dffN.vhd(156): Illegal target for signal assignment.
# ** Error: ../src/tb_dffN.vhd(156): (vcom-1136) Unknown identifier "i_periodClear".
# ** Note: ../src/tb_dffN.vhd(162): VHDL Compiler exiting
# End time: 20:25:01 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# ** Error: /usr/local/mentor/questasim/linux_x86_64/vcom failed.
# Error in macro ./tb_dffN.do line 20
# /usr/local/mentor/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom ../src/*.vhd"
do tb_dffN.do
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:25:23 on Oct 31,2023
# vcom -reportprogress 300 ../src/dffN.vhd ../src/tb_dffN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dffN
# -- Compiling architecture mixed of dffN
# -- Compiling entity tb_dffN
# -- Compiling architecture behavior of tb_dffN
# End time: 20:25:23 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.tb_dffN 
# Start time: 20:25:23 on Oct 31,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error (suppressible): ../src/tb_dffN.vhd(52): (vopt-1270) Bad default binding for component instance "DUT0: dffN".
#  (Component port "s_periodClear" is not on the entity.)
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./tb_dffN.do PAUSED at line 23
quit -sim
# End time: 20:26:00 on Oct 31,2023, Elapsed time: 0:00:37
# Errors: 1, Warnings: 2
do tb_dffN.do
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:26:01 on Oct 31,2023
# vcom -reportprogress 300 ../src/dffN.vhd ../src/tb_dffN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dffN
# -- Compiling architecture mixed of dffN
# -- Compiling entity tb_dffN
# -- Compiling architecture behavior of tb_dffN
# End time: 20:26:01 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.tb_dffN 
# Start time: 20:26:01 on Oct 31,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_dffn(behavior)#1
# Loading work.dffn(mixed)#1
# 0 ns
# 168 ns
do tb_dffN.do
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:26:22 on Oct 31,2023
# vcom -reportprogress 300 ../src/dffN.vhd ../src/tb_dffN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dffN
# -- Compiling architecture mixed of dffN
# -- Compiling entity tb_dffN
# -- Compiling architecture behavior of tb_dffN
# End time: 20:26:22 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:26:22 on Oct 31,2023, Elapsed time: 0:00:21
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.tb_dffN 
# Start time: 20:26:22 on Oct 31,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_dffn(behavior)#1
# Loading work.dffn(mixed)#1
# ** UI-Msg (Warning): (vish-4014) No objects found matching '/tb_dffN/i_periodClear'.
# Error in macro ./tb_dffN.do line 37
# ** UI-Msg (Warning): (vish-4014) No objects found matching '/tb_dffN/i_periodClear'.
#     while executing
# "add wave -noupdate -divider {Data Inputs}"
do tb_dffN.do
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:26:28 on Oct 31,2023
# vcom -reportprogress 300 ../src/dffN.vhd ../src/tb_dffN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dffN
# -- Compiling architecture mixed of dffN
# -- Compiling entity tb_dffN
# -- Compiling architecture behavior of tb_dffN
# End time: 20:26:29 on Oct 31,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 20:26:29 on Oct 31,2023, Elapsed time: 0:00:07
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.tb_dffN 
# Start time: 20:26:29 on Oct 31,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_dffn(behavior)#1
# Loading work.dffn(mixed)#1
# 0 ns
# 168 ns
do tb_dffN.do
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:27:23 on Oct 31,2023
# vcom -reportprogress 300 ../src/dffN.vhd ../src/tb_dffN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dffN
# -- Compiling architecture mixed of dffN
# -- Compiling entity tb_dffN
# -- Compiling architecture behavior of tb_dffN
# End time: 20:27:23 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:27:23 on Oct 31,2023, Elapsed time: 0:00:54
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.tb_dffN 
# Start time: 20:27:23 on Oct 31,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_dffn(behavior)#1
# Loading work.dffn(mixed)#1
# 0 ns
# 168 ns
do tb_dffN.do
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:27:42 on Oct 31,2023
# vcom -reportprogress 300 ../src/dffN.vhd ../src/tb_dffN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dffN
# -- Compiling architecture mixed of dffN
# -- Compiling entity tb_dffN
# -- Compiling architecture behavior of tb_dffN
# End time: 20:27:42 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:27:42 on Oct 31,2023, Elapsed time: 0:00:19
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.tb_dffN 
# Start time: 20:27:42 on Oct 31,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_dffn(behavior)#1
# Loading work.dffn(mixed)#1
# 0 ns
# 252 ns
quit -sim
# End time: 20:30:38 on Oct 31,2023, Elapsed time: 0:02:56
# Errors: 0, Warnings: 2
# Load canceled
# reading /usr/local/mentor/questasim/linux_x86_64/../modelsim.ini
# Loading project tb_RMS
do tb_RMS.do
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:30:59 on Oct 31,2023
# vcom -reportprogress 300 ../src/RMS.vhd ../src/tb_RMS.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RMS
# -- Compiling architecture mixed of RMS
# -- Compiling entity tb_RMS
# -- Compiling architecture behavior of tb_RMS
# End time: 20:30:59 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:30:59 on Oct 31,2023
# vcom -reportprogress 300 ../../3t8Decoder/src/decoder_3t8.vhd ../../3t8Decoder/src/tb_decoder_3t8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decoder_3t8
# -- Compiling architecture dataflow of decoder_3t8
# -- Loading package std_logic_textio
# -- Compiling entity tb_decoder_3t8
# -- Compiling architecture mixed of tb_decoder_3t8
# End time: 20:30:59 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:30:59 on Oct 31,2023
# vcom -reportprogress 300 ../../8t1MUX32b/src/mux_8t1_32b.vhd ../../8t1MUX32b/src/tb_mux_8t1_32b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux_8t1_32b
# -- Compiling architecture dataflow of mux_8t1_32b
# -- Loading package std_logic_textio
# -- Compiling entity tb_mux_8t1_32b
# -- Compiling architecture mixed of tb_mux_8t1_32b
# End time: 20:30:59 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:30:59 on Oct 31,2023
# vcom -reportprogress 300 ../../32BitDFF/src/dffN.vhd ../../32BitDFF/src/tb_dffN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dffN
# -- Compiling architecture mixed of dffN
# -- Compiling entity tb_dffN
# -- Compiling architecture behavior of tb_dffN
# End time: 20:31:00 on Oct 31,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:31:00 on Oct 31,2023
# vcom -reportprogress 300 ../../RippleAdder/src/andg2.vhd ../../RippleAdder/src/full_adder.vhd ../../RippleAdder/src/org2.vhd ../../RippleAdder/src/ripple_adder.vhd ../../RippleAdder/src/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling entity full_adder
# -- Compiling architecture structural of full_adder
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity ripple_adder
# -- Compiling architecture structural of ripple_adder
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 20:31:00 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:31:00 on Oct 31,2023
# vcom -reportprogress 300 ../../TaskControl/src/TaskControl.vhd ../../TaskControl/src/tb_TaskControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TaskControl
# -- Compiling architecture mixed of TaskControl
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_TaskControl
# -- Compiling architecture behavior of tb_TaskControl
# End time: 20:31:00 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:31:00 on Oct 31,2023
# vcom -reportprogress 300 ../../TaskStateReg/src/TaskStateReg.vhd ../../TaskStateReg/src/tb_TaskStateReg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TaskStateReg
# -- Compiling architecture mixed of TaskStateReg
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_TaskStateReg
# -- Compiling architecture behavior of tb_TaskStateReg
# End time: 20:31:00 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:31:00 on Oct 31,2023
# vcom -reportprogress 300 ../../TimerCounter/src/tb_timerCounter.vhd ../../TimerCounter/src/timerCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_timerCounter
# -- Compiling architecture behavior of tb_timerCounter
# -- Compiling entity timerCounter
# -- Compiling architecture mixed of timerCounter
# End time: 20:31:00 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.tb_RMS 
# Start time: 20:31:00 on Oct 31,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_rms(behavior)#1
# Loading work.rms(mixed)#1
# Loading work.timercounter(mixed)#1
# Loading work.ripple_adder(structural)#1
# Loading work.full_adder(structural)#1
# Loading work.xorg2(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.taskcontrol(mixed)#1
# Loading work.decoder_3t8(dataflow)#1
# Loading work.taskstatereg(mixed)#1
# Loading work.taskstatereg(mixed)#2
# Loading work.dffn(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.mux_8t1_32b(dataflow)#1
# 0 ns
# 683 ns
do tb_RMS.do
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:31:33 on Oct 31,2023
# vcom -reportprogress 300 ../src/RMS.vhd ../src/tb_RMS.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RMS
# -- Compiling architecture mixed of RMS
# -- Compiling entity tb_RMS
# -- Compiling architecture behavior of tb_RMS
# End time: 20:31:33 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:31:33 on Oct 31,2023
# vcom -reportprogress 300 ../../3t8Decoder/src/decoder_3t8.vhd ../../3t8Decoder/src/tb_decoder_3t8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decoder_3t8
# -- Compiling architecture dataflow of decoder_3t8
# -- Loading package std_logic_textio
# -- Compiling entity tb_decoder_3t8
# -- Compiling architecture mixed of tb_decoder_3t8
# End time: 20:31:33 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:31:33 on Oct 31,2023
# vcom -reportprogress 300 ../../8t1MUX32b/src/mux_8t1_32b.vhd ../../8t1MUX32b/src/tb_mux_8t1_32b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux_8t1_32b
# -- Compiling architecture dataflow of mux_8t1_32b
# -- Loading package std_logic_textio
# -- Compiling entity tb_mux_8t1_32b
# -- Compiling architecture mixed of tb_mux_8t1_32b
# End time: 20:31:33 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:31:33 on Oct 31,2023
# vcom -reportprogress 300 ../../32BitDFF/src/dffN.vhd ../../32BitDFF/src/tb_dffN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dffN
# -- Compiling architecture mixed of dffN
# -- Compiling entity tb_dffN
# -- Compiling architecture behavior of tb_dffN
# End time: 20:31:33 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:31:33 on Oct 31,2023
# vcom -reportprogress 300 ../../RippleAdder/src/andg2.vhd ../../RippleAdder/src/full_adder.vhd ../../RippleAdder/src/org2.vhd ../../RippleAdder/src/ripple_adder.vhd ../../RippleAdder/src/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling entity full_adder
# -- Compiling architecture structural of full_adder
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity ripple_adder
# -- Compiling architecture structural of ripple_adder
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 20:31:34 on Oct 31,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:31:34 on Oct 31,2023
# vcom -reportprogress 300 ../../TaskControl/src/TaskControl.vhd ../../TaskControl/src/tb_TaskControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TaskControl
# -- Compiling architecture mixed of TaskControl
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_TaskControl
# -- Compiling architecture behavior of tb_TaskControl
# End time: 20:31:34 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:31:34 on Oct 31,2023
# vcom -reportprogress 300 ../../TaskStateReg/src/TaskStateReg.vhd ../../TaskStateReg/src/tb_TaskStateReg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TaskStateReg
# -- Compiling architecture mixed of TaskStateReg
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_TaskStateReg
# -- Compiling architecture behavior of tb_TaskStateReg
# End time: 20:31:34 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:31:34 on Oct 31,2023
# vcom -reportprogress 300 ../../TimerCounter/src/tb_timerCounter.vhd ../../TimerCounter/src/timerCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_timerCounter
# -- Compiling architecture behavior of tb_timerCounter
# -- Compiling entity timerCounter
# -- Compiling architecture mixed of timerCounter
# End time: 20:31:34 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:31:34 on Oct 31,2023, Elapsed time: 0:00:34
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.tb_RMS 
# Start time: 20:31:34 on Oct 31,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_rms(behavior)#1
# Loading work.rms(mixed)#1
# Loading work.timercounter(mixed)#1
# Loading work.ripple_adder(structural)#1
# Loading work.full_adder(structural)#1
# Loading work.xorg2(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.taskcontrol(mixed)#1
# Loading work.decoder_3t8(dataflow)#1
# Loading work.taskstatereg(mixed)#1
# Loading work.taskstatereg(mixed)#2
# Loading work.dffn(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.mux_8t1_32b(dataflow)#1
# 0 ns
# 683 ns
do tb_RMS.do
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:32:23 on Oct 31,2023
# vcom -reportprogress 300 ../src/RMS.vhd ../src/tb_RMS.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RMS
# -- Compiling architecture mixed of RMS
# -- Compiling entity tb_RMS
# -- Compiling architecture behavior of tb_RMS
# End time: 20:32:23 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:32:23 on Oct 31,2023
# vcom -reportprogress 300 ../../3t8Decoder/src/decoder_3t8.vhd ../../3t8Decoder/src/tb_decoder_3t8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decoder_3t8
# -- Compiling architecture dataflow of decoder_3t8
# -- Loading package std_logic_textio
# -- Compiling entity tb_decoder_3t8
# -- Compiling architecture mixed of tb_decoder_3t8
# End time: 20:32:23 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:32:23 on Oct 31,2023
# vcom -reportprogress 300 ../../8t1MUX32b/src/mux_8t1_32b.vhd ../../8t1MUX32b/src/tb_mux_8t1_32b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux_8t1_32b
# -- Compiling architecture dataflow of mux_8t1_32b
# -- Loading package std_logic_textio
# -- Compiling entity tb_mux_8t1_32b
# -- Compiling architecture mixed of tb_mux_8t1_32b
# End time: 20:32:23 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:32:23 on Oct 31,2023
# vcom -reportprogress 300 ../../32BitDFF/src/dffN.vhd ../../32BitDFF/src/tb_dffN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dffN
# -- Compiling architecture mixed of dffN
# -- Compiling entity tb_dffN
# -- Compiling architecture behavior of tb_dffN
# End time: 20:32:23 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:32:23 on Oct 31,2023
# vcom -reportprogress 300 ../../RippleAdder/src/andg2.vhd ../../RippleAdder/src/full_adder.vhd ../../RippleAdder/src/org2.vhd ../../RippleAdder/src/ripple_adder.vhd ../../RippleAdder/src/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling entity full_adder
# -- Compiling architecture structural of full_adder
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity ripple_adder
# -- Compiling architecture structural of ripple_adder
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 20:32:23 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:32:23 on Oct 31,2023
# vcom -reportprogress 300 ../../TaskControl/src/TaskControl.vhd ../../TaskControl/src/tb_TaskControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TaskControl
# -- Compiling architecture mixed of TaskControl
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_TaskControl
# -- Compiling architecture behavior of tb_TaskControl
# End time: 20:32:23 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:32:23 on Oct 31,2023
# vcom -reportprogress 300 ../../TaskStateReg/src/TaskStateReg.vhd ../../TaskStateReg/src/tb_TaskStateReg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TaskStateReg
# -- Compiling architecture mixed of TaskStateReg
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_TaskStateReg
# -- Compiling architecture behavior of tb_TaskStateReg
# End time: 20:32:23 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:32:23 on Oct 31,2023
# vcom -reportprogress 300 ../../TimerCounter/src/tb_timerCounter.vhd ../../TimerCounter/src/timerCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_timerCounter
# -- Compiling architecture behavior of tb_timerCounter
# -- Compiling entity timerCounter
# -- Compiling architecture mixed of timerCounter
# End time: 20:32:23 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:32:24 on Oct 31,2023, Elapsed time: 0:00:50
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.tb_RMS 
# Start time: 20:32:24 on Oct 31,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_rms(behavior)#1
# Loading work.rms(mixed)#1
# Loading work.timercounter(mixed)#1
# Loading work.ripple_adder(structural)#1
# Loading work.full_adder(structural)#1
# Loading work.xorg2(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.taskcontrol(mixed)#1
# Loading work.decoder_3t8(dataflow)#1
# Loading work.taskstatereg(mixed)#1
# Loading work.taskstatereg(mixed)#2
# Loading work.dffn(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.mux_8t1_32b(dataflow)#1
# 0 ns
# 683 ns
do tb_RMS.do
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:33:14 on Oct 31,2023
# vcom -reportprogress 300 ../src/RMS.vhd ../src/tb_RMS.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RMS
# -- Compiling architecture mixed of RMS
# -- Compiling entity tb_RMS
# -- Compiling architecture behavior of tb_RMS
# End time: 20:33:14 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:33:14 on Oct 31,2023
# vcom -reportprogress 300 ../../3t8Decoder/src/decoder_3t8.vhd ../../3t8Decoder/src/tb_decoder_3t8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decoder_3t8
# -- Compiling architecture dataflow of decoder_3t8
# -- Loading package std_logic_textio
# -- Compiling entity tb_decoder_3t8
# -- Compiling architecture mixed of tb_decoder_3t8
# End time: 20:33:14 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:33:14 on Oct 31,2023
# vcom -reportprogress 300 ../../8t1MUX32b/src/mux_8t1_32b.vhd ../../8t1MUX32b/src/tb_mux_8t1_32b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux_8t1_32b
# -- Compiling architecture dataflow of mux_8t1_32b
# -- Loading package std_logic_textio
# -- Compiling entity tb_mux_8t1_32b
# -- Compiling architecture mixed of tb_mux_8t1_32b
# End time: 20:33:14 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:33:14 on Oct 31,2023
# vcom -reportprogress 300 ../../32BitDFF/src/dffN.vhd ../../32BitDFF/src/tb_dffN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dffN
# -- Compiling architecture mixed of dffN
# -- Compiling entity tb_dffN
# -- Compiling architecture behavior of tb_dffN
# End time: 20:33:15 on Oct 31,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:33:15 on Oct 31,2023
# vcom -reportprogress 300 ../../RippleAdder/src/andg2.vhd ../../RippleAdder/src/full_adder.vhd ../../RippleAdder/src/org2.vhd ../../RippleAdder/src/ripple_adder.vhd ../../RippleAdder/src/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling entity full_adder
# -- Compiling architecture structural of full_adder
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity ripple_adder
# -- Compiling architecture structural of ripple_adder
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 20:33:15 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:33:15 on Oct 31,2023
# vcom -reportprogress 300 ../../TaskControl/src/TaskControl.vhd ../../TaskControl/src/tb_TaskControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TaskControl
# -- Compiling architecture mixed of TaskControl
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_TaskControl
# -- Compiling architecture behavior of tb_TaskControl
# End time: 20:33:15 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:33:15 on Oct 31,2023
# vcom -reportprogress 300 ../../TaskStateReg/src/TaskStateReg.vhd ../../TaskStateReg/src/tb_TaskStateReg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TaskStateReg
# -- Compiling architecture mixed of TaskStateReg
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_TaskStateReg
# -- Compiling architecture behavior of tb_TaskStateReg
# End time: 20:33:15 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:33:15 on Oct 31,2023
# vcom -reportprogress 300 ../../TimerCounter/src/tb_timerCounter.vhd ../../TimerCounter/src/timerCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_timerCounter
# -- Compiling architecture behavior of tb_timerCounter
# -- Compiling entity timerCounter
# -- Compiling architecture mixed of timerCounter
# End time: 20:33:15 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:33:15 on Oct 31,2023, Elapsed time: 0:00:51
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.tb_RMS 
# Start time: 20:33:15 on Oct 31,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_rms(behavior)#1
# Loading work.rms(mixed)#1
# Loading work.timercounter(mixed)#1
# Loading work.ripple_adder(structural)#1
# Loading work.full_adder(structural)#1
# Loading work.xorg2(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.taskcontrol(mixed)#1
# Loading work.decoder_3t8(dataflow)#1
# Loading work.taskstatereg(mixed)#1
# Loading work.taskstatereg(mixed)#2
# Loading work.dffn(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.mux_8t1_32b(dataflow)#1
# 0 ns
# 683 ns
do tb_RMS.do
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:38:40 on Oct 31,2023
# vcom -reportprogress 300 ../src/RMS.vhd ../src/tb_RMS.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RMS
# -- Compiling architecture mixed of RMS
# -- Compiling entity tb_RMS
# -- Compiling architecture behavior of tb_RMS
# End time: 20:38:40 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:38:40 on Oct 31,2023
# vcom -reportprogress 300 ../../3t8Decoder/src/decoder_3t8.vhd ../../3t8Decoder/src/tb_decoder_3t8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decoder_3t8
# -- Compiling architecture dataflow of decoder_3t8
# -- Loading package std_logic_textio
# -- Compiling entity tb_decoder_3t8
# -- Compiling architecture mixed of tb_decoder_3t8
# End time: 20:38:41 on Oct 31,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:38:41 on Oct 31,2023
# vcom -reportprogress 300 ../../8t1MUX32b/src/mux_8t1_32b.vhd ../../8t1MUX32b/src/tb_mux_8t1_32b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux_8t1_32b
# -- Compiling architecture dataflow of mux_8t1_32b
# -- Loading package std_logic_textio
# -- Compiling entity tb_mux_8t1_32b
# -- Compiling architecture mixed of tb_mux_8t1_32b
# End time: 20:38:41 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:38:41 on Oct 31,2023
# vcom -reportprogress 300 ../../32BitDFF/src/dffN.vhd ../../32BitDFF/src/tb_dffN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dffN
# -- Compiling architecture mixed of dffN
# -- Compiling entity tb_dffN
# -- Compiling architecture behavior of tb_dffN
# End time: 20:38:41 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:38:41 on Oct 31,2023
# vcom -reportprogress 300 ../../RippleAdder/src/andg2.vhd ../../RippleAdder/src/full_adder.vhd ../../RippleAdder/src/org2.vhd ../../RippleAdder/src/ripple_adder.vhd ../../RippleAdder/src/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling entity full_adder
# -- Compiling architecture structural of full_adder
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity ripple_adder
# -- Compiling architecture structural of ripple_adder
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 20:38:41 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:38:41 on Oct 31,2023
# vcom -reportprogress 300 ../../TaskControl/src/TaskControl.vhd ../../TaskControl/src/tb_TaskControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TaskControl
# -- Compiling architecture mixed of TaskControl
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_TaskControl
# -- Compiling architecture behavior of tb_TaskControl
# End time: 20:38:41 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:38:41 on Oct 31,2023
# vcom -reportprogress 300 ../../TaskStateReg/src/TaskStateReg.vhd ../../TaskStateReg/src/tb_TaskStateReg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TaskStateReg
# -- Compiling architecture mixed of TaskStateReg
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_TaskStateReg
# -- Compiling architecture behavior of tb_TaskStateReg
# End time: 20:38:41 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:38:41 on Oct 31,2023
# vcom -reportprogress 300 ../../TimerCounter/src/tb_timerCounter.vhd ../../TimerCounter/src/timerCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_timerCounter
# -- Compiling architecture behavior of tb_timerCounter
# -- Compiling entity timerCounter
# -- Compiling architecture mixed of timerCounter
# End time: 20:38:41 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:38:41 on Oct 31,2023, Elapsed time: 0:05:26
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.tb_RMS 
# Start time: 20:38:41 on Oct 31,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_rms(behavior)#1
# Loading work.rms(mixed)#1
# Loading work.timercounter(mixed)#1
# Loading work.ripple_adder(structural)#1
# Loading work.full_adder(structural)#1
# Loading work.xorg2(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.taskcontrol(mixed)#1
# Loading work.decoder_3t8(dataflow)#1
# Loading work.taskstatereg(mixed)#1
# Loading work.taskstatereg(mixed)#2
# Loading work.dffn(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.mux_8t1_32b(dataflow)#1
# 0 ns
# 683 ns
do tb_RMS.do
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:39:03 on Oct 31,2023
# vcom -reportprogress 300 ../src/RMS.vhd ../src/tb_RMS.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RMS
# -- Compiling architecture mixed of RMS
# -- Compiling entity tb_RMS
# -- Compiling architecture behavior of tb_RMS
# End time: 20:39:04 on Oct 31,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:39:04 on Oct 31,2023
# vcom -reportprogress 300 ../../3t8Decoder/src/decoder_3t8.vhd ../../3t8Decoder/src/tb_decoder_3t8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decoder_3t8
# -- Compiling architecture dataflow of decoder_3t8
# -- Loading package std_logic_textio
# -- Compiling entity tb_decoder_3t8
# -- Compiling architecture mixed of tb_decoder_3t8
# End time: 20:39:04 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:39:04 on Oct 31,2023
# vcom -reportprogress 300 ../../8t1MUX32b/src/mux_8t1_32b.vhd ../../8t1MUX32b/src/tb_mux_8t1_32b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux_8t1_32b
# -- Compiling architecture dataflow of mux_8t1_32b
# -- Loading package std_logic_textio
# -- Compiling entity tb_mux_8t1_32b
# -- Compiling architecture mixed of tb_mux_8t1_32b
# End time: 20:39:04 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:39:04 on Oct 31,2023
# vcom -reportprogress 300 ../../32BitDFF/src/dffN.vhd ../../32BitDFF/src/tb_dffN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dffN
# -- Compiling architecture mixed of dffN
# -- Compiling entity tb_dffN
# -- Compiling architecture behavior of tb_dffN
# End time: 20:39:04 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:39:04 on Oct 31,2023
# vcom -reportprogress 300 ../../RippleAdder/src/andg2.vhd ../../RippleAdder/src/full_adder.vhd ../../RippleAdder/src/org2.vhd ../../RippleAdder/src/ripple_adder.vhd ../../RippleAdder/src/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling entity full_adder
# -- Compiling architecture structural of full_adder
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity ripple_adder
# -- Compiling architecture structural of ripple_adder
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 20:39:04 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:39:04 on Oct 31,2023
# vcom -reportprogress 300 ../../TaskControl/src/TaskControl.vhd ../../TaskControl/src/tb_TaskControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TaskControl
# -- Compiling architecture mixed of TaskControl
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_TaskControl
# -- Compiling architecture behavior of tb_TaskControl
# End time: 20:39:04 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:39:04 on Oct 31,2023
# vcom -reportprogress 300 ../../TaskStateReg/src/TaskStateReg.vhd ../../TaskStateReg/src/tb_TaskStateReg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TaskStateReg
# -- Compiling architecture mixed of TaskStateReg
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_TaskStateReg
# -- Compiling architecture behavior of tb_TaskStateReg
# End time: 20:39:04 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:39:04 on Oct 31,2023
# vcom -reportprogress 300 ../../TimerCounter/src/tb_timerCounter.vhd ../../TimerCounter/src/timerCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_timerCounter
# -- Compiling architecture behavior of tb_timerCounter
# -- Compiling entity timerCounter
# -- Compiling architecture mixed of timerCounter
# End time: 20:39:04 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:39:05 on Oct 31,2023, Elapsed time: 0:00:24
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.tb_RMS 
# Start time: 20:39:05 on Oct 31,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_rms(behavior)#1
# Loading work.rms(mixed)#1
# Loading work.timercounter(mixed)#1
# Loading work.ripple_adder(structural)#1
# Loading work.full_adder(structural)#1
# Loading work.xorg2(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.taskcontrol(mixed)#1
# Loading work.decoder_3t8(dataflow)#1
# Loading work.taskstatereg(mixed)#1
# Loading work.taskstatereg(mixed)#2
# Loading work.dffn(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.mux_8t1_32b(dataflow)#1
# 0 ns
# 683 ns
do tb_RMS.do
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:40:32 on Oct 31,2023
# vcom -reportprogress 300 ../src/RMS.vhd ../src/tb_RMS.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RMS
# -- Compiling architecture mixed of RMS
# -- Compiling entity tb_RMS
# -- Compiling architecture behavior of tb_RMS
# End time: 20:40:32 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:40:32 on Oct 31,2023
# vcom -reportprogress 300 ../../3t8Decoder/src/decoder_3t8.vhd ../../3t8Decoder/src/tb_decoder_3t8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decoder_3t8
# -- Compiling architecture dataflow of decoder_3t8
# -- Loading package std_logic_textio
# -- Compiling entity tb_decoder_3t8
# -- Compiling architecture mixed of tb_decoder_3t8
# End time: 20:40:32 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:40:32 on Oct 31,2023
# vcom -reportprogress 300 ../../8t1MUX32b/src/mux_8t1_32b.vhd ../../8t1MUX32b/src/tb_mux_8t1_32b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux_8t1_32b
# -- Compiling architecture dataflow of mux_8t1_32b
# -- Loading package std_logic_textio
# -- Compiling entity tb_mux_8t1_32b
# -- Compiling architecture mixed of tb_mux_8t1_32b
# End time: 20:40:32 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:40:32 on Oct 31,2023
# vcom -reportprogress 300 ../../32BitDFF/src/dffN.vhd ../../32BitDFF/src/tb_dffN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dffN
# -- Compiling architecture mixed of dffN
# -- Compiling entity tb_dffN
# -- Compiling architecture behavior of tb_dffN
# End time: 20:40:32 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:40:32 on Oct 31,2023
# vcom -reportprogress 300 ../../RippleAdder/src/andg2.vhd ../../RippleAdder/src/full_adder.vhd ../../RippleAdder/src/org2.vhd ../../RippleAdder/src/ripple_adder.vhd ../../RippleAdder/src/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling entity full_adder
# -- Compiling architecture structural of full_adder
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity ripple_adder
# -- Compiling architecture structural of ripple_adder
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 20:40:32 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:40:32 on Oct 31,2023
# vcom -reportprogress 300 ../../TaskControl/src/TaskControl.vhd ../../TaskControl/src/tb_TaskControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TaskControl
# -- Compiling architecture mixed of TaskControl
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_TaskControl
# -- Compiling architecture behavior of tb_TaskControl
# End time: 20:40:32 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:40:32 on Oct 31,2023
# vcom -reportprogress 300 ../../TaskStateReg/src/TaskStateReg.vhd ../../TaskStateReg/src/tb_TaskStateReg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TaskStateReg
# -- Compiling architecture mixed of TaskStateReg
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_TaskStateReg
# -- Compiling architecture behavior of tb_TaskStateReg
# End time: 20:40:32 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:40:32 on Oct 31,2023
# vcom -reportprogress 300 ../../TimerCounter/src/tb_timerCounter.vhd ../../TimerCounter/src/timerCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_timerCounter
# -- Compiling architecture behavior of tb_timerCounter
# -- Compiling entity timerCounter
# -- Compiling architecture mixed of timerCounter
# End time: 20:40:32 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:40:33 on Oct 31,2023, Elapsed time: 0:01:28
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.tb_RMS 
# Start time: 20:40:33 on Oct 31,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_rms(behavior)#1
# Loading work.rms(mixed)#1
# Loading work.timercounter(mixed)#1
# Loading work.ripple_adder(structural)#1
# Loading work.full_adder(structural)#1
# Loading work.xorg2(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.taskcontrol(mixed)#1
# Loading work.decoder_3t8(dataflow)#1
# Loading work.taskstatereg(mixed)#1
# Loading work.taskstatereg(mixed)#2
# Loading work.dffn(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.mux_8t1_32b(dataflow)#1
# 0 ns
# 683 ns
do tb_RMS.do
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:42:14 on Oct 31,2023
# vcom -reportprogress 300 ../src/RMS.vhd ../src/tb_RMS.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RMS
# -- Compiling architecture mixed of RMS
# -- Compiling entity tb_RMS
# -- Compiling architecture behavior of tb_RMS
# End time: 20:42:14 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:42:14 on Oct 31,2023
# vcom -reportprogress 300 ../../3t8Decoder/src/decoder_3t8.vhd ../../3t8Decoder/src/tb_decoder_3t8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decoder_3t8
# -- Compiling architecture dataflow of decoder_3t8
# -- Loading package std_logic_textio
# -- Compiling entity tb_decoder_3t8
# -- Compiling architecture mixed of tb_decoder_3t8
# End time: 20:42:14 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:42:14 on Oct 31,2023
# vcom -reportprogress 300 ../../8t1MUX32b/src/mux_8t1_32b.vhd ../../8t1MUX32b/src/tb_mux_8t1_32b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux_8t1_32b
# -- Compiling architecture dataflow of mux_8t1_32b
# -- Loading package std_logic_textio
# -- Compiling entity tb_mux_8t1_32b
# -- Compiling architecture mixed of tb_mux_8t1_32b
# End time: 20:42:14 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:42:14 on Oct 31,2023
# vcom -reportprogress 300 ../../32BitDFF/src/dffN.vhd ../../32BitDFF/src/tb_dffN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dffN
# -- Compiling architecture mixed of dffN
# -- Compiling entity tb_dffN
# -- Compiling architecture behavior of tb_dffN
# End time: 20:42:14 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:42:14 on Oct 31,2023
# vcom -reportprogress 300 ../../RippleAdder/src/andg2.vhd ../../RippleAdder/src/full_adder.vhd ../../RippleAdder/src/org2.vhd ../../RippleAdder/src/ripple_adder.vhd ../../RippleAdder/src/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling entity full_adder
# -- Compiling architecture structural of full_adder
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity ripple_adder
# -- Compiling architecture structural of ripple_adder
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 20:42:15 on Oct 31,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:42:15 on Oct 31,2023
# vcom -reportprogress 300 ../../TaskControl/src/TaskControl.vhd ../../TaskControl/src/tb_TaskControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TaskControl
# -- Compiling architecture mixed of TaskControl
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_TaskControl
# -- Compiling architecture behavior of tb_TaskControl
# End time: 20:42:15 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:42:15 on Oct 31,2023
# vcom -reportprogress 300 ../../TaskStateReg/src/TaskStateReg.vhd ../../TaskStateReg/src/tb_TaskStateReg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TaskStateReg
# -- Compiling architecture mixed of TaskStateReg
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_TaskStateReg
# -- Compiling architecture behavior of tb_TaskStateReg
# End time: 20:42:15 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:42:15 on Oct 31,2023
# vcom -reportprogress 300 ../../TimerCounter/src/tb_timerCounter.vhd ../../TimerCounter/src/timerCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_timerCounter
# -- Compiling architecture behavior of tb_timerCounter
# -- Compiling entity timerCounter
# -- Compiling architecture mixed of timerCounter
# End time: 20:42:15 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:42:15 on Oct 31,2023, Elapsed time: 0:01:42
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.tb_RMS 
# Start time: 20:42:15 on Oct 31,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_rms(behavior)#1
# Loading work.rms(mixed)#1
# Loading work.timercounter(mixed)#1
# Loading work.ripple_adder(structural)#1
# Loading work.full_adder(structural)#1
# Loading work.xorg2(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.taskcontrol(mixed)#1
# Loading work.decoder_3t8(dataflow)#1
# Loading work.taskstatereg(mixed)#1
# Loading work.taskstatereg(mixed)#2
# Loading work.dffn(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.mux_8t1_32b(dataflow)#1
# 0 ns
# 683 ns
do tb_RMS.do
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:45:28 on Oct 31,2023
# vcom -reportprogress 300 ../src/RMS.vhd ../src/tb_RMS.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RMS
# -- Compiling architecture mixed of RMS
# -- Compiling entity tb_RMS
# -- Compiling architecture behavior of tb_RMS
# End time: 20:45:28 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:45:28 on Oct 31,2023
# vcom -reportprogress 300 ../../3t8Decoder/src/decoder_3t8.vhd ../../3t8Decoder/src/tb_decoder_3t8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decoder_3t8
# -- Compiling architecture dataflow of decoder_3t8
# -- Loading package std_logic_textio
# -- Compiling entity tb_decoder_3t8
# -- Compiling architecture mixed of tb_decoder_3t8
# End time: 20:45:29 on Oct 31,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:45:29 on Oct 31,2023
# vcom -reportprogress 300 ../../8t1MUX32b/src/mux_8t1_32b.vhd ../../8t1MUX32b/src/tb_mux_8t1_32b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux_8t1_32b
# -- Compiling architecture dataflow of mux_8t1_32b
# -- Loading package std_logic_textio
# -- Compiling entity tb_mux_8t1_32b
# -- Compiling architecture mixed of tb_mux_8t1_32b
# End time: 20:45:29 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:45:29 on Oct 31,2023
# vcom -reportprogress 300 ../../32BitDFF/src/dffN.vhd ../../32BitDFF/src/tb_dffN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dffN
# -- Compiling architecture mixed of dffN
# -- Compiling entity tb_dffN
# -- Compiling architecture behavior of tb_dffN
# End time: 20:45:29 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:45:29 on Oct 31,2023
# vcom -reportprogress 300 ../../RippleAdder/src/andg2.vhd ../../RippleAdder/src/full_adder.vhd ../../RippleAdder/src/org2.vhd ../../RippleAdder/src/ripple_adder.vhd ../../RippleAdder/src/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling entity full_adder
# -- Compiling architecture structural of full_adder
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity ripple_adder
# -- Compiling architecture structural of ripple_adder
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 20:45:29 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:45:29 on Oct 31,2023
# vcom -reportprogress 300 ../../TaskControl/src/TaskControl.vhd ../../TaskControl/src/tb_TaskControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TaskControl
# -- Compiling architecture mixed of TaskControl
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_TaskControl
# -- Compiling architecture behavior of tb_TaskControl
# End time: 20:45:29 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:45:29 on Oct 31,2023
# vcom -reportprogress 300 ../../TaskStateReg/src/TaskStateReg.vhd ../../TaskStateReg/src/tb_TaskStateReg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TaskStateReg
# -- Compiling architecture mixed of TaskStateReg
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_TaskStateReg
# -- Compiling architecture behavior of tb_TaskStateReg
# End time: 20:45:29 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:45:29 on Oct 31,2023
# vcom -reportprogress 300 ../../TimerCounter/src/tb_timerCounter.vhd ../../TimerCounter/src/timerCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_timerCounter
# -- Compiling architecture behavior of tb_timerCounter
# -- Compiling entity timerCounter
# -- Compiling architecture mixed of timerCounter
# End time: 20:45:29 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:45:29 on Oct 31,2023, Elapsed time: 0:03:14
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.tb_RMS 
# Start time: 20:45:29 on Oct 31,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_rms(behavior)#1
# Loading work.rms(mixed)#1
# Loading work.timercounter(mixed)#1
# Loading work.ripple_adder(structural)#1
# Loading work.full_adder(structural)#1
# Loading work.xorg2(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.taskcontrol(mixed)#1
# Loading work.decoder_3t8(dataflow)#1
# Loading work.taskstatereg(mixed)#1
# Loading work.taskstatereg(mixed)#2
# Loading work.dffn(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.mux_8t1_32b(dataflow)#1
# 0 ns
# 683 ns
do tb_RMS.do
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:46:22 on Oct 31,2023
# vcom -reportprogress 300 ../src/RMS.vhd ../src/tb_RMS.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RMS
# -- Compiling architecture mixed of RMS
# -- Compiling entity tb_RMS
# -- Compiling architecture behavior of tb_RMS
# End time: 20:46:23 on Oct 31,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:46:23 on Oct 31,2023
# vcom -reportprogress 300 ../../3t8Decoder/src/decoder_3t8.vhd ../../3t8Decoder/src/tb_decoder_3t8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decoder_3t8
# -- Compiling architecture dataflow of decoder_3t8
# -- Loading package std_logic_textio
# -- Compiling entity tb_decoder_3t8
# -- Compiling architecture mixed of tb_decoder_3t8
# End time: 20:46:23 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:46:23 on Oct 31,2023
# vcom -reportprogress 300 ../../8t1MUX32b/src/mux_8t1_32b.vhd ../../8t1MUX32b/src/tb_mux_8t1_32b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux_8t1_32b
# -- Compiling architecture dataflow of mux_8t1_32b
# -- Loading package std_logic_textio
# -- Compiling entity tb_mux_8t1_32b
# -- Compiling architecture mixed of tb_mux_8t1_32b
# End time: 20:46:23 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:46:23 on Oct 31,2023
# vcom -reportprogress 300 ../../32BitDFF/src/dffN.vhd ../../32BitDFF/src/tb_dffN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dffN
# -- Compiling architecture mixed of dffN
# -- Compiling entity tb_dffN
# -- Compiling architecture behavior of tb_dffN
# End time: 20:46:23 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:46:23 on Oct 31,2023
# vcom -reportprogress 300 ../../RippleAdder/src/andg2.vhd ../../RippleAdder/src/full_adder.vhd ../../RippleAdder/src/org2.vhd ../../RippleAdder/src/ripple_adder.vhd ../../RippleAdder/src/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling entity full_adder
# -- Compiling architecture structural of full_adder
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity ripple_adder
# -- Compiling architecture structural of ripple_adder
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 20:46:23 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:46:23 on Oct 31,2023
# vcom -reportprogress 300 ../../TaskControl/src/TaskControl.vhd ../../TaskControl/src/tb_TaskControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TaskControl
# -- Compiling architecture mixed of TaskControl
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_TaskControl
# -- Compiling architecture behavior of tb_TaskControl
# End time: 20:46:23 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:46:23 on Oct 31,2023
# vcom -reportprogress 300 ../../TaskStateReg/src/TaskStateReg.vhd ../../TaskStateReg/src/tb_TaskStateReg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TaskStateReg
# -- Compiling architecture mixed of TaskStateReg
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_TaskStateReg
# -- Compiling architecture behavior of tb_TaskStateReg
# End time: 20:46:23 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:46:23 on Oct 31,2023
# vcom -reportprogress 300 ../../TimerCounter/src/tb_timerCounter.vhd ../../TimerCounter/src/timerCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_timerCounter
# -- Compiling architecture behavior of tb_timerCounter
# -- Compiling entity timerCounter
# -- Compiling architecture mixed of timerCounter
# End time: 20:46:23 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:46:23 on Oct 31,2023, Elapsed time: 0:00:54
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.tb_RMS 
# Start time: 20:46:23 on Oct 31,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_rms(behavior)#1
# Loading work.rms(mixed)#1
# Loading work.timercounter(mixed)#1
# Loading work.ripple_adder(structural)#1
# Loading work.full_adder(structural)#1
# Loading work.xorg2(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.taskcontrol(mixed)#1
# Loading work.decoder_3t8(dataflow)#1
# Loading work.taskstatereg(mixed)#1
# Loading work.taskstatereg(mixed)#2
# Loading work.dffn(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.mux_8t1_32b(dataflow)#1
# 0 ns
# 683 ns
do tb_RMS.do
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:47:02 on Oct 31,2023
# vcom -reportprogress 300 ../src/RMS.vhd ../src/tb_RMS.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RMS
# -- Compiling architecture mixed of RMS
# -- Compiling entity tb_RMS
# -- Compiling architecture behavior of tb_RMS
# End time: 20:47:02 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:47:02 on Oct 31,2023
# vcom -reportprogress 300 ../../3t8Decoder/src/decoder_3t8.vhd ../../3t8Decoder/src/tb_decoder_3t8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decoder_3t8
# -- Compiling architecture dataflow of decoder_3t8
# -- Loading package std_logic_textio
# -- Compiling entity tb_decoder_3t8
# -- Compiling architecture mixed of tb_decoder_3t8
# End time: 20:47:02 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:47:02 on Oct 31,2023
# vcom -reportprogress 300 ../../8t1MUX32b/src/mux_8t1_32b.vhd ../../8t1MUX32b/src/tb_mux_8t1_32b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux_8t1_32b
# -- Compiling architecture dataflow of mux_8t1_32b
# -- Loading package std_logic_textio
# -- Compiling entity tb_mux_8t1_32b
# -- Compiling architecture mixed of tb_mux_8t1_32b
# End time: 20:47:02 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:47:02 on Oct 31,2023
# vcom -reportprogress 300 ../../32BitDFF/src/dffN.vhd ../../32BitDFF/src/tb_dffN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dffN
# -- Compiling architecture mixed of dffN
# -- Compiling entity tb_dffN
# -- Compiling architecture behavior of tb_dffN
# End time: 20:47:02 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:47:02 on Oct 31,2023
# vcom -reportprogress 300 ../../RippleAdder/src/andg2.vhd ../../RippleAdder/src/full_adder.vhd ../../RippleAdder/src/org2.vhd ../../RippleAdder/src/ripple_adder.vhd ../../RippleAdder/src/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling entity full_adder
# -- Compiling architecture structural of full_adder
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity ripple_adder
# -- Compiling architecture structural of ripple_adder
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 20:47:02 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:47:02 on Oct 31,2023
# vcom -reportprogress 300 ../../TaskControl/src/TaskControl.vhd ../../TaskControl/src/tb_TaskControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TaskControl
# -- Compiling architecture mixed of TaskControl
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_TaskControl
# -- Compiling architecture behavior of tb_TaskControl
# End time: 20:47:02 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:47:02 on Oct 31,2023
# vcom -reportprogress 300 ../../TaskStateReg/src/TaskStateReg.vhd ../../TaskStateReg/src/tb_TaskStateReg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TaskStateReg
# -- Compiling architecture mixed of TaskStateReg
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_TaskStateReg
# -- Compiling architecture behavior of tb_TaskStateReg
# End time: 20:47:02 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:47:02 on Oct 31,2023
# vcom -reportprogress 300 ../../TimerCounter/src/tb_timerCounter.vhd ../../TimerCounter/src/timerCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_timerCounter
# -- Compiling architecture behavior of tb_timerCounter
# -- Compiling entity timerCounter
# -- Compiling architecture mixed of timerCounter
# End time: 20:47:02 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:47:03 on Oct 31,2023, Elapsed time: 0:00:40
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.tb_RMS 
# Start time: 20:47:03 on Oct 31,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_rms(behavior)#1
# Loading work.rms(mixed)#1
# Loading work.timercounter(mixed)#1
# Loading work.ripple_adder(structural)#1
# Loading work.full_adder(structural)#1
# Loading work.xorg2(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.taskcontrol(mixed)#1
# Loading work.decoder_3t8(dataflow)#1
# Loading work.taskstatereg(mixed)#1
# Loading work.taskstatereg(mixed)#2
# Loading work.dffn(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.mux_8t1_32b(dataflow)#1
# 0 ns
# 683 ns
do tb_RMS.do
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:48:44 on Oct 31,2023
# vcom -reportprogress 300 ../src/RMS.vhd ../src/tb_RMS.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RMS
# -- Compiling architecture mixed of RMS
# -- Compiling entity tb_RMS
# -- Compiling architecture behavior of tb_RMS
# End time: 20:48:44 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:48:44 on Oct 31,2023
# vcom -reportprogress 300 ../../3t8Decoder/src/decoder_3t8.vhd ../../3t8Decoder/src/tb_decoder_3t8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decoder_3t8
# -- Compiling architecture dataflow of decoder_3t8
# -- Loading package std_logic_textio
# -- Compiling entity tb_decoder_3t8
# -- Compiling architecture mixed of tb_decoder_3t8
# End time: 20:48:45 on Oct 31,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:48:45 on Oct 31,2023
# vcom -reportprogress 300 ../../8t1MUX32b/src/mux_8t1_32b.vhd ../../8t1MUX32b/src/tb_mux_8t1_32b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux_8t1_32b
# -- Compiling architecture dataflow of mux_8t1_32b
# -- Loading package std_logic_textio
# -- Compiling entity tb_mux_8t1_32b
# -- Compiling architecture mixed of tb_mux_8t1_32b
# End time: 20:48:45 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:48:45 on Oct 31,2023
# vcom -reportprogress 300 ../../32BitDFF/src/dffN.vhd ../../32BitDFF/src/tb_dffN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dffN
# -- Compiling architecture mixed of dffN
# -- Compiling entity tb_dffN
# -- Compiling architecture behavior of tb_dffN
# End time: 20:48:45 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:48:45 on Oct 31,2023
# vcom -reportprogress 300 ../../RippleAdder/src/andg2.vhd ../../RippleAdder/src/full_adder.vhd ../../RippleAdder/src/org2.vhd ../../RippleAdder/src/ripple_adder.vhd ../../RippleAdder/src/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling entity full_adder
# -- Compiling architecture structural of full_adder
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity ripple_adder
# -- Compiling architecture structural of ripple_adder
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 20:48:45 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:48:45 on Oct 31,2023
# vcom -reportprogress 300 ../../TaskControl/src/TaskControl.vhd ../../TaskControl/src/tb_TaskControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TaskControl
# -- Compiling architecture mixed of TaskControl
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_TaskControl
# -- Compiling architecture behavior of tb_TaskControl
# End time: 20:48:45 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:48:45 on Oct 31,2023
# vcom -reportprogress 300 ../../TaskStateReg/src/TaskStateReg.vhd ../../TaskStateReg/src/tb_TaskStateReg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TaskStateReg
# -- Compiling architecture mixed of TaskStateReg
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_TaskStateReg
# -- Compiling architecture behavior of tb_TaskStateReg
# End time: 20:48:45 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:48:45 on Oct 31,2023
# vcom -reportprogress 300 ../../TimerCounter/src/tb_timerCounter.vhd ../../TimerCounter/src/timerCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_timerCounter
# -- Compiling architecture behavior of tb_timerCounter
# -- Compiling entity timerCounter
# -- Compiling architecture mixed of timerCounter
# End time: 20:48:45 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:48:45 on Oct 31,2023, Elapsed time: 0:01:42
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.tb_RMS 
# Start time: 20:48:45 on Oct 31,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_rms(behavior)#1
# Loading work.rms(mixed)#1
# Loading work.timercounter(mixed)#1
# Loading work.ripple_adder(structural)#1
# Loading work.full_adder(structural)#1
# Loading work.xorg2(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.taskcontrol(mixed)#1
# Loading work.decoder_3t8(dataflow)#1
# Loading work.taskstatereg(mixed)#1
# Loading work.taskstatereg(mixed)#2
# Loading work.dffn(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.mux_8t1_32b(dataflow)#1
# 0 ns
# 683 ns
do tb_RMS.do
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:56:39 on Oct 31,2023
# vcom -reportprogress 300 ../src/RMS.vhd ../src/tb_RMS.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RMS
# -- Compiling architecture mixed of RMS
# -- Compiling entity tb_RMS
# -- Compiling architecture behavior of tb_RMS
# End time: 20:56:39 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:56:39 on Oct 31,2023
# vcom -reportprogress 300 ../../3t8Decoder/src/decoder_3t8.vhd ../../3t8Decoder/src/tb_decoder_3t8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decoder_3t8
# -- Compiling architecture dataflow of decoder_3t8
# -- Loading package std_logic_textio
# -- Compiling entity tb_decoder_3t8
# -- Compiling architecture mixed of tb_decoder_3t8
# End time: 20:56:39 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:56:39 on Oct 31,2023
# vcom -reportprogress 300 ../../8t1MUX32b/src/mux_8t1_32b.vhd ../../8t1MUX32b/src/tb_mux_8t1_32b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux_8t1_32b
# -- Compiling architecture dataflow of mux_8t1_32b
# -- Loading package std_logic_textio
# -- Compiling entity tb_mux_8t1_32b
# -- Compiling architecture mixed of tb_mux_8t1_32b
# End time: 20:56:39 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:56:39 on Oct 31,2023
# vcom -reportprogress 300 ../../32BitDFF/src/dffN.vhd ../../32BitDFF/src/tb_dffN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dffN
# -- Compiling architecture mixed of dffN
# -- Compiling entity tb_dffN
# -- Compiling architecture behavior of tb_dffN
# End time: 20:56:39 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:56:39 on Oct 31,2023
# vcom -reportprogress 300 ../../RippleAdder/src/andg2.vhd ../../RippleAdder/src/full_adder.vhd ../../RippleAdder/src/org2.vhd ../../RippleAdder/src/ripple_adder.vhd ../../RippleAdder/src/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling entity full_adder
# -- Compiling architecture structural of full_adder
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity ripple_adder
# -- Compiling architecture structural of ripple_adder
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 20:56:39 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:56:39 on Oct 31,2023
# vcom -reportprogress 300 ../../TaskControl/src/TaskControl.vhd ../../TaskControl/src/tb_TaskControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TaskControl
# -- Compiling architecture mixed of TaskControl
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_TaskControl
# -- Compiling architecture behavior of tb_TaskControl
# End time: 20:56:39 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:56:39 on Oct 31,2023
# vcom -reportprogress 300 ../../TaskStateReg/src/TaskStateReg.vhd ../../TaskStateReg/src/tb_TaskStateReg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TaskStateReg
# -- Compiling architecture mixed of TaskStateReg
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_TaskStateReg
# -- Compiling architecture behavior of tb_TaskStateReg
# End time: 20:56:40 on Oct 31,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:56:40 on Oct 31,2023
# vcom -reportprogress 300 ../../TimerCounter/src/tb_timerCounter.vhd ../../TimerCounter/src/timerCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_timerCounter
# -- Compiling architecture behavior of tb_timerCounter
# -- Compiling entity timerCounter
# -- Compiling architecture mixed of timerCounter
# End time: 20:56:40 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:56:42 on Oct 31,2023, Elapsed time: 0:07:57
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.tb_RMS 
# Start time: 20:56:42 on Oct 31,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_rms(behavior)#1
# Loading work.rms(mixed)#1
# Loading work.timercounter(mixed)#1
# Loading work.ripple_adder(structural)#1
# Loading work.full_adder(structural)#1
# Loading work.xorg2(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.taskcontrol(mixed)#1
# Loading work.decoder_3t8(dataflow)#1
# Loading work.taskstatereg(mixed)#1
# Loading work.taskstatereg(mixed)#2
# Loading work.dffn(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.mux_8t1_32b(dataflow)#1
# 0 ns
# 683 ns
do tb_RMS.do
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:57:13 on Oct 31,2023
# vcom -reportprogress 300 ../src/RMS.vhd ../src/tb_RMS.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RMS
# -- Compiling architecture mixed of RMS
# -- Compiling entity tb_RMS
# -- Compiling architecture behavior of tb_RMS
# End time: 20:57:13 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:57:13 on Oct 31,2023
# vcom -reportprogress 300 ../../3t8Decoder/src/decoder_3t8.vhd ../../3t8Decoder/src/tb_decoder_3t8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decoder_3t8
# -- Compiling architecture dataflow of decoder_3t8
# -- Loading package std_logic_textio
# -- Compiling entity tb_decoder_3t8
# -- Compiling architecture mixed of tb_decoder_3t8
# End time: 20:57:13 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:57:13 on Oct 31,2023
# vcom -reportprogress 300 ../../8t1MUX32b/src/mux_8t1_32b.vhd ../../8t1MUX32b/src/tb_mux_8t1_32b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux_8t1_32b
# -- Compiling architecture dataflow of mux_8t1_32b
# -- Loading package std_logic_textio
# -- Compiling entity tb_mux_8t1_32b
# -- Compiling architecture mixed of tb_mux_8t1_32b
# End time: 20:57:13 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:57:13 on Oct 31,2023
# vcom -reportprogress 300 ../../32BitDFF/src/dffN.vhd ../../32BitDFF/src/tb_dffN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dffN
# -- Compiling architecture mixed of dffN
# -- Compiling entity tb_dffN
# -- Compiling architecture behavior of tb_dffN
# End time: 20:57:13 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:57:13 on Oct 31,2023
# vcom -reportprogress 300 ../../RippleAdder/src/andg2.vhd ../../RippleAdder/src/full_adder.vhd ../../RippleAdder/src/org2.vhd ../../RippleAdder/src/ripple_adder.vhd ../../RippleAdder/src/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling entity full_adder
# -- Compiling architecture structural of full_adder
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity ripple_adder
# -- Compiling architecture structural of ripple_adder
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 20:57:13 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:57:13 on Oct 31,2023
# vcom -reportprogress 300 ../../TaskControl/src/TaskControl.vhd ../../TaskControl/src/tb_TaskControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TaskControl
# -- Compiling architecture mixed of TaskControl
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_TaskControl
# -- Compiling architecture behavior of tb_TaskControl
# End time: 20:57:13 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:57:13 on Oct 31,2023
# vcom -reportprogress 300 ../../TaskStateReg/src/TaskStateReg.vhd ../../TaskStateReg/src/tb_TaskStateReg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TaskStateReg
# -- Compiling architecture mixed of TaskStateReg
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_TaskStateReg
# -- Compiling architecture behavior of tb_TaskStateReg
# End time: 20:57:14 on Oct 31,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 20:57:14 on Oct 31,2023
# vcom -reportprogress 300 ../../TimerCounter/src/tb_timerCounter.vhd ../../TimerCounter/src/timerCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_timerCounter
# -- Compiling architecture behavior of tb_timerCounter
# -- Compiling entity timerCounter
# -- Compiling architecture mixed of timerCounter
# End time: 20:57:14 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:57:14 on Oct 31,2023, Elapsed time: 0:00:32
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.tb_RMS 
# Start time: 20:57:14 on Oct 31,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_rms(behavior)#1
# Loading work.rms(mixed)#1
# Loading work.timercounter(mixed)#1
# Loading work.ripple_adder(structural)#1
# Loading work.full_adder(structural)#1
# Loading work.xorg2(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.taskcontrol(mixed)#1
# Loading work.decoder_3t8(dataflow)#1
# Loading work.taskstatereg(mixed)#1
# Loading work.taskstatereg(mixed)#2
# Loading work.dffn(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.mux_8t1_32b(dataflow)#1
# 0 ns
# 683 ns
