<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.17.1: http://docutils.sourceforge.net/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>NDK architecture (Intel FPGA) &mdash; Minimal NDK Application Docs 1.0 documentation</title>
      <link rel="stylesheet" href="../../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../../_static/css/theme_overrides.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script data-url_root="../../" id="documentation_options" src="../../_static/documentation_options.js"></script>
        <script src="../../_static/jquery.js"></script>
        <script src="../../_static/underscore.js"></script>
        <script src="../../_static/doctools.js"></script>
    <script src="../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="MI bus interconnect" href="doc/mi.html" />
    <link rel="prev" title="Terminology" href="../doc/terminology.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >
            <a href="../../index.html" class="icon icon-home"> Minimal NDK Application Docs
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Application:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../app-minimal.html">Minimal NDK application</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Network Development Kit:</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../doc/terminology.html">Terminology</a></li>
<li class="toctree-l1 current"><a class="current reference internal" href="#">NDK architecture (Intel FPGA)</a><ul>
<li class="toctree-l2"><a class="reference internal" href="doc/mi.html">MI bus interconnect</a></li>
<li class="toctree-l2"><a class="reference internal" href="doc/app.html">Application core</a></li>
<li class="toctree-l2"><a class="reference internal" href="doc/eth.html">Network module</a></li>
<li class="toctree-l2"><a class="reference internal" href="doc/dma.html">DMA module</a></li>
<li class="toctree-l2"><a class="reference internal" href="doc/pcie.html">PCIe module</a></li>
<li class="toctree-l2"><a class="reference internal" href="doc/mem.html">Memory controller (EMIF)</a></li>
<li class="toctree-l2"><a class="reference internal" href="doc/tsu.html">Time Stamp Unit</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../ofm_doc/build/readme.html">Build System</a></li>
<li class="toctree-l1"><a class="reference internal" href="../doc/devtree.html">Device Tree</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Supported cards:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../ndk_cards/dk-dev-1sdx-p/readme.html">Stratix 10 DX FPGA Development Kit</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../ndk_cards/dk-dev-agi027res/readme.html">Agilex I-Series FPGA Development Kit</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">VHDL components:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../ofm_doc/base.html">Basic Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../ofm_doc/ctrls.html">Controllers &amp; TSU</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../ofm_doc/mi.html">MI Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../ofm_doc/mfb.html">MFB Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../ofm_doc/mvb.html">MVB Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../ofm_doc/nic.html">Network Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../ofm_doc/pcie.html">PCIe Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../ofm_doc/debug.html">Debug Tools</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">Minimal NDK Application Docs</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../index.html" class="icon icon-home"></a> &raquo;</li>
      <li>NDK architecture (Intel FPGA)</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../_sources/ndk_core/intel/readme.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="ndk-architecture-intel-fpga">
<span id="ndk-intel"></span><h1>NDK architecture (Intel FPGA)<a class="headerlink" href="#ndk-architecture-intel-fpga" title="Permalink to this headline"></a></h1>
<p>The Network Development Kit (NDK) is available for the selected card based on Intel FPGA. The NDK allows users to quickly and easily develop new network appliances based on FPGA acceleration cards. The NDK is optimized for high throughput and scalable to support 10, 100 and 400 Gigabit Ethernet.</p>
<a class="reference internal image-reference" href="../../_images/fpga_arch.svg"><img alt="../../_images/fpga_arch.svg" class="align-center" src="../../_images/fpga_arch.svg" width="100%" /></a>
<p>As you can see in the image above, the top level architecture consists of several building blocks:</p>
<ul class="simple">
<li><p>MI bus interconnection (MI Splitter,…) allows access to Control and Status Register (CSR)</p></li>
<li><p>Network module provides transmission and receiving of Ethernet packets</p></li>
<li><p>The DMA module controls the high-speed packet data transfer to the guest PC’s memory</p></li>
<li><p>The PCIe module mediates communication via the PCIe interface for the DMA module and for MI transactions, it also contains a ROM with a description of the firmware</p></li>
<li><p>The Application core is the place for the user application, it can receive and transmit data through the network module and DMA module, and can also access to external memory</p></li>
<li><p>Time Stamp Unit (TSU) is used to generate accurate time stamps for Network module and Application core</p></li>
<li><p>The Memory controller provides data transfer between the external memory and the FPGA</p></li>
<li><p>The FPGA controller allows access to the QSPI flash memory and request a reboot of the FPGA</p></li>
</ul>
<div class="admonition warning">
<p class="admonition-title">Warning</p>
<p>The DMA module IP is not part of the open-source NDK. If the DMA module IP is disabled, then it is replaced by a loopback. <a class="reference external" href="https://support.brnologic.com/">You can get NDK including DMA Module IP and professional support through our partner BrnoLogic</a></p>
</div>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>Some blocks can be connected more than once in the NDK platform. For example, it is a Network module if the target card contains multiple Ethernet ports (QSFP slots) or a PCIe module if the used card allows connecting more than one PCIe connector.</p>
</div>
<div class="toctree-wrapper compound">
</div>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="../doc/terminology.html" class="btn btn-neutral float-left" title="Terminology" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="doc/mi.html" class="btn btn-neutral float-right" title="MI bus interconnect" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2022, CESNET z.s.p.o..</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>