INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/school_code/decode_7seg/decode_7seg.srcs/sources_1/new/d1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_7seg
WARNING: [VRFC 10-1315] redeclaration of ansi port seg is not allowed [D:/FPGA/school_code/decode_7seg/decode_7seg.srcs/sources_1/new/d1.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/school_code/decode_7seg/decode_7seg.srcs/sim_1/new/sim1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/school_code/decode_7seg/decode_7seg.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
