{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666120344519 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666120344519 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 18 16:12:24 2022 " "Processing started: Tue Oct 18 16:12:24 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666120344519 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666120344519 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU_FPGA -c CPU_FPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU_FPGA -c CPU_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666120344519 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "MUX_ULA.qip " "Tcl Script File MUX_ULA.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE MUX_ULA.qip " "set_global_assignment -name QIP_FILE MUX_ULA.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1666120344678 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1666120344678 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1666120344907 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666120344907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_CPU " "Found entity 1: ROM_CPU" {  } { { "ROM_CPU.v" "" { Text "C:/Users/11815722/Desktop/CPU_FPGA_quase_pronto/ROM_CPU.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666120352125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666120352125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_fpga.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu_fpga.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_FPGA " "Found entity 1: CPU_FPGA" {  } { { "CPU_FPGA.bdf" "" { Schematic "C:/Users/11815722/Desktop/CPU_FPGA_quase_pronto/CPU_FPGA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666120352126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666120352126 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/Unidade_Controle.bdf " "Can't analyze file -- file output_files/Unidade_Controle.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1666120352129 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU_FPGA " "Elaborating entity \"CPU_FPGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1666120352186 ""}
{ "Warning" "WSGN_SEARCH_FILE" "display-7segment-binary.bdf 1 1 " "Using design file display-7segment-binary.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 display-7segment-binary " "Found entity 1: display-7segment-binary" {  } { { "display-7segment-binary.bdf" "" { Schematic "C:/Users/11815722/Desktop/CPU_FPGA_quase_pronto/display-7segment-binary.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666120352198 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666120352198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display-7segment-binary display-7segment-binary:inst6 " "Elaborating entity \"display-7segment-binary\" for hierarchy \"display-7segment-binary:inst6\"" {  } { { "CPU_FPGA.bdf" "inst6" { Schematic "C:/Users/11815722/Desktop/CPU_FPGA_quase_pronto/CPU_FPGA.bdf" { { 56 1520 1616 216 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666120352198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_CPU ROM_CPU:inst " "Elaborating entity \"ROM_CPU\" for hierarchy \"ROM_CPU:inst\"" {  } { { "CPU_FPGA.bdf" "inst" { Schematic "C:/Users/11815722/Desktop/CPU_FPGA_quase_pronto/CPU_FPGA.bdf" { { 200 512 728 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666120352204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM_CPU:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM_CPU:inst\|altsyncram:altsyncram_component\"" {  } { { "ROM_CPU.v" "altsyncram_component" { Text "C:/Users/11815722/Desktop/CPU_FPGA_quase_pronto/ROM_CPU.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666120352244 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM_CPU:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM_CPU:inst\|altsyncram:altsyncram_component\"" {  } { { "ROM_CPU.v" "" { Text "C:/Users/11815722/Desktop/CPU_FPGA_quase_pronto/ROM_CPU.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666120352257 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM_CPU:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM_CPU:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666120352257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666120352257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666120352257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Memoria01.mif " "Parameter \"init_file\" = \"Memoria01.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666120352257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666120352257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666120352257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666120352257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666120352257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666120352257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666120352257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666120352257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666120352257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666120352257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666120352257 ""}  } { { "ROM_CPU.v" "" { Text "C:/Users/11815722/Desktop/CPU_FPGA_quase_pronto/ROM_CPU.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666120352257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vcg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vcg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vcg1 " "Found entity 1: altsyncram_vcg1" {  } { { "db/altsyncram_vcg1.tdf" "" { Text "C:/Users/11815722/Desktop/CPU_FPGA_quase_pronto/db/altsyncram_vcg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666120352301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666120352301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vcg1 ROM_CPU:inst\|altsyncram:altsyncram_component\|altsyncram_vcg1:auto_generated " "Elaborating entity \"altsyncram_vcg1\" for hierarchy \"ROM_CPU:inst\|altsyncram:altsyncram_component\|altsyncram_vcg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666120352302 ""}
{ "Warning" "WSGN_SEARCH_FILE" "debouncer.v 1 1 " "Using design file debouncer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.v" "" { Text "C:/Users/11815722/Desktop/CPU_FPGA_quase_pronto/debouncer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666120352314 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666120352314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:inst3 " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:inst3\"" {  } { { "CPU_FPGA.bdf" "inst3" { Schematic "C:/Users/11815722/Desktop/CPU_FPGA_quase_pronto/CPU_FPGA.bdf" { { 152 -632 -440 264 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666120352314 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 debouncer.v(71) " "Verilog HDL assignment warning at debouncer.v(71): truncated value with size 32 to match size of target (16)" {  } { { "debouncer.v" "" { Text "C:/Users/11815722/Desktop/CPU_FPGA_quase_pronto/debouncer.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666120352315 "|CPU_FPGA|debouncer:inst3"}
{ "Warning" "WSGN_SEARCH_FILE" "cont8bits.bdf 1 1 " "Using design file cont8bits.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Cont8Bits " "Found entity 1: Cont8Bits" {  } { { "cont8bits.bdf" "" { Schematic "C:/Users/11815722/Desktop/CPU_FPGA_quase_pronto/cont8bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666120352324 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666120352324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cont8Bits Cont8Bits:contador " "Elaborating entity \"Cont8Bits\" for hierarchy \"Cont8Bits:contador\"" {  } { { "CPU_FPGA.bdf" "contador" { Schematic "C:/Users/11815722/Desktop/CPU_FPGA_quase_pronto/CPU_FPGA.bdf" { { 152 160 320 344 "contador" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666120352324 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reg4bits.bdf 1 1 " "Using design file reg4bits.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Reg4Bits " "Found entity 1: Reg4Bits" {  } { { "reg4bits.bdf" "" { Schematic "C:/Users/11815722/Desktop/CPU_FPGA_quase_pronto/reg4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666120352335 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666120352335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg4Bits Reg4Bits:inst33 " "Elaborating entity \"Reg4Bits\" for hierarchy \"Reg4Bits:inst33\"" {  } { { "CPU_FPGA.bdf" "inst33" { Schematic "C:/Users/11815722/Desktop/CPU_FPGA_quase_pronto/CPU_FPGA.bdf" { { 448 864 1024 640 "inst33" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666120352335 ""}
{ "Warning" "WSGN_SEARCH_FILE" "calculadora.vhd 2 1 " "Using design file calculadora.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 calculadora-ULA " "Found design unit 1: calculadora-ULA" {  } { { "calculadora.vhd" "" { Text "C:/Users/11815722/Desktop/CPU_FPGA_quase_pronto/calculadora.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666120352675 ""} { "Info" "ISGN_ENTITY_NAME" "1 calculadora " "Found entity 1: calculadora" {  } { { "calculadora.vhd" "" { Text "C:/Users/11815722/Desktop/CPU_FPGA_quase_pronto/calculadora.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666120352675 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666120352675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calculadora calculadora:calc " "Elaborating entity \"calculadora\" for hierarchy \"calculadora:calc\"" {  } { { "CPU_FPGA.bdf" "calc" { Schematic "C:/Users/11815722/Desktop/CPU_FPGA_quase_pronto/CPU_FPGA.bdf" { { 584 -136 32 696 "calc" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666120352678 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[0\] calculadora.vhd(9) " "Inferred latch for \"saida\[0\]\" at calculadora.vhd(9)" {  } { { "calculadora.vhd" "" { Text "C:/Users/11815722/Desktop/CPU_FPGA_quase_pronto/calculadora.vhd" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666120352679 "|CPU_FPGA|calculadora:calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[1\] calculadora.vhd(9) " "Inferred latch for \"saida\[1\]\" at calculadora.vhd(9)" {  } { { "calculadora.vhd" "" { Text "C:/Users/11815722/Desktop/CPU_FPGA_quase_pronto/calculadora.vhd" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666120352679 "|CPU_FPGA|calculadora:calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[2\] calculadora.vhd(9) " "Inferred latch for \"saida\[2\]\" at calculadora.vhd(9)" {  } { { "calculadora.vhd" "" { Text "C:/Users/11815722/Desktop/CPU_FPGA_quase_pronto/calculadora.vhd" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666120352679 "|CPU_FPGA|calculadora:calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[3\] calculadora.vhd(9) " "Inferred latch for \"saida\[3\]\" at calculadora.vhd(9)" {  } { { "calculadora.vhd" "" { Text "C:/Users/11815722/Desktop/CPU_FPGA_quase_pronto/calculadora.vhd" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666120352679 "|CPU_FPGA|calculadora:calc"}
{ "Warning" "WSGN_SEARCH_FILE" "mux_ula.vhd 2 1 " "Using design file mux_ula.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_ula-SYN " "Found design unit 1: mux_ula-SYN" {  } { { "mux_ula.vhd" "" { Text "C:/Users/11815722/Desktop/CPU_FPGA_quase_pronto/mux_ula.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666120352688 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_ULA " "Found entity 1: MUX_ULA" {  } { { "mux_ula.vhd" "" { Text "C:/Users/11815722/Desktop/CPU_FPGA_quase_pronto/mux_ula.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666120352688 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666120352688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_ULA MUX_ULA:MUX_REGIN " "Elaborating entity \"MUX_ULA\" for hierarchy \"MUX_ULA:MUX_REGIN\"" {  } { { "CPU_FPGA.bdf" "MUX_REGIN" { Schematic "C:/Users/11815722/Desktop/CPU_FPGA_quase_pronto/CPU_FPGA.bdf" { { 456 -632 -488 536 "MUX_REGIN" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666120352688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX MUX_ULA:MUX_REGIN\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"MUX_ULA:MUX_REGIN\|LPM_MUX:LPM_MUX_component\"" {  } { { "MUX_ULA.vhd" "LPM_MUX_component" { Text "C:/Users/11815722/Desktop/CPU_FPGA_quase_pronto/MUX_ULA.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666120352707 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MUX_ULA:MUX_REGIN\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"MUX_ULA:MUX_REGIN\|LPM_MUX:LPM_MUX_component\"" {  } { { "MUX_ULA.vhd" "" { Text "C:/Users/11815722/Desktop/CPU_FPGA_quase_pronto/MUX_ULA.vhd" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666120352708 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MUX_ULA:MUX_REGIN\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"MUX_ULA:MUX_REGIN\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666120352708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666120352708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666120352708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666120352708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666120352708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666120352708 ""}  } { { "MUX_ULA.vhd" "" { Text "C:/Users/11815722/Desktop/CPU_FPGA_quase_pronto/MUX_ULA.vhd" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666120352708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_70e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_70e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_70e " "Found entity 1: mux_70e" {  } { { "db/mux_70e.tdf" "" { Text "C:/Users/11815722/Desktop/CPU_FPGA_quase_pronto/db/mux_70e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666120352749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666120352749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_70e MUX_ULA:MUX_REGIN\|LPM_MUX:LPM_MUX_component\|mux_70e:auto_generated " "Elaborating entity \"mux_70e\" for hierarchy \"MUX_ULA:MUX_REGIN\|LPM_MUX:LPM_MUX_component\|mux_70e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666120352750 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "calculadora:calc\|saida\[0\] " "LATCH primitive \"calculadora:calc\|saida\[0\]\" is permanently enabled" {  } { { "calculadora.vhd" "" { Text "C:/Users/11815722/Desktop/CPU_FPGA_quase_pronto/calculadora.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1666120352988 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "calculadora:calc\|saida\[1\] " "LATCH primitive \"calculadora:calc\|saida\[1\]\" is permanently enabled" {  } { { "calculadora.vhd" "" { Text "C:/Users/11815722/Desktop/CPU_FPGA_quase_pronto/calculadora.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1666120352988 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "calculadora:calc\|saida\[2\] " "LATCH primitive \"calculadora:calc\|saida\[2\]\" is permanently enabled" {  } { { "calculadora.vhd" "" { Text "C:/Users/11815722/Desktop/CPU_FPGA_quase_pronto/calculadora.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1666120352988 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "calculadora:calc\|saida\[3\] " "LATCH primitive \"calculadora:calc\|saida\[3\]\" is permanently enabled" {  } { { "calculadora.vhd" "" { Text "C:/Users/11815722/Desktop/CPU_FPGA_quase_pronto/calculadora.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1666120352988 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cont8Bits:contador\|inst1000 Cont8Bits:contador\|inst1000~_emulated Cont8Bits:contador\|inst1000~1 " "Register \"Cont8Bits:contador\|inst1000\" is converted into an equivalent circuit using register \"Cont8Bits:contador\|inst1000~_emulated\" and latch \"Cont8Bits:contador\|inst1000~1\"" {  } { { "cont8bits.bdf" "" { Schematic "C:/Users/11815722/Desktop/CPU_FPGA_quase_pronto/cont8bits.bdf" { { 112 336 400 192 "inst1000" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1666120353181 "|CPU_FPGA|Cont8Bits:contador|inst1000"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cont8Bits:contador\|inst3 Cont8Bits:contador\|inst3~_emulated Cont8Bits:contador\|inst3~1 " "Register \"Cont8Bits:contador\|inst3\" is converted into an equivalent circuit using register \"Cont8Bits:contador\|inst3~_emulated\" and latch \"Cont8Bits:contador\|inst3~1\"" {  } { { "cont8bits.bdf" "" { Schematic "C:/Users/11815722/Desktop/CPU_FPGA_quase_pronto/cont8bits.bdf" { { 112 616 680 192 "inst3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1666120353181 "|CPU_FPGA|Cont8Bits:contador|inst3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cont8Bits:contador\|inst5 Cont8Bits:contador\|inst5~_emulated Cont8Bits:contador\|inst5~1 " "Register \"Cont8Bits:contador\|inst5\" is converted into an equivalent circuit using register \"Cont8Bits:contador\|inst5~_emulated\" and latch \"Cont8Bits:contador\|inst5~1\"" {  } { { "cont8bits.bdf" "" { Schematic "C:/Users/11815722/Desktop/CPU_FPGA_quase_pronto/cont8bits.bdf" { { 112 896 960 192 "inst5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1666120353181 "|CPU_FPGA|Cont8Bits:contador|inst5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cont8Bits:contador\|inst6 Cont8Bits:contador\|inst6~_emulated Cont8Bits:contador\|inst6~1 " "Register \"Cont8Bits:contador\|inst6\" is converted into an equivalent circuit using register \"Cont8Bits:contador\|inst6~_emulated\" and latch \"Cont8Bits:contador\|inst6~1\"" {  } { { "cont8bits.bdf" "" { Schematic "C:/Users/11815722/Desktop/CPU_FPGA_quase_pronto/cont8bits.bdf" { { 112 1176 1240 192 "inst6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1666120353181 "|CPU_FPGA|Cont8Bits:contador|inst6"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1666120353181 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1666120353331 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1666120353631 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666120353631 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "190 " "Implemented 190 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1666120353678 ""} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Implemented 50 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1666120353678 ""} { "Info" "ICUT_CUT_TM_LCELLS" "121 " "Implemented 121 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1666120353678 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1666120353678 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1666120353678 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4887 " "Peak virtual memory: 4887 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666120353696 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 18 16:12:33 2022 " "Processing ended: Tue Oct 18 16:12:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666120353696 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666120353696 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666120353696 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666120353696 ""}
