#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Tue Jun 05 15:45:46 2018
# Process ID: 63392
# Current directory: E:/demo/others/verilog/cpu54_single
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent26812 E:\demo\others\verilog\cpu54_single\cpu54_single.xpr
# Log file: E:/demo/others/verilog/cpu54_single/vivado.log
# Journal file: E:/demo/others/verilog/cpu54_single\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/demo/others/verilog/cpu54_single/cpu54_single.xpr
update_compile_order -fileset sources_1
generate_target Simulation [get_files E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
generate_target Simulation [get_files E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
export_ip_user_files -of_objects [get_files E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -force -quiet
launch_simulation
source test.tcl
close_sim
set_property -dict [list CONFIG.coefficient_file {E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/ip/mips_54_mars_simulate_student_ForWeb.coe}] [get_ips dist_mem_gen_0]
generate_target all [get_files  E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
export_ip_user_files -of_objects [get_files E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -force -quiet
reset_run dist_mem_gen_0_synth_1
launch_run -jobs 2 dist_mem_gen_0_synth_1
export_simulation -of_objects [get_files E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -directory E:/demo/others/verilog/cpu54_single/cpu54_single.ip_user_files/sim_scripts -ip_user_files_dir E:/demo/others/verilog/cpu54_single/cpu54_single.ip_user_files -ipstatic_source_dir E:/demo/others/verilog/cpu54_single/cpu54_single.ip_user_files/ipstatic -force -quiet
launch_runs synth_1 -jobs 2
wait_on_run synth_1
set_property -dict [list CONFIG.coefficient_file {E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/ip/mips_54_mars_simulate_student_ForWeb.coe}] [get_ips dist_mem_gen_0]
remove_files -fileset dist_mem_gen_0 E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci
file delete -force E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/ip/dist_mem_gen_0
file delete -force E:/demo/others/verilog/cpu54_single/cpu54_single.ip_user_files/ip/dist_mem_gen_0 E:/demo/others/verilog/cpu54_single/cpu54_single.ip_user_files/sim_scripts/dist_mem_gen_0
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name dist_mem_gen_0
set_property -dict [list CONFIG.depth {1600} CONFIG.data_width {32} CONFIG.memory_type {single_port_ram} CONFIG.input_options {non_registered} CONFIG.coefficient_file {E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/ip/mips_54_mars_simulate_student_ForWeb.coe}] [get_ips dist_mem_gen_0]
generate_target {instantiation_template} [get_files e:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  e:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
export_ip_user_files -of_objects [get_files e:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
launch_run -jobs 2 dist_mem_gen_0_synth_1
export_simulation -of_objects [get_files e:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -directory E:/demo/others/verilog/cpu54_single/cpu54_single.ip_user_files/sim_scripts -ip_user_files_dir E:/demo/others/verilog/cpu54_single/cpu54_single.ip_user_files -ipstatic_source_dir E:/demo/others/verilog/cpu54_single/cpu54_single.ip_user_files/ipstatic -force -quiet
remove_files c:/Users/GavinCJ/Desktop/mips_54_mars_simulate_student_ForWeb.coe
launch_simulation
source test.tcl
run all
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
run all
open_run synth_1 -name synth_1
update_compile_order -fileset sources_1
relaunch_sim
run all
relaunch_sim
run all
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
close_sim
launch_simulation
source test.tcl
add_wave {{/test/uut/sccpu/ALU_inst/r}} 
add_wave {{/test/uut/sccpu/cpu54_simple_control_inst/M_DM_addr0}} 
add_wave {{/test/uut/sccpu/cpu54_simple_control_inst/alu_out}} 
add_wave {{/test/uut/sccpu/ADD}} 
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
close_sim
