vunit formal_vld_rdy(vld_rdy(rtl)) { 
   -----------------------------------------------------------------
   -- Assumptions
   -----------------------------------------------------------------
	default clock is rising_edge(clk);

  -----------------------------------------------------------------
   -- Assertions
   -----------------------------------------------------------------
  stable_output : assert always not rst and vld and not rdy -> next vld and stable(data);

	-----------------------------------------------------------------
	-- Cover
  -----------------------------------------------------------------
 	-- cover_receive_data : cover {not Rx_Valid; Rx_Valid};
  -- cover_send_data: cover {status_out_rdy and status_out_vld; not status_out_vld};
}