/*
 * Copyright (c) Huawei Technologies Co., Ltd. 2021-2021. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 */
#include "dp_avgen_base.h"
#include "dpu_dp_dbg.h"
#include "dp_edid.h"
#include "drm_dp_helper_additions.h"
#include "dp_aux.h"
#include "dp_ctrl_config.h"
#include "hidptx/hidptx_reg.h"
#include "edid_timing_select.h"
#include "securec.h"

#define PREFERRED_FPS_OF_VR_MODE 70
#define DEFAULT_MODE 16

uint8_t dptx_audio_get_sample_freq_cfg(struct audio_params *aparams)
{
	uint8_t iec_orig_samp_freq = 0;
	uint8_t iec_samp_freq = 0;
	uint8_t sample_freq_cfg = 0;

	dpu_check_and_return(!aparams, 0, err, "[DP] aparams is NULL");

	iec_orig_samp_freq = aparams->iec_orig_samp_freq;
	iec_samp_freq = aparams->iec_samp_freq;

	if (iec_orig_samp_freq == IEC_ORIG_SAMP_FREQ_32K && iec_samp_freq == IEC_SAMP_FREQ_32K)
		sample_freq_cfg = DPTX_AUDIO_SAMPLE_FREQ_32K;
	else if (iec_orig_samp_freq == IEC_ORIG_SAMP_FREQ_48K && iec_samp_freq == IEC_SAMP_FREQ_48K)
		sample_freq_cfg = DPTX_AUDIO_SAMPLE_FREQ_48K;
	else if (iec_orig_samp_freq == IEC_ORIG_SAMP_FREQ_96K && iec_samp_freq == IEC_SAMP_FREQ_96K)
		sample_freq_cfg = DPTX_AUDIO_SAMPLE_FREQ_96K;
	else if (iec_orig_samp_freq == IEC_ORIG_SAMP_FREQ_192K && iec_samp_freq == IEC_SAMP_FREQ_192K)
		sample_freq_cfg = DPTX_AUDIO_SAMPLE_FREQ_192K;
	else
		sample_freq_cfg = DPTX_AUDIO_REFER_TO_STREAM_HEADER;

	return sample_freq_cfg;
}

uint8_t dptx_audio_get_data_width_cfg(struct audio_params *aparams)
{
	uint8_t data_width_cfg = 0;

	dpu_check_and_return(!aparams, 0, err, "[DP] aparams is NULL");

	if (aparams->data_width == 16)
		data_width_cfg = DPTX_AUDIO_SAMPLE_SIZE_16BIT;
	else if (aparams->data_width == 24)
		data_width_cfg = DPTX_AUDIO_SAMPLE_SIZE_24BIT;
	else
		data_width_cfg = DPTX_AUDIO_REFER_TO_STREAM_HEADER;

	return data_width_cfg;
}

uint8_t dptx_audio_get_num_channels_cfg(struct audio_params *aparams)
{
	uint8_t num_channels_cfg = 0;

	dpu_check_and_return(!aparams, 0, err, "[DP] aparams is NULL");

	if (aparams->num_channels == 2)
		num_channels_cfg = DPTX_AUDIO_CHANNEL_CNT_2CH;
	else if (aparams->num_channels == 8)
		num_channels_cfg = DPTX_AUDIO_CHANNEL_CNT_8CH;
	else
		num_channels_cfg = DPTX_AUDIO_REFER_TO_STREAM_HEADER;

	return num_channels_cfg;
}

uint8_t dptx_audio_get_speaker_map_cfg(struct audio_params *aparams)
{
	uint8_t speaker_map_cfg = 0;

	dpu_check_and_return(!aparams, 0, err, "[DP] aparams is NULL");

	if (aparams->num_channels == 2)
		speaker_map_cfg = DPTX_AUDIO_SPEAKER_MAPPING_2CH;
	else
		speaker_map_cfg = DPTX_AUDIO_SPEAKER_MAPPING_8CH;

	return speaker_map_cfg;
}

void dptx_config_hdr_payload(struct sdp_full_data *hdr_sdp_data, struct hdr_infoframe *hdr_infoframe,
	uint8_t enable)
{
	int i, j;
	uint32_t hdr_infoframe_data = 0;

	dpu_check_and_no_retval(!hdr_sdp_data, err, "[DP] hdr_sdp_data is NULL");
	dpu_check_and_no_retval(!hdr_infoframe, err, "[DP] hdr_infoframe is NULL");

	memset(hdr_sdp_data, 0, sizeof(*hdr_sdp_data));
	hdr_sdp_data->en = enable;
	hdr_sdp_data->payload[0] = HDR_INFOFRAME_HEADER;
	hdr_sdp_data->payload[1] = (hdr_infoframe->data[1] << 24) | (hdr_infoframe->data[0] << 16) |
		(HDR_INFOFRAME_LENGTH << 8) | HDR_INFOFRAME_VERSION;

	for (i = 2; i < HDR_INFOFRAME_LENGTH; i++) {
		for (j = 0; j < DATA_NUM_PER_REG; j++) {
			hdr_infoframe_data |= (uint32_t)hdr_infoframe->data[i] <<
				((j % DATA_NUM_PER_REG) * INFOFRAME_DATA_SIZE);

			if (j < (DATA_NUM_PER_REG - 1))
				i++;

			if (i >= HDR_INFOFRAME_LENGTH)
				break;
		}

		hdr_sdp_data->payload[i / DATA_NUM_PER_REG + 1] = hdr_infoframe_data;
		hdr_infoframe_data = 0;
	}
}

int dptx_update_dss_and_hwc(struct dp_ctrl *dptx)
{
	int retval = 0;
	struct dkmd_connector_info *pinfo = NULL;
	struct dkmd_object_info *upload_pinfo = NULL;

	dpu_check_and_return(!dptx, -EINVAL, err, "[DP] null pointer");

	pinfo = dptx->connector->conn_info;
	upload_pinfo = pinfo->base.comp_obj_info;
	upload_pinfo->connect_status = pinfo->base.connect_status = DP_CONNECTED;

	if (dptx->dptx_resolution_switch) {
		if (dptx->dptx_vr) {
			retval = dptx->dptx_resolution_switch(dptx, HOT_PLUG_IN_VR);
			if (retval != 0)
				dpu_pr_err("[DP] HOT_PLUG_IN_VR DSS init fail !!!");
		} else {
			retval = dptx->dptx_resolution_switch(dptx, HOT_PLUG_IN);
			if (retval != 0)
				dpu_pr_err("[DP] HOT_PLUG_IN DSS init fail !!!");
		}
	}

	if (retval != 0)
		upload_pinfo->connect_status = pinfo->base.connect_status = DP_DISCONNECTED;

	return 0;
}

/*
 * MISC0 bit7:5 for Pixel Encoding/Colorimetry Format Indicationa, According to Table 2-96 of DisplayPort spec 1.4
 */
static const struct video_bpc_mapping g_sink_bpc_maping[] = {
	{RGB, COLOR_DEPTH_6, 0},
	{RGB, COLOR_DEPTH_8, 1},
	{RGB, COLOR_DEPTH_10, 2},
	{RGB, COLOR_DEPTH_12, 3},
	{RGB, COLOR_DEPTH_16, 4},
	{YCBCR444, COLOR_DEPTH_8, 1},
	{YCBCR444, COLOR_DEPTH_10, 2},
	{YCBCR444, COLOR_DEPTH_12, 3},
	{YCBCR444, COLOR_DEPTH_16, 4},
	{YCBCR422, COLOR_DEPTH_8, 1},
	{YCBCR422, COLOR_DEPTH_10, 2},
	{YCBCR422, COLOR_DEPTH_12, 3},
	{YCBCR422, COLOR_DEPTH_16, 4},
	{YONLY, COLOR_DEPTH_8, 1},
	{YONLY, COLOR_DEPTH_10, 2},
	{YONLY, COLOR_DEPTH_12, 3},
	{YONLY, COLOR_DEPTH_16, 4},
	{RAW, COLOR_DEPTH_6, 1},
	{RAW, COLOR_DEPTH_8, 3},
	{RAW, COLOR_DEPTH_10, 4},
	{RAW, COLOR_DEPTH_12, 5},
	{RAW, COLOR_DEPTH_16, 7},
};

uint8_t dptx_get_sink_bpc_mapping(enum pixel_enc_type pix_enc, uint8_t bpc)
{
	uint8_t bpc_mapping = 0;
	uint32_t i;
	const struct video_bpc_mapping *vmap = NULL;

	for (i = 0; i < ARRAY_SIZE(g_sink_bpc_maping); i++) {
		vmap = &(g_sink_bpc_maping[i]);
		if (pix_enc == vmap->pix_enc && bpc == vmap->bpc) {
			bpc_mapping = vmap->bpc_mapping;
			break;
		}
	}

	return bpc_mapping;
}

/* default (bpc) -> (colordep) mapping */
static const struct default_colordep_map g_default_colordep_maps[] = {
	{COLOR_DEPTH_6, 18},
	{COLOR_DEPTH_8, 24},
	{COLOR_DEPTH_10, 30},
	{COLOR_DEPTH_12, 36},
	{COLOR_DEPTH_16, 48},
};

/* (bpc, encoding) -> (colordep) mapping */
static const struct colordep_map g_colordep_maps[] = {
	{COLOR_DEPTH_8, YCBCR420, 12},
	{COLOR_DEPTH_8, YCBCR422, 16},
	{COLOR_DEPTH_8, YONLY, 8},
	{COLOR_DEPTH_10, YCBCR420, 15},
	{COLOR_DEPTH_10, YCBCR422, 20},
	{COLOR_DEPTH_10, YONLY, 10},
	{COLOR_DEPTH_12, YCBCR420, 18},
	{COLOR_DEPTH_12, YCBCR422, 24},
	{COLOR_DEPTH_12, YONLY, 12},
	{COLOR_DEPTH_16, YCBCR420, 24},
	{COLOR_DEPTH_16, YCBCR422, 32},
	{COLOR_DEPTH_16, YONLY, 16},
};

int dptx_get_color_depth(int bpc, int encoding)
{
	int colordep;
	uint32_t i;

	/* set default value of color_depth */
	colordep = 18;

	/* set default value of color_depth according to different bpc */
	for (i = 0; i < ARRAY_SIZE(g_default_colordep_maps); i++) {
		if (bpc == g_default_colordep_maps[i].bpc) {
			colordep = g_default_colordep_maps[i].default_colordep;
			break;
		}
	}

	/* set value of color_depth according to bpc and encoding */
	for (i = 0; i < ARRAY_SIZE(g_colordep_maps); i++) {
		if (bpc == g_colordep_maps[i].bpc && encoding == g_colordep_maps[i].encoding) {
			colordep = g_colordep_maps[i].colordep;
			break;
		}
	}

	return colordep;
}

int dptx_br_to_link_clk(int rate)
{
	int link_clk;

	switch (rate) {
	case DPTX_PHYIF_CTRL_RATE_RBR:
		link_clk = 40500;
		break;
	case DPTX_PHYIF_CTRL_RATE_HBR:
		link_clk = 67500;
		break;
	case DPTX_PHYIF_CTRL_RATE_HBR2:
		link_clk = 135000;
		break;
	case DPTX_PHYIF_CTRL_RATE_HBR3:
		link_clk = 202500;
		break;
	case DPTX_PHYIF_CTRL_EDP_RATE_R216:
		link_clk = 54000;
		break;
	case DPTX_PHYIF_CTRL_EDP_RATE_R243:
		link_clk = 60750;
		break;
	case DPTX_PHYIF_CTRL_EDP_RATE_R324:
		link_clk = 81000;
		break;
	case DPTX_PHYIF_CTRL_EDP_RATE_R432:
		link_clk = 108000;
		break;
	default:
		return -EINVAL;
	}

	return link_clk;
}

int dptx_br_to_link_rate(int rate)
{
	int link_rate;

	switch (rate) {
	case DPTX_PHYIF_CTRL_RATE_RBR:
		link_rate = 162;
		break;
	case DPTX_PHYIF_CTRL_RATE_HBR:
		link_rate = 270;
		break;
	case DPTX_PHYIF_CTRL_RATE_HBR2:
		link_rate = 540;
		break;
	case DPTX_PHYIF_CTRL_RATE_HBR3:
		link_rate = 810;
		break;
	case DPTX_PHYIF_CTRL_EDP_RATE_R216:
		link_rate = 216;
		break;
	case DPTX_PHYIF_CTRL_EDP_RATE_R243:
		link_rate = 243;
		break;
	case DPTX_PHYIF_CTRL_EDP_RATE_R324:
		link_rate = 324;
		break;
	case DPTX_PHYIF_CTRL_EDP_RATE_R432:
		link_rate = 432;
		break;
	default:
		return -EINVAL;
	}

	return link_rate;
}

static void dptx_update_pixel_changed_info(struct dp_ctrl *dptx,
	struct dkmd_connector_info *pinfo, struct dtd *mdtd)
{
	/*
	* When product panel is enabled set display timing, it would not to do hot_unplug when timing is changed after Sx,
	* because DMS would call to set display timing interface after power on to restore the timing in this case.
	*/
	if (dptx->is_user_set_timing) {
		dptx->is_timing_changed = false;
		return;
	}

	if ((pinfo->base.xres != 0 && pinfo->base.xres != mdtd->h_active) ||
			(pinfo->base.yres != 0 && pinfo->base.yres != mdtd->v_active) ||
			(pinfo->base.dsc_en != dptx->dsc)) {
		dptx->is_timing_changed = true;
		dpu_pr_info("[DP] dptx %d pixcl changed xres:%u -> xres:%u, yres:%u -> yres:%u, pdsc:%u -> dsc:%d",
			dptx->port_id, pinfo->base.xres, mdtd->h_active, pinfo->base.yres, mdtd->v_active,
			pinfo->base.dsc_en, dptx->dsc);
	} else {
		dptx->is_timing_changed = false;
	}
}

int dptx_update_panel_info(struct dp_ctrl *dptx)
{
	struct dtd *mdtd = NULL;
	struct dkmd_object_info *upload_pinfo = NULL;
	struct dkmd_connector_info *pinfo = NULL;
	struct video_params *vparams = NULL;
	struct dfr_info *dfr_info = NULL;
	uint8_t fps_i;
	uint32_t i = 0;
	uint32_t idx = 0;

	dpu_check_and_return(!dptx, -EINVAL, err, "[DP] dptx is NULL");

	vparams = &(dptx->vparams);
	mdtd = &(dptx->vparams.mdtd);
	pinfo = dptx->connector->conn_info;
	dfr_info = dkmd_get_dfr_info(pinfo);
	upload_pinfo = pinfo->base.comp_obj_info;
	idx = (dptx->connector->active_idx != 0 && dptx->connector->post_info[1] != NULL) ? 1 : 0;

	dptx_update_pixel_changed_info(dptx, pinfo, mdtd);
	upload_pinfo->xres = pinfo->base.xres = mdtd->h_active;
	upload_pinfo->yres = pinfo->base.yres = mdtd->v_active;
	dpu_pr_info("[DP] dptx_update_panel_info xres:%d, yres:%d, pixel_clock:%d, idx %u",
		mdtd->h_active, mdtd->v_active, mdtd->pixel_clock, idx);

	if (dptx->dsc) {
		upload_pinfo->dsc_out_height = pinfo->base.dsc_out_height = dptx->connector->post_info[idx]->dsc.dsc_info.output_height;
		upload_pinfo->dsc_out_width = pinfo->base.dsc_out_width = dptx->connector->post_info[idx]->dsc.dsc_info.output_width;
		upload_pinfo->dsc_en = pinfo->base.dsc_en = dptx->connector->post_info[idx]->dsc.dsc_en = 1;
	} else {
		upload_pinfo->dsc_out_width = pinfo->base.dsc_out_width = pinfo->base.xres;
		upload_pinfo->dsc_out_height = pinfo->base.dsc_out_height = pinfo->base.yres;
		upload_pinfo->dsc_en = pinfo->base.dsc_en = dptx->connector->post_info[idx]->dsc.dsc_en = 0;
	}
	dpu_pr_info("[DP] dsc_out_height %d, dsc_out_width %d, dsc_en %d",
		upload_pinfo->dsc_out_height, upload_pinfo->dsc_out_width, upload_pinfo->dsc_en);
	dptx->connector->ldi.h_back_porch =
		(mdtd->h_blanking - mdtd->h_sync_offset - mdtd->h_sync_pulse_width);
	dptx->connector->ldi.h_front_porch = mdtd->h_sync_offset;
	dptx->connector->ldi.h_pulse_width = mdtd->h_sync_pulse_width;
	dptx->connector->ldi.v_back_porch =
		(mdtd->v_blanking - mdtd->v_sync_offset - mdtd->v_sync_pulse_width);
	dptx->connector->ldi.v_front_porch = mdtd->v_sync_offset;
	dptx->connector->ldi.v_pulse_width = mdtd->v_sync_pulse_width;
	dptx->connector->ldi.pxl_clk_rate_div = 1;
	upload_pinfo->width = pinfo->base.width = 530;
	upload_pinfo->height = pinfo->base.height = 300;
	if (dptx->edid_info.video.max_himage_size != 0) {
		upload_pinfo->width = pinfo->base.width = dptx->edid_info.video.max_himage_size * 10;
		upload_pinfo->height = pinfo->base.height = dptx->edid_info.video.max_vimage_size * 10;
	} else {
		dpu_pr_info("[DP] The size of display device cannot be got from edid information");
	}

	if (dptx->dp_ext_info != NULL && dptx->dp_ext_info->sinfo != NULL) {
		dpu_pr_info("[DP] set is_pluggable to 0 in CDC");
		upload_pinfo->is_pluggable = 0;
		upload_pinfo->display_num = dptx->dp_ext_info->screen_num;
		for (i = 0; i < upload_pinfo->display_num; i++) {
			upload_pinfo->display_info[i].xres = dptx->dp_ext_info->sinfo[i].h_active_pixels;
			upload_pinfo->display_info[i].yres = dptx->dp_ext_info->sinfo[i].v_active_pixels;
            upload_pinfo->display_info[i].link_id = dptx->dp_ext_info->sinfo[i].link_id;
		}
	}

	dptx->connector->ldi.pxl_clk_rate = mdtd->pixel_clock * 1000;
	dptx->connector->ldi.pxl_clk = mdtd->pixel_clock * 1000;
	if (dptx->dsc)
		pinfo->ifbc_type = dptx->dsc_ifbc_type;
	else
		pinfo->ifbc_type = IFBC_TYPE_NONE;
	dpu_pr_info("[DP] ifbc_type %d", pinfo->ifbc_type);

	upload_pinfo->fps = pinfo->base.fps = vparams->m_fps;
	upload_pinfo->fps_info_count = pinfo->base.fps_info_count = 1;

	if (dfr_info && pinfo->support_te) {
		for (fps_i = 0; fps_i < dfr_info->oled_info.fps_sup_num; fps_i++)
			upload_pinfo->dfr_fps[fps_i] = pinfo->base.dfr_fps[fps_i] = dfr_info->oled_info.fps_sup_seq[fps_i];

		upload_pinfo->fps_info_count = pinfo->base.fps_info_count = dfr_info->oled_info.fps_sup_num;
	}
	upload_pinfo->is_plugin = dptx->is_plugin ? 1 : 0;
	dpu_pr_info("[DP] set is_plugin to %d", upload_pinfo->is_plugin);

	return 0;
}

void dptx_debug_resolution_info(struct dp_ctrl *dptx)
{
	struct dtd *mdtd = NULL;
	struct dkmd_connector_info *pinfo = NULL;
	struct video_params *vparams = NULL;

	dpu_check_and_no_retval(!dptx, err, "[DP] dptx is NULL");

	vparams = &(dptx->vparams);
	mdtd = &(dptx->vparams.mdtd);
	pinfo = dptx->connector->conn_info;

	dpu_pr_info("[DP] xres=%d\n"
		"yres=%d\n"
		"h_back_porch=%d\n"
		"h_front_porch=%d\n"
		"h_pulse_width=%d\n"
		"v_back_porch=%d\n"
		"v_front_porch=%d\n"
		"v_pulse_width=%d\n"
		"hsync_plr=%hhu\n"
		"vsync_plr=%hhu\n"
		"pxl_clk_rate_div=%d\n"
		"pxl_clk_rate=%llu\n"
		"m_fps=%hhu\n",
		pinfo->base.xres,
		pinfo->base.yres,
		dptx->connector->ldi.h_back_porch,
		dptx->connector->ldi.h_front_porch,
		dptx->connector->ldi.h_pulse_width,
		dptx->connector->ldi.v_back_porch,
		dptx->connector->ldi.v_front_porch,
		dptx->connector->ldi.v_pulse_width,
		dptx->connector->ldi.hsync_plr,
		dptx->connector->ldi.vsync_plr,
		dptx->connector->ldi.pxl_clk_rate_div,
		dptx->connector->ldi.pxl_clk_rate,
		vparams->m_fps);

	dp_imonitor_set_param(DP_PARAM_WIDTH, &(mdtd->h_active));
	dp_imonitor_set_param(DP_PARAM_HIGH,  &(mdtd->v_active));
	dp_imonitor_set_param(DP_PARAM_FPS,   &(vparams->m_fps));
}

static int dptx_get_changed_dtd_timing(struct dp_ctrl *dptx, struct video_params *vparams)
{
	int retval = 0;
	struct dtd mdtd = {0};

	if (dptx->dptx_video_ts_calculate == NULL) {
		dpu_pr_warn("[DP] dptx_video_ts_calculate is NULL");
        return -EINVAL;
	}

	if (!convert_code_to_dtd(&mdtd, vparams->mode, vparams->refresh_rate, vparams->video_format)) {
		dpu_pr_err("[DP] convert_code_to_dtd failed");
		return -EINVAL;
	}
	retval = dptx->dptx_video_ts_calculate(dptx, dptx->link.lanes, dptx->link.rate, vparams->bpc,
			vparams->pix_enc, mdtd.pixel_clock);
	if (retval != 0) {
		dpu_pr_err("[DP] Timing tu is over link bandwidth!");
		return -EINVAL;
	}

	vparams->mdtd = mdtd;
	vparams->m_fps = (uint8_t)((mdtd.pixel_clock * 1000) / ((mdtd.h_active + mdtd.h_blanking) * (mdtd.v_active + mdtd.v_blanking)));

	return 0;
}

static int dptx_change_video_timing_by_mst(struct dp_ctrl *dptx)
{
	int i = 0;
	struct video_params *vparams = &dptx->vparams;

	if (dptx->mst) {
		dpu_pr_info("[DP] video timing is changed by mst");
		if ((vparams->mdtd.h_active > FHD_TIMING_H_ACTIVE) || (vparams->mdtd.v_active > FHD_TIMING_V_ACTIVE)) {
			vparams->video_format = CTA;
			vparams->mode = DEFAULT_MODE;
			for (i = 0; i < dptx->streams; i++) {
				if (dptx_get_changed_dtd_timing(dptx, vparams) != 0) {
					dpu_pr_err("[DP] MST change video timing %d error!", i);
					return -EINVAL;
				}
				dpu_pr_info("[DP] The mst %d mode is changed as [%u * %u @ %u Hz]", i, vparams->mdtd.h_active,
					vparams->mdtd.v_active, vparams->m_fps);
			}
		}
	}

	return 0;
}

static int dptx_change_video_timing_by_switch_source(struct dp_ctrl *dptx)
{
	struct video_params *vparams = &dptx->vparams;

	if (!dptx->same_source) {
		if ((vparams->mdtd.h_active > FHD_TIMING_H_ACTIVE) || (vparams->mdtd.v_active > FHD_TIMING_V_ACTIVE)) {
			dpu_pr_info("[DP] video mode is changed by different source!");
			vparams->video_format = CTA;
			vparams->mode = DEFAULT_MODE; /* switch to 1080p on PC mode */
			if (dptx_get_changed_dtd_timing(dptx, vparams) != 0) {
				dpu_pr_err("[DP] Switch source timing error!");
				return -EINVAL;
			}
			dpu_pr_info("[DP] The switch source mode is changed as [%u * %u @ %u Hz]", vparams->mdtd.h_active,
				vparams->mdtd.v_active, vparams->m_fps);
		}
	}

	return 0;
}

static int dptx_change_video_timing_by_user_mode(struct dp_ctrl *dptx)
{
	struct video_params *vparams = &dptx->vparams;

	if (dptx->user_mode != 0) {
		dpu_pr_info("[DP] video timing is changed by user mode!");
		vparams->video_format = dptx->user_mode_format;
		vparams->mode = (uint8_t)dptx->user_mode; /* switch to user mode */
		if (dptx_get_changed_dtd_timing(dptx, vparams) != 0) {
			dpu_pr_err("[DP] Change user mode error!");
			return -EINVAL;
		}
		dpu_pr_info("[DP] The user mode is changed as [%u * %u @ %u Hz]", vparams->mdtd.h_active,
			vparams->mdtd.v_active, vparams->m_fps);
	}

	return 0;
}

static int dptx_change_video_timing_by_set(struct dp_ctrl *dptx)
{
	int retval = 0;
	struct dtd mdtd = {0};
	struct video_params *vparams = &dptx->vparams;
	struct dkmd_connector_info *pinfo = NULL;
	struct edid_timing_info *edid_timing = NULL;

	pinfo = dptx->connector->conn_info;
	if (dptx->is_user_set_timing) {
		if (pinfo->base.user_timing_id >= pinfo->base.timing_num) {
			dpu_pr_err("[DP] Invalid user timing id [%u], edid_timing_num is %u", pinfo->base.user_timing_id,
				pinfo->base.timing_num);
			return -EINVAL;
		}
		edid_timing = &pinfo->base.timing_list[pinfo->base.user_timing_id];
		dpu_pr_info("[DP] video timing has been set by user, timing index is %u", pinfo->base.user_timing_id);
		convert_edid_timing_to_dtd(&mdtd, edid_timing);
		retval = dptx->dptx_video_ts_calculate(dptx, dptx->link.lanes, dptx->link.rate, vparams->bpc,
						vparams->pix_enc, mdtd.pixel_clock);
		if (retval != 0) {
            dpu_pr_err("[DP] user set video timing is over link bandwidth!");
            return retval;
		}
		vparams->mdtd = mdtd;
		vparams->m_fps = (uint8_t)edid_timing->fps;
		dpu_pr_info("[DP] The user timing is [%u * %u @ %uHz]", edid_timing->hactive_pixels, edid_timing->vactive_pixels,
			edid_timing->fps);
	}

	return 0;
}

static int dptx_change_video_timing_by_low_temperature(struct dp_ctrl *dptx)
{
	struct video_params *vparams = &dptx->vparams;

	if (dptx_check_low_temperature(dptx)) {
		if ((vparams->mdtd.h_active > dptx->max_hactive_low_temp) ||
				(vparams->mdtd.v_active > dptx->max_vactive_low_temp)) {
			dpu_pr_info("[DP] video mode is changed by low temperature!");
			vparams->video_format = CTA;
			vparams->mode = DEFAULT_MODE; /* switch to 1080p when low temperature */
			if (dptx_get_changed_dtd_timing(dptx, vparams) != 0) {
				dpu_pr_err("[DP] Change low temperature mode error!");
				return -EINVAL;
			}
			dpu_pr_info("[DP] The low temperature mode is changed as [%u * %u @ %u Hz]", vparams->mdtd.h_active,
				vparams->mdtd.v_active, vparams->m_fps);
		}
	}

	return 0;
}

void dptx_change_video_timing(struct dp_ctrl *dptx)
{
	int retval = 0;

	dpu_check_and_no_retval(!dptx, err, "[DP] null pointer");

	retval = dptx_change_video_timing_by_mst(dptx);
	if (unlikely(retval != 0))
		return;

	retval = dptx_change_video_timing_by_switch_source(dptx);
	if (unlikely(retval != 0))
		return;

	retval = dptx_change_video_timing_by_user_mode(dptx);
	if (unlikely(retval != 0))
		return;

	retval = dptx_change_video_timing_by_set(dptx);
	if (unlikely(retval != 0))
		return;

	retval = dptx_change_video_timing_by_low_temperature(dptx);
	if (unlikely(retval != 0))
		return;

	dp_imonitor_set_param(DP_PARAM_SOURCE_MODE, &(dptx->same_source));
	dp_imonitor_set_param(DP_PARAM_USER_MODE,   &(dptx->vparams.mode));
	dp_imonitor_set_param(DP_PARAM_USER_FORMAT, &(dptx->vparams.video_format));

	return;
}

bool dptx_sink_enabled_ssc(struct dp_ctrl *dptx)
{
	uint8_t byte = 0;
	int retval = 0;

	retval = dptx_read_dpcd(dptx, DP_MAX_DOWNSPREAD, &byte);
	if (retval) {
		dpu_pr_err("[DP] dptx_read_dpcd fail");
		return false;
	}

	return byte & 1;
}

static bool dptx_need_update_timing_vr(struct dp_ctrl *dptx, struct edid_timing_info *cur_timing_info,
	struct edid_timing_info *pref_timing_info_vr)
{
	/* Check VR is supported or not */
	if (dptx->dptx_vr == false) {
		dpu_pr_debug("[DP] dptx_vr is false");
		return false;
	}

	/* Check VR fps */
	if (cur_timing_info->fps != PREFERRED_FPS_OF_VR_MODE) {
		dpu_pr_debug("[DP] current fps %u is not preferred vr fps", cur_timing_info->fps);
		return false;
	}

	/* If pref_timing_info_vr is NULL, init it */
	if (pref_timing_info_vr == NULL) {
		dpu_pr_debug("[DP] pref_timing_info_vr is NULL");
		return true;
	}

	/* Check pixcel valid */
	if ((cur_timing_info->hactive_pixels * cur_timing_info->vactive_pixels) <=
		(pref_timing_info_vr->hactive_pixels * pref_timing_info_vr->vactive_pixels)) {
		dpu_pr_debug("[DP] cur_timing_info pixcel is lower than pref_timing_info_vr pixcel");
		return false;
	}

	return true;
}

void convert_edid_timing_to_dtd(struct dtd *dst_dtd, struct edid_timing_info *src_timing_info)
{
	dpu_check_and_no_retval(!src_timing_info, err, "[DP] src_timing_info is NULL!");
	dpu_check_and_no_retval(!dst_dtd, err, "[DP] dst_dtd is NULL!");

	dst_dtd->pixel_repetition_input = 0;
	dst_dtd->pixel_clock = src_timing_info->pixel_clock;

	dst_dtd->h_active = src_timing_info->hactive_pixels;
	dst_dtd->h_blanking = src_timing_info->hblanking;
	dst_dtd->h_sync_offset = src_timing_info->hsync_offset;
	dst_dtd->h_sync_pulse_width = src_timing_info->hsync_pulse_width;

	dst_dtd->h_image_size = src_timing_info->hsize;

	dst_dtd->v_active = src_timing_info->vactive_pixels;
	dst_dtd->v_blanking = src_timing_info->vblanking;
	dst_dtd->v_sync_offset = src_timing_info->vsync_offset;
	dst_dtd->v_sync_pulse_width = src_timing_info->vsync_pulse_width;

	dst_dtd->v_image_size = src_timing_info->vsize;

	dst_dtd->interlaced = src_timing_info->interlaced;

	dst_dtd->v_sync_polarity = src_timing_info->vsync_polarity;
	dst_dtd->h_sync_polarity = src_timing_info->hsync_polarity;

	dst_dtd->v_active = (dst_dtd->interlaced == INTERLACED) ? (dst_dtd->v_active / 2) : dst_dtd->v_active;
}

struct edid_timing_info* dptx_find_default_preferred_timing(struct dp_ctrl *dptx)
{
	uint32_t i = 0;
	uint32_t pref_timing_id = 0;
	struct dkmd_connector_info *pinfo = NULL;
	struct edid_timing_info *cur_timing_info = NULL;
	struct edid_timing_info *cur_pref_timing_vr = NULL;
	struct edid_timing_info *pref_timing_info = NULL;

	dpu_check_and_return(!dptx, NULL, err, "[DP] dptx is NULL");

	if (dptx->dptx_video_ts_calculate == NULL) {
		dpu_pr_warn("[DP] dptx_video_ts_calculate is NULL");
		return NULL;
	}

	pinfo = dptx->connector->conn_info;
	dpu_check_and_return(!pinfo, NULL, err, "[DP] dkmd_connector_info is NULL");
	if (pinfo->base.timing_num > MAX_TIMING_NUM) {
		dpu_pr_warn("[DP] edid_timing_num is %u, exceeds the max value", pinfo->base.timing_num);
		pinfo->base.timing_num = MAX_TIMING_NUM;
	}

	dpu_pr_info("[DP] valid timing num is %u", pinfo->base.timing_num);
	for (i = 0; i < pinfo->base.timing_num; i++) {
		cur_timing_info = &pinfo->base.timing_list[i];
		convert_edid_timing_to_dtd(&dptx->vparams.mdtd, cur_timing_info);
		dpu_pr_info("[DP] check current timing[%u * %u @ %u] is preferred or not start",
			cur_timing_info->hactive_pixels, cur_timing_info->vactive_pixels, cur_timing_info->fps);

		if (dptx->dptx_video_ts_calculate(dptx, dptx->link.lanes, dptx->link.rate, dptx->vparams.bpc,
				dptx->vparams.pix_enc, cur_timing_info->pixel_clock) != 0)
			continue;

		if (edid_check_timing_preferred(pinfo, cur_timing_info, pref_timing_info)) {
			pref_timing_id = i;
			pref_timing_info = cur_timing_info;
			dpu_pr_info("[DP] Need update preferred timing as [%u * %u @ %u]", pref_timing_info->hactive_pixels,
				pref_timing_info->vactive_pixels, pref_timing_info->fps);
			if (pref_timing_info->preferred) {
				dpu_pr_info("[DP] This timing is EDID preferred timing, select it");
				break;
			}
		}

		/* choose vr timing */
		if (dptx_need_update_timing_vr(dptx, cur_timing_info, cur_pref_timing_vr))
			cur_pref_timing_vr = cur_timing_info;
	}

	if ((dptx->dptx_vr == true) && (cur_pref_timing_vr != NULL))
		pref_timing_info = cur_pref_timing_vr;

	if (pref_timing_info != NULL) {
		edid_place_preferred_timing_at_array_first(pinfo->base.timing_list, &pref_timing_info, pref_timing_id);
		dpu_pr_info("[EDID] Selective preferred timing is:[%u * %u @ %u]", pref_timing_info->hactive_pixels,
			pref_timing_info->vactive_pixels, pref_timing_info->fps);
	}

	return pref_timing_info;
}

void dptx_filter_valid_timing_by_link_bandwith(struct dp_ctrl *dptx)
{
	uint32_t i = 0;
	uint32_t cnt = 0;
	struct dkmd_connector_info *pinfo = NULL;
	struct edid_timing_info *cur_timing_info = NULL;

	if (dptx->dptx_video_ts_calculate == NULL) {
		dpu_pr_warn("[DP] dptx_video_ts_calculate is NULL");
		return;
	}

	pinfo = dptx->connector->conn_info;
	if (pinfo->base.timing_num > MAX_TIMING_NUM) {
		dpu_pr_warn("[DP] edid_timing_num is %u, exceeds the max value", pinfo->base.timing_num);
		pinfo->base.timing_num = MAX_TIMING_NUM;
	}

	for (i = 0; i < pinfo->base.timing_num; i++) {
		cur_timing_info = &pinfo->base.timing_list[i];
		convert_edid_timing_to_dtd(&dptx->vparams.mdtd, cur_timing_info);
		if(dptx->dptx_video_ts_calculate(dptx, dptx->link.lanes, dptx->link.rate, dptx->vparams.bpc,
				dptx->vparams.pix_enc, cur_timing_info->pixel_clock) == 0) {
			pinfo->base.timing_list[cnt++] = pinfo->base.timing_list[i];
			dpu_pr_info("[EDID] DP real valid timing[%u] is [%u * %u @ %u]", cnt, pinfo->base.timing_list[i].hactive_pixels,
				 pinfo->base.timing_list[i].vactive_pixels, pinfo->base.timing_list[i].fps);
		} else {
			dpu_pr_info("[EDID] Invalid timing[%u * %u @ %u] for over link bandwith", pinfo->base.timing_list[i].hactive_pixels,
				 pinfo->base.timing_list[i].vactive_pixels, pinfo->base.timing_list[i].fps);
		}
	}

	edid_clear_invalid_timing(pinfo->base.timing_list, cnt, pinfo->base.timing_num);
	pinfo->base.timing_num = cnt;
	dpu_pr_info("[EDID] DP real valid timing num is %u", pinfo->base.timing_num);
}
