;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 07/12/2020 04:58:01 p. m.
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2000  	536936444
0x0004	0x43E90000  	17385
0x0008	0x44B50000  	17589
0x000C	0x44B50000  	17589
0x0010	0x44B50000  	17589
0x0014	0x44B50000  	17589
0x0018	0x44B50000  	17589
0x001C	0x44B50000  	17589
0x0020	0x44B50000  	17589
0x0024	0x44B50000  	17589
0x0028	0x44B50000  	17589
0x002C	0x44B50000  	17589
0x0030	0x44B50000  	17589
0x0034	0x44B50000  	17589
0x0038	0x44B50000  	17589
0x003C	0x44B50000  	17589
0x0040	0x44B50000  	17589
0x0044	0x44B50000  	17589
0x0048	0x44B50000  	17589
0x004C	0x44B50000  	17589
0x0050	0x44B50000  	17589
0x0054	0x44B50000  	17589
0x0058	0x44B50000  	17589
0x005C	0x44B50000  	17589
0x0060	0x44B50000  	17589
0x0064	0x44B50000  	17589
0x0068	0x44B50000  	17589
0x006C	0x44B50000  	17589
0x0070	0x44B50000  	17589
0x0074	0x44B50000  	17589
0x0078	0x44B50000  	17589
0x007C	0x44B50000  	17589
0x0080	0x44B50000  	17589
0x0084	0x44B50000  	17589
0x0088	0x44B50000  	17589
0x008C	0x44B50000  	17589
0x0090	0x44B50000  	17589
0x0094	0x44B50000  	17589
0x0098	0x44B50000  	17589
0x009C	0x413D0000  	16701
0x00A0	0x44B50000  	17589
0x00A4	0x44B50000  	17589
0x00A8	0x44B50000  	17589
0x00AC	0x44B50000  	17589
0x00B0	0x44B50000  	17589
0x00B4	0x44B50000  	17589
0x00B8	0x44B50000  	17589
0x00BC	0x44B50000  	17589
0x00C0	0x44B50000  	17589
0x00C4	0x44B50000  	17589
0x00C8	0x44B50000  	17589
0x00CC	0x44B50000  	17589
0x00D0	0x44B50000  	17589
0x00D4	0x41B10000  	16817
0x00D8	0x44B50000  	17589
0x00DC	0x44B50000  	17589
0x00E0	0x41710000  	16753
0x00E4	0x44B50000  	17589
0x00E8	0x44B50000  	17589
0x00EC	0x44B50000  	17589
0x00F0	0x44B50000  	17589
0x00F4	0x44B50000  	17589
0x00F8	0x44B50000  	17589
0x00FC	0x44B50000  	17589
0x0100	0x44B50000  	17589
0x0104	0x44B50000  	17589
0x0108	0x44B50000  	17589
0x010C	0x44B50000  	17589
0x0110	0x44B50000  	17589
0x0114	0x44B50000  	17589
0x0118	0x41510000  	16721
0x011C	0x44B50000  	17589
0x0120	0x44B50000  	17589
0x0124	0x44B50000  	17589
0x0128	0x44B50000  	17589
0x012C	0x44B50000  	17589
0x0130	0x44B50000  	17589
0x0134	0x44B50000  	17589
0x0138	0x44B50000  	17589
0x013C	0x44B50000  	17589
0x0140	0x44B50000  	17589
0x0144	0x44B50000  	17589
0x0148	0x44B50000  	17589
0x014C	0x44B50000  	17589
; end of ____SysVT
_main:
;main.c, 66 :: 		void main(){
0x43E8	0xB081    SUB	SP, SP, #4
0x43EA	0xF7FFFF4F  BL	17036
0x43EE	0xF000FF9B  BL	21288
0x43F2	0xF000F863  BL	17596
0x43F6	0xF000FF57  BL	21160
;main.c, 67 :: 		Delay_ms( 1000 );
0x43FA	0xF64127FF  MOVW	R7, #6911
0x43FE	0xF2C007B7  MOVT	R7, #183
L_main346:
0x4402	0x1E7F    SUBS	R7, R7, #1
0x4404	0xD1FD    BNE	L_main346
0x4406	0xBF00    NOP
0x4408	0xBF00    NOP
0x440A	0xBF00    NOP
0x440C	0xBF00    NOP
0x440E	0xBF00    NOP
;main.c, 71 :: 		GPIO_Digital_Output( &GPIOC_BASE, _GPIO_PINMASK_6 );
0x4410	0xF2400140  MOVW	R1, #64
0x4414	0x481F    LDR	R0, [PC, #124]
0x4416	0xF7FFFC6D  BL	_GPIO_Digital_Output+0
;main.c, 72 :: 		GPIO_Digital_Output( &GPIOC_BASE, _GPIO_PINMASK_7 );
0x441A	0xF2400180  MOVW	R1, #128
0x441E	0x481D    LDR	R0, [PC, #116]
0x4420	0xF7FFFC68  BL	_GPIO_Digital_Output+0
;main.c, 73 :: 		GPIO_Digital_Output( &GPIOC_BASE, _GPIO_PINMASK_8 );
0x4424	0xF2401100  MOVW	R1, #256
0x4428	0x481A    LDR	R0, [PC, #104]
0x442A	0xF7FFFC63  BL	_GPIO_Digital_Output+0
;main.c, 75 :: 		GPIO_Digital_Output( &GPIOB_BASE, _GPIO_PINMASK_7 );
0x442E	0xF2400180  MOVW	R1, #128
0x4432	0x4819    LDR	R0, [PC, #100]
0x4434	0xF7FFFC5E  BL	_GPIO_Digital_Output+0
;main.c, 76 :: 		Sound_Init( &GPIOB_ODR, 7 );
0x4438	0x2107    MOVS	R1, #7
0x443A	0x4818    LDR	R0, [PC, #96]
0x443C	0xF7FFFDB6  BL	_Sound_Init+0
;main.c, 77 :: 		Sound_Play( 1000, 100 );
0x4440	0x2164    MOVS	R1, #100
0x4442	0xF24030E8  MOVW	R0, #1000
0x4446	0xF7FFFDDB  BL	_Sound_Play+0
;main.c, 79 :: 		LEDRed      = 1;
0x444A	0x2101    MOVS	R1, #1
0x444C	0xB249    SXTB	R1, R1
0x444E	0x4814    LDR	R0, [PC, #80]
0x4450	0x6001    STR	R1, [R0, #0]
;main.c, 80 :: 		LEDGreen    = 1;
0x4452	0x4814    LDR	R0, [PC, #80]
0x4454	0x6001    STR	R1, [R0, #0]
;main.c, 81 :: 		LEDBlue     = 1;
0x4456	0x4814    LDR	R0, [PC, #80]
0x4458	0x6001    STR	R1, [R0, #0]
;main.c, 83 :: 		vUARTTxInit();
0x445A	0xF7FFFE59  BL	_vUARTTxInit+0
;main.c, 84 :: 		STM_LOGE( "TEST\r\n", NULL );
0x445E	0x2200    MOVS	R2, #0
0x4460	0xB252    SXTB	R2, R2
0x4462	0x4912    LDR	R1, [PC, #72]
0x4464	0x4812    LDR	R0, [PC, #72]
0x4466	0xB404    PUSH	(R2)
0x4468	0xB402    PUSH	(R1)
0x446A	0xB401    PUSH	(R0)
0x446C	0xF7FDFE40  BL	_PrintOut+0
0x4470	0xB003    ADD	SP, SP, #12
;main.c, 88 :: 		ucRF4463Setup( RF4463_DEFAULT_CHANNEL, RF4463_DEFAULT_CHANNEL, RF4463_DEFAULT_NETWORK, RF4463_DEFAULT_TX_POWER );
0x4472	0x237F    MOVS	R3, #127
0x4474	0x2205    MOVS	R2, #5
0x4476	0x2105    MOVS	R1, #5
0x4478	0x2005    MOVS	R0, #5
0x447A	0xF7FFFC9D  BL	_ucRF4463Setup+0
;main.c, 92 :: 		LEDRed      = 0;
0x447E	0x2100    MOVS	R1, #0
0x4480	0xB249    SXTB	R1, R1
0x4482	0x4807    LDR	R0, [PC, #28]
0x4484	0x6001    STR	R1, [R0, #0]
;main.c, 93 :: 		LEDBlue     = 0;
0x4486	0x4808    LDR	R0, [PC, #32]
0x4488	0x6001    STR	R1, [R0, #0]
;main.c, 94 :: 		LEDGreen    = 0;
0x448A	0x4806    LDR	R0, [PC, #24]
0x448C	0x6001    STR	R1, [R0, #0]
;main.c, 98 :: 		vDongleLoop();
0x448E	0xF7FFFE13  BL	_vDongleLoop+0
;main.c, 99 :: 		}
L_end_main:
L__main_end_loop:
0x4492	0xE7FE    B	L__main_end_loop
0x4494	0x10004001  	GPIOC_BASE+0
0x4498	0x0C004001  	GPIOB_BASE+0
0x449C	0x0C0C4001  	GPIOB_ODR+0
0x44A0	0x01984222  	GPIOC_ODR+0
0x44A4	0x019C4222  	GPIOC_ODR+0
0x44A8	0x01A04222  	GPIOC_ODR+0
0x44AC	0x52840000  	?lstr_154_main+0
0x44B0	0x04C50000  	_vDebugPrint+0
; end of _main
_GPIO_Digital_Output:
;__Lib_GPIO_32F10x.c, 365 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x3CF4	0xB081    SUB	SP, SP, #4
0x3CF6	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 366 :: 		
0x3CFA	0x4A04    LDR	R2, [PC, #16]
0x3CFC	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x3CFE	0xF7FFFC11  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 367 :: 		
L_end_GPIO_Digital_Output:
0x3D02	0xF8DDE000  LDR	LR, [SP, #0]
0x3D06	0xB001    ADD	SP, SP, #4
0x3D08	0x4770    BX	LR
0x3D0A	0xBF00    NOP
0x3D0C	0x00140008  	#524308
; end of _GPIO_Digital_Output
_GPIO_Config:
;__Lib_GPIO_32F10x.c, 124 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x3524	0xB081    SUB	SP, SP, #4
0x3526	0xF8CDE000  STR	LR, [SP, #0]
0x352A	0xB28C    UXTH	R4, R1
0x352C	0x4615    MOV	R5, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 16 (R4)
; config start address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 129 :: 		
0x352E	0x4B77    LDR	R3, [PC, #476]
0x3530	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 24 (R6)
0x3534	0x461E    MOV	R6, R3
;__Lib_GPIO_32F10x.c, 131 :: 		
0x3536	0x4618    MOV	R0, R3
0x3538	0xF7FFFEAE  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F10x.c, 134 :: 		
0x353C	0xF1B40FFF  CMP	R4, #255
0x3540	0xD10C    BNE	L_GPIO_Config18
;__Lib_GPIO_32F10x.c, 135 :: 		
0x3542	0x4B73    LDR	R3, [PC, #460]
0x3544	0x429D    CMP	R5, R3
0x3546	0xD103    BNE	L_GPIO_Config19
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 136 :: 		
0x3548	0xF04F3333  MOV	R3, #858993459
0x354C	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 137 :: 		
0x354E	0xE0D9    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 138 :: 		
L_GPIO_Config19:
;__Lib_GPIO_32F10x.c, 139 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x3550	0x2D42    CMP	R5, #66
0x3552	0xD103    BNE	L_GPIO_Config20
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 140 :: 		
0x3554	0xF04F3344  MOV	R3, #1145324612
0x3558	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 141 :: 		
0x355A	0xE0D3    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 142 :: 		
L_GPIO_Config20:
;__Lib_GPIO_32F10x.c, 143 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config18:
;__Lib_GPIO_32F10x.c, 145 :: 		
0x355C	0xF64F73FF  MOVW	R3, #65535
0x3560	0x429C    CMP	R4, R3
0x3562	0xD114    BNE	L_GPIO_Config21
;__Lib_GPIO_32F10x.c, 146 :: 		
0x3564	0x4B6A    LDR	R3, [PC, #424]
0x3566	0x429D    CMP	R5, R3
0x3568	0xD107    BNE	L_GPIO_Config22
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 147 :: 		
0x356A	0xF04F3333  MOV	R3, #858993459
0x356E	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 148 :: 		
0x3570	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x3572	0xF04F3333  MOV	R3, #858993459
0x3576	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 149 :: 		
0x3578	0xE0C4    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 150 :: 		
L_GPIO_Config22:
;__Lib_GPIO_32F10x.c, 151 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x357A	0x2D42    CMP	R5, #66
0x357C	0xD107    BNE	L_GPIO_Config23
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 152 :: 		
0x357E	0xF04F3344  MOV	R3, #1145324612
0x3582	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 153 :: 		
0x3584	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x3586	0xF04F3344  MOV	R3, #1145324612
0x358A	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 154 :: 		
0x358C	0xE0BA    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 155 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F10x.c, 156 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config21:
;__Lib_GPIO_32F10x.c, 158 :: 		
; currentmode start address is: 4 (R1)
0x358E	0x2100    MOVS	R1, #0
;__Lib_GPIO_32F10x.c, 159 :: 		
; speed start address is: 0 (R0)
0x3590	0x2000    MOVS	R0, #0
;__Lib_GPIO_32F10x.c, 161 :: 		
0x3592	0xF0050301  AND	R3, R5, #1
0x3596	0xB10B    CBZ	R3, L_GPIO_Config24
;__Lib_GPIO_32F10x.c, 162 :: 		
0x3598	0x2100    MOVS	R1, #0
0x359A	0xE01D    B	L_GPIO_Config25
L_GPIO_Config24:
;__Lib_GPIO_32F10x.c, 163 :: 		
0x359C	0xF0050302  AND	R3, R5, #2
0x35A0	0xB133    CBZ	R3, L_GPIO_Config26
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 164 :: 		
0x35A2	0xF40573C0  AND	R3, R5, #384
0x35A6	0xB10B    CBZ	R3, L_GPIO_Config27
;__Lib_GPIO_32F10x.c, 165 :: 		
; currentmode start address is: 4 (R1)
0x35A8	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
0x35AA	0xE000    B	L_GPIO_Config28
L_GPIO_Config27:
;__Lib_GPIO_32F10x.c, 167 :: 		
; currentmode start address is: 4 (R1)
0x35AC	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
L_GPIO_Config28:
;__Lib_GPIO_32F10x.c, 168 :: 		
; currentmode start address is: 4 (R1)
0x35AE	0xE013    B	L_GPIO_Config29
L_GPIO_Config26:
;__Lib_GPIO_32F10x.c, 169 :: 		
0x35B0	0xF0050304  AND	R3, R5, #4
0x35B4	0xB133    CBZ	R3, L_GPIO_Config30
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 170 :: 		
0x35B6	0xF0050320  AND	R3, R5, #32
0x35BA	0xB10B    CBZ	R3, L_GPIO_Config31
;__Lib_GPIO_32F10x.c, 171 :: 		
; currentmode start address is: 4 (R1)
0x35BC	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
0x35BE	0xE000    B	L_GPIO_Config32
L_GPIO_Config31:
;__Lib_GPIO_32F10x.c, 173 :: 		
; currentmode start address is: 4 (R1)
0x35C0	0x2100    MOVS	R1, #0
; currentmode end address is: 4 (R1)
L_GPIO_Config32:
;__Lib_GPIO_32F10x.c, 174 :: 		
; currentmode start address is: 4 (R1)
0x35C2	0xE009    B	L_GPIO_Config33
L_GPIO_Config30:
;__Lib_GPIO_32F10x.c, 175 :: 		
0x35C4	0xF0050308  AND	R3, R5, #8
0x35C8	0xB133    CBZ	R3, L__GPIO_Config100
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 176 :: 		
0x35CA	0xF0050320  AND	R3, R5, #32
0x35CE	0xB10B    CBZ	R3, L_GPIO_Config35
;__Lib_GPIO_32F10x.c, 177 :: 		
; currentmode start address is: 4 (R1)
0x35D0	0x210C    MOVS	R1, #12
; currentmode end address is: 4 (R1)
0x35D2	0xE000    B	L_GPIO_Config36
L_GPIO_Config35:
;__Lib_GPIO_32F10x.c, 179 :: 		
; currentmode start address is: 4 (R1)
0x35D4	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
L_GPIO_Config36:
;__Lib_GPIO_32F10x.c, 180 :: 		
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
0x35D6	0xE7FF    B	L_GPIO_Config34
L__GPIO_Config100:
;__Lib_GPIO_32F10x.c, 175 :: 		
;__Lib_GPIO_32F10x.c, 180 :: 		
L_GPIO_Config34:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config33:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config29:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config25:
;__Lib_GPIO_32F10x.c, 182 :: 		
; currentmode start address is: 4 (R1)
0x35D8	0x4B4E    LDR	R3, [PC, #312]
0x35DA	0xEA050303  AND	R3, R5, R3, LSL #0
0x35DE	0xB10B    CBZ	R3, L_GPIO_Config37
;__Lib_GPIO_32F10x.c, 183 :: 		
0x35E0	0x2003    MOVS	R0, #3
0x35E2	0xE009    B	L_GPIO_Config38
L_GPIO_Config37:
;__Lib_GPIO_32F10x.c, 184 :: 		
0x35E4	0xF4057300  AND	R3, R5, #512
0x35E8	0xB10B    CBZ	R3, L_GPIO_Config39
;__Lib_GPIO_32F10x.c, 185 :: 		
0x35EA	0x2002    MOVS	R0, #2
0x35EC	0xE004    B	L_GPIO_Config40
L_GPIO_Config39:
;__Lib_GPIO_32F10x.c, 186 :: 		
0x35EE	0xF4056380  AND	R3, R5, #1024
0x35F2	0xB10B    CBZ	R3, L__GPIO_Config101
;__Lib_GPIO_32F10x.c, 187 :: 		
0x35F4	0x2001    MOVS	R0, #1
; speed end address is: 0 (R0)
0x35F6	0xE7FF    B	L_GPIO_Config41
L__GPIO_Config101:
;__Lib_GPIO_32F10x.c, 186 :: 		
;__Lib_GPIO_32F10x.c, 187 :: 		
L_GPIO_Config41:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config40:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config38:
;__Lib_GPIO_32F10x.c, 189 :: 		
; speed start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 195 :: 		
0x35F8	0xF005030C  AND	R3, R5, #12
0x35FC	0xB10B    CBZ	R3, L__GPIO_Config102
;__Lib_GPIO_32F10x.c, 198 :: 		
0x35FE	0x4301    ORRS	R1, R0
; speed end address is: 0 (R0)
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 199 :: 		
0x3600	0xE7FF    B	L_GPIO_Config42
L__GPIO_Config102:
;__Lib_GPIO_32F10x.c, 195 :: 		
;__Lib_GPIO_32F10x.c, 199 :: 		
L_GPIO_Config42:
;__Lib_GPIO_32F10x.c, 201 :: 		
; currentmode start address is: 4 (R1)
0x3602	0xF00403FF  AND	R3, R4, #255
0x3606	0xB29B    UXTH	R3, R3
0x3608	0x2B00    CMP	R3, #0
0x360A	0xD03B    BEQ	L__GPIO_Config104
;__Lib_GPIO_32F10x.c, 202 :: 		
0x360C	0x6837    LDR	R7, [R6, #0]
; tmpreg start address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 204 :: 		
; pinpos start address is: 0 (R0)
0x360E	0x2000    MOVS	R0, #0
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
; currentmode end address is: 4 (R1)
; tmpreg end address is: 28 (R7)
; pinpos end address is: 0 (R0)
; port end address is: 24 (R6)
0x3610	0xFA1FF884  UXTH	R8, R4
0x3614	0x4632    MOV	R2, R6
0x3616	0x462E    MOV	R6, R5
L_GPIO_Config44:
; pinpos start address is: 0 (R0)
; tmpreg start address is: 28 (R7)
; currentmode start address is: 4 (R1)
; port start address is: 8 (R2)
; config start address is: 24 (R6)
; pin_mask start address is: 32 (R8)
0x3618	0x2808    CMP	R0, #8
0x361A	0xD22C    BCS	L_GPIO_Config45
;__Lib_GPIO_32F10x.c, 206 :: 		
0x361C	0xF04F0301  MOV	R3, #1
0x3620	0xFA03F400  LSL	R4, R3, R0
;__Lib_GPIO_32F10x.c, 208 :: 		
0x3624	0xEA080304  AND	R3, R8, R4, LSL #0
;__Lib_GPIO_32F10x.c, 210 :: 		
0x3628	0x42A3    CMP	R3, R4
0x362A	0xD122    BNE	L__GPIO_Config103
;__Lib_GPIO_32F10x.c, 212 :: 		
0x362C	0x0085    LSLS	R5, R0, #2
;__Lib_GPIO_32F10x.c, 214 :: 		
0x362E	0xF04F030F  MOV	R3, #15
0x3632	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 215 :: 		
0x3634	0x43DB    MVN	R3, R3
0x3636	0xEA070403  AND	R4, R7, R3, LSL #0
; tmpreg end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 218 :: 		
0x363A	0xFA01F305  LSL	R3, R1, R5
0x363E	0xEA440303  ORR	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x3642	0x461D    MOV	R5, R3
;__Lib_GPIO_32F10x.c, 221 :: 		
0x3644	0xF4067381  AND	R3, R6, #258
0x3648	0xF5B37F81  CMP	R3, #258
0x364C	0xD105    BNE	L_GPIO_Config48
;__Lib_GPIO_32F10x.c, 223 :: 		
0x364E	0xF2020414  ADDW	R4, R2, #20
0x3652	0xF04F0301  MOV	R3, #1
0x3656	0x4083    LSLS	R3, R0
0x3658	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 224 :: 		
L_GPIO_Config48:
;__Lib_GPIO_32F10x.c, 226 :: 		
0x365A	0xF0060382  AND	R3, R6, #130
0x365E	0x2B82    CMP	R3, #130
0x3660	0xD105    BNE	L_GPIO_Config49
;__Lib_GPIO_32F10x.c, 228 :: 		
0x3662	0xF2020410  ADDW	R4, R2, #16
0x3666	0xF04F0301  MOV	R3, #1
0x366A	0x4083    LSLS	R3, R0
0x366C	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 229 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F10x.c, 230 :: 		
0x366E	0x462F    MOV	R7, R5
0x3670	0xE7FF    B	L_GPIO_Config47
; tmpreg end address is: 20 (R5)
L__GPIO_Config103:
;__Lib_GPIO_32F10x.c, 210 :: 		
;__Lib_GPIO_32F10x.c, 230 :: 		
L_GPIO_Config47:
;__Lib_GPIO_32F10x.c, 204 :: 		
; tmpreg start address is: 28 (R7)
0x3672	0x1C40    ADDS	R0, R0, #1
;__Lib_GPIO_32F10x.c, 231 :: 		
; pinpos end address is: 0 (R0)
0x3674	0xE7D0    B	L_GPIO_Config44
L_GPIO_Config45:
;__Lib_GPIO_32F10x.c, 232 :: 		
0x3676	0x6017    STR	R7, [R2, #0]
; currentmode end address is: 4 (R1)
; port end address is: 8 (R2)
; config end address is: 24 (R6)
; pin_mask end address is: 32 (R8)
; tmpreg end address is: 28 (R7)
0x3678	0xFA1FF088  UXTH	R0, R8
0x367C	0x460F    MOV	R7, R1
0x367E	0x4631    MOV	R1, R6
0x3680	0x4616    MOV	R6, R2
;__Lib_GPIO_32F10x.c, 234 :: 		
0x3682	0xE002    B	L_GPIO_Config43
L__GPIO_Config104:
;__Lib_GPIO_32F10x.c, 201 :: 		
0x3684	0x460F    MOV	R7, R1
0x3686	0x4629    MOV	R1, R5
0x3688	0xB2A0    UXTH	R0, R4
;__Lib_GPIO_32F10x.c, 234 :: 		
L_GPIO_Config43:
;__Lib_GPIO_32F10x.c, 238 :: 		
; currentmode start address is: 28 (R7)
; port start address is: 24 (R6)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x368A	0xF1B00FFF  CMP	R0, #255
0x368E	0xD939    BLS	L_GPIO_Config50
;__Lib_GPIO_32F10x.c, 240 :: 		
0x3690	0x1D33    ADDS	R3, R6, #4
0x3692	0xF8D38000  LDR	R8, [R3, #0]
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 241 :: 		
; pinpos start address is: 8 (R2)
0x3696	0x2200    MOVS	R2, #0
; port end address is: 24 (R6)
; tmpreg end address is: 32 (R8)
; pinpos end address is: 8 (R2)
L_GPIO_Config51:
; pinpos start address is: 8 (R2)
; tmpreg start address is: 32 (R8)
; pin_mask start address is: 0 (R0)
; pin_mask end address is: 0 (R0)
; config start address is: 4 (R1)
; config end address is: 4 (R1)
; port start address is: 24 (R6)
; currentmode start address is: 28 (R7)
; currentmode end address is: 28 (R7)
0x3698	0x2A08    CMP	R2, #8
0x369A	0xD230    BCS	L_GPIO_Config52
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 243 :: 		
; currentmode start address is: 28 (R7)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x369C	0xF2020408  ADDW	R4, R2, #8
0x36A0	0xF04F0301  MOV	R3, #1
0x36A4	0xFA03F404  LSL	R4, R3, R4
;__Lib_GPIO_32F10x.c, 245 :: 		
0x36A8	0xEA000304  AND	R3, R0, R4, LSL #0
;__Lib_GPIO_32F10x.c, 246 :: 		
0x36AC	0x42A3    CMP	R3, R4
0x36AE	0xD124    BNE	L__GPIO_Config105
;__Lib_GPIO_32F10x.c, 248 :: 		
0x36B0	0x0095    LSLS	R5, R2, #2
;__Lib_GPIO_32F10x.c, 250 :: 		
0x36B2	0xF04F030F  MOV	R3, #15
0x36B6	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 251 :: 		
0x36B8	0x43DB    MVN	R3, R3
0x36BA	0xEA080803  AND	R8, R8, R3, LSL #0
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 254 :: 		
0x36BE	0xFA07F305  LSL	R3, R7, R5
0x36C2	0xEA480803  ORR	R8, R8, R3, LSL #0
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 257 :: 		
0x36C6	0xF4017381  AND	R3, R1, #258
0x36CA	0xF5B37F81  CMP	R3, #258
0x36CE	0xD107    BNE	L_GPIO_Config55
;__Lib_GPIO_32F10x.c, 259 :: 		
0x36D0	0xF2060514  ADDW	R5, R6, #20
0x36D4	0xF2020408  ADDW	R4, R2, #8
0x36D8	0xF04F0301  MOV	R3, #1
0x36DC	0x40A3    LSLS	R3, R4
0x36DE	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 260 :: 		
L_GPIO_Config55:
;__Lib_GPIO_32F10x.c, 262 :: 		
0x36E0	0xF0010382  AND	R3, R1, #130
0x36E4	0x2B82    CMP	R3, #130
0x36E6	0xD107    BNE	L_GPIO_Config56
;__Lib_GPIO_32F10x.c, 264 :: 		
0x36E8	0xF2060510  ADDW	R5, R6, #16
0x36EC	0xF2020408  ADDW	R4, R2, #8
0x36F0	0xF04F0301  MOV	R3, #1
0x36F4	0x40A3    LSLS	R3, R4
0x36F6	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 265 :: 		
L_GPIO_Config56:
;__Lib_GPIO_32F10x.c, 266 :: 		
0x36F8	0xE7FF    B	L_GPIO_Config54
; tmpreg end address is: 32 (R8)
L__GPIO_Config105:
;__Lib_GPIO_32F10x.c, 246 :: 		
;__Lib_GPIO_32F10x.c, 266 :: 		
L_GPIO_Config54:
;__Lib_GPIO_32F10x.c, 241 :: 		
; tmpreg start address is: 32 (R8)
0x36FA	0x1C52    ADDS	R2, R2, #1
;__Lib_GPIO_32F10x.c, 267 :: 		
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
; pinpos end address is: 8 (R2)
0x36FC	0xE7CC    B	L_GPIO_Config51
L_GPIO_Config52:
;__Lib_GPIO_32F10x.c, 268 :: 		
0x36FE	0x1D33    ADDS	R3, R6, #4
; port end address is: 24 (R6)
0x3700	0xF8C38000  STR	R8, [R3, #0]
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 269 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F10x.c, 270 :: 		
L_end_GPIO_Config:
0x3704	0xF8DDE000  LDR	LR, [SP, #0]
0x3708	0xB001    ADD	SP, SP, #4
0x370A	0x4770    BX	LR
0x370C	0xFC00FFFF  	#-1024
0x3710	0x00140008  	#524308
0x3714	0x08000008  	#526336
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F10x.c, 83 :: 		
; gpio_port start address is: 0 (R0)
0x3298	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 85 :: 		
0x329A	0x4919    LDR	R1, [PC, #100]
0x329C	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x32A0	0x4608    MOV	R0, R1
;__Lib_GPIO_32F10x.c, 86 :: 		
; pos start address is: 8 (R2)
0x32A2	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F10x.c, 87 :: 		
0x32A4	0xE00E    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 88 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x32A6	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x32A8	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 89 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x32AA	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x32AC	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 90 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x32AE	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x32B0	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 91 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x32B2	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x32B4	0xE01C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 92 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x32B6	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x32B8	0xE01A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 93 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x32BA	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x32BC	0xE018    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 94 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x32BE	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x32C2	0xE015    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 95 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x32C4	0x490F    LDR	R1, [PC, #60]
0x32C6	0x4288    CMP	R0, R1
0x32C8	0xD0ED    BEQ	L_GPIO_Clk_Enable2
0x32CA	0x490F    LDR	R1, [PC, #60]
0x32CC	0x4288    CMP	R0, R1
0x32CE	0xD0EC    BEQ	L_GPIO_Clk_Enable3
0x32D0	0x490E    LDR	R1, [PC, #56]
0x32D2	0x4288    CMP	R0, R1
0x32D4	0xD0EB    BEQ	L_GPIO_Clk_Enable4
0x32D6	0x490E    LDR	R1, [PC, #56]
0x32D8	0x4288    CMP	R0, R1
0x32DA	0xD0EA    BEQ	L_GPIO_Clk_Enable5
0x32DC	0x490D    LDR	R1, [PC, #52]
0x32DE	0x4288    CMP	R0, R1
0x32E0	0xD0E9    BEQ	L_GPIO_Clk_Enable6
0x32E2	0x490D    LDR	R1, [PC, #52]
0x32E4	0x4288    CMP	R0, R1
0x32E6	0xD0E8    BEQ	L_GPIO_Clk_Enable7
0x32E8	0x490C    LDR	R1, [PC, #48]
0x32EA	0x4288    CMP	R0, R1
0x32EC	0xD0E7    BEQ	L_GPIO_Clk_Enable8
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x32EE	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F10x.c, 97 :: 		
; pos start address is: 0 (R0)
0x32F0	0x490B    LDR	R1, [PC, #44]
0x32F2	0x6809    LDR	R1, [R1, #0]
0x32F4	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x32F8	0x4909    LDR	R1, [PC, #36]
0x32FA	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 98 :: 		
L_end_GPIO_Clk_Enable:
0x32FC	0xB001    ADD	SP, SP, #4
0x32FE	0x4770    BX	LR
0x3300	0xFC00FFFF  	#-1024
0x3304	0x08004001  	#1073809408
0x3308	0x0C004001  	#1073810432
0x330C	0x10004001  	#1073811456
0x3310	0x14004001  	#1073812480
0x3314	0x18004001  	#1073813504
0x3318	0x1C004001  	#1073814528
0x331C	0x20004001  	#1073815552
0x3320	0x10184002  	RCC_APB2ENR+0
; end of _GPIO_Clk_Enable
_Sound_Init:
;__Lib_Sound.c, 10 :: 		
; snd_pin start address is: 4 (R1)
; snd_port start address is: 0 (R0)
0x3FAC	0xB081    SUB	SP, SP, #4
0x3FAE	0xF8CDE000  STR	LR, [SP, #0]
0x3FB2	0x4683    MOV	R11, R0
0x3FB4	0x468C    MOV	R12, R1
; snd_pin end address is: 4 (R1)
; snd_port end address is: 0 (R0)
; snd_port start address is: 44 (R11)
; snd_pin start address is: 48 (R12)
;__Lib_Sound.c, 14 :: 		
0x3FB6	0x2201    MOVS	R2, #1
0x3FB8	0xB212    SXTH	R2, R2
0x3FBA	0xFA02F20C  LSL	R2, R2, R12
0x3FBE	0xB212    SXTH	R2, R2
0x3FC0	0xB211    SXTH	R1, R2
0x3FC2	0x4658    MOV	R0, R11
0x3FC4	0xF7FFFE96  BL	_GPIO_Digital_Output+0
;__Lib_Sound.c, 17 :: 		
0x3FC8	0x4A0A    LDR	R2, [PC, #40]
0x3FCA	0xF8C2B000  STR	R11, [R2, #0]
;__Lib_Sound.c, 20 :: 		
0x3FCE	0xF04F0201  MOV	R2, #1
0x3FD2	0xFA02F30C  LSL	R3, R2, R12
; snd_pin end address is: 48 (R12)
0x3FD6	0x4A08    LDR	R2, [PC, #32]
0x3FD8	0x6013    STR	R3, [R2, #0]
;__Lib_Sound.c, 21 :: 		
0x3FDA	0x43DB    MVN	R3, R3
0x3FDC	0x4A07    LDR	R2, [PC, #28]
0x3FDE	0x6013    STR	R3, [R2, #0]
;__Lib_Sound.c, 26 :: 		
0x3FE0	0xF8DB2000  LDR	R2, [R11, #0]
0x3FE4	0x401A    ANDS	R2, R3
0x3FE6	0xF8CB2000  STR	R2, [R11, #0]
; snd_port end address is: 44 (R11)
;__Lib_Sound.c, 27 :: 		
L_end_Sound_Init:
0x3FEA	0xF8DDE000  LDR	LR, [SP, #0]
0x3FEE	0xB001    ADD	SP, SP, #4
0x3FF0	0x4770    BX	LR
0x3FF2	0xBF00    NOP
0x3FF4	0x09C82000  	__Lib_Sound_soundPortAddr+0
0x3FF8	0x09CC2000  	__Lib_Sound_pinMask1+0
0x3FFC	0x09D02000  	__Lib_Sound_pinMask0+0
; end of _Sound_Init
_Sound_Play:
;__Lib_Sound.c, 30 :: 		
; duration_ms start address is: 4 (R1)
; freq_in_hz start address is: 0 (R0)
0x4000	0xB081    SUB	SP, SP, #4
0x4002	0xF8CDE000  STR	LR, [SP, #0]
0x4006	0xB28C    UXTH	R4, R1
0x4008	0xB281    UXTH	R1, R0
; duration_ms end address is: 4 (R1)
; freq_in_hz end address is: 0 (R0)
; freq_in_hz start address is: 4 (R1)
; duration_ms start address is: 16 (R4)
;__Lib_Sound.c, 35 :: 		
0x400A	0xF7FFFA57  BL	_Get_Fosc_kHz+0
0x400E	0xF24032E8  MOVW	R2, #1000
0x4012	0x4342    MULS	R2, R0, R2
;__Lib_Sound.c, 36 :: 		
0x4014	0xFBB2F1F1  UDIV	R1, R2, R1
; freq_in_hz end address is: 4 (R1)
;__Lib_Sound.c, 37 :: 		
0x4018	0x0849    LSRS	R1, R1, #1
; nc start address is: 4 (R1)
;__Lib_Sound.c, 40 :: 		
0x401A	0xF7FFFA4F  BL	_Get_Fosc_kHz+0
0x401E	0xFB04F500  MUL	R5, R4, R0
; duration_ms end address is: 16 (R4)
0x4022	0x004A    LSLS	R2, R1, #1
0x4024	0xFBB5F5F2  UDIV	R5, R5, R2
; per_nc start address is: 20 (R5)
;__Lib_Sound.c, 42 :: 		
0x4028	0x220A    MOVS	R2, #10
0x402A	0xFBB1F1F2  UDIV	R1, R1, R2
; nc start address is: 4 (R1)
; nc end address is: 4 (R1)
; per_nc end address is: 20 (R5)
;__Lib_Sound.c, 45 :: 		
L_Sound_Play0:
; nc start address is: 4 (R1)
; nc end address is: 4 (R1)
; per_nc start address is: 20 (R5)
0x402E	0x2D00    CMP	R5, #0
0x4030	0xD919    BLS	L_Sound_Play1
; nc end address is: 4 (R1)
;__Lib_Sound.c, 47 :: 		
; nc start address is: 4 (R1)
0x4032	0x4C13    LDR	R4, [PC, #76]
0x4034	0x6822    LDR	R2, [R4, #0]
0x4036	0x6813    LDR	R3, [R2, #0]
0x4038	0x4A12    LDR	R2, [PC, #72]
0x403A	0x6812    LDR	R2, [R2, #0]
0x403C	0x4313    ORRS	R3, R2
0x403E	0x4622    MOV	R2, R4
0x4040	0x6812    LDR	R2, [R2, #0]
0x4042	0x6013    STR	R3, [R2, #0]
;__Lib_Sound.c, 48 :: 		
0x4044	0x4608    MOV	R0, R1
0x4046	0xF7FFFA2B  BL	_Delay_Cyc+0
;__Lib_Sound.c, 51 :: 		
0x404A	0x4C0D    LDR	R4, [PC, #52]
0x404C	0x6822    LDR	R2, [R4, #0]
0x404E	0x6813    LDR	R3, [R2, #0]
0x4050	0x4A0D    LDR	R2, [PC, #52]
0x4052	0x6812    LDR	R2, [R2, #0]
0x4054	0x4013    ANDS	R3, R2
0x4056	0x4622    MOV	R2, R4
0x4058	0x6812    LDR	R2, [R2, #0]
0x405A	0x6013    STR	R3, [R2, #0]
;__Lib_Sound.c, 52 :: 		
0x405C	0x4608    MOV	R0, R1
0x405E	0xF7FFFA1F  BL	_Delay_Cyc+0
;__Lib_Sound.c, 53 :: 		
0x4062	0x1E6D    SUBS	R5, R5, #1
;__Lib_Sound.c, 54 :: 		
; nc end address is: 4 (R1)
; per_nc end address is: 20 (R5)
0x4064	0xE7E3    B	L_Sound_Play0
L_Sound_Play1:
;__Lib_Sound.c, 55 :: 		
0x4066	0x4C06    LDR	R4, [PC, #24]
0x4068	0x6822    LDR	R2, [R4, #0]
0x406A	0x6813    LDR	R3, [R2, #0]
0x406C	0x4A06    LDR	R2, [PC, #24]
0x406E	0x6812    LDR	R2, [R2, #0]
0x4070	0x4013    ANDS	R3, R2
0x4072	0x4622    MOV	R2, R4
0x4074	0x6812    LDR	R2, [R2, #0]
0x4076	0x6013    STR	R3, [R2, #0]
;__Lib_Sound.c, 56 :: 		
L_end_Sound_Play:
0x4078	0xF8DDE000  LDR	LR, [SP, #0]
0x407C	0xB001    ADD	SP, SP, #4
0x407E	0x4770    BX	LR
0x4080	0x09C82000  	__Lib_Sound_soundPortAddr+0
0x4084	0x09CC2000  	__Lib_Sound_pinMask1+0
0x4088	0x09D02000  	__Lib_Sound_pinMask0+0
; end of _Sound_Play
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
0x34BC	0xB081    SUB	SP, SP, #4
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x34BE	0x4802    LDR	R0, [PC, #8]
0x34C0	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x34C2	0xB001    ADD	SP, SP, #4
0x34C4	0x4770    BX	LR
0x34C6	0xBF00    NOP
0x34C8	0x09C42000  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
_Delay_Cyc:
;__Lib_Delays.c, 66 :: 		void Delay_Cyc(unsigned long cycles_div_by_10){  // Cycles_div_by_10 parameter range: min = 1, max = 4294967295
0x34A0	0xB081    SUB	SP, SP, #4
;__Lib_Delays.c, 71 :: 		nop.w
0x34A2	0xF3AF8000  NOP
;__Lib_Delays.c, 72 :: 		subs R0,R0,#1
0x34A6	0x1E40    SUBS	R0, R0, #1
;__Lib_Delays.c, 73 :: 		label1:
label1:
;__Lib_Delays.c, 74 :: 		subs R0,R0,#1
0x34A8	0x1E40    SUBS	R0, R0, #1
;__Lib_Delays.c, 75 :: 		nop
0x34AA	0xBF00    NOP
;__Lib_Delays.c, 76 :: 		nop
0x34AC	0xBF00    NOP
;__Lib_Delays.c, 77 :: 		nop
0x34AE	0xBF00    NOP
;__Lib_Delays.c, 78 :: 		nop
0x34B0	0xBF00    NOP
;__Lib_Delays.c, 79 :: 		nop
0x34B2	0xBF00    NOP
;__Lib_Delays.c, 80 :: 		nop
;__Lib_Delays.c, 81 :: 		nop
;__Lib_Delays.c, 82 :: 		bne label1
0x34B4	0xD1F8    BNE	label1
;__Lib_Delays.c, 84 :: 		}
L_end_Delay_Cyc:
0x34B6	0xB001    ADD	SP, SP, #4
0x34B8	0x4770    BX	LR
; end of _Delay_Cyc
_vUARTTxInit:
;uarthandler.c, 103 :: 		void vUARTTxInit(){
0x4110	0xB081    SUB	SP, SP, #4
0x4112	0xF8CDE000  STR	LR, [SP, #0]
;uarthandler.c, 104 :: 		UART1_Init_Advanced( 921600, _UART_8_BIT_DATA, _UART_NOPARITY, _UART_ONE_STOPBIT, &_GPIO_MODULE_USART1_PA9_10 );
0x4116	0x4808    LDR	R0, [PC, #32]
0x4118	0xB401    PUSH	(R0)
0x411A	0xF2400300  MOVW	R3, #0
0x411E	0xF2400200  MOVW	R2, #0
0x4122	0xF2400100  MOVW	R1, #0
0x4126	0xF44F2061  MOV	R0, #921600
0x412A	0xF7FFF9DF  BL	_UART1_Init_Advanced+0
0x412E	0xB001    ADD	SP, SP, #4
;uarthandler.c, 105 :: 		}
L_end_vUARTTxInit:
0x4130	0xF8DDE000  LDR	LR, [SP, #0]
0x4134	0xB001    ADD	SP, SP, #4
0x4136	0x4770    BX	LR
0x4138	0x4A400000  	__GPIO_MODULE_USART1_PA9_10+0
; end of _vUARTTxInit
_UART1_Init_Advanced:
;__Lib_UART_123_45.c, 372 :: 		
; stop_bits start address is: 12 (R3)
; parity start address is: 8 (R2)
; data_bits start address is: 4 (R1)
; baud_rate start address is: 0 (R0)
0x34EC	0xB081    SUB	SP, SP, #4
0x34EE	0xF8CDE000  STR	LR, [SP, #0]
; stop_bits end address is: 12 (R3)
; parity end address is: 8 (R2)
; data_bits end address is: 4 (R1)
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
; data_bits start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
; module start address is: 20 (R5)
0x34F2	0x9D01    LDR	R5, [SP, #4]
;__Lib_UART_123_45.c, 374 :: 		
0x34F4	0x462C    MOV	R4, R5
; module end address is: 20 (R5)
0x34F6	0xB410    PUSH	(R4)
; parity end address is: 8 (R2)
0x34F8	0xB408    PUSH	(R3)
0x34FA	0xB293    UXTH	R3, R2
0x34FC	0xB28A    UXTH	R2, R1
; data_bits end address is: 4 (R1)
0x34FE	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x3500	0x4803    LDR	R0, [PC, #12]
; stop_bits end address is: 12 (R3)
0x3502	0xF7FFFDA7  BL	__Lib_UART_123_45_UARTx_Init_Advanced+0
0x3506	0xB002    ADD	SP, SP, #8
;__Lib_UART_123_45.c, 375 :: 		
L_end_UART1_Init_Advanced:
0x3508	0xF8DDE000  LDR	LR, [SP, #0]
0x350C	0xB001    ADD	SP, SP, #4
0x350E	0x4770    BX	LR
0x3510	0x38004001  	USART1_SR+0
; end of _UART1_Init_Advanced
__Lib_UART_123_45_UARTx_Init_Advanced:
;__Lib_UART_123_45.c, 294 :: 		
; parity start address is: 12 (R3)
; baud_rate start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x3054	0xB089    SUB	SP, SP, #36
0x3056	0xF8CDE000  STR	LR, [SP, #0]
0x305A	0x4683    MOV	R11, R0
0x305C	0xB298    UXTH	R0, R3
0x305E	0x468C    MOV	R12, R1
; parity end address is: 12 (R3)
; baud_rate end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 44 (R11)
; baud_rate start address is: 48 (R12)
; parity start address is: 0 (R0)
; stop_bits start address is: 4 (R1)
0x3060	0xF8BD1024  LDRH	R1, [SP, #36]
; module start address is: 24 (R6)
0x3064	0x9E0A    LDR	R6, [SP, #40]
;__Lib_UART_123_45.c, 298 :: 		
0x3066	0xAC04    ADD	R4, SP, #16
0x3068	0xF8AD1004  STRH	R1, [SP, #4]
0x306C	0xF8AD0008  STRH	R0, [SP, #8]
0x3070	0x4620    MOV	R0, R4
0x3072	0xF7FEFEF7  BL	_RCC_GetClocksFrequency+0
0x3076	0xF8BD0008  LDRH	R0, [SP, #8]
0x307A	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_UART_123_45.c, 301 :: 		
0x307E	0x4C64    LDR	R4, [PC, #400]
0x3080	0x45A3    CMP	R11, R4
0x3082	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced15
;__Lib_UART_123_45.c, 302 :: 		
0x3084	0x2501    MOVS	R5, #1
0x3086	0xB26D    SXTB	R5, R5
0x3088	0x4C62    LDR	R4, [PC, #392]
0x308A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 303 :: 		
0x308C	0x4D62    LDR	R5, [PC, #392]
0x308E	0x4C63    LDR	R4, [PC, #396]
0x3090	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 304 :: 		
0x3092	0x4D63    LDR	R5, [PC, #396]
0x3094	0x4C63    LDR	R4, [PC, #396]
0x3096	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 305 :: 		
0x3098	0x4D63    LDR	R5, [PC, #396]
0x309A	0x4C64    LDR	R4, [PC, #400]
0x309C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 306 :: 		
0x309E	0x4D64    LDR	R5, [PC, #400]
0x30A0	0x4C64    LDR	R4, [PC, #400]
0x30A2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 307 :: 		
0x30A4	0x9C07    LDR	R4, [SP, #28]
0x30A6	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 308 :: 		
0x30A8	0xE056    B	L___Lib_UART_123_45_UARTx_Init_Advanced16
L___Lib_UART_123_45_UARTx_Init_Advanced15:
;__Lib_UART_123_45.c, 309 :: 		
0x30AA	0x4C63    LDR	R4, [PC, #396]
0x30AC	0x45A3    CMP	R11, R4
0x30AE	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced17
;__Lib_UART_123_45.c, 310 :: 		
0x30B0	0x2501    MOVS	R5, #1
0x30B2	0xB26D    SXTB	R5, R5
0x30B4	0x4C61    LDR	R4, [PC, #388]
0x30B6	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 311 :: 		
0x30B8	0x4D61    LDR	R5, [PC, #388]
0x30BA	0x4C58    LDR	R4, [PC, #352]
0x30BC	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 312 :: 		
0x30BE	0x4D61    LDR	R5, [PC, #388]
0x30C0	0x4C58    LDR	R4, [PC, #352]
0x30C2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 313 :: 		
0x30C4	0x4D60    LDR	R5, [PC, #384]
0x30C6	0x4C59    LDR	R4, [PC, #356]
0x30C8	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 314 :: 		
0x30CA	0x4D60    LDR	R5, [PC, #384]
0x30CC	0x4C59    LDR	R4, [PC, #356]
0x30CE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 315 :: 		
0x30D0	0x9C06    LDR	R4, [SP, #24]
0x30D2	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 316 :: 		
0x30D4	0xE040    B	L___Lib_UART_123_45_UARTx_Init_Advanced18
L___Lib_UART_123_45_UARTx_Init_Advanced17:
;__Lib_UART_123_45.c, 317 :: 		
0x30D6	0x4C5E    LDR	R4, [PC, #376]
0x30D8	0x45A3    CMP	R11, R4
0x30DA	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced19
;__Lib_UART_123_45.c, 318 :: 		
0x30DC	0x2501    MOVS	R5, #1
0x30DE	0xB26D    SXTB	R5, R5
0x30E0	0x4C5C    LDR	R4, [PC, #368]
0x30E2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 319 :: 		
0x30E4	0x4D5C    LDR	R5, [PC, #368]
0x30E6	0x4C4D    LDR	R4, [PC, #308]
0x30E8	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 320 :: 		
0x30EA	0x4D5C    LDR	R5, [PC, #368]
0x30EC	0x4C4D    LDR	R4, [PC, #308]
0x30EE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 321 :: 		
0x30F0	0x4D5B    LDR	R5, [PC, #364]
0x30F2	0x4C4E    LDR	R4, [PC, #312]
0x30F4	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 322 :: 		
0x30F6	0x4D5B    LDR	R5, [PC, #364]
0x30F8	0x4C4E    LDR	R4, [PC, #312]
0x30FA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 323 :: 		
0x30FC	0x9C06    LDR	R4, [SP, #24]
0x30FE	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 324 :: 		
0x3100	0xE02A    B	L___Lib_UART_123_45_UARTx_Init_Advanced20
L___Lib_UART_123_45_UARTx_Init_Advanced19:
;__Lib_UART_123_45.c, 325 :: 		
0x3102	0x4C59    LDR	R4, [PC, #356]
0x3104	0x45A3    CMP	R11, R4
0x3106	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced21
;__Lib_UART_123_45.c, 326 :: 		
0x3108	0x2501    MOVS	R5, #1
0x310A	0xB26D    SXTB	R5, R5
0x310C	0x4C57    LDR	R4, [PC, #348]
0x310E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 327 :: 		
0x3110	0x4D57    LDR	R5, [PC, #348]
0x3112	0x4C42    LDR	R4, [PC, #264]
0x3114	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 328 :: 		
0x3116	0x4D57    LDR	R5, [PC, #348]
0x3118	0x4C42    LDR	R4, [PC, #264]
0x311A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 329 :: 		
0x311C	0x4D56    LDR	R5, [PC, #344]
0x311E	0x4C43    LDR	R4, [PC, #268]
0x3120	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 330 :: 		
0x3122	0x4D56    LDR	R5, [PC, #344]
0x3124	0x4C43    LDR	R4, [PC, #268]
0x3126	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 331 :: 		
0x3128	0x9C06    LDR	R4, [SP, #24]
0x312A	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 332 :: 		
0x312C	0xE014    B	L___Lib_UART_123_45_UARTx_Init_Advanced22
L___Lib_UART_123_45_UARTx_Init_Advanced21:
;__Lib_UART_123_45.c, 333 :: 		
0x312E	0x4C54    LDR	R4, [PC, #336]
0x3130	0x45A3    CMP	R11, R4
0x3132	0xD111    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced23
;__Lib_UART_123_45.c, 334 :: 		
0x3134	0x2501    MOVS	R5, #1
0x3136	0xB26D    SXTB	R5, R5
0x3138	0x4C52    LDR	R4, [PC, #328]
0x313A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 335 :: 		
0x313C	0x4D52    LDR	R5, [PC, #328]
0x313E	0x4C37    LDR	R4, [PC, #220]
0x3140	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 336 :: 		
0x3142	0x4D52    LDR	R5, [PC, #328]
0x3144	0x4C37    LDR	R4, [PC, #220]
0x3146	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 337 :: 		
0x3148	0x4D51    LDR	R5, [PC, #324]
0x314A	0x4C38    LDR	R4, [PC, #224]
0x314C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 338 :: 		
0x314E	0x4D51    LDR	R5, [PC, #324]
0x3150	0x4C38    LDR	R4, [PC, #224]
0x3152	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 339 :: 		
0x3154	0x9C06    LDR	R4, [SP, #24]
0x3156	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 340 :: 		
L___Lib_UART_123_45_UARTx_Init_Advanced23:
L___Lib_UART_123_45_UARTx_Init_Advanced22:
L___Lib_UART_123_45_UARTx_Init_Advanced20:
L___Lib_UART_123_45_UARTx_Init_Advanced18:
L___Lib_UART_123_45_UARTx_Init_Advanced16:
;__Lib_UART_123_45.c, 342 :: 		
0x3158	0xF8AD1004  STRH	R1, [SP, #4]
; module end address is: 24 (R6)
0x315C	0xF8AD0008  STRH	R0, [SP, #8]
0x3160	0x4630    MOV	R0, R6
0x3162	0xF7FEFF1D  BL	_GPIO_Alternate_Function_Enable+0
0x3166	0xF8BD0008  LDRH	R0, [SP, #8]
0x316A	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_UART_123_45.c, 344 :: 		
0x316E	0xF10B0510  ADD	R5, R11, #16
0x3172	0x2400    MOVS	R4, #0
0x3174	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 345 :: 		
0x3176	0xF10B0510  ADD	R5, R11, #16
0x317A	0x682C    LDR	R4, [R5, #0]
0x317C	0x430C    ORRS	R4, R1
; stop_bits end address is: 4 (R1)
0x317E	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 346 :: 		
0x3180	0xF10B050C  ADD	R5, R11, #12
0x3184	0x2400    MOVS	R4, #0
0x3186	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 348 :: 		
0x3188	0xB118    CBZ	R0, L___Lib_UART_123_45_UARTx_Init_Advanced38
;__Lib_UART_123_45.c, 349 :: 		
0x318A	0xF4406080  ORR	R0, R0, #1024
0x318E	0xB280    UXTH	R0, R0
; parity end address is: 0 (R0)
;__Lib_UART_123_45.c, 350 :: 		
0x3190	0xE7FF    B	L___Lib_UART_123_45_UARTx_Init_Advanced24
L___Lib_UART_123_45_UARTx_Init_Advanced38:
;__Lib_UART_123_45.c, 348 :: 		
;__Lib_UART_123_45.c, 350 :: 		
L___Lib_UART_123_45_UARTx_Init_Advanced24:
;__Lib_UART_123_45.c, 352 :: 		
; parity start address is: 0 (R0)
0x3192	0xF10B050C  ADD	R5, R11, #12
0x3196	0x682C    LDR	R4, [R5, #0]
0x3198	0x4304    ORRS	R4, R0
; parity end address is: 0 (R0)
0x319A	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 354 :: 		
0x319C	0xF10B060C  ADD	R6, R11, #12
0x31A0	0x2501    MOVS	R5, #1
0x31A2	0x6834    LDR	R4, [R6, #0]
0x31A4	0xF365344D  BFI	R4, R5, #13, #1
0x31A8	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45.c, 355 :: 		
0x31AA	0xF10B060C  ADD	R6, R11, #12
0x31AE	0x2501    MOVS	R5, #1
0x31B0	0x6834    LDR	R4, [R6, #0]
0x31B2	0xF36504C3  BFI	R4, R5, #3, #1
0x31B6	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45.c, 356 :: 		
0x31B8	0xF10B060C  ADD	R6, R11, #12
0x31BC	0x2501    MOVS	R5, #1
0x31BE	0x6834    LDR	R4, [R6, #0]
0x31C0	0xF3650482  BFI	R4, R5, #2, #1
0x31C4	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45.c, 357 :: 		
0x31C6	0xF10B0514  ADD	R5, R11, #20
0x31CA	0x2400    MOVS	R4, #0
0x31CC	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 362 :: 		
0x31CE	0x9D03    LDR	R5, [SP, #12]
0x31D0	0x2419    MOVS	R4, #25
0x31D2	0x4365    MULS	R5, R4, R5
0x31D4	0xEA4F048C  LSL	R4, R12, #2
; baud_rate end address is: 48 (R12)
0x31D8	0xFBB5F7F4  UDIV	R7, R5, R4
;__Lib_UART_123_45.c, 363 :: 		
0x31DC	0x2464    MOVS	R4, #100
0x31DE	0xFBB7F4F4  UDIV	R4, R7, R4
0x31E2	0x0126    LSLS	R6, R4, #4
;__Lib_UART_123_45.c, 365 :: 		
0x31E4	0x0935    LSRS	R5, R6, #4
0x31E6	0x2464    MOVS	R4, #100
0x31E8	0x436C    MULS	R4, R5, R4
0x31EA	0x1B3C    SUB	R4, R7, R4
;__Lib_UART_123_45.c, 366 :: 		
0x31EC	0x0124    LSLS	R4, R4, #4
0x31EE	0xF2040532  ADDW	R5, R4, #50
0x31F2	0x2464    MOVS	R4, #100
0x31F4	0xFBB5F4F4  UDIV	R4, R5, R4
0x31F8	0xF004040F  AND	R4, R4, #15
0x31FC	0xEA460404  ORR	R4, R6, R4, LSL #0
;__Lib_UART_123_45.c, 368 :: 		
0x3200	0xF10B0508  ADD	R5, R11, #8
; UART_Base end address is: 44 (R11)
0x3204	0xB2A4    UXTH	R4, R4
0x3206	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 369 :: 		
L_end_UARTx_Init_Advanced:
0x3208	0xF8DDE000  LDR	LR, [SP, #0]
0x320C	0xB009    ADD	SP, SP, #36
0x320E	0x4770    BX	LR
0x3210	0x38004001  	USART1_SR+0
0x3214	0x03384242  	RCC_APB2ENR+0
0x3218	0x01710000  	_UART1_Write+0
0x321C	0x09DC2000  	_UART_Wr_Ptr+0
0x3220	0xFFFFFFFF  	_UART1_Read+0
0x3224	0x09E02000  	_UART_Rd_Ptr+0
0x3228	0xFFFFFFFF  	_UART1_Data_Ready+0
0x322C	0x09E42000  	_UART_Rdy_Ptr+0
0x3230	0xFFFFFFFF  	_UART1_Tx_Idle+0
0x3234	0x09E82000  	_UART_Tx_Idle_Ptr+0
0x3238	0x44004000  	USART2_SR+0
0x323C	0x03C44242  	RCC_APB1ENR+0
0x3240	0xFFFFFFFF  	_UART2_Write+0
0x3244	0xFFFFFFFF  	_UART2_Read+0
0x3248	0xFFFFFFFF  	_UART2_Data_Ready+0
0x324C	0xFFFFFFFF  	_UART2_Tx_Idle+0
0x3250	0x48004000  	USART3_SR+0
0x3254	0x03C84242  	RCC_APB1ENR+0
0x3258	0xFFFFFFFF  	_UART3_Write+0
0x325C	0xFFFFFFFF  	_UART3_Read+0
0x3260	0xFFFFFFFF  	_UART3_Data_Ready+0
0x3264	0xFFFFFFFF  	_UART3_Tx_Idle+0
0x3268	0x4C004000  	UART4_SR+0
0x326C	0x03CC4242  	RCC_APB1ENR+0
0x3270	0xFFFFFFFF  	_UART4_Write+0
0x3274	0xFFFFFFFF  	_UART4_Read+0
0x3278	0xFFFFFFFF  	_UART4_Data_Ready+0
0x327C	0xFFFFFFFF  	_UART4_Tx_Idle+0
0x3280	0x50004000  	UART5_SR+0
0x3284	0x03D04242  	RCC_APB1ENR+0
0x3288	0xFFFFFFFF  	_UART5_Write+0
0x328C	0xFFFFFFFF  	_UART5_Read+0
0x3290	0xFFFFFFFF  	_UART5_Data_Ready+0
0x3294	0xFFFFFFFF  	_UART5_Tx_Idle+0
; end of __Lib_UART_123_45_UARTx_Init_Advanced
_RCC_GetClocksFrequency:
;__Lib_System_105_107.c, 464 :: 		
; RCC_Clocks start address is: 0 (R0)
0x1E64	0xB082    SUB	SP, SP, #8
0x1E66	0xF8CDE000  STR	LR, [SP, #0]
0x1E6A	0x4603    MOV	R3, R0
; RCC_Clocks end address is: 0 (R0)
; RCC_Clocks start address is: 12 (R3)
;__Lib_System_105_107.c, 467 :: 		
0x1E6C	0x1D19    ADDS	R1, R3, #4
0x1E6E	0x9101    STR	R1, [SP, #4]
0x1E70	0xF001FB24  BL	_Get_Fosc_kHz+0
0x1E74	0xF24031E8  MOVW	R1, #1000
0x1E78	0xFB00F201  MUL	R2, R0, R1
0x1E7C	0x9901    LDR	R1, [SP, #4]
0x1E7E	0x600A    STR	R2, [R1, #0]
;__Lib_System_105_107.c, 470 :: 		
0x1E80	0x491F    LDR	R1, [PC, #124]
0x1E82	0x7809    LDRB	R1, [R1, #0]
0x1E84	0xF3C11103  UBFX	R1, R1, #4, #4
; tmp start address is: 0 (R0)
0x1E88	0xB2C8    UXTB	R0, R1
;__Lib_System_105_107.c, 471 :: 		
0x1E8A	0x491E    LDR	R1, [PC, #120]
0x1E8C	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x1E8E	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x1E90	0xB2C0    UXTB	R0, R0
;__Lib_System_105_107.c, 473 :: 		
0x1E92	0x1D19    ADDS	R1, R3, #4
0x1E94	0x6809    LDR	R1, [R1, #0]
0x1E96	0x4081    LSLS	R1, R0
; presc end address is: 0 (R0)
0x1E98	0x6019    STR	R1, [R3, #0]
;__Lib_System_105_107.c, 475 :: 		
0x1E9A	0x4919    LDR	R1, [PC, #100]
0x1E9C	0x8809    LDRH	R1, [R1, #0]
0x1E9E	0xF3C12102  UBFX	R1, R1, #8, #3
; tmp start address is: 0 (R0)
0x1EA2	0xB288    UXTH	R0, R1
;__Lib_System_105_107.c, 476 :: 		
0x1EA4	0x4917    LDR	R1, [PC, #92]
0x1EA6	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x1EA8	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x1EAA	0xB2C0    UXTB	R0, R0
;__Lib_System_105_107.c, 478 :: 		
0x1EAC	0xF2030208  ADDW	R2, R3, #8
0x1EB0	0x1D19    ADDS	R1, R3, #4
0x1EB2	0x6809    LDR	R1, [R1, #0]
0x1EB4	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x1EB6	0x6011    STR	R1, [R2, #0]
;__Lib_System_105_107.c, 480 :: 		
0x1EB8	0x4911    LDR	R1, [PC, #68]
0x1EBA	0x8809    LDRH	R1, [R1, #0]
0x1EBC	0xF3C121C2  UBFX	R1, R1, #11, #3
; tmp start address is: 0 (R0)
0x1EC0	0xB288    UXTH	R0, R1
;__Lib_System_105_107.c, 481 :: 		
0x1EC2	0x4910    LDR	R1, [PC, #64]
0x1EC4	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x1EC6	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x1EC8	0xB2C0    UXTB	R0, R0
;__Lib_System_105_107.c, 483 :: 		
0x1ECA	0xF203020C  ADDW	R2, R3, #12
0x1ECE	0x1D19    ADDS	R1, R3, #4
0x1ED0	0x6809    LDR	R1, [R1, #0]
0x1ED2	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x1ED4	0x6011    STR	R1, [R2, #0]
;__Lib_System_105_107.c, 485 :: 		
0x1ED6	0x490A    LDR	R1, [PC, #40]
0x1ED8	0x8809    LDRH	R1, [R1, #0]
0x1EDA	0xF3C13181  UBFX	R1, R1, #14, #2
; tmp start address is: 0 (R0)
0x1EDE	0xB288    UXTH	R0, R1
;__Lib_System_105_107.c, 486 :: 		
0x1EE0	0x4909    LDR	R1, [PC, #36]
0x1EE2	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x1EE4	0x7809    LDRB	R1, [R1, #0]
; presc start address is: 0 (R0)
0x1EE6	0xB2C8    UXTB	R0, R1
;__Lib_System_105_107.c, 488 :: 		
0x1EE8	0xF2030210  ADDW	R2, R3, #16
0x1EEC	0xF203010C  ADDW	R1, R3, #12
; RCC_Clocks end address is: 12 (R3)
0x1EF0	0x6809    LDR	R1, [R1, #0]
0x1EF2	0xFBB1F1F0  UDIV	R1, R1, R0
; presc end address is: 0 (R0)
0x1EF6	0x6011    STR	R1, [R2, #0]
;__Lib_System_105_107.c, 489 :: 		
L_end_RCC_GetClocksFrequency:
0x1EF8	0xF8DDE000  LDR	LR, [SP, #0]
0x1EFC	0xB002    ADD	SP, SP, #8
0x1EFE	0x4770    BX	LR
0x1F00	0x10044002  	RCC_CFGRbits+0
0x1F04	0x523B0000  	__Lib_System_105_107_APBAHBPrescTable+0
0x1F08	0x33240000  	__Lib_System_105_107_ADCPrescTable+0
; end of _RCC_GetClocksFrequency
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_32F10x.c, 303 :: 		
; module start address is: 0 (R0)
0x1FA0	0xB081    SUB	SP, SP, #4
0x1FA2	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 304 :: 		
;__Lib_GPIO_32F10x.c, 305 :: 		
;__Lib_GPIO_32F10x.c, 307 :: 		
0x1FA6	0x2201    MOVS	R2, #1
0x1FA8	0xB252    SXTB	R2, R2
0x1FAA	0x493E    LDR	R1, [PC, #248]
0x1FAC	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 309 :: 		
0x1FAE	0xF2000168  ADDW	R1, R0, #104
0x1FB2	0x680B    LDR	R3, [R1, #0]
0x1FB4	0xF06F6100  MVN	R1, #134217728
0x1FB8	0xEA030201  AND	R2, R3, R1, LSL #0
; gpio_remap start address is: 16 (R4)
0x1FBC	0x4614    MOV	R4, R2
;__Lib_GPIO_32F10x.c, 310 :: 		
0x1FBE	0xF0036100  AND	R1, R3, #134217728
0x1FC2	0x0EC9    LSRS	R1, R1, #27
; newstate start address is: 12 (R3)
0x1FC4	0x460B    MOV	R3, R1
;__Lib_GPIO_32F10x.c, 312 :: 		
0x1FC6	0xF0024100  AND	R1, R2, #-2147483648
0x1FCA	0xF1B14F00  CMP	R1, #-2147483648
0x1FCE	0xD102    BNE	L_GPIO_Alternate_Function_Enable66
;__Lib_GPIO_32F10x.c, 314 :: 		
0x1FD0	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x1FD2	0x680A    LDR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 315 :: 		
; tmpreg end address is: 8 (R2)
0x1FD4	0xE001    B	L_GPIO_Alternate_Function_Enable67
L_GPIO_Alternate_Function_Enable66:
;__Lib_GPIO_32F10x.c, 318 :: 		
0x1FD6	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x1FD8	0x680A    LDR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 319 :: 		
L_GPIO_Alternate_Function_Enable67:
;__Lib_GPIO_32F10x.c, 321 :: 		
; tmpreg start address is: 8 (R2)
0x1FDA	0xF4042170  AND	R1, R4, #983040
0x1FDE	0x0C09    LSRS	R1, R1, #16
; tmpmask start address is: 24 (R6)
0x1FE0	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 322 :: 		
0x1FE2	0xF64F71FF  MOVW	R1, #65535
0x1FE6	0xEA040101  AND	R1, R4, R1, LSL #0
; tmp start address is: 20 (R5)
0x1FEA	0x460D    MOV	R5, R1
;__Lib_GPIO_32F10x.c, 324 :: 		
0x1FEC	0xF4041140  AND	R1, R4, #3145728
0x1FF0	0xF5B11F40  CMP	R1, #3145728
0x1FF4	0xD10D    BNE	L_GPIO_Alternate_Function_Enable68
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 326 :: 		
0x1FF6	0xF06F6170  MVN	R1, #251658240
0x1FFA	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
; tmpreg start address is: 24 (R6)
0x1FFE	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 327 :: 		
0x2000	0x492A    LDR	R1, [PC, #168]
0x2002	0x680A    LDR	R2, [R1, #0]
0x2004	0xF06F6170  MVN	R1, #251658240
0x2008	0x400A    ANDS	R2, R1
0x200A	0x4928    LDR	R1, [PC, #160]
0x200C	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 328 :: 		
0x200E	0x4632    MOV	R2, R6
; tmpreg end address is: 24 (R6)
0x2010	0xE016    B	L_GPIO_Alternate_Function_Enable69
L_GPIO_Alternate_Function_Enable68:
;__Lib_GPIO_32F10x.c, 329 :: 		
; tmpreg start address is: 8 (R2)
; tmpmask start address is: 24 (R6)
0x2012	0xF4041180  AND	R1, R4, #1048576
0x2016	0xF5B11F80  CMP	R1, #1048576
0x201A	0xD109    BNE	L_GPIO_Alternate_Function_Enable70
;__Lib_GPIO_32F10x.c, 331 :: 		
0x201C	0xF04F0103  MOV	R1, #3
0x2020	0x40B1    LSLS	R1, R6
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 332 :: 		
0x2022	0x43C9    MVN	R1, R1
0x2024	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 333 :: 		
0x2028	0xF0416170  ORR	R1, R1, #251658240
; tmpreg start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 334 :: 		
0x202C	0x460A    MOV	R2, R1
; tmpreg end address is: 4 (R1)
0x202E	0xE007    B	L_GPIO_Alternate_Function_Enable71
L_GPIO_Alternate_Function_Enable70:
;__Lib_GPIO_32F10x.c, 337 :: 		
; tmpreg start address is: 8 (R2)
0x2030	0x0D61    LSRS	R1, R4, #21
0x2032	0x0109    LSLS	R1, R1, #4
0x2034	0xFA05F101  LSL	R1, R5, R1
0x2038	0x43C9    MVN	R1, R1
0x203A	0x400A    ANDS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 338 :: 		
0x203C	0xF0426270  ORR	R2, R2, #251658240
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 339 :: 		
L_GPIO_Alternate_Function_Enable71:
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
L_GPIO_Alternate_Function_Enable69:
;__Lib_GPIO_32F10x.c, 341 :: 		
; tmpreg start address is: 8 (R2)
0x2040	0xB12B    CBZ	R3, L__GPIO_Alternate_Function_Enable106
; newstate end address is: 12 (R3)
;__Lib_GPIO_32F10x.c, 343 :: 		
0x2042	0x0D61    LSRS	R1, R4, #21
0x2044	0x0109    LSLS	R1, R1, #4
0x2046	0xFA05F101  LSL	R1, R5, R1
; tmp end address is: 20 (R5)
0x204A	0x430A    ORRS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 344 :: 		
0x204C	0xE7FF    B	L_GPIO_Alternate_Function_Enable72
L__GPIO_Alternate_Function_Enable106:
;__Lib_GPIO_32F10x.c, 341 :: 		
;__Lib_GPIO_32F10x.c, 344 :: 		
L_GPIO_Alternate_Function_Enable72:
;__Lib_GPIO_32F10x.c, 346 :: 		
; tmpreg start address is: 8 (R2)
0x204E	0xF0044100  AND	R1, R4, #-2147483648
; gpio_remap end address is: 16 (R4)
0x2052	0xF1B14F00  CMP	R1, #-2147483648
0x2056	0xD102    BNE	L_GPIO_Alternate_Function_Enable73
;__Lib_GPIO_32F10x.c, 348 :: 		
0x2058	0x4913    LDR	R1, [PC, #76]
0x205A	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 349 :: 		
0x205C	0xE001    B	L_GPIO_Alternate_Function_Enable74
L_GPIO_Alternate_Function_Enable73:
;__Lib_GPIO_32F10x.c, 352 :: 		
; tmpreg start address is: 8 (R2)
0x205E	0x4913    LDR	R1, [PC, #76]
0x2060	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 353 :: 		
L_GPIO_Alternate_Function_Enable74:
;__Lib_GPIO_32F10x.c, 356 :: 		
; i start address is: 40 (R10)
0x2062	0xF2400A00  MOVW	R10, #0
; module end address is: 0 (R0)
; i end address is: 40 (R10)
0x2066	0x4681    MOV	R9, R0
;__Lib_GPIO_32F10x.c, 357 :: 		
L_GPIO_Alternate_Function_Enable75:
; i start address is: 40 (R10)
; module start address is: 36 (R9)
0x2068	0xEA4F018A  LSL	R1, R10, #2
0x206C	0xEB090101  ADD	R1, R9, R1, LSL #0
0x2070	0x6809    LDR	R1, [R1, #0]
0x2072	0xF1B13FFF  CMP	R1, #-1
0x2076	0xD010    BEQ	L_GPIO_Alternate_Function_Enable76
;__Lib_GPIO_32F10x.c, 358 :: 		
0x2078	0xF1090134  ADD	R1, R9, #52
0x207C	0xEA4F038A  LSL	R3, R10, #2
0x2080	0x18C9    ADDS	R1, R1, R3
0x2082	0x6809    LDR	R1, [R1, #0]
0x2084	0x460A    MOV	R2, R1
0x2086	0xEB090103  ADD	R1, R9, R3, LSL #0
0x208A	0x6809    LDR	R1, [R1, #0]
0x208C	0x4608    MOV	R0, R1
0x208E	0x4611    MOV	R1, R2
0x2090	0xF7FEFCC4  BL	__Lib_GPIO_32F10x_GPIO_Configure_Pin+0
;__Lib_GPIO_32F10x.c, 359 :: 		
0x2094	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F10x.c, 360 :: 		
; module end address is: 36 (R9)
; i end address is: 40 (R10)
0x2098	0xE7E6    B	L_GPIO_Alternate_Function_Enable75
L_GPIO_Alternate_Function_Enable76:
;__Lib_GPIO_32F10x.c, 363 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x209A	0xF8DDE000  LDR	LR, [SP, #0]
0x209E	0xB001    ADD	SP, SP, #4
0x20A0	0x4770    BX	LR
0x20A2	0xBF00    NOP
0x20A4	0x03004242  	RCC_APB2ENRbits+0
0x20A8	0x001C4001  	AFIO_MAPR2+0
0x20AC	0x00044001  	AFIO_MAPR+0
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_32F10x_GPIO_Configure_Pin:
;__Lib_GPIO_32F10x.c, 282 :: 		
; config start address is: 4 (R1)
; af_pin start address is: 0 (R0)
0x0A1C	0xB083    SUB	SP, SP, #12
0x0A1E	0xF8CDE000  STR	LR, [SP, #0]
; config end address is: 4 (R1)
; af_pin end address is: 0 (R0)
; af_pin start address is: 0 (R0)
; config start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 286 :: 		
0x0A22	0xF00003FF  AND	R3, R0, #255
; af_pin end address is: 0 (R0)
0x0A26	0x091A    LSRS	R2, R3, #4
; port start address is: 0 (R0)
0x0A28	0x4610    MOV	R0, R2
;__Lib_GPIO_32F10x.c, 287 :: 		
0x0A2A	0xF003020F  AND	R2, R3, #15
; pin start address is: 12 (R3)
0x0A2E	0x4613    MOV	R3, R2
;__Lib_GPIO_32F10x.c, 290 :: 		
0x0A30	0xE014    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin57
; port end address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 291 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin59:
0x0A32	0x4A18    LDR	R2, [PC, #96]
0x0A34	0x9202    STR	R2, [SP, #8]
0x0A36	0xE01F    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 292 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin60:
0x0A38	0x4A17    LDR	R2, [PC, #92]
0x0A3A	0x9202    STR	R2, [SP, #8]
0x0A3C	0xE01C    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 293 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin61:
0x0A3E	0x4A17    LDR	R2, [PC, #92]
0x0A40	0x9202    STR	R2, [SP, #8]
0x0A42	0xE019    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 294 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin62:
0x0A44	0x4A16    LDR	R2, [PC, #88]
0x0A46	0x9202    STR	R2, [SP, #8]
0x0A48	0xE016    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 295 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin63:
0x0A4A	0x4A16    LDR	R2, [PC, #88]
0x0A4C	0x9202    STR	R2, [SP, #8]
0x0A4E	0xE013    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 296 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin64:
0x0A50	0x4A15    LDR	R2, [PC, #84]
0x0A52	0x9202    STR	R2, [SP, #8]
0x0A54	0xE010    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 297 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin65:
0x0A56	0x4A15    LDR	R2, [PC, #84]
0x0A58	0x9202    STR	R2, [SP, #8]
0x0A5A	0xE00D    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 298 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin57:
; port start address is: 0 (R0)
0x0A5C	0x2800    CMP	R0, #0
0x0A5E	0xD0E8    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin59
0x0A60	0x2801    CMP	R0, #1
0x0A62	0xD0E9    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin60
0x0A64	0x2802    CMP	R0, #2
0x0A66	0xD0EA    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin61
0x0A68	0x2803    CMP	R0, #3
0x0A6A	0xD0EB    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin62
0x0A6C	0x2804    CMP	R0, #4
0x0A6E	0xD0EC    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin63
0x0A70	0x2805    CMP	R0, #5
0x0A72	0xD0ED    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin64
0x0A74	0x2806    CMP	R0, #6
0x0A76	0xD0EE    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin65
; port end address is: 0 (R0)
L___Lib_GPIO_32F10x_GPIO_Configure_Pin58:
;__Lib_GPIO_32F10x.c, 300 :: 		
0x0A78	0x2201    MOVS	R2, #1
0x0A7A	0x409A    LSLS	R2, R3
; pin end address is: 12 (R3)
0x0A7C	0xF8AD2004  STRH	R2, [SP, #4]
; config end address is: 4 (R1)
0x0A80	0x9802    LDR	R0, [SP, #8]
0x0A82	0x460A    MOV	R2, R1
0x0A84	0xF8BD1004  LDRH	R1, [SP, #4]
0x0A88	0xF002FD4C  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 301 :: 		
L_end_GPIO_Configure_Pin:
0x0A8C	0xF8DDE000  LDR	LR, [SP, #0]
0x0A90	0xB003    ADD	SP, SP, #12
0x0A92	0x4770    BX	LR
0x0A94	0x08004001  	#1073809408
0x0A98	0x0C004001  	#1073810432
0x0A9C	0x10004001  	#1073811456
0x0AA0	0x14004001  	#1073812480
0x0AA4	0x18004001  	#1073813504
0x0AA8	0x1C004001  	#1073814528
0x0AAC	0x20004001  	#1073815552
; end of __Lib_GPIO_32F10x_GPIO_Configure_Pin
_PrintOut:
;__Lib_PrintOut.c, 725 :: 		
0x20F0	0xB082    SUB	SP, SP, #8
0x20F2	0xF8CDE000  STR	LR, [SP, #0]
; prntoutfunc start address is: 16 (R4)
0x20F6	0x9C02    LDR	R4, [SP, #8]
0x20F8	0x9803    LDR	R0, [SP, #12]
0x20FA	0x9003    STR	R0, [SP, #12]
;__Lib_PrintOut.c, 730 :: 		
0x20FC	0xA901    ADD	R1, SP, #4
0x20FE	0xA803    ADD	R0, SP, #12
0x2100	0x1D00    ADDS	R0, R0, #4
0x2102	0x6008    STR	R0, [R1, #0]
;__Lib_PrintOut.c, 731 :: 		
0x2104	0x460A    MOV	R2, R1
0x2106	0x9903    LDR	R1, [SP, #12]
0x2108	0x4620    MOV	R0, R4
; prntoutfunc end address is: 16 (R4)
0x210A	0xF7FEFCDF  BL	__doprntout+0
;__Lib_PrintOut.c, 733 :: 		
;__Lib_PrintOut.c, 734 :: 		
L_end_PrintOut:
0x210E	0xF8DDE000  LDR	LR, [SP, #0]
0x2112	0xB002    ADD	SP, SP, #8
0x2114	0x4770    BX	LR
; end of _PrintOut
__doprntout:
;__Lib_PrintOut.c, 183 :: 		
0x0ACC	0xB091    SUB	SP, SP, #68
0x0ACE	0xF8CDE000  STR	LR, [SP, #0]
0x0AD2	0x900A    STR	R0, [SP, #40]
0x0AD4	0x910B    STR	R1, [SP, #44]
0x0AD6	0x920C    STR	R2, [SP, #48]
;__Lib_PrintOut.c, 189 :: 		
0x0AD8	0xF2400300  MOVW	R3, #0
0x0ADC	0xF8AD3024  STRH	R3, [SP, #36]
;__Lib_PrintOut.c, 219 :: 		
L__doprntout10:
0x0AE0	0x9C0B    LDR	R4, [SP, #44]
0x0AE2	0x9B0B    LDR	R3, [SP, #44]
0x0AE4	0x1C5B    ADDS	R3, R3, #1
0x0AE6	0x930B    STR	R3, [SP, #44]
0x0AE8	0x7823    LDRB	R3, [R4, #0]
0x0AEA	0xF88D300E  STRB	R3, [SP, #14]
0x0AEE	0x2B00    CMP	R3, #0
0x0AF0	0xF00180D8  BEQ	L__doprntout11
;__Lib_PrintOut.c, 220 :: 		
0x0AF4	0xF89D300E  LDRB	R3, [SP, #14]
0x0AF8	0x2B25    CMP	R3, #37
0x0AFA	0xD004    BEQ	L__doprntout12
;__Lib_PrintOut.c, 221 :: 		
0x0AFC	0xF89D000E  LDRB	R0, [SP, #14]
0x0B00	0x9C0A    LDR	R4, [SP, #40]
0x0B02	0x47A0    BLX	R4
;__Lib_PrintOut.c, 222 :: 		
0x0B04	0xE7EC    B	L__doprntout10
;__Lib_PrintOut.c, 223 :: 		
L__doprntout12:
;__Lib_PrintOut.c, 224 :: 		
0x0B06	0x2300    MOVS	R3, #0
0x0B08	0xB21B    SXTH	R3, R3
0x0B0A	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_PrintOut.c, 225 :: 		
0x0B0E	0x2300    MOVS	R3, #0
0x0B10	0xF8AD3012  STRH	R3, [SP, #18]
;__Lib_PrintOut.c, 226 :: 		
L__doprntout13:
;__Lib_PrintOut.c, 227 :: 		
0x0B14	0xE031    B	L__doprntout16
;__Lib_PrintOut.c, 228 :: 		
L__doprntout18:
;__Lib_PrintOut.c, 229 :: 		
0x0B16	0xF8BD3012  LDRH	R3, [SP, #18]
0x0B1A	0xF0430308  ORR	R3, R3, #8
0x0B1E	0xF8AD3012  STRH	R3, [SP, #18]
;__Lib_PrintOut.c, 230 :: 		
0x0B22	0x9B0B    LDR	R3, [SP, #44]
0x0B24	0x1C5B    ADDS	R3, R3, #1
0x0B26	0x930B    STR	R3, [SP, #44]
;__Lib_PrintOut.c, 231 :: 		
0x0B28	0xE03C    B	L__doprntout15
;__Lib_PrintOut.c, 233 :: 		
L__doprntout19:
;__Lib_PrintOut.c, 234 :: 		
0x0B2A	0xF8BD3012  LDRH	R3, [SP, #18]
0x0B2E	0xF0430301  ORR	R3, R3, #1
0x0B32	0xF8AD3012  STRH	R3, [SP, #18]
;__Lib_PrintOut.c, 235 :: 		
0x0B36	0x9B0B    LDR	R3, [SP, #44]
0x0B38	0x1C5B    ADDS	R3, R3, #1
0x0B3A	0x930B    STR	R3, [SP, #44]
;__Lib_PrintOut.c, 236 :: 		
0x0B3C	0xE032    B	L__doprntout15
;__Lib_PrintOut.c, 238 :: 		
L__doprntout20:
;__Lib_PrintOut.c, 239 :: 		
0x0B3E	0xF8BD3012  LDRH	R3, [SP, #18]
0x0B42	0xF0430302  ORR	R3, R3, #2
0x0B46	0xF8AD3012  STRH	R3, [SP, #18]
;__Lib_PrintOut.c, 240 :: 		
0x0B4A	0x9B0B    LDR	R3, [SP, #44]
0x0B4C	0x1C5B    ADDS	R3, R3, #1
0x0B4E	0x930B    STR	R3, [SP, #44]
;__Lib_PrintOut.c, 241 :: 		
0x0B50	0xE028    B	L__doprntout15
;__Lib_PrintOut.c, 243 :: 		
L__doprntout21:
;__Lib_PrintOut.c, 244 :: 		
0x0B52	0xF8BD3012  LDRH	R3, [SP, #18]
0x0B56	0xF4436300  ORR	R3, R3, #2048
0x0B5A	0xF8AD3012  STRH	R3, [SP, #18]
;__Lib_PrintOut.c, 245 :: 		
0x0B5E	0x9B0B    LDR	R3, [SP, #44]
0x0B60	0x1C5B    ADDS	R3, R3, #1
0x0B62	0x930B    STR	R3, [SP, #44]
;__Lib_PrintOut.c, 246 :: 		
0x0B64	0xE01E    B	L__doprntout15
;__Lib_PrintOut.c, 248 :: 		
L__doprntout22:
;__Lib_PrintOut.c, 249 :: 		
0x0B66	0xF8BD3012  LDRH	R3, [SP, #18]
0x0B6A	0xF0430304  ORR	R3, R3, #4
0x0B6E	0xF8AD3012  STRH	R3, [SP, #18]
;__Lib_PrintOut.c, 250 :: 		
0x0B72	0x9B0B    LDR	R3, [SP, #44]
0x0B74	0x1C5B    ADDS	R3, R3, #1
0x0B76	0x930B    STR	R3, [SP, #44]
;__Lib_PrintOut.c, 251 :: 		
0x0B78	0xE014    B	L__doprntout15
;__Lib_PrintOut.c, 252 :: 		
L__doprntout16:
0x0B7A	0x9B0B    LDR	R3, [SP, #44]
0x0B7C	0x781B    LDRB	R3, [R3, #0]
0x0B7E	0x2B2D    CMP	R3, #45
0x0B80	0xD0C9    BEQ	L__doprntout18
0x0B82	0x9B0B    LDR	R3, [SP, #44]
0x0B84	0x781B    LDRB	R3, [R3, #0]
0x0B86	0x2B20    CMP	R3, #32
0x0B88	0xD0CF    BEQ	L__doprntout19
0x0B8A	0x9B0B    LDR	R3, [SP, #44]
0x0B8C	0x781B    LDRB	R3, [R3, #0]
0x0B8E	0x2B2B    CMP	R3, #43
0x0B90	0xD0D5    BEQ	L__doprntout20
0x0B92	0x9B0B    LDR	R3, [SP, #44]
0x0B94	0x781B    LDRB	R3, [R3, #0]
0x0B96	0x2B23    CMP	R3, #35
0x0B98	0xD0DB    BEQ	L__doprntout21
0x0B9A	0x9B0B    LDR	R3, [SP, #44]
0x0B9C	0x781B    LDRB	R3, [R3, #0]
0x0B9E	0x2B30    CMP	R3, #48
0x0BA0	0xD0E1    BEQ	L__doprntout22
;__Lib_PrintOut.c, 253 :: 		
0x0BA2	0xE000    B	L__doprntout14
;__Lib_PrintOut.c, 254 :: 		
L__doprntout15:
0x0BA4	0xE7B6    B	L__doprntout13
L__doprntout14:
;__Lib_PrintOut.c, 255 :: 		
0x0BA6	0xF8BD3012  LDRH	R3, [SP, #18]
0x0BAA	0xF0030302  AND	R3, R3, #2
0x0BAE	0xB29B    UXTH	R3, R3
0x0BB0	0xB13B    CBZ	R3, L__doprntout23
;__Lib_PrintOut.c, 256 :: 		
0x0BB2	0xF8BD4012  LDRH	R4, [SP, #18]
0x0BB6	0xF64F73FE  MOVW	R3, #65534
0x0BBA	0xEA040303  AND	R3, R4, R3, LSL #0
0x0BBE	0xF8AD3012  STRH	R3, [SP, #18]
L__doprntout23:
;__Lib_PrintOut.c, 257 :: 		
0x0BC2	0xF8BD3012  LDRH	R3, [SP, #18]
0x0BC6	0xF0030308  AND	R3, R3, #8
0x0BCA	0xB29B    UXTH	R3, R3
0x0BCC	0xB13B    CBZ	R3, L__doprntout24
;__Lib_PrintOut.c, 258 :: 		
0x0BCE	0xF8BD4012  LDRH	R4, [SP, #18]
0x0BD2	0xF64F73FB  MOVW	R3, #65531
0x0BD6	0xEA040303  AND	R3, R4, R3, LSL #0
0x0BDA	0xF8AD3012  STRH	R3, [SP, #18]
L__doprntout24:
;__Lib_PrintOut.c, 259 :: 		
0x0BDE	0x9B0B    LDR	R3, [SP, #44]
0x0BE0	0x781B    LDRB	R3, [R3, #0]
0x0BE2	0xB2D8    UXTB	R0, R3
0x0BE4	0xF7FFFC78  BL	_isdigit+0
0x0BE8	0xB1D0    CBZ	R0, L__doprntout25
;__Lib_PrintOut.c, 260 :: 		
0x0BEA	0x2300    MOVS	R3, #0
0x0BEC	0xB21B    SXTH	R3, R3
0x0BEE	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_PrintOut.c, 261 :: 		
L__doprntout26:
;__Lib_PrintOut.c, 262 :: 		
0x0BF2	0xF9BD4010  LDRSH	R4, [SP, #16]
0x0BF6	0x230A    MOVS	R3, #10
0x0BF8	0xB21B    SXTH	R3, R3
0x0BFA	0x435C    MULS	R4, R3, R4
0x0BFC	0xB224    SXTH	R4, R4
0x0BFE	0x9B0B    LDR	R3, [SP, #44]
0x0C00	0x781B    LDRB	R3, [R3, #0]
0x0C02	0x18E3    ADDS	R3, R4, R3
0x0C04	0xB21B    SXTH	R3, R3
0x0C06	0x3B30    SUBS	R3, #48
0x0C08	0xF8AD3010  STRH	R3, [SP, #16]
0x0C0C	0x9B0B    LDR	R3, [SP, #44]
0x0C0E	0x1C5B    ADDS	R3, R3, #1
0x0C10	0x930B    STR	R3, [SP, #44]
;__Lib_PrintOut.c, 263 :: 		
0x0C12	0x781B    LDRB	R3, [R3, #0]
0x0C14	0xB2D8    UXTB	R0, R3
0x0C16	0xF7FFFC5F  BL	_isdigit+0
0x0C1A	0x2800    CMP	R0, #0
0x0C1C	0xD1E9    BNE	L__doprntout26
;__Lib_PrintOut.c, 264 :: 		
0x0C1E	0xE00F    B	L__doprntout29
L__doprntout25:
;__Lib_PrintOut.c, 266 :: 		
0x0C20	0x9B0B    LDR	R3, [SP, #44]
0x0C22	0x781B    LDRB	R3, [R3, #0]
0x0C24	0x2B2A    CMP	R3, #42
0x0C26	0xD10B    BNE	L__doprntout30
;__Lib_PrintOut.c, 267 :: 		
0x0C28	0x9B0C    LDR	R3, [SP, #48]
0x0C2A	0x681D    LDR	R5, [R3, #0]
0x0C2C	0x1D2C    ADDS	R4, R5, #4
0x0C2E	0x9B0C    LDR	R3, [SP, #48]
0x0C30	0x601C    STR	R4, [R3, #0]
0x0C32	0xF9B53000  LDRSH	R3, [R5, #0]
0x0C36	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_PrintOut.c, 268 :: 		
0x0C3A	0x9B0B    LDR	R3, [SP, #44]
0x0C3C	0x1C5B    ADDS	R3, R3, #1
0x0C3E	0x930B    STR	R3, [SP, #44]
;__Lib_PrintOut.c, 269 :: 		
L__doprntout30:
L__doprntout29:
;__Lib_PrintOut.c, 270 :: 		
0x0C40	0x9B0B    LDR	R3, [SP, #44]
0x0C42	0x781B    LDRB	R3, [R3, #0]
0x0C44	0x2B2E    CMP	R3, #46
0x0C46	0xD12E    BNE	L__doprntout31
;__Lib_PrintOut.c, 271 :: 		
0x0C48	0x9B0B    LDR	R3, [SP, #44]
0x0C4A	0x1C5B    ADDS	R3, R3, #1
0x0C4C	0x930B    STR	R3, [SP, #44]
0x0C4E	0x781B    LDRB	R3, [R3, #0]
0x0C50	0x2B2A    CMP	R3, #42
0x0C52	0xD10C    BNE	L__doprntout32
;__Lib_PrintOut.c, 272 :: 		
0x0C54	0x9B0C    LDR	R3, [SP, #48]
0x0C56	0x681D    LDR	R5, [R3, #0]
0x0C58	0x1D2C    ADDS	R4, R5, #4
0x0C5A	0x9B0C    LDR	R3, [SP, #48]
0x0C5C	0x601C    STR	R4, [R3, #0]
0x0C5E	0xF9B53000  LDRSH	R3, [R5, #0]
0x0C62	0xF8AD300C  STRH	R3, [SP, #12]
;__Lib_PrintOut.c, 273 :: 		
0x0C66	0x9B0B    LDR	R3, [SP, #44]
0x0C68	0x1C5B    ADDS	R3, R3, #1
0x0C6A	0x930B    STR	R3, [SP, #44]
;__Lib_PrintOut.c, 274 :: 		
0x0C6C	0xE01A    B	L__doprntout33
L__doprntout32:
;__Lib_PrintOut.c, 275 :: 		
0x0C6E	0x2300    MOVS	R3, #0
0x0C70	0xB21B    SXTH	R3, R3
0x0C72	0xF8AD300C  STRH	R3, [SP, #12]
;__Lib_PrintOut.c, 276 :: 		
L__doprntout34:
0x0C76	0x9B0B    LDR	R3, [SP, #44]
0x0C78	0x781B    LDRB	R3, [R3, #0]
0x0C7A	0xB2D8    UXTB	R0, R3
0x0C7C	0xF7FFFC2C  BL	_isdigit+0
0x0C80	0xB180    CBZ	R0, L__doprntout35
;__Lib_PrintOut.c, 277 :: 		
0x0C82	0xF9BD400C  LDRSH	R4, [SP, #12]
0x0C86	0x230A    MOVS	R3, #10
0x0C88	0xB21B    SXTH	R3, R3
0x0C8A	0x435C    MULS	R4, R3, R4
0x0C8C	0xB224    SXTH	R4, R4
0x0C8E	0x9B0B    LDR	R3, [SP, #44]
0x0C90	0x781B    LDRB	R3, [R3, #0]
0x0C92	0x18E3    ADDS	R3, R4, R3
0x0C94	0xB21B    SXTH	R3, R3
0x0C96	0x3B30    SUBS	R3, #48
0x0C98	0xF8AD300C  STRH	R3, [SP, #12]
0x0C9C	0x9B0B    LDR	R3, [SP, #44]
0x0C9E	0x1C5B    ADDS	R3, R3, #1
0x0CA0	0x930B    STR	R3, [SP, #44]
0x0CA2	0xE7E8    B	L__doprntout34
L__doprntout35:
;__Lib_PrintOut.c, 278 :: 		
L__doprntout33:
0x0CA4	0xE009    B	L__doprntout36
L__doprntout31:
;__Lib_PrintOut.c, 280 :: 		
0x0CA6	0x2300    MOVS	R3, #0
0x0CA8	0xB21B    SXTH	R3, R3
0x0CAA	0xF8AD300C  STRH	R3, [SP, #12]
;__Lib_PrintOut.c, 282 :: 		
0x0CAE	0xF8BD3012  LDRH	R3, [SP, #18]
0x0CB2	0xF4435380  ORR	R3, R3, #4096
0x0CB6	0xF8AD3012  STRH	R3, [SP, #18]
;__Lib_PrintOut.c, 284 :: 		
L__doprntout36:
;__Lib_PrintOut.c, 286 :: 		
____doprntout_loop:
;__Lib_PrintOut.c, 288 :: 		
0x0CBA	0x9C0B    LDR	R4, [SP, #44]
0x0CBC	0x9B0B    LDR	R3, [SP, #44]
0x0CBE	0x1C5B    ADDS	R3, R3, #1
0x0CC0	0x930B    STR	R3, [SP, #44]
0x0CC2	0x7823    LDRB	R3, [R4, #0]
0x0CC4	0xF88D300E  STRB	R3, [SP, #14]
0x0CC8	0xE0C0    B	L__doprntout37
;__Lib_PrintOut.c, 289 :: 		
L__doprntout39:
;__Lib_PrintOut.c, 290 :: 		
0x0CCA	0xF9BD0024  LDRSH	R0, [SP, #36]
0x0CCE	0xF000BFEB  B	L_end__doprntout
;__Lib_PrintOut.c, 291 :: 		
L__doprntout40:
;__Lib_PrintOut.c, 292 :: 		
L__doprntout41:
;__Lib_PrintOut.c, 294 :: 		
0x0CD2	0xF8BD3012  LDRH	R3, [SP, #18]
0x0CD6	0xF0430310  ORR	R3, R3, #16
0x0CDA	0xF8AD3012  STRH	R3, [SP, #18]
;__Lib_PrintOut.c, 295 :: 		
0x0CDE	0xE7EC    B	____doprntout_loop
;__Lib_PrintOut.c, 310 :: 		
L__doprntout42:
;__Lib_PrintOut.c, 311 :: 		
0x0CE0	0xF8BD3012  LDRH	R3, [SP, #18]
0x0CE4	0xF4436380  ORR	R3, R3, #1024
0x0CE8	0xF8AD3012  STRH	R3, [SP, #18]
;__Lib_PrintOut.c, 312 :: 		
0x0CEC	0xE0FD    B	L__doprntout38
;__Lib_PrintOut.c, 314 :: 		
L__doprntout43:
;__Lib_PrintOut.c, 315 :: 		
0x0CEE	0xF8BD3012  LDRH	R3, [SP, #18]
0x0CF2	0xF0430320  ORR	R3, R3, #32
0x0CF6	0xF8AD3012  STRH	R3, [SP, #18]
;__Lib_PrintOut.c, 316 :: 		
L__doprntout44:
;__Lib_PrintOut.c, 317 :: 		
0x0CFA	0xF8BD3012  LDRH	R3, [SP, #18]
0x0CFE	0xF4437380  ORR	R3, R3, #256
0x0D02	0xF8AD3012  STRH	R3, [SP, #18]
;__Lib_PrintOut.c, 318 :: 		
0x0D06	0xE0F0    B	L__doprntout38
;__Lib_PrintOut.c, 319 :: 		
L__doprntout45:
;__Lib_PrintOut.c, 320 :: 		
0x0D08	0xF8BD3012  LDRH	R3, [SP, #18]
0x0D0C	0xF4437300  ORR	R3, R3, #512
0x0D10	0xF8AD3012  STRH	R3, [SP, #18]
;__Lib_PrintOut.c, 321 :: 		
0x0D14	0xE0E9    B	L__doprntout38
;__Lib_PrintOut.c, 323 :: 		
L__doprntout46:
;__Lib_PrintOut.c, 324 :: 		
0x0D16	0xF8BD3012  LDRH	R3, [SP, #18]
0x0D1A	0xF0430340  ORR	R3, R3, #64
0x0D1E	0xF8AD3012  STRH	R3, [SP, #18]
;__Lib_PrintOut.c, 325 :: 		
0x0D22	0xE0E2    B	L__doprntout38
;__Lib_PrintOut.c, 327 :: 		
L__doprntout47:
;__Lib_PrintOut.c, 328 :: 		
L__doprntout48:
;__Lib_PrintOut.c, 329 :: 		
0x0D24	0xE0E1    B	L__doprntout38
;__Lib_PrintOut.c, 331 :: 		
L__doprntout49:
;__Lib_PrintOut.c, 333 :: 		
L__doprntout50:
;__Lib_PrintOut.c, 334 :: 		
0x0D26	0xF8BD3012  LDRH	R3, [SP, #18]
0x0D2A	0xF0430320  ORR	R3, R3, #32
0x0D2E	0xF8AD3012  STRH	R3, [SP, #18]
;__Lib_PrintOut.c, 335 :: 		
L__doprntout51:
;__Lib_PrintOut.c, 336 :: 		
0x0D32	0xF8BD3012  LDRH	R3, [SP, #18]
0x0D36	0xF0430380  ORR	R3, R3, #128
0x0D3A	0xF8AD3012  STRH	R3, [SP, #18]
;__Lib_PrintOut.c, 337 :: 		
0x0D3E	0xE0D4    B	L__doprntout38
;__Lib_PrintOut.c, 339 :: 		
L__doprntout52:
;__Lib_PrintOut.c, 340 :: 		
0x0D40	0x9B0C    LDR	R3, [SP, #48]
0x0D42	0x681D    LDR	R5, [R3, #0]
0x0D44	0x1D2C    ADDS	R4, R5, #4
0x0D46	0x9B0C    LDR	R3, [SP, #48]
0x0D48	0x601C    STR	R4, [R3, #0]
0x0D4A	0x682B    LDR	R3, [R5, #0]
0x0D4C	0x9307    STR	R3, [SP, #28]
;__Lib_PrintOut.c, 344 :: 		
0x0D4E	0xB90B    CBNZ	R3, L__doprntout53
;__Lib_PrintOut.c, 345 :: 		
0x0D50	0x4BF8    LDR	R3, [PC, #992]
0x0D52	0x9307    STR	R3, [SP, #28]
L__doprntout53:
;__Lib_PrintOut.c, 346 :: 		
0x0D54	0x2300    MOVS	R3, #0
0x0D56	0xF8AD3020  STRH	R3, [SP, #32]
;__Lib_PrintOut.c, 347 :: 		
L__doprntout54:
0x0D5A	0xF8BD4020  LDRH	R4, [SP, #32]
0x0D5E	0x9B07    LDR	R3, [SP, #28]
0x0D60	0x191B    ADDS	R3, R3, R4
0x0D62	0x781B    LDRB	R3, [R3, #0]
0x0D64	0xB12B    CBZ	R3, L__doprntout55
;__Lib_PrintOut.c, 348 :: 		
0x0D66	0xF8BD3020  LDRH	R3, [SP, #32]
0x0D6A	0x1C5B    ADDS	R3, R3, #1
0x0D6C	0xF8AD3020  STRH	R3, [SP, #32]
0x0D70	0xE7F3    B	L__doprntout54
L__doprntout55:
;__Lib_PrintOut.c, 349 :: 		
____doprntout_dostring:
;__Lib_PrintOut.c, 350 :: 		
0x0D72	0xF9BD300C  LDRSH	R3, [SP, #12]
0x0D76	0xB14B    CBZ	R3, L___doprntout318
0x0D78	0xF8BD4020  LDRH	R4, [SP, #32]
0x0D7C	0xF9BD300C  LDRSH	R3, [SP, #12]
0x0D80	0x42A3    CMP	R3, R4
0x0D82	0xD203    BCS	L___doprntout317
L___doprntout316:
;__Lib_PrintOut.c, 351 :: 		
0x0D84	0xF9BD300C  LDRSH	R3, [SP, #12]
0x0D88	0xF8AD3020  STRH	R3, [SP, #32]
;__Lib_PrintOut.c, 350 :: 		
L___doprntout318:
L___doprntout317:
;__Lib_PrintOut.c, 352 :: 		
0x0D8C	0xF8BD4020  LDRH	R4, [SP, #32]
0x0D90	0xF9BD3010  LDRSH	R3, [SP, #16]
0x0D94	0x42A3    CMP	R3, R4
0x0D96	0xD907    BLS	L__doprntout59
;__Lib_PrintOut.c, 353 :: 		
0x0D98	0xF8BD4020  LDRH	R4, [SP, #32]
0x0D9C	0xF9BD3010  LDRSH	R3, [SP, #16]
0x0DA0	0x1B1B    SUB	R3, R3, R4
0x0DA2	0xF8AD3010  STRH	R3, [SP, #16]
0x0DA6	0xE003    B	L__doprntout60
L__doprntout59:
;__Lib_PrintOut.c, 355 :: 		
0x0DA8	0x2300    MOVS	R3, #0
0x0DAA	0xB21B    SXTH	R3, R3
0x0DAC	0xF8AD3010  STRH	R3, [SP, #16]
L__doprntout60:
;__Lib_PrintOut.c, 356 :: 		
0x0DB0	0xF8BD3012  LDRH	R3, [SP, #18]
0x0DB4	0xF0030308  AND	R3, R3, #8
0x0DB8	0xB29B    UXTH	R3, R3
0x0DBA	0xB95B    CBNZ	R3, L__doprntout61
;__Lib_PrintOut.c, 357 :: 		
L__doprntout62:
0x0DBC	0xF9BD4010  LDRSH	R4, [SP, #16]
0x0DC0	0xF9BD3010  LDRSH	R3, [SP, #16]
0x0DC4	0x1E5B    SUBS	R3, R3, #1
0x0DC6	0xF8AD3010  STRH	R3, [SP, #16]
0x0DCA	0xB11C    CBZ	R4, L__doprntout63
;__Lib_PrintOut.c, 358 :: 		
0x0DCC	0x2020    MOVS	R0, #32
0x0DCE	0x9C0A    LDR	R4, [SP, #40]
0x0DD0	0x47A0    BLX	R4
0x0DD2	0xE7F3    B	L__doprntout62
L__doprntout63:
L__doprntout61:
;__Lib_PrintOut.c, 359 :: 		
L__doprntout64:
0x0DD4	0xF8BD4020  LDRH	R4, [SP, #32]
0x0DD8	0xF8BD3020  LDRH	R3, [SP, #32]
0x0DDC	0x1E5B    SUBS	R3, R3, #1
0x0DDE	0xF8AD3020  STRH	R3, [SP, #32]
0x0DE2	0xB14C    CBZ	R4, L__doprntout65
;__Lib_PrintOut.c, 360 :: 		
0x0DE4	0x9B07    LDR	R3, [SP, #28]
0x0DE6	0x781B    LDRB	R3, [R3, #0]
0x0DE8	0xB2DC    UXTB	R4, R3
0x0DEA	0xB2E0    UXTB	R0, R4
0x0DEC	0x9C0A    LDR	R4, [SP, #40]
0x0DEE	0x47A0    BLX	R4
0x0DF0	0x9B07    LDR	R3, [SP, #28]
0x0DF2	0x1C5B    ADDS	R3, R3, #1
0x0DF4	0x9307    STR	R3, [SP, #28]
0x0DF6	0xE7ED    B	L__doprntout64
L__doprntout65:
;__Lib_PrintOut.c, 362 :: 		
0x0DF8	0xF8BD3012  LDRH	R3, [SP, #18]
0x0DFC	0xF0030308  AND	R3, R3, #8
0x0E00	0xB29B    UXTH	R3, R3
0x0E02	0xB15B    CBZ	R3, L__doprntout66
;__Lib_PrintOut.c, 363 :: 		
L__doprntout67:
0x0E04	0xF9BD4010  LDRSH	R4, [SP, #16]
0x0E08	0xF9BD3010  LDRSH	R3, [SP, #16]
0x0E0C	0x1E5B    SUBS	R3, R3, #1
0x0E0E	0xF8AD3010  STRH	R3, [SP, #16]
0x0E12	0xB11C    CBZ	R4, L__doprntout68
;__Lib_PrintOut.c, 364 :: 		
0x0E14	0x2020    MOVS	R0, #32
0x0E16	0x9C0A    LDR	R4, [SP, #40]
0x0E18	0x47A0    BLX	R4
0x0E1A	0xE7F3    B	L__doprntout67
L__doprntout68:
L__doprntout66:
;__Lib_PrintOut.c, 365 :: 		
0x0E1C	0xE660    B	L__doprntout10
;__Lib_PrintOut.c, 366 :: 		
L__doprntout69:
;__Lib_PrintOut.c, 367 :: 		
0x0E1E	0x9B0C    LDR	R3, [SP, #48]
0x0E20	0x681D    LDR	R5, [R3, #0]
0x0E22	0x1D2C    ADDS	R4, R5, #4
0x0E24	0x9B0C    LDR	R3, [SP, #48]
0x0E26	0x601C    STR	R4, [R3, #0]
0x0E28	0xF9B53000  LDRSH	R3, [R5, #0]
0x0E2C	0xF88D300E  STRB	R3, [SP, #14]
;__Lib_PrintOut.c, 368 :: 		
L__doprntout70:
;__Lib_PrintOut.c, 369 :: 		
0x0E30	0xF10D030E  ADD	R3, SP, #14
0x0E34	0x9307    STR	R3, [SP, #28]
;__Lib_PrintOut.c, 370 :: 		
0x0E36	0x2301    MOVS	R3, #1
0x0E38	0xF8AD3020  STRH	R3, [SP, #32]
;__Lib_PrintOut.c, 371 :: 		
0x0E3C	0xE799    B	____doprntout_dostring
;__Lib_PrintOut.c, 373 :: 		
L__doprntout71:
;__Lib_PrintOut.c, 374 :: 		
0x0E3E	0xF8BD3012  LDRH	R3, [SP, #18]
0x0E42	0xF04303C0  ORR	R3, R3, #192
0x0E46	0xF8AD3012  STRH	R3, [SP, #18]
;__Lib_PrintOut.c, 375 :: 		
0x0E4A	0xE04E    B	L__doprntout38
;__Lib_PrintOut.c, 377 :: 		
L__doprntout37:
0x0E4C	0xF89D300E  LDRB	R3, [SP, #14]
0x0E50	0x2B00    CMP	R3, #0
0x0E52	0xF43FAF3A  BEQ	L__doprntout39
0x0E56	0xF89D300E  LDRB	R3, [SP, #14]
0x0E5A	0x2B6C    CMP	R3, #108
0x0E5C	0xF43FAF39  BEQ	L__doprntout40
0x0E60	0xF89D300E  LDRB	R3, [SP, #14]
0x0E64	0x2B4C    CMP	R3, #76
0x0E66	0xF43FAF34  BEQ	L__doprntout41
0x0E6A	0xF89D300E  LDRB	R3, [SP, #14]
0x0E6E	0x2B66    CMP	R3, #102
0x0E70	0xF43FAF36  BEQ	L__doprntout42
0x0E74	0xF89D300E  LDRB	R3, [SP, #14]
0x0E78	0x2B45    CMP	R3, #69
0x0E7A	0xF43FAF38  BEQ	L__doprntout43
0x0E7E	0xF89D300E  LDRB	R3, [SP, #14]
0x0E82	0x2B65    CMP	R3, #101
0x0E84	0xF43FAF39  BEQ	L__doprntout44
0x0E88	0xF89D300E  LDRB	R3, [SP, #14]
0x0E8C	0x2B67    CMP	R3, #103
0x0E8E	0xF43FAF3B  BEQ	L__doprntout45
0x0E92	0xF89D300E  LDRB	R3, [SP, #14]
0x0E96	0x2B6F    CMP	R3, #111
0x0E98	0xF43FAF3D  BEQ	L__doprntout46
0x0E9C	0xF89D300E  LDRB	R3, [SP, #14]
0x0EA0	0x2B64    CMP	R3, #100
0x0EA2	0xF43FAF3F  BEQ	L__doprntout47
0x0EA6	0xF89D300E  LDRB	R3, [SP, #14]
0x0EAA	0x2B69    CMP	R3, #105
0x0EAC	0xF43FAF3A  BEQ	L__doprntout48
0x0EB0	0xF89D300E  LDRB	R3, [SP, #14]
0x0EB4	0x2B70    CMP	R3, #112
0x0EB6	0xF43FAF36  BEQ	L__doprntout49
0x0EBA	0xF89D300E  LDRB	R3, [SP, #14]
0x0EBE	0x2B58    CMP	R3, #88
0x0EC0	0xF43FAF31  BEQ	L__doprntout50
0x0EC4	0xF89D300E  LDRB	R3, [SP, #14]
0x0EC8	0x2B78    CMP	R3, #120
0x0ECA	0xF43FAF32  BEQ	L__doprntout51
0x0ECE	0xF89D300E  LDRB	R3, [SP, #14]
0x0ED2	0x2B73    CMP	R3, #115
0x0ED4	0xF43FAF34  BEQ	L__doprntout52
0x0ED8	0xF89D300E  LDRB	R3, [SP, #14]
0x0EDC	0x2B63    CMP	R3, #99
0x0EDE	0xD09E    BEQ	L__doprntout69
0x0EE0	0xF89D300E  LDRB	R3, [SP, #14]
0x0EE4	0x2B75    CMP	R3, #117
0x0EE6	0xD0AA    BEQ	L__doprntout71
0x0EE8	0xE7A2    B	L__doprntout70
L__doprntout38:
;__Lib_PrintOut.c, 379 :: 		
0x0EEA	0xF8BD3012  LDRH	R3, [SP, #18]
0x0EEE	0xF40363E0  AND	R3, R3, #1792
0x0EF2	0xB29B    UXTH	R3, R3
0x0EF4	0x2B00    CMP	R3, #0
0x0EF6	0xF000849A  BEQ	L__doprntout72
;__Lib_PrintOut.c, 380 :: 		
0x0EFA	0xF8BD3012  LDRH	R3, [SP, #18]
0x0EFE	0xF4035380  AND	R3, R3, #4096
0x0F02	0xB29B    UXTH	R3, R3
0x0F04	0xB11B    CBZ	R3, L__doprntout73
;__Lib_PrintOut.c, 381 :: 		
0x0F06	0x2306    MOVS	R3, #6
0x0F08	0xB21B    SXTH	R3, R3
0x0F0A	0xF8AD300C  STRH	R3, [SP, #12]
L__doprntout73:
;__Lib_PrintOut.c, 382 :: 		
0x0F0E	0x9B0C    LDR	R3, [SP, #48]
0x0F10	0x681D    LDR	R5, [R3, #0]
0x0F12	0x1D2C    ADDS	R4, R5, #4
0x0F14	0x9B0C    LDR	R3, [SP, #48]
0x0F16	0x601C    STR	R4, [R3, #0]
0x0F18	0x682A    LDR	R2, [R5, #0]
0x0F1A	0x9205    STR	R2, [SP, #20]
;__Lib_PrintOut.c, 383 :: 		
0x0F1C	0xF04F0000  MOV	R0, #0
0x0F20	0xF7FFFAE6  BL	__Compare_FP+0
0x0F24	0xF2400000  MOVW	R0, #0
0x0F28	0xDD00    BLE	L___doprntout357
0x0F2A	0x2001    MOVS	R0, #1
L___doprntout357:
0x0F2C	0xB148    CBZ	R0, L__doprntout74
;__Lib_PrintOut.c, 384 :: 		
0x0F2E	0x9B05    LDR	R3, [SP, #20]
0x0F30	0xF0834300  EOR	R3, R3, #-2147483648
0x0F34	0x9305    STR	R3, [SP, #20]
;__Lib_PrintOut.c, 385 :: 		
0x0F36	0xF8BD3012  LDRH	R3, [SP, #18]
0x0F3A	0xF0430303  ORR	R3, R3, #3
0x0F3E	0xF8AD3012  STRH	R3, [SP, #18]
;__Lib_PrintOut.c, 386 :: 		
L__doprntout74:
;__Lib_PrintOut.c, 387 :: 		
0x0F42	0x2300    MOVS	R3, #0
0x0F44	0xB21B    SXTH	R3, R3
0x0F46	0xF8AD3018  STRH	R3, [SP, #24]
;__Lib_PrintOut.c, 388 :: 		
0x0F4A	0x9A05    LDR	R2, [SP, #20]
0x0F4C	0xF04F0000  MOV	R0, #0
0x0F50	0xF7FFFACE  BL	__Compare_FP+0
0x0F54	0xF2400000  MOVW	R0, #0
0x0F58	0xD000    BEQ	L___doprntout358
0x0F5A	0x2001    MOVS	R0, #1
L___doprntout358:
0x0F5C	0x2800    CMP	R0, #0
0x0F5E	0xD049    BEQ	L__doprntout75
;__Lib_PrintOut.c, 389 :: 		
0x0F60	0xAC06    ADD	R4, SP, #24
0x0F62	0xAB05    ADD	R3, SP, #20
0x0F64	0x681B    LDR	R3, [R3, #0]
0x0F66	0x0DDB    LSRS	R3, R3, #23
0x0F68	0xF00303FF  AND	R3, R3, #255
0x0F6C	0x3B7E    SUBS	R3, #126
0x0F6E	0x8023    STRH	R3, [R4, #0]
;__Lib_PrintOut.c, 390 :: 		
0x0F70	0xF9BD3018  LDRSH	R3, [SP, #24]
0x0F74	0x1E5C    SUBS	R4, R3, #1
0x0F76	0xB224    SXTH	R4, R4
0x0F78	0xF8AD4018  STRH	R4, [SP, #24]
;__Lib_PrintOut.c, 391 :: 		
0x0F7C	0x2303    MOVS	R3, #3
0x0F7E	0xB21B    SXTH	R3, R3
0x0F80	0x435C    MULS	R4, R3, R4
0x0F82	0xB224    SXTH	R4, R4
0x0F84	0xF8AD4018  STRH	R4, [SP, #24]
;__Lib_PrintOut.c, 392 :: 		
0x0F88	0x230A    MOVS	R3, #10
0x0F8A	0xB21B    SXTH	R3, R3
0x0F8C	0xFB94F3F3  SDIV	R3, R4, R3
0x0F90	0xB21B    SXTH	R3, R3
0x0F92	0xF8AD3018  STRH	R3, [SP, #24]
;__Lib_PrintOut.c, 393 :: 		
0x0F96	0x2B00    CMP	R3, #0
0x0F98	0xDA04    BGE	L__doprntout76
;__Lib_PrintOut.c, 394 :: 		
0x0F9A	0xF9BD3018  LDRSH	R3, [SP, #24]
0x0F9E	0x1E5B    SUBS	R3, R3, #1
0x0FA0	0xF8AD3018  STRH	R3, [SP, #24]
L__doprntout76:
;__Lib_PrintOut.c, 395 :: 		
0x0FA4	0xF9BD3018  LDRSH	R3, [SP, #24]
0x0FA8	0x425B    RSBS	R3, R3, #0
0x0FAA	0xB258    SXTB	R0, R3
0x0FAC	0xF7FFF956  BL	__Lib_PrintOut_scale+0
0x0FB0	0x9A05    LDR	R2, [SP, #20]
0x0FB2	0xF7FFF90D  BL	__Mul_FP+0
0x0FB6	0x9007    STR	R0, [SP, #28]
;__Lib_PrintOut.c, 396 :: 		
0x0FB8	0x9A07    LDR	R2, [SP, #28]
0x0FBA	0xF04F507E  MOV	R0, #1065353216
0x0FBE	0xF7FFFA97  BL	__Compare_FP+0
0x0FC2	0xF2400000  MOVW	R0, #0
0x0FC6	0xDD00    BLE	L___doprntout359
0x0FC8	0x2001    MOVS	R0, #1
L___doprntout359:
0x0FCA	0xB128    CBZ	R0, L__doprntout77
;__Lib_PrintOut.c, 397 :: 		
0x0FCC	0xF9BD3018  LDRSH	R3, [SP, #24]
0x0FD0	0x1E5B    SUBS	R3, R3, #1
0x0FD2	0xF8AD3018  STRH	R3, [SP, #24]
0x0FD6	0xE00D    B	L__doprntout78
L__doprntout77:
;__Lib_PrintOut.c, 399 :: 		
0x0FD8	0x9A07    LDR	R2, [SP, #28]
0x0FDA	0x4857    LDR	R0, [PC, #348]
0x0FDC	0xF7FFFA88  BL	__Compare_FP+0
0x0FE0	0xF2400000  MOVW	R0, #0
0x0FE4	0xDC00    BGT	L___doprntout360
0x0FE6	0x2001    MOVS	R0, #1
L___doprntout360:
0x0FE8	0xB120    CBZ	R0, L__doprntout79
;__Lib_PrintOut.c, 400 :: 		
0x0FEA	0xF9BD3018  LDRSH	R3, [SP, #24]
0x0FEE	0x1C5B    ADDS	R3, R3, #1
0x0FF0	0xF8AD3018  STRH	R3, [SP, #24]
L__doprntout79:
L__doprntout78:
;__Lib_PrintOut.c, 401 :: 		
L__doprntout75:
;__Lib_PrintOut.c, 402 :: 		
0x0FF4	0xF9BD3018  LDRSH	R3, [SP, #24]
0x0FF8	0x2B00    CMP	R3, #0
0x0FFA	0xDC03    BGT	L__doprntout80
;__Lib_PrintOut.c, 403 :: 		
0x0FFC	0x2301    MOVS	R3, #1
0x0FFE	0xF88D300E  STRB	R3, [SP, #14]
0x1002	0xE003    B	L__doprntout81
L__doprntout80:
;__Lib_PrintOut.c, 405 :: 		
0x1004	0xF9BD3018  LDRSH	R3, [SP, #24]
0x1008	0xF88D300E  STRB	R3, [SP, #14]
L__doprntout81:
;__Lib_PrintOut.c, 406 :: 		
0x100C	0xF8BD3012  LDRH	R3, [SP, #18]
0x1010	0xF4037380  AND	R3, R3, #256
0x1014	0xB29B    UXTH	R3, R3
0x1016	0xB9A3    CBNZ	R3, L___doprntout322
0x1018	0xF8BD3012  LDRH	R3, [SP, #18]
0x101C	0xF4037300  AND	R3, R3, #512
0x1020	0xB29B    UXTH	R3, R3
0x1022	0xB16B    CBZ	R3, L___doprntout321
0x1024	0xF9BD4018  LDRSH	R4, [SP, #24]
0x1028	0xF06F0303  MVN	R3, #3
0x102C	0x429C    CMP	R4, R3
0x102E	0xDB06    BLT	L___doprntout320
0x1030	0xF9BD400C  LDRSH	R4, [SP, #12]
0x1034	0xF9BD3018  LDRSH	R3, [SP, #24]
0x1038	0x42A3    CMP	R3, R4
0x103A	0xDA00    BGE	L___doprntout319
0x103C	0xE000    B	L___doprntout314
L___doprntout320:
L___doprntout319:
0x103E	0xE000    B	L___doprntout313
L___doprntout314:
L___doprntout321:
0x1040	0xE1F7    B	L__doprntout88
L___doprntout313:
L___doprntout322:
;__Lib_PrintOut.c, 407 :: 		
0x1042	0xF9BD300C  LDRSH	R3, [SP, #12]
0x1046	0xB153    CBZ	R3, L___doprntout324
0x1048	0xF8BD3012  LDRH	R3, [SP, #18]
0x104C	0xF4037300  AND	R3, R3, #512
0x1050	0xB29B    UXTH	R3, R3
0x1052	0xB123    CBZ	R3, L___doprntout323
L___doprntout312:
;__Lib_PrintOut.c, 408 :: 		
0x1054	0xF9BD300C  LDRSH	R3, [SP, #12]
0x1058	0x1E5B    SUBS	R3, R3, #1
0x105A	0xF8AD300C  STRH	R3, [SP, #12]
;__Lib_PrintOut.c, 407 :: 		
L___doprntout324:
L___doprntout323:
;__Lib_PrintOut.c, 409 :: 		
0x105E	0xF8BD300C  LDRH	R3, [SP, #12]
0x1062	0x2B08    CMP	R3, #8
0x1064	0xD903    BLS	L__doprntout92
;__Lib_PrintOut.c, 410 :: 		
0x1066	0x2308    MOVS	R3, #8
0x1068	0xF88D300E  STRB	R3, [SP, #14]
0x106C	0xE003    B	L__doprntout93
L__doprntout92:
;__Lib_PrintOut.c, 412 :: 		
0x106E	0xF9BD300C  LDRSH	R3, [SP, #12]
0x1072	0xF88D300E  STRB	R3, [SP, #14]
L__doprntout93:
;__Lib_PrintOut.c, 413 :: 		
0x1076	0x9A05    LDR	R2, [SP, #20]
0x1078	0xF04F0000  MOV	R0, #0
0x107C	0xF7FFFA38  BL	__Compare_FP+0
0x1080	0xF2400000  MOVW	R0, #0
0x1084	0xD000    BEQ	L___doprntout361
0x1086	0x2001    MOVS	R0, #1
L___doprntout361:
0x1088	0x2800    CMP	R0, #0
0x108A	0xD064    BEQ	L__doprntout94
;__Lib_PrintOut.c, 414 :: 		
0x108C	0xF9BD0018  LDRSH	R0, [SP, #24]
0x1090	0xF7FFF8E4  BL	__Lib_PrintOut_scale+0
0x1094	0x900D    STR	R0, [SP, #52]
0x1096	0x9A0D    LDR	R2, [SP, #52]
0x1098	0x9805    LDR	R0, [SP, #20]
0x109A	0xF7FFF99D  BL	__Div_FP+0
0x109E	0x9005    STR	R0, [SP, #20]
;__Lib_PrintOut.c, 415 :: 		
0x10A0	0xF89D300E  LDRB	R3, [SP, #14]
0x10A4	0x425B    RSBS	R3, R3, #0
0x10A6	0xB258    SXTB	R0, R3
0x10A8	0xF7FFF8D8  BL	__Lib_PrintOut_scale+0
0x10AC	0x900D    STR	R0, [SP, #52]
0x10AE	0x9A0D    LDR	R2, [SP, #52]
0x10B0	0x9805    LDR	R0, [SP, #20]
0x10B2	0xF7FFF991  BL	__Div_FP+0
0x10B6	0x9005    STR	R0, [SP, #20]
;__Lib_PrintOut.c, 416 :: 		
0x10B8	0xF7FFF9E0  BL	__FloatToUnsignedIntegral+0
0x10BC	0xF7FFFAE6  BL	__UnsignedIntegralToFloat+0
0x10C0	0x900D    STR	R0, [SP, #52]
0x10C2	0x9A0D    LDR	R2, [SP, #52]
0x10C4	0x9805    LDR	R0, [SP, #20]
0x10C6	0xF7FFFAF7  BL	__Sub_FP+0
0x10CA	0xF04F527C  MOV	R2, #1056964608
0x10CE	0xF7FFFA0F  BL	__Compare_FP+0
0x10D2	0xF2400000  MOVW	R0, #0
0x10D6	0xDB00    BLT	L___doprntout362
0x10D8	0x2001    MOVS	R0, #1
L___doprntout362:
0x10DA	0xB128    CBZ	R0, L__doprntout95
;__Lib_PrintOut.c, 417 :: 		
0x10DC	0x9805    LDR	R0, [SP, #20]
0x10DE	0xF04F527C  MOV	R2, #1056964608
0x10E2	0xF7FFFB6B  BL	__Add_FP+0
0x10E6	0x9005    STR	R0, [SP, #20]
L__doprntout95:
;__Lib_PrintOut.c, 418 :: 		
0x10E8	0x9805    LDR	R0, [SP, #20]
0x10EA	0xF7FFF9C7  BL	__FloatToUnsignedIntegral+0
0x10EE	0xF89D300E  LDRB	R3, [SP, #14]
0x10F2	0x1C5B    ADDS	R3, R3, #1
0x10F4	0xB21B    SXTH	R3, R3
0x10F6	0x009C    LSLS	R4, R3, #2
0x10F8	0x4B10    LDR	R3, [PC, #64]
0x10FA	0x191B    ADDS	R3, R3, R4
0x10FC	0x681B    LDR	R3, [R3, #0]
0x10FE	0x4298    CMP	R0, R3
0x1100	0xD30A    BCC	L__doprntout96
;__Lib_PrintOut.c, 419 :: 		
0x1102	0x9A05    LDR	R2, [SP, #20]
0x1104	0x480E    LDR	R0, [PC, #56]
0x1106	0xF7FFF863  BL	__Mul_FP+0
0x110A	0x9005    STR	R0, [SP, #20]
;__Lib_PrintOut.c, 420 :: 		
0x110C	0xF9BD3018  LDRSH	R3, [SP, #24]
0x1110	0x1C5B    ADDS	R3, R3, #1
0x1112	0xF8AD3018  STRH	R3, [SP, #24]
;__Lib_PrintOut.c, 421 :: 		
0x1116	0xE01E    B	L__doprntout97
L__doprntout96:
;__Lib_PrintOut.c, 423 :: 		
0x1118	0x9805    LDR	R0, [SP, #20]
0x111A	0xF7FFF9AF  BL	__FloatToUnsignedIntegral+0
0x111E	0xF89D300E  LDRB	R3, [SP, #14]
0x1122	0x009C    LSLS	R4, R3, #2
0x1124	0x4B05    LDR	R3, [PC, #20]
0x1126	0x191B    ADDS	R3, R3, R4
0x1128	0x681B    LDR	R3, [R3, #0]
0x112A	0x4298    CMP	R0, R3
0x112C	0xD213    BCS	L__doprntout98
;__Lib_PrintOut.c, 424 :: 		
0x112E	0x9A05    LDR	R2, [SP, #20]
0x1130	0xF000B808  B	#16
0x1134	0x01A02000  	?lstr1___Lib_PrintOut+0
0x1138	0x00004120  	#1092616192
0x113C	0x4BE00000  	__Lib_PrintOut_dpowers+0
0x1140	0xCCCD3DCC  	#1036831949
0x1144	0x48F9    LDR	R0, [PC, #996]
0x1146	0xF7FFF843  BL	__Mul_FP+0
0x114A	0x9005    STR	R0, [SP, #20]
;__Lib_PrintOut.c, 425 :: 		
0x114C	0xF9BD3018  LDRSH	R3, [SP, #24]
0x1150	0x1E5B    SUBS	R3, R3, #1
0x1152	0xF8AD3018  STRH	R3, [SP, #24]
;__Lib_PrintOut.c, 426 :: 		
L__doprntout98:
L__doprntout97:
;__Lib_PrintOut.c, 427 :: 		
L__doprntout94:
;__Lib_PrintOut.c, 428 :: 		
0x1156	0xF8BD3012  LDRH	R3, [SP, #18]
0x115A	0xF4037300  AND	R3, R3, #512
0x115E	0xB29B    UXTH	R3, R3
0x1160	0x2B00    CMP	R3, #0
0x1162	0xD03E    BEQ	L___doprntout328
0x1164	0xF8BD3012  LDRH	R3, [SP, #18]
0x1168	0xF4036300  AND	R3, R3, #2048
0x116C	0xB29B    UXTH	R3, R3
0x116E	0x2B00    CMP	R3, #0
0x1170	0xD137    BNE	L___doprntout327
L___doprntout311:
;__Lib_PrintOut.c, 429 :: 		
0x1172	0xF9BD300C  LDRSH	R3, [SP, #12]
0x1176	0x2B0A    CMP	R3, #10
0x1178	0xDD03    BLE	L__doprntout102
;__Lib_PrintOut.c, 430 :: 		
0x117A	0x230A    MOVS	R3, #10
0x117C	0xB21B    SXTH	R3, R3
0x117E	0xF8AD300C  STRH	R3, [SP, #12]
L__doprntout102:
;__Lib_PrintOut.c, 431 :: 		
0x1182	0x9805    LDR	R0, [SP, #20]
0x1184	0xF7FFF97A  BL	__FloatToUnsignedIntegral+0
0x1188	0x9007    STR	R0, [SP, #28]
;__Lib_PrintOut.c, 432 :: 		
L__doprntout103:
0x118A	0x9B07    LDR	R3, [SP, #28]
0x118C	0xB18B    CBZ	R3, L___doprntout326
0x118E	0x9D07    LDR	R5, [SP, #28]
0x1190	0x240A    MOVS	R4, #10
0x1192	0xFBB5F3F4  UDIV	R3, R5, R4
0x1196	0xFB045313  MLS	R3, R4, R3, R5
0x119A	0xB953    CBNZ	R3, L___doprntout325
L___doprntout310:
;__Lib_PrintOut.c, 433 :: 		
0x119C	0xF9BD300C  LDRSH	R3, [SP, #12]
0x11A0	0x1E5B    SUBS	R3, R3, #1
0x11A2	0xF8AD300C  STRH	R3, [SP, #12]
;__Lib_PrintOut.c, 434 :: 		
0x11A6	0x9C07    LDR	R4, [SP, #28]
0x11A8	0x230A    MOVS	R3, #10
0x11AA	0xFBB4F3F3  UDIV	R3, R4, R3
0x11AE	0x9307    STR	R3, [SP, #28]
;__Lib_PrintOut.c, 435 :: 		
0x11B0	0xE7EB    B	L__doprntout103
;__Lib_PrintOut.c, 432 :: 		
L___doprntout326:
L___doprntout325:
;__Lib_PrintOut.c, 436 :: 		
0x11B2	0xF89D400E  LDRB	R4, [SP, #14]
0x11B6	0xF9BD300C  LDRSH	R3, [SP, #12]
0x11BA	0x42A3    CMP	R3, R4
0x11BC	0xDA11    BGE	L__doprntout107
;__Lib_PrintOut.c, 437 :: 		
0x11BE	0xF9BD400C  LDRSH	R4, [SP, #12]
0x11C2	0xF89D300E  LDRB	R3, [SP, #14]
0x11C6	0x1B1B    SUB	R3, R3, R4
0x11C8	0xB258    SXTB	R0, R3
0x11CA	0xF7FFF847  BL	__Lib_PrintOut_scale+0
0x11CE	0x900D    STR	R0, [SP, #52]
0x11D0	0x9A0D    LDR	R2, [SP, #52]
0x11D2	0x9805    LDR	R0, [SP, #20]
0x11D4	0xF7FFF900  BL	__Div_FP+0
0x11D8	0x9005    STR	R0, [SP, #20]
;__Lib_PrintOut.c, 438 :: 		
0x11DA	0xF9BD300C  LDRSH	R3, [SP, #12]
0x11DE	0xF88D300E  STRB	R3, [SP, #14]
;__Lib_PrintOut.c, 439 :: 		
L__doprntout107:
;__Lib_PrintOut.c, 428 :: 		
L___doprntout328:
L___doprntout327:
;__Lib_PrintOut.c, 441 :: 		
0x11E2	0xF9BD300C  LDRSH	R3, [SP, #12]
0x11E6	0x1D5C    ADDS	R4, R3, #5
0x11E8	0xB224    SXTH	R4, R4
0x11EA	0xF9BD3010  LDRSH	R3, [SP, #16]
0x11EE	0x1B1B    SUB	R3, R3, R4
0x11F0	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_PrintOut.c, 442 :: 		
0x11F4	0xF9BD300C  LDRSH	R3, [SP, #12]
0x11F8	0xB933    CBNZ	R3, L___doprntout330
0x11FA	0xF8BD3012  LDRH	R3, [SP, #18]
0x11FE	0xF4036300  AND	R3, R3, #2048
0x1202	0xB29B    UXTH	R3, R3
0x1204	0xB903    CBNZ	R3, L___doprntout329
0x1206	0xE004    B	L__doprntout110
L___doprntout330:
L___doprntout329:
;__Lib_PrintOut.c, 443 :: 		
0x1208	0xF9BD3010  LDRSH	R3, [SP, #16]
0x120C	0x1E5B    SUBS	R3, R3, #1
0x120E	0xF8AD3010  STRH	R3, [SP, #16]
L__doprntout110:
;__Lib_PrintOut.c, 444 :: 		
0x1212	0xF8BD3012  LDRH	R3, [SP, #18]
0x1216	0xF0030303  AND	R3, R3, #3
0x121A	0xB29B    UXTH	R3, R3
0x121C	0xB123    CBZ	R3, L__doprntout111
;__Lib_PrintOut.c, 445 :: 		
0x121E	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1222	0x1E5B    SUBS	R3, R3, #1
0x1224	0xF8AD3010  STRH	R3, [SP, #16]
L__doprntout111:
;__Lib_PrintOut.c, 446 :: 		
0x1228	0xF8BD3012  LDRH	R3, [SP, #18]
0x122C	0xF0030304  AND	R3, R3, #4
0x1230	0xB29B    UXTH	R3, R3
0x1232	0x2B00    CMP	R3, #0
0x1234	0xD02E    BEQ	L__doprntout112
;__Lib_PrintOut.c, 447 :: 		
0x1236	0xF8BD3012  LDRH	R3, [SP, #18]
0x123A	0xF0030302  AND	R3, R3, #2
0x123E	0xB29B    UXTH	R3, R3
0x1240	0xB18B    CBZ	R3, L__doprntout113
;__Lib_PrintOut.c, 448 :: 		
0x1242	0xF8BD3012  LDRH	R3, [SP, #18]
0x1246	0xF0030301  AND	R3, R3, #1
0x124A	0xB29B    UXTH	R3, R3
0x124C	0xB11B    CBZ	R3, L__doprntout114
0x124E	0x232D    MOVS	R3, #45
0x1250	0xF88D3004  STRB	R3, [SP, #4]
0x1254	0xE002    B	L__doprntout115
L__doprntout114:
0x1256	0x232B    MOVS	R3, #43
0x1258	0xF88D3004  STRB	R3, [SP, #4]
L__doprntout115:
0x125C	0xF89D0004  LDRB	R0, [SP, #4]
0x1260	0x9C0A    LDR	R4, [SP, #40]
0x1262	0x47A0    BLX	R4
0x1264	0xE008    B	L__doprntout116
L__doprntout113:
;__Lib_PrintOut.c, 450 :: 		
0x1266	0xF8BD3012  LDRH	R3, [SP, #18]
0x126A	0xF0030301  AND	R3, R3, #1
0x126E	0xB29B    UXTH	R3, R3
0x1270	0xB113    CBZ	R3, L__doprntout117
;__Lib_PrintOut.c, 451 :: 		
0x1272	0x2020    MOVS	R0, #32
0x1274	0x9C0A    LDR	R4, [SP, #40]
0x1276	0x47A0    BLX	R4
L__doprntout117:
L__doprntout116:
;__Lib_PrintOut.c, 452 :: 		
L__doprntout118:
0x1278	0xF9BD3010  LDRSH	R3, [SP, #16]
0x127C	0x2B00    CMP	R3, #0
0x127E	0xDD08    BLE	L__doprntout119
;__Lib_PrintOut.c, 453 :: 		
0x1280	0x2030    MOVS	R0, #48
0x1282	0x9C0A    LDR	R4, [SP, #40]
0x1284	0x47A0    BLX	R4
;__Lib_PrintOut.c, 454 :: 		
0x1286	0xF9BD3010  LDRSH	R3, [SP, #16]
0x128A	0x1E5B    SUBS	R3, R3, #1
0x128C	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_PrintOut.c, 455 :: 		
0x1290	0xE7F2    B	L__doprntout118
L__doprntout119:
;__Lib_PrintOut.c, 456 :: 		
0x1292	0xE033    B	L__doprntout120
L__doprntout112:
;__Lib_PrintOut.c, 458 :: 		
0x1294	0xF8BD3012  LDRH	R3, [SP, #18]
0x1298	0xF0030308  AND	R3, R3, #8
0x129C	0xB29B    UXTH	R3, R3
0x129E	0xB963    CBNZ	R3, L__doprntout121
;__Lib_PrintOut.c, 459 :: 		
L__doprntout122:
0x12A0	0xF9BD3010  LDRSH	R3, [SP, #16]
0x12A4	0x2B00    CMP	R3, #0
0x12A6	0xDD08    BLE	L__doprntout123
;__Lib_PrintOut.c, 460 :: 		
0x12A8	0x2020    MOVS	R0, #32
0x12AA	0x9C0A    LDR	R4, [SP, #40]
0x12AC	0x47A0    BLX	R4
;__Lib_PrintOut.c, 461 :: 		
0x12AE	0xF9BD3010  LDRSH	R3, [SP, #16]
0x12B2	0x1E5B    SUBS	R3, R3, #1
0x12B4	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_PrintOut.c, 462 :: 		
0x12B8	0xE7F2    B	L__doprntout122
L__doprntout123:
L__doprntout121:
;__Lib_PrintOut.c, 463 :: 		
0x12BA	0xF8BD3012  LDRH	R3, [SP, #18]
0x12BE	0xF0030302  AND	R3, R3, #2
0x12C2	0xB29B    UXTH	R3, R3
0x12C4	0xB18B    CBZ	R3, L__doprntout124
;__Lib_PrintOut.c, 464 :: 		
0x12C6	0xF8BD3012  LDRH	R3, [SP, #18]
0x12CA	0xF0030301  AND	R3, R3, #1
0x12CE	0xB29B    UXTH	R3, R3
0x12D0	0xB11B    CBZ	R3, L__doprntout125
0x12D2	0x232D    MOVS	R3, #45
0x12D4	0xF88D3005  STRB	R3, [SP, #5]
0x12D8	0xE002    B	L__doprntout126
L__doprntout125:
0x12DA	0x232B    MOVS	R3, #43
0x12DC	0xF88D3005  STRB	R3, [SP, #5]
L__doprntout126:
0x12E0	0xF89D0005  LDRB	R0, [SP, #5]
0x12E4	0x9C0A    LDR	R4, [SP, #40]
0x12E6	0x47A0    BLX	R4
0x12E8	0xE008    B	L__doprntout127
L__doprntout124:
;__Lib_PrintOut.c, 466 :: 		
0x12EA	0xF8BD3012  LDRH	R3, [SP, #18]
0x12EE	0xF0030301  AND	R3, R3, #1
0x12F2	0xB29B    UXTH	R3, R3
0x12F4	0xB113    CBZ	R3, L__doprntout128
;__Lib_PrintOut.c, 467 :: 		
0x12F6	0x2020    MOVS	R0, #32
0x12F8	0x9C0A    LDR	R4, [SP, #40]
0x12FA	0x47A0    BLX	R4
L__doprntout128:
L__doprntout127:
;__Lib_PrintOut.c, 468 :: 		
L__doprntout120:
;__Lib_PrintOut.c, 469 :: 		
0x12FC	0x9805    LDR	R0, [SP, #20]
0x12FE	0xF7FFF8BD  BL	__FloatToUnsignedIntegral+0
0x1302	0x9007    STR	R0, [SP, #28]
;__Lib_PrintOut.c, 470 :: 		
0x1304	0xF89D300E  LDRB	R3, [SP, #14]
0x1308	0x009C    LSLS	R4, R3, #2
0x130A	0x4B89    LDR	R3, [PC, #548]
0x130C	0x191B    ADDS	R3, R3, R4
0x130E	0x681C    LDR	R4, [R3, #0]
0x1310	0x9B07    LDR	R3, [SP, #28]
0x1312	0xFBB3F3F4  UDIV	R3, R3, R4
0x1316	0xF2030430  ADDW	R4, R3, #48
0x131A	0xB2E0    UXTB	R0, R4
0x131C	0x9C0A    LDR	R4, [SP, #40]
0x131E	0x47A0    BLX	R4
;__Lib_PrintOut.c, 471 :: 		
0x1320	0xF9BD300C  LDRSH	R3, [SP, #12]
0x1324	0xB933    CBNZ	R3, L___doprntout332
0x1326	0xF8BD3012  LDRH	R3, [SP, #18]
0x132A	0xF4036300  AND	R3, R3, #2048
0x132E	0xB29B    UXTH	R3, R3
0x1330	0xB903    CBNZ	R3, L___doprntout331
0x1332	0xE030    B	L__doprntout131
L___doprntout332:
L___doprntout331:
;__Lib_PrintOut.c, 472 :: 		
0x1334	0x202E    MOVS	R0, #46
0x1336	0x9C0A    LDR	R4, [SP, #40]
0x1338	0x47A0    BLX	R4
;__Lib_PrintOut.c, 473 :: 		
0x133A	0xF89D400E  LDRB	R4, [SP, #14]
0x133E	0xF9BD300C  LDRSH	R3, [SP, #12]
0x1342	0x1B1B    SUB	R3, R3, R4
0x1344	0xF8AD300C  STRH	R3, [SP, #12]
;__Lib_PrintOut.c, 474 :: 		
L__doprntout132:
0x1348	0xF89D300E  LDRB	R3, [SP, #14]
0x134C	0xB1BB    CBZ	R3, L__doprntout133
;__Lib_PrintOut.c, 475 :: 		
0x134E	0xF89D300E  LDRB	R3, [SP, #14]
0x1352	0x1E5B    SUBS	R3, R3, #1
0x1354	0xB2DB    UXTB	R3, R3
0x1356	0xF88D300E  STRB	R3, [SP, #14]
0x135A	0x009C    LSLS	R4, R3, #2
0x135C	0x4B74    LDR	R3, [PC, #464]
0x135E	0x191B    ADDS	R3, R3, R4
0x1360	0x681C    LDR	R4, [R3, #0]
0x1362	0x9B07    LDR	R3, [SP, #28]
0x1364	0xFBB3F5F4  UDIV	R5, R3, R4
0x1368	0x240A    MOVS	R4, #10
0x136A	0xFBB5F3F4  UDIV	R3, R5, R4
0x136E	0xFB045313  MLS	R3, R4, R3, R5
0x1372	0xF2030430  ADDW	R4, R3, #48
0x1376	0xB2E0    UXTB	R0, R4
0x1378	0x9C0A    LDR	R4, [SP, #40]
0x137A	0x47A0    BLX	R4
;__Lib_PrintOut.c, 476 :: 		
0x137C	0xE7E4    B	L__doprntout132
L__doprntout133:
;__Lib_PrintOut.c, 477 :: 		
L__doprntout134:
0x137E	0xF9BD300C  LDRSH	R3, [SP, #12]
0x1382	0xB143    CBZ	R3, L__doprntout135
;__Lib_PrintOut.c, 478 :: 		
0x1384	0x2030    MOVS	R0, #48
0x1386	0x9C0A    LDR	R4, [SP, #40]
0x1388	0x47A0    BLX	R4
;__Lib_PrintOut.c, 479 :: 		
0x138A	0xF9BD300C  LDRSH	R3, [SP, #12]
0x138E	0x1E5B    SUBS	R3, R3, #1
0x1390	0xF8AD300C  STRH	R3, [SP, #12]
;__Lib_PrintOut.c, 480 :: 		
0x1394	0xE7F3    B	L__doprntout134
L__doprntout135:
;__Lib_PrintOut.c, 481 :: 		
L__doprntout131:
;__Lib_PrintOut.c, 482 :: 		
0x1396	0xF8BD3012  LDRH	R3, [SP, #18]
0x139A	0xF0030320  AND	R3, R3, #32
0x139E	0xB29B    UXTH	R3, R3
0x13A0	0xB11B    CBZ	R3, L__doprntout136
;__Lib_PrintOut.c, 483 :: 		
0x13A2	0x2045    MOVS	R0, #69
0x13A4	0x9C0A    LDR	R4, [SP, #40]
0x13A6	0x47A0    BLX	R4
0x13A8	0xE002    B	L__doprntout137
L__doprntout136:
;__Lib_PrintOut.c, 485 :: 		
0x13AA	0x2065    MOVS	R0, #101
0x13AC	0x9C0A    LDR	R4, [SP, #40]
0x13AE	0x47A0    BLX	R4
L__doprntout137:
;__Lib_PrintOut.c, 486 :: 		
0x13B0	0xF9BD3018  LDRSH	R3, [SP, #24]
0x13B4	0x2B00    CMP	R3, #0
0x13B6	0xDA08    BGE	L__doprntout138
;__Lib_PrintOut.c, 487 :: 		
0x13B8	0xF9BD3018  LDRSH	R3, [SP, #24]
0x13BC	0x425B    RSBS	R3, R3, #0
0x13BE	0xF8AD3018  STRH	R3, [SP, #24]
;__Lib_PrintOut.c, 488 :: 		
0x13C2	0x202D    MOVS	R0, #45
0x13C4	0x9C0A    LDR	R4, [SP, #40]
0x13C6	0x47A0    BLX	R4
;__Lib_PrintOut.c, 489 :: 		
0x13C8	0xE002    B	L__doprntout139
L__doprntout138:
;__Lib_PrintOut.c, 491 :: 		
0x13CA	0x202B    MOVS	R0, #43
0x13CC	0x9C0A    LDR	R4, [SP, #40]
0x13CE	0x47A0    BLX	R4
L__doprntout139:
;__Lib_PrintOut.c, 492 :: 		
0x13D0	0xF9BD4018  LDRSH	R4, [SP, #24]
0x13D4	0x230A    MOVS	R3, #10
0x13D6	0xB21B    SXTH	R3, R3
0x13D8	0xFB94F3F3  SDIV	R3, R4, R3
0x13DC	0xB21B    SXTH	R3, R3
0x13DE	0xF2030430  ADDW	R4, R3, #48
0x13E2	0xB2E0    UXTB	R0, R4
0x13E4	0x9C0A    LDR	R4, [SP, #40]
0x13E6	0x47A0    BLX	R4
;__Lib_PrintOut.c, 493 :: 		
0x13E8	0xF9BD5018  LDRSH	R5, [SP, #24]
0x13EC	0x240A    MOVS	R4, #10
0x13EE	0xB224    SXTH	R4, R4
0x13F0	0xFB95F3F4  SDIV	R3, R5, R4
0x13F4	0xFB045313  MLS	R3, R4, R3, R5
0x13F8	0xB21B    SXTH	R3, R3
0x13FA	0xF2030430  ADDW	R4, R3, #48
0x13FE	0xB2E0    UXTB	R0, R4
0x1400	0x9C0A    LDR	R4, [SP, #40]
0x1402	0x47A0    BLX	R4
;__Lib_PrintOut.c, 494 :: 		
0x1404	0xF8BD3012  LDRH	R3, [SP, #18]
0x1408	0xF0030308  AND	R3, R3, #8
0x140C	0xB29B    UXTH	R3, R3
0x140E	0xB173    CBZ	R3, L___doprntout334
0x1410	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1414	0x2B00    CMP	R3, #0
0x1416	0xDD0A    BLE	L___doprntout333
L___doprntout307:
;__Lib_PrintOut.c, 495 :: 		
L__doprntout143:
;__Lib_PrintOut.c, 496 :: 		
0x1418	0x2020    MOVS	R0, #32
0x141A	0x9C0A    LDR	R4, [SP, #40]
0x141C	0x47A0    BLX	R4
;__Lib_PrintOut.c, 497 :: 		
0x141E	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1422	0x1E5B    SUBS	R3, R3, #1
0x1424	0xB21B    SXTH	R3, R3
0x1426	0xF8AD3010  STRH	R3, [SP, #16]
0x142A	0x2B00    CMP	R3, #0
0x142C	0xD1F4    BNE	L__doprntout143
;__Lib_PrintOut.c, 494 :: 		
L___doprntout334:
L___doprntout333:
;__Lib_PrintOut.c, 498 :: 		
0x142E	0xF7FFBB57  B	L__doprntout10
;__Lib_PrintOut.c, 499 :: 		
L__doprntout88:
;__Lib_PrintOut.c, 502 :: 		
0x1432	0xF8BD3012  LDRH	R3, [SP, #18]
0x1436	0xF4037300  AND	R3, R3, #512
0x143A	0xB29B    UXTH	R3, R3
0x143C	0x2B00    CMP	R3, #0
0x143E	0xD05A    BEQ	L__doprntout146
;__Lib_PrintOut.c, 503 :: 		
0x1440	0xF9BD3018  LDRSH	R3, [SP, #24]
0x1444	0x2B00    CMP	R3, #0
0x1446	0xDA08    BGE	L__doprntout147
;__Lib_PrintOut.c, 504 :: 		
0x1448	0xF9BD3018  LDRSH	R3, [SP, #24]
0x144C	0x1E5C    SUBS	R4, R3, #1
0x144E	0xB224    SXTH	R4, R4
0x1450	0xF9BD300C  LDRSH	R3, [SP, #12]
0x1454	0x1B1B    SUB	R3, R3, R4
0x1456	0xF8AD300C  STRH	R3, [SP, #12]
L__doprntout147:
;__Lib_PrintOut.c, 505 :: 		
0x145A	0x9805    LDR	R0, [SP, #20]
0x145C	0xF7FFF80E  BL	__FloatToUnsignedIntegral+0
0x1460	0x9007    STR	R0, [SP, #28]
;__Lib_PrintOut.c, 506 :: 		
0x1462	0x2301    MOVS	R3, #1
0x1464	0xF88D300E  STRB	R3, [SP, #14]
L__doprntout148:
0x1468	0xF89D300E  LDRB	R3, [SP, #14]
0x146C	0x2B0A    CMP	R3, #10
0x146E	0xD00F    BEQ	L__doprntout149
;__Lib_PrintOut.c, 507 :: 		
0x1470	0xF89D300E  LDRB	R3, [SP, #14]
0x1474	0x009C    LSLS	R4, R3, #2
0x1476	0x4B2E    LDR	R3, [PC, #184]
0x1478	0x191B    ADDS	R3, R3, R4
0x147A	0x681C    LDR	R4, [R3, #0]
0x147C	0x9B07    LDR	R3, [SP, #28]
0x147E	0x42A3    CMP	R3, R4
0x1480	0xD200    BCS	L__doprntout151
;__Lib_PrintOut.c, 508 :: 		
0x1482	0xE005    B	L__doprntout149
L__doprntout151:
;__Lib_PrintOut.c, 506 :: 		
0x1484	0xF89D300E  LDRB	R3, [SP, #14]
0x1488	0x1C5B    ADDS	R3, R3, #1
0x148A	0xF88D300E  STRB	R3, [SP, #14]
;__Lib_PrintOut.c, 508 :: 		
0x148E	0xE7EB    B	L__doprntout148
L__doprntout149:
;__Lib_PrintOut.c, 509 :: 		
0x1490	0xF89D400E  LDRB	R4, [SP, #14]
0x1494	0xF9BD300C  LDRSH	R3, [SP, #12]
0x1498	0x1B1B    SUB	R3, R3, R4
0x149A	0xF8AD300C  STRH	R3, [SP, #12]
;__Lib_PrintOut.c, 510 :: 		
0x149E	0x9807    LDR	R0, [SP, #28]
0x14A0	0xF7FFF8F4  BL	__UnsignedIntegralToFloat+0
0x14A4	0x900D    STR	R0, [SP, #52]
0x14A6	0x9A0D    LDR	R2, [SP, #52]
0x14A8	0x9805    LDR	R0, [SP, #20]
0x14AA	0xF7FFF905  BL	__Sub_FP+0
0x14AE	0x9010    STR	R0, [SP, #64]
0x14B0	0xF9BD000C  LDRSH	R0, [SP, #12]
0x14B4	0xF7FEFED2  BL	__Lib_PrintOut_scale+0
0x14B8	0x9A10    LDR	R2, [SP, #64]
0x14BA	0xF7FEFE89  BL	__Mul_FP+0
0x14BE	0xF04F527C  MOV	R2, #1056964608
0x14C2	0xF7FFF97B  BL	__Add_FP+0
0x14C6	0xF7FEFFD9  BL	__FloatToUnsignedIntegral+0
0x14CA	0x9007    STR	R0, [SP, #28]
;__Lib_PrintOut.c, 511 :: 		
L__doprntout152:
0x14CC	0xF9BD300C  LDRSH	R3, [SP, #12]
0x14D0	0xB18B    CBZ	R3, L___doprntout336
0x14D2	0x9D07    LDR	R5, [SP, #28]
0x14D4	0x240A    MOVS	R4, #10
0x14D6	0xFBB5F3F4  UDIV	R3, R5, R4
0x14DA	0xFB045313  MLS	R3, R4, R3, R5
0x14DE	0xB953    CBNZ	R3, L___doprntout335
L___doprntout306:
;__Lib_PrintOut.c, 512 :: 		
0x14E0	0x9C07    LDR	R4, [SP, #28]
0x14E2	0x230A    MOVS	R3, #10
0x14E4	0xFBB4F3F3  UDIV	R3, R4, R3
0x14E8	0x9307    STR	R3, [SP, #28]
;__Lib_PrintOut.c, 513 :: 		
0x14EA	0xF9BD300C  LDRSH	R3, [SP, #12]
0x14EE	0x1E5B    SUBS	R3, R3, #1
0x14F0	0xF8AD300C  STRH	R3, [SP, #12]
;__Lib_PrintOut.c, 514 :: 		
0x14F4	0xE7EA    B	L__doprntout152
;__Lib_PrintOut.c, 511 :: 		
L___doprntout336:
L___doprntout335:
;__Lib_PrintOut.c, 515 :: 		
L__doprntout146:
;__Lib_PrintOut.c, 516 :: 		
0x14F6	0xF9BD300C  LDRSH	R3, [SP, #12]
0x14FA	0x2B0C    CMP	R3, #12
0x14FC	0xDC07    BGT	L__doprntout156
;__Lib_PrintOut.c, 517 :: 		
0x14FE	0xF9BD000C  LDRSH	R0, [SP, #12]
0x1502	0xF7FFF829  BL	__Lib_PrintOut_fround+0
0x1506	0x9A05    LDR	R2, [SP, #20]
0x1508	0xF7FFF958  BL	__Add_FP+0
0x150C	0x9005    STR	R0, [SP, #20]
L__doprntout156:
;__Lib_PrintOut.c, 520 :: 		
0x150E	0x9A05    LDR	R2, [SP, #20]
0x1510	0xF04F0000  MOV	R0, #0
0x1514	0xF7FEFFEC  BL	__Compare_FP+0
0x1518	0xF2400000  MOVW	R0, #0
0x151C	0xD000    BEQ	L___doprntout363
0x151E	0x2001    MOVS	R0, #1
L___doprntout363:
0x1520	0x2800    CMP	R0, #0
0x1522	0xD038    BEQ	L___doprntout339
0x1524	0x9805    LDR	R0, [SP, #20]
0x1526	0xF7FEFFA9  BL	__FloatToUnsignedIntegral+0
0x152A	0xE003    B	#6
0x152C	0x00004120  	#1092616192
0x1530	0x4BE00000  	__Lib_PrintOut_dpowers+0
0x1534	0xBB78    CBNZ	R0, L___doprntout338
0x1536	0xF9BD3018  LDRSH	R3, [SP, #24]
0x153A	0x2B01    CMP	R3, #1
0x153C	0xDD2B    BLE	L___doprntout337
L___doprntout305:
;__Lib_PrintOut.c, 523 :: 		
0x153E	0xF9BD0018  LDRSH	R0, [SP, #24]
0x1542	0xF7FEFE8B  BL	__Lib_PrintOut_scale+0
0x1546	0x900D    STR	R0, [SP, #52]
0x1548	0x9A0D    LDR	R2, [SP, #52]
0x154A	0x9805    LDR	R0, [SP, #20]
0x154C	0xF7FEFF44  BL	__Div_FP+0
0x1550	0x4AF6    LDR	R2, [PC, #984]
0x1552	0xF7FEFFCD  BL	__Compare_FP+0
0x1556	0xF2400000  MOVW	R0, #0
0x155A	0xDA00    BGE	L___doprntout364
0x155C	0x2001    MOVS	R0, #1
L___doprntout364:
0x155E	0xB128    CBZ	R0, L__doprntout160
;__Lib_PrintOut.c, 524 :: 		
0x1560	0xF9BD3018  LDRSH	R3, [SP, #24]
0x1564	0x3B09    SUBS	R3, #9
0x1566	0xF8AD3018  STRH	R3, [SP, #24]
0x156A	0xE004    B	L__doprntout161
L__doprntout160:
;__Lib_PrintOut.c, 526 :: 		
0x156C	0xF9BD3018  LDRSH	R3, [SP, #24]
0x1570	0x3B08    SUBS	R3, #8
0x1572	0xF8AD3018  STRH	R3, [SP, #24]
L__doprntout161:
;__Lib_PrintOut.c, 527 :: 		
0x1576	0xF9BD0018  LDRSH	R0, [SP, #24]
0x157A	0xF7FEFE6F  BL	__Lib_PrintOut_scale+0
0x157E	0x900D    STR	R0, [SP, #52]
0x1580	0x9A0D    LDR	R2, [SP, #52]
0x1582	0x9805    LDR	R0, [SP, #20]
0x1584	0xF7FEFF28  BL	__Div_FP+0
0x1588	0xF7FEFF78  BL	__FloatToUnsignedIntegral+0
0x158C	0x9007    STR	R0, [SP, #28]
;__Lib_PrintOut.c, 528 :: 		
0x158E	0xF04F0300  MOV	R3, #0
0x1592	0x9305    STR	R3, [SP, #20]
;__Lib_PrintOut.c, 529 :: 		
0x1594	0xE010    B	L__doprntout162
;__Lib_PrintOut.c, 520 :: 		
L___doprntout339:
L___doprntout338:
L___doprntout337:
;__Lib_PrintOut.c, 531 :: 		
0x1596	0x9805    LDR	R0, [SP, #20]
0x1598	0xF7FEFF70  BL	__FloatToUnsignedIntegral+0
0x159C	0x9007    STR	R0, [SP, #28]
;__Lib_PrintOut.c, 532 :: 		
0x159E	0x9807    LDR	R0, [SP, #28]
0x15A0	0xF7FFF874  BL	__UnsignedIntegralToFloat+0
0x15A4	0x900D    STR	R0, [SP, #52]
0x15A6	0x9A0D    LDR	R2, [SP, #52]
0x15A8	0x9805    LDR	R0, [SP, #20]
0x15AA	0xF7FFF885  BL	__Sub_FP+0
0x15AE	0x9005    STR	R0, [SP, #20]
;__Lib_PrintOut.c, 533 :: 		
0x15B0	0x2300    MOVS	R3, #0
0x15B2	0xB21B    SXTH	R3, R3
0x15B4	0xF8AD3018  STRH	R3, [SP, #24]
;__Lib_PrintOut.c, 534 :: 		
L__doprntout162:
;__Lib_PrintOut.c, 535 :: 		
0x15B8	0x2301    MOVS	R3, #1
0x15BA	0xF88D300E  STRB	R3, [SP, #14]
L__doprntout163:
0x15BE	0xF89D300E  LDRB	R3, [SP, #14]
0x15C2	0x2B0A    CMP	R3, #10
0x15C4	0xD00F    BEQ	L__doprntout164
;__Lib_PrintOut.c, 536 :: 		
0x15C6	0xF89D300E  LDRB	R3, [SP, #14]
0x15CA	0x009C    LSLS	R4, R3, #2
0x15CC	0x4BD8    LDR	R3, [PC, #864]
0x15CE	0x191B    ADDS	R3, R3, R4
0x15D0	0x681C    LDR	R4, [R3, #0]
0x15D2	0x9B07    LDR	R3, [SP, #28]
0x15D4	0x42A3    CMP	R3, R4
0x15D6	0xD200    BCS	L__doprntout166
;__Lib_PrintOut.c, 537 :: 		
0x15D8	0xE005    B	L__doprntout164
L__doprntout166:
;__Lib_PrintOut.c, 535 :: 		
0x15DA	0xF89D300E  LDRB	R3, [SP, #14]
0x15DE	0x1C5B    ADDS	R3, R3, #1
0x15E0	0xF88D300E  STRB	R3, [SP, #14]
;__Lib_PrintOut.c, 537 :: 		
0x15E4	0xE7EB    B	L__doprntout163
L__doprntout164:
;__Lib_PrintOut.c, 538 :: 		
0x15E6	0xF89D400E  LDRB	R4, [SP, #14]
0x15EA	0xF9BD300C  LDRSH	R3, [SP, #12]
0x15EE	0x191C    ADDS	R4, R3, R4
0x15F0	0xB224    SXTH	R4, R4
0x15F2	0xF9BD3018  LDRSH	R3, [SP, #24]
0x15F6	0x18E4    ADDS	R4, R4, R3
0x15F8	0xB224    SXTH	R4, R4
0x15FA	0xF9BD3010  LDRSH	R3, [SP, #16]
0x15FE	0x1B1B    SUB	R3, R3, R4
0x1600	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_PrintOut.c, 539 :: 		
0x1604	0xF8BD3012  LDRH	R3, [SP, #18]
0x1608	0xF4036300  AND	R3, R3, #2048
0x160C	0xB29B    UXTH	R3, R3
0x160E	0xB91B    CBNZ	R3, L___doprntout341
0x1610	0xF9BD300C  LDRSH	R3, [SP, #12]
0x1614	0xB903    CBNZ	R3, L___doprntout340
0x1616	0xE004    B	L__doprntout169
L___doprntout341:
L___doprntout340:
;__Lib_PrintOut.c, 540 :: 		
0x1618	0xF9BD3010  LDRSH	R3, [SP, #16]
0x161C	0x1E5B    SUBS	R3, R3, #1
0x161E	0xF8AD3010  STRH	R3, [SP, #16]
L__doprntout169:
;__Lib_PrintOut.c, 541 :: 		
0x1622	0xF8BD3012  LDRH	R3, [SP, #18]
0x1626	0xF0030303  AND	R3, R3, #3
0x162A	0xB29B    UXTH	R3, R3
0x162C	0xB123    CBZ	R3, L__doprntout170
;__Lib_PrintOut.c, 542 :: 		
0x162E	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1632	0x1E5B    SUBS	R3, R3, #1
0x1634	0xF8AD3010  STRH	R3, [SP, #16]
L__doprntout170:
;__Lib_PrintOut.c, 543 :: 		
0x1638	0xF8BD3012  LDRH	R3, [SP, #18]
0x163C	0xF0030304  AND	R3, R3, #4
0x1640	0xB29B    UXTH	R3, R3
0x1642	0x2B00    CMP	R3, #0
0x1644	0xD02E    BEQ	L__doprntout171
;__Lib_PrintOut.c, 544 :: 		
0x1646	0xF8BD3012  LDRH	R3, [SP, #18]
0x164A	0xF0030302  AND	R3, R3, #2
0x164E	0xB29B    UXTH	R3, R3
0x1650	0xB18B    CBZ	R3, L__doprntout172
;__Lib_PrintOut.c, 545 :: 		
0x1652	0xF8BD3012  LDRH	R3, [SP, #18]
0x1656	0xF0030301  AND	R3, R3, #1
0x165A	0xB29B    UXTH	R3, R3
0x165C	0xB11B    CBZ	R3, L__doprntout173
0x165E	0x232D    MOVS	R3, #45
0x1660	0xF88D3006  STRB	R3, [SP, #6]
0x1664	0xE002    B	L__doprntout174
L__doprntout173:
0x1666	0x232B    MOVS	R3, #43
0x1668	0xF88D3006  STRB	R3, [SP, #6]
L__doprntout174:
0x166C	0xF89D0006  LDRB	R0, [SP, #6]
0x1670	0x9C0A    LDR	R4, [SP, #40]
0x1672	0x47A0    BLX	R4
0x1674	0xE008    B	L__doprntout175
L__doprntout172:
;__Lib_PrintOut.c, 547 :: 		
0x1676	0xF8BD3012  LDRH	R3, [SP, #18]
0x167A	0xF0030301  AND	R3, R3, #1
0x167E	0xB29B    UXTH	R3, R3
0x1680	0xB113    CBZ	R3, L__doprntout176
;__Lib_PrintOut.c, 548 :: 		
0x1682	0x2020    MOVS	R0, #32
0x1684	0x9C0A    LDR	R4, [SP, #40]
0x1686	0x47A0    BLX	R4
L__doprntout176:
L__doprntout175:
;__Lib_PrintOut.c, 549 :: 		
L__doprntout177:
0x1688	0xF9BD3010  LDRSH	R3, [SP, #16]
0x168C	0x2B00    CMP	R3, #0
0x168E	0xDD08    BLE	L__doprntout178
;__Lib_PrintOut.c, 550 :: 		
0x1690	0x2030    MOVS	R0, #48
0x1692	0x9C0A    LDR	R4, [SP, #40]
0x1694	0x47A0    BLX	R4
;__Lib_PrintOut.c, 551 :: 		
0x1696	0xF9BD3010  LDRSH	R3, [SP, #16]
0x169A	0x1E5B    SUBS	R3, R3, #1
0x169C	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_PrintOut.c, 552 :: 		
0x16A0	0xE7F2    B	L__doprntout177
L__doprntout178:
;__Lib_PrintOut.c, 553 :: 		
0x16A2	0xE033    B	L__doprntout179
L__doprntout171:
;__Lib_PrintOut.c, 555 :: 		
0x16A4	0xF8BD3012  LDRH	R3, [SP, #18]
0x16A8	0xF0030308  AND	R3, R3, #8
0x16AC	0xB29B    UXTH	R3, R3
0x16AE	0xB963    CBNZ	R3, L__doprntout180
;__Lib_PrintOut.c, 556 :: 		
L__doprntout181:
0x16B0	0xF9BD3010  LDRSH	R3, [SP, #16]
0x16B4	0x2B00    CMP	R3, #0
0x16B6	0xDD08    BLE	L__doprntout182
;__Lib_PrintOut.c, 557 :: 		
0x16B8	0x2020    MOVS	R0, #32
0x16BA	0x9C0A    LDR	R4, [SP, #40]
0x16BC	0x47A0    BLX	R4
;__Lib_PrintOut.c, 558 :: 		
0x16BE	0xF9BD3010  LDRSH	R3, [SP, #16]
0x16C2	0x1E5B    SUBS	R3, R3, #1
0x16C4	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_PrintOut.c, 559 :: 		
0x16C8	0xE7F2    B	L__doprntout181
L__doprntout182:
L__doprntout180:
;__Lib_PrintOut.c, 560 :: 		
0x16CA	0xF8BD3012  LDRH	R3, [SP, #18]
0x16CE	0xF0030302  AND	R3, R3, #2
0x16D2	0xB29B    UXTH	R3, R3
0x16D4	0xB18B    CBZ	R3, L__doprntout183
;__Lib_PrintOut.c, 561 :: 		
0x16D6	0xF8BD3012  LDRH	R3, [SP, #18]
0x16DA	0xF0030301  AND	R3, R3, #1
0x16DE	0xB29B    UXTH	R3, R3
0x16E0	0xB11B    CBZ	R3, L__doprntout184
0x16E2	0x232D    MOVS	R3, #45
0x16E4	0xF88D3007  STRB	R3, [SP, #7]
0x16E8	0xE002    B	L__doprntout185
L__doprntout184:
0x16EA	0x232B    MOVS	R3, #43
0x16EC	0xF88D3007  STRB	R3, [SP, #7]
L__doprntout185:
0x16F0	0xF89D0007  LDRB	R0, [SP, #7]
0x16F4	0x9C0A    LDR	R4, [SP, #40]
0x16F6	0x47A0    BLX	R4
0x16F8	0xE008    B	L__doprntout186
L__doprntout183:
;__Lib_PrintOut.c, 563 :: 		
0x16FA	0xF8BD3012  LDRH	R3, [SP, #18]
0x16FE	0xF0030301  AND	R3, R3, #1
0x1702	0xB29B    UXTH	R3, R3
0x1704	0xB113    CBZ	R3, L__doprntout187
;__Lib_PrintOut.c, 564 :: 		
0x1706	0x2020    MOVS	R0, #32
0x1708	0x9C0A    LDR	R4, [SP, #40]
0x170A	0x47A0    BLX	R4
L__doprntout187:
L__doprntout186:
;__Lib_PrintOut.c, 565 :: 		
L__doprntout179:
;__Lib_PrintOut.c, 566 :: 		
L__doprntout188:
0x170C	0xF89D400E  LDRB	R4, [SP, #14]
0x1710	0xF89D300E  LDRB	R3, [SP, #14]
0x1714	0x1E5B    SUBS	R3, R3, #1
0x1716	0xF88D300E  STRB	R3, [SP, #14]
0x171A	0xB19C    CBZ	R4, L__doprntout189
;__Lib_PrintOut.c, 567 :: 		
0x171C	0xF89D300E  LDRB	R3, [SP, #14]
0x1720	0x009C    LSLS	R4, R3, #2
0x1722	0x4B83    LDR	R3, [PC, #524]
0x1724	0x191B    ADDS	R3, R3, R4
0x1726	0x681C    LDR	R4, [R3, #0]
0x1728	0x9B07    LDR	R3, [SP, #28]
0x172A	0xFBB3F5F4  UDIV	R5, R3, R4
0x172E	0x240A    MOVS	R4, #10
0x1730	0xFBB5F3F4  UDIV	R3, R5, R4
0x1734	0xFB045313  MLS	R3, R4, R3, R5
0x1738	0xF2030430  ADDW	R4, R3, #48
0x173C	0xB2E0    UXTB	R0, R4
0x173E	0x9C0A    LDR	R4, [SP, #40]
0x1740	0x47A0    BLX	R4
0x1742	0xE7E3    B	L__doprntout188
L__doprntout189:
;__Lib_PrintOut.c, 568 :: 		
L__doprntout190:
0x1744	0xF9BD3018  LDRSH	R3, [SP, #24]
0x1748	0x2B00    CMP	R3, #0
0x174A	0xDD08    BLE	L__doprntout191
;__Lib_PrintOut.c, 569 :: 		
0x174C	0x2030    MOVS	R0, #48
0x174E	0x9C0A    LDR	R4, [SP, #40]
0x1750	0x47A0    BLX	R4
;__Lib_PrintOut.c, 570 :: 		
0x1752	0xF9BD3018  LDRSH	R3, [SP, #24]
0x1756	0x1E5B    SUBS	R3, R3, #1
0x1758	0xF8AD3018  STRH	R3, [SP, #24]
;__Lib_PrintOut.c, 571 :: 		
0x175C	0xE7F2    B	L__doprntout190
L__doprntout191:
;__Lib_PrintOut.c, 572 :: 		
0x175E	0xF9BD300C  LDRSH	R3, [SP, #12]
0x1762	0x2B08    CMP	R3, #8
0x1764	0xDD03    BLE	L__doprntout192
;__Lib_PrintOut.c, 573 :: 		
0x1766	0x2308    MOVS	R3, #8
0x1768	0xF88D300E  STRB	R3, [SP, #14]
0x176C	0xE003    B	L__doprntout193
L__doprntout192:
;__Lib_PrintOut.c, 575 :: 		
0x176E	0xF9BD300C  LDRSH	R3, [SP, #12]
0x1772	0xF88D300E  STRB	R3, [SP, #14]
L__doprntout193:
;__Lib_PrintOut.c, 576 :: 		
0x1776	0xF89D400E  LDRB	R4, [SP, #14]
0x177A	0xF9BD300C  LDRSH	R3, [SP, #12]
0x177E	0x1B1B    SUB	R3, R3, R4
0x1780	0xF8AD300C  STRH	R3, [SP, #12]
;__Lib_PrintOut.c, 577 :: 		
0x1784	0xF89D300E  LDRB	R3, [SP, #14]
0x1788	0xB933    CBNZ	R3, L___doprntout343
0x178A	0xF8BD3012  LDRH	R3, [SP, #18]
0x178E	0xF4036300  AND	R3, R3, #2048
0x1792	0xB29B    UXTH	R3, R3
0x1794	0xB903    CBNZ	R3, L___doprntout342
0x1796	0xE002    B	L__doprntout196
L___doprntout343:
L___doprntout342:
;__Lib_PrintOut.c, 578 :: 		
0x1798	0x202E    MOVS	R0, #46
0x179A	0x9C0A    LDR	R4, [SP, #40]
0x179C	0x47A0    BLX	R4
L__doprntout196:
;__Lib_PrintOut.c, 580 :: 		
0x179E	0xF89D000E  LDRB	R0, [SP, #14]
0x17A2	0xF7FEFD5B  BL	__Lib_PrintOut_scale+0
0x17A6	0x9A05    LDR	R2, [SP, #20]
0x17A8	0xF7FEFD12  BL	__Mul_FP+0
0x17AC	0xF7FEFCEE  BL	__FloatToSignedIntegral+0
0x17B0	0x9007    STR	R0, [SP, #28]
;__Lib_PrintOut.c, 581 :: 		
L__doprntout197:
0x17B2	0xF89D300E  LDRB	R3, [SP, #14]
0x17B6	0xB1BB    CBZ	R3, L__doprntout198
;__Lib_PrintOut.c, 582 :: 		
0x17B8	0xF89D300E  LDRB	R3, [SP, #14]
0x17BC	0x1E5B    SUBS	R3, R3, #1
0x17BE	0xB2DB    UXTB	R3, R3
0x17C0	0xF88D300E  STRB	R3, [SP, #14]
0x17C4	0x009C    LSLS	R4, R3, #2
0x17C6	0x4B5A    LDR	R3, [PC, #360]
0x17C8	0x191B    ADDS	R3, R3, R4
0x17CA	0x681C    LDR	R4, [R3, #0]
0x17CC	0x9B07    LDR	R3, [SP, #28]
0x17CE	0xFBB3F5F4  UDIV	R5, R3, R4
0x17D2	0x240A    MOVS	R4, #10
0x17D4	0xFBB5F3F4  UDIV	R3, R5, R4
0x17D8	0xFB045313  MLS	R3, R4, R3, R5
0x17DC	0xF2030430  ADDW	R4, R3, #48
0x17E0	0xB2E0    UXTB	R0, R4
0x17E2	0x9C0A    LDR	R4, [SP, #40]
0x17E4	0x47A0    BLX	R4
0x17E6	0xE7E4    B	L__doprntout197
L__doprntout198:
;__Lib_PrintOut.c, 584 :: 		
L__doprntout199:
0x17E8	0xF9BD300C  LDRSH	R3, [SP, #12]
0x17EC	0xB143    CBZ	R3, L__doprntout200
;__Lib_PrintOut.c, 585 :: 		
0x17EE	0x2030    MOVS	R0, #48
0x17F0	0x9C0A    LDR	R4, [SP, #40]
0x17F2	0x47A0    BLX	R4
;__Lib_PrintOut.c, 586 :: 		
0x17F4	0xF9BD300C  LDRSH	R3, [SP, #12]
0x17F8	0x1E5B    SUBS	R3, R3, #1
0x17FA	0xF8AD300C  STRH	R3, [SP, #12]
;__Lib_PrintOut.c, 587 :: 		
0x17FE	0xE7F3    B	L__doprntout199
L__doprntout200:
;__Lib_PrintOut.c, 588 :: 		
0x1800	0xF8BD3012  LDRH	R3, [SP, #18]
0x1804	0xF0030308  AND	R3, R3, #8
0x1808	0xB29B    UXTH	R3, R3
0x180A	0xB173    CBZ	R3, L___doprntout345
0x180C	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1810	0x2B00    CMP	R3, #0
0x1812	0xDD0A    BLE	L___doprntout344
L___doprntout302:
;__Lib_PrintOut.c, 589 :: 		
L__doprntout204:
;__Lib_PrintOut.c, 590 :: 		
0x1814	0x2020    MOVS	R0, #32
0x1816	0x9C0A    LDR	R4, [SP, #40]
0x1818	0x47A0    BLX	R4
;__Lib_PrintOut.c, 591 :: 		
0x181A	0xF9BD3010  LDRSH	R3, [SP, #16]
0x181E	0x1E5B    SUBS	R3, R3, #1
0x1820	0xB21B    SXTH	R3, R3
0x1822	0xF8AD3010  STRH	R3, [SP, #16]
0x1826	0x2B00    CMP	R3, #0
0x1828	0xD1F4    BNE	L__doprntout204
;__Lib_PrintOut.c, 588 :: 		
L___doprntout345:
L___doprntout344:
;__Lib_PrintOut.c, 592 :: 		
0x182A	0xF7FFB959  B	L__doprntout10
;__Lib_PrintOut.c, 593 :: 		
L__doprntout72:
;__Lib_PrintOut.c, 595 :: 		
0x182E	0xF8BD3012  LDRH	R3, [SP, #18]
0x1832	0xF00303C0  AND	R3, R3, #192
0x1836	0xB29B    UXTH	R3, R3
0x1838	0xBB13    CBNZ	R3, L__doprntout207
;__Lib_PrintOut.c, 597 :: 		
0x183A	0xF8BD3012  LDRH	R3, [SP, #18]
0x183E	0xF0030310  AND	R3, R3, #16
0x1842	0xB29B    UXTH	R3, R3
0x1844	0xB13B    CBZ	R3, L__doprntout208
;__Lib_PrintOut.c, 598 :: 		
0x1846	0x9B0C    LDR	R3, [SP, #48]
0x1848	0x681D    LDR	R5, [R3, #0]
0x184A	0x1D2C    ADDS	R4, R5, #4
0x184C	0x9B0C    LDR	R3, [SP, #48]
0x184E	0x601C    STR	R4, [R3, #0]
0x1850	0x682B    LDR	R3, [R5, #0]
0x1852	0x9307    STR	R3, [SP, #28]
0x1854	0xE007    B	L__doprntout209
L__doprntout208:
;__Lib_PrintOut.c, 601 :: 		
0x1856	0x9B0C    LDR	R3, [SP, #48]
0x1858	0x681D    LDR	R5, [R3, #0]
0x185A	0x1D2C    ADDS	R4, R5, #4
0x185C	0x9B0C    LDR	R3, [SP, #48]
0x185E	0x601C    STR	R4, [R3, #0]
0x1860	0xF9B53000  LDRSH	R3, [R5, #0]
0x1864	0x9307    STR	R3, [SP, #28]
L__doprntout209:
;__Lib_PrintOut.c, 602 :: 		
0x1866	0x9B07    LDR	R3, [SP, #28]
0x1868	0x2B00    CMP	R3, #0
0x186A	0xDA08    BGE	L__doprntout210
;__Lib_PrintOut.c, 603 :: 		
0x186C	0xF8BD3012  LDRH	R3, [SP, #18]
0x1870	0xF0430303  ORR	R3, R3, #3
0x1874	0xF8AD3012  STRH	R3, [SP, #18]
;__Lib_PrintOut.c, 604 :: 		
0x1878	0x9B07    LDR	R3, [SP, #28]
0x187A	0x425B    RSBS	R3, R3, #0
0x187C	0x9307    STR	R3, [SP, #28]
;__Lib_PrintOut.c, 605 :: 		
L__doprntout210:
;__Lib_PrintOut.c, 606 :: 		
0x187E	0xE014    B	L__doprntout211
L__doprntout207:
;__Lib_PrintOut.c, 609 :: 		
0x1880	0xF8BD3012  LDRH	R3, [SP, #18]
0x1884	0xF0030310  AND	R3, R3, #16
0x1888	0xB29B    UXTH	R3, R3
0x188A	0xB13B    CBZ	R3, L__doprntout212
;__Lib_PrintOut.c, 610 :: 		
0x188C	0x9B0C    LDR	R3, [SP, #48]
0x188E	0x681D    LDR	R5, [R3, #0]
0x1890	0x1D2C    ADDS	R4, R5, #4
0x1892	0x9B0C    LDR	R3, [SP, #48]
0x1894	0x601C    STR	R4, [R3, #0]
0x1896	0x682B    LDR	R3, [R5, #0]
0x1898	0x9307    STR	R3, [SP, #28]
0x189A	0xE006    B	L__doprntout213
L__doprntout212:
;__Lib_PrintOut.c, 613 :: 		
0x189C	0x9B0C    LDR	R3, [SP, #48]
0x189E	0x681D    LDR	R5, [R3, #0]
0x18A0	0x1D2C    ADDS	R4, R5, #4
0x18A2	0x9B0C    LDR	R3, [SP, #48]
0x18A4	0x601C    STR	R4, [R3, #0]
0x18A6	0x882B    LDRH	R3, [R5, #0]
0x18A8	0x9307    STR	R3, [SP, #28]
L__doprntout213:
;__Lib_PrintOut.c, 614 :: 		
L__doprntout211:
;__Lib_PrintOut.c, 615 :: 		
0x18AA	0xF9BD300C  LDRSH	R3, [SP, #12]
0x18AE	0xB933    CBNZ	R3, L___doprntout347
0x18B0	0x9B07    LDR	R3, [SP, #28]
0x18B2	0xB923    CBNZ	R3, L___doprntout346
L___doprntout301:
;__Lib_PrintOut.c, 616 :: 		
0x18B4	0xF9BD300C  LDRSH	R3, [SP, #12]
0x18B8	0x1C5B    ADDS	R3, R3, #1
0x18BA	0xF8AD300C  STRH	R3, [SP, #12]
;__Lib_PrintOut.c, 615 :: 		
L___doprntout347:
L___doprntout346:
;__Lib_PrintOut.c, 617 :: 		
0x18BE	0xF8BD3012  LDRH	R3, [SP, #18]
0x18C2	0xF00303C0  AND	R3, R3, #192
0x18C6	0xB2DD    UXTB	R5, R3
0x18C8	0xE04E    B	L__doprntout217
;__Lib_PrintOut.c, 618 :: 		
L__doprntout219:
;__Lib_PrintOut.c, 619 :: 		
L__doprntout220:
;__Lib_PrintOut.c, 620 :: 		
0x18CA	0x2301    MOVS	R3, #1
0x18CC	0xF88D300E  STRB	R3, [SP, #14]
L__doprntout221:
0x18D0	0xF89D300E  LDRB	R3, [SP, #14]
0x18D4	0x2B0A    CMP	R3, #10
0x18D6	0xD00F    BEQ	L__doprntout222
;__Lib_PrintOut.c, 621 :: 		
0x18D8	0xF89D300E  LDRB	R3, [SP, #14]
0x18DC	0x009C    LSLS	R4, R3, #2
0x18DE	0x4B14    LDR	R3, [PC, #80]
0x18E0	0x191B    ADDS	R3, R3, R4
0x18E2	0x681C    LDR	R4, [R3, #0]
0x18E4	0x9B07    LDR	R3, [SP, #28]
0x18E6	0x42A3    CMP	R3, R4
0x18E8	0xD200    BCS	L__doprntout224
;__Lib_PrintOut.c, 622 :: 		
0x18EA	0xE005    B	L__doprntout222
L__doprntout224:
;__Lib_PrintOut.c, 620 :: 		
0x18EC	0xF89D300E  LDRB	R3, [SP, #14]
0x18F0	0x1C5B    ADDS	R3, R3, #1
0x18F2	0xF88D300E  STRB	R3, [SP, #14]
;__Lib_PrintOut.c, 622 :: 		
0x18F6	0xE7EB    B	L__doprntout221
L__doprntout222:
;__Lib_PrintOut.c, 623 :: 		
0x18F8	0xE03E    B	L__doprntout218
;__Lib_PrintOut.c, 625 :: 		
L__doprntout225:
;__Lib_PrintOut.c, 626 :: 		
0x18FA	0x2301    MOVS	R3, #1
0x18FC	0xF88D300E  STRB	R3, [SP, #14]
L__doprntout226:
0x1900	0xF89D300E  LDRB	R3, [SP, #14]
0x1904	0x2B08    CMP	R3, #8
0x1906	0xD00F    BEQ	L__doprntout227
;__Lib_PrintOut.c, 627 :: 		
0x1908	0xF89D300E  LDRB	R3, [SP, #14]
0x190C	0x009C    LSLS	R4, R3, #2
0x190E	0x4B09    LDR	R3, [PC, #36]
0x1910	0x191B    ADDS	R3, R3, R4
0x1912	0x681C    LDR	R4, [R3, #0]
0x1914	0x9B07    LDR	R3, [SP, #28]
0x1916	0x42A3    CMP	R3, R4
0x1918	0xD200    BCS	L__doprntout229
;__Lib_PrintOut.c, 628 :: 		
0x191A	0xE005    B	L__doprntout227
L__doprntout229:
;__Lib_PrintOut.c, 626 :: 		
0x191C	0xF89D300E  LDRB	R3, [SP, #14]
0x1920	0x1C5B    ADDS	R3, R3, #1
0x1922	0xF88D300E  STRB	R3, [SP, #14]
;__Lib_PrintOut.c, 628 :: 		
0x1926	0xE7EB    B	L__doprntout226
L__doprntout227:
;__Lib_PrintOut.c, 629 :: 		
0x1928	0xE026    B	L__doprntout218
0x192A	0xE005    B	#10
0x192C	0x705F4089  	#1082749023
0x1930	0x4BE00000  	__Lib_PrintOut_dpowers+0
0x1934	0x4DA40000  	__Lib_PrintOut_hexpowers+0
;__Lib_PrintOut.c, 631 :: 		
L__doprntout230:
;__Lib_PrintOut.c, 632 :: 		
0x1938	0x2301    MOVS	R3, #1
0x193A	0xF88D300E  STRB	R3, [SP, #14]
L__doprntout231:
0x193E	0xF89D300E  LDRB	R3, [SP, #14]
0x1942	0x2B0C    CMP	R3, #12
0x1944	0xD00F    BEQ	L__doprntout232
;__Lib_PrintOut.c, 633 :: 		
0x1946	0xF89D300E  LDRB	R3, [SP, #14]
0x194A	0x009C    LSLS	R4, R3, #2
0x194C	0x4BD8    LDR	R3, [PC, #864]
0x194E	0x191B    ADDS	R3, R3, R4
0x1950	0x681C    LDR	R4, [R3, #0]
0x1952	0x9B07    LDR	R3, [SP, #28]
0x1954	0x42A3    CMP	R3, R4
0x1956	0xD200    BCS	L__doprntout234
;__Lib_PrintOut.c, 634 :: 		
0x1958	0xE005    B	L__doprntout232
L__doprntout234:
;__Lib_PrintOut.c, 632 :: 		
0x195A	0xF89D300E  LDRB	R3, [SP, #14]
0x195E	0x1C5B    ADDS	R3, R3, #1
0x1960	0xF88D300E  STRB	R3, [SP, #14]
;__Lib_PrintOut.c, 634 :: 		
0x1964	0xE7EB    B	L__doprntout231
L__doprntout232:
;__Lib_PrintOut.c, 635 :: 		
0x1966	0xE007    B	L__doprntout218
;__Lib_PrintOut.c, 636 :: 		
L__doprntout217:
0x1968	0x2D00    CMP	R5, #0
0x196A	0xD0AE    BEQ	L__doprntout219
0x196C	0x2DC0    CMP	R5, #192
0x196E	0xD0AC    BEQ	L__doprntout220
0x1970	0x2D80    CMP	R5, #128
0x1972	0xD0C2    BEQ	L__doprntout225
0x1974	0x2D40    CMP	R5, #64
0x1976	0xD0DF    BEQ	L__doprntout230
L__doprntout218:
;__Lib_PrintOut.c, 637 :: 		
0x1978	0xF9BD400C  LDRSH	R4, [SP, #12]
0x197C	0xF89D300E  LDRB	R3, [SP, #14]
0x1980	0x42A3    CMP	R3, R4
0x1982	0xDA04    BGE	L__doprntout235
;__Lib_PrintOut.c, 638 :: 		
0x1984	0xF9BD300C  LDRSH	R3, [SP, #12]
0x1988	0xF88D300E  STRB	R3, [SP, #14]
0x198C	0xE009    B	L__doprntout236
L__doprntout235:
;__Lib_PrintOut.c, 640 :: 		
0x198E	0xF89D400E  LDRB	R4, [SP, #14]
0x1992	0xF9BD300C  LDRSH	R3, [SP, #12]
0x1996	0x42A3    CMP	R3, R4
0x1998	0xDA03    BGE	L__doprntout237
;__Lib_PrintOut.c, 641 :: 		
0x199A	0xF89D300E  LDRB	R3, [SP, #14]
0x199E	0xF8AD300C  STRH	R3, [SP, #12]
L__doprntout237:
L__doprntout236:
;__Lib_PrintOut.c, 642 :: 		
0x19A2	0xF9BD3010  LDRSH	R3, [SP, #16]
0x19A6	0xB153    CBZ	R3, L___doprntout349
0x19A8	0xF8BD3012  LDRH	R3, [SP, #18]
0x19AC	0xF0030303  AND	R3, R3, #3
0x19B0	0xB29B    UXTH	R3, R3
0x19B2	0xB123    CBZ	R3, L___doprntout348
L___doprntout300:
;__Lib_PrintOut.c, 643 :: 		
0x19B4	0xF9BD3010  LDRSH	R3, [SP, #16]
0x19B8	0x1E5B    SUBS	R3, R3, #1
0x19BA	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_PrintOut.c, 642 :: 		
L___doprntout349:
L___doprntout348:
;__Lib_PrintOut.c, 644 :: 		
0x19BE	0xF9BD400C  LDRSH	R4, [SP, #12]
0x19C2	0xF9BD3010  LDRSH	R3, [SP, #16]
0x19C6	0x42A3    CMP	R3, R4
0x19C8	0xDD07    BLE	L__doprntout241
;__Lib_PrintOut.c, 645 :: 		
0x19CA	0xF9BD400C  LDRSH	R4, [SP, #12]
0x19CE	0xF9BD3010  LDRSH	R3, [SP, #16]
0x19D2	0x1B1B    SUB	R3, R3, R4
0x19D4	0xF8AD3010  STRH	R3, [SP, #16]
0x19D8	0xE003    B	L__doprntout242
L__doprntout241:
;__Lib_PrintOut.c, 647 :: 		
0x19DA	0x2300    MOVS	R3, #0
0x19DC	0xB21B    SXTH	R3, R3
0x19DE	0xF8AD3010  STRH	R3, [SP, #16]
L__doprntout242:
;__Lib_PrintOut.c, 648 :: 		
0x19E2	0xF8BD4012  LDRH	R4, [SP, #18]
0x19E6	0xF64003C4  MOVW	R3, #2244
0x19EA	0xEA040303  AND	R3, R4, R3, LSL #0
0x19EE	0xB29B    UXTH	R3, R3
0x19F0	0xF5B36F04  CMP	R3, #2112
0x19F4	0xD108    BNE	L__doprntout243
;__Lib_PrintOut.c, 649 :: 		
0x19F6	0xF9BD3010  LDRSH	R3, [SP, #16]
0x19FA	0xB123    CBZ	R3, L__doprntout244
;__Lib_PrintOut.c, 650 :: 		
0x19FC	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1A00	0x1E5B    SUBS	R3, R3, #1
0x1A02	0xF8AD3010  STRH	R3, [SP, #16]
L__doprntout244:
;__Lib_PrintOut.c, 651 :: 		
0x1A06	0xE015    B	L__doprntout245
L__doprntout243:
;__Lib_PrintOut.c, 653 :: 		
0x1A08	0xF8BD3012  LDRH	R3, [SP, #18]
0x1A0C	0xF403630C  AND	R3, R3, #2240
0x1A10	0xB29B    UXTH	R3, R3
0x1A12	0xF5B36F08  CMP	R3, #2176
0x1A16	0xD10D    BNE	L__doprntout246
;__Lib_PrintOut.c, 654 :: 		
0x1A18	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1A1C	0x2B02    CMP	R3, #2
0x1A1E	0xDD05    BLE	L__doprntout247
;__Lib_PrintOut.c, 655 :: 		
0x1A20	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1A24	0x1E9B    SUBS	R3, R3, #2
0x1A26	0xF8AD3010  STRH	R3, [SP, #16]
0x1A2A	0xE003    B	L__doprntout248
L__doprntout247:
;__Lib_PrintOut.c, 657 :: 		
0x1A2C	0x2300    MOVS	R3, #0
0x1A2E	0xB21B    SXTH	R3, R3
0x1A30	0xF8AD3010  STRH	R3, [SP, #16]
L__doprntout248:
;__Lib_PrintOut.c, 658 :: 		
L__doprntout246:
L__doprntout245:
;__Lib_PrintOut.c, 659 :: 		
0x1A34	0xF8BD3012  LDRH	R3, [SP, #18]
0x1A38	0xF0030304  AND	R3, R3, #4
0x1A3C	0xB29B    UXTH	R3, R3
0x1A3E	0x2B00    CMP	R3, #0
0x1A40	0xD04C    BEQ	L__doprntout249
;__Lib_PrintOut.c, 660 :: 		
0x1A42	0xF8BD3012  LDRH	R3, [SP, #18]
0x1A46	0xF0030302  AND	R3, R3, #2
0x1A4A	0xB29B    UXTH	R3, R3
0x1A4C	0xB18B    CBZ	R3, L__doprntout250
;__Lib_PrintOut.c, 661 :: 		
0x1A4E	0xF8BD3012  LDRH	R3, [SP, #18]
0x1A52	0xF0030301  AND	R3, R3, #1
0x1A56	0xB29B    UXTH	R3, R3
0x1A58	0xB11B    CBZ	R3, L__doprntout251
0x1A5A	0x232D    MOVS	R3, #45
0x1A5C	0xF88D3008  STRB	R3, [SP, #8]
0x1A60	0xE002    B	L__doprntout252
L__doprntout251:
0x1A62	0x232B    MOVS	R3, #43
0x1A64	0xF88D3008  STRB	R3, [SP, #8]
L__doprntout252:
0x1A68	0xF89D0008  LDRB	R0, [SP, #8]
0x1A6C	0x9C0A    LDR	R4, [SP, #40]
0x1A6E	0x47A0    BLX	R4
0x1A70	0xE025    B	L__doprntout253
L__doprntout250:
;__Lib_PrintOut.c, 663 :: 		
0x1A72	0xF8BD3012  LDRH	R3, [SP, #18]
0x1A76	0xF0030301  AND	R3, R3, #1
0x1A7A	0xB29B    UXTH	R3, R3
0x1A7C	0xB11B    CBZ	R3, L__doprntout254
;__Lib_PrintOut.c, 664 :: 		
0x1A7E	0x2020    MOVS	R0, #32
0x1A80	0x9C0A    LDR	R4, [SP, #40]
0x1A82	0x47A0    BLX	R4
0x1A84	0xE01B    B	L__doprntout255
L__doprntout254:
;__Lib_PrintOut.c, 666 :: 		
0x1A86	0xF8BD3012  LDRH	R3, [SP, #18]
0x1A8A	0xF403630C  AND	R3, R3, #2240
0x1A8E	0xB29B    UXTH	R3, R3
0x1A90	0xF5B36F08  CMP	R3, #2176
0x1A94	0xD113    BNE	L__doprntout256
;__Lib_PrintOut.c, 667 :: 		
0x1A96	0x2030    MOVS	R0, #48
0x1A98	0x9C0A    LDR	R4, [SP, #40]
0x1A9A	0x47A0    BLX	R4
;__Lib_PrintOut.c, 668 :: 		
0x1A9C	0xF8BD3012  LDRH	R3, [SP, #18]
0x1AA0	0xF0030320  AND	R3, R3, #32
0x1AA4	0xB29B    UXTH	R3, R3
0x1AA6	0xB11B    CBZ	R3, L__doprntout257
0x1AA8	0x2358    MOVS	R3, #88
0x1AAA	0xF88D3009  STRB	R3, [SP, #9]
0x1AAE	0xE002    B	L__doprntout258
L__doprntout257:
0x1AB0	0x2378    MOVS	R3, #120
0x1AB2	0xF88D3009  STRB	R3, [SP, #9]
L__doprntout258:
0x1AB6	0xF89D0009  LDRB	R0, [SP, #9]
0x1ABA	0x9C0A    LDR	R4, [SP, #40]
0x1ABC	0x47A0    BLX	R4
;__Lib_PrintOut.c, 669 :: 		
L__doprntout256:
L__doprntout255:
L__doprntout253:
;__Lib_PrintOut.c, 670 :: 		
0x1ABE	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1AC2	0xB153    CBZ	R3, L__doprntout259
;__Lib_PrintOut.c, 671 :: 		
L__doprntout260:
;__Lib_PrintOut.c, 672 :: 		
0x1AC4	0x2030    MOVS	R0, #48
0x1AC6	0x9C0A    LDR	R4, [SP, #40]
0x1AC8	0x47A0    BLX	R4
;__Lib_PrintOut.c, 673 :: 		
0x1ACA	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1ACE	0x1E5B    SUBS	R3, R3, #1
0x1AD0	0xB21B    SXTH	R3, R3
0x1AD2	0xF8AD3010  STRH	R3, [SP, #16]
0x1AD6	0x2B00    CMP	R3, #0
0x1AD8	0xD1F4    BNE	L__doprntout260
L__doprntout259:
;__Lib_PrintOut.c, 674 :: 		
0x1ADA	0xE05C    B	L__doprntout263
L__doprntout249:
;__Lib_PrintOut.c, 676 :: 		
0x1ADC	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1AE0	0xB183    CBZ	R3, L___doprntout351
0x1AE2	0xF8BD3012  LDRH	R3, [SP, #18]
0x1AE6	0xF0030308  AND	R3, R3, #8
0x1AEA	0xB29B    UXTH	R3, R3
0x1AEC	0xB953    CBNZ	R3, L___doprntout350
L___doprntout299:
;__Lib_PrintOut.c, 677 :: 		
L__doprntout267:
;__Lib_PrintOut.c, 678 :: 		
0x1AEE	0x2020    MOVS	R0, #32
0x1AF0	0x9C0A    LDR	R4, [SP, #40]
0x1AF2	0x47A0    BLX	R4
;__Lib_PrintOut.c, 679 :: 		
0x1AF4	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1AF8	0x1E5B    SUBS	R3, R3, #1
0x1AFA	0xB21B    SXTH	R3, R3
0x1AFC	0xF8AD3010  STRH	R3, [SP, #16]
0x1B00	0x2B00    CMP	R3, #0
0x1B02	0xD1F4    BNE	L__doprntout267
;__Lib_PrintOut.c, 676 :: 		
L___doprntout351:
L___doprntout350:
;__Lib_PrintOut.c, 680 :: 		
0x1B04	0xF8BD3012  LDRH	R3, [SP, #18]
0x1B08	0xF0030302  AND	R3, R3, #2
0x1B0C	0xB29B    UXTH	R3, R3
0x1B0E	0xB18B    CBZ	R3, L__doprntout270
;__Lib_PrintOut.c, 681 :: 		
0x1B10	0xF8BD3012  LDRH	R3, [SP, #18]
0x1B14	0xF0030301  AND	R3, R3, #1
0x1B18	0xB29B    UXTH	R3, R3
0x1B1A	0xB11B    CBZ	R3, L__doprntout271
0x1B1C	0x232D    MOVS	R3, #45
0x1B1E	0xF88D300A  STRB	R3, [SP, #10]
0x1B22	0xE002    B	L__doprntout272
L__doprntout271:
0x1B24	0x232B    MOVS	R3, #43
0x1B26	0xF88D300A  STRB	R3, [SP, #10]
L__doprntout272:
0x1B2A	0xF89D000A  LDRB	R0, [SP, #10]
0x1B2E	0x9C0A    LDR	R4, [SP, #40]
0x1B30	0x47A0    BLX	R4
0x1B32	0xE008    B	L__doprntout273
L__doprntout270:
;__Lib_PrintOut.c, 683 :: 		
0x1B34	0xF8BD3012  LDRH	R3, [SP, #18]
0x1B38	0xF0030301  AND	R3, R3, #1
0x1B3C	0xB29B    UXTH	R3, R3
0x1B3E	0xB113    CBZ	R3, L__doprntout274
;__Lib_PrintOut.c, 684 :: 		
0x1B40	0x2020    MOVS	R0, #32
0x1B42	0x9C0A    LDR	R4, [SP, #40]
0x1B44	0x47A0    BLX	R4
L__doprntout274:
L__doprntout273:
;__Lib_PrintOut.c, 685 :: 		
0x1B46	0xF8BD3012  LDRH	R3, [SP, #18]
0x1B4A	0xF403630C  AND	R3, R3, #2240
0x1B4E	0xB29B    UXTH	R3, R3
0x1B50	0xF5B36F04  CMP	R3, #2112
0x1B54	0xD103    BNE	L__doprntout275
;__Lib_PrintOut.c, 686 :: 		
0x1B56	0x2030    MOVS	R0, #48
0x1B58	0x9C0A    LDR	R4, [SP, #40]
0x1B5A	0x47A0    BLX	R4
0x1B5C	0xE01B    B	L__doprntout276
L__doprntout275:
;__Lib_PrintOut.c, 688 :: 		
0x1B5E	0xF8BD3012  LDRH	R3, [SP, #18]
0x1B62	0xF403630C  AND	R3, R3, #2240
0x1B66	0xB29B    UXTH	R3, R3
0x1B68	0xF5B36F08  CMP	R3, #2176
0x1B6C	0xD113    BNE	L__doprntout277
;__Lib_PrintOut.c, 689 :: 		
0x1B6E	0x2030    MOVS	R0, #48
0x1B70	0x9C0A    LDR	R4, [SP, #40]
0x1B72	0x47A0    BLX	R4
;__Lib_PrintOut.c, 690 :: 		
0x1B74	0xF8BD3012  LDRH	R3, [SP, #18]
0x1B78	0xF0030320  AND	R3, R3, #32
0x1B7C	0xB29B    UXTH	R3, R3
0x1B7E	0xB11B    CBZ	R3, L__doprntout278
0x1B80	0x2358    MOVS	R3, #88
0x1B82	0xF88D300B  STRB	R3, [SP, #11]
0x1B86	0xE002    B	L__doprntout279
L__doprntout278:
0x1B88	0x2378    MOVS	R3, #120
0x1B8A	0xF88D300B  STRB	R3, [SP, #11]
L__doprntout279:
0x1B8E	0xF89D000B  LDRB	R0, [SP, #11]
0x1B92	0x9C0A    LDR	R4, [SP, #40]
0x1B94	0x47A0    BLX	R4
;__Lib_PrintOut.c, 691 :: 		
L__doprntout277:
L__doprntout276:
;__Lib_PrintOut.c, 692 :: 		
L__doprntout263:
;__Lib_PrintOut.c, 693 :: 		
L__doprntout280:
0x1B96	0xF89D400E  LDRB	R4, [SP, #14]
0x1B9A	0xF9BD300C  LDRSH	R3, [SP, #12]
0x1B9E	0x42A3    CMP	R3, R4
0x1BA0	0xDD03    BLE	L__doprntout281
;__Lib_PrintOut.c, 694 :: 		
0x1BA2	0x2030    MOVS	R0, #48
0x1BA4	0x9C0A    LDR	R4, [SP, #40]
0x1BA6	0x47A0    BLX	R4
0x1BA8	0xE7F5    B	L__doprntout280
L__doprntout281:
;__Lib_PrintOut.c, 695 :: 		
L__doprntout282:
0x1BAA	0xF9BD400C  LDRSH	R4, [SP, #12]
0x1BAE	0xF9BD300C  LDRSH	R3, [SP, #12]
0x1BB2	0x1E5B    SUBS	R3, R3, #1
0x1BB4	0xF8AD300C  STRH	R3, [SP, #12]
0x1BB8	0x2C00    CMP	R4, #0
0x1BBA	0xF000805C  BEQ	L__doprntout283
;__Lib_PrintOut.c, 696 :: 		
0x1BBE	0xF8BD3012  LDRH	R3, [SP, #18]
0x1BC2	0xF00303C0  AND	R3, R3, #192
0x1BC6	0xB2DE    UXTB	R6, R3
0x1BC8	0xE048    B	L__doprntout284
;__Lib_PrintOut.c, 697 :: 		
L__doprntout286:
;__Lib_PrintOut.c, 698 :: 		
L__doprntout287:
;__Lib_PrintOut.c, 699 :: 		
0x1BCA	0xF9BD300C  LDRSH	R3, [SP, #12]
0x1BCE	0x009C    LSLS	R4, R3, #2
0x1BD0	0x4B38    LDR	R3, [PC, #224]
0x1BD2	0x191B    ADDS	R3, R3, R4
0x1BD4	0x681C    LDR	R4, [R3, #0]
0x1BD6	0x9B07    LDR	R3, [SP, #28]
0x1BD8	0xFBB3F5F4  UDIV	R5, R3, R4
0x1BDC	0x240A    MOVS	R4, #10
0x1BDE	0xFBB5F3F4  UDIV	R3, R5, R4
0x1BE2	0xFB045313  MLS	R3, R4, R3, R5
0x1BE6	0x3330    ADDS	R3, #48
0x1BE8	0xF88D300E  STRB	R3, [SP, #14]
;__Lib_PrintOut.c, 700 :: 		
0x1BEC	0xE03E    B	L__doprntout285
;__Lib_PrintOut.c, 702 :: 		
L__doprntout288:
;__Lib_PrintOut.c, 703 :: 		
0x1BEE	0xF8BD3012  LDRH	R3, [SP, #18]
0x1BF2	0xF0030320  AND	R3, R3, #32
0x1BF6	0xB29B    UXTH	R3, R3
0x1BF8	0xB183    CBZ	R3, L__doprntout289
;__Lib_PrintOut.c, 704 :: 		
0x1BFA	0xF9BD300C  LDRSH	R3, [SP, #12]
0x1BFE	0x009C    LSLS	R4, R3, #2
0x1C00	0x4B2D    LDR	R3, [PC, #180]
0x1C02	0x191B    ADDS	R3, R3, R4
0x1C04	0x681C    LDR	R4, [R3, #0]
0x1C06	0x9B07    LDR	R3, [SP, #28]
0x1C08	0xFBB3F3F4  UDIV	R3, R3, R4
0x1C0C	0xF003040F  AND	R4, R3, #15
0x1C10	0x4B2A    LDR	R3, [PC, #168]
0x1C12	0x191B    ADDS	R3, R3, R4
0x1C14	0x781B    LDRB	R3, [R3, #0]
0x1C16	0xF88D300E  STRB	R3, [SP, #14]
0x1C1A	0xE00F    B	L__doprntout290
L__doprntout289:
;__Lib_PrintOut.c, 706 :: 		
0x1C1C	0xF9BD300C  LDRSH	R3, [SP, #12]
0x1C20	0x009C    LSLS	R4, R3, #2
0x1C22	0x4B25    LDR	R3, [PC, #148]
0x1C24	0x191B    ADDS	R3, R3, R4
0x1C26	0x681C    LDR	R4, [R3, #0]
0x1C28	0x9B07    LDR	R3, [SP, #28]
0x1C2A	0xFBB3F3F4  UDIV	R3, R3, R4
0x1C2E	0xF003040F  AND	R4, R3, #15
0x1C32	0x4B23    LDR	R3, [PC, #140]
0x1C34	0x191B    ADDS	R3, R3, R4
0x1C36	0x781B    LDRB	R3, [R3, #0]
0x1C38	0xF88D300E  STRB	R3, [SP, #14]
L__doprntout290:
;__Lib_PrintOut.c, 707 :: 		
0x1C3C	0xE016    B	L__doprntout285
;__Lib_PrintOut.c, 709 :: 		
L__doprntout291:
;__Lib_PrintOut.c, 710 :: 		
0x1C3E	0xF9BD300C  LDRSH	R3, [SP, #12]
0x1C42	0x009C    LSLS	R4, R3, #2
0x1C44	0x4B1A    LDR	R3, [PC, #104]
0x1C46	0x191B    ADDS	R3, R3, R4
0x1C48	0x681C    LDR	R4, [R3, #0]
0x1C4A	0x9B07    LDR	R3, [SP, #28]
0x1C4C	0xFBB3F3F4  UDIV	R3, R3, R4
0x1C50	0xF0030307  AND	R3, R3, #7
0x1C54	0x3330    ADDS	R3, #48
0x1C56	0xF88D300E  STRB	R3, [SP, #14]
;__Lib_PrintOut.c, 711 :: 		
0x1C5A	0xE007    B	L__doprntout285
;__Lib_PrintOut.c, 712 :: 		
L__doprntout284:
0x1C5C	0x2E00    CMP	R6, #0
0x1C5E	0xD0B4    BEQ	L__doprntout286
0x1C60	0x2EC0    CMP	R6, #192
0x1C62	0xD0B2    BEQ	L__doprntout287
0x1C64	0x2E80    CMP	R6, #128
0x1C66	0xD0C2    BEQ	L__doprntout288
0x1C68	0x2E40    CMP	R6, #64
0x1C6A	0xD0E8    BEQ	L__doprntout291
L__doprntout285:
;__Lib_PrintOut.c, 713 :: 		
0x1C6C	0xF89D000E  LDRB	R0, [SP, #14]
0x1C70	0x9C0A    LDR	R4, [SP, #40]
0x1C72	0x47A0    BLX	R4
;__Lib_PrintOut.c, 714 :: 		
0x1C74	0xE799    B	L__doprntout282
L__doprntout283:
;__Lib_PrintOut.c, 715 :: 		
0x1C76	0xF8BD3012  LDRH	R3, [SP, #18]
0x1C7A	0xF0030308  AND	R3, R3, #8
0x1C7E	0xB29B    UXTH	R3, R3
0x1C80	0xB173    CBZ	R3, L___doprntout353
0x1C82	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1C86	0x2B00    CMP	R3, #0
0x1C88	0xDD0A    BLE	L___doprntout352
L___doprntout298:
;__Lib_PrintOut.c, 716 :: 		
L__doprntout295:
;__Lib_PrintOut.c, 717 :: 		
0x1C8A	0x2020    MOVS	R0, #32
0x1C8C	0x9C0A    LDR	R4, [SP, #40]
0x1C8E	0x47A0    BLX	R4
;__Lib_PrintOut.c, 718 :: 		
0x1C90	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1C94	0x1E5B    SUBS	R3, R3, #1
0x1C96	0xB21B    SXTH	R3, R3
0x1C98	0xF8AD3010  STRH	R3, [SP, #16]
0x1C9C	0x2B00    CMP	R3, #0
0x1C9E	0xD1F4    BNE	L__doprntout295
;__Lib_PrintOut.c, 715 :: 		
L___doprntout353:
L___doprntout352:
;__Lib_PrintOut.c, 719 :: 		
0x1CA0	0xF7FEBF1E  B	L__doprntout10
L__doprntout11:
;__Lib_PrintOut.c, 720 :: 		
0x1CA4	0xF9BD0024  LDRSH	R0, [SP, #36]
;__Lib_PrintOut.c, 722 :: 		
L_end__doprntout:
0x1CA8	0xF8DDE000  LDR	LR, [SP, #0]
0x1CAC	0xB011    ADD	SP, SP, #68
0x1CAE	0x4770    BX	LR
0x1CB0	0x4B800000  	__Lib_PrintOut_octpowers+0
0x1CB4	0x4BE00000  	__Lib_PrintOut_dpowers+0
0x1CB8	0x4DA40000  	__Lib_PrintOut_hexpowers+0
0x1CBC	0x52190000  	__Lib_PrintOut_hexb+0
0x1CC0	0x522A0000  	__Lib_PrintOut_hexs+0
; end of __doprntout
_vDebugPrint:
;debug.c, 89 :: 		void vDebugPrint( uint8_t ucPrintData ){
; ucPrintData start address is: 0 (R0)
0x04C4	0xB081    SUB	SP, SP, #4
0x04C6	0xF8CDE000  STR	LR, [SP, #0]
; ucPrintData end address is: 0 (R0)
; ucPrintData start address is: 0 (R0)
;debug.c, 90 :: 		UART1_Write( ucPrintData );
; ucPrintData end address is: 0 (R0)
0x04CA	0xF7FFFE51  BL	_UART1_Write+0
;debug.c, 91 :: 		}
L_end_vDebugPrint:
0x04CE	0xF8DDE000  LDR	LR, [SP, #0]
0x04D2	0xB001    ADD	SP, SP, #4
0x04D4	0x4770    BX	LR
; end of _vDebugPrint
_UART1_Write:
;__Lib_UART_123_45.c, 41 :: 		
; _data start address is: 0 (R0)
0x0170	0xB081    SUB	SP, SP, #4
0x0172	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 42 :: 		
0x0176	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x0178	0x4803    LDR	R0, [PC, #12]
0x017A	0xF7FFFFE9  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 43 :: 		
L_end_UART1_Write:
0x017E	0xF8DDE000  LDR	LR, [SP, #0]
0x0182	0xB001    ADD	SP, SP, #4
0x0184	0x4770    BX	LR
0x0186	0xBF00    NOP
0x0188	0x38004001  	USART1_SR+0
; end of _UART1_Write
__Lib_UART_123_45_UARTx_Write:
;__Lib_UART_123_45.c, 35 :: 		
; _data start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x0150	0xB081    SUB	SP, SP, #4
; _data end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; _data start address is: 4 (R1)
0x0152	0xF8AD1000  STRH	R1, [SP, #0]
; UART_Base end address is: 0 (R0)
; _data end address is: 4 (R1)
0x0156	0x4601    MOV	R1, R0
0x0158	0xF8BD0000  LDRH	R0, [SP, #0]
;__Lib_UART_123_45.c, 36 :: 		
L___Lib_UART_123_45_UARTx_Write0:
; _data start address is: 0 (R0)
; UART_Base start address is: 4 (R1)
0x015C	0x680B    LDR	R3, [R1, #0]
0x015E	0xF3C312C0  UBFX	R2, R3, #7, #1
0x0162	0xB902    CBNZ	R2, L___Lib_UART_123_45_UARTx_Write1
;__Lib_UART_123_45.c, 37 :: 		
0x0164	0xE7FA    B	L___Lib_UART_123_45_UARTx_Write0
L___Lib_UART_123_45_UARTx_Write1:
;__Lib_UART_123_45.c, 38 :: 		
0x0166	0x1D0A    ADDS	R2, R1, #4
; UART_Base end address is: 4 (R1)
0x0168	0x6010    STR	R0, [R2, #0]
; _data end address is: 0 (R0)
;__Lib_UART_123_45.c, 39 :: 		
L_end_UARTx_Write:
0x016A	0xB001    ADD	SP, SP, #4
0x016C	0x4770    BX	LR
; end of __Lib_UART_123_45_UARTx_Write
_isdigit:
;__Lib_CType.c, 23 :: 		
; character start address is: 0 (R0)
0x04D8	0xB081    SUB	SP, SP, #4
; character end address is: 0 (R0)
; character start address is: 0 (R0)
;__Lib_CType.c, 24 :: 		
0x04DA	0x2839    CMP	R0, #57
0x04DC	0xD803    BHI	L_isdigit9
0x04DE	0x2830    CMP	R0, #48
0x04E0	0xD301    BCC	L_isdigit9
; character end address is: 0 (R0)
0x04E2	0x2101    MOVS	R1, #1
0x04E4	0xE000    B	L_isdigit8
L_isdigit9:
0x04E6	0x2100    MOVS	R1, #0
L_isdigit8:
0x04E8	0xB2C8    UXTB	R0, R1
;__Lib_CType.c, 25 :: 		
L_end_isdigit:
0x04EA	0xB001    ADD	SP, SP, #4
0x04EC	0x4770    BX	LR
; end of _isdigit
__Compare_FP:
;__Lib_MathDouble.c, 839 :: 		
0x04F0	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 841 :: 		
0x04F2	0xB510    PUSH	(R4, R14)
;__Lib_MathDouble.c, 843 :: 		
0x04F4	0x4290    CMP	R0, R2
;__Lib_MathDouble.c, 844 :: 		
0x04F6	0xBF08    IT	EQ
;__Lib_MathDouble.c, 846 :: 		
0x04F8	0xE02A    BEQ	__me_lab_end
;__Lib_MathDouble.c, 848 :: 		
0x04FA	0xEA400402  ORR	R4, R0, R2, LSL #0
;__Lib_MathDouble.c, 849 :: 		
0x04FE	0xEA4F0444  LSL	R4, R4, #1
;__Lib_MathDouble.c, 850 :: 		
0x0502	0x2C00    CMP	R4, #0
;__Lib_MathDouble.c, 851 :: 		
0x0504	0xBF08    IT	EQ
;__Lib_MathDouble.c, 853 :: 		
0x0506	0xE023    BEQ	__me_lab_end
;__Lib_MathDouble.c, 855 :: 		
0x0508	0x0044    LSLS	R4, R0, #1
;__Lib_MathDouble.c, 856 :: 		
0x050A	0xD104    BNE	__me_ct2_
;__Lib_MathDouble.c, 858 :: 		
0x050C	0x4294    CMP	R4, R2
;__Lib_MathDouble.c, 859 :: 		
0x050E	0xD401    BMI	__me_labop2_pos
;__Lib_MathDouble.c, 860 :: 		
0x0510	0x1CA4    ADDS	R4, R4, #2
;__Lib_MathDouble.c, 861 :: 		
0x0512	0x2C01    CMP	R4, #1
;__Lib_MathDouble.c, 862 :: 		
__me_labop2_pos:
;__Lib_MathDouble.c, 864 :: 		
0x0514	0xE01C    B	__me_lab_end
;__Lib_MathDouble.c, 866 :: 		
__me_ct2_:
0x0516	0xEA4F0440  LSL	R4, R0, #1
;__Lib_MathDouble.c, 867 :: 		
0x051A	0xEA4F6414  LSR	R4, R4, #24
;__Lib_MathDouble.c, 868 :: 		
0x051E	0x2CFF    CMP	R4, #255
;__Lib_MathDouble.c, 869 :: 		
0x0520	0xD10A    BNE	__me_ct1_
;__Lib_MathDouble.c, 870 :: 		
0x0522	0xEA4F0442  LSL	R4, R2, #1
;__Lib_MathDouble.c, 871 :: 		
0x0526	0xEA4F6414  LSR	R4, R4, #24
;__Lib_MathDouble.c, 872 :: 		
0x052A	0x2CFF    CMP	R4, #255
;__Lib_MathDouble.c, 873 :: 		
0x052C	0xD104    BNE	__me_ct1_
;__Lib_MathDouble.c, 875 :: 		
0x052E	0xEA4F74D2  LSR	R4, R2, #31
;__Lib_MathDouble.c, 876 :: 		
0x0532	0xEBB434D0  SUBS	R4, R4, R0, LSR #31
;__Lib_MathDouble.c, 878 :: 		
0x0536	0xE00B    B	__me_lab_end
;__Lib_MathDouble.c, 880 :: 		
__me_ct1_:
0x0538	0x2A00    CMP	R2, #0
;__Lib_MathDouble.c, 881 :: 		
0x053A	0xD406    BMI	__me_op2_m
;__Lib_MathDouble.c, 883 :: 		
0x053C	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 884 :: 		
0x053E	0xDC02    BGT	__me_labop1_pos
;__Lib_MathDouble.c, 885 :: 		
0x0540	0x2400    MOVS	R4, #0
;__Lib_MathDouble.c, 886 :: 		
0x0542	0x2C01    CMP	R4, #1
;__Lib_MathDouble.c, 888 :: 		
0x0544	0xE004    B	__me_lab_end
;__Lib_MathDouble.c, 889 :: 		
__me_labop1_pos:
;__Lib_MathDouble.c, 890 :: 		
0x0546	0x4290    CMP	R0, R2
;__Lib_MathDouble.c, 892 :: 		
0x0548	0xE002    B	__me_lab_end
;__Lib_MathDouble.c, 893 :: 		
__me_op2_m:
0x054A	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 894 :: 		
0x054C	0xBF48    IT	MI
;__Lib_MathDouble.c, 895 :: 		
0x054E	0x4282    CMPMI	R2, R0
;__Lib_MathDouble.c, 896 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 897 :: 		
0x0550	0xE8BD4010  POP	(R4, R14)
;__Lib_MathDouble.c, 899 :: 		
L_end__Compare_FP:
0x0554	0xB001    ADD	SP, SP, #4
0x0556	0x4770    BX	LR
; end of __Compare_FP
__Lib_PrintOut_scale:
;__Lib_PrintOut.c, 143 :: 		
; scl start address is: 0 (R0)
0x025C	0xB081    SUB	SP, SP, #4
0x025E	0xF8CDE000  STR	LR, [SP, #0]
0x0262	0xFA4FF880  SXTB	R8, R0
; scl end address is: 0 (R0)
; scl start address is: 32 (R8)
;__Lib_PrintOut.c, 144 :: 		
0x0266	0xF1B80F00  CMP	R8, #0
0x026A	0xDA58    BGE	L___Lib_PrintOut_scale3
;__Lib_PrintOut.c, 145 :: 		
0x026C	0xF1C80100  RSB	R1, R8, #0
0x0270	0xFA4FF881  SXTB	R8, R1
;__Lib_PrintOut.c, 146 :: 		
0x0274	0xB249    SXTB	R1, R1
0x0276	0x296E    CMP	R1, #110
0x0278	0xDB2D    BLT	L___Lib_PrintOut_scale4
;__Lib_PrintOut.c, 147 :: 		
0x027A	0x2164    MOVS	R1, #100
0x027C	0xB249    SXTB	R1, R1
0x027E	0xFB98F1F1  SDIV	R1, R8, R1
0x0282	0xB249    SXTB	R1, R1
0x0284	0x3112    ADDS	R1, #18
0x0286	0xB209    SXTH	R1, R1
0x0288	0x008A    LSLS	R2, R1, #2
0x028A	0x4951    LDR	R1, [PC, #324]
0x028C	0x1889    ADDS	R1, R1, R2
0x028E	0x680B    LDR	R3, [R1, #0]
0x0290	0x2164    MOVS	R1, #100
0x0292	0xB249    SXTB	R1, R1
0x0294	0xFB98F2F1  SDIV	R2, R8, R1
0x0298	0xFB018212  MLS	R2, R1, R2, R8
0x029C	0xB252    SXTB	R2, R2
0x029E	0x210A    MOVS	R1, #10
0x02A0	0xB249    SXTB	R1, R1
0x02A2	0xFB92F1F1  SDIV	R1, R2, R1
0x02A6	0xB249    SXTB	R1, R1
0x02A8	0x3109    ADDS	R1, #9
0x02AA	0xB209    SXTH	R1, R1
0x02AC	0x008A    LSLS	R2, R1, #2
0x02AE	0x4948    LDR	R1, [PC, #288]
0x02B0	0x1889    ADDS	R1, R1, R2
0x02B2	0x6808    LDR	R0, [R1, #0]
0x02B4	0x461A    MOV	R2, R3
0x02B6	0xF7FFFF8B  BL	__Mul_FP+0
0x02BA	0x220A    MOVS	R2, #10
0x02BC	0xB252    SXTB	R2, R2
0x02BE	0xFB98F1F2  SDIV	R1, R8, R2
0x02C2	0xFB028111  MLS	R1, R2, R1, R8
0x02C6	0xB249    SXTB	R1, R1
; scl end address is: 32 (R8)
0x02C8	0x008A    LSLS	R2, R1, #2
0x02CA	0x4941    LDR	R1, [PC, #260]
0x02CC	0x1889    ADDS	R1, R1, R2
0x02CE	0x680A    LDR	R2, [R1, #0]
0x02D0	0xF7FFFF7E  BL	__Mul_FP+0
0x02D4	0xE077    B	L_end_scale
L___Lib_PrintOut_scale4:
;__Lib_PrintOut.c, 149 :: 		
; scl start address is: 32 (R8)
0x02D6	0xF1B80F0A  CMP	R8, #10
0x02DA	0xDD19    BLE	L___Lib_PrintOut_scale6
;__Lib_PrintOut.c, 150 :: 		
0x02DC	0x210A    MOVS	R1, #10
0x02DE	0xB249    SXTB	R1, R1
0x02E0	0xFB98F1F1  SDIV	R1, R8, R1
0x02E4	0xB249    SXTB	R1, R1
0x02E6	0x3109    ADDS	R1, #9
0x02E8	0xB209    SXTH	R1, R1
0x02EA	0x008A    LSLS	R2, R1, #2
0x02EC	0x4938    LDR	R1, [PC, #224]
0x02EE	0x1889    ADDS	R1, R1, R2
0x02F0	0x680B    LDR	R3, [R1, #0]
0x02F2	0x220A    MOVS	R2, #10
0x02F4	0xB252    SXTB	R2, R2
0x02F6	0xFB98F1F2  SDIV	R1, R8, R2
0x02FA	0xFB028111  MLS	R1, R2, R1, R8
0x02FE	0xB249    SXTB	R1, R1
; scl end address is: 32 (R8)
0x0300	0x008A    LSLS	R2, R1, #2
0x0302	0x4933    LDR	R1, [PC, #204]
0x0304	0x1889    ADDS	R1, R1, R2
0x0306	0x6808    LDR	R0, [R1, #0]
0x0308	0x461A    MOV	R2, R3
0x030A	0xF7FFFF61  BL	__Mul_FP+0
0x030E	0xE05A    B	L_end_scale
L___Lib_PrintOut_scale6:
;__Lib_PrintOut.c, 151 :: 		
; scl start address is: 32 (R8)
0x0310	0xEA4F0288  LSL	R2, R8, #2
; scl end address is: 32 (R8)
0x0314	0x492E    LDR	R1, [PC, #184]
0x0316	0x1889    ADDS	R1, R1, R2
0x0318	0x6809    LDR	R1, [R1, #0]
0x031A	0x4608    MOV	R0, R1
0x031C	0xE053    B	L_end_scale
;__Lib_PrintOut.c, 152 :: 		
L___Lib_PrintOut_scale3:
;__Lib_PrintOut.c, 153 :: 		
; scl start address is: 32 (R8)
0x031E	0xF1B80F6E  CMP	R8, #110
0x0322	0xDB2D    BLT	L___Lib_PrintOut_scale7
;__Lib_PrintOut.c, 154 :: 		
0x0324	0x2164    MOVS	R1, #100
0x0326	0xB249    SXTB	R1, R1
0x0328	0xFB98F1F1  SDIV	R1, R8, R1
0x032C	0xB249    SXTB	R1, R1
0x032E	0x3112    ADDS	R1, #18
0x0330	0xB209    SXTH	R1, R1
0x0332	0x008A    LSLS	R2, R1, #2
0x0334	0x4927    LDR	R1, [PC, #156]
0x0336	0x1889    ADDS	R1, R1, R2
0x0338	0x680B    LDR	R3, [R1, #0]
0x033A	0x2164    MOVS	R1, #100
0x033C	0xB249    SXTB	R1, R1
0x033E	0xFB98F2F1  SDIV	R2, R8, R1
0x0342	0xFB018212  MLS	R2, R1, R2, R8
0x0346	0xB252    SXTB	R2, R2
0x0348	0x210A    MOVS	R1, #10
0x034A	0xB249    SXTB	R1, R1
0x034C	0xFB92F1F1  SDIV	R1, R2, R1
0x0350	0xB249    SXTB	R1, R1
0x0352	0x3109    ADDS	R1, #9
0x0354	0xB209    SXTH	R1, R1
0x0356	0x008A    LSLS	R2, R1, #2
0x0358	0x491E    LDR	R1, [PC, #120]
0x035A	0x1889    ADDS	R1, R1, R2
0x035C	0x6808    LDR	R0, [R1, #0]
0x035E	0x461A    MOV	R2, R3
0x0360	0xF7FFFF36  BL	__Mul_FP+0
0x0364	0x220A    MOVS	R2, #10
0x0366	0xB252    SXTB	R2, R2
0x0368	0xFB98F1F2  SDIV	R1, R8, R2
0x036C	0xFB028111  MLS	R1, R2, R1, R8
0x0370	0xB249    SXTB	R1, R1
; scl end address is: 32 (R8)
0x0372	0x008A    LSLS	R2, R1, #2
0x0374	0x4917    LDR	R1, [PC, #92]
0x0376	0x1889    ADDS	R1, R1, R2
0x0378	0x680A    LDR	R2, [R1, #0]
0x037A	0xF7FFFF29  BL	__Mul_FP+0
0x037E	0xE022    B	L_end_scale
L___Lib_PrintOut_scale7:
;__Lib_PrintOut.c, 156 :: 		
; scl start address is: 32 (R8)
0x0380	0xF1B80F0A  CMP	R8, #10
0x0384	0xDD19    BLE	L___Lib_PrintOut_scale9
;__Lib_PrintOut.c, 157 :: 		
0x0386	0x210A    MOVS	R1, #10
0x0388	0xB249    SXTB	R1, R1
0x038A	0xFB98F1F1  SDIV	R1, R8, R1
0x038E	0xB249    SXTB	R1, R1
0x0390	0x3109    ADDS	R1, #9
0x0392	0xB209    SXTH	R1, R1
0x0394	0x008A    LSLS	R2, R1, #2
0x0396	0x490F    LDR	R1, [PC, #60]
0x0398	0x1889    ADDS	R1, R1, R2
0x039A	0x680B    LDR	R3, [R1, #0]
0x039C	0x220A    MOVS	R2, #10
0x039E	0xB252    SXTB	R2, R2
0x03A0	0xFB98F1F2  SDIV	R1, R8, R2
0x03A4	0xFB028111  MLS	R1, R2, R1, R8
0x03A8	0xB249    SXTB	R1, R1
; scl end address is: 32 (R8)
0x03AA	0x008A    LSLS	R2, R1, #2
0x03AC	0x4909    LDR	R1, [PC, #36]
0x03AE	0x1889    ADDS	R1, R1, R2
0x03B0	0x6808    LDR	R0, [R1, #0]
0x03B2	0x461A    MOV	R2, R3
0x03B4	0xF7FFFF0C  BL	__Mul_FP+0
0x03B8	0xE005    B	L_end_scale
L___Lib_PrintOut_scale9:
;__Lib_PrintOut.c, 158 :: 		
; scl start address is: 32 (R8)
0x03BA	0xEA4F0288  LSL	R2, R8, #2
; scl end address is: 32 (R8)
0x03BE	0x4905    LDR	R1, [PC, #20]
0x03C0	0x1889    ADDS	R1, R1, R2
0x03C2	0x6809    LDR	R1, [R1, #0]
0x03C4	0x4608    MOV	R0, R1
;__Lib_PrintOut.c, 159 :: 		
L_end_scale:
0x03C6	0xF8DDE000  LDR	LR, [SP, #0]
0x03CA	0xB001    ADD	SP, SP, #4
0x03CC	0x4770    BX	LR
0x03CE	0xBF00    NOP
0x03D0	0x4B180000  	__Lib_PrintOut__npowers_+0
0x03D4	0x4B4C0000  	__Lib_PrintOut__powers_+0
; end of __Lib_PrintOut_scale
__Mul_FP:
;__Lib_MathDouble.c, 666 :: 		
0x01D0	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 668 :: 		
0x01D2	0xB5FA    PUSH	(R1, R3, R4, R5, R6, R7, R14)
;__Lib_MathDouble.c, 670 :: 		
0x01D4	0xEA900602  EORS	R6, R0, R2, LSL #0
;__Lib_MathDouble.c, 671 :: 		
0x01D8	0xBF4C    ITE	MI
;__Lib_MathDouble.c, 672 :: 		
0x01DA	0xF04F4600  MOVMI	R6, #-2147483648
;__Lib_MathDouble.c, 673 :: 		
0x01DE	0xF04F0600  MOVPL	R6, #0
;__Lib_MathDouble.c, 675 :: 		
0x01E2	0xEA4F2100  LSL	R1, R0, #8
;__Lib_MathDouble.c, 676 :: 		
0x01E6	0xEA4F0340  LSL	R3, R0, #1
;__Lib_MathDouble.c, 677 :: 		
0x01EA	0x0E1B    LSRS	R3, R3, #24
;__Lib_MathDouble.c, 678 :: 		
0x01EC	0xBF12    ITEE	NE
;__Lib_MathDouble.c, 679 :: 		
0x01EE	0xF0414100  ORRNE	R1, R1, #-2147483648
;__Lib_MathDouble.c, 681 :: 		
0x01F2	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 683 :: 		
0x01F6	0xE02C    BEQ	__me_lab_end
;__Lib_MathDouble.c, 685 :: 		
0x01F8	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 686 :: 		
0x01FA	0xD026    BEQ	__me_ovfl
;__Lib_MathDouble.c, 688 :: 		
0x01FC	0xEA4F2402  LSL	R4, R2, #8
;__Lib_MathDouble.c, 689 :: 		
0x0200	0xEA4F0542  LSL	R5, R2, #1
;__Lib_MathDouble.c, 690 :: 		
0x0204	0x0E2D    LSRS	R5, R5, #24
;__Lib_MathDouble.c, 691 :: 		
0x0206	0xBF12    ITEE	NE
;__Lib_MathDouble.c, 692 :: 		
0x0208	0xF0444400  ORRNE	R4, R4, #-2147483648
;__Lib_MathDouble.c, 694 :: 		
0x020C	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 696 :: 		
0x0210	0xE01F    BEQ	__me_lab_end
;__Lib_MathDouble.c, 698 :: 		
0x0212	0x2DFF    CMP	R5, #255
;__Lib_MathDouble.c, 699 :: 		
0x0214	0xD019    BEQ	__me_ovfl
;__Lib_MathDouble.c, 701 :: 		
0x0216	0x195B    ADDS	R3, R3, R5
;__Lib_MathDouble.c, 703 :: 		
0x0218	0xFBA15404  UMULL	R5, R4, R1, R4
;__Lib_MathDouble.c, 705 :: 		
0x021C	0x2C00    CMP	R4, #0
;__Lib_MathDouble.c, 706 :: 		
0x021E	0xBF5C    ITT	PL
;__Lib_MathDouble.c, 707 :: 		
0x0220	0x0064    LSLPL	R4, R4, #1
;__Lib_MathDouble.c, 708 :: 		
0x0222	0x1E5B    SUBPL	R3, R3, #1
;__Lib_MathDouble.c, 710 :: 		
0x0224	0x3480    ADDS	R4, #128
;__Lib_MathDouble.c, 711 :: 		
0x0226	0xBF24    ITT	CS
;__Lib_MathDouble.c, 712 :: 		
0x0228	0x1C5B    ADDCS	R3, R3, #1
;__Lib_MathDouble.c, 713 :: 		
0x022A	0x0864    LSRCS	R4, R4, #1
;__Lib_MathDouble.c, 715 :: 		
0x022C	0x3B7E    SUBS	R3, #126
;__Lib_MathDouble.c, 716 :: 		
0x022E	0xBFDC    ITT	LE
;__Lib_MathDouble.c, 717 :: 		
0x0230	0xF04F0000  MOVLE	R0, #0
;__Lib_MathDouble.c, 719 :: 		
0x0234	0xE00D    BLE	__me_lab_end
;__Lib_MathDouble.c, 721 :: 		
0x0236	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 722 :: 		
0x0238	0xD207    BCS	__me_ovfl
;__Lib_MathDouble.c, 724 :: 		
0x023A	0xEA4F2014  LSR	R0, R4, #8
;__Lib_MathDouble.c, 725 :: 		
0x023E	0xF4300000  BICS	R0, R0, #8388608
;__Lib_MathDouble.c, 726 :: 		
0x0242	0xEA4050C3  ORR	R0, R0, R3, LSL #23
;__Lib_MathDouble.c, 727 :: 		
0x0246	0x4330    ORRS	R0, R6
;__Lib_MathDouble.c, 730 :: 		
0x0248	0xE003    B	__me_lab_end
;__Lib_MathDouble.c, 732 :: 		
__me_ovfl:
0x024A	0x27FF    MOVS	R7, #255
;__Lib_MathDouble.c, 733 :: 		
0x024C	0x05FF    LSLS	R7, R7, #23
;__Lib_MathDouble.c, 734 :: 		
0x024E	0xEA460007  ORR	R0, R6, R7, LSL #0
;__Lib_MathDouble.c, 735 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 736 :: 		
0x0252	0xE8BD40FA  POP	(R1, R3, R4, R5, R6, R7, R14)
;__Lib_MathDouble.c, 738 :: 		
L_end__Mul_FP:
0x0256	0xB001    ADD	SP, SP, #4
0x0258	0x4770    BX	LR
; end of __Mul_FP
__Div_FP:
;__Lib_MathDouble.c, 743 :: 		
0x03D8	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 745 :: 		
0x03DA	0xB5FA    PUSH	(R1, R3, R4, R5, R6, R7, R14)
;__Lib_MathDouble.c, 746 :: 		
0x03DC	0xEA900602  EORS	R6, R0, R2, LSL #0
;__Lib_MathDouble.c, 747 :: 		
0x03E0	0xBF4C    ITE	MI
;__Lib_MathDouble.c, 748 :: 		
0x03E2	0xF04F4600  MOVMI	R6, #-2147483648
;__Lib_MathDouble.c, 749 :: 		
0x03E6	0xF04F0600  MOVPL	R6, #0
;__Lib_MathDouble.c, 751 :: 		
0x03EA	0x0201    LSLS	R1, R0, #8
;__Lib_MathDouble.c, 752 :: 		
0x03EC	0x0043    LSLS	R3, R0, #1
;__Lib_MathDouble.c, 753 :: 		
0x03EE	0x0E1B    LSRS	R3, R3, #24
;__Lib_MathDouble.c, 754 :: 		
0x03F0	0xBF12    ITEE	NE
;__Lib_MathDouble.c, 755 :: 		
0x03F2	0xF0414100  ORRNE	R1, R1, #-2147483648
;__Lib_MathDouble.c, 757 :: 		
0x03F6	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 759 :: 		
0x03FA	0xE03B    BEQ	__me_lab_end
;__Lib_MathDouble.c, 761 :: 		
0x03FC	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 762 :: 		
0x03FE	0xD035    BEQ	__me_ovfl
;__Lib_MathDouble.c, 764 :: 		
0x0400	0xEA5F2402  LSLS	R4, R2, #8
;__Lib_MathDouble.c, 765 :: 		
0x0404	0xEA5F0542  LSLS	R5, R2, #1
;__Lib_MathDouble.c, 766 :: 		
0x0408	0xEA5F6515  LSRS	R5, R5, #24
;__Lib_MathDouble.c, 767 :: 		
0x040C	0xBF11    ITEEE	NE
;__Lib_MathDouble.c, 769 :: 		
0x040E	0xF0444400  ORRNE	R4, R4, #-2147483648
;__Lib_MathDouble.c, 770 :: 		
0x0412	0xF04F40FF  MOVEQ	R0, #2139095040
;__Lib_MathDouble.c, 771 :: 		
0x0416	0x4330    ORREQ	R0, R6
;__Lib_MathDouble.c, 773 :: 		
0x0418	0xE02C    BEQ	__me_lab_end
;__Lib_MathDouble.c, 775 :: 		
0x041A	0x2DFF    CMP	R5, #255
;__Lib_MathDouble.c, 776 :: 		
0x041C	0xD026    BEQ	__me_ovfl
;__Lib_MathDouble.c, 778 :: 		
0x041E	0x1B5B    SUBS	R3, R3, R5
;__Lib_MathDouble.c, 781 :: 		
0x0420	0x2000    MOVS	R0, #0
;__Lib_MathDouble.c, 782 :: 		
0x0422	0x2720    MOVS	R7, #32
;__Lib_MathDouble.c, 783 :: 		
0x0424	0x0864    LSRS	R4, R4, #1
;__Lib_MathDouble.c, 784 :: 		
0x0426	0x0849    LSRS	R1, R1, #1
;__Lib_MathDouble.c, 786 :: 		
__me_fdiv_:
;__Lib_MathDouble.c, 788 :: 		
0x0428	0x42A1    CMP	R1, R4
;__Lib_MathDouble.c, 790 :: 		
0x042A	0xEB400000  ADC	R0, R0, R0, LSL #0
;__Lib_MathDouble.c, 791 :: 		
0x042E	0xBF28    IT	CS
;__Lib_MathDouble.c, 792 :: 		
0x0430	0x1B09    SUBCS	R1, R1, R4
;__Lib_MathDouble.c, 793 :: 		
0x0432	0x1E7F    SUBS	R7, R7, #1
;__Lib_MathDouble.c, 794 :: 		
0x0434	0xD004    BEQ	__me_flb1_
;__Lib_MathDouble.c, 795 :: 		
0x0436	0x2900    CMP	R1, #0
;__Lib_MathDouble.c, 796 :: 		
0x0438	0xBF18    IT	NE
;__Lib_MathDouble.c, 797 :: 		
0x043A	0x0049    LSLNE	R1, R1, #1
;__Lib_MathDouble.c, 798 :: 		
0x043C	0xD1F4    BNE	__me_fdiv_
;__Lib_MathDouble.c, 800 :: 		
0x043E	0x40B8    LSLS	R0, R7
;__Lib_MathDouble.c, 802 :: 		
__me_flb1_:
0x0440	0xF0104F00  TST	R0, #-2147483648
;__Lib_MathDouble.c, 803 :: 		
0x0444	0xBF04    ITT	EQ
;__Lib_MathDouble.c, 804 :: 		
0x0446	0x0040    LSLEQ	R0, R0, #1
;__Lib_MathDouble.c, 805 :: 		
0x0448	0xF1B30301  SUBSEQ	R3, R3, #1
;__Lib_MathDouble.c, 807 :: 		
0x044C	0x3080    ADDS	R0, #128
;__Lib_MathDouble.c, 808 :: 		
0x044E	0xBF2C    ITE	CS
;__Lib_MathDouble.c, 809 :: 		
0x0450	0x1C5B    ADDCS	R3, R3, #1
;__Lib_MathDouble.c, 810 :: 		
0x0452	0x0040    LSLCC	R0, R0, #1
;__Lib_MathDouble.c, 812 :: 		
__me_flb2_:
0x0454	0x337F    ADDS	R3, #127
;__Lib_MathDouble.c, 813 :: 		
0x0456	0xBFDC    ITT	LE
;__Lib_MathDouble.c, 814 :: 		
0x0458	0xF04F0000  MOVLE	R0, #0
;__Lib_MathDouble.c, 816 :: 		
0x045C	0xE00A    BLE	__me_lab_end
;__Lib_MathDouble.c, 818 :: 		
0x045E	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 819 :: 		
0x0460	0xD204    BCS	__me_ovfl
;__Lib_MathDouble.c, 821 :: 		
0x0462	0x0A40    LSRS	R0, R0, #9
;__Lib_MathDouble.c, 822 :: 		
0x0464	0xEA4050C3  ORR	R0, R0, R3, LSL #23
;__Lib_MathDouble.c, 823 :: 		
0x0468	0x4330    ORRS	R0, R6
;__Lib_MathDouble.c, 826 :: 		
0x046A	0xE003    B	__me_lab_end
;__Lib_MathDouble.c, 828 :: 		
__me_ovfl:
0x046C	0x27FF    MOVS	R7, #255
;__Lib_MathDouble.c, 829 :: 		
0x046E	0x05FF    LSLS	R7, R7, #23
;__Lib_MathDouble.c, 830 :: 		
0x0470	0xEA560007  ORRS	R0, R6, R7, LSL #0
;__Lib_MathDouble.c, 831 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 832 :: 		
0x0474	0xE8BD40FA  POP	(R1, R3, R4, R5, R6, R7, R14)
;__Lib_MathDouble.c, 834 :: 		
L_end__Div_FP:
0x0478	0xB001    ADD	SP, SP, #4
0x047A	0x4770    BX	LR
; end of __Div_FP
__FloatToUnsignedIntegral:
;__Lib_MathDouble.c, 45 :: 		
0x047C	0xB081    SUB	SP, SP, #4
0x047E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_MathDouble.c, 47 :: 		
0x0482	0xB502    PUSH	(R1, R14)
;__Lib_MathDouble.c, 49 :: 		
0x0484	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 50 :: 		
0x0486	0xD502    BPL	__me_label_pos
;__Lib_MathDouble.c, 51 :: 		
0x0488	0xF7FFFE80  BL	__FloatToSignedIntegral+0
;__Lib_MathDouble.c, 52 :: 		
0x048C	0xE013    B	__me_endLab
;__Lib_MathDouble.c, 55 :: 		
__me_label_pos:
0x048E	0xEA4F0140  LSL	R1, R0, #1
;__Lib_MathDouble.c, 56 :: 		
0x0492	0xEA4F6111  LSR	R1, R1, #24
;__Lib_MathDouble.c, 58 :: 		
0x0496	0x397F    SUBS	R1, #127
;__Lib_MathDouble.c, 59 :: 		
0x0498	0xBF3C    ITT	CC
;__Lib_MathDouble.c, 60 :: 		
0x049A	0xF04F0000  MOVCC	R0, #0
;__Lib_MathDouble.c, 62 :: 		
0x049E	0xE00A    BCC	__me_endLab
;__Lib_MathDouble.c, 64 :: 		
0x04A0	0xF1D1011F  RSBS	R1, R1, #31
;__Lib_MathDouble.c, 65 :: 		
0x04A4	0xD305    BCC	__me_ovfl
;__Lib_MathDouble.c, 67 :: 		
0x04A6	0xEA4F2000  LSL	R0, R0, #8
;__Lib_MathDouble.c, 68 :: 		
0x04AA	0xF0404000  ORR	R0, R0, #-2147483648
;__Lib_MathDouble.c, 70 :: 		
0x04AE	0x40C8    LSRS	R0, R1
;__Lib_MathDouble.c, 73 :: 		
0x04B0	0xE001    B	__me_endLab
;__Lib_MathDouble.c, 75 :: 		
__me_ovfl:
0x04B2	0x2000    MOVS	R0, #0
;__Lib_MathDouble.c, 76 :: 		
0x04B4	0x1E40    SUBS	R0, R0, #1
;__Lib_MathDouble.c, 78 :: 		
__me_endLab:
;__Lib_MathDouble.c, 79 :: 		
0x04B6	0xE8BD4002  POP	(R1, R14)
;__Lib_MathDouble.c, 82 :: 		
L_end__FloatToUnsignedIntegral:
0x04BA	0xF8DDE000  LDR	LR, [SP, #0]
0x04BE	0xB001    ADD	SP, SP, #4
0x04C0	0x4770    BX	LR
; end of __FloatToUnsignedIntegral
__FloatToSignedIntegral:
;__Lib_MathDouble.c, 4 :: 		
0x018C	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 6 :: 		
0x018E	0xB506    PUSH	(R1, R2, R14)
;__Lib_MathDouble.c, 8 :: 		
0x0190	0xEA4F0240  LSL	R2, R0, #1
;__Lib_MathDouble.c, 9 :: 		
0x0194	0xEA4F6212  LSR	R2, R2, #24
;__Lib_MathDouble.c, 11 :: 		
0x0198	0x3A7F    SUBS	R2, #127
;__Lib_MathDouble.c, 12 :: 		
0x019A	0xBF44    ITT	MI
;__Lib_MathDouble.c, 13 :: 		
0x019C	0xF04F0000  MOVMI	R0, #0
;__Lib_MathDouble.c, 15 :: 		
0x01A0	0xE011    BMI	__me_lab_end
;__Lib_MathDouble.c, 17 :: 		
0x01A2	0xF1D2021F  RSBS	R2, R2, #31
;__Lib_MathDouble.c, 18 :: 		
0x01A6	0xD909    BLS	__me_ovfl
;__Lib_MathDouble.c, 20 :: 		
0x01A8	0xEA4F2100  LSL	R1, R0, #8
;__Lib_MathDouble.c, 21 :: 		
0x01AC	0xF0414100  ORR	R1, R1, #-2147483648
;__Lib_MathDouble.c, 23 :: 		
0x01B0	0x40D1    LSRS	R1, R2
;__Lib_MathDouble.c, 25 :: 		
0x01B2	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 26 :: 		
0x01B4	0xBF4C    ITE	MI
;__Lib_MathDouble.c, 27 :: 		
0x01B6	0x4248    RSBMI	R0, R1, #0
;__Lib_MathDouble.c, 28 :: 		
0x01B8	0x4608    MOVPL	R0, R1
;__Lib_MathDouble.c, 31 :: 		
0x01BA	0xE004    B	__me_lab_end
;__Lib_MathDouble.c, 33 :: 		
__me_ovfl:
0x01BC	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 34 :: 		
0x01BE	0xF04F4000  MOV	R0, #-2147483648
;__Lib_MathDouble.c, 35 :: 		
0x01C2	0xBF58    IT	PL
;__Lib_MathDouble.c, 36 :: 		
0x01C4	0x1E40    SUBPL	R0, R0, #1
;__Lib_MathDouble.c, 37 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 38 :: 		
0x01C6	0xE8BD4006  POP	(R1, R2, R14)
;__Lib_MathDouble.c, 40 :: 		
L_end__FloatToSignedIntegral:
0x01CA	0xB001    ADD	SP, SP, #4
0x01CC	0x4770    BX	LR
; end of __FloatToSignedIntegral
__UnsignedIntegralToFloat:
;__Lib_MathDouble.c, 262 :: 		
0x068C	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 264 :: 		
0x068E	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 265 :: 		
0x0690	0xBF08    IT	EQ
;__Lib_MathDouble.c, 267 :: 		
0x0692	0xE00F    BEQ	__me_lab_end
;__Lib_MathDouble.c, 269 :: 		
0x0694	0xB502    PUSH	(R1, R14)
;__Lib_MathDouble.c, 271 :: 		
0x0696	0xF04F029E  MOV	R2, #158
;__Lib_MathDouble.c, 272 :: 		
0x069A	0xD402    BMI	__me_label_cont
;__Lib_MathDouble.c, 274 :: 		
__me_loop:
0x069C	0x1E52    SUBS	R2, R2, #1
;__Lib_MathDouble.c, 275 :: 		
0x069E	0x0040    LSLS	R0, R0, #1
;__Lib_MathDouble.c, 277 :: 		
0x06A0	0xD5FC    BPL	__me_loop
;__Lib_MathDouble.c, 279 :: 		
__me_label_cont:
0x06A2	0x3080    ADDS	R0, #128
;__Lib_MathDouble.c, 280 :: 		
0x06A4	0xBF2C    ITE	CS
;__Lib_MathDouble.c, 281 :: 		
0x06A6	0x1C52    ADDCS	R2, R2, #1
;__Lib_MathDouble.c, 282 :: 		
0x06A8	0x0040    LSLCC	R0, R0, #1
;__Lib_MathDouble.c, 284 :: 		
0x06AA	0x0A40    LSRS	R0, R0, #9
;__Lib_MathDouble.c, 285 :: 		
0x06AC	0xEA4050C2  ORR	R0, R0, R2, LSL #23
;__Lib_MathDouble.c, 287 :: 		
0x06B0	0xE8BD4002  POP	(R1, R14)
;__Lib_MathDouble.c, 288 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 290 :: 		
L_end__UnsignedIntegralToFloat:
0x06B4	0xB001    ADD	SP, SP, #4
0x06B6	0x4770    BX	LR
; end of __UnsignedIntegralToFloat
__Sub_FP:
;__Lib_MathDouble.c, 539 :: 		
0x06B8	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 541 :: 		
0x06BA	0xF0824200  EOR	R2, R2, #-2147483648
;__Lib_MathDouble.c, 542 :: 		
0x06BE	0xE92D41FA  PUSH	(R1, R3, R4, R5, R6, R7, R8, R14)
;__Lib_MathDouble.c, 544 :: 		
0x06C2	0xEA4F2402  LSL	R4, R2, #8
;__Lib_MathDouble.c, 545 :: 		
0x06C6	0xEA4F0542  LSL	R5, R2, #1
;__Lib_MathDouble.c, 546 :: 		
0x06CA	0x0E2D    LSRS	R5, R5, #24
;__Lib_MathDouble.c, 547 :: 		
0x06CC	0xD104    BNE	__me_lab1
;__Lib_MathDouble.c, 549 :: 		
0x06CE	0x2C00    CMP	R4, #0
;__Lib_MathDouble.c, 550 :: 		
0x06D0	0xBF18    IT	NE
;__Lib_MathDouble.c, 551 :: 		
0x06D2	0xF04F0000  MOVNE	R0, #0
;__Lib_MathDouble.c, 553 :: 		
0x06D6	0xE06C    B	__me_lab_end
;__Lib_MathDouble.c, 555 :: 		
__me_lab1:
0x06D8	0xF0444400  ORR	R4, R4, #-2147483648
;__Lib_MathDouble.c, 557 :: 		
0x06DC	0x2DFF    CMP	R5, #255
;__Lib_MathDouble.c, 559 :: 		
0x06DE	0xD05F    BEQ	__me_ovfl1
;__Lib_MathDouble.c, 561 :: 		
0x06E0	0xEA4F0494  LSR	R4, R4, #2
;__Lib_MathDouble.c, 562 :: 		
0x06E4	0x2A00    CMP	R2, #0
;__Lib_MathDouble.c, 563 :: 		
0x06E6	0xBF48    IT	MI
;__Lib_MathDouble.c, 564 :: 		
0x06E8	0x4264    RSBMI	R4, R4, #0
;__Lib_MathDouble.c, 566 :: 		
0x06EA	0xEA4F2100  LSL	R1, R0, #8
;__Lib_MathDouble.c, 567 :: 		
0x06EE	0xEA4F0340  LSL	R3, R0, #1
;__Lib_MathDouble.c, 568 :: 		
0x06F2	0x0E1B    LSRS	R3, R3, #24
;__Lib_MathDouble.c, 569 :: 		
0x06F4	0xD105    BNE	__me_lab2
;__Lib_MathDouble.c, 571 :: 		
0x06F6	0x2900    CMP	R1, #0
;__Lib_MathDouble.c, 572 :: 		
0x06F8	0xBF14    ITE	NE
;__Lib_MathDouble.c, 573 :: 		
0x06FA	0xF04F0000  MOVNE	R0, #0
;__Lib_MathDouble.c, 574 :: 		
0x06FE	0x4610    MOVEQ	R0, R2
;__Lib_MathDouble.c, 576 :: 		
0x0700	0xE057    B	__me_lab_end
;__Lib_MathDouble.c, 578 :: 		
__me_lab2:
0x0702	0xF0414100  ORR	R1, R1, #-2147483648
;__Lib_MathDouble.c, 580 :: 		
0x0706	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 581 :: 		
0x0708	0xD04B    BEQ	__me_ovfl0
;__Lib_MathDouble.c, 583 :: 		
0x070A	0xEA4F0191  LSR	R1, R1, #2
;__Lib_MathDouble.c, 584 :: 		
0x070E	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 585 :: 		
0x0710	0xBF48    IT	MI
;__Lib_MathDouble.c, 586 :: 		
0x0712	0x4249    RSBMI	R1, R1, #0
;__Lib_MathDouble.c, 588 :: 		
0x0714	0x1B5E    SUBS	R6, R3, R5
;__Lib_MathDouble.c, 589 :: 		
0x0716	0xBF41    ITTTT	MI
;__Lib_MathDouble.c, 590 :: 		
0x0718	0x460F    MOVMI	R7, R1
;__Lib_MathDouble.c, 591 :: 		
0x071A	0x4621    MOVMI	R1, R4
;__Lib_MathDouble.c, 592 :: 		
0x071C	0x463C    MOVMI	R4, R7
;__Lib_MathDouble.c, 593 :: 		
0x071E	0x4276    RSBMI	R6, R6, #0
;__Lib_MathDouble.c, 594 :: 		
0x0720	0xBF48    IT	MI
;__Lib_MathDouble.c, 595 :: 		
0x0722	0x462B    MOVMI	R3, R5
;__Lib_MathDouble.c, 597 :: 		
0x0724	0x2E19    CMP	R6, #25
;__Lib_MathDouble.c, 598 :: 		
0x0726	0xBF47    ITTEE	MI
;__Lib_MathDouble.c, 599 :: 		
0x0728	0xFA44F706  ASRMI	R7, R4, R6
;__Lib_MathDouble.c, 600 :: 		
0x072C	0x19C9    ADDMI	R1, R1, R7
;__Lib_MathDouble.c, 601 :: 		
0x072E	0xF04F0800  MOVPL	R8, #0
;__Lib_MathDouble.c, 602 :: 		
0x0732	0xE003    BPL	__me_skip_sticky
;__Lib_MathDouble.c, 603 :: 		
0x0734	0xF1C6071C  RSB	R7, R6, #28
;__Lib_MathDouble.c, 604 :: 		
0x0738	0xFA04F807  LSL	R8, R4, R7
;__Lib_MathDouble.c, 606 :: 		
__me_skip_sticky:
;__Lib_MathDouble.c, 607 :: 		
0x073C	0x2900    CMP	R1, #0
;__Lib_MathDouble.c, 608 :: 		
0x073E	0xBF04    ITT	EQ
;__Lib_MathDouble.c, 609 :: 		
0x0740	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 611 :: 		
0x0744	0xE035    BEQ	__me_lab_end
;__Lib_MathDouble.c, 612 :: 		
0x0746	0xBF46    ITTE	MI
;__Lib_MathDouble.c, 613 :: 		
0x0748	0x4249    RSBMI	R1, R1, #0
;__Lib_MathDouble.c, 614 :: 		
0x074A	0xF04F0701  MOVMI	R7, #1
;__Lib_MathDouble.c, 615 :: 		
0x074E	0xF04F0700  MOVPL	R7, #0
;__Lib_MathDouble.c, 617 :: 		
__me_loop:
0x0752	0xF1A30301  SUB	R3, R3, #1
;__Lib_MathDouble.c, 618 :: 		
0x0756	0x0049    LSLS	R1, R1, #1
;__Lib_MathDouble.c, 619 :: 		
0x0758	0xD5FB    BPL	__me_loop
;__Lib_MathDouble.c, 621 :: 		
0x075A	0xF0110480  ANDS	R4, R1, #128
;__Lib_MathDouble.c, 622 :: 		
0x075E	0xD00D    BEQ	__me_no_round
;__Lib_MathDouble.c, 623 :: 		
0x0760	0xF0010520  AND	R5, R1, #32
;__Lib_MathDouble.c, 624 :: 		
0x0764	0xEA480805  ORR	R8, R8, R5, LSL #0
;__Lib_MathDouble.c, 625 :: 		
0x0768	0x3180    ADDS	R1, #128
;__Lib_MathDouble.c, 626 :: 		
0x076A	0xBF28    IT	CS
;__Lib_MathDouble.c, 627 :: 		
0x076C	0x1C5B    ADDCS	R3, R3, #1
;__Lib_MathDouble.c, 628 :: 		
0x076E	0xF0010440  AND	R4, R1, #64
;__Lib_MathDouble.c, 629 :: 		
0x0772	0xEA580804  ORRS	R8, R8, R4, LSL #0
;__Lib_MathDouble.c, 630 :: 		
0x0776	0xBF08    IT	EQ
;__Lib_MathDouble.c, 631 :: 		
0x0778	0xF4217180  BICEQ	R1, R1, #256
;__Lib_MathDouble.c, 633 :: 		
__me_no_round:
;__Lib_MathDouble.c, 634 :: 		
0x077C	0x1C9B    ADDS	R3, R3, #2
;__Lib_MathDouble.c, 635 :: 		
0x077E	0xBFDC    ITT	LE
;__Lib_MathDouble.c, 636 :: 		
0x0780	0xF04F0000  MOVLE	R0, #0
;__Lib_MathDouble.c, 638 :: 		
0x0784	0xE015    BLE	__me_lab_end
;__Lib_MathDouble.c, 639 :: 		
0x0786	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 640 :: 		
0x0788	0xD20D    BCS	__me_ovfl
;__Lib_MathDouble.c, 642 :: 		
0x078A	0xF02101FF  BIC	R1, R1, #255
;__Lib_MathDouble.c, 643 :: 		
0x078E	0xEA4F0141  LSL	R1, R1, #1
;__Lib_MathDouble.c, 645 :: 		
0x0792	0xEA4F2051  LSR	R0, R1, #9
;__Lib_MathDouble.c, 646 :: 		
0x0796	0xEA4050C3  ORR	R0, R0, R3, LSL #23
;__Lib_MathDouble.c, 647 :: 		
0x079A	0xEA4070C7  ORR	R0, R0, R7, LSL #31
;__Lib_MathDouble.c, 650 :: 		
0x079E	0xE008    B	__me_lab_end
;__Lib_MathDouble.c, 652 :: 		
__me_ovfl1:
0x07A0	0x4610    MOV	R0, R2
;__Lib_MathDouble.c, 653 :: 		
__me_ovfl0:
0x07A2	0xEA4F77D0  LSR	R7, R0, #31
;__Lib_MathDouble.c, 654 :: 		
__me_ovfl:
0x07A6	0xEA4F77C7  LSL	R7, R7, #31
;__Lib_MathDouble.c, 655 :: 		
0x07AA	0x20FF    MOVS	R0, #255
;__Lib_MathDouble.c, 656 :: 		
0x07AC	0xEA4F50C0  LSL	R0, R0, #23
;__Lib_MathDouble.c, 657 :: 		
0x07B0	0x4338    ORRS	R0, R7
;__Lib_MathDouble.c, 658 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 659 :: 		
0x07B2	0xE8BD41FA  POP	(R1, R3, R4, R5, R6, R7, R8, R14)
;__Lib_MathDouble.c, 661 :: 		
L_end__Sub_FP:
0x07B6	0xB001    ADD	SP, SP, #4
0x07B8	0x4770    BX	LR
; end of __Sub_FP
__Add_FP:
;__Lib_MathDouble.c, 413 :: 		
0x07BC	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 415 :: 		
0x07BE	0xE92D41FA  PUSH	(R1, R3, R4, R5, R6, R7, R8, R14)
;__Lib_MathDouble.c, 417 :: 		
0x07C2	0xEA4F2402  LSL	R4, R2, #8
;__Lib_MathDouble.c, 418 :: 		
0x07C6	0xEA4F0542  LSL	R5, R2, #1
;__Lib_MathDouble.c, 419 :: 		
0x07CA	0x0E2D    LSRS	R5, R5, #24
;__Lib_MathDouble.c, 420 :: 		
0x07CC	0xD104    BNE	__me_lab1
;__Lib_MathDouble.c, 422 :: 		
0x07CE	0x2C00    CMP	R4, #0
;__Lib_MathDouble.c, 423 :: 		
0x07D0	0xBF18    IT	NE
;__Lib_MathDouble.c, 424 :: 		
0x07D2	0xF04F0000  MOVNE	R0, #0
;__Lib_MathDouble.c, 426 :: 		
0x07D6	0xE06C    B	__me_lab_end
;__Lib_MathDouble.c, 428 :: 		
__me_lab1:
0x07D8	0xF0444400  ORR	R4, R4, #-2147483648
;__Lib_MathDouble.c, 430 :: 		
0x07DC	0x2DFF    CMP	R5, #255
;__Lib_MathDouble.c, 432 :: 		
0x07DE	0xD05F    BEQ	__me_ovfl1
;__Lib_MathDouble.c, 434 :: 		
0x07E0	0xEA4F0494  LSR	R4, R4, #2
;__Lib_MathDouble.c, 435 :: 		
0x07E4	0x2A00    CMP	R2, #0
;__Lib_MathDouble.c, 436 :: 		
0x07E6	0xBF48    IT	MI
;__Lib_MathDouble.c, 437 :: 		
0x07E8	0x4264    RSBMI	R4, R4, #0
;__Lib_MathDouble.c, 439 :: 		
0x07EA	0xEA4F2100  LSL	R1, R0, #8
;__Lib_MathDouble.c, 440 :: 		
0x07EE	0xEA4F0340  LSL	R3, R0, #1
;__Lib_MathDouble.c, 441 :: 		
0x07F2	0x0E1B    LSRS	R3, R3, #24
;__Lib_MathDouble.c, 442 :: 		
0x07F4	0xD105    BNE	__me_lab2
;__Lib_MathDouble.c, 444 :: 		
0x07F6	0x2900    CMP	R1, #0
;__Lib_MathDouble.c, 445 :: 		
0x07F8	0xBF14    ITE	NE
;__Lib_MathDouble.c, 446 :: 		
0x07FA	0xF04F0000  MOVNE	R0, #0
;__Lib_MathDouble.c, 447 :: 		
0x07FE	0x4610    MOVEQ	R0, R2
;__Lib_MathDouble.c, 449 :: 		
0x0800	0xE057    B	__me_lab_end
;__Lib_MathDouble.c, 451 :: 		
__me_lab2:
0x0802	0xF0414100  ORR	R1, R1, #-2147483648
;__Lib_MathDouble.c, 453 :: 		
0x0806	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 454 :: 		
0x0808	0xD04B    BEQ	__me_ovfl0
;__Lib_MathDouble.c, 456 :: 		
0x080A	0xEA4F0191  LSR	R1, R1, #2
;__Lib_MathDouble.c, 457 :: 		
0x080E	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 458 :: 		
0x0810	0xBF48    IT	MI
;__Lib_MathDouble.c, 459 :: 		
0x0812	0x4249    RSBMI	R1, R1, #0
;__Lib_MathDouble.c, 461 :: 		
0x0814	0x1B5E    SUBS	R6, R3, R5
;__Lib_MathDouble.c, 462 :: 		
0x0816	0xBF41    ITTTT	MI
;__Lib_MathDouble.c, 463 :: 		
0x0818	0x460F    MOVMI	R7, R1
;__Lib_MathDouble.c, 464 :: 		
0x081A	0x4621    MOVMI	R1, R4
;__Lib_MathDouble.c, 465 :: 		
0x081C	0x463C    MOVMI	R4, R7
;__Lib_MathDouble.c, 466 :: 		
0x081E	0x4276    RSBMI	R6, R6, #0
;__Lib_MathDouble.c, 467 :: 		
0x0820	0xBF48    IT	MI
;__Lib_MathDouble.c, 468 :: 		
0x0822	0x462B    MOVMI	R3, R5
;__Lib_MathDouble.c, 470 :: 		
0x0824	0x2E19    CMP	R6, #25
;__Lib_MathDouble.c, 471 :: 		
0x0826	0xBF47    ITTEE	MI
;__Lib_MathDouble.c, 472 :: 		
0x0828	0xFA44F706  ASRMI	R7, R4, R6
;__Lib_MathDouble.c, 473 :: 		
0x082C	0x19C9    ADDMI	R1, R1, R7
;__Lib_MathDouble.c, 474 :: 		
0x082E	0xF04F0800  MOVPL	R8, #0
;__Lib_MathDouble.c, 475 :: 		
0x0832	0xE003    BPL	__me_skip_sticky
;__Lib_MathDouble.c, 476 :: 		
0x0834	0xF1C6071C  RSB	R7, R6, #28
;__Lib_MathDouble.c, 477 :: 		
0x0838	0xFA04F807  LSL	R8, R4, R7
;__Lib_MathDouble.c, 479 :: 		
__me_skip_sticky:
;__Lib_MathDouble.c, 480 :: 		
0x083C	0x2900    CMP	R1, #0
;__Lib_MathDouble.c, 481 :: 		
0x083E	0xBF04    ITT	EQ
;__Lib_MathDouble.c, 482 :: 		
0x0840	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 484 :: 		
0x0844	0xE035    BEQ	__me_lab_end
;__Lib_MathDouble.c, 485 :: 		
0x0846	0xBF46    ITTE	MI
;__Lib_MathDouble.c, 486 :: 		
0x0848	0x4249    RSBMI	R1, R1, #0
;__Lib_MathDouble.c, 487 :: 		
0x084A	0xF04F0701  MOVMI	R7, #1
;__Lib_MathDouble.c, 488 :: 		
0x084E	0xF04F0700  MOVPL	R7, #0
;__Lib_MathDouble.c, 490 :: 		
__me_loop:
0x0852	0xF1A30301  SUB	R3, R3, #1
;__Lib_MathDouble.c, 491 :: 		
0x0856	0x0049    LSLS	R1, R1, #1
;__Lib_MathDouble.c, 492 :: 		
0x0858	0xD5FB    BPL	__me_loop
;__Lib_MathDouble.c, 494 :: 		
0x085A	0xF0110480  ANDS	R4, R1, #128
;__Lib_MathDouble.c, 495 :: 		
0x085E	0xD00D    BEQ	__me_no_round
;__Lib_MathDouble.c, 496 :: 		
0x0860	0xF0010520  AND	R5, R1, #32
;__Lib_MathDouble.c, 497 :: 		
0x0864	0xEA480805  ORR	R8, R8, R5, LSL #0
;__Lib_MathDouble.c, 498 :: 		
0x0868	0x3180    ADDS	R1, #128
;__Lib_MathDouble.c, 499 :: 		
0x086A	0xBF28    IT	CS
;__Lib_MathDouble.c, 500 :: 		
0x086C	0x1C5B    ADDCS	R3, R3, #1
;__Lib_MathDouble.c, 501 :: 		
0x086E	0xF0010440  AND	R4, R1, #64
;__Lib_MathDouble.c, 502 :: 		
0x0872	0xEA580804  ORRS	R8, R8, R4, LSL #0
;__Lib_MathDouble.c, 503 :: 		
0x0876	0xBF08    IT	EQ
;__Lib_MathDouble.c, 504 :: 		
0x0878	0xF4217180  BICEQ	R1, R1, #256
;__Lib_MathDouble.c, 506 :: 		
__me_no_round:
;__Lib_MathDouble.c, 507 :: 		
0x087C	0x1C9B    ADDS	R3, R3, #2
;__Lib_MathDouble.c, 508 :: 		
0x087E	0xBFDC    ITT	LE
;__Lib_MathDouble.c, 509 :: 		
0x0880	0xF04F0000  MOVLE	R0, #0
;__Lib_MathDouble.c, 511 :: 		
0x0884	0xE015    BLE	__me_lab_end
;__Lib_MathDouble.c, 512 :: 		
0x0886	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 513 :: 		
0x0888	0xD20D    BCS	__me_ovfl
;__Lib_MathDouble.c, 515 :: 		
0x088A	0xF02101FF  BIC	R1, R1, #255
;__Lib_MathDouble.c, 516 :: 		
0x088E	0xEA4F0141  LSL	R1, R1, #1
;__Lib_MathDouble.c, 518 :: 		
0x0892	0xEA4F2051  LSR	R0, R1, #9
;__Lib_MathDouble.c, 519 :: 		
0x0896	0xEA4050C3  ORR	R0, R0, R3, LSL #23
;__Lib_MathDouble.c, 520 :: 		
0x089A	0xEA4070C7  ORR	R0, R0, R7, LSL #31
;__Lib_MathDouble.c, 523 :: 		
0x089E	0xE008    B	__me_lab_end
;__Lib_MathDouble.c, 525 :: 		
__me_ovfl1:
0x08A0	0x4610    MOV	R0, R2
;__Lib_MathDouble.c, 526 :: 		
__me_ovfl0:
0x08A2	0xEA4F77D0  LSR	R7, R0, #31
;__Lib_MathDouble.c, 527 :: 		
__me_ovfl:
0x08A6	0xEA4F77C7  LSL	R7, R7, #31
;__Lib_MathDouble.c, 528 :: 		
0x08AA	0x20FF    MOVS	R0, #255
;__Lib_MathDouble.c, 529 :: 		
0x08AC	0xEA4F50C0  LSL	R0, R0, #23
;__Lib_MathDouble.c, 530 :: 		
0x08B0	0x4338    ORRS	R0, R7
;__Lib_MathDouble.c, 531 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 532 :: 		
0x08B2	0xE8BD41FA  POP	(R1, R3, R4, R5, R6, R7, R8, R14)
;__Lib_MathDouble.c, 534 :: 		
L_end__Add_FP:
0x08B6	0xB001    ADD	SP, SP, #4
0x08B8	0x4770    BX	LR
; end of __Add_FP
__Lib_PrintOut_fround:
;__Lib_PrintOut.c, 130 :: 		
; prec start address is: 0 (R0)
0x0558	0xB081    SUB	SP, SP, #4
0x055A	0xF8CDE000  STR	LR, [SP, #0]
0x055E	0xFA5FF880  UXTB	R8, R0
; prec end address is: 0 (R0)
; prec start address is: 32 (R8)
;__Lib_PrintOut.c, 132 :: 		
0x0562	0xF1B80F6E  CMP	R8, #110
0x0566	0xD32C    BCC	L___Lib_PrintOut_fround0
;__Lib_PrintOut.c, 133 :: 		
0x0568	0x2164    MOVS	R1, #100
0x056A	0xFBB8F1F1  UDIV	R1, R8, R1
0x056E	0xB2C9    UXTB	R1, R1
0x0570	0x3112    ADDS	R1, #18
0x0572	0xB209    SXTH	R1, R1
0x0574	0x008A    LSLS	R2, R1, #2
0x0576	0x4928    LDR	R1, [PC, #160]
0x0578	0x1889    ADDS	R1, R1, R2
0x057A	0x680A    LDR	R2, [R1, #0]
0x057C	0xF04F507C  MOV	R0, #1056964608
0x0580	0xF7FFFE26  BL	__Mul_FP+0
0x0584	0x2164    MOVS	R1, #100
0x0586	0xFBB8F2F1  UDIV	R2, R8, R1
0x058A	0xFB018212  MLS	R2, R1, R2, R8
0x058E	0xB2D2    UXTB	R2, R2
0x0590	0x210A    MOVS	R1, #10
0x0592	0xFBB2F1F1  UDIV	R1, R2, R1
0x0596	0xB2C9    UXTB	R1, R1
0x0598	0x3109    ADDS	R1, #9
0x059A	0xB209    SXTH	R1, R1
0x059C	0x008A    LSLS	R2, R1, #2
0x059E	0x491E    LDR	R1, [PC, #120]
0x05A0	0x1889    ADDS	R1, R1, R2
0x05A2	0x680A    LDR	R2, [R1, #0]
0x05A4	0xF7FFFE14  BL	__Mul_FP+0
0x05A8	0x220A    MOVS	R2, #10
0x05AA	0xFBB8F1F2  UDIV	R1, R8, R2
0x05AE	0xFB028111  MLS	R1, R2, R1, R8
0x05B2	0xB2C9    UXTB	R1, R1
; prec end address is: 32 (R8)
0x05B4	0x008A    LSLS	R2, R1, #2
0x05B6	0x4918    LDR	R1, [PC, #96]
0x05B8	0x1889    ADDS	R1, R1, R2
0x05BA	0x680A    LDR	R2, [R1, #0]
0x05BC	0xF7FFFE08  BL	__Mul_FP+0
0x05C0	0xE026    B	L_end_fround
L___Lib_PrintOut_fround0:
;__Lib_PrintOut.c, 135 :: 		
; prec start address is: 32 (R8)
0x05C2	0xF1B80F0A  CMP	R8, #10
0x05C6	0xD91A    BLS	L___Lib_PrintOut_fround2
;__Lib_PrintOut.c, 136 :: 		
0x05C8	0x210A    MOVS	R1, #10
0x05CA	0xFBB8F1F1  UDIV	R1, R8, R1
0x05CE	0xB2C9    UXTB	R1, R1
0x05D0	0x3109    ADDS	R1, #9
0x05D2	0xB209    SXTH	R1, R1
0x05D4	0x008A    LSLS	R2, R1, #2
0x05D6	0x4910    LDR	R1, [PC, #64]
0x05D8	0x1889    ADDS	R1, R1, R2
0x05DA	0x680A    LDR	R2, [R1, #0]
0x05DC	0xF04F507C  MOV	R0, #1056964608
0x05E0	0xF7FFFDF6  BL	__Mul_FP+0
0x05E4	0x220A    MOVS	R2, #10
0x05E6	0xFBB8F1F2  UDIV	R1, R8, R2
0x05EA	0xFB028111  MLS	R1, R2, R1, R8
0x05EE	0xB2C9    UXTB	R1, R1
; prec end address is: 32 (R8)
0x05F0	0x008A    LSLS	R2, R1, #2
0x05F2	0x4909    LDR	R1, [PC, #36]
0x05F4	0x1889    ADDS	R1, R1, R2
0x05F6	0x680A    LDR	R2, [R1, #0]
0x05F8	0xF7FFFDEA  BL	__Mul_FP+0
0x05FC	0xE008    B	L_end_fround
L___Lib_PrintOut_fround2:
;__Lib_PrintOut.c, 137 :: 		
; prec start address is: 32 (R8)
0x05FE	0xEA4F0288  LSL	R2, R8, #2
; prec end address is: 32 (R8)
0x0602	0x4905    LDR	R1, [PC, #20]
0x0604	0x1889    ADDS	R1, R1, R2
0x0606	0x680A    LDR	R2, [R1, #0]
0x0608	0xF04F507C  MOV	R0, #1056964608
0x060C	0xF7FFFDE0  BL	__Mul_FP+0
;__Lib_PrintOut.c, 138 :: 		
L_end_fround:
0x0610	0xF8DDE000  LDR	LR, [SP, #0]
0x0614	0xB001    ADD	SP, SP, #4
0x0616	0x4770    BX	LR
0x0618	0x4B180000  	__Lib_PrintOut__npowers_+0
; end of __Lib_PrintOut_fround
_ucRF4463Setup:
;rf4463handler.c, 177 :: 		uint8_t ucRF4463Setup( uint8_t ucRxChannel, uint8_t ucTxChannel, uint16_t usNetwork, uint8_t ucTxPower ){
0x3DB8	0xB086    SUB	SP, SP, #24
0x3DBA	0xF8CDE000  STR	LR, [SP, #0]
0x3DBE	0xF88D0008  STRB	R0, [SP, #8]
0x3DC2	0xF88D100C  STRB	R1, [SP, #12]
0x3DC6	0xF8AD2010  STRH	R2, [SP, #16]
0x3DCA	0xF88D3014  STRB	R3, [SP, #20]
;rf4463handler.c, 178 :: 		uint8_t ucRetries = 0;
;rf4463handler.c, 179 :: 		int8_t ucIsRFAvailable = NOT_SUCCESS;
0x3DCE	0x2401    MOVS	R4, #1
0x3DD0	0xF88D4004  STRB	R4, [SP, #4]
;rf4463handler.c, 184 :: 		_SPI_SS_DISABLE | _SPI_SSM_ENABLE | _SPI_SSI_1, &_GPIO_MODULE_SPI2_PB13_14_15 );
0x3DD4	0x4A64    LDR	R2, [PC, #400]
0x3DD6	0xF2403104  MOVW	R1, #772
;rf4463handler.c, 183 :: 		SPI2_Init_Advanced( _SPI_FPCLK_DIV8, _SPI_MASTER | _SPI_8_BIT | _SPI_CLK_IDLE_LOW | _SPI_FIRST_CLK_EDGE_TRANSITION | _SPI_MSB_FIRST |
0x3DDA	0x2002    MOVS	R0, #2
;rf4463handler.c, 184 :: 		_SPI_SS_DISABLE | _SPI_SSM_ENABLE | _SPI_SSI_1, &_GPIO_MODULE_SPI2_PB13_14_15 );
0x3DDC	0xF7FFFD20  BL	_SPI2_Init_Advanced+0
;rf4463handler.c, 189 :: 		GPIO_Digital_Input( &GPIOC_BASE, _GPIO_PINMASK_12 );
0x3DE0	0xF2410100  MOVW	R1, #4096
0x3DE4	0x4861    LDR	R0, [PC, #388]
0x3DE6	0xF7FFFF3D  BL	_GPIO_Digital_Input+0
;rf4463handler.c, 191 :: 		GPIO_Digital_Output( &GPIOB_BASE, _GPIO_PINMASK_12 );
0x3DEA	0xF2410100  MOVW	R1, #4096
0x3DEE	0x4860    LDR	R0, [PC, #384]
0x3DF0	0xF7FFFF80  BL	_GPIO_Digital_Output+0
;rf4463handler.c, 192 :: 		GPIO_Digital_Output( &GPIOB_BASE, _GPIO_PINMASK_11 );
0x3DF4	0xF6400100  MOVW	R1, #2048
0x3DF8	0x485D    LDR	R0, [PC, #372]
0x3DFA	0xF7FFFF7B  BL	_GPIO_Digital_Output+0
;rf4463handler.c, 193 :: 		GPIO_Digital_Output( &GPIOC_BASE, _GPIO_PINMASK_11 );
0x3DFE	0xF6400100  MOVW	R1, #2048
0x3E02	0x485A    LDR	R0, [PC, #360]
0x3E04	0xF7FFFF76  BL	_GPIO_Digital_Output+0
;rf4463handler.c, 194 :: 		GPIO_Digital_Output( &GPIOC_BASE, _GPIO_PINMASK_10 );
0x3E08	0xF2404100  MOVW	R1, #1024
0x3E0C	0x4857    LDR	R0, [PC, #348]
0x3E0E	0xF7FFFF71  BL	_GPIO_Digital_Output+0
;rf4463handler.c, 201 :: 		RCC_APB2ENRbits.AFIOEN = 1;
0x3E12	0x2501    MOVS	R5, #1
0x3E14	0xB26D    SXTB	R5, R5
0x3E16	0x4C57    LDR	R4, [PC, #348]
0x3E18	0x6025    STR	R5, [R4, #0]
;rf4463handler.c, 205 :: 		AFIO_EXTICR4  |= 0x0002;
0x3E1A	0x4C57    LDR	R4, [PC, #348]
0x3E1C	0x6824    LDR	R4, [R4, #0]
0x3E1E	0xF0440502  ORR	R5, R4, #2
0x3E22	0x4C55    LDR	R4, [PC, #340]
0x3E24	0x6025    STR	R5, [R4, #0]
;rf4463handler.c, 209 :: 		EXTI_IMR.B12    |= 1;
0x3E26	0x2501    MOVS	R5, #1
0x3E28	0x4C54    LDR	R4, [PC, #336]
0x3E2A	0x6025    STR	R5, [R4, #0]
;rf4463handler.c, 210 :: 		EXTI_FTSR.B12   |= 1;
0x3E2C	0x2501    MOVS	R5, #1
0x3E2E	0x4C54    LDR	R4, [PC, #336]
0x3E30	0x6025    STR	R5, [R4, #0]
;rf4463handler.c, 214 :: 		STM_LOGV( "[ RF4463 ] Parameters\r\n", NULL );
0x3E32	0x2600    MOVS	R6, #0
0x3E34	0xB276    SXTB	R6, R6
0x3E36	0x4D53    LDR	R5, [PC, #332]
0x3E38	0x4C53    LDR	R4, [PC, #332]
0x3E3A	0xB440    PUSH	(R6)
0x3E3C	0xB420    PUSH	(R5)
0x3E3E	0xB410    PUSH	(R4)
0x3E40	0xF7FEF956  BL	_PrintOut+0
0x3E44	0xB003    ADD	SP, SP, #12
;rf4463handler.c, 215 :: 		STM_LOGI( "[ RF4463 ] Tx Channel: %d\r\n", ucTxChannel );
0x3E46	0x4E51    LDR	R6, [PC, #324]
0x3E48	0x4D4F    LDR	R5, [PC, #316]
0x3E4A	0xF89D400C  LDRB	R4, [SP, #12]
0x3E4E	0xB410    PUSH	(R4)
0x3E50	0xB440    PUSH	(R6)
0x3E52	0xB420    PUSH	(R5)
0x3E54	0xF7FEF94C  BL	_PrintOut+0
0x3E58	0xB003    ADD	SP, SP, #12
;rf4463handler.c, 216 :: 		STM_LOGI( "[ RF4463 ] Rx Channel: %d\r\n", ucRxChannel );
0x3E5A	0x4E4D    LDR	R6, [PC, #308]
0x3E5C	0x4D4A    LDR	R5, [PC, #296]
0x3E5E	0xF89D4008  LDRB	R4, [SP, #8]
0x3E62	0xB410    PUSH	(R4)
0x3E64	0xB440    PUSH	(R6)
0x3E66	0xB420    PUSH	(R5)
0x3E68	0xF7FEF942  BL	_PrintOut+0
0x3E6C	0xB003    ADD	SP, SP, #12
;rf4463handler.c, 217 :: 		STM_LOGI( "[ RF4463 ] Network: %d\r\n", usNetwork );
0x3E6E	0x4E49    LDR	R6, [PC, #292]
0x3E70	0x4D45    LDR	R5, [PC, #276]
0x3E72	0xF8BD4010  LDRH	R4, [SP, #16]
0x3E76	0xB410    PUSH	(R4)
0x3E78	0xB440    PUSH	(R6)
0x3E7A	0xB420    PUSH	(R5)
0x3E7C	0xF7FEF938  BL	_PrintOut+0
0x3E80	0xB003    ADD	SP, SP, #12
;rf4463handler.c, 218 :: 		STM_LOGI( "[ RF4463 ] Tx Power: %d\r\n", ucTxPower );
0x3E82	0x4E45    LDR	R6, [PC, #276]
0x3E84	0x4D40    LDR	R5, [PC, #256]
0x3E86	0xF89D4014  LDRB	R4, [SP, #20]
0x3E8A	0xB410    PUSH	(R4)
0x3E8C	0xB440    PUSH	(R6)
0x3E8E	0xB420    PUSH	(R5)
0x3E90	0xF7FEF92E  BL	_PrintOut+0
0x3E94	0xB003    ADD	SP, SP, #12
;rf4463handler.c, 222 :: 		vRf4463Init( ucRxChannel, ucTxChannel, usNetwork, ucTxPower, RF4463_FREQUENCY_915MHz );
0x3E96	0x2402    MOVS	R4, #2
0x3E98	0xF89D3014  LDRB	R3, [SP, #20]
0x3E9C	0xF8BD2010  LDRH	R2, [SP, #16]
0x3EA0	0xF89D100C  LDRB	R1, [SP, #12]
0x3EA4	0xF89D0008  LDRB	R0, [SP, #8]
0x3EA8	0xB410    PUSH	(R4)
0x3EAA	0xF7FFFD53  BL	_vRf4463Init+0
0x3EAE	0xB001    ADD	SP, SP, #4
;rf4463handler.c, 227 :: 		for( ucRetries = 0; ucRetries < 15; ucRetries++ ){
0x3EB0	0x2400    MOVS	R4, #0
0x3EB2	0xF88D4015  STRB	R4, [SP, #21]
L_ucRF4463Setup183:
0x3EB6	0xF89D4015  LDRB	R4, [SP, #21]
0x3EBA	0x2C0F    CMP	R4, #15
0x3EBC	0xD228    BCS	L_ucRF4463Setup184
;rf4463handler.c, 228 :: 		if( ucRf4463DeviceAvailability() == SUCCESS ){
0x3EBE	0xF7FFFC2B  BL	_ucRf4463DeviceAvailability+0
0x3EC2	0xB950    CBNZ	R0, L_ucRF4463Setup186
;rf4463handler.c, 229 :: 		STM_LOGD( "[ RF4663 ] Setup Try: %d Success\r\n", ucRetries );
0x3EC4	0xF89D6015  LDRB	R6, [SP, #21]
0x3EC8	0x4D34    LDR	R5, [PC, #208]
0x3ECA	0x4C2F    LDR	R4, [PC, #188]
0x3ECC	0xB440    PUSH	(R6)
0x3ECE	0xB420    PUSH	(R5)
0x3ED0	0xB410    PUSH	(R4)
0x3ED2	0xF7FEF90D  BL	_PrintOut+0
0x3ED6	0xB003    ADD	SP, SP, #12
;rf4463handler.c, 230 :: 		break;
0x3ED8	0xE01A    B	L_ucRF4463Setup184
;rf4463handler.c, 231 :: 		}
L_ucRF4463Setup186:
;rf4463handler.c, 233 :: 		STM_LOGE( "[ RF4463 ] Setup Try %d Failed\r\n", ucRetries );
0x3EDA	0xF89D6015  LDRB	R6, [SP, #21]
0x3EDE	0x4D30    LDR	R5, [PC, #192]
0x3EE0	0x4C29    LDR	R4, [PC, #164]
0x3EE2	0xB440    PUSH	(R6)
0x3EE4	0xB420    PUSH	(R5)
0x3EE6	0xB410    PUSH	(R4)
0x3EE8	0xF7FEF902  BL	_PrintOut+0
0x3EEC	0xB003    ADD	SP, SP, #12
;rf4463handler.c, 234 :: 		Delay_ms( 50 );
0x3EEE	0xF24277BF  MOVW	R7, #10175
0x3EF2	0xF2C00709  MOVT	R7, #9
0x3EF6	0xBF00    NOP
0x3EF8	0xBF00    NOP
L_ucRF4463Setup188:
0x3EFA	0x1E7F    SUBS	R7, R7, #1
0x3EFC	0xD1FD    BNE	L_ucRF4463Setup188
0x3EFE	0xBF00    NOP
0x3F00	0xBF00    NOP
0x3F02	0xBF00    NOP
;rf4463handler.c, 227 :: 		for( ucRetries = 0; ucRetries < 15; ucRetries++ ){
0x3F04	0xF89D4015  LDRB	R4, [SP, #21]
0x3F08	0x1C64    ADDS	R4, R4, #1
0x3F0A	0xF88D4015  STRB	R4, [SP, #21]
;rf4463handler.c, 236 :: 		}
0x3F0E	0xE7D2    B	L_ucRF4463Setup183
L_ucRF4463Setup184:
;rf4463handler.c, 240 :: 		if( ucRetries == 15 ){
0x3F10	0xF89D4015  LDRB	R4, [SP, #21]
0x3F14	0x2C0F    CMP	R4, #15
0x3F16	0xD109    BNE	L_ucRF4463Setup190
;rf4463handler.c, 241 :: 		STM_LOGE( "[ RF4463 ] Setup Retries Excedded\r\n", NULL );
0x3F18	0x2600    MOVS	R6, #0
0x3F1A	0xB276    SXTB	R6, R6
0x3F1C	0x4D21    LDR	R5, [PC, #132]
0x3F1E	0x4C1A    LDR	R4, [PC, #104]
0x3F20	0xB440    PUSH	(R6)
0x3F22	0xB420    PUSH	(R5)
0x3F24	0xB410    PUSH	(R4)
0x3F26	0xF7FEF8E3  BL	_PrintOut+0
0x3F2A	0xB003    ADD	SP, SP, #12
;rf4463handler.c, 243 :: 		}
L_ucRF4463Setup190:
;rf4463handler.c, 247 :: 		while( ucIsRFAvailable ){
L_ucRF4463Setup191:
0x3F2C	0xF99D4004  LDRSB	R4, [SP, #4]
0x3F30	0xB124    CBZ	R4, L_ucRF4463Setup192
;rf4463handler.c, 248 :: 		ucIsRFAvailable = ucRf4463EnterStandbyMode();
0x3F32	0xF7FFFACB  BL	_ucRf4463EnterStandbyMode+0
0x3F36	0xF88D0004  STRB	R0, [SP, #4]
;rf4463handler.c, 249 :: 		}
0x3F3A	0xE7F7    B	L_ucRF4463Setup191
L_ucRF4463Setup192:
;rf4463handler.c, 253 :: 		NVIC_IntEnable( IVT_INT_EXTI15_10 );
0x3F3C	0xF2400038  MOVW	R0, #56
0x3F40	0xF7FFFE9C  BL	_NVIC_IntEnable+0
;rf4463handler.c, 254 :: 		ucRf4463ClearInterrupts();
0x3F44	0xF000F8A2  BL	_ucRf4463ClearInterrupts+0
;rf4463handler.c, 255 :: 		ucRf4463RxInit();
0x3F48	0xF7FFFCB6  BL	_ucRf4463RxInit+0
;rf4463handler.c, 256 :: 		STM_LOGD( "[ RF4463 ] Ready\r\n", NULL );
0x3F4C	0x2600    MOVS	R6, #0
0x3F4E	0xB276    SXTB	R6, R6
0x3F50	0x4D15    LDR	R5, [PC, #84]
0x3F52	0x4C0D    LDR	R4, [PC, #52]
0x3F54	0xB440    PUSH	(R6)
0x3F56	0xB420    PUSH	(R5)
0x3F58	0xB410    PUSH	(R4)
0x3F5A	0xF7FEF8C9  BL	_PrintOut+0
0x3F5E	0xB003    ADD	SP, SP, #12
;rf4463handler.c, 257 :: 		}
L_end_ucRF4463Setup:
0x3F60	0xF8DDE000  LDR	LR, [SP, #0]
0x3F64	0xB006    ADD	SP, SP, #24
0x3F66	0x4770    BX	LR
0x3F68	0x4AAC0000  	__GPIO_MODULE_SPI2_PB13_14_15+0
0x3F6C	0x10004001  	GPIOC_BASE+0
0x3F70	0x0C004001  	GPIOB_BASE+0
0x3F74	0x03004242  	RCC_APB2ENRbits+0
0x3F78	0x00144001  	AFIO_EXTICR4+0
0x3F7C	0x80304220  	EXTI_IMR+0
0x3F80	0x81B04220  	EXTI_FTSR+0
0x3F84	0x50230000  	?lstr_71_main+0
0x3F88	0x04C50000  	_vDebugPrint+0
0x3F8C	0x4ECB0000  	?lstr_72_main+0
0x3F90	0x4EE70000  	?lstr_73_main+0
0x3F94	0x4FD90000  	?lstr_74_main+0
0x3F98	0x4FA60000  	?lstr_75_main+0
0x3F9C	0x4C980000  	?lstr_76_main+0
0x3FA0	0x4D210000  	?lstr_77_main+0
0x3FA4	0x4C510000  	?lstr_78_main+0
0x3FA8	0x51BE0000  	?lstr_79_main+0
; end of _ucRF4463Setup
_SPI2_Init_Advanced:
;__Lib_SPI_123.c, 107 :: 		
; module start address is: 8 (R2)
0x3820	0xB083    SUB	SP, SP, #12
0x3822	0xF8CDE000  STR	LR, [SP, #0]
0x3826	0xF88D0004  STRB	R0, [SP, #4]
0x382A	0x9102    STR	R1, [SP, #8]
; module end address is: 8 (R2)
; module start address is: 8 (R2)
;__Lib_SPI_123.c, 108 :: 		
0x382C	0x4C0B    LDR	R4, [PC, #44]
0x382E	0x4B0C    LDR	R3, [PC, #48]
0x3830	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 109 :: 		
0x3832	0x4C0C    LDR	R4, [PC, #48]
0x3834	0x4B0C    LDR	R3, [PC, #48]
0x3836	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 111 :: 		
0x3838	0x2401    MOVS	R4, #1
0x383A	0xB264    SXTB	R4, R4
0x383C	0x4B0B    LDR	R3, [PC, #44]
0x383E	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 112 :: 		
0x3840	0x4610    MOV	R0, R2
; module end address is: 8 (R2)
0x3842	0xF7FEFBAD  BL	_GPIO_Alternate_Function_Enable+0
;__Lib_SPI_123.c, 114 :: 		
0x3846	0x9A02    LDR	R2, [SP, #8]
0x3848	0xF89D1004  LDRB	R1, [SP, #4]
0x384C	0x4808    LDR	R0, [PC, #32]
0x384E	0xF7FFFDAF  BL	__Lib_SPI_123_SPIx_Init_Advanced+0
;__Lib_SPI_123.c, 115 :: 		
L_end_SPI2_Init_Advanced:
0x3852	0xF8DDE000  LDR	LR, [SP, #0]
0x3856	0xB003    ADD	SP, SP, #12
0x3858	0x4770    BX	LR
0x385A	0xBF00    NOP
0x385C	0x09910000  	_SPI2_Read+0
0x3860	0x09D42000  	_SPI_Rd_Ptr+0
0x3864	0xFFFFFFFF  	_SPI2_Write+0
0x3868	0x09D82000  	_SPI_Wr_Ptr+0
0x386C	0x03B84242  	RCC_APB1ENR+0
0x3870	0x38004000  	SPI2_CR1+0
; end of _SPI2_Init_Advanced
__Lib_SPI_123_SPIx_Init_Advanced:
;__Lib_SPI_123.c, 53 :: 		
; config start address is: 8 (R2)
; clock_divider start address is: 4 (R1)
; base start address is: 0 (R0)
0x33B0	0xB081    SUB	SP, SP, #4
; config end address is: 8 (R2)
; clock_divider end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; clock_divider start address is: 4 (R1)
; config start address is: 8 (R2)
;__Lib_SPI_123.c, 56 :: 		
0x33B2	0x2300    MOVS	R3, #0
0x33B4	0x6003    STR	R3, [R0, #0]
;__Lib_SPI_123.c, 58 :: 		
0x33B6	0x00CB    LSLS	R3, R1, #3
0x33B8	0xB29B    UXTH	R3, R3
; clock_divider end address is: 4 (R1)
0x33BA	0xEA420303  ORR	R3, R2, R3, LSL #0
;__Lib_SPI_123.c, 60 :: 		
0x33BE	0x6804    LDR	R4, [R0, #0]
0x33C0	0xB29B    UXTH	R3, R3
0x33C2	0xEA440303  ORR	R3, R4, R3, LSL #0
0x33C6	0x6003    STR	R3, [R0, #0]
;__Lib_SPI_123.c, 61 :: 		
0x33C8	0x1D05    ADDS	R5, R0, #4
0x33CA	0x1413    ASRS	R3, R2, #16
; config end address is: 8 (R2)
0x33CC	0x461C    MOV	R4, R3
0x33CE	0x682B    LDR	R3, [R5, #0]
0x33D0	0xF3640382  BFI	R3, R4, #2, #1
0x33D4	0x602B    STR	R3, [R5, #0]
;__Lib_SPI_123.c, 63 :: 		
0x33D6	0xF200051C  ADDW	R5, R0, #28
0x33DA	0x2400    MOVS	R4, #0
0x33DC	0x682B    LDR	R3, [R5, #0]
0x33DE	0xF36423CB  BFI	R3, R4, #11, #1
0x33E2	0x602B    STR	R3, [R5, #0]
;__Lib_SPI_123.c, 64 :: 		
0x33E4	0x2401    MOVS	R4, #1
0x33E6	0x6803    LDR	R3, [R0, #0]
0x33E8	0xF3641386  BFI	R3, R4, #6, #1
0x33EC	0x6003    STR	R3, [R0, #0]
; base end address is: 0 (R0)
;__Lib_SPI_123.c, 65 :: 		
L_end_SPIx_Init_Advanced:
0x33EE	0xB001    ADD	SP, SP, #4
0x33F0	0x4770    BX	LR
; end of __Lib_SPI_123_SPIx_Init_Advanced
_GPIO_Digital_Input:
;__Lib_GPIO_32F10x.c, 369 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x3C64	0xB081    SUB	SP, SP, #4
0x3C66	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 370 :: 		
0x3C6A	0xF04F0242  MOV	R2, #66
0x3C6E	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x3C70	0xF7FFFC58  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 371 :: 		
L_end_GPIO_Digital_Input:
0x3C74	0xF8DDE000  LDR	LR, [SP, #0]
0x3C78	0xB001    ADD	SP, SP, #4
0x3C7A	0x4770    BX	LR
; end of _GPIO_Digital_Input
_vRf4463Init:
;rf4463pro.c, 42 :: 		void vRf4463Init( uint8_t ucSetTxChannel, uint8_t ucSetRxChannel, uint16_t usNetwork, uint8_t ucTxPower, uint8_t ucFrequency ){
0x3954	0xB08A    SUB	SP, SP, #40
0x3956	0xF8CDE000  STR	LR, [SP, #0]
0x395A	0xF88D0018  STRB	R0, [SP, #24]
0x395E	0xF88D101C  STRB	R1, [SP, #28]
0x3962	0xF8AD2020  STRH	R2, [SP, #32]
0x3966	0xF88D3024  STRB	R3, [SP, #36]
; ucFrequency start address is: 0 (R0)
0x396A	0xF89D0028  LDRB	R0, [SP, #40]
;rf4463pro.c, 47 :: 		if( usNetwork == 0 ){
0x396E	0xF8BD4020  LDRH	R4, [SP, #32]
0x3972	0xB954    CBNZ	R4, L_vRf4463Init291
; ucFrequency end address is: 0 (R0)
;rf4463pro.c, 48 :: 		STM_LOGE( "[ RF4463 ] Invalid Network\r\n", NULL );
0x3974	0x2600    MOVS	R6, #0
0x3976	0xB276    SXTB	R6, R6
0x3978	0x4DAF    LDR	R5, [PC, #700]
0x397A	0x4CB0    LDR	R4, [PC, #704]
0x397C	0xB440    PUSH	(R6)
0x397E	0xB420    PUSH	(R5)
0x3980	0xB410    PUSH	(R4)
0x3982	0xF7FEFBB5  BL	_PrintOut+0
0x3986	0xB003    ADD	SP, SP, #12
;rf4463pro.c, 49 :: 		return;
0x3988	0xE151    B	L_end_vRf4463Init
;rf4463pro.c, 50 :: 		}
L_vRf4463Init291:
;rf4463pro.c, 51 :: 		if( ( ucSetTxChannel == 0 || ucSetTxChannel > MAX_RF_CHANNEL ) || ( ucSetRxChannel == 0 || ucSetRxChannel > MAX_RF_CHANNEL ) ){
; ucFrequency start address is: 0 (R0)
0x398A	0xF89D4018  LDRB	R4, [SP, #24]
0x398E	0xB15C    CBZ	R4, L__vRf4463Init399
0x3990	0xF89D4018  LDRB	R4, [SP, #24]
0x3994	0x2C19    CMP	R4, #25
0x3996	0xD807    BHI	L__vRf4463Init398
L__vRf4463Init395:
0x3998	0xF89D401C  LDRB	R4, [SP, #28]
0x399C	0xB124    CBZ	R4, L__vRf4463Init397
0x399E	0xF89D401C  LDRB	R4, [SP, #28]
0x39A2	0x2C19    CMP	R4, #25
0x39A4	0xD800    BHI	L__vRf4463Init396
L__vRf4463Init394:
0x39A6	0xE00A    B	L_vRf4463Init298
; ucFrequency end address is: 0 (R0)
L__vRf4463Init399:
L__vRf4463Init398:
L__vRf4463Init397:
L__vRf4463Init396:
;rf4463pro.c, 52 :: 		STM_LOGE( "[ RF4463 ] Invalid Channel\r\n", NULL );
0x39A8	0x2600    MOVS	R6, #0
0x39AA	0xB276    SXTB	R6, R6
0x39AC	0x4DA4    LDR	R5, [PC, #656]
0x39AE	0x4CA3    LDR	R4, [PC, #652]
0x39B0	0xB440    PUSH	(R6)
0x39B2	0xB420    PUSH	(R5)
0x39B4	0xB410    PUSH	(R4)
0x39B6	0xF7FEFB9B  BL	_PrintOut+0
0x39BA	0xB003    ADD	SP, SP, #12
;rf4463pro.c, 53 :: 		return;
0x39BC	0xE137    B	L_end_vRf4463Init
;rf4463pro.c, 54 :: 		}
L_vRf4463Init298:
;rf4463pro.c, 56 :: 		switch( ucFrequency ){
; ucFrequency start address is: 0 (R0)
0x39BE	0xE02A    B	L_vRf4463Init299
; ucFrequency end address is: 0 (R0)
;rf4463pro.c, 57 :: 		case RF4463_FREQUENCY_868MHz:
L_vRf4463Init301:
;rf4463pro.c, 58 :: 		STM_LOGI( "[ RF4463 ] 868MHz Selected\r\n", NULL );
0x39C0	0x2600    MOVS	R6, #0
0x39C2	0xB276    SXTB	R6, R6
0x39C4	0x4D9F    LDR	R5, [PC, #636]
0x39C6	0x4C9D    LDR	R4, [PC, #628]
0x39C8	0xB440    PUSH	(R6)
0x39CA	0xB420    PUSH	(R5)
0x39CC	0xB410    PUSH	(R4)
0x39CE	0xF7FEFB8F  BL	_PrintOut+0
0x39D2	0xB003    ADD	SP, SP, #12
;rf4463pro.c, 59 :: 		STM_LOGE( "[ RF4463 ] 868MHz Parameters not available\r\n", NULL );
0x39D4	0x2600    MOVS	R6, #0
0x39D6	0xB276    SXTB	R6, R6
0x39D8	0x4D9B    LDR	R5, [PC, #620]
0x39DA	0x4C98    LDR	R4, [PC, #608]
0x39DC	0xB440    PUSH	(R6)
0x39DE	0xB420    PUSH	(R5)
0x39E0	0xB410    PUSH	(R4)
0x39E2	0xF7FEFB85  BL	_PrintOut+0
0x39E6	0xB003    ADD	SP, SP, #12
;rf4463pro.c, 60 :: 		break;
0x39E8	0xE01A    B	L_vRf4463Init300
;rf4463pro.c, 61 :: 		case RF4463_FREQUENCY_915MHz:
L_vRf4463Init302:
;rf4463pro.c, 62 :: 		STM_LOGI( "[ RF4463 ] 915MHz Selected\r\n", NULL );
0x39EA	0x2600    MOVS	R6, #0
0x39EC	0xB276    SXTB	R6, R6
0x39EE	0x4D97    LDR	R5, [PC, #604]
0x39F0	0x4C92    LDR	R4, [PC, #584]
0x39F2	0xB440    PUSH	(R6)
0x39F4	0xB420    PUSH	(R5)
0x39F6	0xB410    PUSH	(R4)
0x39F8	0xF7FEFB7A  BL	_PrintOut+0
0x39FC	0xB003    ADD	SP, SP, #12
;rf4463pro.c, 63 :: 		break;
0x39FE	0xE00F    B	L_vRf4463Init300
;rf4463pro.c, 64 :: 		default:
L_vRf4463Init303:
;rf4463pro.c, 65 :: 		STM_LOGE( "[ RF4463 ] Invalid frequency\r\n", NULL );
0x3A00	0x2600    MOVS	R6, #0
0x3A02	0xB276    SXTB	R6, R6
0x3A04	0x4D92    LDR	R5, [PC, #584]
0x3A06	0x4C8D    LDR	R4, [PC, #564]
0x3A08	0xB440    PUSH	(R6)
0x3A0A	0xB420    PUSH	(R5)
0x3A0C	0xB410    PUSH	(R4)
0x3A0E	0xF7FEFB6F  BL	_PrintOut+0
0x3A12	0xB003    ADD	SP, SP, #12
;rf4463pro.c, 66 :: 		return;
0x3A14	0xE10B    B	L_end_vRf4463Init
;rf4463pro.c, 67 :: 		}
L_vRf4463Init299:
; ucFrequency start address is: 0 (R0)
0x3A16	0x2801    CMP	R0, #1
0x3A18	0xD0D2    BEQ	L_vRf4463Init301
0x3A1A	0x2802    CMP	R0, #2
0x3A1C	0xD0E5    BEQ	L_vRf4463Init302
; ucFrequency end address is: 0 (R0)
0x3A1E	0xE7EF    B	L_vRf4463Init303
L_vRf4463Init300:
;rf4463pro.c, 69 :: 		usRfNetwork = usNetwork;
0x3A20	0xF8BD5020  LDRH	R5, [SP, #32]
0x3A24	0x4C8B    LDR	R4, [PC, #556]
0x3A26	0x7025    STRB	R5, [R4, #0]
;rf4463pro.c, 70 :: 		ucRxChannel = ucSetRxChannel;
0x3A28	0xF89D501C  LDRB	R5, [SP, #28]
0x3A2C	0x4C8A    LDR	R4, [PC, #552]
0x3A2E	0x7025    STRB	R5, [R4, #0]
;rf4463pro.c, 71 :: 		ucTxChannel = ucSetTxChannel;
0x3A30	0xF89D5018  LDRB	R5, [SP, #24]
0x3A34	0x4C89    LDR	R4, [PC, #548]
0x3A36	0x7025    STRB	R5, [R4, #0]
;rf4463pro.c, 75 :: 		vRf4463PowerOnReset();
0x3A38	0xF7FFFC76  BL	_vRf4463PowerOnReset+0
;rf4463pro.c, 76 :: 		vRf4463SetConfiguration( RF4463_CONFIGURATION_DATA, sizeof( RF4463_CONFIGURATION_DATA ) );
0x3A3C	0xF24031C9  MOVW	R1, #969
0x3A40	0x4887    LDR	R0, [PC, #540]
0x3A42	0xF7FFFA71  BL	_vRf4463SetConfiguration+0
;rf4463pro.c, 81 :: 		pcBuffer[ 0 ] = RF4463_GPIO_NO_CHANGE;
0x3A46	0xAE01    ADD	R6, SP, #4
0x3A48	0x2400    MOVS	R4, #0
0x3A4A	0x7034    STRB	R4, [R6, #0]
;rf4463pro.c, 82 :: 		pcBuffer[ 1 ] = RF4463_GPIO_NO_CHANGE;
0x3A4C	0x1C75    ADDS	R5, R6, #1
0x3A4E	0x2400    MOVS	R4, #0
0x3A50	0x702C    STRB	R4, [R5, #0]
;rf4463pro.c, 83 :: 		pcBuffer[ 2 ] = RF4463_GPIO_RX_STATE;
0x3A52	0x1CB5    ADDS	R5, R6, #2
0x3A54	0x2421    MOVS	R4, #33
0x3A56	0x702C    STRB	R4, [R5, #0]
;rf4463pro.c, 84 :: 		pcBuffer[ 3 ] = RF4463_GPIO_TX_STATE;
0x3A58	0x1CF5    ADDS	R5, R6, #3
0x3A5A	0x2420    MOVS	R4, #32
0x3A5C	0x702C    STRB	R4, [R5, #0]
;rf4463pro.c, 85 :: 		pcBuffer[ 4 ] = RF4463_NIRQ_INTERRUPT_SIGNAL;
0x3A5E	0x1D35    ADDS	R5, R6, #4
0x3A60	0x2427    MOVS	R4, #39
0x3A62	0x702C    STRB	R4, [R5, #0]
;rf4463pro.c, 86 :: 		pcBuffer[ 5 ] = RF4463_GPIO_SPI_DATA_OUT;
0x3A64	0x1D75    ADDS	R5, R6, #5
0x3A66	0x240B    MOVS	R4, #11
0x3A68	0x702C    STRB	R4, [R5, #0]
;rf4463pro.c, 87 :: 		ucRf4463SetCommand( 6, RF4463_CMD_GPIO_PIN_CFG, pcBuffer );
0x3A6A	0x4632    MOV	R2, R6
0x3A6C	0x2113    MOVS	R1, #19
0x3A6E	0x2006    MOVS	R0, #6
0x3A70	0xF7FFFF00  BL	_ucRf4463SetCommand+0
;rf4463pro.c, 88 :: 		vBufferSetToZero( pcBuffer, 20 );
0x3A74	0xAC01    ADD	R4, SP, #4
0x3A76	0x2114    MOVS	R1, #20
0x3A78	0x4620    MOV	R0, R4
0x3A7A	0xF7FFFAC5  BL	_vBufferSetToZero+0
;rf4463pro.c, 92 :: 		pcBuffer[ 0 ] = 98;
0x3A7E	0xAD01    ADD	R5, SP, #4
0x3A80	0x2462    MOVS	R4, #98
0x3A82	0x702C    STRB	R4, [R5, #0]
;rf4463pro.c, 93 :: 		ucRf4463SetProperty( RF4463_PROPERTY_GLOBAL_XO_TUNE, 1, pcBuffer );
0x3A84	0x462A    MOV	R2, R5
0x3A86	0x2101    MOVS	R1, #1
0x3A88	0x2000    MOVS	R0, #0
0x3A8A	0xF7FFFA89  BL	_ucRf4463SetProperty+0
;rf4463pro.c, 94 :: 		vBufferSetToZero( pcBuffer, 20 );
0x3A8E	0xAC01    ADD	R4, SP, #4
0x3A90	0x2114    MOVS	R1, #20
0x3A92	0x4620    MOV	R0, R4
0x3A94	0xF7FFFAB8  BL	_vBufferSetToZero+0
;rf4463pro.c, 98 :: 		pcBuffer[ 0 ] = 0x00;
0x3A98	0xAD01    ADD	R5, SP, #4
0x3A9A	0x2400    MOVS	R4, #0
0x3A9C	0x702C    STRB	R4, [R5, #0]
;rf4463pro.c, 99 :: 		ucRf4463SetProperty( RF4463_PROPERTY_GLOBAL_CONFIG, 1, pcBuffer );
0x3A9E	0x462A    MOV	R2, R5
0x3AA0	0x2101    MOVS	R1, #1
0x3AA2	0x2003    MOVS	R0, #3
0x3AA4	0xF7FFFA7C  BL	_ucRf4463SetProperty+0
;rf4463pro.c, 100 :: 		vBufferSetToZero( pcBuffer, 20 );
0x3AA8	0xAC01    ADD	R4, SP, #4
0x3AAA	0x2114    MOVS	R1, #20
0x3AAC	0x4620    MOV	R0, R4
0x3AAE	0xF7FFFAAB  BL	_vBufferSetToZero+0
;rf4463pro.c, 104 :: 		pcBuffer[ 0 ] = 0x08;
0x3AB2	0xAE01    ADD	R6, SP, #4
0x3AB4	0x2408    MOVS	R4, #8
0x3AB6	0x7034    STRB	R4, [R6, #0]
;rf4463pro.c, 105 :: 		pcBuffer[ 1 ] = 0x14;
0x3AB8	0x1C75    ADDS	R5, R6, #1
0x3ABA	0x2414    MOVS	R4, #20
0x3ABC	0x702C    STRB	R4, [R5, #0]
;rf4463pro.c, 106 :: 		pcBuffer[ 2 ] = 0x00;
0x3ABE	0x1CB5    ADDS	R5, R6, #2
0x3AC0	0x2400    MOVS	R4, #0
0x3AC2	0x702C    STRB	R4, [R5, #0]
;rf4463pro.c, 107 :: 		pcBuffer[ 3 ] = 0x0F;
0x3AC4	0x1CF5    ADDS	R5, R6, #3
0x3AC6	0x240F    MOVS	R4, #15
0x3AC8	0x702C    STRB	R4, [R5, #0]
;rf4463pro.c, 108 :: 		pcBuffer[ 4 ] = RF4463_PREAMBLE_FIRST_1 | RF4463_PREAMBLE_LENGTH_BYTES | RF4463_PREAMBLE_STANDARD_1010;
0x3ACA	0x1D35    ADDS	R5, R6, #4
0x3ACC	0x2431    MOVS	R4, #49
0x3ACE	0x702C    STRB	R4, [R5, #0]
;rf4463pro.c, 109 :: 		pcBuffer[ 5 ] = 0x00;
0x3AD0	0x1D75    ADDS	R5, R6, #5
0x3AD2	0x2400    MOVS	R4, #0
0x3AD4	0x702C    STRB	R4, [R5, #0]
;rf4463pro.c, 110 :: 		pcBuffer[ 6 ] = 0x00;
0x3AD6	0x1DB5    ADDS	R5, R6, #6
0x3AD8	0x2400    MOVS	R4, #0
0x3ADA	0x702C    STRB	R4, [R5, #0]
;rf4463pro.c, 111 :: 		pcBuffer[ 7 ] = 0x00;
0x3ADC	0x1DF5    ADDS	R5, R6, #7
0x3ADE	0x2400    MOVS	R4, #0
0x3AE0	0x702C    STRB	R4, [R5, #0]
;rf4463pro.c, 112 :: 		pcBuffer[ 8 ] = 0x00;
0x3AE2	0xF2060508  ADDW	R5, R6, #8
0x3AE6	0x2400    MOVS	R4, #0
0x3AE8	0x702C    STRB	R4, [R5, #0]
;rf4463pro.c, 113 :: 		ucRf4463SetProperty( RF4463_PROPERTY_PREAMBLE_TX_LENGTH, 9, pcBuffer );
0x3AEA	0x4632    MOV	R2, R6
0x3AEC	0x2109    MOVS	R1, #9
0x3AEE	0xF2410000  MOVW	R0, #4096
0x3AF2	0xF7FFFA55  BL	_ucRf4463SetProperty+0
;rf4463pro.c, 117 :: 		pcBuffer[ 0 ] = ( usNetwork >> 8 );
0x3AF6	0xAE01    ADD	R6, SP, #4
0x3AF8	0xF8BD4020  LDRH	R4, [SP, #32]
0x3AFC	0x0A24    LSRS	R4, R4, #8
0x3AFE	0x7034    STRB	R4, [R6, #0]
;rf4463pro.c, 118 :: 		pcBuffer[ 1 ] = ( usNetwork );
0x3B00	0x1C75    ADDS	R5, R6, #1
0x3B02	0xF8BD4020  LDRH	R4, [SP, #32]
0x3B06	0x702C    STRB	R4, [R5, #0]
;rf4463pro.c, 119 :: 		ucRf4463SetSyncWords( pcBuffer, 2 );
0x3B08	0x2102    MOVS	R1, #2
0x3B0A	0x4630    MOV	R0, R6
0x3B0C	0xF7FFFC72  BL	_ucRf4463SetSyncWords+0
;rf4463pro.c, 123 :: 		pcBuffer[ 0 ] = RF4463_CRC_SEED_ALL_1S | RF4463_CRC_ITU_T;
0x3B10	0xAD01    ADD	R5, SP, #4
0x3B12	0x2481    MOVS	R4, #129
0x3B14	0x702C    STRB	R4, [R5, #0]
;rf4463pro.c, 124 :: 		ucRf4463SetProperty( RF4463_PROPERTY_PKT_CRC_CONFIG, 1, pcBuffer );
0x3B16	0x462A    MOV	R2, R5
0x3B18	0x2101    MOVS	R1, #1
0x3B1A	0xF2412000  MOVW	R0, #4608
0x3B1E	0xF7FFFA3F  BL	_ucRf4463SetProperty+0
;rf4463pro.c, 126 :: 		pcBuffer[ 0 ] = RF4463_CRC_ENDIAN;
0x3B22	0xAD01    ADD	R5, SP, #4
0x3B24	0x2402    MOVS	R4, #2
0x3B26	0x702C    STRB	R4, [R5, #0]
;rf4463pro.c, 127 :: 		ucRf4463SetProperty( RF4463_PROPERTY_PKT_CONFIG1, 1, pcBuffer );
0x3B28	0x462A    MOV	R2, R5
0x3B2A	0x2101    MOVS	R1, #1
0x3B2C	0xF2412006  MOVW	R0, #4614
0x3B30	0xF7FFFA36  BL	_ucRf4463SetProperty+0
;rf4463pro.c, 129 :: 		pcBuffer[ 0 ] = RF4463_IN_FIFO | RF4463_DST_FIELD_ENUM_2;
0x3B34	0xAE01    ADD	R6, SP, #4
0x3B36	0x240A    MOVS	R4, #10
0x3B38	0x7034    STRB	R4, [R6, #0]
;rf4463pro.c, 130 :: 		pcBuffer[ 1 ] = RF4463_SRC_FIELD_ENUM_1;
0x3B3A	0x1C75    ADDS	R5, R6, #1
0x3B3C	0x2401    MOVS	R4, #1
0x3B3E	0x702C    STRB	R4, [R5, #0]
;rf4463pro.c, 131 :: 		pcBuffer[ 2 ] = 0x00;
0x3B40	0x1CB5    ADDS	R5, R6, #2
0x3B42	0x2400    MOVS	R4, #0
0x3B44	0x702C    STRB	R4, [R5, #0]
;rf4463pro.c, 132 :: 		pcBuffer[ 3 ] = 0x20;
0x3B46	0x1CF5    ADDS	R5, R6, #3
0x3B48	0x2420    MOVS	R4, #32
0x3B4A	0x702C    STRB	R4, [R5, #0]
;rf4463pro.c, 133 :: 		pcBuffer[ 4 ] = 0x05;
0x3B4C	0x1D35    ADDS	R5, R6, #4
0x3B4E	0x2405    MOVS	R4, #5
0x3B50	0x702C    STRB	R4, [R5, #0]
;rf4463pro.c, 134 :: 		ucRf4463SetProperty( RF4463_PROPERTY_PKT_LEN, 5, pcBuffer );
0x3B52	0x4632    MOV	R2, R6
0x3B54	0x2105    MOVS	R1, #5
0x3B56	0xF2412008  MOVW	R0, #4616
0x3B5A	0xF7FFFA21  BL	_ucRf4463SetProperty+0
;rf4463pro.c, 139 :: 		pcBuffer[ 0 ] = 0x00;
0x3B5E	0xAE01    ADD	R6, SP, #4
0x3B60	0x2400    MOVS	R4, #0
0x3B62	0x7034    STRB	R4, [R6, #0]
;rf4463pro.c, 140 :: 		pcBuffer[ 1 ] = 0x01;
0x3B64	0x1C75    ADDS	R5, R6, #1
0x3B66	0x2401    MOVS	R4, #1
0x3B68	0x702C    STRB	R4, [R5, #0]
;rf4463pro.c, 141 :: 		pcBuffer[ 2 ] = RF4463_FIELD_CONFIG_PN_START;
0x3B6A	0x1CB5    ADDS	R5, R6, #2
0x3B6C	0x2404    MOVS	R4, #4
0x3B6E	0x702C    STRB	R4, [R5, #0]
;rf4463pro.c, 142 :: 		pcBuffer[ 3 ] = RF4463_FIELD_CONFIG_CRC_START | RF4463_FIELD_CONFIG_SEND_CRC | RF4463_FIELD_CONFIG_CHECK_CRC | RF4463_FIELD_CONFIG_CRC_ENABLE;
0x3B70	0x1CF5    ADDS	R5, R6, #3
0x3B72	0x24AA    MOVS	R4, #170
0x3B74	0x702C    STRB	R4, [R5, #0]
;rf4463pro.c, 143 :: 		pcBuffer[ 4 ] = 0x00;
0x3B76	0x1D35    ADDS	R5, R6, #4
0x3B78	0x2400    MOVS	R4, #0
0x3B7A	0x702C    STRB	R4, [R5, #0]
;rf4463pro.c, 144 :: 		pcBuffer[ 5 ] = 50;
0x3B7C	0x1D75    ADDS	R5, R6, #5
0x3B7E	0x2432    MOVS	R4, #50
0x3B80	0x702C    STRB	R4, [R5, #0]
;rf4463pro.c, 145 :: 		pcBuffer[ 6 ] = RF4463_FIELD_CONFIG_PN_START;
0x3B82	0x1DB5    ADDS	R5, R6, #6
0x3B84	0x2404    MOVS	R4, #4
0x3B86	0x702C    STRB	R4, [R5, #0]
;rf4463pro.c, 146 :: 		pcBuffer[ 7 ] = RF4463_FIELD_CONFIG_CRC_START | RF4463_FIELD_CONFIG_SEND_CRC | RF4463_FIELD_CONFIG_CHECK_CRC | RF4463_FIELD_CONFIG_CRC_ENABLE;
0x3B88	0x1DF5    ADDS	R5, R6, #7
0x3B8A	0x24AA    MOVS	R4, #170
0x3B8C	0x702C    STRB	R4, [R5, #0]
;rf4463pro.c, 147 :: 		pcBuffer[ 8 ] = 0x00;
0x3B8E	0xF2060508  ADDW	R5, R6, #8
0x3B92	0x2400    MOVS	R4, #0
0x3B94	0x702C    STRB	R4, [R5, #0]
;rf4463pro.c, 148 :: 		pcBuffer[ 9 ] = 0x00;
0x3B96	0xF2060509  ADDW	R5, R6, #9
0x3B9A	0x2400    MOVS	R4, #0
0x3B9C	0x702C    STRB	R4, [R5, #0]
;rf4463pro.c, 149 :: 		pcBuffer[ 10 ] = 0x00;
0x3B9E	0xF206050A  ADDW	R5, R6, #10
0x3BA2	0x2400    MOVS	R4, #0
0x3BA4	0x702C    STRB	R4, [R5, #0]
;rf4463pro.c, 150 :: 		pcBuffer[ 11 ] = 0x00;
0x3BA6	0xF206050B  ADDW	R5, R6, #11
0x3BAA	0x2400    MOVS	R4, #0
0x3BAC	0x702C    STRB	R4, [R5, #0]
;rf4463pro.c, 151 :: 		ucRf4463SetProperty( RF4463_PROPERTY_PKT_FIELD_1_LENGTH_12_8, 12, pcBuffer );
0x3BAE	0x4632    MOV	R2, R6
0x3BB0	0x210C    MOVS	R1, #12
0x3BB2	0xF241200D  MOVW	R0, #4621
0x3BB6	0xF7FFF9F3  BL	_ucRf4463SetProperty+0
;rf4463pro.c, 153 :: 		pcBuffer[ 0 ] = 0x00;
0x3BBA	0xAE01    ADD	R6, SP, #4
0x3BBC	0x2400    MOVS	R4, #0
0x3BBE	0x7034    STRB	R4, [R6, #0]
;rf4463pro.c, 154 :: 		pcBuffer[ 1 ] = 0x00;
0x3BC0	0x1C75    ADDS	R5, R6, #1
0x3BC2	0x2400    MOVS	R4, #0
0x3BC4	0x702C    STRB	R4, [R5, #0]
;rf4463pro.c, 155 :: 		pcBuffer[ 2 ] = 0x00;
0x3BC6	0x1CB5    ADDS	R5, R6, #2
0x3BC8	0x2400    MOVS	R4, #0
0x3BCA	0x702C    STRB	R4, [R5, #0]
;rf4463pro.c, 156 :: 		pcBuffer[ 3 ] = 0x00;
0x3BCC	0x1CF5    ADDS	R5, R6, #3
0x3BCE	0x2400    MOVS	R4, #0
0x3BD0	0x702C    STRB	R4, [R5, #0]
;rf4463pro.c, 157 :: 		pcBuffer[ 4 ] = 0x00;
0x3BD2	0x1D35    ADDS	R5, R6, #4
0x3BD4	0x2400    MOVS	R4, #0
0x3BD6	0x702C    STRB	R4, [R5, #0]
;rf4463pro.c, 158 :: 		pcBuffer[ 5 ] = 0x00;
0x3BD8	0x1D75    ADDS	R5, R6, #5
0x3BDA	0x2400    MOVS	R4, #0
0x3BDC	0x702C    STRB	R4, [R5, #0]
;rf4463pro.c, 159 :: 		pcBuffer[ 6 ] = 0x00;
0x3BDE	0x1DB5    ADDS	R5, R6, #6
0x3BE0	0x2400    MOVS	R4, #0
0x3BE2	0x702C    STRB	R4, [R5, #0]
;rf4463pro.c, 160 :: 		pcBuffer[ 7 ] = 0x00;
0x3BE4	0x1DF5    ADDS	R5, R6, #7
0x3BE6	0x2400    MOVS	R4, #0
0x3BE8	0x702C    STRB	R4, [R5, #0]
;rf4463pro.c, 161 :: 		ucRf4463SetProperty( RF4463_PROPERTY_PKT_FIELD_4_LENGTH_12_8, 8, pcBuffer );
0x3BEA	0x4632    MOV	R2, R6
0x3BEC	0x2108    MOVS	R1, #8
0x3BEE	0xF2412019  MOVW	R0, #4633
0x3BF2	0xF7FFF9D5  BL	_ucRf4463SetProperty+0
;rf4463pro.c, 166 :: 		pcBuffer[ 0 ] = 0x01;
0x3BF6	0xAD01    ADD	R5, SP, #4
0x3BF8	0x2401    MOVS	R4, #1
0x3BFA	0x702C    STRB	R4, [R5, #0]
;rf4463pro.c, 167 :: 		ucRf4463SetProperty( RF4463_PROPERTY_MODEM_RSSI_CONTROL, 1, pcBuffer );
0x3BFC	0x462A    MOV	R2, R5
0x3BFE	0x2101    MOVS	R1, #1
0x3C00	0xF242004C  MOVW	R0, #8268
0x3C04	0xF7FFF9CC  BL	_ucRf4463SetProperty+0
;rf4463pro.c, 172 :: 		pcBuffer[ 0 ] = 0x01;
0x3C08	0xAE01    ADD	R6, SP, #4
0x3C0A	0x2401    MOVS	R4, #1
0x3C0C	0x7034    STRB	R4, [R6, #0]
;rf4463pro.c, 173 :: 		pcBuffer[ 1 ] = 0x38;
0x3C0E	0x1C75    ADDS	R5, R6, #1
0x3C10	0x2438    MOVS	R4, #56
0x3C12	0x702C    STRB	R4, [R5, #0]
;rf4463pro.c, 174 :: 		pcBuffer[ 2 ] = 0x00;
0x3C14	0x1CB5    ADDS	R5, R6, #2
0x3C16	0x2400    MOVS	R4, #0
0x3C18	0x702C    STRB	R4, [R5, #0]
;rf4463pro.c, 175 :: 		ucRf4463SetProperty( RF4463_PROPERTY_INT_CTL_ENABLE, 3, pcBuffer );
0x3C1A	0x4632    MOV	R2, R6
0x3C1C	0x2103    MOVS	R1, #3
0x3C1E	0xF2401000  MOVW	R0, #256
0x3C22	0xF7FFF9BD  BL	_ucRf4463SetProperty+0
;rf4463pro.c, 180 :: 		ucRf4463SetTxPower( ucTxPower );
0x3C26	0xF89D0024  LDRB	R0, [SP, #36]
0x3C2A	0xF7FFFC01  BL	_ucRf4463SetTxPower+0
;rf4463pro.c, 181 :: 		}
L_end_vRf4463Init:
0x3C2E	0xF8DDE000  LDR	LR, [SP, #0]
0x3C32	0xB00A    ADD	SP, SP, #40
0x3C34	0x4770    BX	LR
0x3C36	0xBF00    NOP
0x3C38	0x4E1D0000  	?lstr_121_main+0
0x3C3C	0x04C50000  	_vDebugPrint+0
0x3C40	0x4DE30000  	?lstr_122_main+0
0x3C44	0x4E000000  	?lstr_123_main+0
0x3C48	0x4BB00000  	?lstr_124_main+0
0x3C4C	0x4EAE0000  	?lstr_125_main+0
0x3C50	0x4DC40000  	?lstr_126_main+0
0x3C54	0x00EB2000  	main_usRfNetwork+0
0x3C58	0x00A72000  	main_ucRxChannel+0
0x3C5C	0x00EA2000  	main_ucTxChannel+0
0x3C60	0x44D00000  	_RF4463_CONFIGURATION_DATA+0
; end of _vRf4463Init
_vRf4463PowerOnReset:
;rf4463pro.c, 186 :: 		void vRf4463PowerOnReset(){
0x3328	0xB083    SUB	SP, SP, #12
0x332A	0xF8CDE000  STR	LR, [SP, #0]
;rf4463pro.c, 199 :: 		uint8_t pcBuffer[ 7 ] = { RF_POWER_UP };
0x332E	0x2002    MOVS	R0, #2
0x3330	0xF88D0004  STRB	R0, [SP, #4]
0x3334	0x2001    MOVS	R0, #1
0x3336	0xF88D0005  STRB	R0, [SP, #5]
0x333A	0x2000    MOVS	R0, #0
0x333C	0xF88D0006  STRB	R0, [SP, #6]
0x3340	0x2001    MOVS	R0, #1
0x3342	0xF88D0007  STRB	R0, [SP, #7]
0x3346	0x20C9    MOVS	R0, #201
0x3348	0xF88D0008  STRB	R0, [SP, #8]
0x334C	0x20C3    MOVS	R0, #195
0x334E	0xF88D0009  STRB	R0, [SP, #9]
0x3352	0x2080    MOVS	R0, #128
0x3354	0xF88D000A  STRB	R0, [SP, #10]
;rf4463pro.c, 201 :: 		vRF4463SetPinSDN( PIN_LEVEL_HIGH );
0x3358	0x2001    MOVS	R0, #1
0x335A	0xF7FEFCF1  BL	_vRF4463SetPinSDN+0
;rf4463pro.c, 202 :: 		Delay_us( 16 );
0x335E	0xF24007BF  MOVW	R7, #191
0x3362	0xF2C00700  MOVT	R7, #0
0x3366	0xBF00    NOP
0x3368	0xBF00    NOP
L_vRf4463PowerOnReset304:
0x336A	0x1E7F    SUBS	R7, R7, #1
0x336C	0xD1FD    BNE	L_vRf4463PowerOnReset304
0x336E	0xBF00    NOP
0x3370	0xBF00    NOP
0x3372	0xBF00    NOP
;rf4463pro.c, 203 :: 		vRF4463SetPinSDN( PIN_LEVEL_LOW );
0x3374	0x2000    MOVS	R0, #0
0x3376	0xF7FEFCE3  BL	_vRF4463SetPinSDN+0
;rf4463pro.c, 205 :: 		Delay_ms( 6 );
0x337A	0xF641173F  MOVW	R7, #6463
0x337E	0xF2C00701  MOVT	R7, #1
L_vRf4463PowerOnReset306:
0x3382	0x1E7F    SUBS	R7, R7, #1
0x3384	0xD1FD    BNE	L_vRf4463PowerOnReset306
0x3386	0xBF00    NOP
0x3388	0xBF00    NOP
0x338A	0xBF00    NOP
0x338C	0xBF00    NOP
0x338E	0xBF00    NOP
;rf4463pro.c, 207 :: 		vRF4463SetPinSelect( PIN_LEVEL_LOW );
0x3390	0x2000    MOVS	R0, #0
0x3392	0xF7FEFCCD  BL	_vRF4463SetPinSelect+0
;rf4463pro.c, 208 :: 		vRf4463SPIWriteBuffer( sizeof( pcBuffer ), pcBuffer );
0x3396	0xA801    ADD	R0, SP, #4
0x3398	0x4601    MOV	R1, R0
0x339A	0x2007    MOVS	R0, #7
0x339C	0xF7FFFE46  BL	_vRf4463SPIWriteBuffer+0
;rf4463pro.c, 209 :: 		vRF4463SetPinSelect( PIN_LEVEL_HIGH );
0x33A0	0x2001    MOVS	R0, #1
0x33A2	0xF7FEFCC5  BL	_vRF4463SetPinSelect+0
;rf4463pro.c, 210 :: 		}
L_end_vRf4463PowerOnReset:
0x33A6	0xF8DDE000  LDR	LR, [SP, #0]
0x33AA	0xB003    ADD	SP, SP, #12
0x33AC	0x4770    BX	LR
; end of _vRf4463PowerOnReset
_vRF4463SetPinSDN:
;rf4463handler.c, 675 :: 		void vRF4463SetPinSDN( uint8_t ucPinVal ){
; ucPinVal start address is: 0 (R0)
0x1D40	0xB081    SUB	SP, SP, #4
; ucPinVal end address is: 0 (R0)
; ucPinVal start address is: 0 (R0)
;rf4463handler.c, 676 :: 		RF4463nSDN = ucPinVal;
0x1D42	0x4902    LDR	R1, [PC, #8]
0x1D44	0x6008    STR	R0, [R1, #0]
; ucPinVal end address is: 0 (R0)
;rf4463handler.c, 677 :: 		}
L_end_vRF4463SetPinSDN:
0x1D46	0xB001    ADD	SP, SP, #4
0x1D48	0x4770    BX	LR
0x1D4A	0xBF00    NOP
0x1D4C	0x81AC4221  	GPIOB_ODR+0
; end of _vRF4463SetPinSDN
_vRF4463SetPinSelect:
;rf4463handler.c, 668 :: 		void vRF4463SetPinSelect( uint8_t ucPinVal ){
; ucPinVal start address is: 0 (R0)
0x1D30	0xB081    SUB	SP, SP, #4
; ucPinVal end address is: 0 (R0)
; ucPinVal start address is: 0 (R0)
;rf4463handler.c, 669 :: 		RF4463nSEL = ucPinVal;
0x1D32	0x4902    LDR	R1, [PC, #8]
0x1D34	0x6008    STR	R0, [R1, #0]
; ucPinVal end address is: 0 (R0)
;rf4463handler.c, 670 :: 		}
L_end_vRF4463SetPinSelect:
0x1D36	0xB001    ADD	SP, SP, #4
0x1D38	0x4770    BX	LR
0x1D3A	0xBF00    NOP
0x1D3C	0x81B04221  	GPIOB_ODR+0
; end of _vRF4463SetPinSelect
_vRf4463SPIWriteBuffer:
;rf4463spi.c, 35 :: 		void vRf4463SPIWriteBuffer( uint16_t usWriteLength, uint8_t * pcWriteBuffer ){
; pcWriteBuffer start address is: 4 (R1)
; usWriteLength start address is: 0 (R0)
0x302C	0xB081    SUB	SP, SP, #4
0x302E	0xF8CDE000  STR	LR, [SP, #0]
; pcWriteBuffer end address is: 4 (R1)
; usWriteLength end address is: 0 (R0)
; usWriteLength start address is: 0 (R0)
; pcWriteBuffer start address is: 4 (R1)
; pcWriteBuffer end address is: 4 (R1)
; usWriteLength end address is: 0 (R0)
0x3032	0x460D    MOV	R5, R1
;rf4463spi.c, 39 :: 		while( usWriteLength-- ){
L_vRf4463SPIWriteBuffer340:
; pcWriteBuffer start address is: 20 (R5)
; usWriteLength start address is: 16 (R4)
; usWriteLength start address is: 0 (R0)
0x3034	0xB283    UXTH	R3, R0
0x3036	0x1E42    SUBS	R2, R0, #1
; usWriteLength end address is: 0 (R0)
; usWriteLength start address is: 16 (R4)
0x3038	0xB294    UXTH	R4, R2
; usWriteLength end address is: 16 (R4)
0x303A	0xB133    CBZ	R3, L_vRf4463SPIWriteBuffer341
; usWriteLength end address is: 16 (R4)
;rf4463spi.c, 40 :: 		ucRf4463SPIByte( *pcWriteBuffer++ );
; usWriteLength start address is: 16 (R4)
0x303C	0x782A    LDRB	R2, [R5, #0]
0x303E	0xB2D0    UXTB	R0, R2
0x3040	0xF7FEFEE4  BL	_ucRf4463SPIByte+0
0x3044	0x1C6D    ADDS	R5, R5, #1
;rf4463spi.c, 41 :: 		}
0x3046	0xB2A0    UXTH	R0, R4
; usWriteLength end address is: 16 (R4)
; pcWriteBuffer end address is: 20 (R5)
0x3048	0xE7F4    B	L_vRf4463SPIWriteBuffer340
L_vRf4463SPIWriteBuffer341:
;rf4463spi.c, 42 :: 		}
L_end_vRf4463SPIWriteBuffer:
0x304A	0xF8DDE000  LDR	LR, [SP, #0]
0x304E	0xB001    ADD	SP, SP, #4
0x3050	0x4770    BX	LR
; end of _vRf4463SPIWriteBuffer
_ucRf4463SPIByte:
;rf4463spi.c, 66 :: 		uint8_t ucRf4463SPIByte( uint8_t pcWriteData ){
; pcWriteData start address is: 0 (R0)
0x1E0C	0xB081    SUB	SP, SP, #4
0x1E0E	0xF8CDE000  STR	LR, [SP, #0]
; pcWriteData end address is: 0 (R0)
; pcWriteData start address is: 0 (R0)
;rf4463spi.c, 67 :: 		return SPI2_Read( pcWriteData );
; pcWriteData end address is: 0 (R0)
0x1E12	0xF7FEFDBD  BL	_SPI2_Read+0
0x1E16	0xB2C0    UXTB	R0, R0
;rf4463spi.c, 68 :: 		}
L_end_ucRf4463SPIByte:
0x1E18	0xF8DDE000  LDR	LR, [SP, #0]
0x1E1C	0xB001    ADD	SP, SP, #4
0x1E1E	0x4770    BX	LR
; end of _ucRf4463SPIByte
_SPI2_Read:
;__Lib_SPI_123.c, 99 :: 		
; data_out start address is: 0 (R0)
0x0990	0xB081    SUB	SP, SP, #4
0x0992	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 100 :: 		
0x0996	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x0998	0x4803    LDR	R0, [PC, #12]
0x099A	0xF7FFFE65  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 101 :: 		
L_end_SPI2_Read:
0x099E	0xF8DDE000  LDR	LR, [SP, #0]
0x09A2	0xB001    ADD	SP, SP, #4
0x09A4	0x4770    BX	LR
0x09A6	0xBF00    NOP
0x09A8	0x38004000  	SPI2_CR1+0
; end of _SPI2_Read
__Lib_SPI_123_SPIx_Read:
;__Lib_SPI_123.c, 67 :: 		
; data_out start address is: 4 (R1)
; base start address is: 0 (R0)
0x0668	0xB081    SUB	SP, SP, #4
; data_out end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; data_out start address is: 4 (R1)
;__Lib_SPI_123.c, 68 :: 		
0x066A	0xF200020C  ADDW	R2, R0, #12
0x066E	0x6011    STR	R1, [R2, #0]
; data_out end address is: 4 (R1)
; base end address is: 0 (R0)
;__Lib_SPI_123.c, 69 :: 		
L___Lib_SPI_123_SPIx_Read0:
; base start address is: 0 (R0)
0x0670	0xF2000208  ADDW	R2, R0, #8
0x0674	0x6813    LDR	R3, [R2, #0]
0x0676	0xF3C30200  UBFX	R2, R3, #0, #1
0x067A	0xB902    CBNZ	R2, L___Lib_SPI_123_SPIx_Read1
;__Lib_SPI_123.c, 70 :: 		
0x067C	0xE7F8    B	L___Lib_SPI_123_SPIx_Read0
L___Lib_SPI_123_SPIx_Read1:
;__Lib_SPI_123.c, 71 :: 		
0x067E	0xF200020C  ADDW	R2, R0, #12
; base end address is: 0 (R0)
0x0682	0x6812    LDR	R2, [R2, #0]
0x0684	0xB290    UXTH	R0, R2
;__Lib_SPI_123.c, 72 :: 		
L_end_SPIx_Read:
0x0686	0xB001    ADD	SP, SP, #4
0x0688	0x4770    BX	LR
; end of __Lib_SPI_123_SPIx_Read
_vRf4463SetConfiguration:
;rf4463pro.c, 253 :: 		void vRf4463SetConfiguration( const uint8_t * pcParameters, uint16_t usParametersLength ){
; pcParameters start address is: 0 (R0)
0x2F28	0xB08C    SUB	SP, SP, #48
0x2F2A	0xF8CDE000  STR	LR, [SP, #0]
0x2F2E	0xF8AD102C  STRH	R1, [SP, #44]
; pcParameters end address is: 0 (R0)
; pcParameters start address is: 0 (R0)
;rf4463pro.c, 254 :: 		uint8_t ucCommandLength = 0;
;rf4463pro.c, 255 :: 		uint8_t ucCommand = 0;
;rf4463pro.c, 258 :: 		uint16_t usPosition = 0;
;rf4463pro.c, 260 :: 		usParametersLength  = usParametersLength - 1;
0x2F32	0xF8BD202C  LDRH	R2, [SP, #44]
0x2F36	0x1E52    SUBS	R2, R2, #1
0x2F38	0xF8AD202C  STRH	R2, [SP, #44]
;rf4463pro.c, 261 :: 		ucCommandLength     = pcParameters[ 0 ];
0x2F3C	0x7802    LDRB	R2, [R0, #0]
;rf4463pro.c, 262 :: 		usPosition          = ucCommandLength + 1;
0x2F3E	0x1C56    ADDS	R6, R2, #1
0x2F40	0xB2B6    UXTH	R6, R6
; usPosition start address is: 24 (R6)
; usPosition end address is: 24 (R6)
0x2F42	0xB2B1    UXTH	R1, R6
;rf4463pro.c, 264 :: 		while( usPosition < usParametersLength ){
L_vRf4463SetConfiguration316:
; usPosition start address is: 4 (R1)
; pcParameters start address is: 0 (R0)
; pcParameters end address is: 0 (R0)
0x2F44	0xF8BD202C  LDRH	R2, [SP, #44]
0x2F48	0x4291    CMP	R1, R2
0x2F4A	0xD225    BCS	L_vRf4463SetConfiguration317
; pcParameters end address is: 0 (R0)
;rf4463pro.c, 265 :: 		ucCommandLength = ( pcParameters[ usPosition++ ] - 1 );
; pcParameters start address is: 0 (R0)
0x2F4C	0x1842    ADDS	R2, R0, R1
0x2F4E	0x7812    LDRB	R2, [R2, #0]
0x2F50	0x1E54    SUBS	R4, R2, #1
0x2F52	0xF88D402E  STRB	R4, [SP, #46]
0x2F56	0x1C4B    ADDS	R3, R1, #1
0x2F58	0xB29B    UXTH	R3, R3
; usPosition end address is: 4 (R1)
;rf4463pro.c, 266 :: 		ucCommand = pcParameters[ usPosition++ ];
0x2F5A	0x18C2    ADDS	R2, R0, R3
0x2F5C	0x7812    LDRB	R2, [R2, #0]
; ucCommand start address is: 24 (R6)
0x2F5E	0xB2D6    UXTB	R6, R2
0x2F60	0x1C5A    ADDS	R2, R3, #1
0x2F62	0xB292    UXTH	R2, R2
; usPosition start address is: 4 (R1)
0x2F64	0xB291    UXTH	R1, R2
;rf4463pro.c, 267 :: 		memcpy( ( uint8_t * )pcBuffer, pcParameters + usPosition, ucCommandLength );
0x2F66	0x1883    ADDS	R3, R0, R2
0x2F68	0xAA03    ADD	R2, SP, #12
0x2F6A	0xF8AD1004  STRH	R1, [SP, #4]
0x2F6E	0x9002    STR	R0, [SP, #8]
0x2F70	0x4619    MOV	R1, R3
0x2F72	0x4610    MOV	R0, R2
0x2F74	0xB2E2    UXTB	R2, R4
0x2F76	0xF7FEFF37  BL	_memcpy+0
;rf4463pro.c, 268 :: 		ucRf4463SetCommand( ucCommandLength, ucCommand, pcBuffer );
0x2F7A	0xAA03    ADD	R2, SP, #12
0x2F7C	0xB2F1    UXTB	R1, R6
; ucCommand end address is: 24 (R6)
0x2F7E	0xF89D002E  LDRB	R0, [SP, #46]
0x2F82	0xF000FC77  BL	_ucRf4463SetCommand+0
0x2F86	0x9802    LDR	R0, [SP, #8]
0x2F88	0xF8BD1004  LDRH	R1, [SP, #4]
;rf4463pro.c, 269 :: 		usPosition = usPosition + ucCommandLength;
0x2F8C	0xF89D202E  LDRB	R2, [SP, #46]
0x2F90	0x188A    ADDS	R2, R1, R2
; usPosition end address is: 4 (R1)
; usPosition start address is: 24 (R6)
0x2F92	0xB296    UXTH	R6, R2
;rf4463pro.c, 270 :: 		}
; pcParameters end address is: 0 (R0)
; usPosition end address is: 24 (R6)
0x2F94	0xB2B1    UXTH	R1, R6
0x2F96	0xE7D5    B	L_vRf4463SetConfiguration316
L_vRf4463SetConfiguration317:
;rf4463pro.c, 271 :: 		}
L_end_vRf4463SetConfiguration:
0x2F98	0xF8DDE000  LDR	LR, [SP, #0]
0x2F9C	0xB00C    ADD	SP, SP, #48
0x2F9E	0x4770    BX	LR
; end of _vRf4463SetConfiguration
_memcpy:
;__Lib_CString.c, 44 :: 		
; n start address is: 8 (R2)
; s1 start address is: 4 (R1)
; d1 start address is: 0 (R0)
0x1DE8	0xB081    SUB	SP, SP, #4
0x1DEA	0x460B    MOV	R3, R1
0x1DEC	0x4601    MOV	R1, R0
; n end address is: 8 (R2)
; s1 end address is: 4 (R1)
; d1 end address is: 0 (R0)
; d1 start address is: 4 (R1)
; s1 start address is: 12 (R3)
; n start address is: 8 (R2)
;__Lib_CString.c, 48 :: 		
; ss start address is: 0 (R0)
0x1DEE	0x4618    MOV	R0, R3
; s1 end address is: 12 (R3)
;__Lib_CString.c, 49 :: 		
; dd start address is: 20 (R5)
0x1DF0	0x460D    MOV	R5, R1
; d1 end address is: 4 (R1)
; dd end address is: 20 (R5)
; ss end address is: 0 (R0)
;__Lib_CString.c, 50 :: 		
L_memcpy7:
; dd start address is: 20 (R5)
; ss start address is: 0 (R0)
; n start address is: 8 (R2)
; d1 start address is: 4 (R1)
0x1DF2	0xB214    SXTH	R4, R2
0x1DF4	0x1E53    SUBS	R3, R2, #1
0x1DF6	0xB21A    SXTH	R2, R3
; n end address is: 8 (R2)
0x1DF8	0xB124    CBZ	R4, L_memcpy8
; n end address is: 8 (R2)
;__Lib_CString.c, 51 :: 		
; n start address is: 8 (R2)
0x1DFA	0x7803    LDRB	R3, [R0, #0]
0x1DFC	0x702B    STRB	R3, [R5, #0]
0x1DFE	0x1C6D    ADDS	R5, R5, #1
0x1E00	0x1C40    ADDS	R0, R0, #1
; n end address is: 8 (R2)
; dd end address is: 20 (R5)
; ss end address is: 0 (R0)
0x1E02	0xE7F6    B	L_memcpy7
L_memcpy8:
;__Lib_CString.c, 53 :: 		
0x1E04	0x4608    MOV	R0, R1
; d1 end address is: 4 (R1)
;__Lib_CString.c, 54 :: 		
L_end_memcpy:
0x1E06	0xB001    ADD	SP, SP, #4
0x1E08	0x4770    BX	LR
; end of _memcpy
_ucRf4463SetCommand:
;rf4463pro.c, 276 :: 		uint8_t ucRf4463SetCommand( uint8_t ucLength, uint8_t ucCommand, uint8_t * pcParametersBuffer ){
0x3874	0xB084    SUB	SP, SP, #16
0x3876	0xF8CDE000  STR	LR, [SP, #0]
0x387A	0xF88D0004  STRB	R0, [SP, #4]
0x387E	0xF88D1008  STRB	R1, [SP, #8]
0x3882	0x9203    STR	R2, [SP, #12]
;rf4463pro.c, 277 :: 		if( ucRf4463CheckCTS() == NOT_SUCCESS ){
0x3884	0xF7FFFB1E  BL	_ucRf4463CheckCTS+0
0x3888	0x2801    CMP	R0, #1
0x388A	0xD101    BNE	L_ucRf4463SetCommand318
;rf4463pro.c, 278 :: 		return NOT_SUCCESS;
0x388C	0x2001    MOVS	R0, #1
0x388E	0xE00F    B	L_end_ucRf4463SetCommand
;rf4463pro.c, 279 :: 		}
L_ucRf4463SetCommand318:
;rf4463pro.c, 281 :: 		vRF4463SetPinSelect( PIN_LEVEL_LOW );
0x3890	0x2000    MOVS	R0, #0
0x3892	0xF7FEFA4D  BL	_vRF4463SetPinSelect+0
;rf4463pro.c, 282 :: 		ucRf4463SPIByte( ucCommand );
0x3896	0xF89D0008  LDRB	R0, [SP, #8]
0x389A	0xF7FEFAB7  BL	_ucRf4463SPIByte+0
;rf4463pro.c, 283 :: 		vRf4463SPIWriteBuffer( ucLength, pcParametersBuffer );
0x389E	0x9903    LDR	R1, [SP, #12]
0x38A0	0xF89D0004  LDRB	R0, [SP, #4]
0x38A4	0xF7FFFBC2  BL	_vRf4463SPIWriteBuffer+0
;rf4463pro.c, 284 :: 		vRF4463SetPinSelect( PIN_LEVEL_HIGH );
0x38A8	0x2001    MOVS	R0, #1
0x38AA	0xF7FEFA41  BL	_vRF4463SetPinSelect+0
;rf4463pro.c, 286 :: 		return SUCCESS;
0x38AE	0x2000    MOVS	R0, #0
;rf4463pro.c, 287 :: 		}
L_end_ucRf4463SetCommand:
0x38B0	0xF8DDE000  LDR	LR, [SP, #0]
0x38B4	0xB004    ADD	SP, SP, #16
0x38B6	0x4770    BX	LR
; end of _ucRf4463SetCommand
_ucRf4463CheckCTS:
;rf4463pro.c, 394 :: 		uint8_t ucRf4463CheckCTS(){
0x2EC4	0xB081    SUB	SP, SP, #4
0x2EC6	0xF8CDE000  STR	LR, [SP, #0]
;rf4463pro.c, 395 :: 		uint16_t usTimeoutCounter = 0;
;rf4463pro.c, 397 :: 		usTimeoutCounter = RF4463_CTS_TIMEOUT;
; usTimeoutCounter start address is: 8 (R2)
0x2ECA	0xF64012C4  MOVW	R2, #2500
; usTimeoutCounter end address is: 8 (R2)
;rf4463pro.c, 400 :: 		while( usTimeoutCounter-- ){
L_ucRf4463CheckCTS327:
; usTimeoutCounter start address is: 16 (R4)
; usTimeoutCounter start address is: 8 (R2)
0x2ECE	0xB291    UXTH	R1, R2
0x2ED0	0x1E50    SUBS	R0, R2, #1
; usTimeoutCounter end address is: 8 (R2)
; usTimeoutCounter start address is: 16 (R4)
0x2ED2	0xB284    UXTH	R4, R0
; usTimeoutCounter end address is: 16 (R4)
0x2ED4	0xB1A9    CBZ	R1, L_ucRf4463CheckCTS328
; usTimeoutCounter end address is: 16 (R4)
;rf4463pro.c, 401 :: 		vRF4463SetPinSelect( PIN_LEVEL_LOW );
; usTimeoutCounter start address is: 16 (R4)
0x2ED6	0x2000    MOVS	R0, #0
0x2ED8	0xF7FEFF2A  BL	_vRF4463SetPinSelect+0
;rf4463pro.c, 402 :: 		ucRf4463SPIByte( RF4463_CMD_READ_BUF );
0x2EDC	0x2044    MOVS	R0, #68
0x2EDE	0xF7FEFF95  BL	_ucRf4463SPIByte+0
;rf4463pro.c, 403 :: 		if( ucRf4463SPIByte( RF4463_CMD_READ_BUF ) == RF4463_CTS_REPLY ){
0x2EE2	0x2044    MOVS	R0, #68
0x2EE4	0xF7FEFF92  BL	_ucRf4463SPIByte+0
0x2EE8	0xF1B00FFF  CMP	R0, #255
0x2EEC	0xD104    BNE	L_ucRf4463CheckCTS329
; usTimeoutCounter end address is: 16 (R4)
;rf4463pro.c, 405 :: 		vRF4463SetPinSelect( PIN_LEVEL_HIGH );
0x2EEE	0x2001    MOVS	R0, #1
0x2EF0	0xF7FEFF1E  BL	_vRF4463SetPinSelect+0
;rf4463pro.c, 406 :: 		return SUCCESS;
0x2EF4	0x2000    MOVS	R0, #0
0x2EF6	0xE00F    B	L_end_ucRf4463CheckCTS
;rf4463pro.c, 407 :: 		}
L_ucRf4463CheckCTS329:
;rf4463pro.c, 408 :: 		vRF4463SetPinSelect( PIN_LEVEL_HIGH );
; usTimeoutCounter start address is: 16 (R4)
0x2EF8	0x2001    MOVS	R0, #1
0x2EFA	0xF7FEFF19  BL	_vRF4463SetPinSelect+0
;rf4463pro.c, 409 :: 		}
0x2EFE	0xB2A2    UXTH	R2, R4
; usTimeoutCounter end address is: 16 (R4)
0x2F00	0xE7E5    B	L_ucRf4463CheckCTS327
L_ucRf4463CheckCTS328:
;rf4463pro.c, 410 :: 		STM_LOGE( "[ RF4463 ] CTS failed\r\n", NULL );
0x2F02	0x2200    MOVS	R2, #0
0x2F04	0xB252    SXTB	R2, R2
0x2F06	0x4906    LDR	R1, [PC, #24]
0x2F08	0x4806    LDR	R0, [PC, #24]
0x2F0A	0xB404    PUSH	(R2)
0x2F0C	0xB402    PUSH	(R1)
0x2F0E	0xB401    PUSH	(R0)
0x2F10	0xF7FFF8EE  BL	_PrintOut+0
0x2F14	0xB003    ADD	SP, SP, #12
;rf4463pro.c, 411 :: 		return NOT_SUCCESS;
0x2F16	0x2001    MOVS	R0, #1
;rf4463pro.c, 412 :: 		}
L_end_ucRf4463CheckCTS:
0x2F18	0xF8DDE000  LDR	LR, [SP, #0]
0x2F1C	0xB001    ADD	SP, SP, #4
0x2F1E	0x4770    BX	LR
0x2F20	0x50830000  	?lstr_132_main+0
0x2F24	0x04C50000  	_vDebugPrint+0
; end of _ucRf4463CheckCTS
_vBufferSetToZero:
;utils.c, 97 :: 		void vBufferSetToZero( uint8_t * pcBufferToClean, uint16_t uslength ){
; uslength start address is: 4 (R1)
; pcBufferToClean start address is: 0 (R0)
0x3008	0xB081    SUB	SP, SP, #4
; uslength end address is: 4 (R1)
; pcBufferToClean end address is: 0 (R0)
; pcBufferToClean start address is: 0 (R0)
; uslength start address is: 4 (R1)
;utils.c, 98 :: 		uint16_t usPosition = 0;
;utils.c, 100 :: 		for( usPosition = 0; usPosition < uslength; usPosition++ ){
; usPosition start address is: 16 (R4)
0x300A	0x2400    MOVS	R4, #0
; pcBufferToClean end address is: 0 (R0)
; uslength end address is: 4 (R1)
; usPosition end address is: 16 (R4)
0x300C	0xF8AD1000  STRH	R1, [SP, #0]
0x3010	0x4601    MOV	R1, R0
0x3012	0xF8BD0000  LDRH	R0, [SP, #0]
L_vBufferSetToZero128:
; usPosition start address is: 16 (R4)
; pcBufferToClean start address is: 4 (R1)
; uslength start address is: 0 (R0)
; pcBufferToClean start address is: 4 (R1)
; pcBufferToClean end address is: 4 (R1)
0x3016	0x4284    CMP	R4, R0
0x3018	0xD205    BCS	L_vBufferSetToZero129
; pcBufferToClean end address is: 4 (R1)
;utils.c, 101 :: 		pcBufferToClean[ usPosition ] = 0x00;
; pcBufferToClean start address is: 4 (R1)
0x301A	0x190B    ADDS	R3, R1, R4
0x301C	0x2200    MOVS	R2, #0
0x301E	0x701A    STRB	R2, [R3, #0]
;utils.c, 100 :: 		for( usPosition = 0; usPosition < uslength; usPosition++ ){
0x3020	0x1C64    ADDS	R4, R4, #1
0x3022	0xB2A4    UXTH	R4, R4
;utils.c, 102 :: 		}
; uslength end address is: 0 (R0)
; pcBufferToClean end address is: 4 (R1)
; usPosition end address is: 16 (R4)
0x3024	0xE7F7    B	L_vBufferSetToZero128
L_vBufferSetToZero129:
;utils.c, 103 :: 		}
L_end_vBufferSetToZero:
0x3026	0xB001    ADD	SP, SP, #4
0x3028	0x4770    BX	LR
; end of _vBufferSetToZero
_ucRf4463SetProperty:
;rf4463pro.c, 316 :: 		uint8_t ucRf4463SetProperty( uint16_t usStartProperty, uint8_t ucLength, uint8_t * pcParametersBuffer ){
; usStartProperty start address is: 0 (R0)
0x2FA0	0xB085    SUB	SP, SP, #20
0x2FA2	0xF8CDE000  STR	LR, [SP, #0]
0x2FA6	0xF88D100C  STRB	R1, [SP, #12]
0x2FAA	0xB281    UXTH	R1, R0
0x2FAC	0x9204    STR	R2, [SP, #16]
; usStartProperty end address is: 0 (R0)
; usStartProperty start address is: 4 (R1)
;rf4463pro.c, 319 :: 		if( ucRf4463CheckCTS() == NOT_SUCCESS ){
0x2FAE	0xF8AD1004  STRH	R1, [SP, #4]
0x2FB2	0xF7FFFF87  BL	_ucRf4463CheckCTS+0
0x2FB6	0xF8BD1004  LDRH	R1, [SP, #4]
0x2FBA	0x2801    CMP	R0, #1
0x2FBC	0xD101    BNE	L_ucRf4463SetProperty321
; usStartProperty end address is: 4 (R1)
;rf4463pro.c, 320 :: 		return NOT_SUCCESS;
0x2FBE	0x2001    MOVS	R0, #1
0x2FC0	0xE01E    B	L_end_ucRf4463SetProperty
;rf4463pro.c, 321 :: 		}
L_ucRf4463SetProperty321:
;rf4463pro.c, 323 :: 		pcBuffer[ 0 ] = RF4463_CMD_SET_PROPERTY;
; usStartProperty start address is: 4 (R1)
0x2FC2	0xAD02    ADD	R5, SP, #8
0x2FC4	0x2311    MOVS	R3, #17
0x2FC6	0x702B    STRB	R3, [R5, #0]
;rf4463pro.c, 324 :: 		pcBuffer[ 1 ] = ( usStartProperty >> 8 );
0x2FC8	0x1C6C    ADDS	R4, R5, #1
0x2FCA	0x0A0B    LSRS	R3, R1, #8
0x2FCC	0x7023    STRB	R3, [R4, #0]
;rf4463pro.c, 325 :: 		pcBuffer[ 2 ] = ucLength;
0x2FCE	0x1CAC    ADDS	R4, R5, #2
0x2FD0	0xF89D300C  LDRB	R3, [SP, #12]
0x2FD4	0x7023    STRB	R3, [R4, #0]
;rf4463pro.c, 326 :: 		pcBuffer[ 3 ] = ( usStartProperty & 0xFF );
0x2FD6	0x1CEC    ADDS	R4, R5, #3
0x2FD8	0xF00103FF  AND	R3, R1, #255
; usStartProperty end address is: 4 (R1)
0x2FDC	0x7023    STRB	R3, [R4, #0]
;rf4463pro.c, 328 :: 		vRF4463SetPinSelect( PIN_LEVEL_LOW );
0x2FDE	0x2000    MOVS	R0, #0
0x2FE0	0xF7FEFEA6  BL	_vRF4463SetPinSelect+0
;rf4463pro.c, 329 :: 		vRf4463SPIWriteBuffer( 4, pcBuffer );
0x2FE4	0xAB02    ADD	R3, SP, #8
0x2FE6	0x4619    MOV	R1, R3
0x2FE8	0x2004    MOVS	R0, #4
0x2FEA	0xF000F81F  BL	_vRf4463SPIWriteBuffer+0
;rf4463pro.c, 330 :: 		vRf4463SPIWriteBuffer( ucLength, pcParametersBuffer );
0x2FEE	0x9904    LDR	R1, [SP, #16]
0x2FF0	0xF89D000C  LDRB	R0, [SP, #12]
0x2FF4	0xF000F81A  BL	_vRf4463SPIWriteBuffer+0
;rf4463pro.c, 331 :: 		vRF4463SetPinSelect( PIN_LEVEL_HIGH );
0x2FF8	0x2001    MOVS	R0, #1
0x2FFA	0xF7FEFE99  BL	_vRF4463SetPinSelect+0
;rf4463pro.c, 333 :: 		return SUCCESS;
0x2FFE	0x2000    MOVS	R0, #0
;rf4463pro.c, 334 :: 		}
L_end_ucRf4463SetProperty:
0x3000	0xF8DDE000  LDR	LR, [SP, #0]
0x3004	0xB005    ADD	SP, SP, #20
0x3006	0x4770    BX	LR
; end of _ucRf4463SetProperty
_ucRf4463SetSyncWords:
;rf4463pro.c, 369 :: 		uint8_t ucRf4463SetSyncWords( uint8_t * pcSyncWords, uint8_t ucLength ){
; ucLength start address is: 4 (R1)
; pcSyncWords start address is: 0 (R0)
0x33F4	0xB084    SUB	SP, SP, #16
0x33F6	0xF8CDE000  STR	LR, [SP, #0]
; ucLength end address is: 4 (R1)
; pcSyncWords end address is: 0 (R0)
; pcSyncWords start address is: 0 (R0)
; ucLength start address is: 4 (R1)
;rf4463pro.c, 372 :: 		if( ( ucLength == 0 ) || ( ucLength > 3 ) ){
0x33FA	0xB111    CBZ	R1, L__ucRf4463SetSyncWords357
0x33FC	0x2903    CMP	R1, #3
0x33FE	0xD800    BHI	L__ucRf4463SetSyncWords356
0x3400	0xE001    B	L_ucRf4463SetSyncWords326
; pcSyncWords end address is: 0 (R0)
; ucLength end address is: 4 (R1)
L__ucRf4463SetSyncWords357:
L__ucRf4463SetSyncWords356:
;rf4463pro.c, 373 :: 		return NOT_SUCCESS;
0x3402	0x2001    MOVS	R0, #1
0x3404	0xE00F    B	L_end_ucRf4463SetSyncWords
;rf4463pro.c, 374 :: 		}
L_ucRf4463SetSyncWords326:
;rf4463pro.c, 376 :: 		pcBuffer[ 0 ] = ucLength - 1;
; ucLength start address is: 4 (R1)
; pcSyncWords start address is: 0 (R0)
0x3406	0xAB02    ADD	R3, SP, #8
0x3408	0x1E4A    SUBS	R2, R1, #1
0x340A	0x701A    STRB	R2, [R3, #0]
;rf4463pro.c, 377 :: 		memcpy( pcBuffer + 1, pcSyncWords, ucLength );
0x340C	0x1C5A    ADDS	R2, R3, #1
0x340E	0x9001    STR	R0, [SP, #4]
; ucLength end address is: 4 (R1)
0x3410	0x4610    MOV	R0, R2
0x3412	0xB2CA    UXTB	R2, R1
; pcSyncWords end address is: 0 (R0)
0x3414	0x9901    LDR	R1, [SP, #4]
0x3416	0xF7FEFCE7  BL	_memcpy+0
;rf4463pro.c, 378 :: 		return ucRf4463SetProperty( RF4463_PROPERTY_SYNC_CONFIG, sizeof( pcBuffer ), pcBuffer );
0x341A	0xAA02    ADD	R2, SP, #8
0x341C	0x2105    MOVS	R1, #5
0x341E	0xF2411000  MOVW	R0, #4352
0x3422	0xF7FFFDBD  BL	_ucRf4463SetProperty+0
;rf4463pro.c, 379 :: 		}
L_end_ucRf4463SetSyncWords:
0x3426	0xF8DDE000  LDR	LR, [SP, #0]
0x342A	0xB004    ADD	SP, SP, #16
0x342C	0x4770    BX	LR
; end of _ucRf4463SetSyncWords
_ucRf4463SetTxPower:
;rf4463pro.c, 557 :: 		uint8_t ucRf4463SetTxPower( uint8_t ucPower ){
; ucPower start address is: 0 (R0)
0x3430	0xB082    SUB	SP, SP, #8
0x3432	0xF8CDE000  STR	LR, [SP, #0]
; ucPower end address is: 0 (R0)
; ucPower start address is: 0 (R0)
;rf4463pro.c, 558 :: 		uint8_t pcBuffer[] = { 0x08, 0x00, 0x00, 0x3D };
0x3436	0x2108    MOVS	R1, #8
0x3438	0xF88D1004  STRB	R1, [SP, #4]
0x343C	0x2100    MOVS	R1, #0
0x343E	0xF88D1005  STRB	R1, [SP, #5]
0x3442	0x2100    MOVS	R1, #0
0x3444	0xF88D1006  STRB	R1, [SP, #6]
0x3448	0x213D    MOVS	R1, #61
0x344A	0xF88D1007  STRB	R1, [SP, #7]
;rf4463pro.c, 560 :: 		if( ucPower > 127 ){
0x344E	0x287F    CMP	R0, #127
0x3450	0xD909    BLS	L__ucRf4463SetTxPower358
;rf4463pro.c, 561 :: 		STM_LOGE( "[ RF4463 ] Invalid Power Value: %d\r\n", ucPower );
0x3452	0x4A10    LDR	R2, [PC, #64]
0x3454	0x4910    LDR	R1, [PC, #64]
0x3456	0xB401    PUSH	(R0)
; ucPower end address is: 0 (R0)
0x3458	0xB404    PUSH	(R2)
0x345A	0xB402    PUSH	(R1)
0x345C	0xF7FEFE48  BL	_PrintOut+0
0x3460	0xB003    ADD	SP, SP, #12
;rf4463pro.c, 562 :: 		ucPower = 127;
; ucPower start address is: 0 (R0)
0x3462	0x207F    MOVS	R0, #127
; ucPower end address is: 0 (R0)
;rf4463pro.c, 563 :: 		}
0x3464	0xE7FF    B	L_ucRf4463SetTxPower332
L__ucRf4463SetTxPower358:
;rf4463pro.c, 560 :: 		if( ucPower > 127 ){
;rf4463pro.c, 563 :: 		}
L_ucRf4463SetTxPower332:
;rf4463pro.c, 565 :: 		pcBuffer[ 1 ] = ucPower;
; ucPower start address is: 0 (R0)
0x3466	0xA901    ADD	R1, SP, #4
0x3468	0x1C49    ADDS	R1, R1, #1
0x346A	0x7008    STRB	R0, [R1, #0]
;rf4463pro.c, 566 :: 		STM_LOGV( "[ RF4463 ] Set Tx Power to: %d\r\n", ucPower );
0x346C	0x4A0B    LDR	R2, [PC, #44]
0x346E	0x490A    LDR	R1, [PC, #40]
0x3470	0xB401    PUSH	(R0)
; ucPower end address is: 0 (R0)
0x3472	0xB404    PUSH	(R2)
0x3474	0xB402    PUSH	(R1)
0x3476	0xF7FEFE3B  BL	_PrintOut+0
0x347A	0xB003    ADD	SP, SP, #12
;rf4463pro.c, 567 :: 		return ucRf4463SetProperty( RF4463_PROPERTY_PA_MODE, sizeof( pcBuffer ), pcBuffer );
0x347C	0xA901    ADD	R1, SP, #4
0x347E	0x460A    MOV	R2, R1
0x3480	0x2104    MOVS	R1, #4
0x3482	0xF2422000  MOVW	R0, #8704
0x3486	0xF7FFFD8B  BL	_ucRf4463SetProperty+0
;rf4463pro.c, 568 :: 		}
L_end_ucRf4463SetTxPower:
0x348A	0xF8DDE000  LDR	LR, [SP, #0]
0x348E	0xB002    ADD	SP, SP, #8
0x3490	0x4770    BX	LR
0x3492	0xBF00    NOP
0x3494	0x4C080000  	?lstr_135_main+0
0x3498	0x04C50000  	_vDebugPrint+0
0x349C	0x4D420000  	?lstr_136_main+0
; end of _ucRf4463SetTxPower
_ucRf4463DeviceAvailability:
;rf4463pro.c, 475 :: 		uint8_t ucRf4463DeviceAvailability(){
0x3718	0xB084    SUB	SP, SP, #16
0x371A	0xF8CDE000  STR	LR, [SP, #0]
;rf4463pro.c, 479 :: 		if( ucRf4463GetCommand( 9, RF4463_CMD_PART_INFO, pcBuffer ) == NOT_SUCCESS ){
0x371E	0xA801    ADD	R0, SP, #4
0x3720	0x4602    MOV	R2, R0
0x3722	0x2101    MOVS	R1, #1
0x3724	0x2009    MOVS	R0, #9
0x3726	0xF7FFFB9B  BL	_ucRf4463GetCommand+0
0x372A	0x2801    CMP	R0, #1
0x372C	0xD101    BNE	L_ucRf4463DeviceAvailability330
;rf4463pro.c, 480 :: 		return NOT_SUCCESS;
0x372E	0x2001    MOVS	R0, #1
0x3730	0xE00F    B	L_end_ucRf4463DeviceAvailability
;rf4463pro.c, 481 :: 		}
L_ucRf4463DeviceAvailability330:
;rf4463pro.c, 483 :: 		usPartInformation = ( ( pcBuffer[ 2 ] << 8 ) | pcBuffer[ 3 ] );
0x3732	0xAA01    ADD	R2, SP, #4
0x3734	0x1C90    ADDS	R0, R2, #2
0x3736	0x7800    LDRB	R0, [R0, #0]
0x3738	0x0201    LSLS	R1, R0, #8
0x373A	0xB289    UXTH	R1, R1
0x373C	0x1CD0    ADDS	R0, R2, #3
0x373E	0x7800    LDRB	R0, [R0, #0]
0x3740	0x4301    ORRS	R1, R0
0x3742	0xB289    UXTH	R1, R1
;rf4463pro.c, 485 :: 		if( usPartInformation != 0x4463 ){
0x3744	0xF2444063  MOVW	R0, #17507
0x3748	0x4281    CMP	R1, R0
0x374A	0xD001    BEQ	L_ucRf4463DeviceAvailability331
;rf4463pro.c, 486 :: 		return NOT_SUCCESS;
0x374C	0x2001    MOVS	R0, #1
0x374E	0xE000    B	L_end_ucRf4463DeviceAvailability
;rf4463pro.c, 487 :: 		}
L_ucRf4463DeviceAvailability331:
;rf4463pro.c, 489 :: 		return SUCCESS;
0x3750	0x2000    MOVS	R0, #0
;rf4463pro.c, 490 :: 		}
L_end_ucRf4463DeviceAvailability:
0x3752	0xF8DDE000  LDR	LR, [SP, #0]
0x3756	0xB004    ADD	SP, SP, #16
0x3758	0x4770    BX	LR
; end of _ucRf4463DeviceAvailability
_ucRf4463GetCommand:
;rf4463pro.c, 292 :: 		uint8_t ucRf4463GetCommand( uint8_t ucLength, uint8_t ucCommand, uint8_t * pcParametersBuffer ){
0x2E60	0xB084    SUB	SP, SP, #16
0x2E62	0xF8CDE000  STR	LR, [SP, #0]
0x2E66	0xF88D0004  STRB	R0, [SP, #4]
0x2E6A	0xF88D1008  STRB	R1, [SP, #8]
0x2E6E	0x9203    STR	R2, [SP, #12]
;rf4463pro.c, 293 :: 		if( ucRf4463CheckCTS() == NOT_SUCCESS ){
0x2E70	0xF000F828  BL	_ucRf4463CheckCTS+0
0x2E74	0x2801    CMP	R0, #1
0x2E76	0xD101    BNE	L_ucRf4463GetCommand319
;rf4463pro.c, 294 :: 		return NOT_SUCCESS;
0x2E78	0x2001    MOVS	R0, #1
0x2E7A	0xE01E    B	L_end_ucRf4463GetCommand
;rf4463pro.c, 295 :: 		}
L_ucRf4463GetCommand319:
;rf4463pro.c, 297 :: 		vRF4463SetPinSelect( PIN_LEVEL_LOW );
0x2E7C	0x2000    MOVS	R0, #0
0x2E7E	0xF7FEFF57  BL	_vRF4463SetPinSelect+0
;rf4463pro.c, 298 :: 		ucRf4463SPIByte( ucCommand );
0x2E82	0xF89D0008  LDRB	R0, [SP, #8]
0x2E86	0xF7FEFFC1  BL	_ucRf4463SPIByte+0
;rf4463pro.c, 299 :: 		vRF4463SetPinSelect( PIN_LEVEL_HIGH );
0x2E8A	0x2001    MOVS	R0, #1
0x2E8C	0xF7FEFF50  BL	_vRF4463SetPinSelect+0
;rf4463pro.c, 301 :: 		if( ucRf4463CheckCTS() == NOT_SUCCESS ){
0x2E90	0xF000F818  BL	_ucRf4463CheckCTS+0
0x2E94	0x2801    CMP	R0, #1
0x2E96	0xD101    BNE	L_ucRf4463GetCommand320
;rf4463pro.c, 302 :: 		return NOT_SUCCESS;
0x2E98	0x2001    MOVS	R0, #1
0x2E9A	0xE00E    B	L_end_ucRf4463GetCommand
;rf4463pro.c, 303 :: 		}
L_ucRf4463GetCommand320:
;rf4463pro.c, 305 :: 		vRF4463SetPinSelect( PIN_LEVEL_LOW );
0x2E9C	0x2000    MOVS	R0, #0
0x2E9E	0xF7FEFF47  BL	_vRF4463SetPinSelect+0
;rf4463pro.c, 306 :: 		ucRf4463SPIByte( RF4463_CMD_READ_BUF );
0x2EA2	0x2044    MOVS	R0, #68
0x2EA4	0xF7FEFFB2  BL	_ucRf4463SPIByte+0
;rf4463pro.c, 307 :: 		vRf4463SPIReadBuffer( ucLength, pcParametersBuffer );
0x2EA8	0x9903    LDR	R1, [SP, #12]
0x2EAA	0xF89D0004  LDRB	R0, [SP, #4]
0x2EAE	0xF7FEFF27  BL	_vRf4463SPIReadBuffer+0
;rf4463pro.c, 308 :: 		vRF4463SetPinSelect( PIN_LEVEL_HIGH );
0x2EB2	0x2001    MOVS	R0, #1
0x2EB4	0xF7FEFF3C  BL	_vRF4463SetPinSelect+0
;rf4463pro.c, 310 :: 		return SUCCESS;
0x2EB8	0x2000    MOVS	R0, #0
;rf4463pro.c, 311 :: 		}
L_end_ucRf4463GetCommand:
0x2EBA	0xF8DDE000  LDR	LR, [SP, #0]
0x2EBE	0xB004    ADD	SP, SP, #16
0x2EC0	0x4770    BX	LR
; end of _ucRf4463GetCommand
_vRf4463SPIReadBuffer:
;rf4463spi.c, 50 :: 		void vRf4463SPIReadBuffer( uint16_t usReadLength, uint8_t * pcReadBuffer ){
; pcReadBuffer start address is: 4 (R1)
; usReadLength start address is: 0 (R0)
0x1D00	0xB082    SUB	SP, SP, #8
0x1D02	0xF8CDE000  STR	LR, [SP, #0]
; pcReadBuffer end address is: 4 (R1)
; usReadLength end address is: 0 (R0)
; usReadLength start address is: 0 (R0)
; pcReadBuffer start address is: 4 (R1)
;rf4463spi.c, 51 :: 		uint8_t ucRxCounter = 0;
; ucRxCounter start address is: 20 (R5)
0x1D06	0x2500    MOVS	R5, #0
; pcReadBuffer end address is: 4 (R1)
; usReadLength end address is: 0 (R0)
; ucRxCounter end address is: 20 (R5)
0x1D08	0x460C    MOV	R4, R1
;rf4463spi.c, 55 :: 		while( usReadLength-- ){
L_vRf4463SPIReadBuffer342:
; ucRxCounter start address is: 20 (R5)
; usReadLength start address is: 24 (R6)
; pcReadBuffer start address is: 16 (R4)
; pcReadBuffer start address is: 16 (R4)
; pcReadBuffer end address is: 16 (R4)
; usReadLength start address is: 0 (R0)
0x1D0A	0xB283    UXTH	R3, R0
0x1D0C	0x1E42    SUBS	R2, R0, #1
; usReadLength end address is: 0 (R0)
; usReadLength start address is: 24 (R6)
0x1D0E	0xB296    UXTH	R6, R2
; usReadLength end address is: 24 (R6)
0x1D10	0xB153    CBZ	R3, L_vRf4463SPIReadBuffer343
; pcReadBuffer end address is: 16 (R4)
; usReadLength end address is: 24 (R6)
;rf4463spi.c, 56 :: 		pcReadBuffer[ ucRxCounter++ ] = ucRf4463SPIByte( 0 );
; usReadLength start address is: 24 (R6)
; pcReadBuffer start address is: 16 (R4)
0x1D12	0x1962    ADDS	R2, R4, R5
0x1D14	0x9201    STR	R2, [SP, #4]
0x1D16	0x2000    MOVS	R0, #0
0x1D18	0xF000F878  BL	_ucRf4463SPIByte+0
0x1D1C	0x9A01    LDR	R2, [SP, #4]
0x1D1E	0x7010    STRB	R0, [R2, #0]
0x1D20	0x1C6D    ADDS	R5, R5, #1
0x1D22	0xB2ED    UXTB	R5, R5
;rf4463spi.c, 57 :: 		}
0x1D24	0xB2B0    UXTH	R0, R6
; pcReadBuffer end address is: 16 (R4)
; usReadLength end address is: 24 (R6)
; ucRxCounter end address is: 20 (R5)
0x1D26	0xE7F0    B	L_vRf4463SPIReadBuffer342
L_vRf4463SPIReadBuffer343:
;rf4463spi.c, 58 :: 		}
L_end_vRf4463SPIReadBuffer:
0x1D28	0xF8DDE000  LDR	LR, [SP, #0]
0x1D2C	0xB002    ADD	SP, SP, #8
0x1D2E	0x4770    BX	LR
; end of _vRf4463SPIReadBuffer
_ucRf4463EnterStandbyMode:
;rf4463pro.c, 528 :: 		uint8_t ucRf4463EnterStandbyMode(){
0x34CC	0xB082    SUB	SP, SP, #8
0x34CE	0xF8CDE000  STR	LR, [SP, #0]
;rf4463pro.c, 529 :: 		uint8_t ucData = 0x01;
0x34D2	0x2001    MOVS	R0, #1
0x34D4	0xF88D0004  STRB	R0, [SP, #4]
;rf4463pro.c, 531 :: 		return ucRf4463SetCommand( 1, RF4463_CMD_CHANGE_STATE, &ucData );
0x34D8	0xA801    ADD	R0, SP, #4
0x34DA	0x4602    MOV	R2, R0
0x34DC	0x2134    MOVS	R1, #52
0x34DE	0x2001    MOVS	R0, #1
0x34E0	0xF000F9C8  BL	_ucRf4463SetCommand+0
;rf4463pro.c, 532 :: 		}
L_end_ucRf4463EnterStandbyMode:
0x34E4	0xF8DDE000  LDR	LR, [SP, #0]
0x34E8	0xB002    ADD	SP, SP, #8
0x34EA	0x4770    BX	LR
; end of _ucRf4463EnterStandbyMode
_NVIC_IntEnable:
;__Lib_System_105_107.c, 156 :: 		
; ivt start address is: 0 (R0)
0x3C7C	0xB081    SUB	SP, SP, #4
; ivt end address is: 0 (R0)
; ivt start address is: 0 (R0)
;__Lib_System_105_107.c, 168 :: 		
0x3C7E	0x2804    CMP	R0, #4
0x3C80	0xD106    BNE	L_NVIC_IntEnable6
; ivt end address is: 0 (R0)
;__Lib_System_105_107.c, 173 :: 		
0x3C82	0x4919    LDR	R1, [PC, #100]
0x3C84	0x6809    LDR	R1, [R1, #0]
0x3C86	0xF4413280  ORR	R2, R1, #65536
0x3C8A	0x4917    LDR	R1, [PC, #92]
0x3C8C	0x600A    STR	R2, [R1, #0]
;__Lib_System_105_107.c, 174 :: 		
0x3C8E	0xE028    B	L_NVIC_IntEnable7
L_NVIC_IntEnable6:
;__Lib_System_105_107.c, 175 :: 		
; ivt start address is: 0 (R0)
0x3C90	0x2805    CMP	R0, #5
0x3C92	0xD106    BNE	L_NVIC_IntEnable8
; ivt end address is: 0 (R0)
;__Lib_System_105_107.c, 180 :: 		
0x3C94	0x4914    LDR	R1, [PC, #80]
0x3C96	0x6809    LDR	R1, [R1, #0]
0x3C98	0xF4413200  ORR	R2, R1, #131072
0x3C9C	0x4912    LDR	R1, [PC, #72]
0x3C9E	0x600A    STR	R2, [R1, #0]
;__Lib_System_105_107.c, 181 :: 		
0x3CA0	0xE01F    B	L_NVIC_IntEnable9
L_NVIC_IntEnable8:
;__Lib_System_105_107.c, 182 :: 		
; ivt start address is: 0 (R0)
0x3CA2	0x2806    CMP	R0, #6
0x3CA4	0xD106    BNE	L_NVIC_IntEnable10
; ivt end address is: 0 (R0)
;__Lib_System_105_107.c, 187 :: 		
0x3CA6	0x4910    LDR	R1, [PC, #64]
0x3CA8	0x6809    LDR	R1, [R1, #0]
0x3CAA	0xF4412280  ORR	R2, R1, #262144
0x3CAE	0x490E    LDR	R1, [PC, #56]
0x3CB0	0x600A    STR	R2, [R1, #0]
;__Lib_System_105_107.c, 188 :: 		
0x3CB2	0xE016    B	L_NVIC_IntEnable11
L_NVIC_IntEnable10:
;__Lib_System_105_107.c, 189 :: 		
; ivt start address is: 0 (R0)
0x3CB4	0x280F    CMP	R0, #15
0x3CB6	0xD106    BNE	L_NVIC_IntEnable12
; ivt end address is: 0 (R0)
;__Lib_System_105_107.c, 194 :: 		
0x3CB8	0x490C    LDR	R1, [PC, #48]
0x3CBA	0x6809    LDR	R1, [R1, #0]
0x3CBC	0xF0410202  ORR	R2, R1, #2
0x3CC0	0x490A    LDR	R1, [PC, #40]
0x3CC2	0x600A    STR	R2, [R1, #0]
;__Lib_System_105_107.c, 195 :: 		
0x3CC4	0xE00D    B	L_NVIC_IntEnable13
L_NVIC_IntEnable12:
;__Lib_System_105_107.c, 196 :: 		
; ivt start address is: 0 (R0)
0x3CC6	0x2810    CMP	R0, #16
0x3CC8	0xD30B    BCC	L_NVIC_IntEnable14
;__Lib_System_105_107.c, 201 :: 		
0x3CCA	0xF2A00410  SUBW	R4, R0, #16
; ivt end address is: 0 (R0)
0x3CCE	0x0961    LSRS	R1, R4, #5
0x3CD0	0x008A    LSLS	R2, R1, #2
0x3CD2	0x4907    LDR	R1, [PC, #28]
0x3CD4	0x188B    ADDS	R3, R1, R2
;__Lib_System_105_107.c, 202 :: 		
0x3CD6	0xF004021F  AND	R2, R4, #31
0x3CDA	0xF04F0101  MOV	R1, #1
0x3CDE	0x4091    LSLS	R1, R2
0x3CE0	0x6019    STR	R1, [R3, #0]
;__Lib_System_105_107.c, 203 :: 		
L_NVIC_IntEnable14:
L_NVIC_IntEnable13:
L_NVIC_IntEnable11:
L_NVIC_IntEnable9:
L_NVIC_IntEnable7:
;__Lib_System_105_107.c, 204 :: 		
L_end_NVIC_IntEnable:
0x3CE2	0xB001    ADD	SP, SP, #4
0x3CE4	0x4770    BX	LR
0x3CE6	0xBF00    NOP
0x3CE8	0xED24E000  	SCB_SHCRS+0
0x3CEC	0xE010E000  	STK_CTRL+0
0x3CF0	0xE100E000  	NVIC_ISER0+0
; end of _NVIC_IntEnable
_ucRf4463ClearInterrupts:
;rf4463pro.c, 519 :: 		uint8_t ucRf4463ClearInterrupts(){
0x408C	0xB082    SUB	SP, SP, #8
0x408E	0xF8CDE000  STR	LR, [SP, #0]
;rf4463pro.c, 520 :: 		uint8_t pcBuffer[] = { 0x00, 0x00, 0x00 };
0x4092	0x2000    MOVS	R0, #0
0x4094	0xF88D0004  STRB	R0, [SP, #4]
0x4098	0x2000    MOVS	R0, #0
0x409A	0xF88D0005  STRB	R0, [SP, #5]
0x409E	0x2000    MOVS	R0, #0
0x40A0	0xF88D0006  STRB	R0, [SP, #6]
;rf4463pro.c, 522 :: 		return ucRf4463SetCommand( sizeof( pcBuffer ), RF4463_CMD_GET_INT_STATUS, pcBuffer );
0x40A4	0xA801    ADD	R0, SP, #4
0x40A6	0x4602    MOV	R2, R0
0x40A8	0x2120    MOVS	R1, #32
0x40AA	0x2003    MOVS	R0, #3
0x40AC	0xF7FFFBE2  BL	_ucRf4463SetCommand+0
;rf4463pro.c, 523 :: 		}
L_end_ucRf4463ClearInterrupts:
0x40B0	0xF8DDE000  LDR	LR, [SP, #0]
0x40B4	0xB002    ADD	SP, SP, #8
0x40B6	0x4770    BX	LR
; end of _ucRf4463ClearInterrupts
_ucRf4463RxInit:
;rf4463pro.c, 645 :: 		uint8_t ucRf4463RxInit(){
0x38B8	0xB081    SUB	SP, SP, #4
0x38BA	0xF8CDE000  STR	LR, [SP, #0]
;rf4463pro.c, 646 :: 		ucRf4463SetProperty( RF4463_PROPERTY_PKT_FIELD_2_LENGTH_7_0, 1, RF_MAX_BUFFER_LENGTH );
0x38BE	0x2240    MOVS	R2, #64
0x38C0	0x2101    MOVS	R1, #1
0x38C2	0xF2412012  MOVW	R0, #4626
0x38C6	0xF7FFFB6B  BL	_ucRf4463SetProperty+0
;rf4463pro.c, 648 :: 		vRf4463FIFOReset();
0x38CA	0xF7FEFD2D  BL	_vRf4463FIFOReset+0
;rf4463pro.c, 650 :: 		vRf4463EnterRxMode();
0x38CE	0xF7FEFD4B  BL	_vRf4463EnterRxMode+0
;rf4463pro.c, 652 :: 		return SUCCESS;
0x38D2	0x2000    MOVS	R0, #0
;rf4463pro.c, 653 :: 		}
L_end_ucRf4463RxInit:
0x38D4	0xF8DDE000  LDR	LR, [SP, #0]
0x38D8	0xB001    ADD	SP, SP, #4
0x38DA	0x4770    BX	LR
; end of _ucRf4463RxInit
_vRf4463FIFOReset:
;rf4463pro.c, 510 :: 		void vRf4463FIFOReset(){
0x2328	0xB082    SUB	SP, SP, #8
0x232A	0xF8CDE000  STR	LR, [SP, #0]
;rf4463pro.c, 511 :: 		uint8_t ucData = 0x03;
0x232E	0x2003    MOVS	R0, #3
0x2330	0xF88D0004  STRB	R0, [SP, #4]
;rf4463pro.c, 513 :: 		ucRf4463SetCommand( sizeof( ucData ), RF4463_CMD_FIFO_INFO, &ucData );
0x2334	0xA801    ADD	R0, SP, #4
0x2336	0x4602    MOV	R2, R0
0x2338	0x2115    MOVS	R1, #21
0x233A	0x2001    MOVS	R0, #1
0x233C	0xF001FA9A  BL	_ucRf4463SetCommand+0
;rf4463pro.c, 514 :: 		}
L_end_vRf4463FIFOReset:
0x2340	0xF8DDE000  LDR	LR, [SP, #0]
0x2344	0xB002    ADD	SP, SP, #8
0x2346	0x4770    BX	LR
; end of _vRf4463FIFOReset
_vRf4463EnterRxMode:
;rf4463pro.c, 628 :: 		void vRf4463EnterRxMode(){
0x2368	0xB083    SUB	SP, SP, #12
0x236A	0xF8CDE000  STR	LR, [SP, #0]
;rf4463pro.c, 629 :: 		uint8_t pcBuffer[] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x03, 0x08 };
0x236E	0x2000    MOVS	R0, #0
0x2370	0xF88D0004  STRB	R0, [SP, #4]
0x2374	0x2000    MOVS	R0, #0
0x2376	0xF88D0005  STRB	R0, [SP, #5]
0x237A	0x2000    MOVS	R0, #0
0x237C	0xF88D0006  STRB	R0, [SP, #6]
0x2380	0x2000    MOVS	R0, #0
0x2382	0xF88D0007  STRB	R0, [SP, #7]
0x2386	0x2000    MOVS	R0, #0
0x2388	0xF88D0008  STRB	R0, [SP, #8]
0x238C	0x2003    MOVS	R0, #3
0x238E	0xF88D0009  STRB	R0, [SP, #9]
0x2392	0x2008    MOVS	R0, #8
0x2394	0xF88D000A  STRB	R0, [SP, #10]
;rf4463pro.c, 630 :: 		pcBuffer[ 0 ] = ucRxChannel;
0x2398	0xA901    ADD	R1, SP, #4
0x239A	0x4806    LDR	R0, [PC, #24]
0x239C	0x7800    LDRB	R0, [R0, #0]
0x239E	0x7008    STRB	R0, [R1, #0]
;rf4463pro.c, 631 :: 		ucRf4463SetCommand( 7, RF4463_CMD_START_RX, pcBuffer );
0x23A0	0x460A    MOV	R2, R1
0x23A2	0x2132    MOVS	R1, #50
0x23A4	0x2007    MOVS	R0, #7
0x23A6	0xF001FA65  BL	_ucRf4463SetCommand+0
;rf4463pro.c, 632 :: 		}
L_end_vRf4463EnterRxMode:
0x23AA	0xF8DDE000  LDR	LR, [SP, #0]
0x23AE	0xB003    ADD	SP, SP, #12
0x23B0	0x4770    BX	LR
0x23B2	0xBF00    NOP
0x23B4	0x00A72000  	main_ucRxChannel+0
; end of _vRf4463EnterRxMode
_vDongleLoop:
;dongle.c, 43 :: 		void vDongleLoop(){
0x40B8	0xB081    SUB	SP, SP, #4
0x40BA	0xF8CDE000  STR	LR, [SP, #0]
;dongle.c, 44 :: 		vUARTRxInit();
0x40BE	0xF7FFFC33  BL	_vUARTRxInit+0
;dongle.c, 49 :: 		STM_LOGI( "[ APP ] Start\r\n", NULL );
0x40C2	0x2200    MOVS	R2, #0
0x40C4	0xB252    SXTB	R2, R2
0x40C6	0x490F    LDR	R1, [PC, #60]
0x40C8	0x480F    LDR	R0, [PC, #60]
0x40CA	0xB404    PUSH	(R2)
0x40CC	0xB402    PUSH	(R1)
0x40CE	0xB401    PUSH	(R0)
0x40D0	0xF7FEF80E  BL	_PrintOut+0
0x40D4	0xB003    ADD	SP, SP, #12
;dongle.c, 52 :: 		while( 1 ){
L_vDongleLoop0:
;dongle.c, 53 :: 		if( ucUARTDataReady == 1 ){
0x40D6	0x480D    LDR	R0, [PC, #52]
0x40D8	0x7800    LDRB	R0, [R0, #0]
0x40DA	0x2801    CMP	R0, #1
0x40DC	0xD104    BNE	L_vDongleLoop2
;dongle.c, 54 :: 		ucUARTDataReady = 0;
0x40DE	0x2100    MOVS	R1, #0
0x40E0	0x480A    LDR	R0, [PC, #40]
0x40E2	0x7001    STRB	R1, [R0, #0]
;dongle.c, 55 :: 		vUARTRxMessage();
0x40E4	0xF7FFFBFA  BL	_vUARTRxMessage+0
;dongle.c, 56 :: 		}
L_vDongleLoop2:
;dongle.c, 57 :: 		if( ucRF4463GetIRQFlag() == 1 ){
0x40E8	0xF7FFFA14  BL	_ucRF4463GetIRQFlag+0
0x40EC	0x2801    CMP	R0, #1
0x40EE	0xD103    BNE	L_vDongleLoop3
;dongle.c, 59 :: 		vRF4463MesageHandler();
0x40F0	0xF7FFFB3C  BL	_vRF4463MesageHandler+0
;dongle.c, 60 :: 		vRF4463ResetIRQFlag();
0x40F4	0xF7FFFB32  BL	_vRF4463ResetIRQFlag+0
;dongle.c, 61 :: 		}
L_vDongleLoop3:
;dongle.c, 62 :: 		}
0x40F8	0xE7ED    B	L_vDongleLoop0
;dongle.c, 63 :: 		}
L_end_vDongleLoop:
0x40FA	0xF8DDE000  LDR	LR, [SP, #0]
0x40FE	0xB001    ADD	SP, SP, #4
0x4100	0x4770    BX	LR
0x4102	0xBF00    NOP
0x4104	0x526B0000  	?lstr_11_main+0
0x4108	0x04C50000  	_vDebugPrint+0
0x410C	0x01492000  	_ucUARTDataReady+0
; end of _vDongleLoop
_vUARTRxInit:
;uarthandler.c, 110 :: 		void vUARTRxInit(){
0x3928	0xB081    SUB	SP, SP, #4
0x392A	0xF8CDE000  STR	LR, [SP, #0]
;uarthandler.c, 111 :: 		USART1_CR1bits.RE       = 1;
0x392E	0x2101    MOVS	R1, #1
0x3930	0xB249    SXTB	R1, R1
0x3932	0x4806    LDR	R0, [PC, #24]
0x3934	0x6001    STR	R1, [R0, #0]
;uarthandler.c, 112 :: 		USART1_CR1bits.RXNEIE   = 1;
0x3936	0x4806    LDR	R0, [PC, #24]
0x3938	0x6001    STR	R1, [R0, #0]
;uarthandler.c, 114 :: 		NVIC_IntEnable( IVT_INT_USART1 );
0x393A	0xF2400035  MOVW	R0, #53
0x393E	0xF000F99D  BL	_NVIC_IntEnable+0
;uarthandler.c, 115 :: 		}
L_end_vUARTRxInit:
0x3942	0xF8DDE000  LDR	LR, [SP, #0]
0x3946	0xB001    ADD	SP, SP, #4
0x3948	0x4770    BX	LR
0x394A	0xBF00    NOP
0x394C	0x01884227  	USART1_CR1bits+0
0x3950	0x01944227  	USART1_CR1bits+0
; end of _vUARTRxInit
_vUARTRxMessage:
;uarthandler.c, 120 :: 		void vUARTRxMessage(){
0x38DC	0xB081    SUB	SP, SP, #4
0x38DE	0xF8CDE000  STR	LR, [SP, #0]
;uarthandler.c, 121 :: 		uint16_t usCounter = 0;
;uarthandler.c, 128 :: 		STM_LOGV( "[ UART RX ] Packet: %s", pcRxUARTBuffer );
0x38E2	0x4A0D    LDR	R2, [PC, #52]
0x38E4	0x490D    LDR	R1, [PC, #52]
0x38E6	0x480E    LDR	R0, [PC, #56]
0x38E8	0xB404    PUSH	(R2)
0x38EA	0xB402    PUSH	(R1)
0x38EC	0xB401    PUSH	(R0)
0x38EE	0xF7FEFBFF  BL	_PrintOut+0
0x38F2	0xB003    ADD	SP, SP, #12
;uarthandler.c, 130 :: 		vUARTCommands( pcRxUARTBuffer );
0x38F4	0x4808    LDR	R0, [PC, #32]
0x38F6	0xF7FEFD7B  BL	_vUARTCommands+0
;uarthandler.c, 132 :: 		memset( pcRxUARTBuffer, '\0', sizeof( pcRxUARTBuffer ) );
0x38FA	0xF6400200  MOVW	R2, #2048
0x38FE	0xB212    SXTH	R2, R2
0x3900	0x2100    MOVS	R1, #0
0x3902	0x4805    LDR	R0, [PC, #20]
0x3904	0xF7FEFCDA  BL	_memset+0
;uarthandler.c, 133 :: 		usUARTMessageLength = 0;
0x3908	0x2100    MOVS	R1, #0
0x390A	0x4806    LDR	R0, [PC, #24]
0x390C	0x8001    STRH	R1, [R0, #0]
;uarthandler.c, 134 :: 		}
L_end_vUARTRxMessage:
0x390E	0xF8DDE000  LDR	LR, [SP, #0]
0x3912	0xB001    ADD	SP, SP, #4
0x3914	0x4770    BX	LR
0x3916	0xBF00    NOP
0x3918	0x01A52000  	_pcRxUARTBuffer+0
0x391C	0x51540000  	?lstr_35_main+0
0x3920	0x04C50000  	_vDebugPrint+0
0x3924	0x00EE2000  	_usUARTMessageLength+0
; end of _vUARTRxMessage
_vUARTCommands:
;uarthandler.c, 139 :: 		void vUARTCommands( uint8_t * pcInBuffer ){
0x23F0	0xB097    SUB	SP, SP, #92
0x23F2	0xF8CDE000  STR	LR, [SP, #0]
0x23F6	0x9011    STR	R0, [SP, #68]
;uarthandler.c, 140 :: 		uint8_t ucCommandCounter = 0;
;uarthandler.c, 141 :: 		uint8_t ucCounter = 0;
;uarthandler.c, 142 :: 		uint8_t ucPosition = 0;
;uarthandler.c, 147 :: 		uint16_t usTempData = 0;
;uarthandler.c, 148 :: 		uint8_t ucDeviceModel = 0;
;uarthandler.c, 150 :: 		uint16_t usTempChannel = 0;
;uarthandler.c, 151 :: 		uint16_t usTempNetwork = 0;
;uarthandler.c, 152 :: 		uint8_t ucIgnoreNetwork = 0;
0x23F8	0x2100    MOVS	R1, #0
0x23FA	0xF88D1043  STRB	R1, [SP, #67]
;uarthandler.c, 154 :: 		uint16_t usTempNode = 0;
;uarthandler.c, 155 :: 		uint16_t usTempDestination = 0;
;uarthandler.c, 156 :: 		uint16_t usTempTable = 0;
;uarthandler.c, 157 :: 		uint16_t usTempCommand = 0;
;uarthandler.c, 158 :: 		uint8_t ucTempBufferLength = 0;
;uarthandler.c, 160 :: 		for( ucCommandCounter = 0; ucCommandCounter < UART_Commands; ucCommandCounter++ ){
0x23FE	0x2100    MOVS	R1, #0
0x2400	0xF88D1048  STRB	R1, [SP, #72]
L_vUARTCommands8:
0x2404	0xF89D1048  LDRB	R1, [SP, #72]
0x2408	0x2916    CMP	R1, #22
0x240A	0xF0808515  BCS	L_vUARTCommands9
;uarthandler.c, 161 :: 		if( strstr( pcInBuffer, pcUARTCommand[ ucCommandCounter ] ) ){
0x240E	0xF89D1048  LDRB	R1, [SP, #72]
0x2412	0x008A    LSLS	R2, R1, #2
0x2414	0x49D1    LDR	R1, [PC, #836]
0x2416	0x1889    ADDS	R1, R1, R2
0x2418	0x6809    LDR	R1, [R1, #0]
0x241A	0x9811    LDR	R0, [SP, #68]
0x241C	0xF7FFFD00  BL	_strstr+0
0x2420	0x2800    CMP	R0, #0
0x2422	0xF0008502  BEQ	L_vUARTCommands11
;uarthandler.c, 162 :: 		switch( ucCommandCounter ){
0x2426	0xF000BCA0  B	L_vUARTCommands12
;uarthandler.c, 163 :: 		case UART_CMD_WHO:
L_vUARTCommands14:
;uarthandler.c, 164 :: 		UART1_Write_Text( "DONGLE\r\n" );
0x242A	0xF10D0B3A  ADD	R11, SP, #58
0x242E	0xF10B0A09  ADD	R10, R11, #9
0x2432	0xF8DFC32C  LDR	R12, [PC, #812]
0x2436	0xF7FEFA5F  BL	___CC2DW+0
0x243A	0xF10D013A  ADD	R1, SP, #58
0x243E	0x4608    MOV	R0, R1
0x2440	0xF7FFFC86  BL	_UART1_Write_Text+0
;uarthandler.c, 165 :: 		Sound_Play( 1000, 100 );
0x2444	0x2164    MOVS	R1, #100
0x2446	0xF24030E8  MOVW	R0, #1000
0x244A	0xF001FDD9  BL	_Sound_Play+0
;uarthandler.c, 166 :: 		Delay_ms( 30 );
0x244E	0xF647673F  MOVW	R7, #32319
0x2452	0xF2C00705  MOVT	R7, #5
0x2456	0xBF00    NOP
0x2458	0xBF00    NOP
L_vUARTCommands15:
0x245A	0x1E7F    SUBS	R7, R7, #1
0x245C	0xD1FD    BNE	L_vUARTCommands15
0x245E	0xBF00    NOP
0x2460	0xBF00    NOP
0x2462	0xBF00    NOP
;uarthandler.c, 167 :: 		Sound_Play( 1000, 100 );
0x2464	0x2164    MOVS	R1, #100
0x2466	0xF24030E8  MOVW	R0, #1000
0x246A	0xF001FDC9  BL	_Sound_Play+0
;uarthandler.c, 168 :: 		break;
0x246E	0xF000BCDC  B	L_vUARTCommands13
;uarthandler.c, 169 :: 		case UART_CMD_SEND:
L_vUARTCommands17:
;uarthandler.c, 170 :: 		STM_LOGD( "[ UART ] Send Message\r\n", NULL );
0x2472	0x2300    MOVS	R3, #0
0x2474	0xB25B    SXTB	R3, R3
0x2476	0x4ABB    LDR	R2, [PC, #748]
0x2478	0x49BB    LDR	R1, [PC, #748]
0x247A	0xB408    PUSH	(R3)
0x247C	0xB404    PUSH	(R2)
0x247E	0xB402    PUSH	(R1)
0x2480	0xF7FFFE36  BL	_PrintOut+0
0x2484	0xB003    ADD	SP, SP, #12
;uarthandler.c, 173 :: 		memset( pcTempBuffer, '\0', 50 );
0x2486	0xA902    ADD	R1, SP, #8
0x2488	0x2232    MOVS	R2, #50
0x248A	0xB212    SXTH	R2, R2
0x248C	0x4608    MOV	R0, R1
0x248E	0x2100    MOVS	R1, #0
0x2490	0xF7FFFF14  BL	_memset+0
;uarthandler.c, 175 :: 		ucPosition = 5;
; ucPosition start address is: 12 (R3)
0x2494	0x2305    MOVS	R3, #5
;uarthandler.c, 176 :: 		for( ucCounter = 0; ucCounter < usUARTMessageLength; ucCounter++ ){
; ucCounter start address is: 0 (R0)
0x2496	0x2000    MOVS	R0, #0
; ucCounter end address is: 0 (R0)
; ucPosition end address is: 12 (R3)
L_vUARTCommands18:
; ucCounter start address is: 0 (R0)
; ucPosition start address is: 12 (R3)
0x2498	0x49B4    LDR	R1, [PC, #720]
0x249A	0x8809    LDRH	R1, [R1, #0]
0x249C	0x4288    CMP	R0, R1
0x249E	0xD217    BCS	L_vUARTCommands19
;uarthandler.c, 177 :: 		if( pcInBuffer[ ucPosition ] == '\r' || pcInBuffer[ ucPosition ] == '\n' ){
0x24A0	0x9911    LDR	R1, [SP, #68]
0x24A2	0x18C9    ADDS	R1, R1, R3
0x24A4	0x7809    LDRB	R1, [R1, #0]
0x24A6	0x290D    CMP	R1, #13
0x24A8	0xD005    BEQ	L__vUARTCommands371
0x24AA	0x9911    LDR	R1, [SP, #68]
0x24AC	0x18C9    ADDS	R1, R1, R3
0x24AE	0x7809    LDRB	R1, [R1, #0]
0x24B0	0x290A    CMP	R1, #10
0x24B2	0xD000    BEQ	L__vUARTCommands370
0x24B4	0xE000    B	L_vUARTCommands23
; ucPosition end address is: 12 (R3)
L__vUARTCommands371:
L__vUARTCommands370:
;uarthandler.c, 178 :: 		break;
0x24B6	0xE00B    B	L_vUARTCommands19
;uarthandler.c, 179 :: 		}
L_vUARTCommands23:
;uarthandler.c, 180 :: 		pcTempBuffer[ ucCounter ] = pcInBuffer[ ucPosition++ ];
; ucPosition start address is: 12 (R3)
0x24B8	0xA902    ADD	R1, SP, #8
0x24BA	0x180A    ADDS	R2, R1, R0
0x24BC	0x9911    LDR	R1, [SP, #68]
0x24BE	0x18C9    ADDS	R1, R1, R3
0x24C0	0x7809    LDRB	R1, [R1, #0]
0x24C2	0x7011    STRB	R1, [R2, #0]
0x24C4	0x1C59    ADDS	R1, R3, #1
; ucPosition end address is: 12 (R3)
; ucPosition start address is: 8 (R2)
0x24C6	0xB2CA    UXTB	R2, R1
;uarthandler.c, 176 :: 		for( ucCounter = 0; ucCounter < usUARTMessageLength; ucCounter++ ){
0x24C8	0x1C41    ADDS	R1, R0, #1
; ucCounter end address is: 0 (R0)
; ucCounter start address is: 4 (R1)
;uarthandler.c, 181 :: 		}
0x24CA	0xB2D3    UXTB	R3, R2
; ucPosition end address is: 8 (R2)
; ucCounter end address is: 4 (R1)
0x24CC	0xB2C8    UXTB	R0, R1
0x24CE	0xE7E3    B	L_vUARTCommands18
L_vUARTCommands19:
;uarthandler.c, 182 :: 		vRF4463SetNode( NODE_FACTORY );
; ucCounter start address is: 0 (R0)
0x24D0	0xF88D0004  STRB	R0, [SP, #4]
0x24D4	0x20FE    MOVS	R0, #254
0x24D6	0xF7FFFEE9  BL	_vRF4463SetNode+0
0x24DA	0xF89D0004  LDRB	R0, [SP, #4]
;uarthandler.c, 183 :: 		vRF4463TxMessage( pcTempBuffer, ucCounter, NODE_BROADCAST, TABLE_RF_TEST, RF_TEST_QR );
0x24DE	0x2202    MOVS	R2, #2
0x24E0	0xA902    ADD	R1, SP, #8
0x24E2	0xB404    PUSH	(R2)
0x24E4	0x9102    STR	R1, [SP, #8]
0x24E6	0x2301    MOVS	R3, #1
0x24E8	0x22FF    MOVS	R2, #255
0x24EA	0xB2C1    UXTB	R1, R0
; ucCounter end address is: 0 (R0)
0x24EC	0x9802    LDR	R0, [SP, #8]
0x24EE	0xF7FFFE4B  BL	_vRF4463TxMessage+0
0x24F2	0xB001    ADD	SP, SP, #4
;uarthandler.c, 184 :: 		break;
0x24F4	0xF000BC99  B	L_vUARTCommands13
;uarthandler.c, 185 :: 		case UART_CMD_END:
L_vUARTCommands24:
;uarthandler.c, 186 :: 		STM_LOGD( "[ UART ] End Factory Stage\r\n", NULL );
0x24F8	0x2300    MOVS	R3, #0
0x24FA	0xB25B    SXTB	R3, R3
0x24FC	0x4A9C    LDR	R2, [PC, #624]
0x24FE	0x499A    LDR	R1, [PC, #616]
0x2500	0xB408    PUSH	(R3)
0x2502	0xB404    PUSH	(R2)
0x2504	0xB402    PUSH	(R1)
0x2506	0xF7FFFDF3  BL	_PrintOut+0
0x250A	0xB003    ADD	SP, SP, #12
;uarthandler.c, 189 :: 		memset( pcSentQR, '\0', 15 );
0x250C	0x220F    MOVS	R2, #15
0x250E	0xB212    SXTH	R2, R2
0x2510	0x2100    MOVS	R1, #0
0x2512	0x4898    LDR	R0, [PC, #608]
0x2514	0xF7FFFED2  BL	_memset+0
;uarthandler.c, 191 :: 		ucPosition = 6;
; ucPosition start address is: 12 (R3)
0x2518	0x2306    MOVS	R3, #6
;uarthandler.c, 193 :: 		for( ucCounter = 0; ucCounter < usUARTMessageLength; ucCounter++ ){
; ucCounter start address is: 0 (R0)
0x251A	0x2000    MOVS	R0, #0
; ucCounter end address is: 0 (R0)
; ucPosition end address is: 12 (R3)
L_vUARTCommands25:
; ucCounter start address is: 0 (R0)
; ucPosition start address is: 12 (R3)
0x251C	0x4993    LDR	R1, [PC, #588]
0x251E	0x8809    LDRH	R1, [R1, #0]
0x2520	0x4288    CMP	R0, R1
0x2522	0xD218    BCS	L_vUARTCommands26
;uarthandler.c, 194 :: 		if( pcInBuffer[ ucPosition ] == '\r' || pcInBuffer[ ucPosition ] == '\n' ){
0x2524	0x9911    LDR	R1, [SP, #68]
0x2526	0x18C9    ADDS	R1, R1, R3
0x2528	0x7809    LDRB	R1, [R1, #0]
0x252A	0x290D    CMP	R1, #13
0x252C	0xD005    BEQ	L__vUARTCommands373
0x252E	0x9911    LDR	R1, [SP, #68]
0x2530	0x18C9    ADDS	R1, R1, R3
0x2532	0x7809    LDRB	R1, [R1, #0]
0x2534	0x290A    CMP	R1, #10
0x2536	0xD000    BEQ	L__vUARTCommands372
0x2538	0xE000    B	L_vUARTCommands30
; ucPosition end address is: 12 (R3)
L__vUARTCommands373:
L__vUARTCommands372:
;uarthandler.c, 195 :: 		break;
0x253A	0xE00C    B	L_vUARTCommands26
;uarthandler.c, 196 :: 		}
L_vUARTCommands30:
;uarthandler.c, 197 :: 		pcSentQR[ ucCounter ] = pcInBuffer[ ucPosition++ ];
; ucPosition start address is: 12 (R3)
0x253C	0x498D    LDR	R1, [PC, #564]
0x253E	0x180A    ADDS	R2, R1, R0
0x2540	0x9911    LDR	R1, [SP, #68]
0x2542	0x18C9    ADDS	R1, R1, R3
0x2544	0x7809    LDRB	R1, [R1, #0]
0x2546	0x7011    STRB	R1, [R2, #0]
0x2548	0x1C5A    ADDS	R2, R3, #1
0x254A	0xB2D2    UXTB	R2, R2
; ucPosition end address is: 12 (R3)
; ucPosition start address is: 8 (R2)
;uarthandler.c, 193 :: 		for( ucCounter = 0; ucCounter < usUARTMessageLength; ucCounter++ ){
0x254C	0x1C41    ADDS	R1, R0, #1
0x254E	0xB2C9    UXTB	R1, R1
; ucCounter end address is: 0 (R0)
; ucCounter start address is: 4 (R1)
;uarthandler.c, 198 :: 		}
0x2550	0xB2D3    UXTB	R3, R2
; ucPosition end address is: 8 (R2)
; ucCounter end address is: 4 (R1)
0x2552	0xB2C8    UXTB	R0, R1
0x2554	0xE7E2    B	L_vUARTCommands25
L_vUARTCommands26:
;uarthandler.c, 200 :: 		vRF4463SetNode( NODE_FACTORY );
; ucCounter start address is: 0 (R0)
0x2556	0xF88D0004  STRB	R0, [SP, #4]
0x255A	0x20FE    MOVS	R0, #254
0x255C	0xF7FFFEA6  BL	_vRF4463SetNode+0
0x2560	0xF89D0004  LDRB	R0, [SP, #4]
;uarthandler.c, 201 :: 		vRF4463TxMessage( pcSentQR, ucCounter, NODE_BROADCAST, TABLE_RF_TEST, RF_TEST_OK );
0x2564	0x2103    MOVS	R1, #3
0x2566	0xB402    PUSH	(R1)
0x2568	0x2301    MOVS	R3, #1
0x256A	0x22FF    MOVS	R2, #255
0x256C	0xB2C1    UXTB	R1, R0
; ucCounter end address is: 0 (R0)
0x256E	0x4881    LDR	R0, [PC, #516]
0x2570	0xF7FFFE0A  BL	_vRF4463TxMessage+0
0x2574	0xB001    ADD	SP, SP, #4
;uarthandler.c, 202 :: 		break;
0x2576	0xF000BC58  B	L_vUARTCommands13
;uarthandler.c, 203 :: 		case UART_CMD_STAGE:
L_vUARTCommands31:
;uarthandler.c, 204 :: 		STM_LOGD( "[ UART ] Get Stage\r\n", NULL );
0x257A	0x2300    MOVS	R3, #0
0x257C	0xB25B    SXTB	R3, R3
0x257E	0x4A7E    LDR	R2, [PC, #504]
0x2580	0x4979    LDR	R1, [PC, #484]
0x2582	0xB408    PUSH	(R3)
0x2584	0xB404    PUSH	(R2)
0x2586	0xB402    PUSH	(R1)
0x2588	0xF7FFFDB2  BL	_PrintOut+0
0x258C	0xB003    ADD	SP, SP, #12
;uarthandler.c, 206 :: 		vRf4463SetChannels( RF4463_DEFAULT_CHANNEL, RF4463_DEFAULT_CHANNEL );
0x258E	0x2105    MOVS	R1, #5
0x2590	0x2005    MOVS	R0, #5
0x2592	0xF7FFFCBB  BL	_vRf4463SetChannels+0
;uarthandler.c, 207 :: 		vRf4463SetNetwork( RF4463_DEFAULT_NETWORK );
0x2596	0x2005    MOVS	R0, #5
0x2598	0xF7FFFDBE  BL	_vRf4463SetNetwork+0
;uarthandler.c, 208 :: 		vRF4463SetNode( NODE_FACTORY );
0x259C	0x20FE    MOVS	R0, #254
0x259E	0xF7FFFE85  BL	_vRF4463SetNode+0
;uarthandler.c, 210 :: 		vRF4463TxMessage( NULL, NULL, NODE_BROADCAST, TABLE_RF_TEST, RF_TEST_STAGE );
0x25A2	0x2104    MOVS	R1, #4
0x25A4	0xB402    PUSH	(R1)
0x25A6	0x2301    MOVS	R3, #1
0x25A8	0x22FF    MOVS	R2, #255
0x25AA	0x2100    MOVS	R1, #0
0x25AC	0x2000    MOVS	R0, #0
0x25AE	0xF7FFFDEB  BL	_vRF4463TxMessage+0
0x25B2	0xB001    ADD	SP, SP, #4
;uarthandler.c, 211 :: 		break;
0x25B4	0xF000BC39  B	L_vUARTCommands13
;uarthandler.c, 212 :: 		case UART_CMD_REBOOT:
L_vUARTCommands32:
;uarthandler.c, 213 :: 		STM_LOGD( "[ UART ] Reboot\r\n", NULL );
0x25B8	0x2300    MOVS	R3, #0
0x25BA	0xB25B    SXTB	R3, R3
0x25BC	0x4A6F    LDR	R2, [PC, #444]
0x25BE	0x496A    LDR	R1, [PC, #424]
0x25C0	0xB408    PUSH	(R3)
0x25C2	0xB404    PUSH	(R2)
0x25C4	0xB402    PUSH	(R1)
0x25C6	0xF7FFFD93  BL	_PrintOut+0
0x25CA	0xB003    ADD	SP, SP, #12
;uarthandler.c, 215 :: 		LEDBlue = 0;
0x25CC	0x2200    MOVS	R2, #0
0x25CE	0xB252    SXTB	R2, R2
0x25D0	0x496B    LDR	R1, [PC, #428]
0x25D2	0x600A    STR	R2, [R1, #0]
;uarthandler.c, 216 :: 		LEDGreen = 0;
0x25D4	0x496B    LDR	R1, [PC, #428]
0x25D6	0x600A    STR	R2, [R1, #0]
;uarthandler.c, 217 :: 		LEDRed = 1;
0x25D8	0x2201    MOVS	R2, #1
0x25DA	0xB252    SXTB	R2, R2
0x25DC	0x496A    LDR	R1, [PC, #424]
0x25DE	0x600A    STR	R2, [R1, #0]
;uarthandler.c, 219 :: 		Delay_ms( 1000 );
0x25E0	0xF64127FF  MOVW	R7, #6911
0x25E4	0xF2C007B7  MOVT	R7, #183
L_vUARTCommands33:
0x25E8	0x1E7F    SUBS	R7, R7, #1
0x25EA	0xD1FD    BNE	L_vUARTCommands33
0x25EC	0xBF00    NOP
0x25EE	0xBF00    NOP
0x25F0	0xBF00    NOP
0x25F2	0xBF00    NOP
0x25F4	0xBF00    NOP
;uarthandler.c, 220 :: 		SystemReset();
0x25F6	0xF7FFFE71  BL	_SystemReset+0
;uarthandler.c, 221 :: 		break;
0x25FA	0xF000BC16  B	L_vUARTCommands13
;uarthandler.c, 222 :: 		case UART_CMD_PING:
L_vUARTCommands35:
;uarthandler.c, 223 :: 		STM_LOGD( "[ UART ] Ping\r\n", NULL );
0x25FE	0x2300    MOVS	R3, #0
0x2600	0xB25B    SXTB	R3, R3
0x2602	0x4A62    LDR	R2, [PC, #392]
0x2604	0x4958    LDR	R1, [PC, #352]
0x2606	0xB408    PUSH	(R3)
0x2608	0xB404    PUSH	(R2)
0x260A	0xB402    PUSH	(R1)
0x260C	0xF7FFFD70  BL	_PrintOut+0
0x2610	0xB003    ADD	SP, SP, #12
;uarthandler.c, 224 :: 		vRF4463SetNode( HUB_NODE );
0x2612	0x2001    MOVS	R0, #1
0x2614	0xF7FFFE4A  BL	_vRF4463SetNode+0
;uarthandler.c, 225 :: 		vRF4463TxMessage( NULL, NULL, REMOTE_DEFAULT, TABLE_RF_TEST, RF_TEST_DEVICE_PING );
0x2618	0x2100    MOVS	R1, #0
0x261A	0xB402    PUSH	(R1)
0x261C	0x2301    MOVS	R3, #1
0x261E	0x2202    MOVS	R2, #2
0x2620	0x2100    MOVS	R1, #0
0x2622	0x2000    MOVS	R0, #0
0x2624	0xF7FFFDB0  BL	_vRF4463TxMessage+0
0x2628	0xB001    ADD	SP, SP, #4
;uarthandler.c, 226 :: 		break;
0x262A	0xF000BBFE  B	L_vUARTCommands13
;uarthandler.c, 227 :: 		case UART_CMD_TEST:
L_vUARTCommands36:
;uarthandler.c, 228 :: 		STM_LOGD( "[ UART ] Test\r\n", NULL );
0x262E	0x2300    MOVS	R3, #0
0x2630	0xB25B    SXTB	R3, R3
0x2632	0x4A57    LDR	R2, [PC, #348]
0x2634	0x494C    LDR	R1, [PC, #304]
0x2636	0xB408    PUSH	(R3)
0x2638	0xB404    PUSH	(R2)
0x263A	0xB402    PUSH	(R1)
0x263C	0xF7FFFD58  BL	_PrintOut+0
0x2640	0xB003    ADD	SP, SP, #12
;uarthandler.c, 229 :: 		memset( pcTempBuffer, '\0', 50 );
0x2642	0xA902    ADD	R1, SP, #8
0x2644	0x2232    MOVS	R2, #50
0x2646	0xB212    SXTH	R2, R2
0x2648	0x4608    MOV	R0, R1
0x264A	0x2100    MOVS	R1, #0
0x264C	0xF7FFFE36  BL	_memset+0
;uarthandler.c, 231 :: 		ucPosition = 5;
; ucPosition start address is: 28 (R7)
0x2650	0x2705    MOVS	R7, #5
;uarthandler.c, 233 :: 		for( ucCounter = 0; ucCounter < 12; ucCounter++ ){
; ucCounter start address is: 0 (R0)
0x2652	0x2000    MOVS	R0, #0
; ucPosition end address is: 28 (R7)
; ucCounter end address is: 0 (R0)
0x2654	0xB2FC    UXTB	R4, R7
L_vUARTCommands37:
; ucCounter start address is: 0 (R0)
; ucPosition start address is: 16 (R4)
0x2656	0x280C    CMP	R0, #12
0x2658	0xD211    BCS	L_vUARTCommands38
;uarthandler.c, 234 :: 		pcTempBuffer[ ucCounter ] = pcInBuffer[ ucPosition++ ];
0x265A	0xAB02    ADD	R3, SP, #8
0x265C	0x181A    ADDS	R2, R3, R0
0x265E	0x9911    LDR	R1, [SP, #68]
0x2660	0x1909    ADDS	R1, R1, R4
0x2662	0x7809    LDRB	R1, [R1, #0]
0x2664	0x7011    STRB	R1, [R2, #0]
0x2666	0x1C61    ADDS	R1, R4, #1
; ucPosition end address is: 16 (R4)
; ucPosition start address is: 28 (R7)
0x2668	0xB2CF    UXTB	R7, R1
;uarthandler.c, 235 :: 		pcTempQR[ ucCounter ] = pcTempBuffer[ ucCounter ];
0x266A	0x494A    LDR	R1, [PC, #296]
0x266C	0x180A    ADDS	R2, R1, R0
0x266E	0x1819    ADDS	R1, R3, R0
0x2670	0x7809    LDRB	R1, [R1, #0]
0x2672	0x7011    STRB	R1, [R2, #0]
;uarthandler.c, 233 :: 		for( ucCounter = 0; ucCounter < 12; ucCounter++ ){
0x2674	0x1C41    ADDS	R1, R0, #1
0x2676	0xB2C9    UXTB	R1, R1
; ucCounter end address is: 0 (R0)
; ucCounter start address is: 4 (R1)
;uarthandler.c, 236 :: 		}
0x2678	0xB2FC    UXTB	R4, R7
; ucPosition end address is: 28 (R7)
; ucCounter end address is: 4 (R1)
0x267A	0xB2C8    UXTB	R0, R1
0x267C	0xE7EB    B	L_vUARTCommands37
L_vUARTCommands38:
;uarthandler.c, 238 :: 		for( ucSearchedModelId = 0; ucSearchedModelId < DEVICE_MODEL_ID_TOTAL; ucSearchedModelId++ ){
0x267E	0x2200    MOVS	R2, #0
0x2680	0x4945    LDR	R1, [PC, #276]
0x2682	0x700A    STRB	R2, [R1, #0]
L_vUARTCommands40:
0x2684	0x4944    LDR	R1, [PC, #272]
0x2686	0x7809    LDRB	R1, [R1, #0]
0x2688	0x2905    CMP	R1, #5
0x268A	0xD211    BCS	L_vUARTCommands41
;uarthandler.c, 239 :: 		if( memcmp( pcTempQR, pcModelQRPrefix[ ucSearchedModelId ], 2 ) == 0 ){
0x268C	0x4942    LDR	R1, [PC, #264]
0x268E	0x7809    LDRB	R1, [R1, #0]
0x2690	0x008A    LSLS	R2, R1, #2
0x2692	0x4942    LDR	R1, [PC, #264]
0x2694	0x1889    ADDS	R1, R1, R2
0x2696	0x6809    LDR	R1, [R1, #0]
0x2698	0x2202    MOVS	R2, #2
0x269A	0xB212    SXTH	R2, R2
0x269C	0x483D    LDR	R0, [PC, #244]
0x269E	0xF7FFFE29  BL	_memcmp+0
0x26A2	0xB900    CBNZ	R0, L_vUARTCommands43
;uarthandler.c, 240 :: 		break;
0x26A4	0xE004    B	L_vUARTCommands41
;uarthandler.c, 241 :: 		}
L_vUARTCommands43:
;uarthandler.c, 238 :: 		for( ucSearchedModelId = 0; ucSearchedModelId < DEVICE_MODEL_ID_TOTAL; ucSearchedModelId++ ){
0x26A6	0x4A3C    LDR	R2, [PC, #240]
0x26A8	0x7811    LDRB	R1, [R2, #0]
0x26AA	0x1C49    ADDS	R1, R1, #1
0x26AC	0x7011    STRB	R1, [R2, #0]
;uarthandler.c, 242 :: 		}
0x26AE	0xE7E9    B	L_vUARTCommands40
L_vUARTCommands41:
;uarthandler.c, 244 :: 		vRF4463SetNode( HUB_NODE );
0x26B0	0x2001    MOVS	R0, #1
0x26B2	0xF7FFFDFB  BL	_vRF4463SetNode+0
;uarthandler.c, 245 :: 		vRF4463TxMessage( pcTempBuffer, strlen( pcTempBuffer ), REMOTE_DEFAULT, TABLE_RF_SETUP, RF_SETUP_FIND_BY_QR );
0x26B6	0x2101    MOVS	R1, #1
0x26B8	0xF88D1058  STRB	R1, [SP, #88]
0x26BC	0xA902    ADD	R1, SP, #8
0x26BE	0x4608    MOV	R0, R1
0x26C0	0xF7FEF9F6  BL	_strlen+0
0x26C4	0xAA02    ADD	R2, SP, #8
0x26C6	0xF89D1058  LDRB	R1, [SP, #88]
0x26CA	0xB402    PUSH	(R1)
0x26CC	0x2302    MOVS	R3, #2
0x26CE	0xB2C1    UXTB	R1, R0
0x26D0	0x4610    MOV	R0, R2
0x26D2	0x2202    MOVS	R2, #2
0x26D4	0xF7FFFD58  BL	_vRF4463TxMessage+0
0x26D8	0xB001    ADD	SP, SP, #4
;uarthandler.c, 246 :: 		break;
0x26DA	0xF000BBA6  B	L_vUARTCommands13
;uarthandler.c, 247 :: 		case UART_CMD_REMOVE:
L_vUARTCommands44:
;uarthandler.c, 248 :: 		STM_LOGD( "[ UART ] Remove\r\n", NULL );
0x26DE	0x2300    MOVS	R3, #0
0x26E0	0xB25B    SXTB	R3, R3
0x26E2	0x4A2F    LDR	R2, [PC, #188]
0x26E4	0x4920    LDR	R1, [PC, #128]
0x26E6	0xB408    PUSH	(R3)
0x26E8	0xB404    PUSH	(R2)
0x26EA	0xB402    PUSH	(R1)
0x26EC	0xF7FFFD00  BL	_PrintOut+0
0x26F0	0xB003    ADD	SP, SP, #12
;uarthandler.c, 250 :: 		memset( pcTempBuffer, '\0', 50 );
0x26F2	0xA902    ADD	R1, SP, #8
0x26F4	0x2232    MOVS	R2, #50
0x26F6	0xB212    SXTH	R2, R2
0x26F8	0x4608    MOV	R0, R1
0x26FA	0x2100    MOVS	R1, #0
0x26FC	0xF7FFFDDE  BL	_memset+0
;uarthandler.c, 252 :: 		ucPosition = 7;
; ucPosition start address is: 28 (R7)
0x2700	0x2707    MOVS	R7, #7
;uarthandler.c, 254 :: 		for( ucCounter = 0; ; ucCounter++ ){
; ucCounter start address is: 0 (R0)
0x2702	0x2000    MOVS	R0, #0
; ucPosition end address is: 28 (R7)
; ucCounter end address is: 0 (R0)
0x2704	0xB2FB    UXTB	R3, R7
L_vUARTCommands45:
;uarthandler.c, 255 :: 		if( pcInBuffer[ ucPosition ] == '\r' || pcInBuffer[ ucPosition ] == '\n' ){
; ucCounter start address is: 0 (R0)
; ucPosition start address is: 12 (R3)
0x2706	0x9911    LDR	R1, [SP, #68]
0x2708	0x18C9    ADDS	R1, R1, R3
0x270A	0x7809    LDRB	R1, [R1, #0]
0x270C	0x290D    CMP	R1, #13
0x270E	0xD005    BEQ	L__vUARTCommands375
0x2710	0x9911    LDR	R1, [SP, #68]
0x2712	0x18C9    ADDS	R1, R1, R3
0x2714	0x7809    LDRB	R1, [R1, #0]
0x2716	0x290A    CMP	R1, #10
0x2718	0xD000    BEQ	L__vUARTCommands374
0x271A	0xE000    B	L_vUARTCommands50
; ucCounter end address is: 0 (R0)
; ucPosition end address is: 12 (R3)
L__vUARTCommands375:
L__vUARTCommands374:
;uarthandler.c, 256 :: 		break;
0x271C	0xE00C    B	L_vUARTCommands46
;uarthandler.c, 257 :: 		}
L_vUARTCommands50:
;uarthandler.c, 258 :: 		pcTempBuffer[ ucCounter ] = pcInBuffer[ ucPosition++ ];
; ucPosition start address is: 12 (R3)
; ucCounter start address is: 0 (R0)
0x271E	0xA902    ADD	R1, SP, #8
0x2720	0x180A    ADDS	R2, R1, R0
0x2722	0x9911    LDR	R1, [SP, #68]
0x2724	0x18C9    ADDS	R1, R1, R3
0x2726	0x7809    LDRB	R1, [R1, #0]
0x2728	0x7011    STRB	R1, [R2, #0]
0x272A	0x1C5F    ADDS	R7, R3, #1
0x272C	0xB2FF    UXTB	R7, R7
; ucPosition end address is: 12 (R3)
; ucPosition start address is: 28 (R7)
;uarthandler.c, 254 :: 		for( ucCounter = 0; ; ucCounter++ ){
0x272E	0x1C41    ADDS	R1, R0, #1
0x2730	0xB2C9    UXTB	R1, R1
; ucCounter end address is: 0 (R0)
; ucCounter start address is: 4 (R1)
;uarthandler.c, 259 :: 		}
0x2732	0xB2FB    UXTB	R3, R7
; ucPosition end address is: 28 (R7)
; ucCounter end address is: 4 (R1)
0x2734	0xB2C8    UXTB	R0, R1
0x2736	0xE7E6    B	L_vUARTCommands45
L_vUARTCommands46:
;uarthandler.c, 261 :: 		usTempData = atoi( pcTempBuffer );
0x2738	0xA902    ADD	R1, SP, #8
0x273A	0x4608    MOV	R0, R1
0x273C	0xF7FFFB16  BL	_atoi+0
; usTempData start address is: 8 (R2)
0x2740	0xB282    UXTH	R2, R0
;uarthandler.c, 262 :: 		vRF4463SetNode( HUB_NODE );
0x2742	0x2001    MOVS	R0, #1
0x2744	0xF7FFFDB2  BL	_vRF4463SetNode+0
;uarthandler.c, 263 :: 		vRF4463TxMessage( NULL, NULL, usTempData, TABLE_RF_SETUP, RF_SETUP_REMOVE );
0x2748	0x2105    MOVS	R1, #5
0x274A	0xB402    PUSH	(R1)
0x274C	0x2302    MOVS	R3, #2
0x274E	0xB2D2    UXTB	R2, R2
; usTempData end address is: 8 (R2)
0x2750	0x2100    MOVS	R1, #0
0x2752	0x2000    MOVS	R0, #0
0x2754	0xF7FFFD18  BL	_vRF4463TxMessage+0
0x2758	0xB001    ADD	SP, SP, #4
0x275A	0xE023    B	#70
0x275C	0x00F02000  	_pcUARTCommand+0
0x2760	0x527B0000  	?ICS?lstr36_main+0
0x2764	0x50530000  	?lstr_37_main+0
0x2768	0x04C50000  	_vDebugPrint+0
0x276C	0x00EE2000  	_usUARTMessageLength+0
0x2770	0x4E910000  	?lstr_38_main+0
0x2774	0x09A52000  	main_pcSentQR+0
0x2778	0x51810000  	?lstr_39_main+0
0x277C	0x51E30000  	?lstr_40_main+0
0x2780	0x01A04222  	GPIOC_ODR+0
0x2784	0x019C4222  	GPIOC_ODR+0
0x2788	0x01984222  	GPIOC_ODR+0
0x278C	0x524B0000  	?lstr_41_main+0
0x2790	0x525B0000  	?lstr_42_main+0
0x2794	0x09B42000  	_pcTempQR+0
0x2798	0x01482000  	_ucSearchedModelId+0
0x279C	0x014C2000  	_pcModelQRPrefix+0
0x27A0	0x51D10000  	?lstr_43_main+0
;uarthandler.c, 264 :: 		break;
0x27A4	0xF000BB41  B	L_vUARTCommands13
;uarthandler.c, 265 :: 		case UART_CMD_CHANNEL:
L_vUARTCommands51:
;uarthandler.c, 266 :: 		STM_LOGD( "[ UART ] Set Channel\r\n", NULL );
0x27A8	0x2300    MOVS	R3, #0
0x27AA	0xB25B    SXTB	R3, R3
0x27AC	0x4AD4    LDR	R2, [PC, #848]
0x27AE	0x49D5    LDR	R1, [PC, #852]
0x27B0	0xB408    PUSH	(R3)
0x27B2	0xB404    PUSH	(R2)
0x27B4	0xB402    PUSH	(R1)
0x27B6	0xF7FFFC9B  BL	_PrintOut+0
0x27BA	0xB003    ADD	SP, SP, #12
;uarthandler.c, 267 :: 		memset( pcTempBuffer, '\0', 50 );
0x27BC	0xA902    ADD	R1, SP, #8
0x27BE	0x2232    MOVS	R2, #50
0x27C0	0xB212    SXTH	R2, R2
0x27C2	0x4608    MOV	R0, R1
0x27C4	0x2100    MOVS	R1, #0
0x27C6	0xF7FFFD79  BL	_memset+0
;uarthandler.c, 269 :: 		ucPosition = 8;
; ucPosition start address is: 8 (R2)
0x27CA	0x2208    MOVS	R2, #8
;uarthandler.c, 271 :: 		ucRf4463EnterStandbyMode();
0x27CC	0xF88D2004  STRB	R2, [SP, #4]
0x27D0	0xF000FE7C  BL	_ucRf4463EnterStandbyMode+0
0x27D4	0xF89D2004  LDRB	R2, [SP, #4]
;uarthandler.c, 273 :: 		for( ucCounter = 0; ; ucCounter++ ){
; ucCounter start address is: 0 (R0)
0x27D8	0x2000    MOVS	R0, #0
; ucCounter end address is: 0 (R0)
; ucPosition end address is: 8 (R2)
0x27DA	0xB2D7    UXTB	R7, R2
L_vUARTCommands52:
;uarthandler.c, 274 :: 		if( pcInBuffer[ ucPosition ] == ',' ){
; ucCounter start address is: 0 (R0)
; ucPosition start address is: 28 (R7)
0x27DC	0x9911    LDR	R1, [SP, #68]
0x27DE	0x19C9    ADDS	R1, R1, R7
0x27E0	0x7809    LDRB	R1, [R1, #0]
0x27E2	0x292C    CMP	R1, #44
0x27E4	0xD104    BNE	L_vUARTCommands55
; ucCounter end address is: 0 (R0)
;uarthandler.c, 275 :: 		ucPosition++;
0x27E6	0x1C79    ADDS	R1, R7, #1
; ucPosition end address is: 28 (R7)
; ucPosition start address is: 0 (R0)
0x27E8	0xB2C8    UXTB	R0, R1
;uarthandler.c, 276 :: 		break;
0x27EA	0xFA5FF880  UXTB	R8, R0
; ucPosition end address is: 0 (R0)
0x27EE	0xE01D    B	L_vUARTCommands53
;uarthandler.c, 277 :: 		}
L_vUARTCommands55:
;uarthandler.c, 278 :: 		if( pcInBuffer[ ucPosition ] == '\r' || pcInBuffer[ ucPosition ] == '\n' ){
; ucCounter start address is: 0 (R0)
; ucPosition start address is: 28 (R7)
0x27F0	0x9911    LDR	R1, [SP, #68]
0x27F2	0x19C9    ADDS	R1, R1, R7
0x27F4	0x7809    LDRB	R1, [R1, #0]
0x27F6	0x290D    CMP	R1, #13
0x27F8	0xD005    BEQ	L__vUARTCommands377
0x27FA	0x9911    LDR	R1, [SP, #68]
0x27FC	0x19C9    ADDS	R1, R1, R7
0x27FE	0x7809    LDRB	R1, [R1, #0]
0x2800	0x290A    CMP	R1, #10
0x2802	0xD000    BEQ	L__vUARTCommands376
0x2804	0xE005    B	L_vUARTCommands58
; ucCounter end address is: 0 (R0)
L__vUARTCommands377:
L__vUARTCommands376:
;uarthandler.c, 279 :: 		ucIgnoreNetwork = 1;
0x2806	0x2101    MOVS	R1, #1
0x2808	0xF88D1043  STRB	R1, [SP, #67]
;uarthandler.c, 280 :: 		break;
0x280C	0xFA5FF887  UXTB	R8, R7
0x2810	0xE00C    B	L_vUARTCommands53
;uarthandler.c, 281 :: 		}
L_vUARTCommands58:
;uarthandler.c, 282 :: 		pcTempBuffer[ ucCounter ] = pcInBuffer[ ucPosition++ ];
; ucCounter start address is: 0 (R0)
0x2812	0xA902    ADD	R1, SP, #8
0x2814	0x180A    ADDS	R2, R1, R0
0x2816	0x9911    LDR	R1, [SP, #68]
0x2818	0x19C9    ADDS	R1, R1, R7
0x281A	0x7809    LDRB	R1, [R1, #0]
0x281C	0x7011    STRB	R1, [R2, #0]
0x281E	0x1C7A    ADDS	R2, R7, #1
0x2820	0xB2D2    UXTB	R2, R2
; ucPosition end address is: 28 (R7)
; ucPosition start address is: 8 (R2)
;uarthandler.c, 273 :: 		for( ucCounter = 0; ; ucCounter++ ){
0x2822	0x1C41    ADDS	R1, R0, #1
0x2824	0xB2C9    UXTB	R1, R1
; ucCounter end address is: 0 (R0)
; ucCounter start address is: 4 (R1)
;uarthandler.c, 283 :: 		}
0x2826	0xB2D7    UXTB	R7, R2
; ucPosition end address is: 8 (R2)
; ucCounter end address is: 4 (R1)
0x2828	0xB2C8    UXTB	R0, R1
0x282A	0xE7D7    B	L_vUARTCommands52
L_vUARTCommands53:
;uarthandler.c, 285 :: 		usTempChannel = atoi( pcTempBuffer );
; ucPosition start address is: 32 (R8)
0x282C	0xA902    ADD	R1, SP, #8
0x282E	0x4608    MOV	R0, R1
0x2830	0xF7FFFA9C  BL	_atoi+0
; usTempChannel start address is: 8 (R2)
0x2834	0xB282    UXTH	R2, R0
;uarthandler.c, 287 :: 		if( ucIgnoreNetwork == 0 ){
0x2836	0xF89D1043  LDRB	R1, [SP, #67]
0x283A	0xBB59    CBNZ	R1, L_vUARTCommands59
;uarthandler.c, 288 :: 		for( ucCounter = 0; ; ucCounter++ ){
; ucCounter start address is: 0 (R0)
0x283C	0x2000    MOVS	R0, #0
; ucPosition end address is: 32 (R8)
; usTempChannel end address is: 8 (R2)
; ucCounter end address is: 0 (R0)
0x283E	0xFA5FF388  UXTB	R3, R8
0x2842	0xB297    UXTH	R7, R2
L_vUARTCommands60:
;uarthandler.c, 289 :: 		if( pcInBuffer[ ucPosition ] == '\r' || pcInBuffer[ ucPosition ] == '\n' ){
; ucCounter start address is: 0 (R0)
; usTempChannel start address is: 28 (R7)
; ucPosition start address is: 12 (R3)
0x2844	0x9911    LDR	R1, [SP, #68]
0x2846	0x18C9    ADDS	R1, R1, R3
0x2848	0x7809    LDRB	R1, [R1, #0]
0x284A	0x290D    CMP	R1, #13
0x284C	0xD005    BEQ	L__vUARTCommands379
0x284E	0x9911    LDR	R1, [SP, #68]
0x2850	0x18C9    ADDS	R1, R1, R3
0x2852	0x7809    LDRB	R1, [R1, #0]
0x2854	0x290A    CMP	R1, #10
0x2856	0xD000    BEQ	L__vUARTCommands378
0x2858	0xE000    B	L_vUARTCommands65
; ucCounter end address is: 0 (R0)
; ucPosition end address is: 12 (R3)
L__vUARTCommands379:
L__vUARTCommands378:
;uarthandler.c, 290 :: 		break;
0x285A	0xE00C    B	L_vUARTCommands61
;uarthandler.c, 291 :: 		}
L_vUARTCommands65:
;uarthandler.c, 292 :: 		pcTempBuffer[ ucCounter ] = pcInBuffer[ ucPosition++ ];
; ucPosition start address is: 12 (R3)
; ucCounter start address is: 0 (R0)
0x285C	0xA902    ADD	R1, SP, #8
0x285E	0x180A    ADDS	R2, R1, R0
0x2860	0x9911    LDR	R1, [SP, #68]
0x2862	0x18C9    ADDS	R1, R1, R3
0x2864	0x7809    LDRB	R1, [R1, #0]
0x2866	0x7011    STRB	R1, [R2, #0]
0x2868	0x1C59    ADDS	R1, R3, #1
; ucPosition end address is: 12 (R3)
; ucPosition start address is: 24 (R6)
0x286A	0xB2CE    UXTB	R6, R1
;uarthandler.c, 288 :: 		for( ucCounter = 0; ; ucCounter++ ){
0x286C	0x1C41    ADDS	R1, R0, #1
0x286E	0xB2C9    UXTB	R1, R1
; ucCounter end address is: 0 (R0)
; ucCounter start address is: 4 (R1)
;uarthandler.c, 293 :: 		}
0x2870	0xB2F3    UXTB	R3, R6
; ucPosition end address is: 24 (R6)
; ucCounter end address is: 4 (R1)
0x2872	0xB2C8    UXTB	R0, R1
0x2874	0xE7E6    B	L_vUARTCommands60
L_vUARTCommands61:
;uarthandler.c, 294 :: 		usTempNetwork = atoi( pcTempBuffer );
0x2876	0xA902    ADD	R1, SP, #8
0x2878	0x4608    MOV	R0, R1
0x287A	0xF7FFFA77  BL	_atoi+0
0x287E	0xF8AD004A  STRH	R0, [SP, #74]
;uarthandler.c, 296 :: 		vRf4463SetChannels( usTempChannel, usTempChannel );
0x2882	0xB2F9    UXTB	R1, R7
0x2884	0xB2F8    UXTB	R0, R7
; usTempChannel end address is: 28 (R7)
0x2886	0xF7FFFB41  BL	_vRf4463SetChannels+0
;uarthandler.c, 297 :: 		vRf4463SetNetwork( usTempNetwork );
0x288A	0xF8BD004A  LDRH	R0, [SP, #74]
0x288E	0xF7FFFC43  BL	_vRf4463SetNetwork+0
;uarthandler.c, 298 :: 		}
0x2892	0xE00A    B	L_vUARTCommands66
L_vUARTCommands59:
;uarthandler.c, 300 :: 		vRf4463SetChannels( usTempChannel, usTempChannel );
; usTempChannel start address is: 8 (R2)
0x2894	0xF8AD2004  STRH	R2, [SP, #4]
0x2898	0xB2D1    UXTB	R1, R2
0x289A	0xB2D0    UXTB	R0, R2
0x289C	0xF7FFFB36  BL	_vRf4463SetChannels+0
0x28A0	0xF8BD2004  LDRH	R2, [SP, #4]
;uarthandler.c, 301 :: 		vRf4463SetNetwork( usTempChannel );
0x28A4	0xB290    UXTH	R0, R2
; usTempChannel end address is: 8 (R2)
0x28A6	0xF7FFFC37  BL	_vRf4463SetNetwork+0
;uarthandler.c, 302 :: 		}
L_vUARTCommands66:
;uarthandler.c, 303 :: 		ucRf4463RxInit();
0x28AA	0xF001F805  BL	_ucRf4463RxInit+0
;uarthandler.c, 304 :: 		break;
0x28AE	0xE2BC    B	L_vUARTCommands13
;uarthandler.c, 305 :: 		case UART_CMD_INFO:
L_vUARTCommands67:
;uarthandler.c, 306 :: 		STM_LOGD( "[ UART ] Get Device Info\r\n", NULL );
0x28B0	0x2300    MOVS	R3, #0
0x28B2	0xB25B    SXTB	R3, R3
0x28B4	0x4A94    LDR	R2, [PC, #592]
0x28B6	0x4993    LDR	R1, [PC, #588]
0x28B8	0xB408    PUSH	(R3)
0x28BA	0xB404    PUSH	(R2)
0x28BC	0xB402    PUSH	(R1)
0x28BE	0xF7FFFC17  BL	_PrintOut+0
0x28C2	0xB003    ADD	SP, SP, #12
;uarthandler.c, 332 :: 		break;
0x28C4	0xE2B1    B	L_vUARTCommands13
;uarthandler.c, 333 :: 		case UART_CMD_SEARCH:
L_vUARTCommands68:
;uarthandler.c, 334 :: 		STM_LOGD( "[ UART ] Search\r\n", NULL );
0x28C6	0x2300    MOVS	R3, #0
0x28C8	0xB25B    SXTB	R3, R3
0x28CA	0x4A90    LDR	R2, [PC, #576]
0x28CC	0x498D    LDR	R1, [PC, #564]
0x28CE	0xB408    PUSH	(R3)
0x28D0	0xB404    PUSH	(R2)
0x28D2	0xB402    PUSH	(R1)
0x28D4	0xF7FFFC0C  BL	_PrintOut+0
0x28D8	0xB003    ADD	SP, SP, #12
;uarthandler.c, 335 :: 		vRF4463SetNode( NODE_FACTORY );
0x28DA	0x20FE    MOVS	R0, #254
0x28DC	0xF7FFFCE6  BL	_vRF4463SetNode+0
;uarthandler.c, 336 :: 		vRF4463TxMessage( NULL, NULL, NODE_FACTORY, TABLE_RF_TEST, RF_TEST_DONGLE_SEARCH );
0x28E0	0x21C8    MOVS	R1, #200
0x28E2	0xB402    PUSH	(R1)
0x28E4	0x2301    MOVS	R3, #1
0x28E6	0x22FE    MOVS	R2, #254
0x28E8	0x2100    MOVS	R1, #0
0x28EA	0x2000    MOVS	R0, #0
0x28EC	0xF7FFFC4C  BL	_vRF4463TxMessage+0
0x28F0	0xB001    ADD	SP, SP, #4
;uarthandler.c, 337 :: 		break;
0x28F2	0xE29A    B	L_vUARTCommands13
;uarthandler.c, 338 :: 		case UART_CMD_OVERRIDE:
L_vUARTCommands69:
;uarthandler.c, 339 :: 		STM_LOGD( "[ UART ] Override\r\n", NULL );
0x28F4	0x2300    MOVS	R3, #0
0x28F6	0xB25B    SXTB	R3, R3
0x28F8	0x4A85    LDR	R2, [PC, #532]
0x28FA	0x4982    LDR	R1, [PC, #520]
0x28FC	0xB408    PUSH	(R3)
0x28FE	0xB404    PUSH	(R2)
0x2900	0xB402    PUSH	(R1)
0x2902	0xF7FFFBF5  BL	_PrintOut+0
0x2906	0xB003    ADD	SP, SP, #12
;uarthandler.c, 340 :: 		break;
0x2908	0xE28F    B	L_vUARTCommands13
;uarthandler.c, 341 :: 		case UART_CMD_RESET_FTY:
L_vUARTCommands70:
;uarthandler.c, 342 :: 		STM_LOGD( "[ UART ] Reset Factory\r\n", NULL );
0x290A	0x2300    MOVS	R3, #0
0x290C	0xB25B    SXTB	R3, R3
0x290E	0x4A81    LDR	R2, [PC, #516]
0x2910	0x497C    LDR	R1, [PC, #496]
0x2912	0xB408    PUSH	(R3)
0x2914	0xB404    PUSH	(R2)
0x2916	0xB402    PUSH	(R1)
0x2918	0xF7FFFBEA  BL	_PrintOut+0
0x291C	0xB003    ADD	SP, SP, #12
;uarthandler.c, 343 :: 		break;
0x291E	0xE284    B	L_vUARTCommands13
;uarthandler.c, 344 :: 		case UART_CMD_OVERRIDE_SET:
L_vUARTCommands71:
;uarthandler.c, 345 :: 		STM_LOGD( "[ UART ] Set Override\r\n", NULL );
0x2920	0x2300    MOVS	R3, #0
0x2922	0xB25B    SXTB	R3, R3
0x2924	0x4A7C    LDR	R2, [PC, #496]
0x2926	0x4977    LDR	R1, [PC, #476]
0x2928	0xB408    PUSH	(R3)
0x292A	0xB404    PUSH	(R2)
0x292C	0xB402    PUSH	(R1)
0x292E	0xF7FFFBDF  BL	_PrintOut+0
0x2932	0xB003    ADD	SP, SP, #12
;uarthandler.c, 346 :: 		break;
0x2934	0xE279    B	L_vUARTCommands13
;uarthandler.c, 347 :: 		case UART_CMD_DISCOVER:
L_vUARTCommands72:
;uarthandler.c, 348 :: 		STM_LOGD( "[ UART ] Discover\r\n", NULL );
0x2936	0x2300    MOVS	R3, #0
0x2938	0xB25B    SXTB	R3, R3
0x293A	0x4A78    LDR	R2, [PC, #480]
0x293C	0x4971    LDR	R1, [PC, #452]
0x293E	0xB408    PUSH	(R3)
0x2940	0xB404    PUSH	(R2)
0x2942	0xB402    PUSH	(R1)
0x2944	0xF7FFFBD4  BL	_PrintOut+0
0x2948	0xB003    ADD	SP, SP, #12
;uarthandler.c, 349 :: 		vRF4463SetNode( NODE_FACTORY );
0x294A	0x20FE    MOVS	R0, #254
0x294C	0xF7FFFCAE  BL	_vRF4463SetNode+0
;uarthandler.c, 350 :: 		vRF4463TxMessage( NULL, NULL, NODE_BROADCAST, TABLE_RF_SETUP, RF_SETUP_FTY_DISCOVER );
0x2950	0x210B    MOVS	R1, #11
0x2952	0xB402    PUSH	(R1)
0x2954	0x2302    MOVS	R3, #2
0x2956	0x22FF    MOVS	R2, #255
0x2958	0x2100    MOVS	R1, #0
0x295A	0x2000    MOVS	R0, #0
0x295C	0xF7FFFC14  BL	_vRF4463TxMessage+0
0x2960	0xB001    ADD	SP, SP, #4
;uarthandler.c, 351 :: 		case UART_CMD_FIND:
L_vUARTCommands73:
;uarthandler.c, 352 :: 		STM_LOGD( "[ UART ] Find in Channel\r\n", NULL );
0x2962	0x2300    MOVS	R3, #0
0x2964	0xB25B    SXTB	R3, R3
0x2966	0x4A6E    LDR	R2, [PC, #440]
0x2968	0x4966    LDR	R1, [PC, #408]
0x296A	0xB408    PUSH	(R3)
0x296C	0xB404    PUSH	(R2)
0x296E	0xB402    PUSH	(R1)
0x2970	0xF7FFFBBE  BL	_PrintOut+0
0x2974	0xB003    ADD	SP, SP, #12
;uarthandler.c, 353 :: 		vRF4463SetNode( HUB_NODE );
0x2976	0x2001    MOVS	R0, #1
0x2978	0xF7FFFC98  BL	_vRF4463SetNode+0
;uarthandler.c, 354 :: 		vRF4463TxMessage( NULL, NULL, NODE_BROADCAST, TABLE_RF_TEST, RF_TEST_CHANNEL );
0x297C	0x2106    MOVS	R1, #6
0x297E	0xB402    PUSH	(R1)
0x2980	0x2301    MOVS	R3, #1
0x2982	0x22FF    MOVS	R2, #255
0x2984	0x2100    MOVS	R1, #0
0x2986	0x2000    MOVS	R0, #0
0x2988	0xF7FFFBFE  BL	_vRF4463TxMessage+0
0x298C	0xB001    ADD	SP, SP, #4
;uarthandler.c, 355 :: 		break;
0x298E	0xE24C    B	L_vUARTCommands13
;uarthandler.c, 356 :: 		case UART_CMD_UNBLOCK:
L_vUARTCommands74:
;uarthandler.c, 357 :: 		break;
0x2990	0xE24B    B	L_vUARTCommands13
;uarthandler.c, 358 :: 		case UART_CMD_SET_TX_POWER:
L_vUARTCommands75:
;uarthandler.c, 359 :: 		STM_LOGI( "[ UART ] Set Tx Power\r\n", NULL );
0x2992	0x2300    MOVS	R3, #0
0x2994	0xB25B    SXTB	R3, R3
0x2996	0x4A63    LDR	R2, [PC, #396]
0x2998	0x495A    LDR	R1, [PC, #360]
0x299A	0xB408    PUSH	(R3)
0x299C	0xB404    PUSH	(R2)
0x299E	0xB402    PUSH	(R1)
0x29A0	0xF7FFFBA6  BL	_PrintOut+0
0x29A4	0xB003    ADD	SP, SP, #12
;uarthandler.c, 360 :: 		memset( pcTempBuffer, '\0', 20 );
0x29A6	0xA902    ADD	R1, SP, #8
0x29A8	0x2214    MOVS	R2, #20
0x29AA	0xB212    SXTH	R2, R2
0x29AC	0x4608    MOV	R0, R1
0x29AE	0x2100    MOVS	R1, #0
0x29B0	0xF7FFFC84  BL	_memset+0
;uarthandler.c, 361 :: 		ucPosition = 9;
; ucPosition start address is: 12 (R3)
0x29B4	0x2309    MOVS	R3, #9
;uarthandler.c, 362 :: 		for( ucCounter = 0; ; ucCounter++ ){
; ucCounter start address is: 0 (R0)
0x29B6	0x2000    MOVS	R0, #0
; ucCounter end address is: 0 (R0)
; ucPosition end address is: 12 (R3)
L_vUARTCommands76:
;uarthandler.c, 363 :: 		if( pcInBuffer[ ucPosition ] == '\r' || pcInBuffer[ ucPosition ] == '\n' ){
; ucCounter start address is: 0 (R0)
; ucPosition start address is: 12 (R3)
0x29B8	0x9911    LDR	R1, [SP, #68]
0x29BA	0x18C9    ADDS	R1, R1, R3
0x29BC	0x7809    LDRB	R1, [R1, #0]
0x29BE	0x290D    CMP	R1, #13
0x29C0	0xD005    BEQ	L__vUARTCommands381
0x29C2	0x9911    LDR	R1, [SP, #68]
0x29C4	0x18C9    ADDS	R1, R1, R3
0x29C6	0x7809    LDRB	R1, [R1, #0]
0x29C8	0x290A    CMP	R1, #10
0x29CA	0xD000    BEQ	L__vUARTCommands380
0x29CC	0xE000    B	L_vUARTCommands81
; ucCounter end address is: 0 (R0)
; ucPosition end address is: 12 (R3)
L__vUARTCommands381:
L__vUARTCommands380:
;uarthandler.c, 364 :: 		break;
0x29CE	0xE00C    B	L_vUARTCommands77
;uarthandler.c, 365 :: 		}
L_vUARTCommands81:
;uarthandler.c, 366 :: 		pcTempBuffer[ ucCounter ] = pcInBuffer[ ucPosition++ ];
; ucPosition start address is: 12 (R3)
; ucCounter start address is: 0 (R0)
0x29D0	0xA902    ADD	R1, SP, #8
0x29D2	0x180A    ADDS	R2, R1, R0
0x29D4	0x9911    LDR	R1, [SP, #68]
0x29D6	0x18C9    ADDS	R1, R1, R3
0x29D8	0x7809    LDRB	R1, [R1, #0]
0x29DA	0x7011    STRB	R1, [R2, #0]
0x29DC	0x1C5A    ADDS	R2, R3, #1
0x29DE	0xB2D2    UXTB	R2, R2
; ucPosition end address is: 12 (R3)
; ucPosition start address is: 8 (R2)
;uarthandler.c, 362 :: 		for( ucCounter = 0; ; ucCounter++ ){
0x29E0	0x1C41    ADDS	R1, R0, #1
0x29E2	0xB2C9    UXTB	R1, R1
; ucCounter end address is: 0 (R0)
; ucCounter start address is: 4 (R1)
;uarthandler.c, 367 :: 		}
0x29E4	0xB2D3    UXTB	R3, R2
; ucPosition end address is: 8 (R2)
; ucCounter end address is: 4 (R1)
0x29E6	0xB2C8    UXTB	R0, R1
0x29E8	0xE7E6    B	L_vUARTCommands76
L_vUARTCommands77:
;uarthandler.c, 368 :: 		usTempData = atoi( pcTempBuffer );
0x29EA	0xA902    ADD	R1, SP, #8
0x29EC	0x4608    MOV	R0, R1
0x29EE	0xF7FFF9BD  BL	_atoi+0
;uarthandler.c, 369 :: 		ucRf4463SetTxPower( usTempData );
0x29F2	0xB2C0    UXTB	R0, R0
0x29F4	0xF000FD1C  BL	_ucRf4463SetTxPower+0
;uarthandler.c, 370 :: 		break;
0x29F8	0xE217    B	L_vUARTCommands13
;uarthandler.c, 371 :: 		case UART_CMD_SEND_RF_MESSAGE:
L_vUARTCommands82:
;uarthandler.c, 372 :: 		STM_LOGI( "[ UART ] Send RF Message\r\n", NULL );
0x29FA	0x2300    MOVS	R3, #0
0x29FC	0xB25B    SXTB	R3, R3
0x29FE	0x4A4A    LDR	R2, [PC, #296]
0x2A00	0x4940    LDR	R1, [PC, #256]
0x2A02	0xB408    PUSH	(R3)
0x2A04	0xB404    PUSH	(R2)
0x2A06	0xB402    PUSH	(R1)
0x2A08	0xF7FFFB72  BL	_PrintOut+0
0x2A0C	0xB003    ADD	SP, SP, #12
;uarthandler.c, 373 :: 		ucPosition = strlen( pcUARTCommand[ UART_CMD_SEND_RF_MESSAGE ] ) + 1;
0x2A0E	0x4947    LDR	R1, [PC, #284]
0x2A10	0x6809    LDR	R1, [R1, #0]
0x2A12	0x4608    MOV	R0, R1
0x2A14	0xF7FEF84C  BL	_strlen+0
0x2A18	0x1C41    ADDS	R1, R0, #1
; ucPosition start address is: 0 (R0)
0x2A1A	0xB2C8    UXTB	R0, R1
;uarthandler.c, 374 :: 		STM_LOGI( "[ UART ] Position: %d\r\n", ucPosition );
0x2A1C	0xB2CB    UXTB	R3, R1
0x2A1E	0x4A44    LDR	R2, [PC, #272]
0x2A20	0x4938    LDR	R1, [PC, #224]
0x2A22	0xF88D0004  STRB	R0, [SP, #4]
0x2A26	0xB408    PUSH	(R3)
0x2A28	0xB404    PUSH	(R2)
0x2A2A	0xB402    PUSH	(R1)
0x2A2C	0xF7FFFB60  BL	_PrintOut+0
0x2A30	0xB003    ADD	SP, SP, #12
;uarthandler.c, 378 :: 		vBufferSetToZero( pcTempBuffer, 50 );
0x2A32	0xA902    ADD	R1, SP, #8
0x2A34	0x4608    MOV	R0, R1
0x2A36	0x2132    MOVS	R1, #50
0x2A38	0xF000FAE6  BL	_vBufferSetToZero+0
0x2A3C	0xF89D0004  LDRB	R0, [SP, #4]
;uarthandler.c, 379 :: 		for( ucCounter = 0; ; ucCounter++ ){
; ucCounter start address is: 4 (R1)
0x2A40	0x2100    MOVS	R1, #0
; ucPosition end address is: 0 (R0)
; ucCounter end address is: 4 (R1)
0x2A42	0xB2CB    UXTB	R3, R1
L_vUARTCommands83:
;uarthandler.c, 380 :: 		if( pcInBuffer[ ucPosition ] == '|' ){
; ucCounter start address is: 12 (R3)
; ucPosition start address is: 0 (R0)
0x2A44	0x9911    LDR	R1, [SP, #68]
0x2A46	0x1809    ADDS	R1, R1, R0
0x2A48	0x7809    LDRB	R1, [R1, #0]
0x2A4A	0x297C    CMP	R1, #124
0x2A4C	0xD102    BNE	L_vUARTCommands86
; ucCounter end address is: 12 (R3)
;uarthandler.c, 381 :: 		ucPosition++;
0x2A4E	0x1C44    ADDS	R4, R0, #1
0x2A50	0xB2E4    UXTB	R4, R4
; ucPosition end address is: 0 (R0)
; ucPosition start address is: 16 (R4)
;uarthandler.c, 382 :: 		break;
0x2A52	0xE023    B	L_vUARTCommands84
; ucPosition end address is: 16 (R4)
;uarthandler.c, 383 :: 		}
L_vUARTCommands86:
;uarthandler.c, 384 :: 		if( pcInBuffer[ ucPosition ] == '\r' || pcInBuffer[ ucPosition ] == '\n' ){
; ucPosition start address is: 0 (R0)
; ucCounter start address is: 12 (R3)
0x2A54	0x9911    LDR	R1, [SP, #68]
0x2A56	0x1809    ADDS	R1, R1, R0
0x2A58	0x7809    LDRB	R1, [R1, #0]
0x2A5A	0x290D    CMP	R1, #13
0x2A5C	0xD005    BEQ	L__vUARTCommands383
0x2A5E	0x9911    LDR	R1, [SP, #68]
0x2A60	0x1809    ADDS	R1, R1, R0
0x2A62	0x7809    LDRB	R1, [R1, #0]
0x2A64	0x290A    CMP	R1, #10
0x2A66	0xD000    BEQ	L__vUARTCommands382
0x2A68	0xE00B    B	L_vUARTCommands89
; ucCounter end address is: 12 (R3)
; ucPosition end address is: 0 (R0)
L__vUARTCommands383:
L__vUARTCommands382:
;uarthandler.c, 385 :: 		STM_LOGE( "[ UART:%ld ] Invalid parameters\r\n", __LINE__ );
0x2A6A	0xF2401381  MOVW	R3, #385
0x2A6E	0xB21B    SXTH	R3, R3
0x2A70	0x4A30    LDR	R2, [PC, #192]
0x2A72	0x4924    LDR	R1, [PC, #144]
0x2A74	0xB408    PUSH	(R3)
0x2A76	0xB404    PUSH	(R2)
0x2A78	0xB402    PUSH	(R1)
0x2A7A	0xF7FFFB39  BL	_PrintOut+0
0x2A7E	0xB003    ADD	SP, SP, #12
;uarthandler.c, 386 :: 		return;
0x2A80	0xE1DA    B	L_end_vUARTCommands
;uarthandler.c, 387 :: 		}
L_vUARTCommands89:
;uarthandler.c, 388 :: 		pcTempBuffer[ ucCounter ] = pcInBuffer[ ucPosition++ ];
; ucPosition start address is: 0 (R0)
; ucCounter start address is: 12 (R3)
0x2A82	0xA902    ADD	R1, SP, #8
0x2A84	0x18CA    ADDS	R2, R1, R3
0x2A86	0x9911    LDR	R1, [SP, #68]
0x2A88	0x1809    ADDS	R1, R1, R0
0x2A8A	0x7809    LDRB	R1, [R1, #0]
0x2A8C	0x7011    STRB	R1, [R2, #0]
0x2A8E	0x1C42    ADDS	R2, R0, #1
0x2A90	0xB2D2    UXTB	R2, R2
; ucPosition end address is: 0 (R0)
; ucPosition start address is: 8 (R2)
;uarthandler.c, 379 :: 		for( ucCounter = 0; ; ucCounter++ ){
0x2A92	0x1C59    ADDS	R1, R3, #1
0x2A94	0xB2C9    UXTB	R1, R1
; ucCounter end address is: 12 (R3)
; ucCounter start address is: 4 (R1)
;uarthandler.c, 389 :: 		}
0x2A96	0xB2D0    UXTB	R0, R2
; ucPosition end address is: 8 (R2)
; ucCounter end address is: 4 (R1)
0x2A98	0xB2CB    UXTB	R3, R1
0x2A9A	0xE7D3    B	L_vUARTCommands83
L_vUARTCommands84:
;uarthandler.c, 390 :: 		usTempDestination = atoi( pcTempBuffer );
; ucPosition start address is: 16 (R4)
0x2A9C	0xA902    ADD	R1, SP, #8
0x2A9E	0xF88D4004  STRB	R4, [SP, #4]
0x2AA2	0x4608    MOV	R0, R1
0x2AA4	0xF7FFF962  BL	_atoi+0
0x2AA8	0xF8AD004E  STRH	R0, [SP, #78]
;uarthandler.c, 391 :: 		STM_LOGV( "[ UART ] RF Node: %d\r\n", usTempDestination );
0x2AAC	0xB283    UXTH	R3, R0
0x2AAE	0x4A22    LDR	R2, [PC, #136]
0x2AB0	0x4914    LDR	R1, [PC, #80]
0x2AB2	0xB408    PUSH	(R3)
0x2AB4	0xB404    PUSH	(R2)
0x2AB6	0xB402    PUSH	(R1)
0x2AB8	0xF7FFFB1A  BL	_PrintOut+0
0x2ABC	0xB003    ADD	SP, SP, #12
;uarthandler.c, 395 :: 		vBufferSetToZero( pcTempBuffer, 50 );
0x2ABE	0xA902    ADD	R1, SP, #8
0x2AC0	0x4608    MOV	R0, R1
0x2AC2	0x2132    MOVS	R1, #50
0x2AC4	0xF000FAA0  BL	_vBufferSetToZero+0
0x2AC8	0xF89D4004  LDRB	R4, [SP, #4]
;uarthandler.c, 396 :: 		for( ucCounter = 0; ; ucCounter++ ){
; ucCounter start address is: 0 (R0)
0x2ACC	0x2000    MOVS	R0, #0
; ucPosition end address is: 16 (R4)
; ucCounter end address is: 0 (R0)
0x2ACE	0xB2E3    UXTB	R3, R4
L_vUARTCommands90:
;uarthandler.c, 397 :: 		if( pcInBuffer[ ucPosition ] == '|' ){
; ucCounter start address is: 0 (R0)
; ucPosition start address is: 12 (R3)
0x2AD0	0x9911    LDR	R1, [SP, #68]
0x2AD2	0x18C9    ADDS	R1, R1, R3
0x2AD4	0x7809    LDRB	R1, [R1, #0]
0x2AD6	0x297C    CMP	R1, #124
0x2AD8	0xD102    BNE	L_vUARTCommands93
; ucCounter end address is: 0 (R0)
;uarthandler.c, 398 :: 		ucPosition++;
0x2ADA	0x1C5C    ADDS	R4, R3, #1
0x2ADC	0xB2E4    UXTB	R4, R4
; ucPosition end address is: 12 (R3)
; ucPosition start address is: 16 (R4)
;uarthandler.c, 399 :: 		break;
0x2ADE	0xE044    B	L_vUARTCommands91
; ucPosition end address is: 16 (R4)
;uarthandler.c, 400 :: 		}
L_vUARTCommands93:
;uarthandler.c, 401 :: 		if( pcInBuffer[ ucPosition ] == '\r' || pcInBuffer[ ucPosition ] == '\n' ){
; ucPosition start address is: 12 (R3)
; ucCounter start address is: 0 (R0)
0x2AE0	0x9911    LDR	R1, [SP, #68]
0x2AE2	0x18C9    ADDS	R1, R1, R3
0x2AE4	0x7809    LDRB	R1, [R1, #0]
0x2AE6	0x290D    CMP	R1, #13
0x2AE8	0xD005    BEQ	L__vUARTCommands385
0x2AEA	0x9911    LDR	R1, [SP, #68]
0x2AEC	0x18C9    ADDS	R1, R1, R3
0x2AEE	0x7809    LDRB	R1, [R1, #0]
0x2AF0	0x290A    CMP	R1, #10
0x2AF2	0xD000    BEQ	L__vUARTCommands384
0x2AF4	0xE02C    B	L_vUARTCommands96
; ucCounter end address is: 0 (R0)
; ucPosition end address is: 12 (R3)
L__vUARTCommands385:
L__vUARTCommands384:
;uarthandler.c, 402 :: 		STM_LOGE( "[ UART:%ld ] Invalid parameters\r\n", __LINE__ );
0x2AF6	0xF2401392  MOVW	R3, #402
0x2AFA	0xB21B    SXTH	R3, R3
0x2AFC	0x4A0F    LDR	R2, [PC, #60]
0x2AFE	0xE01F    B	#62
0x2B00	0x50F80000  	?lstr_44_main+0
0x2B04	0x04C50000  	_vDebugPrint+0
0x2B08	0x4F710000  	?lstr_45_main+0
0x2B0C	0x52070000  	?lstr_46_main+0
0x2B10	0x51960000  	?lstr_47_main+0
0x2B14	0x4FF20000  	?lstr_48_main+0
0x2B18	0x503B0000  	?lstr_49_main+0
0x2B1C	0x51AA0000  	?lstr_50_main+0
0x2B20	0x4F560000  	?lstr_51_main+0
0x2B24	0x506B0000  	?lstr_52_main+0
0x2B28	0x4F3B0000  	?lstr_53_main+0
0x2B2C	0x01442000  	_pcUARTCommand+84
0x2B30	0x509B0000  	?lstr_54_main+0
0x2B34	0x4CBB0000  	?lstr_55_main+0
0x2B38	0x51260000  	?lstr_56_main+0
0x2B3C	0x4CFF0000  	?lstr_57_main+0
0x2B40	0x49BF    LDR	R1, [PC, #764]
0x2B42	0xB408    PUSH	(R3)
0x2B44	0xB404    PUSH	(R2)
0x2B46	0xB402    PUSH	(R1)
0x2B48	0xF7FFFAD2  BL	_PrintOut+0
0x2B4C	0xB003    ADD	SP, SP, #12
;uarthandler.c, 403 :: 		return;
0x2B4E	0xE173    B	L_end_vUARTCommands
;uarthandler.c, 404 :: 		}
L_vUARTCommands96:
;uarthandler.c, 405 :: 		pcTempBuffer[ ucCounter ] = pcInBuffer[ ucPosition++ ];
; ucPosition start address is: 12 (R3)
; ucCounter start address is: 0 (R0)
0x2B50	0xA902    ADD	R1, SP, #8
0x2B52	0x180A    ADDS	R2, R1, R0
0x2B54	0x9911    LDR	R1, [SP, #68]
0x2B56	0x18C9    ADDS	R1, R1, R3
0x2B58	0x7809    LDRB	R1, [R1, #0]
0x2B5A	0x7011    STRB	R1, [R2, #0]
0x2B5C	0x1C5A    ADDS	R2, R3, #1
0x2B5E	0xB2D2    UXTB	R2, R2
; ucPosition end address is: 12 (R3)
; ucPosition start address is: 8 (R2)
;uarthandler.c, 396 :: 		for( ucCounter = 0; ; ucCounter++ ){
0x2B60	0x1C41    ADDS	R1, R0, #1
0x2B62	0xB2C9    UXTB	R1, R1
; ucCounter end address is: 0 (R0)
; ucCounter start address is: 4 (R1)
;uarthandler.c, 406 :: 		}
0x2B64	0xB2D3    UXTB	R3, R2
; ucPosition end address is: 8 (R2)
; ucCounter end address is: 4 (R1)
0x2B66	0xB2C8    UXTB	R0, R1
0x2B68	0xE7B2    B	L_vUARTCommands90
L_vUARTCommands91:
;uarthandler.c, 407 :: 		usTempNode = atoi( pcTempBuffer );
; ucPosition start address is: 16 (R4)
0x2B6A	0xA902    ADD	R1, SP, #8
0x2B6C	0xF88D4004  STRB	R4, [SP, #4]
0x2B70	0x4608    MOV	R0, R1
0x2B72	0xF7FFF8FB  BL	_atoi+0
0x2B76	0xF8AD004C  STRH	R0, [SP, #76]
;uarthandler.c, 408 :: 		STM_LOGV( "[ UART ] RF Node: %d\r\n", usTempNode );
0x2B7A	0xB283    UXTH	R3, R0
0x2B7C	0x4AB1    LDR	R2, [PC, #708]
0x2B7E	0x49B0    LDR	R1, [PC, #704]
0x2B80	0xB408    PUSH	(R3)
0x2B82	0xB404    PUSH	(R2)
0x2B84	0xB402    PUSH	(R1)
0x2B86	0xF7FFFAB3  BL	_PrintOut+0
0x2B8A	0xB003    ADD	SP, SP, #12
;uarthandler.c, 412 :: 		vBufferSetToZero( pcTempBuffer, 50 );
0x2B8C	0xA902    ADD	R1, SP, #8
0x2B8E	0x4608    MOV	R0, R1
0x2B90	0x2132    MOVS	R1, #50
0x2B92	0xF000FA39  BL	_vBufferSetToZero+0
0x2B96	0xF89D4004  LDRB	R4, [SP, #4]
;uarthandler.c, 413 :: 		for( ucCounter = 0; ; ucCounter++ ){
; ucCounter start address is: 0 (R0)
0x2B9A	0x2000    MOVS	R0, #0
; ucPosition end address is: 16 (R4)
; ucCounter end address is: 0 (R0)
0x2B9C	0xB2E3    UXTB	R3, R4
L_vUARTCommands97:
;uarthandler.c, 414 :: 		if( pcInBuffer[ ucPosition ] == '|' ){
; ucCounter start address is: 0 (R0)
; ucPosition start address is: 12 (R3)
0x2B9E	0x9911    LDR	R1, [SP, #68]
0x2BA0	0x18C9    ADDS	R1, R1, R3
0x2BA2	0x7809    LDRB	R1, [R1, #0]
0x2BA4	0x297C    CMP	R1, #124
0x2BA6	0xD102    BNE	L_vUARTCommands100
; ucCounter end address is: 0 (R0)
;uarthandler.c, 415 :: 		ucPosition++;
0x2BA8	0x1C5C    ADDS	R4, R3, #1
0x2BAA	0xB2E4    UXTB	R4, R4
; ucPosition end address is: 12 (R3)
; ucPosition start address is: 16 (R4)
;uarthandler.c, 416 :: 		break;
0x2BAC	0xE023    B	L_vUARTCommands98
; ucPosition end address is: 16 (R4)
;uarthandler.c, 417 :: 		}
L_vUARTCommands100:
;uarthandler.c, 418 :: 		if( pcInBuffer[ ucPosition ] == '\r' || pcInBuffer[ ucPosition ] == '\n' ){
; ucPosition start address is: 12 (R3)
; ucCounter start address is: 0 (R0)
0x2BAE	0x9911    LDR	R1, [SP, #68]
0x2BB0	0x18C9    ADDS	R1, R1, R3
0x2BB2	0x7809    LDRB	R1, [R1, #0]
0x2BB4	0x290D    CMP	R1, #13
0x2BB6	0xD005    BEQ	L__vUARTCommands387
0x2BB8	0x9911    LDR	R1, [SP, #68]
0x2BBA	0x18C9    ADDS	R1, R1, R3
0x2BBC	0x7809    LDRB	R1, [R1, #0]
0x2BBE	0x290A    CMP	R1, #10
0x2BC0	0xD000    BEQ	L__vUARTCommands386
0x2BC2	0xE00B    B	L_vUARTCommands103
; ucCounter end address is: 0 (R0)
; ucPosition end address is: 12 (R3)
L__vUARTCommands387:
L__vUARTCommands386:
;uarthandler.c, 419 :: 		STM_LOGE( "[ UART:%ld ] Invalid parameters\r\n", __LINE__ );
0x2BC4	0xF24013A3  MOVW	R3, #419
0x2BC8	0xB21B    SXTH	R3, R3
0x2BCA	0x4A9F    LDR	R2, [PC, #636]
0x2BCC	0x499C    LDR	R1, [PC, #624]
0x2BCE	0xB408    PUSH	(R3)
0x2BD0	0xB404    PUSH	(R2)
0x2BD2	0xB402    PUSH	(R1)
0x2BD4	0xF7FFFA8C  BL	_PrintOut+0
0x2BD8	0xB003    ADD	SP, SP, #12
;uarthandler.c, 420 :: 		return;
0x2BDA	0xE12D    B	L_end_vUARTCommands
;uarthandler.c, 421 :: 		}
L_vUARTCommands103:
;uarthandler.c, 422 :: 		pcTempBuffer[ ucCounter ] = pcInBuffer[ ucPosition++ ];
; ucPosition start address is: 12 (R3)
; ucCounter start address is: 0 (R0)
0x2BDC	0xA902    ADD	R1, SP, #8
0x2BDE	0x180A    ADDS	R2, R1, R0
0x2BE0	0x9911    LDR	R1, [SP, #68]
0x2BE2	0x18C9    ADDS	R1, R1, R3
0x2BE4	0x7809    LDRB	R1, [R1, #0]
0x2BE6	0x7011    STRB	R1, [R2, #0]
0x2BE8	0x1C5A    ADDS	R2, R3, #1
0x2BEA	0xB2D2    UXTB	R2, R2
; ucPosition end address is: 12 (R3)
; ucPosition start address is: 8 (R2)
;uarthandler.c, 413 :: 		for( ucCounter = 0; ; ucCounter++ ){
0x2BEC	0x1C41    ADDS	R1, R0, #1
0x2BEE	0xB2C9    UXTB	R1, R1
; ucCounter end address is: 0 (R0)
; ucCounter start address is: 4 (R1)
;uarthandler.c, 423 :: 		}
0x2BF0	0xB2D3    UXTB	R3, R2
; ucPosition end address is: 8 (R2)
; ucCounter end address is: 4 (R1)
0x2BF2	0xB2C8    UXTB	R0, R1
0x2BF4	0xE7D3    B	L_vUARTCommands97
L_vUARTCommands98:
;uarthandler.c, 424 :: 		usTempTable = atoi( pcTempBuffer );
; ucPosition start address is: 16 (R4)
0x2BF6	0xA902    ADD	R1, SP, #8
0x2BF8	0xF88D4004  STRB	R4, [SP, #4]
0x2BFC	0x4608    MOV	R0, R1
0x2BFE	0xF7FFF8B5  BL	_atoi+0
0x2C02	0xF8AD0050  STRH	R0, [SP, #80]
;uarthandler.c, 425 :: 		STM_LOGV( "[ UART ] RF Table: %d\r\n", usTempTable );
0x2C06	0xB283    UXTH	R3, R0
0x2C08	0x4A90    LDR	R2, [PC, #576]
0x2C0A	0x498D    LDR	R1, [PC, #564]
0x2C0C	0xB408    PUSH	(R3)
0x2C0E	0xB404    PUSH	(R2)
0x2C10	0xB402    PUSH	(R1)
0x2C12	0xF7FFFA6D  BL	_PrintOut+0
0x2C16	0xB003    ADD	SP, SP, #12
;uarthandler.c, 429 :: 		vBufferSetToZero( pcTempBuffer, 50 );
0x2C18	0xA902    ADD	R1, SP, #8
0x2C1A	0x4608    MOV	R0, R1
0x2C1C	0x2132    MOVS	R1, #50
0x2C1E	0xF000F9F3  BL	_vBufferSetToZero+0
0x2C22	0xF89D4004  LDRB	R4, [SP, #4]
;uarthandler.c, 430 :: 		for( ucCounter = 0; ; ucCounter++ ){
; ucCounter start address is: 0 (R0)
0x2C26	0x2000    MOVS	R0, #0
; ucPosition end address is: 16 (R4)
; ucCounter end address is: 0 (R0)
0x2C28	0xB2C3    UXTB	R3, R0
0x2C2A	0xB2E0    UXTB	R0, R4
L_vUARTCommands104:
;uarthandler.c, 431 :: 		if( pcInBuffer[ ucPosition ] == '|' ){
; ucCounter start address is: 12 (R3)
; ucPosition start address is: 0 (R0)
0x2C2C	0x9911    LDR	R1, [SP, #68]
0x2C2E	0x1809    ADDS	R1, R1, R0
0x2C30	0x7809    LDRB	R1, [R1, #0]
0x2C32	0x297C    CMP	R1, #124
0x2C34	0xD106    BNE	L_vUARTCommands107
; ucCounter end address is: 12 (R3)
;uarthandler.c, 432 :: 		ucPosition++;
0x2C36	0xF1000A01  ADD	R10, R0, #1
0x2C3A	0xFA5FFA8A  UXTB	R10, R10
; ucPosition end address is: 0 (R0)
; ucPosition start address is: 40 (R10)
;uarthandler.c, 433 :: 		break;
0x2C3E	0xFA5FF48A  UXTB	R4, R10
; ucPosition end address is: 40 (R10)
0x2C42	0xE029    B	L_vUARTCommands105
;uarthandler.c, 434 :: 		}
L_vUARTCommands107:
;uarthandler.c, 435 :: 		if( pcInBuffer[ ucPosition ] == '\r' || pcInBuffer[ ucPosition ] == '\n' ){
; ucPosition start address is: 0 (R0)
; ucCounter start address is: 12 (R3)
0x2C44	0x9911    LDR	R1, [SP, #68]
0x2C46	0x1809    ADDS	R1, R1, R0
0x2C48	0x7809    LDRB	R1, [R1, #0]
0x2C4A	0x290D    CMP	R1, #13
0x2C4C	0xD005    BEQ	L__vUARTCommands389
0x2C4E	0x9911    LDR	R1, [SP, #68]
0x2C50	0x1809    ADDS	R1, R1, R0
0x2C52	0x7809    LDRB	R1, [R1, #0]
0x2C54	0x290A    CMP	R1, #10
0x2C56	0xD000    BEQ	L__vUARTCommands388
0x2C58	0xE00F    B	L_vUARTCommands110
; ucCounter end address is: 12 (R3)
L__vUARTCommands389:
L__vUARTCommands388:
;uarthandler.c, 436 :: 		STM_LOGV( "[ UART ] Found end of command\r\n", NULL );
0x2C5A	0x2300    MOVS	R3, #0
0x2C5C	0xB25B    SXTB	R3, R3
0x2C5E	0x4A7C    LDR	R2, [PC, #496]
0x2C60	0x4977    LDR	R1, [PC, #476]
0x2C62	0xF88D0004  STRB	R0, [SP, #4]
0x2C66	0xB408    PUSH	(R3)
0x2C68	0xB404    PUSH	(R2)
0x2C6A	0xB402    PUSH	(R1)
0x2C6C	0xF7FFFA40  BL	_PrintOut+0
0x2C70	0xB003    ADD	SP, SP, #12
0x2C72	0xF89D0004  LDRB	R0, [SP, #4]
;uarthandler.c, 437 :: 		break;
0x2C76	0xB2C4    UXTB	R4, R0
0x2C78	0xE00E    B	L_vUARTCommands105
;uarthandler.c, 438 :: 		}
L_vUARTCommands110:
;uarthandler.c, 439 :: 		pcTempBuffer[ ucCounter ] = pcInBuffer[ ucPosition++ ];
; ucCounter start address is: 12 (R3)
0x2C7A	0xA902    ADD	R1, SP, #8
0x2C7C	0x18CA    ADDS	R2, R1, R3
0x2C7E	0x9911    LDR	R1, [SP, #68]
0x2C80	0x1809    ADDS	R1, R1, R0
0x2C82	0x7809    LDRB	R1, [R1, #0]
0x2C84	0x7011    STRB	R1, [R2, #0]
0x2C86	0x1C41    ADDS	R1, R0, #1
; ucPosition end address is: 0 (R0)
; ucPosition start address is: 40 (R10)
0x2C88	0xFA5FFA81  UXTB	R10, R1
;uarthandler.c, 430 :: 		for( ucCounter = 0; ; ucCounter++ ){
0x2C8C	0x1C59    ADDS	R1, R3, #1
0x2C8E	0xB2C9    UXTB	R1, R1
; ucCounter end address is: 12 (R3)
; ucCounter start address is: 4 (R1)
;uarthandler.c, 440 :: 		}
0x2C90	0xFA5FF08A  UXTB	R0, R10
; ucPosition end address is: 40 (R10)
; ucCounter end address is: 4 (R1)
0x2C94	0xB2CB    UXTB	R3, R1
0x2C96	0xE7C9    B	L_vUARTCommands104
L_vUARTCommands105:
;uarthandler.c, 441 :: 		usTempCommand = atoi( pcTempBuffer );
; ucPosition start address is: 16 (R4)
0x2C98	0xA902    ADD	R1, SP, #8
0x2C9A	0xF88D4004  STRB	R4, [SP, #4]
0x2C9E	0x4608    MOV	R0, R1
0x2CA0	0xF7FFF864  BL	_atoi+0
0x2CA4	0xF8AD0052  STRH	R0, [SP, #82]
;uarthandler.c, 442 :: 		STM_LOGV( "[ UART ] RF Command: %d\r\n", usTempCommand );
0x2CA8	0xB283    UXTH	R3, R0
0x2CAA	0x4A6A    LDR	R2, [PC, #424]
0x2CAC	0x4964    LDR	R1, [PC, #400]
0x2CAE	0xB408    PUSH	(R3)
0x2CB0	0xB404    PUSH	(R2)
0x2CB2	0xB402    PUSH	(R1)
0x2CB4	0xF7FFFA1C  BL	_PrintOut+0
0x2CB8	0xB003    ADD	SP, SP, #12
;uarthandler.c, 446 :: 		vBufferSetToZero( pcTempBuffer, 50 );
0x2CBA	0xA902    ADD	R1, SP, #8
0x2CBC	0x4608    MOV	R0, R1
0x2CBE	0x2132    MOVS	R1, #50
0x2CC0	0xF000F9A2  BL	_vBufferSetToZero+0
0x2CC4	0xF89D4004  LDRB	R4, [SP, #4]
;uarthandler.c, 447 :: 		for( ucTempBufferLength = 0; ; ucTempBufferLength++ ){
; ucTempBufferLength start address is: 0 (R0)
0x2CC8	0x2000    MOVS	R0, #0
; ucTempBufferLength end address is: 0 (R0)
; ucPosition end address is: 16 (R4)
0x2CCA	0xB2E3    UXTB	R3, R4
L_vUARTCommands111:
;uarthandler.c, 448 :: 		if( pcInBuffer[ ucPosition ] == '\r' || pcInBuffer[ ucPosition ] == '\n' || pcInBuffer[ ucPosition ] == '\0' ){
; ucTempBufferLength start address is: 0 (R0)
; ucPosition start address is: 12 (R3)
0x2CCC	0x9911    LDR	R1, [SP, #68]
0x2CCE	0x18C9    ADDS	R1, R1, R3
0x2CD0	0x7809    LDRB	R1, [R1, #0]
0x2CD2	0x290D    CMP	R1, #13
0x2CD4	0xD009    BEQ	L__vUARTCommands392
0x2CD6	0x9911    LDR	R1, [SP, #68]
0x2CD8	0x18C9    ADDS	R1, R1, R3
0x2CDA	0x7809    LDRB	R1, [R1, #0]
0x2CDC	0x290A    CMP	R1, #10
0x2CDE	0xD004    BEQ	L__vUARTCommands391
0x2CE0	0x9911    LDR	R1, [SP, #68]
0x2CE2	0x18C9    ADDS	R1, R1, R3
0x2CE4	0x7809    LDRB	R1, [R1, #0]
0x2CE6	0xB101    CBZ	R1, L__vUARTCommands390
0x2CE8	0xE00E    B	L_vUARTCommands116
; ucPosition end address is: 12 (R3)
L__vUARTCommands392:
L__vUARTCommands391:
L__vUARTCommands390:
;uarthandler.c, 449 :: 		STM_LOGE( "[ UART ] No buffer to send\r\n", NULL );
0x2CEA	0x2300    MOVS	R3, #0
0x2CEC	0xB25B    SXTB	R3, R3
0x2CEE	0x4A5A    LDR	R2, [PC, #360]
0x2CF0	0x4953    LDR	R1, [PC, #332]
0x2CF2	0xF88D0004  STRB	R0, [SP, #4]
0x2CF6	0xB408    PUSH	(R3)
0x2CF8	0xB404    PUSH	(R2)
0x2CFA	0xB402    PUSH	(R1)
0x2CFC	0xF7FFF9F8  BL	_PrintOut+0
0x2D00	0xB003    ADD	SP, SP, #12
0x2D02	0xF89D0004  LDRB	R0, [SP, #4]
;uarthandler.c, 450 :: 		break;
0x2D06	0xE00E    B	L_vUARTCommands112
;uarthandler.c, 451 :: 		}
L_vUARTCommands116:
;uarthandler.c, 452 :: 		pcTempBuffer[ ucTempBufferLength ] = pcInBuffer[ ucPosition++ ];
; ucPosition start address is: 12 (R3)
0x2D08	0xA902    ADD	R1, SP, #8
0x2D0A	0x180A    ADDS	R2, R1, R0
0x2D0C	0x9911    LDR	R1, [SP, #68]
0x2D0E	0x18C9    ADDS	R1, R1, R3
0x2D10	0x7809    LDRB	R1, [R1, #0]
0x2D12	0x7011    STRB	R1, [R2, #0]
0x2D14	0x1C5A    ADDS	R2, R3, #1
0x2D16	0xB2D2    UXTB	R2, R2
; ucPosition end address is: 12 (R3)
; ucPosition start address is: 8 (R2)
;uarthandler.c, 447 :: 		for( ucTempBufferLength = 0; ; ucTempBufferLength++ ){
0x2D18	0x1C41    ADDS	R1, R0, #1
; ucTempBufferLength end address is: 0 (R0)
; ucTempBufferLength start address is: 40 (R10)
0x2D1A	0xFA5FFA81  UXTB	R10, R1
;uarthandler.c, 453 :: 		}
0x2D1E	0xB2D3    UXTB	R3, R2
; ucTempBufferLength end address is: 40 (R10)
; ucPosition end address is: 8 (R2)
0x2D20	0xFA5FF08A  UXTB	R0, R10
0x2D24	0xE7D2    B	L_vUARTCommands111
L_vUARTCommands112:
;uarthandler.c, 457 :: 		vRF4463SetNode( usTempNode );
; ucTempBufferLength start address is: 0 (R0)
0x2D26	0xF88D0004  STRB	R0, [SP, #4]
0x2D2A	0xF8BD004C  LDRH	R0, [SP, #76]
0x2D2E	0xF7FFFABD  BL	_vRF4463SetNode+0
0x2D32	0xF89D0004  LDRB	R0, [SP, #4]
;uarthandler.c, 458 :: 		vRF4463TxMessage( pcTempBuffer, ucTempBufferLength, usTempDestination, usTempTable, usTempCommand );
0x2D36	0xF8BD2052  LDRH	R2, [SP, #82]
0x2D3A	0xA902    ADD	R1, SP, #8
0x2D3C	0xB404    PUSH	(R2)
0x2D3E	0x9102    STR	R1, [SP, #8]
0x2D40	0xF8BD3054  LDRH	R3, [SP, #84]
0x2D44	0xF8BD2052  LDRH	R2, [SP, #82]
0x2D48	0xB2C1    UXTB	R1, R0
; ucTempBufferLength end address is: 0 (R0)
0x2D4A	0x9802    LDR	R0, [SP, #8]
0x2D4C	0xF7FFFA1C  BL	_vRF4463TxMessage+0
0x2D50	0xB001    ADD	SP, SP, #4
;uarthandler.c, 459 :: 		break;
0x2D52	0xE06A    B	L_vUARTCommands13
;uarthandler.c, 460 :: 		default:
L_vUARTCommands117:
;uarthandler.c, 461 :: 		STM_LOGE( "Invalid Command\r\n", NULL );
0x2D54	0x2300    MOVS	R3, #0
0x2D56	0xB25B    SXTB	R3, R3
0x2D58	0x4A40    LDR	R2, [PC, #256]
0x2D5A	0x4939    LDR	R1, [PC, #228]
0x2D5C	0xB408    PUSH	(R3)
0x2D5E	0xB404    PUSH	(R2)
0x2D60	0xB402    PUSH	(R1)
0x2D62	0xF7FFF9C5  BL	_PrintOut+0
0x2D66	0xB003    ADD	SP, SP, #12
;uarthandler.c, 462 :: 		break;
0x2D68	0xE05F    B	L_vUARTCommands13
;uarthandler.c, 463 :: 		}
L_vUARTCommands12:
0x2D6A	0xF89D1048  LDRB	R1, [SP, #72]
0x2D6E	0x2900    CMP	R1, #0
0x2D70	0xF43FAB5B  BEQ	L_vUARTCommands14
0x2D74	0xF89D1048  LDRB	R1, [SP, #72]
0x2D78	0x2901    CMP	R1, #1
0x2D7A	0xF43FAB7A  BEQ	L_vUARTCommands17
0x2D7E	0xF89D1048  LDRB	R1, [SP, #72]
0x2D82	0x2902    CMP	R1, #2
0x2D84	0xF43FABB8  BEQ	L_vUARTCommands24
0x2D88	0xF89D1048  LDRB	R1, [SP, #72]
0x2D8C	0x2903    CMP	R1, #3
0x2D8E	0xF43FABF4  BEQ	L_vUARTCommands31
0x2D92	0xF89D1048  LDRB	R1, [SP, #72]
0x2D96	0x2904    CMP	R1, #4
0x2D98	0xF43FAC0E  BEQ	L_vUARTCommands32
0x2D9C	0xF89D1048  LDRB	R1, [SP, #72]
0x2DA0	0x2905    CMP	R1, #5
0x2DA2	0xF43FAC2C  BEQ	L_vUARTCommands35
0x2DA6	0xF89D1048  LDRB	R1, [SP, #72]
0x2DAA	0x2906    CMP	R1, #6
0x2DAC	0xF43FAC3F  BEQ	L_vUARTCommands36
0x2DB0	0xF89D1048  LDRB	R1, [SP, #72]
0x2DB4	0x2907    CMP	R1, #7
0x2DB6	0xF43FAC92  BEQ	L_vUARTCommands44
0x2DBA	0xF89D1048  LDRB	R1, [SP, #72]
0x2DBE	0x2908    CMP	R1, #8
0x2DC0	0xF43FACF2  BEQ	L_vUARTCommands51
0x2DC4	0xF89D1048  LDRB	R1, [SP, #72]
0x2DC8	0x290B    CMP	R1, #11
0x2DCA	0xF43FAD71  BEQ	L_vUARTCommands67
0x2DCE	0xF89D1048  LDRB	R1, [SP, #72]
0x2DD2	0x290D    CMP	R1, #13
0x2DD4	0xF43FAD77  BEQ	L_vUARTCommands68
0x2DD8	0xF89D1048  LDRB	R1, [SP, #72]
0x2DDC	0x290E    CMP	R1, #14
0x2DDE	0xF43FAD89  BEQ	L_vUARTCommands69
0x2DE2	0xF89D1048  LDRB	R1, [SP, #72]
0x2DE6	0x290F    CMP	R1, #15
0x2DE8	0xF43FAD8F  BEQ	L_vUARTCommands70
0x2DEC	0xF89D1048  LDRB	R1, [SP, #72]
0x2DF0	0x2910    CMP	R1, #16
0x2DF2	0xF43FAD95  BEQ	L_vUARTCommands71
0x2DF6	0xF89D1048  LDRB	R1, [SP, #72]
0x2DFA	0x2911    CMP	R1, #17
0x2DFC	0xF43FAD9B  BEQ	L_vUARTCommands72
0x2E00	0xF89D1048  LDRB	R1, [SP, #72]
0x2E04	0x2912    CMP	R1, #18
0x2E06	0xF43FADAC  BEQ	L_vUARTCommands73
0x2E0A	0xF89D1048  LDRB	R1, [SP, #72]
0x2E0E	0x2913    CMP	R1, #19
0x2E10	0xF43FADBE  BEQ	L_vUARTCommands74
0x2E14	0xF89D1048  LDRB	R1, [SP, #72]
0x2E18	0x2914    CMP	R1, #20
0x2E1A	0xF43FADBA  BEQ	L_vUARTCommands75
0x2E1E	0xF89D1048  LDRB	R1, [SP, #72]
0x2E22	0x2915    CMP	R1, #21
0x2E24	0xF43FADE9  BEQ	L_vUARTCommands82
0x2E28	0xE794    B	L_vUARTCommands117
L_vUARTCommands13:
;uarthandler.c, 464 :: 		}
L_vUARTCommands11:
;uarthandler.c, 160 :: 		for( ucCommandCounter = 0; ucCommandCounter < UART_Commands; ucCommandCounter++ ){
0x2E2A	0xF89D1048  LDRB	R1, [SP, #72]
0x2E2E	0x1C49    ADDS	R1, R1, #1
0x2E30	0xF88D1048  STRB	R1, [SP, #72]
;uarthandler.c, 465 :: 		}
0x2E34	0xF7FFBAE6  B	L_vUARTCommands8
L_vUARTCommands9:
;uarthandler.c, 466 :: 		}
L_end_vUARTCommands:
0x2E38	0xF8DDE000  LDR	LR, [SP, #0]
0x2E3C	0xB017    ADD	SP, SP, #92
0x2E3E	0x4770    BX	LR
0x2E40	0x04C50000  	_vDebugPrint+0
0x2E44	0x510F0000  	?lstr_58_main+0
0x2E48	0x4CDD0000  	?lstr_59_main+0
0x2E4C	0x500B0000  	?lstr_60_main+0
0x2E50	0x4D830000  	?lstr_61_main+0
0x2E54	0x4F8C0000  	?lstr_62_main+0
0x2E58	0x4E3A0000  	?lstr_63_main+0
0x2E5C	0x51F50000  	?lstr_64_main+0
; end of _vUARTCommands
_strstr:
;__Lib_CString.c, 280 :: 		
; s2 start address is: 4 (R1)
; s1 start address is: 0 (R0)
0x1E20	0xB081    SUB	SP, SP, #4
0x1E22	0xF8CDE000  STR	LR, [SP, #0]
; s2 end address is: 4 (R1)
; s1 end address is: 0 (R0)
; s1 start address is: 0 (R0)
; s2 start address is: 4 (R1)
0x1E26	0x4606    MOV	R6, R0
; s1 end address is: 0 (R0)
; s2 end address is: 4 (R1)
0x1E28	0x460D    MOV	R5, R1
;__Lib_CString.c, 281 :: 		
L_strstr70:
; s2 start address is: 20 (R5)
; s2 start address is: 20 (R5)
; s2 end address is: 20 (R5)
; s1 start address is: 24 (R6)
0x1E2A	0xB1AE    CBZ	R6, L__strstr138
; s2 end address is: 20 (R5)
; s2 start address is: 20 (R5)
0x1E2C	0x7832    LDRB	R2, [R6, #0]
0x1E2E	0xB19A    CBZ	R2, L__strstr137
L__strstr136:
;__Lib_CString.c, 282 :: 		
0x1E30	0x4628    MOV	R0, R5
0x1E32	0xF7FEFE3D  BL	_strlen+0
0x1E36	0xB2C2    UXTB	R2, R0
0x1E38	0x4629    MOV	R1, R5
0x1E3A	0x4630    MOV	R0, R6
0x1E3C	0xF7FFFF42  BL	_strncmp+0
0x1E40	0xB908    CBNZ	R0, L_strstr74
; s2 end address is: 20 (R5)
;__Lib_CString.c, 283 :: 		
0x1E42	0x4630    MOV	R0, R6
; s1 end address is: 24 (R6)
0x1E44	0xE009    B	L_end_strstr
L_strstr74:
;__Lib_CString.c, 284 :: 		
; s1 start address is: 24 (R6)
; s2 start address is: 20 (R5)
0x1E46	0x782A    LDRB	R2, [R5, #0]
0x1E48	0xB2D3    UXTB	R3, R2
0x1E4A	0x1C72    ADDS	R2, R6, #1
; s1 end address is: 24 (R6)
0x1E4C	0xB2D9    UXTB	R1, R3
0x1E4E	0x4610    MOV	R0, R2
0x1E50	0xF7FEFD5C  BL	_strchr+0
; s1 start address is: 24 (R6)
0x1E54	0x4606    MOV	R6, R0
;__Lib_CString.c, 285 :: 		
; s2 end address is: 20 (R5)
; s1 end address is: 24 (R6)
0x1E56	0xE7E8    B	L_strstr70
;__Lib_CString.c, 281 :: 		
L__strstr138:
L__strstr137:
;__Lib_CString.c, 286 :: 		
0x1E58	0x2000    MOVS	R0, #0
;__Lib_CString.c, 287 :: 		
L_end_strstr:
0x1E5A	0xF8DDE000  LDR	LR, [SP, #0]
0x1E5E	0xB001    ADD	SP, SP, #4
0x1E60	0x4770    BX	LR
; end of _strstr
_strlen:
;__Lib_CString.c, 143 :: 		
; s start address is: 0 (R0)
0x0AB0	0xB081    SUB	SP, SP, #4
0x0AB2	0x4601    MOV	R1, R0
; s end address is: 0 (R0)
; s start address is: 4 (R1)
;__Lib_CString.c, 146 :: 		
; cp start address is: 0 (R0)
0x0AB4	0x4608    MOV	R0, R1
; s end address is: 4 (R1)
; cp end address is: 0 (R0)
0x0AB6	0x460B    MOV	R3, R1
;__Lib_CString.c, 147 :: 		
L_strlen36:
; cp start address is: 0 (R0)
; s start address is: 12 (R3)
0x0AB8	0x4602    MOV	R2, R0
0x0ABA	0x1C40    ADDS	R0, R0, #1
0x0ABC	0x7811    LDRB	R1, [R2, #0]
0x0ABE	0xB101    CBZ	R1, L_strlen37
;__Lib_CString.c, 148 :: 		
0x0AC0	0xE7FA    B	L_strlen36
L_strlen37:
;__Lib_CString.c, 149 :: 		
0x0AC2	0x1AC1    SUB	R1, R0, R3
; s end address is: 12 (R3)
; cp end address is: 0 (R0)
0x0AC4	0x1E49    SUBS	R1, R1, #1
0x0AC6	0xB208    SXTH	R0, R1
;__Lib_CString.c, 150 :: 		
L_end_strlen:
0x0AC8	0xB001    ADD	SP, SP, #4
0x0ACA	0x4770    BX	LR
; end of _strlen
_strncmp:
;__Lib_CString.c, 226 :: 		
; len start address is: 8 (R2)
; s2 start address is: 4 (R1)
; s1 start address is: 0 (R0)
0x1CC4	0xB081    SUB	SP, SP, #4
; len end address is: 8 (R2)
; s2 end address is: 4 (R1)
; s1 end address is: 0 (R0)
; s1 start address is: 0 (R0)
; s2 start address is: 4 (R1)
; len start address is: 8 (R2)
0x1CC6	0xF88D2000  STRB	R2, [SP, #0]
; s1 end address is: 0 (R0)
; len end address is: 8 (R2)
; s2 end address is: 4 (R1)
0x1CCA	0x4602    MOV	R2, R0
0x1CCC	0xF89D0000  LDRB	R0, [SP, #0]
;__Lib_CString.c, 228 :: 		
L_strncmp58:
; len start address is: 0 (R0)
; len start address is: 0 (R0)
; s2 start address is: 4 (R1)
; s1 start address is: 8 (R2)
0x1CD0	0xB2C4    UXTB	R4, R0
0x1CD2	0x1E43    SUBS	R3, R0, #1
0x1CD4	0xB2D8    UXTB	R0, R3
; len end address is: 0 (R0)
0x1CD6	0xB174    CBZ	R4, L_strncmp59
; len end address is: 0 (R0)
;__Lib_CString.c, 229 :: 		
; len start address is: 0 (R0)
0x1CD8	0x7813    LDRB	R3, [R2, #0]
0x1CDA	0xB123    CBZ	R3, L__strncmp134
0x1CDC	0x780C    LDRB	R4, [R1, #0]
0x1CDE	0x7813    LDRB	R3, [R2, #0]
0x1CE0	0x42A3    CMP	R3, R4
0x1CE2	0xD100    BNE	L__strncmp133
0x1CE4	0xE004    B	L_strncmp62
; len end address is: 0 (R0)
L__strncmp134:
L__strncmp133:
;__Lib_CString.c, 230 :: 		
0x1CE6	0x7814    LDRB	R4, [R2, #0]
; s1 end address is: 8 (R2)
0x1CE8	0x780B    LDRB	R3, [R1, #0]
; s2 end address is: 4 (R1)
0x1CEA	0x1AE3    SUB	R3, R4, R3
0x1CEC	0xB218    SXTH	R0, R3
0x1CEE	0xE004    B	L_end_strncmp
L_strncmp62:
;__Lib_CString.c, 231 :: 		
; s2 start address is: 4 (R1)
; s1 start address is: 8 (R2)
; len start address is: 0 (R0)
0x1CF0	0x1C52    ADDS	R2, R2, #1
;__Lib_CString.c, 232 :: 		
0x1CF2	0x1C49    ADDS	R1, R1, #1
;__Lib_CString.c, 233 :: 		
; len end address is: 0 (R0)
; s1 end address is: 8 (R2)
; s2 end address is: 4 (R1)
0x1CF4	0xE7EC    B	L_strncmp58
L_strncmp59:
;__Lib_CString.c, 234 :: 		
0x1CF6	0x2000    MOVS	R0, #0
0x1CF8	0xB200    SXTH	R0, R0
;__Lib_CString.c, 235 :: 		
L_end_strncmp:
0x1CFA	0xB001    ADD	SP, SP, #4
0x1CFC	0x4770    BX	LR
; end of _strncmp
_strchr:
;__Lib_CString.c, 109 :: 		
; chr start address is: 4 (R1)
; ptr start address is: 0 (R0)
0x090C	0xB081    SUB	SP, SP, #4
; chr end address is: 4 (R1)
; ptr end address is: 0 (R0)
; ptr start address is: 0 (R0)
; chr start address is: 4 (R1)
0x090E	0xF88D1000  STRB	R1, [SP, #0]
; ptr end address is: 0 (R0)
; chr end address is: 4 (R1)
0x0912	0x4601    MOV	R1, R0
0x0914	0xF89D0000  LDRB	R0, [SP, #0]
;__Lib_CString.c, 110 :: 		
0x0918	0xE7FF    B	L_strchr26
L__strchr117:
;__Lib_CString.c, 113 :: 		
;__Lib_CString.c, 110 :: 		
L_strchr26:
;__Lib_CString.c, 111 :: 		
; chr start address is: 0 (R0)
; ptr start address is: 4 (R1)
0x091A	0x780A    LDRB	R2, [R1, #0]
0x091C	0x4282    CMP	R2, R0
0x091E	0xD101    BNE	L_strchr29
; chr end address is: 0 (R0)
;__Lib_CString.c, 112 :: 		
0x0920	0x4608    MOV	R0, R1
; ptr end address is: 4 (R1)
0x0922	0xE005    B	L_end_strchr
L_strchr29:
;__Lib_CString.c, 113 :: 		
; ptr start address is: 4 (R1)
; chr start address is: 0 (R0)
0x0924	0x460B    MOV	R3, R1
0x0926	0x1C49    ADDS	R1, R1, #1
0x0928	0x781A    LDRB	R2, [R3, #0]
0x092A	0x2A00    CMP	R2, #0
0x092C	0xD1F5    BNE	L__strchr117
; chr end address is: 0 (R0)
; ptr end address is: 4 (R1)
;__Lib_CString.c, 115 :: 		
0x092E	0x2000    MOVS	R0, #0
;__Lib_CString.c, 116 :: 		
L_end_strchr:
0x0930	0xB001    ADD	SP, SP, #4
0x0932	0x4770    BX	LR
; end of _strchr
_UART1_Write_Text:
;__Lib_UART_123_45.c, 75 :: 		
; uart_text start address is: 0 (R0)
0x1D50	0xB081    SUB	SP, SP, #4
0x1D52	0xF8CDE000  STR	LR, [SP, #0]
; uart_text end address is: 0 (R0)
; uart_text start address is: 0 (R0)
;__Lib_UART_123_45.c, 76 :: 		
0x1D56	0x4601    MOV	R1, R0
; uart_text end address is: 0 (R0)
0x1D58	0x4803    LDR	R0, [PC, #12]
0x1D5A	0xF7FEFDEB  BL	__Lib_UART_123_45_UARTx_Write_Text+0
;__Lib_UART_123_45.c, 77 :: 		
L_end_UART1_Write_Text:
0x1D5E	0xF8DDE000  LDR	LR, [SP, #0]
0x1D62	0xB001    ADD	SP, SP, #4
0x1D64	0x4770    BX	LR
0x1D66	0xBF00    NOP
0x1D68	0x38004001  	USART1_SR+0
; end of _UART1_Write_Text
__Lib_UART_123_45_UARTx_Write_Text:
;__Lib_UART_123_45.c, 64 :: 		
; uart_text start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x0934	0xB081    SUB	SP, SP, #4
0x0936	0xF8CDE000  STR	LR, [SP, #0]
; uart_text end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; uart_text start address is: 4 (R1)
;__Lib_UART_123_45.c, 65 :: 		
; counter start address is: 24 (R6)
0x093A	0x2600    MOVS	R6, #0
;__Lib_UART_123_45.c, 67 :: 		
0x093C	0x780A    LDRB	R2, [R1, #0]
; data_ start address is: 12 (R3)
0x093E	0xB2D3    UXTB	R3, R2
; UART_Base end address is: 0 (R0)
; uart_text end address is: 4 (R1)
; data_ end address is: 12 (R3)
; counter end address is: 24 (R6)
0x0940	0x4605    MOV	R5, R0
0x0942	0xB2D8    UXTB	R0, R3
0x0944	0x460C    MOV	R4, R1
;__Lib_UART_123_45.c, 68 :: 		
L___Lib_UART_123_45_UARTx_Write_Text2:
; data_ start address is: 0 (R0)
; UART_Base start address is: 20 (R5)
; uart_text start address is: 16 (R4)
; counter start address is: 24 (R6)
; uart_text start address is: 16 (R4)
; uart_text end address is: 16 (R4)
; UART_Base start address is: 20 (R5)
; UART_Base end address is: 20 (R5)
0x0946	0xB150    CBZ	R0, L___Lib_UART_123_45_UARTx_Write_Text3
; uart_text end address is: 16 (R4)
; UART_Base end address is: 20 (R5)
;__Lib_UART_123_45.c, 69 :: 		
; UART_Base start address is: 20 (R5)
; uart_text start address is: 16 (R4)
0x0948	0xB2C1    UXTB	R1, R0
; data_ end address is: 0 (R0)
0x094A	0x4628    MOV	R0, R5
0x094C	0xF7FFFC00  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 70 :: 		
0x0950	0x1C72    ADDS	R2, R6, #1
0x0952	0xB2D2    UXTB	R2, R2
0x0954	0xB2D6    UXTB	R6, R2
;__Lib_UART_123_45.c, 71 :: 		
0x0956	0x18A2    ADDS	R2, R4, R2
0x0958	0x7812    LDRB	R2, [R2, #0]
; data_ start address is: 0 (R0)
0x095A	0xB2D0    UXTB	R0, R2
;__Lib_UART_123_45.c, 72 :: 		
; uart_text end address is: 16 (R4)
; UART_Base end address is: 20 (R5)
; counter end address is: 24 (R6)
; data_ end address is: 0 (R0)
0x095C	0xE7F3    B	L___Lib_UART_123_45_UARTx_Write_Text2
L___Lib_UART_123_45_UARTx_Write_Text3:
;__Lib_UART_123_45.c, 73 :: 		
L_end_UARTx_Write_Text:
0x095E	0xF8DDE000  LDR	LR, [SP, #0]
0x0962	0xB001    ADD	SP, SP, #4
0x0964	0x4770    BX	LR
; end of __Lib_UART_123_45_UARTx_Write_Text
_memset:
;__Lib_CString.c, 84 :: 		
; n start address is: 8 (R2)
; character start address is: 4 (R1)
; p1 start address is: 0 (R0)
0x22BC	0xB081    SUB	SP, SP, #4
0x22BE	0xB213    SXTH	R3, R2
0x22C0	0x4602    MOV	R2, R0
0x22C2	0xB2C8    UXTB	R0, R1
; n end address is: 8 (R2)
; character end address is: 4 (R1)
; p1 end address is: 0 (R0)
; p1 start address is: 8 (R2)
; character start address is: 0 (R0)
; n start address is: 12 (R3)
;__Lib_CString.c, 87 :: 		
; pp start address is: 4 (R1)
0x22C4	0x4611    MOV	R1, R2
; n end address is: 12 (R3)
; p1 end address is: 8 (R2)
; pp end address is: 4 (R1)
0x22C6	0xB21D    SXTH	R5, R3
;__Lib_CString.c, 88 :: 		
L_memset20:
; pp start address is: 4 (R1)
; n start address is: 20 (R5)
; n start address is: 20 (R5)
; character start address is: 0 (R0)
; character end address is: 0 (R0)
; p1 start address is: 8 (R2)
0x22C8	0xB22C    SXTH	R4, R5
0x22CA	0x1E6B    SUBS	R3, R5, #1
0x22CC	0xB21D    SXTH	R5, R3
; n end address is: 20 (R5)
0x22CE	0xB114    CBZ	R4, L_memset21
; character end address is: 0 (R0)
; n end address is: 20 (R5)
;__Lib_CString.c, 89 :: 		
; n start address is: 20 (R5)
; character start address is: 0 (R0)
0x22D0	0x7008    STRB	R0, [R1, #0]
0x22D2	0x1C49    ADDS	R1, R1, #1
; character end address is: 0 (R0)
; n end address is: 20 (R5)
; pp end address is: 4 (R1)
0x22D4	0xE7F8    B	L_memset20
L_memset21:
;__Lib_CString.c, 90 :: 		
0x22D6	0x4610    MOV	R0, R2
; p1 end address is: 8 (R2)
;__Lib_CString.c, 91 :: 		
L_end_memset:
0x22D8	0xB001    ADD	SP, SP, #4
0x22DA	0x4770    BX	LR
; end of _memset
_vRF4463SetNode:
;rf4463handler.c, 170 :: 		void vRF4463SetNode( uint8_t ucNode ){
; ucNode start address is: 0 (R0)
0x22AC	0xB081    SUB	SP, SP, #4
; ucNode end address is: 0 (R0)
; ucNode start address is: 0 (R0)
;rf4463handler.c, 171 :: 		ucSourceNode = ucNode;
0x22AE	0x4902    LDR	R1, [PC, #8]
0x22B0	0x7008    STRB	R0, [R1, #0]
; ucNode end address is: 0 (R0)
;rf4463handler.c, 172 :: 		}
L_end_vRF4463SetNode:
0x22B2	0xB001    ADD	SP, SP, #4
0x22B4	0x4770    BX	LR
0x22B6	0xBF00    NOP
0x22B8	0x014A2000  	_ucSourceNode+0
; end of _vRF4463SetNode
_vRF4463TxMessage:
;rf4463handler.c, 111 :: 		void vRF4463TxMessage( uint8_t * pcOutBuffer, uint8_t ucLength, uint8_t ucRemoteNode, uint8_t ucTable, uint8_t ucCommand ){
; ucTable start address is: 12 (R3)
; ucRemoteNode start address is: 8 (R2)
; ucLength start address is: 4 (R1)
; pcOutBuffer start address is: 0 (R0)
0x2188	0xB087    SUB	SP, SP, #28
0x218A	0xF8CDE000  STR	LR, [SP, #0]
0x218E	0x4606    MOV	R6, R0
0x2190	0xB2CF    UXTB	R7, R1
0x2192	0xFA5FF882  UXTB	R8, R2
0x2196	0xFA5FF983  UXTB	R9, R3
; ucTable end address is: 12 (R3)
; ucRemoteNode end address is: 8 (R2)
; ucLength end address is: 4 (R1)
; pcOutBuffer end address is: 0 (R0)
; pcOutBuffer start address is: 24 (R6)
; ucLength start address is: 28 (R7)
; ucRemoteNode start address is: 32 (R8)
; ucTable start address is: 36 (R9)
; ucCommand start address is: 40 (R10)
0x219A	0xF89DA01C  LDRB	R10, [SP, #28]
;rf4463handler.c, 112 :: 		uint8_t ucCounter = 0;
;rf4463handler.c, 117 :: 		if( ucRFTxEventPending == 1 ){
0x219E	0x4C38    LDR	R4, [PC, #224]
0x21A0	0x7824    LDRB	R4, [R4, #0]
0x21A2	0x2C01    CMP	R4, #1
0x21A4	0xD10A    BNE	L_vRF4463TxMessage174
; pcOutBuffer end address is: 24 (R6)
; ucLength end address is: 28 (R7)
; ucRemoteNode end address is: 32 (R8)
; ucTable end address is: 36 (R9)
; ucCommand end address is: 40 (R10)
;rf4463handler.c, 118 :: 		STM_LOGE( "[ RF4463 ] HW in use\r\n", NULL );
0x21A6	0x2600    MOVS	R6, #0
0x21A8	0xB276    SXTB	R6, R6
0x21AA	0x4D36    LDR	R5, [PC, #216]
0x21AC	0x4C36    LDR	R4, [PC, #216]
0x21AE	0xB440    PUSH	(R6)
0x21B0	0xB420    PUSH	(R5)
0x21B2	0xB410    PUSH	(R4)
0x21B4	0xF7FFFF9C  BL	_PrintOut+0
0x21B8	0xB003    ADD	SP, SP, #12
;rf4463handler.c, 119 :: 		return;
0x21BA	0xE05C    B	L_end_vRF4463TxMessage
;rf4463handler.c, 120 :: 		}
L_vRF4463TxMessage174:
;rf4463handler.c, 125 :: 		vBufferSetToZero( pcRF4463TxBuffer, RF_MAX_BUFFER_LENGTH );
; ucCommand start address is: 40 (R10)
; ucTable start address is: 36 (R9)
; ucRemoteNode start address is: 32 (R8)
; ucLength start address is: 28 (R7)
; pcOutBuffer start address is: 24 (R6)
0x21BC	0x2140    MOVS	R1, #64
0x21BE	0x4833    LDR	R0, [PC, #204]
0x21C0	0xF000FF22  BL	_vBufferSetToZero+0
;rf4463handler.c, 129 :: 		if( ( ucLength + RF_MESSAGE_HEADER_SIZE ) >= RF_MAX_BUFFER_LENGTH ){
0x21C4	0x1D7C    ADDS	R4, R7, #5
0x21C6	0xB224    SXTH	R4, R4
0x21C8	0x2C40    CMP	R4, #64
0x21CA	0xDB0A    BLT	L_vRF4463TxMessage175
; pcOutBuffer end address is: 24 (R6)
; ucLength end address is: 28 (R7)
; ucRemoteNode end address is: 32 (R8)
; ucTable end address is: 36 (R9)
; ucCommand end address is: 40 (R10)
;rf4463handler.c, 130 :: 		STM_LOGE( "[ RF4463 ] Buffer Out of Size\r\n", NULL );
0x21CC	0x2600    MOVS	R6, #0
0x21CE	0xB276    SXTB	R6, R6
0x21D0	0x4D2F    LDR	R5, [PC, #188]
0x21D2	0x4C2D    LDR	R4, [PC, #180]
0x21D4	0xB440    PUSH	(R6)
0x21D6	0xB420    PUSH	(R5)
0x21D8	0xB410    PUSH	(R4)
0x21DA	0xF7FFFF89  BL	_PrintOut+0
0x21DE	0xB003    ADD	SP, SP, #12
;rf4463handler.c, 131 :: 		return;
0x21E0	0xE049    B	L_end_vRF4463TxMessage
;rf4463handler.c, 132 :: 		}
L_vRF4463TxMessage175:
;rf4463handler.c, 136 :: 		pcRF4463TxBuffer[ RF_MESSAGE_SIZE ]             = RF_MESSAGE_HEADER_SIZE + ucLength;
; ucCommand start address is: 40 (R10)
; ucTable start address is: 36 (R9)
; ucRemoteNode start address is: 32 (R8)
; ucLength start address is: 28 (R7)
; pcOutBuffer start address is: 24 (R6)
0x21E2	0x1D7D    ADDS	R5, R7, #5
0x21E4	0x4C29    LDR	R4, [PC, #164]
0x21E6	0x7025    STRB	R5, [R4, #0]
;rf4463handler.c, 137 :: 		pcRF4463TxBuffer[ RF_MESSAGE_DESTINATION ]      = ucRemoteNode;
0x21E8	0x4C2A    LDR	R4, [PC, #168]
0x21EA	0xF8848000  STRB	R8, [R4, #0]
; ucRemoteNode end address is: 32 (R8)
;rf4463handler.c, 138 :: 		pcRF4463TxBuffer[ RF_MESSAGE_SOURCE ]           = ucSourceNode;
0x21EE	0x4C2A    LDR	R4, [PC, #168]
0x21F0	0x7825    LDRB	R5, [R4, #0]
0x21F2	0x4C2A    LDR	R4, [PC, #168]
0x21F4	0x7025    STRB	R5, [R4, #0]
;rf4463handler.c, 139 :: 		pcRF4463TxBuffer[ RF_MESSAGE_TABLE ]            = ucTable;
0x21F6	0x4C2A    LDR	R4, [PC, #168]
0x21F8	0xF8849000  STRB	R9, [R4, #0]
; ucTable end address is: 36 (R9)
;rf4463handler.c, 140 :: 		pcRF4463TxBuffer[ RF_MESSAGE_COMMAND ]          = ucCommand;
0x21FC	0x4C29    LDR	R4, [PC, #164]
0x21FE	0xF884A000  STRB	R10, [R4, #0]
; ucCommand end address is: 40 (R10)
;rf4463handler.c, 144 :: 		if( ucLength > 0 ){
0x2202	0x2F00    CMP	R7, #0
0x2204	0xD90E    BLS	L_vRF4463TxMessage176
;rf4463handler.c, 145 :: 		for( ucCounter = 0; ucCounter < ucLength; ucCounter++ ){
; ucCounter start address is: 8 (R2)
0x2206	0x2200    MOVS	R2, #0
; pcOutBuffer end address is: 24 (R6)
; ucLength end address is: 28 (R7)
; ucCounter end address is: 8 (R2)
0x2208	0x4631    MOV	R1, R6
0x220A	0xB2F8    UXTB	R0, R7
L_vRF4463TxMessage177:
; ucCounter start address is: 8 (R2)
; pcOutBuffer start address is: 4 (R1)
; ucLength start address is: 0 (R0)
; pcOutBuffer start address is: 4 (R1)
; pcOutBuffer end address is: 4 (R1)
0x220C	0x4282    CMP	R2, R0
0x220E	0xD209    BCS	L_vRF4463TxMessage178
; pcOutBuffer end address is: 4 (R1)
;rf4463handler.c, 146 :: 		pcRF4463TxBuffer[ RF_MESSAGE_HEADER_SIZE + ucCounter ] = pcOutBuffer[ ucCounter ];
; pcOutBuffer start address is: 4 (R1)
0x2210	0x1D55    ADDS	R5, R2, #5
0x2212	0xB22D    SXTH	R5, R5
0x2214	0x4C1D    LDR	R4, [PC, #116]
0x2216	0x1965    ADDS	R5, R4, R5
0x2218	0x188C    ADDS	R4, R1, R2
0x221A	0x7824    LDRB	R4, [R4, #0]
0x221C	0x702C    STRB	R4, [R5, #0]
;rf4463handler.c, 145 :: 		for( ucCounter = 0; ucCounter < ucLength; ucCounter++ ){
0x221E	0x1C52    ADDS	R2, R2, #1
0x2220	0xB2D2    UXTB	R2, R2
;rf4463handler.c, 147 :: 		}
; ucLength end address is: 0 (R0)
; pcOutBuffer end address is: 4 (R1)
; ucCounter end address is: 8 (R2)
0x2222	0xE7F3    B	L_vRF4463TxMessage177
L_vRF4463TxMessage178:
;rf4463handler.c, 148 :: 		}
L_vRF4463TxMessage176:
;rf4463handler.c, 153 :: 		UART1_Write_Text( "[ RF4463 Tx ] Packet: " );
0x2224	0xF10D0B04  ADD	R11, SP, #4
0x2228	0xF10B0A17  ADD	R10, R11, #23
0x222C	0xF8DFC078  LDR	R12, [PC, #120]
0x2230	0xF7FEFB62  BL	___CC2DW+0
0x2234	0xAC01    ADD	R4, SP, #4
0x2236	0x4620    MOV	R0, R4
0x2238	0xF7FFFD8A  BL	_UART1_Write_Text+0
;rf4463handler.c, 154 :: 		for( ucCounter = 0; ucCounter < pcRF4463TxBuffer[ RF_MESSAGE_SIZE ]; ucCounter++ ){
; ucCounter start address is: 20 (R5)
0x223C	0x2500    MOVS	R5, #0
; ucCounter end address is: 20 (R5)
L_vRF4463TxMessage180:
; ucCounter start address is: 20 (R5)
0x223E	0x4C13    LDR	R4, [PC, #76]
0x2240	0x7824    LDRB	R4, [R4, #0]
0x2242	0x42A5    CMP	R5, R4
0x2244	0xD208    BCS	L_vRF4463TxMessage181
;rf4463handler.c, 155 :: 		UART1_Write( pcRF4463TxBuffer[ ucCounter ] );
0x2246	0x4C11    LDR	R4, [PC, #68]
0x2248	0x1964    ADDS	R4, R4, R5
0x224A	0x7824    LDRB	R4, [R4, #0]
0x224C	0xB2A0    UXTH	R0, R4
0x224E	0xF7FDFF8F  BL	_UART1_Write+0
;rf4463handler.c, 154 :: 		for( ucCounter = 0; ucCounter < pcRF4463TxBuffer[ RF_MESSAGE_SIZE ]; ucCounter++ ){
0x2252	0x1C6D    ADDS	R5, R5, #1
0x2254	0xB2ED    UXTB	R5, R5
;rf4463handler.c, 156 :: 		}
; ucCounter end address is: 20 (R5)
0x2256	0xE7F2    B	L_vRF4463TxMessage180
L_vRF4463TxMessage181:
;rf4463handler.c, 157 :: 		UART1_Write( '\r' );
0x2258	0x200D    MOVS	R0, #13
0x225A	0xF7FDFF89  BL	_UART1_Write+0
;rf4463handler.c, 158 :: 		UART1_Write( '\n' );
0x225E	0x200A    MOVS	R0, #10
0x2260	0xF7FDFF86  BL	_UART1_Write+0
;rf4463handler.c, 163 :: 		ucRf4463TxPacket( pcRF4463TxBuffer, pcRF4463TxBuffer[ RF_MESSAGE_SIZE ] );
0x2264	0x4C09    LDR	R4, [PC, #36]
0x2266	0x7824    LDRB	R4, [R4, #0]
0x2268	0xB2E1    UXTB	R1, R4
0x226A	0x4808    LDR	R0, [PC, #32]
0x226C	0xF7FEFB7C  BL	_ucRf4463TxPacket+0
;rf4463handler.c, 164 :: 		ucRFTxEventPending = 1;
0x2270	0x2501    MOVS	R5, #1
0x2272	0x4C03    LDR	R4, [PC, #12]
0x2274	0x7025    STRB	R5, [R4, #0]
;rf4463handler.c, 165 :: 		}
L_end_vRF4463TxMessage:
0x2276	0xF8DDE000  LDR	LR, [SP, #0]
0x227A	0xB007    ADD	SP, SP, #28
0x227C	0x4770    BX	LR
0x227E	0xBF00    NOP
0x2280	0x00A92000  	_ucRFTxEventPending+0
0x2284	0x513D0000  	?lstr_68_main+0
0x2288	0x04C50000  	_vDebugPrint+0
0x228C	0x01602000  	_pcRF4463TxBuffer+0
0x2290	0x4D630000  	?lstr_69_main+0
0x2294	0x01612000  	_pcRF4463TxBuffer+1
0x2298	0x014A2000  	_ucSourceNode+0
0x229C	0x01622000  	_pcRF4463TxBuffer+2
0x22A0	0x01632000  	_pcRF4463TxBuffer+3
0x22A4	0x01642000  	_pcRF4463TxBuffer+4
0x22A8	0x50CA0000  	?ICS?lstr70_main+0
; end of _vRF4463TxMessage
_ucRf4463TxPacket:
;rf4463pro.c, 590 :: 		uint8_t ucRf4463TxPacket( uint8_t * pcTxBuffer, uint8_t ucTxLength ){
0x0968	0xB083    SUB	SP, SP, #12
0x096A	0xF8CDE000  STR	LR, [SP, #0]
0x096E	0x9001    STR	R0, [SP, #4]
0x0970	0xF88D1008  STRB	R1, [SP, #8]
;rf4463pro.c, 592 :: 		vRf4463FIFOReset();
0x0974	0xF001FCD8  BL	_vRf4463FIFOReset+0
;rf4463pro.c, 594 :: 		vRf4463WriteTxFIFO( pcTxBuffer, ucTxLength );
0x0978	0xF89D1008  LDRB	R1, [SP, #8]
0x097C	0x9801    LDR	R0, [SP, #4]
0x097E	0xF7FFFE4D  BL	_vRf4463WriteTxFIFO+0
;rf4463pro.c, 596 :: 		vRf4463EnterTxMode();
0x0982	0xF7FFFF9B  BL	_vRf4463EnterTxMode+0
;rf4463pro.c, 598 :: 		return SUCCESS;
0x0986	0x2000    MOVS	R0, #0
;rf4463pro.c, 599 :: 		}
L_end_ucRf4463TxPacket:
0x0988	0xF8DDE000  LDR	LR, [SP, #0]
0x098C	0xB003    ADD	SP, SP, #12
0x098E	0x4770    BX	LR
; end of _ucRf4463TxPacket
_vRf4463WriteTxFIFO:
;rf4463pro.c, 573 :: 		void vRf4463WriteTxFIFO( uint8_t * pcWriteBuffer, uint8_t ucLength ){
; pcWriteBuffer start address is: 0 (R0)
0x061C	0xB093    SUB	SP, SP, #76
0x061E	0xF8CDE000  STR	LR, [SP, #0]
0x0622	0xF88D1048  STRB	R1, [SP, #72]
; pcWriteBuffer end address is: 0 (R0)
; pcWriteBuffer start address is: 0 (R0)
;rf4463pro.c, 578 :: 		ucRf4463SetProperty( RF4463_PROPERTY_PKT_FIELD_2_LENGTH_7_0, 1, &ucLength );
0x0626	0xAA12    ADD	R2, SP, #72
0x0628	0x9001    STR	R0, [SP, #4]
0x062A	0x2101    MOVS	R1, #1
0x062C	0xF2412012  MOVW	R0, #4626
0x0630	0xF002FCB6  BL	_ucRf4463SetProperty+0
0x0634	0x9801    LDR	R0, [SP, #4]
;rf4463pro.c, 580 :: 		pcBuffer[ 0 ] = ucLength;
0x0636	0xAB02    ADD	R3, SP, #8
0x0638	0xF89D2048  LDRB	R2, [SP, #72]
0x063C	0x701A    STRB	R2, [R3, #0]
;rf4463pro.c, 582 :: 		memcpy( pcBuffer + 1, pcWriteBuffer, ucLength );
0x063E	0x1C5A    ADDS	R2, R3, #1
0x0640	0x4601    MOV	R1, R0
0x0642	0x4610    MOV	R0, R2
; pcWriteBuffer end address is: 0 (R0)
0x0644	0xF89D2048  LDRB	R2, [SP, #72]
0x0648	0xF001FBCE  BL	_memcpy+0
;rf4463pro.c, 584 :: 		ucRf4463SetCommand( ucLength + 1, RF4463_CMD_TX_FIFO_WRITE, pcBuffer );
0x064C	0xAB02    ADD	R3, SP, #8
0x064E	0xF89D2048  LDRB	R2, [SP, #72]
0x0652	0x1C52    ADDS	R2, R2, #1
0x0654	0x2166    MOVS	R1, #102
0x0656	0xB2D0    UXTB	R0, R2
0x0658	0x461A    MOV	R2, R3
0x065A	0xF003F90B  BL	_ucRf4463SetCommand+0
;rf4463pro.c, 585 :: 		}
L_end_vRf4463WriteTxFIFO:
0x065E	0xF8DDE000  LDR	LR, [SP, #0]
0x0662	0xB013    ADD	SP, SP, #76
0x0664	0x4770    BX	LR
; end of _vRf4463WriteTxFIFO
_vRf4463EnterTxMode:
;rf4463pro.c, 540 :: 		void vRf4463EnterTxMode(){
0x08BC	0xB082    SUB	SP, SP, #8
0x08BE	0xF8CDE000  STR	LR, [SP, #0]
;rf4463pro.c, 541 :: 		uint8_t pcBuffer[] = { 0x00, 0x30, 0x00, 0x00 };
0x08C2	0x2000    MOVS	R0, #0
0x08C4	0xF88D0004  STRB	R0, [SP, #4]
0x08C8	0x2030    MOVS	R0, #48
0x08CA	0xF88D0005  STRB	R0, [SP, #5]
0x08CE	0x2000    MOVS	R0, #0
0x08D0	0xF88D0006  STRB	R0, [SP, #6]
0x08D4	0x2000    MOVS	R0, #0
0x08D6	0xF88D0007  STRB	R0, [SP, #7]
;rf4463pro.c, 542 :: 		pcBuffer[ 0 ] = ucTxChannel;
0x08DA	0xA901    ADD	R1, SP, #4
0x08DC	0x4805    LDR	R0, [PC, #20]
0x08DE	0x7800    LDRB	R0, [R0, #0]
0x08E0	0x7008    STRB	R0, [R1, #0]
;rf4463pro.c, 543 :: 		ucRf4463SetCommand( 4, RF4463_CMD_START_TX, pcBuffer );
0x08E2	0x460A    MOV	R2, R1
0x08E4	0x2131    MOVS	R1, #49
0x08E6	0x2004    MOVS	R0, #4
0x08E8	0xF002FFC4  BL	_ucRf4463SetCommand+0
;rf4463pro.c, 544 :: 		}
L_end_vRf4463EnterTxMode:
0x08EC	0xF8DDE000  LDR	LR, [SP, #0]
0x08F0	0xB002    ADD	SP, SP, #8
0x08F2	0x4770    BX	LR
0x08F4	0x00EA2000  	main_ucTxChannel+0
; end of _vRf4463EnterTxMode
___CC2DW:
;__Lib_System_105_107.c, 28 :: 		
0x08F8	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 30 :: 		
L_loopDW:
;__Lib_System_105_107.c, 31 :: 		
0x08FA	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_105_107.c, 32 :: 		
0x08FE	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_105_107.c, 33 :: 		
0x0902	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_105_107.c, 34 :: 		
0x0906	0xD1F8    BNE	L_loopDW
;__Lib_System_105_107.c, 36 :: 		
L_end___CC2DW:
0x0908	0xB001    ADD	SP, SP, #4
0x090A	0x4770    BX	LR
; end of ___CC2DW
_vRf4463SetChannels:
;rf4463pro.c, 215 :: 		void vRf4463SetChannels( uint8_t ucSetRxChannel, uint8_t ucSetTxChannel ){
; ucSetTxChannel start address is: 4 (R1)
; ucSetRxChannel start address is: 0 (R0)
0x1F0C	0xB083    SUB	SP, SP, #12
0x1F0E	0xF8CDE000  STR	LR, [SP, #0]
; ucSetTxChannel end address is: 4 (R1)
; ucSetRxChannel end address is: 0 (R0)
; ucSetRxChannel start address is: 0 (R0)
; ucSetTxChannel start address is: 4 (R1)
;rf4463pro.c, 219 :: 		if( ( ucSetTxChannel == 0 || ucSetTxChannel > MAX_RF_CHANNEL ) || ( ucSetRxChannel == 0 || ucSetRxChannel > MAX_RF_CHANNEL ) ){
0x1F12	0xB129    CBZ	R1, L__vRf4463SetChannels354
0x1F14	0x2919    CMP	R1, #25
0x1F16	0xD803    BHI	L__vRf4463SetChannels353
L__vRf4463SetChannels350:
0x1F18	0xB110    CBZ	R0, L__vRf4463SetChannels352
0x1F1A	0x2819    CMP	R0, #25
0x1F1C	0xD800    BHI	L__vRf4463SetChannels351
L__vRf4463SetChannels349:
0x1F1E	0xE00A    B	L_vRf4463SetChannels314
; ucSetRxChannel end address is: 0 (R0)
; ucSetTxChannel end address is: 4 (R1)
L__vRf4463SetChannels354:
L__vRf4463SetChannels353:
L__vRf4463SetChannels352:
L__vRf4463SetChannels351:
;rf4463pro.c, 220 :: 		STM_LOGE( "[ RF4463 ] Invalid Channel\r\n", NULL );
0x1F20	0x2400    MOVS	R4, #0
0x1F22	0xB264    SXTB	R4, R4
0x1F24	0x4B18    LDR	R3, [PC, #96]
0x1F26	0x4A19    LDR	R2, [PC, #100]
0x1F28	0xB410    PUSH	(R4)
0x1F2A	0xB408    PUSH	(R3)
0x1F2C	0xB404    PUSH	(R2)
0x1F2E	0xF000F8DF  BL	_PrintOut+0
0x1F32	0xB003    ADD	SP, SP, #12
;rf4463pro.c, 221 :: 		return;
0x1F34	0xE023    B	L_end_vRf4463SetChannels
;rf4463pro.c, 222 :: 		}
L_vRf4463SetChannels314:
;rf4463pro.c, 224 :: 		STM_LOGV( "[ RF4463 ] Rx Channel: %d\r\n", ucSetRxChannel );
; ucSetTxChannel start address is: 4 (R1)
; ucSetRxChannel start address is: 0 (R0)
0x1F36	0x4B16    LDR	R3, [PC, #88]
0x1F38	0x4A14    LDR	R2, [PC, #80]
0x1F3A	0xF88D1004  STRB	R1, [SP, #4]
0x1F3E	0xF88D0008  STRB	R0, [SP, #8]
0x1F42	0xB401    PUSH	(R0)
0x1F44	0xB408    PUSH	(R3)
0x1F46	0xB404    PUSH	(R2)
0x1F48	0xF000F8D2  BL	_PrintOut+0
0x1F4C	0xB003    ADD	SP, SP, #12
0x1F4E	0xF89D0008  LDRB	R0, [SP, #8]
0x1F52	0xF89D1004  LDRB	R1, [SP, #4]
;rf4463pro.c, 225 :: 		STM_LOGV( "[ RF4463 ] Tx Channel: %d\r\n", ucSetTxChannel );
0x1F56	0x4B0F    LDR	R3, [PC, #60]
0x1F58	0x4A0C    LDR	R2, [PC, #48]
0x1F5A	0xF88D1004  STRB	R1, [SP, #4]
0x1F5E	0xF88D0008  STRB	R0, [SP, #8]
0x1F62	0xB402    PUSH	(R1)
0x1F64	0xB408    PUSH	(R3)
0x1F66	0xB404    PUSH	(R2)
0x1F68	0xF000F8C2  BL	_PrintOut+0
0x1F6C	0xB003    ADD	SP, SP, #12
0x1F6E	0xF89D0008  LDRB	R0, [SP, #8]
0x1F72	0xF89D1004  LDRB	R1, [SP, #4]
;rf4463pro.c, 226 :: 		ucRxChannel = ucSetRxChannel;
0x1F76	0x4A08    LDR	R2, [PC, #32]
0x1F78	0x7010    STRB	R0, [R2, #0]
; ucSetRxChannel end address is: 0 (R0)
;rf4463pro.c, 227 :: 		ucTxChannel = ucSetTxChannel;
0x1F7A	0x4A08    LDR	R2, [PC, #32]
0x1F7C	0x7011    STRB	R1, [R2, #0]
; ucSetTxChannel end address is: 4 (R1)
;rf4463pro.c, 228 :: 		}
L_end_vRf4463SetChannels:
0x1F7E	0xF8DDE000  LDR	LR, [SP, #0]
0x1F82	0xB003    ADD	SP, SP, #12
0x1F84	0x4770    BX	LR
0x1F86	0xBF00    NOP
0x1F88	0x4E740000  	?lstr_127_main+0
0x1F8C	0x04C50000  	_vDebugPrint+0
0x1F90	0x4F030000  	?lstr_128_main+0
0x1F94	0x4F1F0000  	?lstr_129_main+0
0x1F98	0x00A72000  	main_ucRxChannel+0
0x1F9C	0x00EA2000  	main_ucTxChannel+0
; end of _vRf4463SetChannels
_vRf4463SetNetwork:
;rf4463pro.c, 233 :: 		void vRf4463SetNetwork( uint16_t usNetwork ){
; usNetwork start address is: 0 (R0)
0x2118	0xB083    SUB	SP, SP, #12
0x211A	0xF8CDE000  STR	LR, [SP, #0]
; usNetwork end address is: 0 (R0)
; usNetwork start address is: 0 (R0)
;rf4463pro.c, 234 :: 		uint8_t pcBuffer[ 2 ] = { 0x00 };
0x211E	0x2100    MOVS	R1, #0
0x2120	0xF88D1008  STRB	R1, [SP, #8]
0x2124	0x2100    MOVS	R1, #0
0x2126	0xF88D1009  STRB	R1, [SP, #9]
;rf4463pro.c, 235 :: 		if( usNetwork == 0 ){
0x212A	0xB950    CBNZ	R0, L_vRf4463SetNetwork315
; usNetwork end address is: 0 (R0)
;rf4463pro.c, 236 :: 		STM_LOGE( "[ RF4463 ] Invalid Network\r\n", NULL );
0x212C	0x2300    MOVS	R3, #0
0x212E	0xB25B    SXTB	R3, R3
0x2130	0x4A11    LDR	R2, [PC, #68]
0x2132	0x4912    LDR	R1, [PC, #72]
0x2134	0xB408    PUSH	(R3)
0x2136	0xB404    PUSH	(R2)
0x2138	0xB402    PUSH	(R1)
0x213A	0xF7FFFFD9  BL	_PrintOut+0
0x213E	0xB003    ADD	SP, SP, #12
;rf4463pro.c, 237 :: 		return;
0x2140	0xE016    B	L_end_vRf4463SetNetwork
;rf4463pro.c, 238 :: 		}
L_vRf4463SetNetwork315:
;rf4463pro.c, 239 :: 		STM_LOGV( "[ RF4463 ] Network: %d\r\n", usNetwork );
; usNetwork start address is: 0 (R0)
0x2142	0x4A0F    LDR	R2, [PC, #60]
0x2144	0x490D    LDR	R1, [PC, #52]
0x2146	0xF8AD0004  STRH	R0, [SP, #4]
0x214A	0xB401    PUSH	(R0)
0x214C	0xB404    PUSH	(R2)
0x214E	0xB402    PUSH	(R1)
0x2150	0xF7FFFFCE  BL	_PrintOut+0
0x2154	0xB003    ADD	SP, SP, #12
0x2156	0xF8BD0004  LDRH	R0, [SP, #4]
;rf4463pro.c, 240 :: 		usRfNetwork = usNetwork;
0x215A	0x490A    LDR	R1, [PC, #40]
0x215C	0x7008    STRB	R0, [R1, #0]
;rf4463pro.c, 242 :: 		pcBuffer[ 0 ] = ( usNetwork >> 8 );
0x215E	0xAA02    ADD	R2, SP, #8
0x2160	0x0A01    LSRS	R1, R0, #8
0x2162	0x7011    STRB	R1, [R2, #0]
;rf4463pro.c, 243 :: 		pcBuffer[ 1 ] = ( usNetwork );
0x2164	0x1C51    ADDS	R1, R2, #1
0x2166	0x7008    STRB	R0, [R1, #0]
; usNetwork end address is: 0 (R0)
;rf4463pro.c, 244 :: 		ucRf4463SetSyncWords( pcBuffer, 2 );
0x2168	0x2102    MOVS	R1, #2
0x216A	0x4610    MOV	R0, R2
0x216C	0xF001F942  BL	_ucRf4463SetSyncWords+0
;rf4463pro.c, 245 :: 		}
L_end_vRf4463SetNetwork:
0x2170	0xF8DDE000  LDR	LR, [SP, #0]
0x2174	0xB003    ADD	SP, SP, #12
0x2176	0x4770    BX	LR
0x2178	0x4E570000  	?lstr_130_main+0
0x217C	0x04C50000  	_vDebugPrint+0
0x2180	0x4FC00000  	?lstr_131_main+0
0x2184	0x00EB2000  	main_usRfNetwork+0
; end of _vRf4463SetNetwork
_SystemReset:
;__Lib_System_105_107.c, 328 :: 		
0x22DC	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 334 :: 		
0x22DE	0x4903    LDR	R1, [PC, #12]
0x22E0	0x4803    LDR	R0, [PC, #12]
0x22E2	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 339 :: 		
L_SystemReset32:
;__Lib_System_105_107.c, 341 :: 		
0x22E4	0xE7FE    B	L_SystemReset32
;__Lib_System_105_107.c, 342 :: 		
L_end_SystemReset:
0x22E6	0xB001    ADD	SP, SP, #4
0x22E8	0x4770    BX	LR
0x22EA	0xBF00    NOP
0x22EC	0x000405FA  	#100270084
0x22F0	0xED0CE000  	SCB_AIRCR+0
; end of _SystemReset
_memcmp:
;__Lib_CString.c, 30 :: 		
; n start address is: 8 (R2)
; s2 start address is: 4 (R1)
; s1 start address is: 0 (R0)
0x22F4	0xB081    SUB	SP, SP, #4
; n end address is: 8 (R2)
; s2 end address is: 4 (R1)
; s1 end address is: 0 (R0)
; s1 start address is: 0 (R0)
; s2 start address is: 4 (R1)
; n start address is: 8 (R2)
0x22F6	0xF8AD2000  STRH	R2, [SP, #0]
; s1 end address is: 0 (R0)
; n end address is: 8 (R2)
; s2 end address is: 4 (R1)
0x22FA	0x4602    MOV	R2, R0
0x22FC	0xF9BD0000  LDRSH	R0, [SP, #0]
;__Lib_CString.c, 31 :: 		
L_memcmp4:
; n start address is: 0 (R0)
; n start address is: 0 (R0)
; s2 start address is: 4 (R1)
; s1 start address is: 8 (R2)
0x2300	0xB204    SXTH	R4, R0
0x2302	0x1E43    SUBS	R3, R0, #1
0x2304	0xB218    SXTH	R0, R3
; n end address is: 0 (R0)
0x2306	0xB15C    CBZ	R4, L_memcmp5
; n end address is: 0 (R0)
;__Lib_CString.c, 32 :: 		
; n start address is: 0 (R0)
0x2308	0x7814    LDRB	R4, [R2, #0]
0x230A	0x780B    LDRB	R3, [R1, #0]
0x230C	0x429C    CMP	R4, R3
0x230E	0xD004    BEQ	L_memcmp6
; n end address is: 0 (R0)
;__Lib_CString.c, 33 :: 		
0x2310	0x7814    LDRB	R4, [R2, #0]
; s1 end address is: 8 (R2)
0x2312	0x780B    LDRB	R3, [R1, #0]
; s2 end address is: 4 (R1)
0x2314	0x1AE3    SUB	R3, R4, R3
0x2316	0xB218    SXTH	R0, R3
0x2318	0xE004    B	L_end_memcmp
L_memcmp6:
;__Lib_CString.c, 37 :: 		
; s2 start address is: 4 (R1)
; s1 start address is: 8 (R2)
; n start address is: 0 (R0)
0x231A	0x1C52    ADDS	R2, R2, #1
;__Lib_CString.c, 38 :: 		
0x231C	0x1C49    ADDS	R1, R1, #1
;__Lib_CString.c, 39 :: 		
; n end address is: 0 (R0)
; s1 end address is: 8 (R2)
; s2 end address is: 4 (R1)
0x231E	0xE7EF    B	L_memcmp4
L_memcmp5:
;__Lib_CString.c, 40 :: 		
0x2320	0x2000    MOVS	R0, #0
0x2322	0xB200    SXTH	R0, R0
;__Lib_CString.c, 41 :: 		
L_end_memcmp:
0x2324	0xB001    ADD	SP, SP, #4
0x2326	0x4770    BX	LR
; end of _memcmp
_atoi:
;__Lib_CStdlib.c, 181 :: 		
; s start address is: 0 (R0)
0x1D6C	0xB081    SUB	SP, SP, #4
0x1D6E	0xF8CDE000  STR	LR, [SP, #0]
; s end address is: 0 (R0)
; s start address is: 0 (R0)
0x1D72	0x4604    MOV	R4, R0
; s end address is: 0 (R0)
;__Lib_CStdlib.c, 186 :: 		
___atoi_skipws_atoi:
;__Lib_CStdlib.c, 187 :: 		
; s start address is: 16 (R4)
0x1D74	0x7821    LDRB	R1, [R4, #0]
; c start address is: 12 (R3)
0x1D76	0xB2CB    UXTB	R3, R1
;__Lib_CStdlib.c, 188 :: 		
0x1D78	0x2B20    CMP	R3, #32
0x1D7A	0xD002    BEQ	L__atoi107
0x1D7C	0x2B09    CMP	R3, #9
0x1D7E	0xD000    BEQ	L__atoi106
0x1D80	0xE001    B	L_atoi55
L__atoi107:
L__atoi106:
;__Lib_CStdlib.c, 189 :: 		
0x1D82	0x1C64    ADDS	R4, R4, #1
;__Lib_CStdlib.c, 190 :: 		
0x1D84	0xE7F6    B	___atoi_skipws_atoi
;__Lib_CStdlib.c, 191 :: 		
L_atoi55:
;__Lib_CStdlib.c, 192 :: 		
; a start address is: 0 (R0)
0x1D86	0x2000    MOVS	R0, #0
0x1D88	0xB200    SXTH	R0, R0
;__Lib_CStdlib.c, 193 :: 		
; sign start address is: 8 (R2)
0x1D8A	0x2200    MOVS	R2, #0
;__Lib_CStdlib.c, 194 :: 		
0x1D8C	0x2B2D    CMP	R3, #45
0x1D8E	0xD105    BNE	L_atoi56
; c end address is: 12 (R3)
;__Lib_CStdlib.c, 195 :: 		
0x1D90	0x1C52    ADDS	R2, R2, #1
0x1D92	0xB292    UXTH	R2, R2
;__Lib_CStdlib.c, 196 :: 		
0x1D94	0x1C61    ADDS	R1, R4, #1
; s end address is: 16 (R4)
; s start address is: 4 (R1)
;__Lib_CStdlib.c, 197 :: 		
0x1D96	0xB293    UXTH	R3, R2
; s end address is: 4 (R1)
0x1D98	0x460D    MOV	R5, R1
0x1D9A	0xE008    B	L_atoi57
L_atoi56:
;__Lib_CStdlib.c, 199 :: 		
; s start address is: 16 (R4)
; c start address is: 12 (R3)
0x1D9C	0x2B2B    CMP	R3, #43
0x1D9E	0xD103    BNE	L__atoi108
; c end address is: 12 (R3)
;__Lib_CStdlib.c, 200 :: 		
0x1DA0	0x1C61    ADDS	R1, R4, #1
; s end address is: 16 (R4)
; s start address is: 12 (R3)
0x1DA2	0x460B    MOV	R3, R1
; s end address is: 12 (R3)
0x1DA4	0x4619    MOV	R1, R3
0x1DA6	0xE000    B	L_atoi58
L__atoi108:
;__Lib_CStdlib.c, 199 :: 		
0x1DA8	0x4621    MOV	R1, R4
;__Lib_CStdlib.c, 200 :: 		
L_atoi58:
; s start address is: 4 (R1)
0x1DAA	0xB293    UXTH	R3, R2
; sign end address is: 8 (R2)
; s end address is: 4 (R1)
0x1DAC	0x460D    MOV	R5, R1
L_atoi57:
;__Lib_CStdlib.c, 201 :: 		
; s start address is: 20 (R5)
; sign start address is: 12 (R3)
0x1DAE	0xB206    SXTH	R6, R0
; sign end address is: 12 (R3)
; a end address is: 0 (R0)
; s end address is: 20 (R5)
___atoi_conv_atoi:
;__Lib_CStdlib.c, 202 :: 		
; sign start address is: 12 (R3)
; s start address is: 20 (R5)
; a start address is: 24 (R6)
0x1DB0	0x7829    LDRB	R1, [R5, #0]
; c start address is: 16 (R4)
0x1DB2	0xB2CC    UXTB	R4, R1
;__Lib_CStdlib.c, 203 :: 		
0x1DB4	0xB2E0    UXTB	R0, R4
0x1DB6	0xF7FEFB8F  BL	_isdigit+0
0x1DBA	0xB160    CBZ	R0, L_atoi59
;__Lib_CStdlib.c, 204 :: 		
0x1DBC	0x210A    MOVS	R1, #10
0x1DBE	0xB209    SXTH	R1, R1
0x1DC0	0xFB06F201  MUL	R2, R6, R1
0x1DC4	0xB212    SXTH	R2, R2
; a end address is: 24 (R6)
0x1DC6	0xF2A40130  SUBW	R1, R4, #48
0x1DCA	0xB209    SXTH	R1, R1
0x1DCC	0x1851    ADDS	R1, R2, R1
; a start address is: 0 (R0)
0x1DCE	0xB208    SXTH	R0, R1
;__Lib_CStdlib.c, 205 :: 		
0x1DD0	0x1C6D    ADDS	R5, R5, #1
;__Lib_CStdlib.c, 206 :: 		
0x1DD2	0xB206    SXTH	R6, R0
; c end address is: 16 (R4)
; a end address is: 0 (R0)
; s end address is: 20 (R5)
0x1DD4	0xE7EC    B	___atoi_conv_atoi
;__Lib_CStdlib.c, 207 :: 		
L_atoi59:
;__Lib_CStdlib.c, 208 :: 		
; a start address is: 24 (R6)
0x1DD6	0xB113    CBZ	R3, L_atoi60
; sign end address is: 12 (R3)
;__Lib_CStdlib.c, 209 :: 		
0x1DD8	0x4271    RSBS	R1, R6, #0
; a end address is: 24 (R6)
0x1DDA	0xB208    SXTH	R0, R1
0x1DDC	0xE000    B	L_end_atoi
L_atoi60:
;__Lib_CStdlib.c, 210 :: 		
; a start address is: 24 (R6)
0x1DDE	0xB230    SXTH	R0, R6
; a end address is: 24 (R6)
;__Lib_CStdlib.c, 211 :: 		
L_end_atoi:
0x1DE0	0xF8DDE000  LDR	LR, [SP, #0]
0x1DE4	0xB001    ADD	SP, SP, #4
0x1DE6	0x4770    BX	LR
; end of _atoi
_ucRF4463GetIRQFlag:
;rf4463handler.c, 654 :: 		uint8_t ucRF4463GetIRQFlag(){
0x3514	0xB081    SUB	SP, SP, #4
;rf4463handler.c, 655 :: 		return ucRF4463IRQ;
0x3516	0x4802    LDR	R0, [PC, #8]
0x3518	0x7800    LDRB	R0, [R0, #0]
;rf4463handler.c, 656 :: 		}
L_end_ucRF4463GetIRQFlag:
0x351A	0xB001    ADD	SP, SP, #4
0x351C	0x4770    BX	LR
0x351E	0xBF00    NOP
0x3520	0x00A82000  	main_ucRF4463IRQ+0
; end of _ucRF4463GetIRQFlag
_vRF4463MesageHandler:
;rf4463handler.c, 59 :: 		void vRF4463MesageHandler(){
0x376C	0xB087    SUB	SP, SP, #28
0x376E	0xF8CDE000  STR	LR, [SP, #0]
;rf4463handler.c, 60 :: 		uint16_t usCounter = 0;
;rf4463handler.c, 62 :: 		if( ucRFTxEventPending == 0 ){
0x3772	0x4825    LDR	R0, [PC, #148]
0x3774	0x7800    LDRB	R0, [R0, #0]
0x3776	0x2800    CMP	R0, #0
0x3778	0xD139    BNE	L_vRF4463MesageHandler167
;rf4463handler.c, 64 :: 		vBufferSetToZero( pcRF4463RxBuffer, RF_MAX_BUFFER_LENGTH );
0x377A	0x2140    MOVS	R1, #64
0x377C	0x4823    LDR	R0, [PC, #140]
0x377E	0xF7FFFC43  BL	_vBufferSetToZero+0
;rf4463handler.c, 65 :: 		ucRf4463RxPacket( pcRF4463RxBuffer );
0x3782	0x4822    LDR	R0, [PC, #136]
0x3784	0xF7FEFDE0  BL	_ucRf4463RxPacket+0
;rf4463handler.c, 66 :: 		if( pcRF4463RxBuffer[ RF_MESSAGE_SIZE ] > 0 ){
0x3788	0x4820    LDR	R0, [PC, #128]
0x378A	0x7800    LDRB	R0, [R0, #0]
0x378C	0x2800    CMP	R0, #0
0x378E	0xD92D    BLS	L_vRF4463MesageHandler168
;rf4463handler.c, 70 :: 		if( xRF4463GetLastRSSI() <= RSSI_BAD_THRESHOLD ){
0x3790	0xF7FEFE12  BL	_xRF4463GetLastRSSI+0
0x3794	0xF06F0163  MVN	R1, #99
0x3798	0x4288    CMP	R0, R1
0x379A	0xDC09    BGT	L_vRF4463MesageHandler169
;rf4463handler.c, 71 :: 		STM_LOGE( "[ RF4463 ] Message may be broken\r\n", NULL );
0x379C	0x2200    MOVS	R2, #0
0x379E	0xB252    SXTB	R2, R2
0x37A0	0x491B    LDR	R1, [PC, #108]
0x37A2	0x481C    LDR	R0, [PC, #112]
0x37A4	0xB404    PUSH	(R2)
0x37A6	0xB402    PUSH	(R1)
0x37A8	0xB401    PUSH	(R0)
0x37AA	0xF7FEFCA1  BL	_PrintOut+0
0x37AE	0xB003    ADD	SP, SP, #12
;rf4463handler.c, 72 :: 		}
L_vRF4463MesageHandler169:
;rf4463handler.c, 77 :: 		UART1_Write_Text( "[ RF4463 Rx ] Packet: " );
0x37B0	0xF10D0B04  ADD	R11, SP, #4
0x37B4	0xF10B0A17  ADD	R10, R11, #23
0x37B8	0xF8DFC05C  LDR	R12, [PC, #92]
0x37BC	0xF7FDF89C  BL	___CC2DW+0
0x37C0	0xA801    ADD	R0, SP, #4
0x37C2	0xF7FEFAC5  BL	_UART1_Write_Text+0
;rf4463handler.c, 78 :: 		for( usCounter = 0; usCounter < pcRF4463RxBuffer[ RF_MESSAGE_SIZE ]; usCounter++ ){
; usCounter start address is: 16 (R4)
0x37C6	0x2400    MOVS	R4, #0
; usCounter end address is: 16 (R4)
L_vRF4463MesageHandler170:
; usCounter start address is: 16 (R4)
0x37C8	0x4810    LDR	R0, [PC, #64]
0x37CA	0x7800    LDRB	R0, [R0, #0]
0x37CC	0x4284    CMP	R4, R0
0x37CE	0xD207    BCS	L_vRF4463MesageHandler171
;rf4463handler.c, 79 :: 		UART1_Write( pcRF4463RxBuffer[ usCounter ] );
0x37D0	0x480E    LDR	R0, [PC, #56]
0x37D2	0x1900    ADDS	R0, R0, R4
0x37D4	0x7800    LDRB	R0, [R0, #0]
0x37D6	0xF7FCFCCB  BL	_UART1_Write+0
;rf4463handler.c, 78 :: 		for( usCounter = 0; usCounter < pcRF4463RxBuffer[ RF_MESSAGE_SIZE ]; usCounter++ ){
0x37DA	0x1C64    ADDS	R4, R4, #1
0x37DC	0xB2A4    UXTH	R4, R4
;rf4463handler.c, 80 :: 		}
; usCounter end address is: 16 (R4)
0x37DE	0xE7F3    B	L_vRF4463MesageHandler170
L_vRF4463MesageHandler171:
;rf4463handler.c, 81 :: 		UART1_Write( '\r' );
0x37E0	0x200D    MOVS	R0, #13
0x37E2	0xF7FCFCC5  BL	_UART1_Write+0
;rf4463handler.c, 82 :: 		UART1_Write( '\n' );
0x37E6	0x200A    MOVS	R0, #10
0x37E8	0xF7FCFCC2  BL	_UART1_Write+0
;rf4463handler.c, 96 :: 		}
L_vRF4463MesageHandler168:
;rf4463handler.c, 97 :: 		}
0x37EC	0xE002    B	L_vRF4463MesageHandler173
L_vRF4463MesageHandler167:
;rf4463handler.c, 100 :: 		ucRFTxEventPending = 0;
0x37EE	0x2100    MOVS	R1, #0
0x37F0	0x4805    LDR	R0, [PC, #20]
0x37F2	0x7001    STRB	R1, [R0, #0]
;rf4463handler.c, 101 :: 		}
L_vRF4463MesageHandler173:
;rf4463handler.c, 103 :: 		LEDRed = Off;
0x37F4	0x2100    MOVS	R1, #0
0x37F6	0xB249    SXTB	R1, R1
0x37F8	0x4808    LDR	R0, [PC, #32]
0x37FA	0x6001    STR	R1, [R0, #0]
;rf4463handler.c, 105 :: 		ucRf4463RxInit();
0x37FC	0xF000F85C  BL	_ucRf4463RxInit+0
;rf4463handler.c, 106 :: 		}
L_end_vRF4463MesageHandler:
0x3800	0xF8DDE000  LDR	LR, [SP, #0]
0x3804	0xB007    ADD	SP, SP, #28
0x3806	0x4770    BX	LR
0x3808	0x00A92000  	_ucRFTxEventPending+0
0x380C	0x00AA2000  	_pcRF4463RxBuffer+0
0x3810	0x4C750000  	?lstr_66_main+0
0x3814	0x04C50000  	_vDebugPrint+0
0x3818	0x50B30000  	?ICS?lstr67_main+0
0x381C	0x01984222  	GPIOC_ODR+0
; end of _vRF4463MesageHandler
_ucRf4463RxPacket:
;rf4463pro.c, 658 :: 		uint8_t ucRf4463RxPacket( uint8_t * pcRxBuffer ){
; pcRxBuffer start address is: 0 (R0)
0x2348	0xB082    SUB	SP, SP, #8
0x234A	0xF8CDE000  STR	LR, [SP, #0]
; pcRxBuffer end address is: 0 (R0)
; pcRxBuffer start address is: 0 (R0)
;rf4463pro.c, 659 :: 		uint8_t ucRxLength = 0;
0x234E	0x2100    MOVS	R1, #0
0x2350	0xF88D1004  STRB	R1, [SP, #4]
;rf4463pro.c, 661 :: 		vRf4463ReadRxFIFO( pcRxBuffer );
; pcRxBuffer end address is: 0 (R0)
0x2354	0xF7FFFEAC  BL	_vRf4463ReadRxFIFO+0
;rf4463pro.c, 663 :: 		vRf4463FIFOReset();
0x2358	0xF7FFFFE6  BL	_vRf4463FIFOReset+0
;rf4463pro.c, 665 :: 		return ucRxLength;
0x235C	0xF89D0004  LDRB	R0, [SP, #4]
;rf4463pro.c, 666 :: 		}
L_end_ucRf4463RxPacket:
0x2360	0xF8DDE000  LDR	LR, [SP, #0]
0x2364	0xB002    ADD	SP, SP, #8
0x2366	0x4770    BX	LR
; end of _ucRf4463RxPacket
_vRf4463ReadRxFIFO:
;rf4463pro.c, 671 :: 		void vRf4463ReadRxFIFO( uint8_t * pcBuffer ){
0x20B0	0xB083    SUB	SP, SP, #12
0x20B2	0xF8CDE000  STR	LR, [SP, #0]
0x20B6	0x9002    STR	R0, [SP, #8]
;rf4463pro.c, 674 :: 		if( ucRf4463CheckCTS() == NOT_SUCCESS ){
0x20B8	0xF000FF04  BL	_ucRf4463CheckCTS+0
0x20BC	0x2801    CMP	R0, #1
0x20BE	0xD100    BNE	L_vRf4463ReadRxFIFO337
;rf4463pro.c, 675 :: 		return;
0x20C0	0xE012    B	L_end_vRf4463ReadRxFIFO
;rf4463pro.c, 676 :: 		}
L_vRf4463ReadRxFIFO337:
;rf4463pro.c, 678 :: 		vRF4463SetPinSelect( PIN_LEVEL_LOW );
0x20C2	0x2000    MOVS	R0, #0
0x20C4	0xF7FFFE34  BL	_vRF4463SetPinSelect+0
;rf4463pro.c, 680 :: 		ucRf4463SPIByte( RF4463_CMD_RX_FIFO_READ );
0x20C8	0x2077    MOVS	R0, #119
0x20CA	0xF7FFFE9F  BL	_ucRf4463SPIByte+0
;rf4463pro.c, 681 :: 		vRf4463SPIReadBuffer( 1, &pcReadLength );
0x20CE	0xA901    ADD	R1, SP, #4
0x20D0	0x2001    MOVS	R0, #1
0x20D2	0xF7FFFE15  BL	_vRf4463SPIReadBuffer+0
;rf4463pro.c, 683 :: 		vRf4463SPIReadBuffer( RF_MAX_BUFFER_LENGTH, pcBuffer );
0x20D6	0x9902    LDR	R1, [SP, #8]
0x20D8	0x2040    MOVS	R0, #64
0x20DA	0xF7FFFE11  BL	_vRf4463SPIReadBuffer+0
;rf4463pro.c, 685 :: 		vRF4463SetPinSelect( PIN_LEVEL_HIGH );
0x20DE	0x2001    MOVS	R0, #1
0x20E0	0xF7FFFE26  BL	_vRF4463SetPinSelect+0
;rf4463pro.c, 688 :: 		vRf4463RSSI();
0x20E4	0xF7FEFC62  BL	_vRf4463RSSI+0
;rf4463pro.c, 691 :: 		return;
;rf4463pro.c, 692 :: 		}
L_end_vRf4463ReadRxFIFO:
0x20E8	0xF8DDE000  LDR	LR, [SP, #0]
0x20EC	0xB003    ADD	SP, SP, #12
0x20EE	0x4770    BX	LR
; end of _vRf4463ReadRxFIFO
_vRf4463RSSI:
;rf4463pro.c, 417 :: 		void vRf4463RSSI(){
0x09AC	0xB085    SUB	SP, SP, #20
0x09AE	0xF8CDE000  STR	LR, [SP, #0]
;rf4463pro.c, 451 :: 		pcBuffer[ 0 ] = 0x20;
0x09B2	0xF10D020D  ADD	R2, SP, #13
0x09B6	0x2020    MOVS	R0, #32
0x09B8	0x7010    STRB	R0, [R2, #0]
;rf4463pro.c, 452 :: 		pcBuffer[ 1 ] = 0x01;
0x09BA	0x1C51    ADDS	R1, R2, #1
0x09BC	0x2001    MOVS	R0, #1
0x09BE	0x7008    STRB	R0, [R1, #0]
;rf4463pro.c, 453 :: 		pcBuffer[ 2 ] = 0x4E;
0x09C0	0x1C91    ADDS	R1, R2, #2
0x09C2	0x204E    MOVS	R0, #78
0x09C4	0x7008    STRB	R0, [R1, #0]
;rf4463pro.c, 454 :: 		pcBuffer[ 3 ] = 0x40;
0x09C6	0x1CD1    ADDS	R1, R2, #3
0x09C8	0x2040    MOVS	R0, #64
0x09CA	0x7008    STRB	R0, [R1, #0]
;rf4463pro.c, 455 :: 		ucRf4463SetCommand( 4, RF4463_CMD_SET_PROPERTY, pcBuffer );
0x09CC	0x2111    MOVS	R1, #17
0x09CE	0x2004    MOVS	R0, #4
0x09D0	0xF002FF50  BL	_ucRf4463SetCommand+0
;rf4463pro.c, 456 :: 		ucRf4463GetCommand( 9, RF4463_CMD_GET_MODEM_STATUS , pcRSSI );
0x09D4	0xA801    ADD	R0, SP, #4
0x09D6	0x4602    MOV	R2, R0
0x09D8	0x2122    MOVS	R1, #34
0x09DA	0x2009    MOVS	R0, #9
0x09DC	0xF002FA40  BL	_ucRf4463GetCommand+0
;rf4463pro.c, 457 :: 		intRSSI = ( ( ( pcRSSI[ 4 ] / 2 ) -64 ) - 60 );
0x09E0	0xA801    ADD	R0, SP, #4
0x09E2	0x1D00    ADDS	R0, R0, #4
0x09E4	0x7800    LDRB	R0, [R0, #0]
0x09E6	0x0840    LSRS	R0, R0, #1
0x09E8	0xB2C0    UXTB	R0, R0
0x09EA	0x3840    SUBS	R0, #64
0x09EC	0xB200    SXTH	R0, R0
0x09EE	0xF2A0013C  SUBW	R1, R0, #60
;rf4463pro.c, 458 :: 		intRFLastRSSI = intRSSI;
0x09F2	0x4807    LDR	R0, [PC, #28]
0x09F4	0x8001    STRH	R1, [R0, #0]
;rf4463pro.c, 460 :: 		STM_LOGD( "[ RF4463 ] RSSI: %i\r\n", intRSSI );
0x09F6	0xB20A    SXTH	R2, R1
0x09F8	0x4906    LDR	R1, [PC, #24]
0x09FA	0x4807    LDR	R0, [PC, #28]
0x09FC	0xB404    PUSH	(R2)
0x09FE	0xB402    PUSH	(R1)
0x0A00	0xB401    PUSH	(R0)
0x0A02	0xF001FB75  BL	_PrintOut+0
0x0A06	0xB003    ADD	SP, SP, #12
;rf4463pro.c, 461 :: 		}
L_end_vRf4463RSSI:
0x0A08	0xF8DDE000  LDR	LR, [SP, #0]
0x0A0C	0xB005    ADD	SP, SP, #20
0x0A0E	0x4770    BX	LR
0x0A10	0x00EC2000  	main_intRFLastRSSI+0
0x0A14	0x516B0000  	?lstr_133_main+0
0x0A18	0x04C50000  	_vDebugPrint+0
; end of _vRf4463RSSI
_xRF4463GetLastRSSI:
;rf4463pro.c, 466 :: 		int16_t xRF4463GetLastRSSI(){
0x23B8	0xB081    SUB	SP, SP, #4
0x23BA	0xF8CDE000  STR	LR, [SP, #0]
;rf4463pro.c, 467 :: 		STM_LOGV( "[ RF4463 ] Last Measured RSSI: %i\r\n", intRFLastRSSI );
0x23BE	0x4809    LDR	R0, [PC, #36]
0x23C0	0xF9B02000  LDRSH	R2, [R0, #0]
0x23C4	0x4908    LDR	R1, [PC, #32]
0x23C6	0x4809    LDR	R0, [PC, #36]
0x23C8	0xB404    PUSH	(R2)
0x23CA	0xB402    PUSH	(R1)
0x23CC	0xB401    PUSH	(R0)
0x23CE	0xF7FFFE8F  BL	_PrintOut+0
0x23D2	0xB003    ADD	SP, SP, #12
;rf4463pro.c, 468 :: 		return intRFLastRSSI;
0x23D4	0x4803    LDR	R0, [PC, #12]
0x23D6	0xF9B00000  LDRSH	R0, [R0, #0]
;rf4463pro.c, 469 :: 		}
L_end_xRF4463GetLastRSSI:
0x23DA	0xF8DDE000  LDR	LR, [SP, #0]
0x23DE	0xB001    ADD	SP, SP, #4
0x23E0	0x4770    BX	LR
0x23E2	0xBF00    NOP
0x23E4	0x00EC2000  	main_intRFLastRSSI+0
0x23E8	0x4C2D0000  	?lstr_134_main+0
0x23EC	0x04C50000  	_vDebugPrint+0
; end of _xRF4463GetLastRSSI
_vRF4463ResetIRQFlag:
;rf4463handler.c, 661 :: 		void vRF4463ResetIRQFlag(){
0x375C	0xB081    SUB	SP, SP, #4
;rf4463handler.c, 662 :: 		ucRF4463IRQ = 0;
0x375E	0x2100    MOVS	R1, #0
0x3760	0x4801    LDR	R0, [PC, #4]
0x3762	0x7001    STRB	R1, [R0, #0]
;rf4463handler.c, 663 :: 		}
L_end_vRF4463ResetIRQFlag:
0x3764	0xB001    ADD	SP, SP, #4
0x3766	0x4770    BX	LR
0x3768	0x00A82000  	main_ucRF4463IRQ+0
; end of _vRF4463ResetIRQFlag
___FillZeros:
;__Lib_System_105_107.c, 70 :: 		
0x3D7C	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 72 :: 		
0x3D7E	0xF04F0900  MOV	R9, #0
;__Lib_System_105_107.c, 73 :: 		
0x3D82	0xF04F0C00  MOV	R12, #0
;__Lib_System_105_107.c, 74 :: 		
0x3D86	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_105_107.c, 75 :: 		
0x3D8A	0xDC04    BGT	L_loopFZs
;__Lib_System_105_107.c, 76 :: 		
0x3D8C	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_105_107.c, 77 :: 		
0x3D90	0xDB01    BLT	L_loopFZs
;__Lib_System_105_107.c, 78 :: 		
0x3D92	0x46D4    MOV	R12, R10
;__Lib_System_105_107.c, 79 :: 		
0x3D94	0x46EA    MOV	R10, SP
;__Lib_System_105_107.c, 80 :: 		
L_loopFZs:
;__Lib_System_105_107.c, 81 :: 		
0x3D96	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_105_107.c, 82 :: 		
0x3D9A	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_105_107.c, 83 :: 		
0x3D9E	0xD1FA    BNE	L_loopFZs
;__Lib_System_105_107.c, 84 :: 		
0x3DA0	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_105_107.c, 85 :: 		
0x3DA4	0xDD05    BLE	L_norep
;__Lib_System_105_107.c, 86 :: 		
0x3DA6	0x46E2    MOV	R10, R12
;__Lib_System_105_107.c, 87 :: 		
0x3DA8	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_105_107.c, 88 :: 		
0x3DAC	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_105_107.c, 89 :: 		
0x3DB0	0xE7F1    B	L_loopFZs
;__Lib_System_105_107.c, 90 :: 		
L_norep:
;__Lib_System_105_107.c, 92 :: 		
L_end___FillZeros:
0x3DB2	0xB001    ADD	SP, SP, #4
0x3DB4	0x4770    BX	LR
; end of ___FillZeros
__Lib_System_105_107_InitialSetUpRCCRCC2:
;__Lib_System_105_107.c, 391 :: 		
0x428C	0xB081    SUB	SP, SP, #4
0x428E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_105_107.c, 395 :: 		
; ulRCC_CR start address is: 8 (R2)
0x4292	0x4A4A    LDR	R2, [PC, #296]
;__Lib_System_105_107.c, 396 :: 		
; ulRCC_CFGR start address is: 12 (R3)
0x4294	0x4B4A    LDR	R3, [PC, #296]
;__Lib_System_105_107.c, 397 :: 		
; ulRCC_CFGR2 start address is: 16 (R4)
0x4296	0x4C4B    LDR	R4, [PC, #300]
;__Lib_System_105_107.c, 398 :: 		
; Fosc_kHz start address is: 20 (R5)
0x4298	0x4D4B    LDR	R5, [PC, #300]
;__Lib_System_105_107.c, 407 :: 		
0x429A	0xF00300F0  AND	R0, R3, #240
;__Lib_System_105_107.c, 408 :: 		
0x429E	0x0901    LSRS	R1, R0, #4
;__Lib_System_105_107.c, 409 :: 		
0x42A0	0x484A    LDR	R0, [PC, #296]
0x42A2	0x1840    ADDS	R0, R0, R1
0x42A4	0x7800    LDRB	R0, [R0, #0]
; presc start address is: 0 (R0)
;__Lib_System_105_107.c, 411 :: 		
0x42A6	0xFA05F100  LSL	R1, R5, R0
; Fosc_kHz end address is: 20 (R5)
; presc end address is: 0 (R0)
; SYS_clk start address is: 20 (R5)
0x42AA	0x460D    MOV	R5, R1
;__Lib_System_105_107.c, 413 :: 		
0x42AC	0xF64B3080  MOVW	R0, #48000
0x42B0	0x4281    CMP	R1, R0
0x42B2	0xD906    BLS	L___Lib_System_105_107_InitialSetUpRCCRCC234
; SYS_clk end address is: 20 (R5)
;__Lib_System_105_107.c, 414 :: 		
0x42B4	0x4846    LDR	R0, [PC, #280]
0x42B6	0x6800    LDR	R0, [R0, #0]
0x42B8	0xF0400102  ORR	R1, R0, #2
0x42BC	0x4844    LDR	R0, [PC, #272]
0x42BE	0x6001    STR	R1, [R0, #0]
0x42C0	0xE011    B	L___Lib_System_105_107_InitialSetUpRCCRCC235
L___Lib_System_105_107_InitialSetUpRCCRCC234:
;__Lib_System_105_107.c, 415 :: 		
; SYS_clk start address is: 20 (R5)
0x42C2	0xF64550C0  MOVW	R0, #24000
0x42C6	0x4285    CMP	R5, R0
0x42C8	0xD906    BLS	L___Lib_System_105_107_InitialSetUpRCCRCC236
; SYS_clk end address is: 20 (R5)
;__Lib_System_105_107.c, 416 :: 		
0x42CA	0x4841    LDR	R0, [PC, #260]
0x42CC	0x6800    LDR	R0, [R0, #0]
0x42CE	0xF0400101  ORR	R1, R0, #1
0x42D2	0x483F    LDR	R0, [PC, #252]
0x42D4	0x6001    STR	R1, [R0, #0]
0x42D6	0xE006    B	L___Lib_System_105_107_InitialSetUpRCCRCC237
L___Lib_System_105_107_InitialSetUpRCCRCC236:
;__Lib_System_105_107.c, 418 :: 		
0x42D8	0x483D    LDR	R0, [PC, #244]
0x42DA	0x6801    LDR	R1, [R0, #0]
0x42DC	0xF06F0007  MVN	R0, #7
0x42E0	0x4001    ANDS	R1, R0
0x42E2	0x483B    LDR	R0, [PC, #236]
0x42E4	0x6001    STR	R1, [R0, #0]
L___Lib_System_105_107_InitialSetUpRCCRCC237:
L___Lib_System_105_107_InitialSetUpRCCRCC235:
;__Lib_System_105_107.c, 420 :: 		
0x42E6	0xF7FFFD13  BL	__Lib_System_105_107_SystemClockSetDefault+0
;__Lib_System_105_107.c, 422 :: 		
0x42EA	0x483A    LDR	R0, [PC, #232]
0x42EC	0x6003    STR	R3, [R0, #0]
;__Lib_System_105_107.c, 423 :: 		
0x42EE	0x483A    LDR	R0, [PC, #232]
0x42F0	0x6004    STR	R4, [R0, #0]
; ulRCC_CFGR2 end address is: 16 (R4)
;__Lib_System_105_107.c, 424 :: 		
0x42F2	0x483A    LDR	R0, [PC, #232]
0x42F4	0xEA020100  AND	R1, R2, R0, LSL #0
0x42F8	0x4839    LDR	R0, [PC, #228]
0x42FA	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 426 :: 		
0x42FC	0xF0020001  AND	R0, R2, #1
0x4300	0xB140    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC255
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x4302	0x4619    MOV	R1, R3
;__Lib_System_105_107.c, 427 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC239:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x4304	0x4836    LDR	R0, [PC, #216]
0x4306	0x6800    LDR	R0, [R0, #0]
0x4308	0xF0000002  AND	R0, R0, #2
0x430C	0x2800    CMP	R0, #0
0x430E	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC240
;__Lib_System_105_107.c, 428 :: 		
0x4310	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC239
L___Lib_System_105_107_InitialSetUpRCCRCC240:
;__Lib_System_105_107.c, 429 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x4312	0xE000    B	L___Lib_System_105_107_InitialSetUpRCCRCC238
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_105_107_InitialSetUpRCCRCC255:
;__Lib_System_105_107.c, 426 :: 		
0x4314	0x4619    MOV	R1, R3
;__Lib_System_105_107.c, 429 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC238:
;__Lib_System_105_107.c, 431 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x4316	0xF4023080  AND	R0, R2, #65536
0x431A	0xB140    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC256
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
0x431C	0x460B    MOV	R3, R1
;__Lib_System_105_107.c, 432 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC242:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 12 (R3)
0x431E	0x4830    LDR	R0, [PC, #192]
0x4320	0x6800    LDR	R0, [R0, #0]
0x4322	0xF4003000  AND	R0, R0, #131072
0x4326	0x2800    CMP	R0, #0
0x4328	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC243
;__Lib_System_105_107.c, 433 :: 		
0x432A	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC242
L___Lib_System_105_107_InitialSetUpRCCRCC243:
;__Lib_System_105_107.c, 434 :: 		
; ulRCC_CR end address is: 8 (R2)
0x432C	0xE000    B	L___Lib_System_105_107_InitialSetUpRCCRCC241
; ulRCC_CFGR end address is: 12 (R3)
L___Lib_System_105_107_InitialSetUpRCCRCC256:
;__Lib_System_105_107.c, 431 :: 		
0x432E	0x460B    MOV	R3, R1
;__Lib_System_105_107.c, 434 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC241:
;__Lib_System_105_107.c, 436 :: 		
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 12 (R3)
0x4330	0xF0025080  AND	R0, R2, #268435456
0x4334	0xB168    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC257
;__Lib_System_105_107.c, 437 :: 		
0x4336	0x482A    LDR	R0, [PC, #168]
0x4338	0x6800    LDR	R0, [R0, #0]
0x433A	0xF0405180  ORR	R1, R0, #268435456
0x433E	0x4828    LDR	R0, [PC, #160]
0x4340	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
;__Lib_System_105_107.c, 438 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC245:
; ulRCC_CFGR start address is: 12 (R3)
; ulRCC_CR start address is: 8 (R2)
0x4342	0x4827    LDR	R0, [PC, #156]
0x4344	0x6800    LDR	R0, [R0, #0]
0x4346	0xF0005000  AND	R0, R0, #536870912
0x434A	0x2800    CMP	R0, #0
0x434C	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC246
;__Lib_System_105_107.c, 439 :: 		
0x434E	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC245
L___Lib_System_105_107_InitialSetUpRCCRCC246:
;__Lib_System_105_107.c, 440 :: 		
; ulRCC_CR end address is: 8 (R2)
0x4350	0xE7FF    B	L___Lib_System_105_107_InitialSetUpRCCRCC244
; ulRCC_CFGR end address is: 12 (R3)
L___Lib_System_105_107_InitialSetUpRCCRCC257:
;__Lib_System_105_107.c, 436 :: 		
;__Lib_System_105_107.c, 440 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC244:
;__Lib_System_105_107.c, 442 :: 		
; ulRCC_CFGR start address is: 12 (R3)
; ulRCC_CR start address is: 8 (R2)
0x4352	0xF0026080  AND	R0, R2, #67108864
0x4356	0xB178    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC258
;__Lib_System_105_107.c, 443 :: 		
0x4358	0x4821    LDR	R0, [PC, #132]
0x435A	0x6800    LDR	R0, [R0, #0]
0x435C	0xF0406180  ORR	R1, R0, #67108864
0x4360	0x481F    LDR	R0, [PC, #124]
0x4362	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x4364	0x4611    MOV	R1, R2
0x4366	0x461A    MOV	R2, R3
;__Lib_System_105_107.c, 444 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC248:
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x4368	0x481D    LDR	R0, [PC, #116]
0x436A	0x6800    LDR	R0, [R0, #0]
0x436C	0xF0006000  AND	R0, R0, #134217728
0x4370	0x2800    CMP	R0, #0
0x4372	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC249
;__Lib_System_105_107.c, 445 :: 		
0x4374	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC248
L___Lib_System_105_107_InitialSetUpRCCRCC249:
;__Lib_System_105_107.c, 446 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x4376	0xE001    B	L___Lib_System_105_107_InitialSetUpRCCRCC247
; ulRCC_CR end address is: 4 (R1)
L___Lib_System_105_107_InitialSetUpRCCRCC258:
;__Lib_System_105_107.c, 442 :: 		
0x4378	0x4611    MOV	R1, R2
0x437A	0x461A    MOV	R2, R3
;__Lib_System_105_107.c, 446 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC247:
;__Lib_System_105_107.c, 448 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x437C	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x4380	0xB170    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC259
;__Lib_System_105_107.c, 449 :: 		
0x4382	0x4817    LDR	R0, [PC, #92]
0x4384	0x6800    LDR	R0, [R0, #0]
0x4386	0xF0407180  ORR	R1, R0, #16777216
0x438A	0x4815    LDR	R0, [PC, #84]
0x438C	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x438E	0x4611    MOV	R1, R2
;__Lib_System_105_107.c, 450 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC251:
; ulRCC_CFGR start address is: 4 (R1)
0x4390	0x4813    LDR	R0, [PC, #76]
0x4392	0x6800    LDR	R0, [R0, #0]
0x4394	0xF0007000  AND	R0, R0, #33554432
0x4398	0xB900    CBNZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC252
;__Lib_System_105_107.c, 451 :: 		
0x439A	0xE7F9    B	L___Lib_System_105_107_InitialSetUpRCCRCC251
L___Lib_System_105_107_InitialSetUpRCCRCC252:
;__Lib_System_105_107.c, 452 :: 		
0x439C	0x460A    MOV	R2, R1
0x439E	0xE7FF    B	L___Lib_System_105_107_InitialSetUpRCCRCC250
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_105_107_InitialSetUpRCCRCC259:
;__Lib_System_105_107.c, 448 :: 		
;__Lib_System_105_107.c, 452 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC250:
;__Lib_System_105_107.c, 456 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_105_107_InitialSetUpRCCRCC253:
; ulRCC_CFGR start address is: 8 (R2)
0x43A0	0x480C    LDR	R0, [PC, #48]
0x43A2	0x6800    LDR	R0, [R0, #0]
0x43A4	0xF000010C  AND	R1, R0, #12
0x43A8	0x0090    LSLS	R0, R2, #2
0x43AA	0xF000000C  AND	R0, R0, #12
0x43AE	0x4281    CMP	R1, R0
0x43B0	0xD000    BEQ	L___Lib_System_105_107_InitialSetUpRCCRCC254
;__Lib_System_105_107.c, 457 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x43B2	0xE7F5    B	L___Lib_System_105_107_InitialSetUpRCCRCC253
L___Lib_System_105_107_InitialSetUpRCCRCC254:
;__Lib_System_105_107.c, 458 :: 		
L_end_InitialSetUpRCCRCC2:
0x43B4	0xF8DDE000  LDR	LR, [SP, #0]
0x43B8	0xB001    ADD	SP, SP, #4
0x43BA	0x4770    BX	LR
0x43BC	0x00810101  	#16842881
0x43C0	0x0402001D  	#1901570
0x43C4	0x00000000  	#0
0x43C8	0x19400001  	#72000
0x43CC	0x523B0000  	__Lib_System_105_107_APBAHBPrescTable+0
0x43D0	0x20004002  	FLASH_ACR+0
0x43D4	0x10044002  	RCC_CFGR+0
0x43D8	0x102C4002  	RCC_CFGR2+0
0x43DC	0xFFFF000F  	#1048575
0x43E0	0x10004002  	RCC_CR+0
; end of __Lib_System_105_107_InitialSetUpRCCRCC2
__Lib_System_105_107_SystemClockSetDefault:
;__Lib_System_105_107.c, 360 :: 		
0x3D10	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 363 :: 		
0x3D12	0x4815    LDR	R0, [PC, #84]
0x3D14	0x6800    LDR	R0, [R0, #0]
0x3D16	0xF0400101  ORR	R1, R0, #1
0x3D1A	0x4813    LDR	R0, [PC, #76]
0x3D1C	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 366 :: 		
0x3D1E	0x4913    LDR	R1, [PC, #76]
0x3D20	0x4813    LDR	R0, [PC, #76]
0x3D22	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 369 :: 		
0x3D24	0x4810    LDR	R0, [PC, #64]
0x3D26	0x6801    LDR	R1, [R0, #0]
0x3D28	0x4812    LDR	R0, [PC, #72]
0x3D2A	0x4001    ANDS	R1, R0
0x3D2C	0x480E    LDR	R0, [PC, #56]
0x3D2E	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 372 :: 		
0x3D30	0x480D    LDR	R0, [PC, #52]
0x3D32	0x6801    LDR	R1, [R0, #0]
0x3D34	0xF46F2080  MVN	R0, #262144
0x3D38	0x4001    ANDS	R1, R0
0x3D3A	0x480B    LDR	R0, [PC, #44]
0x3D3C	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 375 :: 		
0x3D3E	0x480C    LDR	R0, [PC, #48]
0x3D40	0x6801    LDR	R1, [R0, #0]
0x3D42	0xF46F00FE  MVN	R0, #8323072
0x3D46	0x4001    ANDS	R1, R0
0x3D48	0x4809    LDR	R0, [PC, #36]
0x3D4A	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 378 :: 		
0x3D4C	0x4806    LDR	R0, [PC, #24]
0x3D4E	0x6801    LDR	R1, [R0, #0]
0x3D50	0xF06F50A0  MVN	R0, #335544320
0x3D54	0x4001    ANDS	R1, R0
0x3D56	0x4804    LDR	R0, [PC, #16]
0x3D58	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 381 :: 		
0x3D5A	0xF04F0100  MOV	R1, #0
0x3D5E	0x4806    LDR	R0, [PC, #24]
0x3D60	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 385 :: 		
L_end_SystemClockSetDefault:
0x3D62	0xB001    ADD	SP, SP, #4
0x3D64	0x4770    BX	LR
0x3D66	0xBF00    NOP
0x3D68	0x10004002  	RCC_CR+0
0x3D6C	0x0000F0FF  	#-251723776
0x3D70	0x10044002  	RCC_CFGR+0
0x3D74	0xFFFFFEF6  	#-17367041
0x3D78	0x102C4002  	RCC_CFGR2+0
; end of __Lib_System_105_107_SystemClockSetDefault
__Lib_System_105_107_InitialSetUpFosc:
;__Lib_System_105_107.c, 460 :: 		
0x44BC	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 461 :: 		
0x44BE	0x4902    LDR	R1, [PC, #8]
0x44C0	0x4802    LDR	R0, [PC, #8]
0x44C2	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 462 :: 		
L_end_InitialSetUpFosc:
0x44C4	0xB001    ADD	SP, SP, #4
0x44C6	0x4770    BX	LR
0x44C8	0x19400001  	#72000
0x44CC	0x09C42000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_105_107_InitialSetUpFosc
___GenExcept:
;__Lib_System_105_107.c, 311 :: 		
0x44B4	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 312 :: 		
L___GenExcept30:
0x44B6	0xE7FE    B	L___GenExcept30
;__Lib_System_105_107.c, 313 :: 		
L_end___GenExcept:
0x44B8	0xB001    ADD	SP, SP, #4
0x44BA	0x4770    BX	LR
; end of ___GenExcept
0x52A8	0xB500    PUSH	(R14)
0x52AA	0xF8DFB014  LDR	R11, [PC, #20]
0x52AE	0xF8DFA014  LDR	R10, [PC, #20]
0x52B2	0xF8DFC014  LDR	R12, [PC, #20]
0x52B6	0xF7FBFB1F  BL	2296
0x52BA	0xBD00    POP	(R15)
0x52BC	0x4770    BX	LR
0x52BE	0xBF00    NOP
0x52C0	0x00002000  	#536870912
0x52C4	0x01A52000  	#536871333
0x52C8	0x48990000  	#18585
0x5328	0xB500    PUSH	(R14)
0x532A	0xF8DFB010  LDR	R11, [PC, #16]
0x532E	0xF8DFA010  LDR	R10, [PC, #16]
0x5332	0xF7FEFD23  BL	15740
0x5336	0xBD00    POP	(R15)
0x5338	0x4770    BX	LR
0x533A	0xBF00    NOP
0x533C	0x00002000  	#536870912
0x5340	0x09EC2000  	#536873452
_vButtonISR:
;buttonhandler.c, 37 :: 		void vButtonISR() iv IVT_INT_EXTI9_5 ics ICS_AUTO{
;buttonhandler.c, 38 :: 		if( EXTI_PR.B8 ){
0x413C	0x4803    LDR	R0, [PC, #12]
0x413E	0x6800    LDR	R0, [R0, #0]
0x4140	0xB110    CBZ	R0, L_vButtonISR344
;buttonhandler.c, 39 :: 		EXTI_PR.B8 |= 1;
0x4142	0x2101    MOVS	R1, #1
0x4144	0x4801    LDR	R0, [PC, #4]
0x4146	0x6001    STR	R1, [R0, #0]
;buttonhandler.c, 42 :: 		}
L_vButtonISR344:
;buttonhandler.c, 43 :: 		}
L_end_vButtonISR:
0x4148	0x4770    BX	LR
0x414A	0xBF00    NOP
0x414C	0x82A04220  	EXTI_PR+0
; end of _vButtonISR
_Timer6_interrupt:
;timer.c, 37 :: 		void Timer6_interrupt() iv IVT_INT_TIM6 {
;timer.c, 38 :: 		TIM6_SR.UIF = 0;
0x4150	0x2100    MOVS	R1, #0
0x4152	0xB249    SXTB	R1, R1
0x4154	0x4804    LDR	R0, [PC, #16]
0x4156	0x6001    STR	R1, [R0, #0]
;timer.c, 40 :: 		LEDGreen = ~LEDGreen;
0x4158	0x4804    LDR	R0, [PC, #16]
0x415A	0x6800    LDR	R0, [R0, #0]
0x415C	0xF0800101  EOR	R1, R0, #1
0x4160	0xB2C9    UXTB	R1, R1
0x4162	0x4802    LDR	R0, [PC, #8]
0x4164	0x6001    STR	R1, [R0, #0]
;timer.c, 41 :: 		}
L_end_Timer6_interrupt:
0x4166	0x4770    BX	LR
0x4168	0x02004202  	TIM6_SR+0
0x416C	0x019C4222  	GPIOC_ODR+0
; end of _Timer6_interrupt
_vUARTISR:
;uarthandler.c, 73 :: 		void vUARTISR() iv IVT_INT_USART1 ics ICS_AUTO{
0x41B0	0xE92D01F0  PUSH	(R4, R5, R6, R7, R8)
0x41B4	0xB081    SUB	SP, SP, #4
0x41B6	0xF8CDE000  STR	LR, [SP, #0]
;uarthandler.c, 74 :: 		LEDBlue =~ LEDBlue;
0x41BA	0x4829    LDR	R0, [PC, #164]
0x41BC	0x6800    LDR	R0, [R0, #0]
0x41BE	0xF0800101  EOR	R1, R0, #1
0x41C2	0xB2C9    UXTB	R1, R1
0x41C4	0x4826    LDR	R0, [PC, #152]
0x41C6	0x6001    STR	R1, [R0, #0]
;uarthandler.c, 76 :: 		if( USART1_SRbits.RXNE == 1 ){
0x41C8	0x4826    LDR	R0, [PC, #152]
0x41CA	0x6800    LDR	R0, [R0, #0]
0x41CC	0x2800    CMP	R0, #0
0x41CE	0xD028    BEQ	L_vUARTISR4
;uarthandler.c, 77 :: 		ucTempByteUART = USART1_DR;
0x41D0	0x4825    LDR	R0, [PC, #148]
0x41D2	0x6801    LDR	R1, [R0, #0]
0x41D4	0x4825    LDR	R0, [PC, #148]
0x41D6	0x7001    STRB	R1, [R0, #0]
;uarthandler.c, 78 :: 		if( ucTempByteUART == '\n' ){
0x41D8	0x7800    LDRB	R0, [R0, #0]
0x41DA	0x280A    CMP	R0, #10
0x41DC	0xD114    BNE	L_vUARTISR5
;uarthandler.c, 79 :: 		pcRxUARTBuffer[ usUARTMessageLength++ ] = ucTempByteUART;
0x41DE	0x4B24    LDR	R3, [PC, #144]
0x41E0	0x8819    LDRH	R1, [R3, #0]
0x41E2	0x4824    LDR	R0, [PC, #144]
0x41E4	0x1841    ADDS	R1, R0, R1
0x41E6	0x4A21    LDR	R2, [PC, #132]
0x41E8	0x7810    LDRB	R0, [R2, #0]
0x41EA	0x7008    STRB	R0, [R1, #0]
0x41EC	0x4618    MOV	R0, R3
0x41EE	0x8800    LDRH	R0, [R0, #0]
0x41F0	0x1C40    ADDS	R0, R0, #1
0x41F2	0x8018    STRH	R0, [R3, #0]
;uarthandler.c, 80 :: 		ucUARTDataReady = 1;
0x41F4	0x2101    MOVS	R1, #1
0x41F6	0x4820    LDR	R0, [PC, #128]
0x41F8	0x7001    STRB	R1, [R0, #0]
;uarthandler.c, 81 :: 		ucTempByteUART = 0;
0x41FA	0x2000    MOVS	R0, #0
0x41FC	0x7010    STRB	R0, [R2, #0]
;uarthandler.c, 82 :: 		LEDBlue = PIN_LEVEL_LOW;
0x41FE	0x2100    MOVS	R1, #0
0x4200	0xB249    SXTB	R1, R1
0x4202	0x4817    LDR	R0, [PC, #92]
0x4204	0x6001    STR	R1, [R0, #0]
;uarthandler.c, 83 :: 		}
0x4206	0xE00C    B	L_vUARTISR6
L_vUARTISR5:
;uarthandler.c, 85 :: 		pcRxUARTBuffer[ usUARTMessageLength++ ] = ucTempByteUART;
0x4208	0x4B19    LDR	R3, [PC, #100]
0x420A	0x8819    LDRH	R1, [R3, #0]
0x420C	0x4819    LDR	R0, [PC, #100]
0x420E	0x1842    ADDS	R2, R0, R1
0x4210	0x4916    LDR	R1, [PC, #88]
0x4212	0x7808    LDRB	R0, [R1, #0]
0x4214	0x7010    STRB	R0, [R2, #0]
0x4216	0x4618    MOV	R0, R3
0x4218	0x8800    LDRH	R0, [R0, #0]
0x421A	0x1C40    ADDS	R0, R0, #1
0x421C	0x8018    STRH	R0, [R3, #0]
;uarthandler.c, 86 :: 		ucTempByteUART = 0;
0x421E	0x2000    MOVS	R0, #0
0x4220	0x7008    STRB	R0, [R1, #0]
;uarthandler.c, 87 :: 		}
L_vUARTISR6:
;uarthandler.c, 88 :: 		}
L_vUARTISR4:
;uarthandler.c, 89 :: 		if( USART1_SRbits.ORE == 1 ){
0x4222	0x4816    LDR	R0, [PC, #88]
0x4224	0x6800    LDR	R0, [R0, #0]
0x4226	0xB1A0    CBZ	R0, L_vUARTISR7
;uarthandler.c, 90 :: 		STM_LOGE( "[ IRQ ] UART Overrun\r\n", NULL );
0x4228	0x2200    MOVS	R2, #0
0x422A	0xB252    SXTB	R2, R2
0x422C	0x4914    LDR	R1, [PC, #80]
0x422E	0x4815    LDR	R0, [PC, #84]
0x4230	0xB404    PUSH	(R2)
0x4232	0xB402    PUSH	(R1)
0x4234	0xB401    PUSH	(R0)
0x4236	0xF7FDFF5B  BL	_PrintOut+0
0x423A	0xB003    ADD	SP, SP, #12
;uarthandler.c, 91 :: 		ucTempByteUART = USART1_SR;
0x423C	0x4812    LDR	R0, [PC, #72]
0x423E	0x6800    LDR	R0, [R0, #0]
0x4240	0x490A    LDR	R1, [PC, #40]
0x4242	0x7008    STRB	R0, [R1, #0]
;uarthandler.c, 92 :: 		ucTempByteUART = USART1_DR;
0x4244	0x4808    LDR	R0, [PC, #32]
0x4246	0x6800    LDR	R0, [R0, #0]
0x4248	0x7008    STRB	R0, [R1, #0]
;uarthandler.c, 93 :: 		LEDBlue = PIN_LEVEL_LOW;
0x424A	0x2100    MOVS	R1, #0
0x424C	0xB249    SXTB	R1, R1
0x424E	0x4804    LDR	R0, [PC, #16]
0x4250	0x6001    STR	R1, [R0, #0]
;uarthandler.c, 94 :: 		}
L_vUARTISR7:
;uarthandler.c, 95 :: 		}
L_end_vUARTISR:
0x4252	0xF8DDE000  LDR	LR, [SP, #0]
0x4256	0xB001    ADD	SP, SP, #4
0x4258	0xE8BD01F0  POP	(R4, R5, R6, R7, R8)
0x425C	0x4770    BX	LR
0x425E	0xBF00    NOP
0x4260	0x01A04222  	GPIOC_ODR+0
0x4264	0x00144227  	USART1_SRbits+0
0x4268	0x38044001  	USART1_DR+0
0x426C	0x014B2000  	_ucTempByteUART+0
0x4270	0x00EE2000  	_usUARTMessageLength+0
0x4274	0x01A52000  	_pcRxUARTBuffer+0
0x4278	0x01492000  	_ucUARTDataReady+0
0x427C	0x000C4227  	USART1_SRbits+0
0x4280	0x50E10000  	?lstr_34_main+0
0x4284	0x04C50000  	_vDebugPrint+0
0x4288	0x38004001  	USART1_SR+0
; end of _vUARTISR
_RFISR:
;rf4463handler.c, 44 :: 		void RFISR() iv IVT_INT_EXTI15_10 ics ICS_AUTO{
0x4170	0xE92D01F0  PUSH	(R4, R5, R6, R7, R8)
0x4174	0xB081    SUB	SP, SP, #4
0x4176	0xF8CDE000  STR	LR, [SP, #0]
;rf4463handler.c, 45 :: 		if( EXTI_PR.B12 ){
0x417A	0x480A    LDR	R0, [PC, #40]
0x417C	0x6800    LDR	R0, [R0, #0]
0x417E	0xB158    CBZ	R0, L_RFISR166
;rf4463handler.c, 46 :: 		EXTI_PR.B12 |= 1;
0x4180	0x2101    MOVS	R1, #1
0x4182	0x4808    LDR	R0, [PC, #32]
0x4184	0x6001    STR	R1, [R0, #0]
;rf4463handler.c, 47 :: 		LEDRed = On;
0x4186	0x2101    MOVS	R1, #1
0x4188	0xB249    SXTB	R1, R1
0x418A	0x4807    LDR	R0, [PC, #28]
0x418C	0x6001    STR	R1, [R0, #0]
;rf4463handler.c, 48 :: 		ucRF4463IRQ = 1;
0x418E	0x2101    MOVS	R1, #1
0x4190	0x4806    LDR	R0, [PC, #24]
0x4192	0x7001    STRB	R1, [R0, #0]
;rf4463handler.c, 49 :: 		ucRf4463ClearInterrupts();
0x4194	0xF7FFFF7A  BL	_ucRf4463ClearInterrupts+0
;rf4463handler.c, 50 :: 		}
L_RFISR166:
;rf4463handler.c, 51 :: 		}
L_end_RFISR:
0x4198	0xF8DDE000  LDR	LR, [SP, #0]
0x419C	0xB001    ADD	SP, SP, #4
0x419E	0xE8BD01F0  POP	(R4, R5, R6, R7, R8)
0x41A2	0x4770    BX	LR
0x41A4	0x82B04220  	EXTI_PR+0
0x41A8	0x01984222  	GPIOC_ODR+0
0x41AC	0x00A82000  	main_ucRF4463IRQ+0
; end of _RFISR
;__Lib_System_105_107.c,389 :: __Lib_System_105_107_ADCPrescTable [4]
0x3324	0x08060402 ;__Lib_System_105_107_ADCPrescTable+0
; end of __Lib_System_105_107_ADCPrescTable
;main.c,0 :: ?lstr_9_main [3]
0x43E4	0x00444B ;?lstr_9_main+0
; end of ?lstr_9_main
;,0 :: _initBlock_2 [980]
; Containing: RF4463_CONFIGURATION_DATA [969]
;             ?ICS?lstr12_main [6]
;             ?ICS?lstr13_main [5]
0x44D0	0x71210408 ;_initBlock_2+0 : RF4463_CONFIGURATION_DATA at 0x44D0
0x44D4	0xDC00004B ;_initBlock_2+4
0x44D8	0xA6050895 ;_initBlock_2+8
0x44DC	0x41F02122 ;_initBlock_2+12
0x44E0	0xE208265B ;_initBlock_2+16
0x44E4	0x0ABB1C2F ;_initBlock_2+20
0x44E8	0x082894A8 ;_initBlock_2+24
0x44EC	0xE2678705 ;_initBlock_2+28
0x44F0	0x5B071A58 ;_initBlock_2+32
0x44F4	0x72D0E108 ;_initBlock_2+36
0x44F8	0x5BB88AD8 ;_initBlock_2+40
0x44FC	0x1105087D ;_initBlock_2+44
0x4500	0x23289EEC ;_initBlock_2+48
0x4504	0xE2086D1B ;_initBlock_2+52
0x4508	0xA9B28A4F ;_initBlock_2+56
0x450C	0x08131429 ;_initBlock_2+60
0x4510	0x712ED105 ;_initBlock_2+64
0x4514	0x2C4C516A ;_initBlock_2+68
0x4518	0x2780E508 ;_initBlock_2+72
0x451C	0xB069A442 ;_initBlock_2+76
0x4520	0xAA05087F ;_initBlock_2+80
0x4524	0x45BD2A81 ;_initBlock_2+84
0x4528	0xEA08A8E8 ;_initBlock_2+88
0x452C	0xC924F0E4 ;_initBlock_2+92
0x4530	0x083CCC9F ;_initBlock_2+96
0x4534	0x05F50805 ;_initBlock_2+100
0x4538	0x98622704 ;_initBlock_2+104
0x453C	0x626BEA08 ;_initBlock_2+108
0x4540	0x4AF9A184 ;_initBlock_2+112
0x4544	0xE90508E2 ;_initBlock_2+116
0x4548	0x844F0577 ;_initBlock_2+120
0x454C	0xE20835EE ;_initBlock_2+124
0x4550	0xFB8DC343 ;_initBlock_2+128
0x4554	0x082554AD ;_initBlock_2+132
0x4558	0x5E061405 ;_initBlock_2+136
0x455C	0x452F3639 ;_initBlock_2+140
0x4560	0x1C0CEA08 ;_initBlock_2+144
0x4564	0xFC11D074 ;_initBlock_2+148
0x4568	0xDA050832 ;_initBlock_2+152
0x456C	0x3C0EBA38 ;_initBlock_2+156
0x4570	0xEA088BE7 ;_initBlock_2+160
0x4574	0xFFE609B0 ;_initBlock_2+164
0x4578	0x08A9BB94 ;_initBlock_2+168
0x457C	0x2911D705 ;_initBlock_2+172
0x4580	0xD571DCFE ;_initBlock_2+176
0x4584	0x837FEA08 ;_initBlock_2+180
0x4588	0x629060A7 ;_initBlock_2+184
0x458C	0x84050818 ;_initBlock_2+188
0x4590	0x91D16A7F ;_initBlock_2+192
0x4594	0xEA0852C6 ;_initBlock_2+196
0x4598	0x8E7BD82A ;_initBlock_2+200
0x459C	0x08919F4A ;_initBlock_2+204
0x45A0	0x9DAABD05 ;_initBlock_2+208
0x45A4	0x15061816 ;_initBlock_2+212
0x45A8	0xAD55E208 ;_initBlock_2+216
0x45AC	0x1F140A2D ;_initBlock_2+220
0x45B0	0xD305085D ;_initBlock_2+224
0x45B4	0xCF397CE0 ;_initBlock_2+228
0x45B8	0xEF08F001 ;_initBlock_2+232
0x45BC	0x6A72913A ;_initBlock_2+236
0x45C0	0x0896BB03 ;_initBlock_2+240
0x45C4	0xA46D83E7 ;_initBlock_2+244
0x45C8	0xA713FC92 ;_initBlock_2+248
0x45CC	0xFDF8EF08 ;_initBlock_2+252
0x45D0	0x6F0762CF ;_initBlock_2+256
0x45D4	0x4CE7081E ;_initBlock_2+260
0x45D8	0x4F754AEA ;_initBlock_2+264
0x45DC	0xE208CFD6 ;_initBlock_2+268
0x45E0	0x26E411F6 ;_initBlock_2+272
0x45E4	0x08C64D0D ;_initBlock_2+276
0x45E8	0xE8BFFB05 ;_initBlock_2+280
0x45EC	0x51C38907 ;_initBlock_2+284
0x45F0	0x2782EF08 ;_initBlock_2+288
0x45F4	0xA8963F04 ;_initBlock_2+292
0x45F8	0x41E70858 ;_initBlock_2+296
0x45FC	0x2A753C29 ;_initBlock_2+300
0x4600	0xEF081C03 ;_initBlock_2+304
0x4604	0x369859AF ;_initBlock_2+308
0x4608	0x08060FAA ;_initBlock_2+312
0x460C	0x4193F6E6 ;_initBlock_2+316
0x4610	0x990EEC2D ;_initBlock_2+320
0x4614	0x19290508 ;_initBlock_2+324
0x4618	0x36AAE590 ;_initBlock_2+328
0x461C	0xFBE70840 ;_initBlock_2+332
0x4620	0x777D1068 ;_initBlock_2+336
0x4624	0xE708C05D ;_initBlock_2+340
0x4628	0xCEDDB4CB ;_initBlock_2+344
0x462C	0x08BE5490 ;_initBlock_2+348
0x4630	0xD68A72E7 ;_initBlock_2+352
0x4634	0xCCDDF402 ;_initBlock_2+356
0x4638	0x216AE708 ;_initBlock_2+360
0x463C	0xEC86020B ;_initBlock_2+364
0x4640	0x7BE70815 ;_initBlock_2+368
0x4644	0x816B3D7C ;_initBlock_2+372
0x4648	0xEF08D003 ;_initBlock_2+376
0x464C	0x9436617D ;_initBlock_2+380
0x4650	0x08DFA07C ;_initBlock_2+384
0x4654	0x3B85CCEF ;_initBlock_2+388
0x4658	0x1C5CE0DA ;_initBlock_2+392
0x465C	0x75E3E708 ;_initBlock_2+396
0x4660	0x4B2239BB ;_initBlock_2+400
0x4664	0xF9EF08A8 ;_initBlock_2+404
0x4668	0xEB5EE0CE ;_initBlock_2+408
0x466C	0xE708CB1D ;_initBlock_2+412
0x4670	0xD570E2BD ;_initBlock_2+416
0x4674	0x083F4EAB ;_initBlock_2+420
0x4678	0x208DB7E7 ;_initBlock_2+424
0x467C	0x52096B68 ;_initBlock_2+428
0x4680	0x1BA1EF08 ;_initBlock_2+432
0x4684	0x0098CD90 ;_initBlock_2+436
0x4688	0x54EF0863 ;_initBlock_2+440
0x468C	0x119C5D67 ;_initBlock_2+444
0x4690	0xE70845FC ;_initBlock_2+448
0x4694	0x97C89BD4 ;_initBlock_2+452
0x4698	0x08078ABE ;_initBlock_2+456
0x469C	0x908D52EF ;_initBlock_2+460
0x46A0	0x2AD57363 ;_initBlock_2+464
0x46A4	0xBC03EF08 ;_initBlock_2+468
0x46A8	0xBE761C6E ;_initBlock_2+472
0x46AC	0xC2E7084A ;_initBlock_2+476
0x46B0	0x5EBA67ED ;_initBlock_2+480
0x46B4	0xEF082166 ;_initBlock_2+484
0x46B8	0xBE873FE7 ;_initBlock_2+488
0x46BC	0x086D7AE0 ;_initBlock_2+492
0x46C0	0x9370C9E7 ;_initBlock_2+496
0x46C4	0x6CF5641D ;_initBlock_2+500
0x46C8	0x28F5EF08 ;_initBlock_2+504
0x46CC	0xB6B33408 ;_initBlock_2+508
0x46D0	0x3AEF082C ;_initBlock_2+512
0x46D4	0xDB0FEC0A ;_initBlock_2+516
0x46D8	0xEF08CA56 ;_initBlock_2+520
0x46DC	0xED6EA039 ;_initBlock_2+524
0x46E0	0x0824D079 ;_initBlock_2+528
0x46E4	0xAF0B6CE7 ;_initBlock_2+532
0x46E8	0xB5404EA9 ;_initBlock_2+536
0x46EC	0xAFB9E908 ;_initBlock_2+540
0x46F0	0xD15025BF ;_initBlock_2+544
0x46F4	0x9E050837 ;_initBlock_2+548
0x46F8	0x943FDEDB ;_initBlock_2+552
0x46FC	0xEC086BE9 ;_initBlock_2+556
0x4700	0x57AA05C5 ;_initBlock_2+560
0x4704	0x085E8ADC ;_initBlock_2+564
0x4708	0x84DA7005 ;_initBlock_2+568
0x470C	0x90CADD84 ;_initBlock_2+572
0x4710	0x00010207 ;_initBlock_2+576
0x4714	0x80C3C901 ;_initBlock_2+580
0x4718	0x00001308 ;_initBlock_2+584
0x471C	0x00000000 ;_initBlock_2+588
0x4720	0x00110600 ;_initBlock_2+592
0x4724	0x00520002 ;_initBlock_2+596
0x4728	0x01001105 ;_initBlock_2+600
0x472C	0x11052003 ;_initBlock_2+604
0x4730	0x00000101 ;_initBlock_2+608
0x4734	0x04021108 ;_initBlock_2+612
0x4738	0x00000000 ;_initBlock_2+616
0x473C	0x10110D00 ;_initBlock_2+620
0x4740	0x14000009 ;_initBlock_2+624
0x4744	0x00110F00 ;_initBlock_2+628
0x4748	0x0A000000 ;_initBlock_2+632
0x474C	0x00061111 ;_initBlock_2+636
0x4750	0x00000080 ;_initBlock_2+640
0x4754	0x11100000 ;_initBlock_2+644
0x4758	0x04000C12 ;_initBlock_2+648
0x475C	0xFFFF0801 ;_initBlock_2+652
0x4760	0x00000220 ;_initBlock_2+656
0x4764	0x10300000 ;_initBlock_2+660
0x4768	0x0C0C1211 ;_initBlock_2+664
0x476C	0x041E0030 ;_initBlock_2+668
0x4770	0x00000080 ;_initBlock_2+672
0x4774	0x00000000 ;_initBlock_2+676
0x4778	0x0C121110 ;_initBlock_2+680
0x477C	0x00000018 ;_initBlock_2+684
0x4780	0x00000000 ;_initBlock_2+688
0x4784	0x00000000 ;_initBlock_2+692
0x4788	0x12111000 ;_initBlock_2+696
0x478C	0x0000240C ;_initBlock_2+700
0x4790	0x00000000 ;_initBlock_2+704
0x4794	0x00000000 ;_initBlock_2+708
0x4798	0x11090000 ;_initBlock_2+712
0x479C	0x00300512 ;_initBlock_2+716
0x47A0	0x00000000 ;_initBlock_2+720
0x47A4	0x04121108 ;_initBlock_2+724
0x47A8	0x00000036 ;_initBlock_2+728
0x47AC	0x20111000 ;_initBlock_2+732
0x47B0	0x0002000C ;_initBlock_2+736
0x47B4	0xC05D0007 ;_initBlock_2+740
0x47B8	0x80C3C901 ;_initBlock_2+744
0x47BC	0x11050000 ;_initBlock_2+748
0x47C0	0xA80C0120 ;_initBlock_2+752
0x47C4	0x0C201110 ;_initBlock_2+756
0x47C8	0x08800118 ;_initBlock_2+760
0x47CC	0x2200C003 ;_initBlock_2+764
0x47D0	0x03E80C20 ;_initBlock_2+768
0x47D4	0x2011100D ;_initBlock_2+772
0x47D8	0xA700240C ;_initBlock_2+776
0x47DC	0x025400C6 ;_initBlock_2+780
0x47E0	0x230400C2 ;_initBlock_2+784
0x47E4	0x11070180 ;_initBlock_2+788
0x47E8	0x60300320 ;_initBlock_2+792
0x47EC	0x1105807B ;_initBlock_2+796
0x47F0	0xE0350120 ;_initBlock_2+800
0x47F4	0x0C201110 ;_initBlock_2+804
0x47F8	0xABAB1138 ;_initBlock_2+808
0x47FC	0xFFFF0280 ;_initBlock_2+812
0x4800	0xA40C2B00 ;_initBlock_2+816
0x4804	0x20110E22 ;_initBlock_2+820
0x4808	0x0181450A ;_initBlock_2+824
0x480C	0xFF000147 ;_initBlock_2+828
0x4810	0x40180006 ;_initBlock_2+832
0x4814	0x02201106 ;_initBlock_2+836
0x4818	0x06088450 ;_initBlock_2+840
0x481C	0x54022011 ;_initBlock_2+844
0x4820	0x11050703 ;_initBlock_2+848
0x4824	0x00570120 ;_initBlock_2+852
0x4828	0x05201109 ;_initBlock_2+856
0x482C	0x0604405B ;_initBlock_2+860
0x4830	0x11102078 ;_initBlock_2+864
0x4834	0xCC000C21 ;_initBlock_2+868
0x4838	0x21A030A1 ;_initBlock_2+872
0x483C	0xEAC9B9D1 ;_initBlock_2+876
0x4840	0x10111205 ;_initBlock_2+880
0x4844	0x0C0C2111 ;_initBlock_2+884
0x4848	0xFC15040A ;_initBlock_2+888
0x484C	0xA1CC0003 ;_initBlock_2+892
0x4850	0xD121A030 ;_initBlock_2+896
0x4854	0x0C211110 ;_initBlock_2+900
0x4858	0xEAC9B918 ;_initBlock_2+904
0x485C	0x0A111205 ;_initBlock_2+908
0x4860	0x03FC1504 ;_initBlock_2+912
0x4864	0x22110800 ;_initBlock_2+916
0x4868	0x7F080004 ;_initBlock_2+920
0x486C	0x110B1D00 ;_initBlock_2+924
0x4870	0x2C000723 ;_initBlock_2+928
0x4874	0x0C040B0E ;_initBlock_2+932
0x4878	0x11100373 ;_initBlock_2+936
0x487C	0x00000C30 ;_initBlock_2+940
0x4880	0x00000000 ;_initBlock_2+944
0x4884	0x00000000 ;_initBlock_2+948
0x4888	0x0C000000 ;_initBlock_2+952
0x488C	0x00084011 ;_initBlock_2+956
0x4890	0x5555093B ;_initBlock_2+960
0x4894	0xFF208988 ;_initBlock_2+964
0x4898	0x41464900 ;_initBlock_2+968 : ?ICS?lstr12_main at 0x4899
0x489C	0x53004543 ;_initBlock_2+972 : ?ICS?lstr13_main at 0x489F
0x48A0	0x00444E45 ;_initBlock_2+976
; end of _initBlock_2
;main.c,0 :: ?ICS?lstr14_main [6]
0x48A4	0x534F4C43 ;?ICS?lstr14_main+0
0x48A8	0x0045 ;?ICS?lstr14_main+4
; end of ?ICS?lstr14_main
;main.c,0 :: ?ICS?lstr15_main [10]
0x48AA	0x5F544547 ;?ICS?lstr15_main+0
0x48AE	0x47415453 ;?ICS?lstr15_main+4
0x48B2	0x0045 ;?ICS?lstr15_main+8
; end of ?ICS?lstr15_main
;,0 :: _initBlock_5 [12]
; Containing: ?ICS?lstr16_main [7]
;             ?ICS?lstr17_main [5]
0x48B4	0x4E494552 ;_initBlock_5+0 : ?ICS?lstr16_main at 0x48B4
0x48B8	0x50005449 ;_initBlock_5+4 : ?ICS?lstr17_main at 0x48BB
0x48BC	0x00474E49 ;_initBlock_5+8
; end of _initBlock_5
;,0 :: _initBlock_6 [12]
; Containing: ?ICS?lstr18_main [5]
;             ?ICS?lstr19_main [7]
0x48C0	0x54534554 ;_initBlock_6+0 : ?ICS?lstr18_main at 0x48C0
0x48C4	0x4D455200 ;_initBlock_6+4 : ?ICS?lstr19_main at 0x48C5
0x48C8	0x0045564F ;_initBlock_6+8
; end of _initBlock_6
;main.c,0 :: ?ICS?lstr20_main [8]
0x48CC	0x4E414843 ;?ICS?lstr20_main+0
0x48D0	0x004C454E ;?ICS?lstr20_main+4
; end of ?ICS?lstr20_main
;main.c,0 :: ?ICS?lstr21_main [12]
0x48D4	0x5F544547 ;?ICS?lstr21_main+0
0x48D8	0x4E414843 ;?ICS?lstr21_main+4
0x48DC	0x004C454E ;?ICS?lstr21_main+8
; end of ?ICS?lstr21_main
;,0 :: _initBlock_9 [12]
; Containing: ?ICS?lstr22_main [7]
;             ?ICS?lstr23_main [5]
0x48E0	0x54415453 ;_initBlock_9+0 : ?ICS?lstr22_main at 0x48E0
0x48E4	0x49005355 ;_initBlock_9+4 : ?ICS?lstr23_main at 0x48E7
0x48E8	0x004F464E ;_initBlock_9+8
; end of _initBlock_9
;,0 :: _initBlock_10 [18]
; Containing: ?ICS?lstr24_main [11]
;             ?ICS?lstr25_main [7]
0x48EC	0x49564544 ;_initBlock_10+0 : ?ICS?lstr24_main at 0x48EC
0x48F0	0x4E494543 ;_initBlock_10+4
0x48F4	0x53004F46 ;_initBlock_10+8 : ?ICS?lstr25_main at 0x48F7
0x48F8	0x43524145 ;_initBlock_10+12
0x48FC	0x0048 ;_initBlock_10+16
; end of _initBlock_10
;,0 :: _initBlock_11 [36]
; Containing: ?ICS?lstr26_main [9]
;             ?ICS?lstr27_main [10]
;             ?ICS?lstr28_main [8]
;             ?ICS?lstr29_main [9]
0x48FE	0x5245564F ;_initBlock_11+0 : ?ICS?lstr26_main at 0x48FE
0x4902	0x45444952 ;_initBlock_11+4
0x4906	0x53455200 ;_initBlock_11+8 : ?ICS?lstr27_main at 0x4907
0x490A	0x465F5445 ;_initBlock_11+12
0x490E	0x53005954 ;_initBlock_11+16 : ?ICS?lstr28_main at 0x4911
0x4912	0x465F5445 ;_initBlock_11+20
0x4916	0x44005954 ;_initBlock_11+24 : ?ICS?lstr29_main at 0x4919
0x491A	0x4F435349 ;_initBlock_11+28
0x491E	0x00524556 ;_initBlock_11+32
; end of _initBlock_11
;,0 :: _initBlock_12 [18]
; Containing: ?ICS?lstr30_main [5]
;             ?ICS?lstr31_main [13]
0x4922	0x444E4946 ;_initBlock_12+0 : ?ICS?lstr30_main at 0x4922
0x4926	0x4E455300 ;_initBlock_12+4 : ?ICS?lstr31_main at 0x4927
0x492A	0x4E555F44 ;_initBlock_12+8
0x492E	0x434F4C42 ;_initBlock_12+12
0x4932	0x004B ;_initBlock_12+16
; end of _initBlock_12
;,0 :: _initBlock_13 [12]
; Containing: ?ICS?lstr32_main [9]
;             ?ICS?lstr33_main [3]
0x4934	0x50544553 ;_initBlock_13+0 : ?ICS?lstr32_main at 0x4934
0x4938	0x5245574F ;_initBlock_13+4
0x493C	0x00465200 ;_initBlock_13+8 : ?ICS?lstr33_main at 0x493D
; end of _initBlock_13
;,0 :: _initBlock_14 [2]
; Containing: ?ICSmain_ucRxChannel [1]
;             ?ICSmain_ucRF4463IRQ [1]
0x4940	0x0000 ;_initBlock_14+0 : ?ICSmain_ucRxChannel at 0x4940 : ?ICSmain_ucRF4463IRQ at 0x4941
; end of _initBlock_14
;,0 :: _initBlock_15 [66]
; Containing: ?ICS_ucRFTxEventPending [1]
;             ?ICS_pcRF4463RxBuffer [64]
;             ?ICSmain_ucTxChannel [1]
0x4942	0x00000000 ;_initBlock_15+0 : ?ICS_ucRFTxEventPending at 0x4942 : ?ICS_pcRF4463RxBuffer at 0x4943
0x4946	0x00000000 ;_initBlock_15+4
0x494A	0x00000000 ;_initBlock_15+8
0x494E	0x00000000 ;_initBlock_15+12
0x4952	0x00000000 ;_initBlock_15+16
0x4956	0x00000000 ;_initBlock_15+20
0x495A	0x00000000 ;_initBlock_15+24
0x495E	0x00000000 ;_initBlock_15+28
0x4962	0x00000000 ;_initBlock_15+32
0x4966	0x00000000 ;_initBlock_15+36
0x496A	0x00000000 ;_initBlock_15+40
0x496E	0x00000000 ;_initBlock_15+44
0x4972	0x00000000 ;_initBlock_15+48
0x4976	0x00000000 ;_initBlock_15+52
0x497A	0x00000000 ;_initBlock_15+56
0x497E	0x00000000 ;_initBlock_15+60
0x4982	0x0000 ;_initBlock_15+64 : ?ICSmain_ucTxChannel at 0x4983
; end of _initBlock_15
;,0 :: _initBlock_16 [94]
; Containing: ?ICSmain_usRfNetwork [1]
;             ?ICSmain_intRFLastRSSI [2]
;             ?ICS_usUARTMessageLength [2]
;             ?ICS_pcUARTCommand [88]
;             ?ICS_ucSearchedModelId [1]
0x4984	0x00000000 ;_initBlock_16+0 : ?ICSmain_usRfNetwork at 0x4984 : ?ICSmain_intRFLastRSSI at 0x4985 : ?ICS_usUARTMessageLength at 0x4987
0x4988	0x00000000 ;_initBlock_16+4 : ?ICS_pcUARTCommand at 0x4989
0x498C	0x00000620 ;_initBlock_16+8
0x4990	0x00000B20 ;_initBlock_16+12
0x4994	0x00001120 ;_initBlock_16+16
0x4998	0x00001B20 ;_initBlock_16+20
0x499C	0x00002220 ;_initBlock_16+24
0x49A0	0x00002720 ;_initBlock_16+28
0x49A4	0x00002C20 ;_initBlock_16+32
0x49A8	0x00003320 ;_initBlock_16+36
0x49AC	0x00003B20 ;_initBlock_16+40
0x49B0	0x00004720 ;_initBlock_16+44
0x49B4	0x00004E20 ;_initBlock_16+48
0x49B8	0x00005320 ;_initBlock_16+52
0x49BC	0x00005E20 ;_initBlock_16+56
0x49C0	0x00006520 ;_initBlock_16+60
0x49C4	0x00006E20 ;_initBlock_16+64
0x49C8	0x00007820 ;_initBlock_16+68
0x49CC	0x00008020 ;_initBlock_16+72
0x49D0	0x00008920 ;_initBlock_16+76
0x49D4	0x00008E20 ;_initBlock_16+80
0x49D8	0x00009B20 ;_initBlock_16+84
0x49DC	0x0000A420 ;_initBlock_16+88
0x49E0	0x0020 ;_initBlock_16+92 : ?ICS_ucSearchedModelId at 0x49E1
; end of _initBlock_16
;,0 :: _initBlock_17 [2]
; Containing: ?ICS_ucUARTDataReady [1]
;             ?ICS_ucSourceNode [1]
0x49E2	0x0000 ;_initBlock_17+0 : ?ICS_ucUARTDataReady at 0x49E2 : ?ICS_ucSourceNode at 0x49E3
; end of _initBlock_17
;,0 :: _initBlock_18 [90]
; Containing: ?ICS_ucTempByteUART [1]
;             ?ICS_pcModelQRPrefix [20]
;             ?ICS_pcRF4463TxBuffer [64]
;             ?ICS?lstr1___Lib_PrintOut [5]
0x49E4	0x00528E00 ;_initBlock_18+0 : ?ICS_ucTempByteUART at 0x49E4 : ?ICS_pcModelQRPrefix at 0x49E5
0x49E8	0x0052A000 ;_initBlock_18+4
0x49EC	0x00529D00 ;_initBlock_18+8
0x49F0	0x0043E400 ;_initBlock_18+12
0x49F4	0x00528B00 ;_initBlock_18+16
0x49F8	0x00000000 ;_initBlock_18+20 : ?ICS_pcRF4463TxBuffer at 0x49F9
0x49FC	0x00000000 ;_initBlock_18+24
0x4A00	0x00000000 ;_initBlock_18+28
0x4A04	0x00000000 ;_initBlock_18+32
0x4A08	0x00000000 ;_initBlock_18+36
0x4A0C	0x00000000 ;_initBlock_18+40
0x4A10	0x00000000 ;_initBlock_18+44
0x4A14	0x00000000 ;_initBlock_18+48
0x4A18	0x00000000 ;_initBlock_18+52
0x4A1C	0x00000000 ;_initBlock_18+56
0x4A20	0x00000000 ;_initBlock_18+60
0x4A24	0x00000000 ;_initBlock_18+64
0x4A28	0x00000000 ;_initBlock_18+68
0x4A2C	0x00000000 ;_initBlock_18+72
0x4A30	0x00000000 ;_initBlock_18+76
0x4A34	0x00000000 ;_initBlock_18+80
0x4A38	0x6C756E00 ;_initBlock_18+84 : ?ICS?lstr1___Lib_PrintOut at 0x4A39
0x4A3C	0x006C ;_initBlock_18+88
; end of _initBlock_18
;__Lib_GPIO_32F10x_Defs.c,711 :: __GPIO_MODULE_USART1_PA9_10 [108]
0x4A40	0x00000009 ;__GPIO_MODULE_USART1_PA9_10+0
0x4A44	0x0000000A ;__GPIO_MODULE_USART1_PA9_10+4
0x4A48	0xFFFFFFFF ;__GPIO_MODULE_USART1_PA9_10+8
0x4A4C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+12
0x4A50	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+16
0x4A54	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+20
0x4A58	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+24
0x4A5C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+28
0x4A60	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+32
0x4A64	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+36
0x4A68	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+40
0x4A6C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+44
0x4A70	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+48
0x4A74	0x00000818 ;__GPIO_MODULE_USART1_PA9_10+52
0x4A78	0x00000018 ;__GPIO_MODULE_USART1_PA9_10+56
0x4A7C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+60
0x4A80	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+64
0x4A84	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+68
0x4A88	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+72
0x4A8C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+76
0x4A90	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+80
0x4A94	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+84
0x4A98	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+88
0x4A9C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+92
0x4AA0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+96
0x4AA4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+100
0x4AA8	0x00000004 ;__GPIO_MODULE_USART1_PA9_10+104
; end of __GPIO_MODULE_USART1_PA9_10
;__Lib_GPIO_32F10x_Defs.c,680 :: __GPIO_MODULE_SPI2_PB13_14_15 [108]
0x4AAC	0x0000001D ;__GPIO_MODULE_SPI2_PB13_14_15+0
0x4AB0	0x0000001E ;__GPIO_MODULE_SPI2_PB13_14_15+4
0x4AB4	0x0000001F ;__GPIO_MODULE_SPI2_PB13_14_15+8
0x4AB8	0xFFFFFFFF ;__GPIO_MODULE_SPI2_PB13_14_15+12
0x4ABC	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+16
0x4AC0	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+20
0x4AC4	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+24
0x4AC8	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+28
0x4ACC	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+32
0x4AD0	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+36
0x4AD4	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+40
0x4AD8	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+44
0x4ADC	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+48
0x4AE0	0x00000818 ;__GPIO_MODULE_SPI2_PB13_14_15+52
0x4AE4	0x00000818 ;__GPIO_MODULE_SPI2_PB13_14_15+56
0x4AE8	0x00000818 ;__GPIO_MODULE_SPI2_PB13_14_15+60
0x4AEC	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+64
0x4AF0	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+68
0x4AF4	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+72
0x4AF8	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+76
0x4AFC	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+80
0x4B00	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+84
0x4B04	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+88
0x4B08	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+92
0x4B0C	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+96
0x4B10	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+100
0x4B14	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+104
; end of __GPIO_MODULE_SPI2_PB13_14_15
;__Lib_PrintOut.c,81 :: __Lib_PrintOut__npowers_ [52]
0x4B18	0x3F800000 ;__Lib_PrintOut__npowers_+0
0x4B1C	0x3DCCCCCD ;__Lib_PrintOut__npowers_+4
0x4B20	0x3C23D70A ;__Lib_PrintOut__npowers_+8
0x4B24	0x3A83126F ;__Lib_PrintOut__npowers_+12
0x4B28	0x38D1B717 ;__Lib_PrintOut__npowers_+16
0x4B2C	0x3727C5AC ;__Lib_PrintOut__npowers_+20
0x4B30	0x358637BD ;__Lib_PrintOut__npowers_+24
0x4B34	0x33D6BF95 ;__Lib_PrintOut__npowers_+28
0x4B38	0x322BCC77 ;__Lib_PrintOut__npowers_+32
0x4B3C	0x3089705F ;__Lib_PrintOut__npowers_+36
0x4B40	0x2EDBE6FF ;__Lib_PrintOut__npowers_+40
0x4B44	0x1E3CE508 ;__Lib_PrintOut__npowers_+44
0x4B48	0x0DA24260 ;__Lib_PrintOut__npowers_+48
; end of __Lib_PrintOut__npowers_
;__Lib_PrintOut.c,64 :: __Lib_PrintOut__powers_ [52]
0x4B4C	0x3F800000 ;__Lib_PrintOut__powers_+0
0x4B50	0x41200000 ;__Lib_PrintOut__powers_+4
0x4B54	0x42C80000 ;__Lib_PrintOut__powers_+8
0x4B58	0x447A0000 ;__Lib_PrintOut__powers_+12
0x4B5C	0x461C4000 ;__Lib_PrintOut__powers_+16
0x4B60	0x47C35000 ;__Lib_PrintOut__powers_+20
0x4B64	0x49742400 ;__Lib_PrintOut__powers_+24
0x4B68	0x4B189680 ;__Lib_PrintOut__powers_+28
0x4B6C	0x4CBEBC20 ;__Lib_PrintOut__powers_+32
0x4B70	0x4E6E6B28 ;__Lib_PrintOut__powers_+36
0x4B74	0x501502F9 ;__Lib_PrintOut__powers_+40
0x4B78	0x60AD78EC ;__Lib_PrintOut__powers_+44
0x4B7C	0x7149F2CA ;__Lib_PrintOut__powers_+48
; end of __Lib_PrintOut__powers_
;__Lib_PrintOut.c,113 :: __Lib_PrintOut_octpowers [48]
0x4B80	0x00000001 ;__Lib_PrintOut_octpowers+0
0x4B84	0x00000008 ;__Lib_PrintOut_octpowers+4
0x4B88	0x00000040 ;__Lib_PrintOut_octpowers+8
0x4B8C	0x00000200 ;__Lib_PrintOut_octpowers+12
0x4B90	0x00001000 ;__Lib_PrintOut_octpowers+16
0x4B94	0x00008000 ;__Lib_PrintOut_octpowers+20
0x4B98	0x00040000 ;__Lib_PrintOut_octpowers+24
0x4B9C	0x00200000 ;__Lib_PrintOut_octpowers+28
0x4BA0	0x01000000 ;__Lib_PrintOut_octpowers+32
0x4BA4	0x08000000 ;__Lib_PrintOut_octpowers+36
0x4BA8	0x40000000 ;__Lib_PrintOut_octpowers+40
0x4BAC	0x00000000 ;__Lib_PrintOut_octpowers+44
; end of __Lib_PrintOut_octpowers
;main.c,0 :: ?lstr_124_main [45]
0x4BB0	0x4652205B ;?lstr_124_main+0
0x4BB4	0x33363434 ;?lstr_124_main+4
0x4BB8	0x38205D20 ;?lstr_124_main+8
0x4BBC	0x484D3836 ;?lstr_124_main+12
0x4BC0	0x6150207A ;?lstr_124_main+16
0x4BC4	0x656D6172 ;?lstr_124_main+20
0x4BC8	0x73726574 ;?lstr_124_main+24
0x4BCC	0x746F6E20 ;?lstr_124_main+28
0x4BD0	0x61766120 ;?lstr_124_main+32
0x4BD4	0x62616C69 ;?lstr_124_main+36
0x4BD8	0x0A0D656C ;?lstr_124_main+40
0x4BDC	0x00 ;?lstr_124_main+44
; end of ?lstr_124_main
;__Lib_PrintOut.c,102 :: __Lib_PrintOut_dpowers [40]
0x4BE0	0x00000001 ;__Lib_PrintOut_dpowers+0
0x4BE4	0x0000000A ;__Lib_PrintOut_dpowers+4
0x4BE8	0x00000064 ;__Lib_PrintOut_dpowers+8
0x4BEC	0x000003E8 ;__Lib_PrintOut_dpowers+12
0x4BF0	0x00002710 ;__Lib_PrintOut_dpowers+16
0x4BF4	0x000186A0 ;__Lib_PrintOut_dpowers+20
0x4BF8	0x000F4240 ;__Lib_PrintOut_dpowers+24
0x4BFC	0x00989680 ;__Lib_PrintOut_dpowers+28
0x4C00	0x05F5E100 ;__Lib_PrintOut_dpowers+32
0x4C04	0x3B9ACA00 ;__Lib_PrintOut_dpowers+36
; end of __Lib_PrintOut_dpowers
;,0 :: _initBlock_26 [144]
; Containing: ?lstr_135_main [37]
;             ?lstr_134_main [36]
;             ?lstr_78_main [36]
;             ?lstr_66_main [35]
0x4C08	0x4652205B ;_initBlock_26+0 : ?lstr_135_main at 0x4C08
0x4C0C	0x33363434 ;_initBlock_26+4
0x4C10	0x49205D20 ;_initBlock_26+8
0x4C14	0x6C61766E ;_initBlock_26+12
0x4C18	0x50206469 ;_initBlock_26+16
0x4C1C	0x7265776F ;_initBlock_26+20
0x4C20	0x6C615620 ;_initBlock_26+24
0x4C24	0x203A6575 ;_initBlock_26+28
0x4C28	0x0A0D6425 ;_initBlock_26+32
0x4C2C	0x52205B00 ;_initBlock_26+36 : ?lstr_134_main at 0x4C2D
0x4C30	0x36343446 ;_initBlock_26+40
0x4C34	0x205D2033 ;_initBlock_26+44
0x4C38	0x7473614C ;_initBlock_26+48
0x4C3C	0x61654D20 ;_initBlock_26+52
0x4C40	0x65727573 ;_initBlock_26+56
0x4C44	0x53522064 ;_initBlock_26+60
0x4C48	0x203A4953 ;_initBlock_26+64
0x4C4C	0x0A0D6925 ;_initBlock_26+68
0x4C50	0x52205B00 ;_initBlock_26+72 : ?lstr_78_main at 0x4C51
0x4C54	0x36343446 ;_initBlock_26+76
0x4C58	0x205D2033 ;_initBlock_26+80
0x4C5C	0x75746553 ;_initBlock_26+84
0x4C60	0x65522070 ;_initBlock_26+88
0x4C64	0x65697274 ;_initBlock_26+92
0x4C68	0x78452073 ;_initBlock_26+96
0x4C6C	0x64646563 ;_initBlock_26+100
0x4C70	0x0A0D6465 ;_initBlock_26+104
0x4C74	0x52205B00 ;_initBlock_26+108 : ?lstr_66_main at 0x4C75
0x4C78	0x36343446 ;_initBlock_26+112
0x4C7C	0x205D2033 ;_initBlock_26+116
0x4C80	0x7373654D ;_initBlock_26+120
0x4C84	0x20656761 ;_initBlock_26+124
0x4C88	0x2079616D ;_initBlock_26+128
0x4C8C	0x62206562 ;_initBlock_26+132
0x4C90	0x656B6F72 ;_initBlock_26+136
0x4C94	0x000A0D6E ;_initBlock_26+140
; end of _initBlock_26
;,0 :: _initBlock_27 [170]
; Containing: ?lstr_76_main [35]
;             ?lstr_55_main [34]
;             ?lstr_59_main [34]
;             ?lstr_57_main [34]
;             ?lstr_77_main [33]
0x4C98	0x4652205B ;_initBlock_27+0 : ?lstr_76_main at 0x4C98
0x4C9C	0x33363634 ;_initBlock_27+4
0x4CA0	0x53205D20 ;_initBlock_27+8
0x4CA4	0x70757465 ;_initBlock_27+12
0x4CA8	0x79725420 ;_initBlock_27+16
0x4CAC	0x6425203A ;_initBlock_27+20
0x4CB0	0x63755320 ;_initBlock_27+24
0x4CB4	0x73736563 ;_initBlock_27+28
0x4CB8	0x5B000A0D ;_initBlock_27+32 : ?lstr_55_main at 0x4CBB
0x4CBC	0x52415520 ;_initBlock_27+36
0x4CC0	0x6C253A54 ;_initBlock_27+40
0x4CC4	0x205D2064 ;_initBlock_27+44
0x4CC8	0x61766E49 ;_initBlock_27+48
0x4CCC	0x2064696C ;_initBlock_27+52
0x4CD0	0x61726170 ;_initBlock_27+56
0x4CD4	0x6574656D ;_initBlock_27+60
0x4CD8	0x0A0D7372 ;_initBlock_27+64
0x4CDC	0x55205B00 ;_initBlock_27+68 : ?lstr_59_main at 0x4CDD
0x4CE0	0x3A545241 ;_initBlock_27+72
0x4CE4	0x20646C25 ;_initBlock_27+76
0x4CE8	0x6E49205D ;_initBlock_27+80
0x4CEC	0x696C6176 ;_initBlock_27+84
0x4CF0	0x61702064 ;_initBlock_27+88
0x4CF4	0x656D6172 ;_initBlock_27+92
0x4CF8	0x73726574 ;_initBlock_27+96
0x4CFC	0x5B000A0D ;_initBlock_27+100 : ?lstr_57_main at 0x4CFF
0x4D00	0x52415520 ;_initBlock_27+104
0x4D04	0x6C253A54 ;_initBlock_27+108
0x4D08	0x205D2064 ;_initBlock_27+112
0x4D0C	0x61766E49 ;_initBlock_27+116
0x4D10	0x2064696C ;_initBlock_27+120
0x4D14	0x61726170 ;_initBlock_27+124
0x4D18	0x6574656D ;_initBlock_27+128
0x4D1C	0x0A0D7372 ;_initBlock_27+132
0x4D20	0x52205B00 ;_initBlock_27+136 : ?lstr_77_main at 0x4D21
0x4D24	0x36343446 ;_initBlock_27+140
0x4D28	0x205D2033 ;_initBlock_27+144
0x4D2C	0x75746553 ;_initBlock_27+148
0x4D30	0x72542070 ;_initBlock_27+152
0x4D34	0x64252079 ;_initBlock_27+156
0x4D38	0x69614620 ;_initBlock_27+160
0x4D3C	0x0D64656C ;_initBlock_27+164
0x4D40	0x000A ;_initBlock_27+168
; end of _initBlock_27
;,0 :: _initBlock_28 [97]
; Containing: ?lstr_136_main [33]
;             ?lstr_69_main [32]
;             ?lstr_61_main [32]
0x4D42	0x4652205B ;_initBlock_28+0 : ?lstr_136_main at 0x4D42
0x4D46	0x33363434 ;_initBlock_28+4
0x4D4A	0x53205D20 ;_initBlock_28+8
0x4D4E	0x54207465 ;_initBlock_28+12
0x4D52	0x6F502078 ;_initBlock_28+16
0x4D56	0x20726577 ;_initBlock_28+20
0x4D5A	0x203A6F74 ;_initBlock_28+24
0x4D5E	0x0A0D6425 ;_initBlock_28+28
0x4D62	0x52205B00 ;_initBlock_28+32 : ?lstr_69_main at 0x4D63
0x4D66	0x36343446 ;_initBlock_28+36
0x4D6A	0x205D2033 ;_initBlock_28+40
0x4D6E	0x66667542 ;_initBlock_28+44
0x4D72	0x4F207265 ;_initBlock_28+48
0x4D76	0x6F207475 ;_initBlock_28+52
0x4D7A	0x69532066 ;_initBlock_28+56
0x4D7E	0x0A0D657A ;_initBlock_28+60
0x4D82	0x55205B00 ;_initBlock_28+64 : ?lstr_61_main at 0x4D83
0x4D86	0x20545241 ;_initBlock_28+68
0x4D8A	0x6F46205D ;_initBlock_28+72
0x4D8E	0x20646E75 ;_initBlock_28+76
0x4D92	0x20646E65 ;_initBlock_28+80
0x4D96	0x6320666F ;_initBlock_28+84
0x4D9A	0x616D6D6F ;_initBlock_28+88
0x4D9E	0x0A0D646E ;_initBlock_28+92
0x4DA2	0x00 ;_initBlock_28+96
; end of _initBlock_28
;__Lib_PrintOut.c,108 :: __Lib_PrintOut_hexpowers [32]
0x4DA4	0x00000001 ;__Lib_PrintOut_hexpowers+0
0x4DA8	0x00000010 ;__Lib_PrintOut_hexpowers+4
0x4DAC	0x00000100 ;__Lib_PrintOut_hexpowers+8
0x4DB0	0x00001000 ;__Lib_PrintOut_hexpowers+12
0x4DB4	0x00010000 ;__Lib_PrintOut_hexpowers+16
0x4DB8	0x00100000 ;__Lib_PrintOut_hexpowers+20
0x4DBC	0x01000000 ;__Lib_PrintOut_hexpowers+24
0x4DC0	0x10000000 ;__Lib_PrintOut_hexpowers+28
; end of __Lib_PrintOut_hexpowers
;,0 :: _initBlock_30 [60]
; Containing: ?lstr_126_main [31]
;             ?lstr_122_main [29]
0x4DC4	0x4652205B ;_initBlock_30+0 : ?lstr_126_main at 0x4DC4
0x4DC8	0x33363434 ;_initBlock_30+4
0x4DCC	0x49205D20 ;_initBlock_30+8
0x4DD0	0x6C61766E ;_initBlock_30+12
0x4DD4	0x66206469 ;_initBlock_30+16
0x4DD8	0x75716572 ;_initBlock_30+20
0x4DDC	0x79636E65 ;_initBlock_30+24
0x4DE0	0x5B000A0D ;_initBlock_30+28 : ?lstr_122_main at 0x4DE3
0x4DE4	0x34465220 ;_initBlock_30+32
0x4DE8	0x20333634 ;_initBlock_30+36
0x4DEC	0x6E49205D ;_initBlock_30+40
0x4DF0	0x696C6176 ;_initBlock_30+44
0x4DF4	0x68432064 ;_initBlock_30+48
0x4DF8	0x656E6E61 ;_initBlock_30+52
0x4DFC	0x000A0D6C ;_initBlock_30+56
; end of _initBlock_30
;,0 :: _initBlock_31 [58]
; Containing: ?lstr_123_main [29]
;             ?lstr_121_main [29]
0x4E00	0x4652205B ;_initBlock_31+0 : ?lstr_123_main at 0x4E00
0x4E04	0x33363434 ;_initBlock_31+4
0x4E08	0x38205D20 ;_initBlock_31+8
0x4E0C	0x484D3836 ;_initBlock_31+12
0x4E10	0x6553207A ;_initBlock_31+16
0x4E14	0x7463656C ;_initBlock_31+20
0x4E18	0x0A0D6465 ;_initBlock_31+24
0x4E1C	0x52205B00 ;_initBlock_31+28 : ?lstr_121_main at 0x4E1D
0x4E20	0x36343446 ;_initBlock_31+32
0x4E24	0x205D2033 ;_initBlock_31+36
0x4E28	0x61766E49 ;_initBlock_31+40
0x4E2C	0x2064696C ;_initBlock_31+44
0x4E30	0x7774654E ;_initBlock_31+48
0x4E34	0x0D6B726F ;_initBlock_31+52
0x4E38	0x000A ;_initBlock_31+56
; end of _initBlock_31
;,0 :: _initBlock_32 [58]
; Containing: ?lstr_63_main [29]
;             ?lstr_130_main [29]
0x4E3A	0x4155205B ;_initBlock_32+0 : ?lstr_63_main at 0x4E3A
0x4E3E	0x5D205452 ;_initBlock_32+4
0x4E42	0x206F4E20 ;_initBlock_32+8
0x4E46	0x66667562 ;_initBlock_32+12
0x4E4A	0x74207265 ;_initBlock_32+16
0x4E4E	0x6573206F ;_initBlock_32+20
0x4E52	0x0A0D646E ;_initBlock_32+24
0x4E56	0x52205B00 ;_initBlock_32+28 : ?lstr_130_main at 0x4E57
0x4E5A	0x36343446 ;_initBlock_32+32
0x4E5E	0x205D2033 ;_initBlock_32+36
0x4E62	0x61766E49 ;_initBlock_32+40
0x4E66	0x2064696C ;_initBlock_32+44
0x4E6A	0x7774654E ;_initBlock_32+48
0x4E6E	0x0D6B726F ;_initBlock_32+52
0x4E72	0x000A ;_initBlock_32+56
; end of _initBlock_32
;,0 :: _initBlock_33 [58]
; Containing: ?lstr_127_main [29]
;             ?lstr_38_main [29]
0x4E74	0x4652205B ;_initBlock_33+0 : ?lstr_127_main at 0x4E74
0x4E78	0x33363434 ;_initBlock_33+4
0x4E7C	0x49205D20 ;_initBlock_33+8
0x4E80	0x6C61766E ;_initBlock_33+12
0x4E84	0x43206469 ;_initBlock_33+16
0x4E88	0x6E6E6168 ;_initBlock_33+20
0x4E8C	0x0A0D6C65 ;_initBlock_33+24
0x4E90	0x55205B00 ;_initBlock_33+28 : ?lstr_38_main at 0x4E91
0x4E94	0x20545241 ;_initBlock_33+32
0x4E98	0x6E45205D ;_initBlock_33+36
0x4E9C	0x61462064 ;_initBlock_33+40
0x4EA0	0x726F7463 ;_initBlock_33+44
0x4EA4	0x74532079 ;_initBlock_33+48
0x4EA8	0x0D656761 ;_initBlock_33+52
0x4EAC	0x000A ;_initBlock_33+56
; end of _initBlock_33
;,0 :: _initBlock_34 [168]
; Containing: ?lstr_125_main [29]
;             ?lstr_72_main [28]
;             ?lstr_73_main [28]
;             ?lstr_128_main [28]
;             ?lstr_129_main [28]
;             ?lstr_53_main [27]
0x4EAE	0x4652205B ;_initBlock_34+0 : ?lstr_125_main at 0x4EAE
0x4EB2	0x33363434 ;_initBlock_34+4
0x4EB6	0x39205D20 ;_initBlock_34+8
0x4EBA	0x484D3531 ;_initBlock_34+12
0x4EBE	0x6553207A ;_initBlock_34+16
0x4EC2	0x7463656C ;_initBlock_34+20
0x4EC6	0x0A0D6465 ;_initBlock_34+24
0x4ECA	0x52205B00 ;_initBlock_34+28 : ?lstr_72_main at 0x4ECB
0x4ECE	0x36343446 ;_initBlock_34+32
0x4ED2	0x205D2033 ;_initBlock_34+36
0x4ED6	0x43207854 ;_initBlock_34+40
0x4EDA	0x6E6E6168 ;_initBlock_34+44
0x4EDE	0x203A6C65 ;_initBlock_34+48
0x4EE2	0x0A0D6425 ;_initBlock_34+52
0x4EE6	0x52205B00 ;_initBlock_34+56 : ?lstr_73_main at 0x4EE7
0x4EEA	0x36343446 ;_initBlock_34+60
0x4EEE	0x205D2033 ;_initBlock_34+64
0x4EF2	0x43207852 ;_initBlock_34+68
0x4EF6	0x6E6E6168 ;_initBlock_34+72
0x4EFA	0x203A6C65 ;_initBlock_34+76
0x4EFE	0x0A0D6425 ;_initBlock_34+80
0x4F02	0x52205B00 ;_initBlock_34+84 : ?lstr_128_main at 0x4F03
0x4F06	0x36343446 ;_initBlock_34+88
0x4F0A	0x205D2033 ;_initBlock_34+92
0x4F0E	0x43207852 ;_initBlock_34+96
0x4F12	0x6E6E6168 ;_initBlock_34+100
0x4F16	0x203A6C65 ;_initBlock_34+104
0x4F1A	0x0A0D6425 ;_initBlock_34+108
0x4F1E	0x52205B00 ;_initBlock_34+112 : ?lstr_129_main at 0x4F1F
0x4F22	0x36343446 ;_initBlock_34+116
0x4F26	0x205D2033 ;_initBlock_34+120
0x4F2A	0x43207854 ;_initBlock_34+124
0x4F2E	0x6E6E6168 ;_initBlock_34+128
0x4F32	0x203A6C65 ;_initBlock_34+132
0x4F36	0x0A0D6425 ;_initBlock_34+136
0x4F3A	0x55205B00 ;_initBlock_34+140 : ?lstr_53_main at 0x4F3B
0x4F3E	0x20545241 ;_initBlock_34+144
0x4F42	0x6553205D ;_initBlock_34+148
0x4F46	0x5220646E ;_initBlock_34+152
0x4F4A	0x654D2046 ;_initBlock_34+156
0x4F4E	0x67617373 ;_initBlock_34+160
0x4F52	0x000A0D65 ;_initBlock_34+164
; end of _initBlock_34
;,0 :: _initBlock_35 [54]
; Containing: ?lstr_51_main [27]
;             ?lstr_45_main [27]
0x4F56	0x4155205B ;_initBlock_35+0 : ?lstr_51_main at 0x4F56
0x4F5A	0x5D205452 ;_initBlock_35+4
0x4F5E	0x6E694620 ;_initBlock_35+8
0x4F62	0x6E692064 ;_initBlock_35+12
0x4F66	0x61684320 ;_initBlock_35+16
0x4F6A	0x6C656E6E ;_initBlock_35+20
0x4F6E	0x5B000A0D ;_initBlock_35+24 : ?lstr_45_main at 0x4F71
0x4F72	0x52415520 ;_initBlock_35+28
0x4F76	0x205D2054 ;_initBlock_35+32
0x4F7A	0x20746547 ;_initBlock_35+36
0x4F7E	0x69766544 ;_initBlock_35+40
0x4F82	0x49206563 ;_initBlock_35+44
0x4F86	0x0D6F666E ;_initBlock_35+48
0x4F8A	0x000A ;_initBlock_35+52
; end of _initBlock_35
;main.c,0 :: ?lstr_62_main [26]
0x4F8C	0x4155205B ;?lstr_62_main+0
0x4F90	0x5D205452 ;?lstr_62_main+4
0x4F94	0x20465220 ;?lstr_62_main+8
0x4F98	0x6D6D6F43 ;?lstr_62_main+12
0x4F9C	0x3A646E61 ;?lstr_62_main+16
0x4FA0	0x0D642520 ;?lstr_62_main+20
0x4FA4	0x000A ;?lstr_62_main+24
; end of ?lstr_62_main
;main.c,0 :: ?lstr_75_main [26]
0x4FA6	0x4652205B ;?lstr_75_main+0
0x4FAA	0x33363434 ;?lstr_75_main+4
0x4FAE	0x54205D20 ;?lstr_75_main+8
0x4FB2	0x6F502078 ;?lstr_75_main+12
0x4FB6	0x3A726577 ;?lstr_75_main+16
0x4FBA	0x0D642520 ;?lstr_75_main+20
0x4FBE	0x000A ;?lstr_75_main+24
; end of ?lstr_75_main
;,0 :: _initBlock_38 [50]
; Containing: ?lstr_131_main [25]
;             ?lstr_74_main [25]
0x4FC0	0x4652205B ;_initBlock_38+0 : ?lstr_131_main at 0x4FC0
0x4FC4	0x33363434 ;_initBlock_38+4
0x4FC8	0x4E205D20 ;_initBlock_38+8
0x4FCC	0x6F777465 ;_initBlock_38+12
0x4FD0	0x203A6B72 ;_initBlock_38+16
0x4FD4	0x0A0D6425 ;_initBlock_38+20
0x4FD8	0x52205B00 ;_initBlock_38+24 : ?lstr_74_main at 0x4FD9
0x4FDC	0x36343446 ;_initBlock_38+28
0x4FE0	0x205D2033 ;_initBlock_38+32
0x4FE4	0x7774654E ;_initBlock_38+36
0x4FE8	0x3A6B726F ;_initBlock_38+40
0x4FEC	0x0D642520 ;_initBlock_38+44
0x4FF0	0x000A ;_initBlock_38+48
; end of _initBlock_38
;,0 :: _initBlock_39 [216]
; Containing: ?lstr_48_main [25]
;             ?lstr_60_main [24]
;             ?lstr_71_main [24]
;             ?lstr_49_main [24]
;             ?lstr_37_main [24]
;             ?lstr_52_main [24]
;             ?lstr_132_main [24]
;             ?lstr_54_main [24]
;             ?ICS?lstr67_main [23]
0x4FF2	0x4155205B ;_initBlock_39+0 : ?lstr_48_main at 0x4FF2
0x4FF6	0x5D205452 ;_initBlock_39+4
0x4FFA	0x73655220 ;_initBlock_39+8
0x4FFE	0x46207465 ;_initBlock_39+12
0x5002	0x6F746361 ;_initBlock_39+16
0x5006	0x0A0D7972 ;_initBlock_39+20
0x500A	0x55205B00 ;_initBlock_39+24 : ?lstr_60_main at 0x500B
0x500E	0x20545241 ;_initBlock_39+28
0x5012	0x4652205D ;_initBlock_39+32
0x5016	0x62615420 ;_initBlock_39+36
0x501A	0x203A656C ;_initBlock_39+40
0x501E	0x0A0D6425 ;_initBlock_39+44
0x5022	0x52205B00 ;_initBlock_39+48 : ?lstr_71_main at 0x5023
0x5026	0x36343446 ;_initBlock_39+52
0x502A	0x205D2033 ;_initBlock_39+56
0x502E	0x61726150 ;_initBlock_39+60
0x5032	0x6574656D ;_initBlock_39+64
0x5036	0x0A0D7372 ;_initBlock_39+68
0x503A	0x55205B00 ;_initBlock_39+72 : ?lstr_49_main at 0x503B
0x503E	0x20545241 ;_initBlock_39+76
0x5042	0x6553205D ;_initBlock_39+80
0x5046	0x764F2074 ;_initBlock_39+84
0x504A	0x69727265 ;_initBlock_39+88
0x504E	0x0A0D6564 ;_initBlock_39+92
0x5052	0x55205B00 ;_initBlock_39+96 : ?lstr_37_main at 0x5053
0x5056	0x20545241 ;_initBlock_39+100
0x505A	0x6553205D ;_initBlock_39+104
0x505E	0x4D20646E ;_initBlock_39+108
0x5062	0x61737365 ;_initBlock_39+112
0x5066	0x0A0D6567 ;_initBlock_39+116
0x506A	0x55205B00 ;_initBlock_39+120 : ?lstr_52_main at 0x506B
0x506E	0x20545241 ;_initBlock_39+124
0x5072	0x6553205D ;_initBlock_39+128
0x5076	0x78542074 ;_initBlock_39+132
0x507A	0x776F5020 ;_initBlock_39+136
0x507E	0x0A0D7265 ;_initBlock_39+140
0x5082	0x52205B00 ;_initBlock_39+144 : ?lstr_132_main at 0x5083
0x5086	0x36343446 ;_initBlock_39+148
0x508A	0x205D2033 ;_initBlock_39+152
0x508E	0x20535443 ;_initBlock_39+156
0x5092	0x6C696166 ;_initBlock_39+160
0x5096	0x0A0D6465 ;_initBlock_39+164
0x509A	0x55205B00 ;_initBlock_39+168 : ?lstr_54_main at 0x509B
0x509E	0x20545241 ;_initBlock_39+172
0x50A2	0x6F50205D ;_initBlock_39+176
0x50A6	0x69746973 ;_initBlock_39+180
0x50AA	0x203A6E6F ;_initBlock_39+184
0x50AE	0x0A0D6425 ;_initBlock_39+188
0x50B2	0x52205B00 ;_initBlock_39+192 : ?ICS?lstr67_main at 0x50B3
0x50B6	0x36343446 ;_initBlock_39+196
0x50BA	0x78522033 ;_initBlock_39+200
0x50BE	0x50205D20 ;_initBlock_39+204
0x50C2	0x656B6361 ;_initBlock_39+208
0x50C6	0x00203A74 ;_initBlock_39+212
; end of _initBlock_39
;,0 :: _initBlock_40 [46]
; Containing: ?ICS?lstr70_main [23]
;             ?lstr_34_main [23]
0x50CA	0x4652205B ;_initBlock_40+0 : ?ICS?lstr70_main at 0x50CA
0x50CE	0x33363434 ;_initBlock_40+4
0x50D2	0x20785420 ;_initBlock_40+8
0x50D6	0x6150205D ;_initBlock_40+12
0x50DA	0x74656B63 ;_initBlock_40+16
0x50DE	0x5B00203A ;_initBlock_40+20 : ?lstr_34_main at 0x50E1
0x50E2	0x51524920 ;_initBlock_40+24
0x50E6	0x55205D20 ;_initBlock_40+28
0x50EA	0x20545241 ;_initBlock_40+32
0x50EE	0x7265764F ;_initBlock_40+36
0x50F2	0x0D6E7572 ;_initBlock_40+40
0x50F6	0x000A ;_initBlock_40+44
; end of _initBlock_40
;,0 :: _initBlock_41 [46]
; Containing: ?lstr_44_main [23]
;             ?lstr_58_main [23]
0x50F8	0x4155205B ;_initBlock_41+0 : ?lstr_44_main at 0x50F8
0x50FC	0x5D205452 ;_initBlock_41+4
0x5100	0x74655320 ;_initBlock_41+8
0x5104	0x61684320 ;_initBlock_41+12
0x5108	0x6C656E6E ;_initBlock_41+16
0x510C	0x5B000A0D ;_initBlock_41+20 : ?lstr_58_main at 0x510F
0x5110	0x52415520 ;_initBlock_41+24
0x5114	0x205D2054 ;_initBlock_41+28
0x5118	0x4E204652 ;_initBlock_41+32
0x511C	0x3A65646F ;_initBlock_41+36
0x5120	0x0D642520 ;_initBlock_41+40
0x5124	0x000A ;_initBlock_41+44
; end of _initBlock_41
;,0 :: _initBlock_42 [46]
; Containing: ?lstr_56_main [23]
;             ?lstr_68_main [23]
0x5126	0x4155205B ;_initBlock_42+0 : ?lstr_56_main at 0x5126
0x512A	0x5D205452 ;_initBlock_42+4
0x512E	0x20465220 ;_initBlock_42+8
0x5132	0x65646F4E ;_initBlock_42+12
0x5136	0x6425203A ;_initBlock_42+16
0x513A	0x5B000A0D ;_initBlock_42+20 : ?lstr_68_main at 0x513D
0x513E	0x34465220 ;_initBlock_42+24
0x5142	0x20333634 ;_initBlock_42+28
0x5146	0x5748205D ;_initBlock_42+32
0x514A	0x206E6920 ;_initBlock_42+36
0x514E	0x0D657375 ;_initBlock_42+40
0x5152	0x000A ;_initBlock_42+44
; end of _initBlock_42
;,0 :: _initBlock_43 [66]
; Containing: ?lstr_35_main [23]
;             ?lstr_133_main [22]
;             ?lstr_39_main [21]
0x5154	0x4155205B ;_initBlock_43+0 : ?lstr_35_main at 0x5154
0x5158	0x52205452 ;_initBlock_43+4
0x515C	0x205D2058 ;_initBlock_43+8
0x5160	0x6B636150 ;_initBlock_43+12
0x5164	0x203A7465 ;_initBlock_43+16
0x5168	0x5B007325 ;_initBlock_43+20 : ?lstr_133_main at 0x516B
0x516C	0x34465220 ;_initBlock_43+24
0x5170	0x20333634 ;_initBlock_43+28
0x5174	0x5352205D ;_initBlock_43+32
0x5178	0x203A4953 ;_initBlock_43+36
0x517C	0x0A0D6925 ;_initBlock_43+40
0x5180	0x55205B00 ;_initBlock_43+44 : ?lstr_39_main at 0x5181
0x5184	0x20545241 ;_initBlock_43+48
0x5188	0x6547205D ;_initBlock_43+52
0x518C	0x74532074 ;_initBlock_43+56
0x5190	0x0D656761 ;_initBlock_43+60
0x5194	0x000A ;_initBlock_43+64
; end of _initBlock_43
;main.c,0 :: ?lstr_47_main [20]
0x5196	0x4155205B ;?lstr_47_main+0
0x519A	0x5D205452 ;?lstr_47_main+4
0x519E	0x65764F20 ;?lstr_47_main+8
0x51A2	0x64697272 ;?lstr_47_main+12
0x51A6	0x000A0D65 ;?lstr_47_main+16
; end of ?lstr_47_main
;main.c,0 :: ?lstr_50_main [20]
0x51AA	0x4155205B ;?lstr_50_main+0
0x51AE	0x5D205452 ;?lstr_50_main+4
0x51B2	0x73694420 ;?lstr_50_main+8
0x51B6	0x65766F63 ;?lstr_50_main+12
0x51BA	0x000A0D72 ;?lstr_50_main+16
; end of ?lstr_50_main
;,0 :: _initBlock_46 [108]
; Containing: ?lstr_79_main [19]
;             ?lstr_43_main [18]
;             ?lstr_40_main [18]
;             ?lstr_64_main [18]
;             ?lstr_46_main [18]
;             hexb [17]
0x51BE	0x4652205B ;_initBlock_46+0 : ?lstr_79_main at 0x51BE
0x51C2	0x33363434 ;_initBlock_46+4
0x51C6	0x52205D20 ;_initBlock_46+8
0x51CA	0x79646165 ;_initBlock_46+12
0x51CE	0x5B000A0D ;_initBlock_46+16 : ?lstr_43_main at 0x51D1
0x51D2	0x52415520 ;_initBlock_46+20
0x51D6	0x205D2054 ;_initBlock_46+24
0x51DA	0x6F6D6552 ;_initBlock_46+28
0x51DE	0x0A0D6576 ;_initBlock_46+32
0x51E2	0x55205B00 ;_initBlock_46+36 : ?lstr_40_main at 0x51E3
0x51E6	0x20545241 ;_initBlock_46+40
0x51EA	0x6552205D ;_initBlock_46+44
0x51EE	0x746F6F62 ;_initBlock_46+48
0x51F2	0x49000A0D ;_initBlock_46+52 : ?lstr_64_main at 0x51F5
0x51F6	0x6C61766E ;_initBlock_46+56
0x51FA	0x43206469 ;_initBlock_46+60
0x51FE	0x616D6D6F ;_initBlock_46+64
0x5202	0x0A0D646E ;_initBlock_46+68
0x5206	0x55205B00 ;_initBlock_46+72 : ?lstr_46_main at 0x5207
0x520A	0x20545241 ;_initBlock_46+76
0x520E	0x6553205D ;_initBlock_46+80
0x5212	0x68637261 ;_initBlock_46+84
0x5216	0x30000A0D ;_initBlock_46+88 : hexb at 0x5219
0x521A	0x34333231 ;_initBlock_46+92
0x521E	0x38373635 ;_initBlock_46+96
0x5222	0x43424139 ;_initBlock_46+100
0x5226	0x00464544 ;_initBlock_46+104
; end of _initBlock_46
;,0 :: _initBlock_47 [90]
; Containing: hexs [17]
;             APBAHBPrescTable [16]
;             ?lstr_41_main [16]
;             ?lstr_42_main [16]
;             ?lstr_11_main [16]
;             ?ICS?lstr36_main [9]
0x522A	0x33323130 ;_initBlock_47+0 : hexs at 0x522A
0x522E	0x37363534 ;_initBlock_47+4
0x5232	0x62613938 ;_initBlock_47+8
0x5236	0x66656463 ;_initBlock_47+12
0x523A	0x00000000 ;_initBlock_47+16 : APBAHBPrescTable at 0x523B
0x523E	0x03020100 ;_initBlock_47+20
0x5242	0x03020104 ;_initBlock_47+24
0x5246	0x08070604 ;_initBlock_47+28
0x524A	0x55205B09 ;_initBlock_47+32 : ?lstr_41_main at 0x524B
0x524E	0x20545241 ;_initBlock_47+36
0x5252	0x6950205D ;_initBlock_47+40
0x5256	0x0A0D676E ;_initBlock_47+44
0x525A	0x55205B00 ;_initBlock_47+48 : ?lstr_42_main at 0x525B
0x525E	0x20545241 ;_initBlock_47+52
0x5262	0x6554205D ;_initBlock_47+56
0x5266	0x0A0D7473 ;_initBlock_47+60
0x526A	0x41205B00 ;_initBlock_47+64 : ?lstr_11_main at 0x526B
0x526E	0x5D205050 ;_initBlock_47+68
0x5272	0x61745320 ;_initBlock_47+72
0x5276	0x0A0D7472 ;_initBlock_47+76
0x527A	0x4E4F4400 ;_initBlock_47+80 : ?ICS?lstr36_main at 0x527B
0x527E	0x0D454C47 ;_initBlock_47+84
0x5282	0x000A ;_initBlock_47+88
; end of _initBlock_47
;,0 :: _initBlock_48 [10]
; Containing: ?lstr_154_main [7]
;             ?lstr_10_main [3]
0x5284	0x54534554 ;_initBlock_48+0 : ?lstr_154_main at 0x5284
0x5288	0x4B000A0D ;_initBlock_48+4 : ?lstr_10_main at 0x528B
0x528C	0x004F ;_initBlock_48+8
; end of _initBlock_48
;,0 :: _initBlock_49 [6]
; Containing: ?lstr_6_main [3]
;             ?lstr_1_main [3]
0x528E	0x44004F44 ;_initBlock_49+0 : ?lstr_6_main at 0x528E : ?lstr_1_main at 0x5291
0x5292	0x004F ;_initBlock_49+4
; end of _initBlock_49
;,0 :: _initBlock_50 [6]
; Containing: ?lstr_5_main [3]
;             ?lstr_3_main [3]
0x5294	0x4B004F4B ;_initBlock_50+0 : ?lstr_5_main at 0x5294 : ?lstr_3_main at 0x5297
0x5298	0x0053 ;_initBlock_50+4
; end of _initBlock_50
;,0 :: _initBlock_51 [6]
; Containing: ?lstr_4_main [3]
;             ?lstr_8_main [3]
0x529A	0x4B00444B ;_initBlock_51+0 : ?lstr_4_main at 0x529A : ?lstr_8_main at 0x529D
0x529E	0x0053 ;_initBlock_51+4
; end of _initBlock_51
;,0 :: _initBlock_52 [6]
; Containing: ?lstr_7_main [3]
;             ?lstr_2_main [3]
0x52A0	0x4B00484B ;_initBlock_52+0 : ?lstr_7_main at 0x52A0 : ?lstr_2_main at 0x52A3
0x52A4	0x0048 ;_initBlock_52+4
; end of _initBlock_52
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0150      [30]    __Lib_UART_123_45_UARTx_Write
0x0170      [28]    _UART1_Write
0x018C      [66]    __FloatToSignedIntegral
0x01D0     [138]    __Mul_FP
0x025C     [380]    __Lib_PrintOut_scale
0x03D8     [164]    __Div_FP
0x047C      [70]    __FloatToUnsignedIntegral
0x04C4      [18]    _vDebugPrint
0x04D8      [22]    _isdigit
0x04F0     [104]    __Compare_FP
0x0558     [196]    __Lib_PrintOut_fround
0x061C      [74]    _vRf4463WriteTxFIFO
0x0668      [34]    __Lib_SPI_123_SPIx_Read
0x068C      [44]    __UnsignedIntegralToFloat
0x06B8     [258]    __Sub_FP
0x07BC     [254]    __Add_FP
0x08BC      [60]    _vRf4463EnterTxMode
0x08F8      [20]    ___CC2DW
0x090C      [40]    _strchr
0x0934      [50]    __Lib_UART_123_45_UARTx_Write_Text
0x0968      [40]    _ucRf4463TxPacket
0x0990      [28]    _SPI2_Read
0x09AC     [112]    _vRf4463RSSI
0x0A1C     [148]    __Lib_GPIO_32F10x_GPIO_Configure_Pin
0x0AB0      [28]    _strlen
0x0ACC    [4600]    __doprntout
0x1CC4      [58]    _strncmp
0x1D00      [48]    _vRf4463SPIReadBuffer
0x1D30      [16]    _vRF4463SetPinSelect
0x1D40      [16]    _vRF4463SetPinSDN
0x1D50      [28]    _UART1_Write_Text
0x1D6C     [124]    _atoi
0x1DE8      [34]    _memcpy
0x1E0C      [20]    _ucRf4463SPIByte
0x1E20      [66]    _strstr
0x1E64     [168]    _RCC_GetClocksFrequency
0x1F0C     [148]    _vRf4463SetChannels
0x1FA0     [272]    _GPIO_Alternate_Function_Enable
0x20B0      [64]    _vRf4463ReadRxFIFO
0x20F0      [38]    _PrintOut
0x2118     [112]    _vRf4463SetNetwork
0x2188     [292]    _vRF4463TxMessage
0x22AC      [16]    _vRF4463SetNode
0x22BC      [32]    _memset
0x22DC      [24]    _SystemReset
0x22F4      [52]    _memcmp
0x2328      [32]    _vRf4463FIFOReset
0x2348      [32]    _ucRf4463RxPacket
0x2368      [80]    _vRf4463EnterRxMode
0x23B8      [56]    _xRF4463GetLastRSSI
0x23F0    [2672]    _vUARTCommands
0x2E60      [98]    _ucRf4463GetCommand
0x2EC4     [100]    _ucRf4463CheckCTS
0x2F28     [120]    _vRf4463SetConfiguration
0x2FA0     [104]    _ucRf4463SetProperty
0x3008      [34]    _vBufferSetToZero
0x302C      [38]    _vRf4463SPIWriteBuffer
0x3054     [580]    __Lib_UART_123_45_UARTx_Init_Advanced
0x3298     [140]    _GPIO_Clk_Enable
0x3328     [134]    _vRf4463PowerOnReset
0x33B0      [66]    __Lib_SPI_123_SPIx_Init_Advanced
0x33F4      [58]    _ucRf4463SetSyncWords
0x3430     [112]    _ucRf4463SetTxPower
0x34A0      [26]    _Delay_Cyc
0x34BC      [16]    _Get_Fosc_kHz
0x34CC      [32]    _ucRf4463EnterStandbyMode
0x34EC      [40]    _UART1_Init_Advanced
0x3514      [16]    _ucRF4463GetIRQFlag
0x3524     [500]    _GPIO_Config
0x3718      [66]    _ucRf4463DeviceAvailability
0x375C      [16]    _vRF4463ResetIRQFlag
0x376C     [180]    _vRF4463MesageHandler
0x3820      [84]    _SPI2_Init_Advanced
0x3874      [68]    _ucRf4463SetCommand
0x38B8      [36]    _ucRf4463RxInit
0x38DC      [76]    _vUARTRxMessage
0x3928      [44]    _vUARTRxInit
0x3954     [784]    _vRf4463Init
0x3C64      [24]    _GPIO_Digital_Input
0x3C7C     [120]    _NVIC_IntEnable
0x3CF4      [28]    _GPIO_Digital_Output
0x3D10     [108]    __Lib_System_105_107_SystemClockSetDefault
0x3D7C      [58]    ___FillZeros
0x3DB8     [500]    _ucRF4463Setup
0x3FAC      [84]    _Sound_Init
0x4000     [140]    _Sound_Play
0x408C      [44]    _ucRf4463ClearInterrupts
0x40B8      [88]    _vDongleLoop
0x4110      [44]    _vUARTTxInit
0x413C      [20]    _vButtonISR
0x4150      [32]    _Timer6_interrupt
0x4170      [64]    _RFISR
0x41B0     [220]    _vUARTISR
0x428C     [344]    __Lib_System_105_107_InitialSetUpRCCRCC2
0x43E8     [204]    _main
0x44B4       [8]    ___GenExcept
0x44BC      [20]    __Lib_System_105_107_InitialSetUpFosc
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000       [6]    ?lstr12_main
0x20000006       [5]    ?lstr13_main
0x2000000B       [6]    ?lstr14_main
0x20000011      [10]    ?lstr15_main
0x2000001B       [7]    ?lstr16_main
0x20000022       [5]    ?lstr17_main
0x20000027       [5]    ?lstr18_main
0x2000002C       [7]    ?lstr19_main
0x20000033       [8]    ?lstr20_main
0x2000003B      [12]    ?lstr21_main
0x20000047       [7]    ?lstr22_main
0x2000004E       [5]    ?lstr23_main
0x20000053      [11]    ?lstr24_main
0x2000005E       [7]    ?lstr25_main
0x20000065       [9]    ?lstr26_main
0x2000006E      [10]    ?lstr27_main
0x20000078       [8]    ?lstr28_main
0x20000080       [9]    ?lstr29_main
0x20000089       [5]    ?lstr30_main
0x2000008E      [13]    ?lstr31_main
0x2000009B       [9]    ?lstr32_main
0x200000A4       [3]    ?lstr33_main
0x200000A7       [1]    main_ucRxChannel
0x200000A8       [1]    main_ucRF4463IRQ
0x200000A9       [1]    _ucRFTxEventPending
0x200000AA      [64]    _pcRF4463RxBuffer
0x200000EA       [1]    main_ucTxChannel
0x200000EB       [1]    main_usRfNetwork
0x200000EC       [2]    main_intRFLastRSSI
0x200000EE       [2]    _usUARTMessageLength
0x200000F0      [88]    _pcUARTCommand
0x20000148       [1]    _ucSearchedModelId
0x20000149       [1]    _ucUARTDataReady
0x2000014A       [1]    _ucSourceNode
0x2000014B       [1]    _ucTempByteUART
0x2000014C      [20]    _pcModelQRPrefix
0x20000160      [64]    _pcRF4463TxBuffer
0x200001A0       [5]    ?lstr1___Lib_PrintOut
0x200001A5    [2048]    _pcRxUARTBuffer
0x200009A5      [15]    main_pcSentQR
0x200009B4      [15]    _pcTempQR
0x200009C4       [4]    ___System_CLOCK_IN_KHZ
0x200009C8       [4]    __Lib_Sound_soundPortAddr
0x200009CC       [4]    __Lib_Sound_pinMask1
0x200009D0       [4]    __Lib_Sound_pinMask0
0x200009D4       [4]    _SPI_Rd_Ptr
0x200009D8       [4]    _SPI_Wr_Ptr
0x200009DC       [4]    _UART_Wr_Ptr
0x200009E0       [4]    _UART_Rd_Ptr
0x200009E4       [4]    _UART_Rdy_Ptr
0x200009E8       [4]    _UART_Tx_Idle_Ptr
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x3324       [4]    __Lib_System_105_107_ADCPrescTable
0x43E4       [3]    ?lstr_9_main
0x44D0     [969]    _RF4463_CONFIGURATION_DATA
0x4899       [6]    ?ICS?lstr12_main
0x489F       [5]    ?ICS?lstr13_main
0x48A4       [6]    ?ICS?lstr14_main
0x48AA      [10]    ?ICS?lstr15_main
0x48B4       [7]    ?ICS?lstr16_main
0x48BB       [5]    ?ICS?lstr17_main
0x48C0       [5]    ?ICS?lstr18_main
0x48C5       [7]    ?ICS?lstr19_main
0x48CC       [8]    ?ICS?lstr20_main
0x48D4      [12]    ?ICS?lstr21_main
0x48E0       [7]    ?ICS?lstr22_main
0x48E7       [5]    ?ICS?lstr23_main
0x48EC      [11]    ?ICS?lstr24_main
0x48F7       [7]    ?ICS?lstr25_main
0x48FE       [9]    ?ICS?lstr26_main
0x4907      [10]    ?ICS?lstr27_main
0x4911       [8]    ?ICS?lstr28_main
0x4919       [9]    ?ICS?lstr29_main
0x4922       [5]    ?ICS?lstr30_main
0x4927      [13]    ?ICS?lstr31_main
0x4934       [9]    ?ICS?lstr32_main
0x493D       [3]    ?ICS?lstr33_main
0x4940       [1]    ?ICSmain_ucRxChannel
0x4941       [1]    ?ICSmain_ucRF4463IRQ
0x4942       [1]    ?ICS_ucRFTxEventPending
0x4943      [64]    ?ICS_pcRF4463RxBuffer
0x4983       [1]    ?ICSmain_ucTxChannel
0x4984       [1]    ?ICSmain_usRfNetwork
0x4985       [2]    ?ICSmain_intRFLastRSSI
0x4987       [2]    ?ICS_usUARTMessageLength
0x4989      [88]    ?ICS_pcUARTCommand
0x49E1       [1]    ?ICS_ucSearchedModelId
0x49E2       [1]    ?ICS_ucUARTDataReady
0x49E3       [1]    ?ICS_ucSourceNode
0x49E4       [1]    ?ICS_ucTempByteUART
0x49E5      [20]    ?ICS_pcModelQRPrefix
0x49F9      [64]    ?ICS_pcRF4463TxBuffer
0x4A39       [5]    ?ICS?lstr1___Lib_PrintOut
0x4A40     [108]    __GPIO_MODULE_USART1_PA9_10
0x4AAC     [108]    __GPIO_MODULE_SPI2_PB13_14_15
0x4B18      [52]    __Lib_PrintOut__npowers_
0x4B4C      [52]    __Lib_PrintOut__powers_
0x4B80      [48]    __Lib_PrintOut_octpowers
0x4BB0      [45]    ?lstr_124_main
0x4BE0      [40]    __Lib_PrintOut_dpowers
0x4C08      [37]    ?lstr_135_main
0x4C2D      [36]    ?lstr_134_main
0x4C51      [36]    ?lstr_78_main
0x4C75      [35]    ?lstr_66_main
0x4C98      [35]    ?lstr_76_main
0x4CBB      [34]    ?lstr_55_main
0x4CDD      [34]    ?lstr_59_main
0x4CFF      [34]    ?lstr_57_main
0x4D21      [33]    ?lstr_77_main
0x4D42      [33]    ?lstr_136_main
0x4D63      [32]    ?lstr_69_main
0x4D83      [32]    ?lstr_61_main
0x4DA4      [32]    __Lib_PrintOut_hexpowers
0x4DC4      [31]    ?lstr_126_main
0x4DE3      [29]    ?lstr_122_main
0x4E00      [29]    ?lstr_123_main
0x4E1D      [29]    ?lstr_121_main
0x4E3A      [29]    ?lstr_63_main
0x4E57      [29]    ?lstr_130_main
0x4E74      [29]    ?lstr_127_main
0x4E91      [29]    ?lstr_38_main
0x4EAE      [29]    ?lstr_125_main
0x4ECB      [28]    ?lstr_72_main
0x4EE7      [28]    ?lstr_73_main
0x4F03      [28]    ?lstr_128_main
0x4F1F      [28]    ?lstr_129_main
0x4F3B      [27]    ?lstr_53_main
0x4F56      [27]    ?lstr_51_main
0x4F71      [27]    ?lstr_45_main
0x4F8C      [26]    ?lstr_62_main
0x4FA6      [26]    ?lstr_75_main
0x4FC0      [25]    ?lstr_131_main
0x4FD9      [25]    ?lstr_74_main
0x4FF2      [25]    ?lstr_48_main
0x500B      [24]    ?lstr_60_main
0x5023      [24]    ?lstr_71_main
0x503B      [24]    ?lstr_49_main
0x5053      [24]    ?lstr_37_main
0x506B      [24]    ?lstr_52_main
0x5083      [24]    ?lstr_132_main
0x509B      [24]    ?lstr_54_main
0x50B3      [23]    ?ICS?lstr67_main
0x50CA      [23]    ?ICS?lstr70_main
0x50E1      [23]    ?lstr_34_main
0x50F8      [23]    ?lstr_44_main
0x510F      [23]    ?lstr_58_main
0x5126      [23]    ?lstr_56_main
0x513D      [23]    ?lstr_68_main
0x5154      [23]    ?lstr_35_main
0x516B      [22]    ?lstr_133_main
0x5181      [21]    ?lstr_39_main
0x5196      [20]    ?lstr_47_main
0x51AA      [20]    ?lstr_50_main
0x51BE      [19]    ?lstr_79_main
0x51D1      [18]    ?lstr_43_main
0x51E3      [18]    ?lstr_40_main
0x51F5      [18]    ?lstr_64_main
0x5207      [18]    ?lstr_46_main
0x5219      [17]    __Lib_PrintOut_hexb
0x522A      [17]    __Lib_PrintOut_hexs
0x523B      [16]    __Lib_System_105_107_APBAHBPrescTable
0x524B      [16]    ?lstr_41_main
0x525B      [16]    ?lstr_42_main
0x526B      [16]    ?lstr_11_main
0x527B       [9]    ?ICS?lstr36_main
0x5284       [7]    ?lstr_154_main
0x528B       [3]    ?lstr_10_main
0x528E       [3]    ?lstr_6_main
0x5291       [3]    ?lstr_1_main
0x5294       [3]    ?lstr_5_main
0x5297       [3]    ?lstr_3_main
0x529A       [3]    ?lstr_4_main
0x529D       [3]    ?lstr_8_main
0x52A0       [3]    ?lstr_7_main
0x52A3       [3]    ?lstr_2_main
