{"name":"Davidson-Paige-Assignment0","timePeriod":500,"clockEnabled":true,"projectId":"Tth3Kl6AdmrQbNLjNBLO","focussedCircuit":63890060107,"orderedTabs":["63890060107"],"scopes":[{"layout":{"width":100,"height":40,"title_x":50,"title_y":13,"titleEnabled":true},"verilogMetadata":{"isVerilogCircuit":false,"isMainCircuit":false,"code":"// Write Some Verilog Code Here!","subCircuitScopeIds":[]},"allNodes":[{"x":10,"y":0,"type":1,"bitWidth":1,"label":"","connections":[1]},{"x":10,"y":0,"type":0,"bitWidth":1,"label":"","connections":[0]}],"id":63890060107,"name":"Main","Input":[{"x":-240,"y":-150,"objectType":"Input","label":"","direction":"RIGHT","labelDirection":"LEFT","propagationDelay":0,"customData":{"nodes":{"output1":0},"values":{"state":1},"constructorParamaters":["RIGHT",1,{"x":0,"y":20,"id":"NRKFgIc7zcnMxsaap4B1"}]}}],"Output":[{"x":-160,"y":-150,"objectType":"Output","label":"","direction":"LEFT","labelDirection":"RIGHT","propagationDelay":0,"customData":{"nodes":{"inp1":1},"constructorParamaters":["LEFT",1,{"x":100,"y":20,"id":"tu7EwvZz4j4EJ2N3Fo5A"}]}}],"restrictedCircuitElementsUsed":[],"nodes":[]}]}