// Seed: 2850715774
module module_0;
  wire id_1;
  assign module_2.id_3 = 0;
endmodule
module module_1;
  logic id_1;
  module_0 modCall_1 ();
endmodule
module module_0 #(
    parameter id_2 = 32'd1,
    parameter id_3 = 32'd97
) (
    id_1,
    _id_2,
    module_2,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  module_0 modCall_1 ();
  input wire id_5;
  inout wire id_4;
  inout wire _id_3;
  inout wire _id_2;
  inout wire id_1;
  logic [-1 : -1 'b0] id_8[1  ==  id_2  +  -1 : id_3];
  ;
endmodule
