$date
	Fri Apr 28 00:07:40 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module lab2_tb $end
$var wire 32 ! y_oc [31:0] $end
$var wire 32 " y_mc [31:0] $end
$var wire 1 # rdy_mc $end
$var reg 1 $ clk $end
$var reg 1 % rst $end
$var reg 1 & start $end
$var reg 32 ' x [31:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b100100 '
0&
1%
0$
x#
bx "
bx !
$end
#5000
b0 !
1#
b0 "
1$
#10000
b10000001 '
0$
#15000
1$
#20000
b1001 '
0$
1&
0%
#25000
b1100101010 !
0#
b1 "
1$
#30000
b1100011 '
0$
0&
#35000
b1001 "
b11101111010010000100 !
1$
#40000
b1101 '
0$
#45000
b100100111110 !
b1010001 "
1$
#50000
b10001101 '
0$
#55000
1#
b1100101010 "
b1010110001001110111110 !
1$
#60000
b1100101 '
0$
#65000
b11111110000001110110 !
1$
#70000
b10010 '
0$
#75000
b1100000001100 !
1$
#80000
b1 '
0$
#85000
b10 !
1$
#90000
b1101 '
0$
#95000
b100100111110 !
1$
#100000
b1110110 '
0$
#105000
b110010100100001111100 !
1$
#110000
b111101 '
0$
#115000
b111000010100101110 !
1$
#120000
b11101101 '
0$
#125000
b110010111111101110011110 !
1$
#130000
b10001100 '
0$
1&
#135000
0#
b1 "
b1010100010101101010000 !
1$
#140000
b11111001 '
0$
0&
#145000
b111011001000001111011010 !
b10001100 "
1$
#150000
b11000110 '
0$
#155000
b100110010010000 "
b11101110000101011111100 !
1$
#160000
b11000101 '
0$
#165000
b11101010100000001010110 !
1#
b1010100010101101010000 "
1$
#170000
b10101010 '
0$
#175000
b10010110110100001001100 !
1$
#180000
b11100101 '
0$
#185000
b101110000000101011110110 !
1$
#190000
b1110111 '
0$
#195000
b110011110110111111000 !
1$
#200000
b10010 '
0$
#205000
b1100000001100 !
1$
#210000
b10001111 '
0$
#215000
b1011001110111010010000 !
1$
#220000
b11110010 '
0$
#225000
b110110010010011000001100 !
1$
#230000
b11001110 '
0$
#235000
b100001100000100101111100 !
1$
#240000
0$
