; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1
@.str.2 = private unnamed_addr constant [17 x i8] c"__CUDA_PREC_SQRT\00", align 1

define void @triton_poi_fused__native_batch_norm_legit_no_training_cat_relu_10(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, ptr addrspace(1) %6, ptr addrspace(1) %7, ptr addrspace(1) %8, i32 %9) local_unnamed_addr !dbg !7 {
  %11 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #3, !dbg !10
  %12 = shl i32 %11, 7, !dbg !11
  %13 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %14 = and i32 %13, 127, !dbg !12
  %15 = or disjoint i32 %12, %14, !dbg !13
  %.frozen1 = freeze i32 %15, !dbg !14
  %16 = sdiv i32 %.frozen1, 64, !dbg !14
  %17 = srem i32 %16, 64, !dbg !15
  %.frozen = freeze i32 %15, !dbg !16
  %18 = sdiv i32 %.frozen, 8, !dbg !16
  %19 = mul i32 %18, 8, !dbg !17
  %.decomposed = sub i32 %.frozen, %19, !dbg !17
  %20 = srem i32 %18, 8, !dbg !18
  %21 = sdiv i32 %15, 4096, !dbg !19
  %22 = mul i32 %16, 64, !dbg !20
  %.decomposed2 = sub i32 %.frozen1, %22, !dbg !20
  %23 = sext i32 %17 to i64, !dbg !21
  %24 = getelementptr float, ptr addrspace(1) %3, i64 %23, !dbg !21
  %25 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %24, i1 true) #3, !dbg !22
  %26 = getelementptr float, ptr addrspace(1) %4, i64 %23, !dbg !23
  %27 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %26, i1 true) #3, !dbg !24
  %28 = bitcast i32 %27 to float, !dbg !24
  %29 = getelementptr float, ptr addrspace(1) %5, i64 %23, !dbg !25
  %30 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %29, i1 true) #3, !dbg !26
  %31 = getelementptr float, ptr addrspace(1) %6, i64 %23, !dbg !27
  %32 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %31, i1 true) #3, !dbg !28
  %33 = icmp slt i32 %17, 60, !dbg !29
  %34 = shl nsw i32 %.decomposed, 1, !dbg !30
  %35 = shl nsw i32 %20, 5, !dbg !31
  %36 = shl nsw i32 %17, 8, !dbg !32
  %37 = mul i32 %21, 15360, !dbg !33
  %38 = add i32 %35, %37, !dbg !34
  %39 = add i32 %38, %34, !dbg !35
  %40 = add i32 %39, %36, !dbg !36
  %41 = sext i32 %40 to i64, !dbg !37
  %42 = getelementptr float, ptr addrspace(1) %0, i64 %41, !dbg !37
  %43 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %42, i1 %33, i32 0, i1 %33) #3, !dbg !38
  %44 = or disjoint i32 %38, 1, !dbg !39
  %45 = add i32 %44, %34, !dbg !40
  %46 = add i32 %45, %36, !dbg !41
  %47 = sext i32 %46 to i64, !dbg !42
  %48 = getelementptr float, ptr addrspace(1) %0, i64 %47, !dbg !42
  %49 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %48, i1 %33, i32 0, i1 %33) #3, !dbg !43
  %50 = or disjoint i32 %38, 16, !dbg !44
  %51 = add i32 %50, %34, !dbg !45
  %52 = add i32 %51, %36, !dbg !46
  %53 = sext i32 %52 to i64, !dbg !47
  %54 = getelementptr float, ptr addrspace(1) %0, i64 %53, !dbg !47
  %55 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %54, i1 %33, i32 0, i1 %33) #3, !dbg !48
  %56 = or disjoint i32 %38, 17, !dbg !49
  %57 = add i32 %56, %34, !dbg !50
  %58 = add i32 %57, %36, !dbg !51
  %59 = sext i32 %58 to i64, !dbg !52
  %60 = getelementptr float, ptr addrspace(1) %0, i64 %59, !dbg !52
  %61 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %60, i1 %33, i32 0, i1 %33) #3, !dbg !53
  %62 = icmp sgt i32 %17, 59, !dbg !54
  %63 = add nsw i32 %17, -60, !dbg !55
  %64 = shl nsw i32 %63, 6, !dbg !56
  %65 = shl nsw i32 %21, 8, !dbg !57
  %66 = add nsw i32 %65, %.decomposed2, !dbg !58
  %67 = add nsw i32 %66, %64, !dbg !59
  %68 = sext i32 %67 to i64, !dbg !60
  %69 = getelementptr float, ptr addrspace(1) %1, i64 %68, !dbg !60
  %70 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %69, i1 %62, i32 0, i1 %62) #3, !dbg !61
  %71 = sext i32 %63 to i64, !dbg !62
  %72 = getelementptr float, ptr addrspace(1) %2, i64 %71, !dbg !62
  %73 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %72, i1 %62, i32 0, i1 %62) #3, !dbg !63
  %74 = fadd float %28, 0x3EE4F8B580000000, !dbg !64
  %75 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !65
  %.not.i = icmp eq i32 %75, 0, !dbg !65
  %76 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !65
  %.not1.i = icmp eq i32 %76, 0, !dbg !65
  br i1 %.not.i, label %82, label %77, !dbg !65

77:                                               ; preds = %10
  br i1 %.not1.i, label %80, label %78, !dbg !65

78:                                               ; preds = %77
  %79 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %74) #3, !dbg !65
  br label %__nv_sqrtf.exit, !dbg !65

80:                                               ; preds = %77
  %81 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %74) #3, !dbg !65
  br label %__nv_sqrtf.exit, !dbg !65

82:                                               ; preds = %10
  br i1 %.not1.i, label %85, label %83, !dbg !65

83:                                               ; preds = %82
  %84 = tail call float @llvm.nvvm.sqrt.rn.f(float %74) #3, !dbg !65
  br label %__nv_sqrtf.exit, !dbg !65

85:                                               ; preds = %82
  %86 = tail call float @llvm.nvvm.sqrt.approx.f(float %74) #3, !dbg !65
  br label %__nv_sqrtf.exit, !dbg !65

__nv_sqrtf.exit:                                  ; preds = %78, %80, %83, %85
  %.0.i = phi float [ %79, %78 ], [ %81, %80 ], [ %84, %83 ], [ %86, %85 ], !dbg !65
  %87 = bitcast i32 %49 to float, !dbg !43
  %88 = bitcast i32 %43 to float, !dbg !38
  %89 = fcmp ogt float %87, %88, !dbg !66
  %90 = fcmp uno float %87, 0.000000e+00, !dbg !70
  %91 = or i1 %89, %90, !dbg !71
  %92 = select i1 %91, float %87, float %88, !dbg !72
  %93 = bitcast i32 %55 to float, !dbg !48
  %94 = fcmp olt float %92, %93, !dbg !73
  %95 = fcmp uno float %93, 0.000000e+00, !dbg !75
  %96 = or i1 %95, %94, !dbg !76
  %97 = select i1 %96, float %93, float %92, !dbg !77
  %98 = bitcast i32 %61 to float, !dbg !53
  %99 = fcmp olt float %97, %98, !dbg !78
  %100 = fcmp uno float %98, 0.000000e+00, !dbg !80
  %101 = or i1 %100, %99, !dbg !81
  %102 = select i1 %101, float %98, float %97, !dbg !82
  %103 = bitcast i32 %70 to float, !dbg !61
  %104 = bitcast i32 %73 to float, !dbg !63
  %105 = fadd float %103, %104, !dbg !83
  %106 = select i1 %33, float %102, float %105, !dbg !84
  %107 = bitcast i32 %25 to float, !dbg !22
  %108 = fsub float %106, %107, !dbg !85
  %109 = bitcast i32 %32 to float, !dbg !28
  %110 = bitcast i32 %30 to float, !dbg !26
  %111 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i) #3, !dbg !86
  %112 = fmul float %108, %111, !dbg !87
  %113 = fmul float %112, %110, !dbg !88
  %114 = fadd float %113, %109, !dbg !89
  %115 = fcmp olt float %114, 0.000000e+00, !dbg !90
  %116 = select i1 %115, float 0.000000e+00, float %114, !dbg !92
  %117 = sext i32 %15 to i64, !dbg !93
  %118 = getelementptr float, ptr addrspace(1) %7, i64 %117, !dbg !93
  %119 = bitcast float %106 to i32, !dbg !94
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %119, ptr addrspace(1) %118, i1 true) #3, !dbg !94
  %120 = getelementptr float, ptr addrspace(1) %8, i64 %117, !dbg !95
  %121 = bitcast float %116 to i32, !dbg !96
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %121, ptr addrspace(1) %120, i1 true) #3, !dbg !96
  ret void, !dbg !97
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #1

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.f(float) #2

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #2 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cus45atldt72lnzsydydmrlrirehku3q4fcdzyecsqmx7ztewrfc.py", directory: "inductor_cache/us")
!4 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_cat_relu_10, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_cat_relu_10, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused__native_batch_norm_legit_no_training_cat_relu_10", linkageName: "triton_poi_fused__native_batch_norm_legit_no_training_cat_relu_10", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 24, column: 21, scope: !7)
!15 = !DILocation(line: 24, column: 27, scope: !7)
!16 = !DILocation(line: 26, column: 21, scope: !7)
!17 = !DILocation(line: 25, column: 19, scope: !7)
!18 = !DILocation(line: 26, column: 26, scope: !7)
!19 = !DILocation(line: 27, column: 19, scope: !7)
!20 = !DILocation(line: 28, column: 19, scope: !7)
!21 = !DILocation(line: 30, column: 31, scope: !7)
!22 = !DILocation(line: 30, column: 36, scope: !7)
!23 = !DILocation(line: 31, column: 31, scope: !7)
!24 = !DILocation(line: 31, column: 36, scope: !7)
!25 = !DILocation(line: 32, column: 31, scope: !7)
!26 = !DILocation(line: 32, column: 36, scope: !7)
!27 = !DILocation(line: 33, column: 31, scope: !7)
!28 = !DILocation(line: 33, column: 36, scope: !7)
!29 = !DILocation(line: 38, column: 18, scope: !7)
!30 = !DILocation(line: 39, column: 32, scope: !7)
!31 = !DILocation(line: 39, column: 40, scope: !7)
!32 = !DILocation(line: 39, column: 50, scope: !7)
!33 = !DILocation(line: 39, column: 62, scope: !7)
!34 = !DILocation(line: 39, column: 37, scope: !7)
!35 = !DILocation(line: 39, column: 45, scope: !7)
!36 = !DILocation(line: 39, column: 56, scope: !7)
!37 = !DILocation(line: 39, column: 30, scope: !7)
!38 = !DILocation(line: 39, column: 67, scope: !7)
!39 = !DILocation(line: 40, column: 41, scope: !7)
!40 = !DILocation(line: 40, column: 49, scope: !7)
!41 = !DILocation(line: 40, column: 60, scope: !7)
!42 = !DILocation(line: 40, column: 30, scope: !7)
!43 = !DILocation(line: 40, column: 71, scope: !7)
!44 = !DILocation(line: 42, column: 42, scope: !7)
!45 = !DILocation(line: 42, column: 50, scope: !7)
!46 = !DILocation(line: 42, column: 61, scope: !7)
!47 = !DILocation(line: 42, column: 30, scope: !7)
!48 = !DILocation(line: 42, column: 72, scope: !7)
!49 = !DILocation(line: 44, column: 43, scope: !7)
!50 = !DILocation(line: 44, column: 51, scope: !7)
!51 = !DILocation(line: 44, column: 62, scope: !7)
!52 = !DILocation(line: 44, column: 31, scope: !7)
!53 = !DILocation(line: 44, column: 73, scope: !7)
!54 = !DILocation(line: 48, column: 20, scope: !7)
!55 = !DILocation(line: 51, column: 48, scope: !7)
!56 = !DILocation(line: 51, column: 40, scope: !7)
!57 = !DILocation(line: 51, column: 58, scope: !7)
!58 = !DILocation(line: 51, column: 36, scope: !7)
!59 = !DILocation(line: 51, column: 54, scope: !7)
!60 = !DILocation(line: 51, column: 31, scope: !7)
!61 = !DILocation(line: 51, column: 63, scope: !7)
!62 = !DILocation(line: 52, column: 31, scope: !7)
!63 = !DILocation(line: 52, column: 44, scope: !7)
!64 = !DILocation(line: 59, column: 20, scope: !7)
!65 = !DILocation(line: 60, column: 27, scope: !7)
!66 = !DILocation(line: 118, column: 15, scope: !67, inlinedAt: !69)
!67 = distinct !DILexicalBlockFile(scope: !7, file: !68, discriminator: 0)
!68 = !DIFile(filename: "triton_helpers.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime")
!69 = !DILocation(line: 41, column: 40, scope: !7)
!70 = !DILocation(line: 120, column: 21, scope: !67, inlinedAt: !69)
!71 = !DILocation(line: 120, column: 16, scope: !67, inlinedAt: !69)
!72 = !DILocation(line: 121, column: 29, scope: !67, inlinedAt: !69)
!73 = !DILocation(line: 118, column: 15, scope: !67, inlinedAt: !74)
!74 = !DILocation(line: 43, column: 40, scope: !7)
!75 = !DILocation(line: 120, column: 21, scope: !67, inlinedAt: !74)
!76 = !DILocation(line: 120, column: 16, scope: !67, inlinedAt: !74)
!77 = !DILocation(line: 121, column: 29, scope: !67, inlinedAt: !74)
!78 = !DILocation(line: 118, column: 15, scope: !67, inlinedAt: !79)
!79 = !DILocation(line: 45, column: 42, scope: !7)
!80 = !DILocation(line: 120, column: 21, scope: !67, inlinedAt: !79)
!81 = !DILocation(line: 120, column: 16, scope: !67, inlinedAt: !79)
!82 = !DILocation(line: 121, column: 29, scope: !67, inlinedAt: !79)
!83 = !DILocation(line: 53, column: 20, scope: !7)
!84 = !DILocation(line: 0, scope: !7)
!85 = !DILocation(line: 57, column: 20, scope: !7)
!86 = !DILocation(line: 62, column: 20, scope: !7)
!87 = !DILocation(line: 65, column: 20, scope: !7)
!88 = !DILocation(line: 66, column: 20, scope: !7)
!89 = !DILocation(line: 67, column: 20, scope: !7)
!90 = !DILocation(line: 118, column: 15, scope: !67, inlinedAt: !91)
!91 = !DILocation(line: 69, column: 42, scope: !7)
!92 = !DILocation(line: 121, column: 29, scope: !67, inlinedAt: !91)
!93 = !DILocation(line: 70, column: 25, scope: !7)
!94 = !DILocation(line: 70, column: 37, scope: !7)
!95 = !DILocation(line: 71, column: 25, scope: !7)
!96 = !DILocation(line: 71, column: 37, scope: !7)
!97 = !DILocation(line: 71, column: 4, scope: !7)
