$version Generated by VerilatedVcd $end
$date Sun Jun 24 19:10:52 2018
 $end
$timescale 1ns $end

 $scope module TOP $end
  $var wire  1 # clock $end
  $var wire 32 % io_A [31:0] $end
  $var wire 32 & io_B [31:0] $end
  $var wire  4 ' io_Op [3:0] $end
  $var wire 32 ( io_Out [31:0] $end
  $var wire 32 ) io_Sum [31:0] $end
  $var wire  1 $ reset $end
  $scope module v $end
   $var wire  1 # clock $end
   $var wire 32 % io_A [31:0] $end
   $var wire 32 & io_B [31:0] $end
   $var wire  4 ' io_Op [3:0] $end
   $var wire 32 ( io_Out [31:0] $end
   $var wire 32 ) io_Sum [31:0] $end
   $var wire  1 $ reset $end
   $var wire  5 * shamt [4:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
1$
b00000000000000000000000000000000 %
b00000000000000000000000000000000 &
b0000 '
b00000000000000000000000000000000 (
b00000000000000000000000000000000 )
b00000 *
#1
1#
#2
0#
#3
1#
#4
0#
#5
1#
#6
0#
#7
1#
#8
0#
#9
1#
#10
0#
0$
b00000000000000000000000000000001 %
b00000000000000000000000000000001 &
b00000000000000000000000000000010 (
b00000000000000000000000000000010 )
b00001 *
#11
1#
#12
0#
b0001 '
b00000000000000000000000000000000 (
b00000000000000000000000000000000 )
#13
1#
#14
0#
b0010 '
b00000000000000000000000000000001 (
b00000000000000000000000000000010 )
#15
1#
#16
0#
b0011 '
b00000000000000000000000000000000 )
#17
1#
#18
0#
b0100 '
b00000000000000000000000000000000 (
b00000000000000000000000000000010 )
#19
1#
#20
0#
b0101 '
b00000000000000000000000000000000 )
#21
1#
#22
0#
b0110 '
b00000000000000000000000000000010 (
b00000000000000000000000000000010 )
#23
1#
#24
0#
b0111 '
b00000000000000000000000000000000 (
b00000000000000000000000000000000 )
#25
1#
#26
0#
b1000 '
b00000000000000000000000000000010 )
#27
1#
#28
0#
b1001 '
b00000000000000000000000000000000 )
#29
1#
#30
0#
b1010 '
b00000000000000000000000000000001 (
b00000000000000000000000000000010 )
#31
1#
