/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [11:0] _03_;
  reg [2:0] _04_;
  reg [11:0] _05_;
  wire [3:0] _06_;
  wire [8:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [5:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [18:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [7:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [7:0] celloutsig_0_30z;
  wire [6:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [5:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [2:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [22:0] celloutsig_0_39z;
  wire [5:0] celloutsig_0_3z;
  wire [4:0] celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire [4:0] celloutsig_0_44z;
  wire celloutsig_0_49z;
  wire [33:0] celloutsig_0_56z;
  wire celloutsig_0_57z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [6:0] celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [5:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_9z = celloutsig_1_4z ? celloutsig_1_8z : celloutsig_1_2z;
  assign celloutsig_1_1z = ~(in_data[178] & celloutsig_1_0z);
  assign celloutsig_1_6z = ~(celloutsig_1_0z & celloutsig_1_1z);
  assign celloutsig_0_24z = ~(celloutsig_0_7z & celloutsig_0_1z);
  assign celloutsig_1_15z = ~celloutsig_1_8z;
  assign celloutsig_0_29z = ~celloutsig_0_0z[4];
  assign celloutsig_0_57z = ~((celloutsig_0_25z | celloutsig_0_29z) & celloutsig_0_21z[12]);
  assign celloutsig_0_7z = ~((celloutsig_0_6z | in_data[19]) & _00_);
  assign celloutsig_0_18z = ~((celloutsig_0_1z | _01_) & in_data[54]);
  assign celloutsig_0_34z = ~((celloutsig_0_29z | celloutsig_0_26z) & (celloutsig_0_6z | celloutsig_0_9z[4]));
  assign celloutsig_0_37z = ~((_02_ | celloutsig_0_8z[4]) & (celloutsig_0_18z | celloutsig_0_1z));
  assign celloutsig_1_8z = ~((celloutsig_1_6z | celloutsig_1_1z) & (celloutsig_1_3z | celloutsig_1_6z));
  assign celloutsig_0_10z = ~((celloutsig_0_8z[6] | celloutsig_0_8z[3]) & (in_data[93] | _00_));
  assign celloutsig_0_20z = ~((_00_ | celloutsig_0_7z) & (celloutsig_0_2z | celloutsig_0_16z));
  assign celloutsig_0_41z = celloutsig_0_26z ^ celloutsig_0_18z;
  assign celloutsig_0_49z = celloutsig_0_33z[0] ^ celloutsig_0_39z[17];
  assign celloutsig_1_13z = in_data[179] ^ celloutsig_1_3z;
  assign celloutsig_0_5z = { in_data[92:91], celloutsig_0_2z } + celloutsig_0_3z[3:1];
  assign celloutsig_0_56z = { celloutsig_0_6z, celloutsig_0_36z, celloutsig_0_33z, celloutsig_0_49z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_42z, celloutsig_0_2z, celloutsig_0_24z, celloutsig_0_6z, celloutsig_0_37z, celloutsig_0_28z, celloutsig_0_44z, celloutsig_0_6z, celloutsig_0_27z } + { celloutsig_0_3z[2], celloutsig_0_28z, celloutsig_0_16z, celloutsig_0_39z, celloutsig_0_12z, celloutsig_0_19z, celloutsig_0_49z };
  assign celloutsig_0_11z = { celloutsig_0_3z[5:4], celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_1z } + { celloutsig_0_8z[1:0], celloutsig_0_5z };
  reg [6:0] _27_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _27_ <= 7'h00;
    else _27_ <= { celloutsig_0_0z[5:1], celloutsig_0_1z, celloutsig_0_2z };
  assign { _03_[6:5], _02_, _03_[3:2], _00_, _03_[0] } = _27_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _04_ <= 3'h0;
    else _04_ <= { celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_6z };
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _05_ <= 12'h000;
    else _05_ <= { celloutsig_0_0z[3], celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_11z };
  reg [3:0] _30_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _30_ <= 4'h0;
    else _30_ <= { celloutsig_0_11z[2:1], celloutsig_0_10z, celloutsig_0_10z };
  assign { _06_[3], _01_, _06_[1:0] } = _30_;
  assign celloutsig_0_3z = celloutsig_0_0z[8:3] / { 1'h1, celloutsig_0_0z[7:4], celloutsig_0_1z };
  assign celloutsig_0_42z = { celloutsig_0_40z[4], celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_10z } <= { in_data[94:91], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_41z, celloutsig_0_35z };
  assign celloutsig_1_2z = { in_data[188:182], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z } <= { in_data[162:146], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_18z = { celloutsig_1_17z[5:3], celloutsig_1_9z, celloutsig_1_0z } <= { _04_, celloutsig_1_15z, celloutsig_1_13z };
  assign celloutsig_1_19z = { celloutsig_1_8z, celloutsig_1_17z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_13z, celloutsig_1_9z, _04_ } <= in_data[172:157];
  assign celloutsig_0_1z = in_data[59:57] <= celloutsig_0_0z[6:4];
  assign celloutsig_0_12z = { celloutsig_0_3z[3:0], celloutsig_0_8z } <= { in_data[11:5], celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_0_2z = { in_data[16:11], celloutsig_0_1z, celloutsig_0_1z } <= { celloutsig_0_0z[6:0], celloutsig_0_1z };
  assign celloutsig_0_22z = { celloutsig_0_8z[2:1], celloutsig_0_6z, celloutsig_0_17z, celloutsig_0_19z, celloutsig_0_5z, celloutsig_0_16z } <= { in_data[87:75], celloutsig_0_1z };
  assign celloutsig_0_26z = { celloutsig_0_5z, celloutsig_0_10z } <= { celloutsig_0_5z, celloutsig_0_16z };
  assign celloutsig_0_32z = ! in_data[92:64];
  assign celloutsig_1_0z = ! in_data[191:184];
  assign celloutsig_1_3z = celloutsig_1_1z & ~(celloutsig_1_2z);
  assign celloutsig_1_5z = celloutsig_1_4z & ~(celloutsig_1_0z);
  assign celloutsig_0_0z = in_data[40:32] * in_data[57:49];
  assign celloutsig_0_40z = { celloutsig_0_3z[5:4], celloutsig_0_5z } * celloutsig_0_0z[8:4];
  assign celloutsig_1_11z = { _04_, celloutsig_1_0z, celloutsig_1_1z } * { celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_8z };
  assign celloutsig_0_21z = { _06_[3], _01_, _06_[1], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_18z, celloutsig_0_8z } * { celloutsig_0_19z[5:2], celloutsig_0_7z, celloutsig_0_17z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_3z };
  assign celloutsig_0_30z = celloutsig_0_0z[4] ? { celloutsig_0_19z[5:1], celloutsig_0_18z, celloutsig_0_10z, celloutsig_0_17z } : { celloutsig_0_7z, celloutsig_0_8z };
  assign celloutsig_0_31z = celloutsig_0_8z[6] ? { celloutsig_0_23z[6], celloutsig_0_19z } : celloutsig_0_23z[7:1];
  assign celloutsig_0_9z = _03_[3] ? { celloutsig_0_8z[0], celloutsig_0_2z, celloutsig_0_5z } : celloutsig_0_8z[5:1];
  assign celloutsig_0_23z = celloutsig_0_21z[10] ? { _02_, _03_[3:2], celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_20z, celloutsig_0_6z } : { celloutsig_0_21z[5:1], celloutsig_0_5z };
  assign celloutsig_0_35z = { celloutsig_0_23z[7:1], celloutsig_0_34z, celloutsig_0_20z } != { celloutsig_0_20z, celloutsig_0_27z, celloutsig_0_28z, celloutsig_0_18z, celloutsig_0_27z, celloutsig_0_10z, celloutsig_0_5z };
  assign celloutsig_0_16z = { _02_, _03_[3:2], _00_, celloutsig_0_10z, _03_[6:5], _02_, _03_[3:2], _00_, _03_[0], celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_13z, _06_[3], _01_, _06_[1:0], celloutsig_0_13z } != { in_data[49:40], celloutsig_0_12z, _06_[3], _01_, _06_[1:0], celloutsig_0_9z };
  assign celloutsig_0_25z = { celloutsig_0_9z, celloutsig_0_5z } != { celloutsig_0_9z[2:1], _06_[3], _01_, _06_[1:0], celloutsig_0_13z, celloutsig_0_1z };
  assign celloutsig_0_28z = { celloutsig_0_21z[18:13], _06_[3], _01_, _06_[1:0] } != { _05_[7:0], celloutsig_0_7z, celloutsig_0_16z };
  assign celloutsig_0_36z = ~ { celloutsig_0_30z[5:4], celloutsig_0_29z };
  assign celloutsig_1_17z = ~ { celloutsig_1_14z, celloutsig_1_11z };
  assign celloutsig_1_14z = & { celloutsig_1_13z, celloutsig_1_11z[4:1], _04_, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_13z = & { celloutsig_0_3z[5:3], celloutsig_0_2z };
  assign celloutsig_0_17z = & { celloutsig_0_10z, celloutsig_0_3z };
  assign celloutsig_0_27z = & { _03_[3:2], _00_ };
  assign celloutsig_1_4z = ^ { in_data[168:156], celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_6z = ^ celloutsig_0_0z[8:2];
  assign celloutsig_0_39z = { celloutsig_0_31z[5], celloutsig_0_17z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_18z, celloutsig_0_32z, celloutsig_0_11z } >>> { in_data[21:2], celloutsig_0_5z };
  assign celloutsig_0_33z = { celloutsig_0_22z, celloutsig_0_16z, celloutsig_0_5z, celloutsig_0_16z } ~^ { _05_[10:8], celloutsig_0_32z, celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_0_8z = { celloutsig_0_0z[7:2], celloutsig_0_2z } ~^ { celloutsig_0_0z[8:5], celloutsig_0_5z };
  assign celloutsig_0_44z = celloutsig_0_21z[12:8] ^ { celloutsig_0_18z, celloutsig_0_24z, celloutsig_0_22z, celloutsig_0_32z, celloutsig_0_1z };
  assign celloutsig_0_19z = { _03_[6:5], _02_, _03_[3:2], _00_ } ^ { celloutsig_0_9z[3:1], celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_16z };
  assign { _03_[11:7], _03_[4], _03_[1] } = { celloutsig_0_40z[3:0], celloutsig_0_41z, _02_, _00_ };
  assign _06_[2] = _01_;
  assign { out_data[128], out_data[96], out_data[63:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_56z[31:0], celloutsig_0_57z };
endmodule
