<!DOCTYPE html>
<html lang="en-US">
  <head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width,initial-scale=1">
    <title>Multipliers | VHDL Tutorial</title>
    <meta name="description" content="Quickly get started with VHDL language">
    <link rel="stylesheet" href="/vhdl-tutorial/assets/style.0a09f171.css">
    <link rel="modulepreload" href="/vhdl-tutorial/assets/app.df94fffd.js">
    <link rel="modulepreload" href="/vhdl-tutorial/assets/combinational_mult.md.1e84753d.lean.js">
    
    <link rel="icon" type="image/png" href="/vhdl-tutorial/icon.png">
  <meta property="og:type" content="website">
  <meta property="og:title" content="VHDL Tutorial">
  <meta property="og:image" content="/icon.png">
  <meta property="og:url" content="https://example.com">
  <meta property="og:description" content="Yet Another VHDL Tutorial">
  <meta name="theme-color" content="#646cff">
  <script id="check-dark-light">(()=>{const e=localStorage.getItem("vitepress-theme-appearance"),a=window.matchMedia("(prefers-color-scheme: dark)").matches;(!e||e==="auto"?a:e==="dark")&&document.documentElement.classList.add("dark")})();</script>
  </head>
  <body>
    <div id="app"><div class="Layout" data-v-3ff9331b><!--[--><!--]--><!--[--><span tabindex="-1" data-v-f637ee78></span><a href="#VPContent" class="VPSkipLink visually-hidden" data-v-f637ee78> Skip to content </a><!--]--><!----><header class="VPNav" data-v-3ff9331b data-v-863eec2a><div class="VPNavBar has-sidebar" data-v-863eec2a data-v-fb57374e><div class="container" data-v-fb57374e><div class="VPNavBarTitle has-sidebar" data-v-fb57374e data-v-aaed7263><a class="title" href="/vhdl-tutorial/" data-v-aaed7263><!--[--><!--]--><!--[--><img class="VPImage logo" src="/vhdl-tutorial/icon.png" data-v-d6e8f4d1><!--]--><!--[-->VHDL Tutorial<!--]--><!--[--><!--]--></a></div><div class="content" data-v-fb57374e><!--[--><!--]--><!----><nav aria-labelledby="main-nav-aria-label" class="VPNavBarMenu menu" data-v-fb57374e data-v-d8cdd395><span id="main-nav-aria-label" class="visually-hidden" data-v-d8cdd395>Main Navigation</span><!--[--><!--[--><div class="VPFlyout VPNavBarMenuGroup" data-v-d8cdd395 data-v-aeb1c475><button type="button" class="button" aria-haspopup="true" aria-expanded="false" data-v-aeb1c475><span class="text" data-v-aeb1c475><!----> Basics <svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" viewbox="0 0 24 24" class="text-icon" data-v-aeb1c475><path d="M12,16c-0.3,0-0.5-0.1-0.7-0.3l-6-6c-0.4-0.4-0.4-1,0-1.4s1-0.4,1.4,0l5.3,5.3l5.3-5.3c0.4-0.4,1-0.4,1.4,0s0.4,1,0,1.4l-6,6C12.5,15.9,12.3,16,12,16z"></path></svg></span></button><div class="menu" data-v-aeb1c475><div class="VPMenu" data-v-aeb1c475 data-v-079aa243><div class="items" data-v-079aa243><!--[--><!--[--><div class="VPMenuLink" data-v-079aa243 data-v-d3c02515><a class="VPLink link" href="/vhdl-tutorial/combinational/README.html" data-v-d3c02515 data-v-97a44ddd><!--[-->Combinational Logic<!--]--><!----></a></div><!--]--><!--[--><div class="VPMenuLink" data-v-079aa243 data-v-d3c02515><a class="VPLink link" href="/vhdl-tutorial/structural/README.html" data-v-d3c02515 data-v-97a44ddd><!--[-->Structural Logic<!--]--><!----></a></div><!--]--><!--[--><div class="VPMenuLink" data-v-079aa243 data-v-d3c02515><a class="VPLink link" href="/vhdl-tutorial/sequential/README.html" data-v-d3c02515 data-v-97a44ddd><!--[-->Sequential Logic<!--]--><!----></a></div><!--]--><!--]--></div><!--[--><!--]--></div></div></div><!--]--><!--[--><div class="VPFlyout VPNavBarMenuGroup" data-v-d8cdd395 data-v-aeb1c475><button type="button" class="button" aria-haspopup="true" aria-expanded="false" data-v-aeb1c475><span class="text" data-v-aeb1c475><!----> Advanced <svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" viewbox="0 0 24 24" class="text-icon" data-v-aeb1c475><path d="M12,16c-0.3,0-0.5-0.1-0.7-0.3l-6-6c-0.4-0.4-0.4-1,0-1.4s1-0.4,1.4,0l5.3,5.3l5.3-5.3c0.4-0.4,1-0.4,1.4,0s0.4,1,0,1.4l-6,6C12.5,15.9,12.3,16,12,16z"></path></svg></span></button><div class="menu" data-v-aeb1c475><div class="VPMenu" data-v-aeb1c475 data-v-079aa243><div class="items" data-v-079aa243><!--[--><!--[--><div class="VPMenuLink" data-v-079aa243 data-v-d3c02515><a class="VPLink link" href="/vhdl-tutorial/fsm/README.html" data-v-d3c02515 data-v-97a44ddd><!--[-->Finite-State Machines<!--]--><!----></a></div><!--]--><!--[--><div class="VPMenuLink" data-v-079aa243 data-v-d3c02515><a class="VPLink link" href="/vhdl-tutorial/fsmd/README.html" data-v-d3c02515 data-v-97a44ddd><!--[-->Finite-State Machines + Datapaths<!--]--><!----></a></div><!--]--><!--]--></div><!--[--><!--]--></div></div></div><!--]--><!--[--><div class="VPFlyout VPNavBarMenuGroup" data-v-d8cdd395 data-v-aeb1c475><button type="button" class="button" aria-haspopup="true" aria-expanded="false" data-v-aeb1c475><span class="text" data-v-aeb1c475><!----> Extras <svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" viewbox="0 0 24 24" class="text-icon" data-v-aeb1c475><path d="M12,16c-0.3,0-0.5-0.1-0.7-0.3l-6-6c-0.4-0.4-0.4-1,0-1.4s1-0.4,1.4,0l5.3,5.3l5.3-5.3c0.4-0.4,1-0.4,1.4,0s0.4,1,0,1.4l-6,6C12.5,15.9,12.3,16,12,16z"></path></svg></span></button><div class="menu" data-v-aeb1c475><div class="VPMenu" data-v-aeb1c475 data-v-079aa243><div class="items" data-v-079aa243><!--[--><!--[--><div class="VPMenuLink" data-v-079aa243 data-v-d3c02515><a class="VPLink link" href="/vhdl-tutorial/404.html" data-v-d3c02515 data-v-97a44ddd><!--[-->misc (TBD)<!--]--><!----></a></div><!--]--><!--[--><div class="VPMenuLink" data-v-079aa243 data-v-d3c02515><a class="VPLink link" href="/vhdl-tutorial/404.html" data-v-d3c02515 data-v-97a44ddd><!--[-->testbenches (TBD)<!--]--><!----></a></div><!--]--><!--]--></div><!--[--><!--]--></div></div></div><!--]--><!--]--></nav><!----><div class="VPNavBarAppearance appearance" data-v-fb57374e data-v-d70ebc80><button class="VPSwitch VPSwitchAppearance" type="button" role="switch" aria-label="toggle dark mode" data-v-d70ebc80 data-v-a471238a data-v-e9a46395><span class="check" data-v-e9a46395><span class="icon" data-v-e9a46395><!--[--><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" viewbox="0 0 24 24" class="sun" data-v-a471238a><path d="M12,18c-3.3,0-6-2.7-6-6s2.7-6,6-6s6,2.7,6,6S15.3,18,12,18zM12,8c-2.2,0-4,1.8-4,4c0,2.2,1.8,4,4,4c2.2,0,4-1.8,4-4C16,9.8,14.2,8,12,8z"></path><path d="M12,4c-0.6,0-1-0.4-1-1V1c0-0.6,0.4-1,1-1s1,0.4,1,1v2C13,3.6,12.6,4,12,4z"></path><path d="M12,24c-0.6,0-1-0.4-1-1v-2c0-0.6,0.4-1,1-1s1,0.4,1,1v2C13,23.6,12.6,24,12,24z"></path><path d="M5.6,6.6c-0.3,0-0.5-0.1-0.7-0.3L3.5,4.9c-0.4-0.4-0.4-1,0-1.4s1-0.4,1.4,0l1.4,1.4c0.4,0.4,0.4,1,0,1.4C6.2,6.5,5.9,6.6,5.6,6.6z"></path><path d="M19.8,20.8c-0.3,0-0.5-0.1-0.7-0.3l-1.4-1.4c-0.4-0.4-0.4-1,0-1.4s1-0.4,1.4,0l1.4,1.4c0.4,0.4,0.4,1,0,1.4C20.3,20.7,20,20.8,19.8,20.8z"></path><path d="M3,13H1c-0.6,0-1-0.4-1-1s0.4-1,1-1h2c0.6,0,1,0.4,1,1S3.6,13,3,13z"></path><path d="M23,13h-2c-0.6,0-1-0.4-1-1s0.4-1,1-1h2c0.6,0,1,0.4,1,1S23.6,13,23,13z"></path><path d="M4.2,20.8c-0.3,0-0.5-0.1-0.7-0.3c-0.4-0.4-0.4-1,0-1.4l1.4-1.4c0.4-0.4,1-0.4,1.4,0s0.4,1,0,1.4l-1.4,1.4C4.7,20.7,4.5,20.8,4.2,20.8z"></path><path d="M18.4,6.6c-0.3,0-0.5-0.1-0.7-0.3c-0.4-0.4-0.4-1,0-1.4l1.4-1.4c0.4-0.4,1-0.4,1.4,0s0.4,1,0,1.4l-1.4,1.4C18.9,6.5,18.6,6.6,18.4,6.6z"></path></svg><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" viewbox="0 0 24 24" class="moon" data-v-a471238a><path d="M12.1,22c-0.3,0-0.6,0-0.9,0c-5.5-0.5-9.5-5.4-9-10.9c0.4-4.8,4.2-8.6,9-9c0.4,0,0.8,0.2,1,0.5c0.2,0.3,0.2,0.8-0.1,1.1c-2,2.7-1.4,6.4,1.3,8.4c2.1,1.6,5,1.6,7.1,0c0.3-0.2,0.7-0.3,1.1-0.1c0.3,0.2,0.5,0.6,0.5,1c-0.2,2.7-1.5,5.1-3.6,6.8C16.6,21.2,14.4,22,12.1,22zM9.3,4.4c-2.9,1-5,3.6-5.2,6.8c-0.4,4.4,2.8,8.3,7.2,8.7c2.1,0.2,4.2-0.4,5.8-1.8c1.1-0.9,1.9-2.1,2.4-3.4c-2.5,0.9-5.3,0.5-7.5-1.1C9.2,11.4,8.1,7.7,9.3,4.4z"></path></svg><!--]--></span></span></button></div><!----><div class="VPFlyout VPNavBarExtra extra" data-v-fb57374e data-v-f53bea1d data-v-aeb1c475><button type="button" class="button" aria-haspopup="true" aria-expanded="false" aria-label="extra navigation" data-v-aeb1c475><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" viewbox="0 0 24 24" class="icon" data-v-aeb1c475><circle cx="12" cy="12" r="2"></circle><circle cx="19" cy="12" r="2"></circle><circle cx="5" cy="12" r="2"></circle></svg></button><div class="menu" data-v-aeb1c475><div class="VPMenu" data-v-aeb1c475 data-v-079aa243><!----><!--[--><!--[--><!----><div class="group" data-v-f53bea1d><div class="item appearance" data-v-f53bea1d><p class="label" data-v-f53bea1d>Appearance</p><div class="appearance-action" data-v-f53bea1d><button class="VPSwitch VPSwitchAppearance" type="button" role="switch" aria-label="toggle dark mode" data-v-f53bea1d data-v-a471238a data-v-e9a46395><span class="check" data-v-e9a46395><span class="icon" data-v-e9a46395><!--[--><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" viewbox="0 0 24 24" class="sun" data-v-a471238a><path d="M12,18c-3.3,0-6-2.7-6-6s2.7-6,6-6s6,2.7,6,6S15.3,18,12,18zM12,8c-2.2,0-4,1.8-4,4c0,2.2,1.8,4,4,4c2.2,0,4-1.8,4-4C16,9.8,14.2,8,12,8z"></path><path d="M12,4c-0.6,0-1-0.4-1-1V1c0-0.6,0.4-1,1-1s1,0.4,1,1v2C13,3.6,12.6,4,12,4z"></path><path d="M12,24c-0.6,0-1-0.4-1-1v-2c0-0.6,0.4-1,1-1s1,0.4,1,1v2C13,23.6,12.6,24,12,24z"></path><path d="M5.6,6.6c-0.3,0-0.5-0.1-0.7-0.3L3.5,4.9c-0.4-0.4-0.4-1,0-1.4s1-0.4,1.4,0l1.4,1.4c0.4,0.4,0.4,1,0,1.4C6.2,6.5,5.9,6.6,5.6,6.6z"></path><path d="M19.8,20.8c-0.3,0-0.5-0.1-0.7-0.3l-1.4-1.4c-0.4-0.4-0.4-1,0-1.4s1-0.4,1.4,0l1.4,1.4c0.4,0.4,0.4,1,0,1.4C20.3,20.7,20,20.8,19.8,20.8z"></path><path d="M3,13H1c-0.6,0-1-0.4-1-1s0.4-1,1-1h2c0.6,0,1,0.4,1,1S3.6,13,3,13z"></path><path d="M23,13h-2c-0.6,0-1-0.4-1-1s0.4-1,1-1h2c0.6,0,1,0.4,1,1S23.6,13,23,13z"></path><path d="M4.2,20.8c-0.3,0-0.5-0.1-0.7-0.3c-0.4-0.4-0.4-1,0-1.4l1.4-1.4c0.4-0.4,1-0.4,1.4,0s0.4,1,0,1.4l-1.4,1.4C4.7,20.7,4.5,20.8,4.2,20.8z"></path><path d="M18.4,6.6c-0.3,0-0.5-0.1-0.7-0.3c-0.4-0.4-0.4-1,0-1.4l1.4-1.4c0.4-0.4,1-0.4,1.4,0s0.4,1,0,1.4l-1.4,1.4C18.9,6.5,18.6,6.6,18.4,6.6z"></path></svg><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" viewbox="0 0 24 24" class="moon" data-v-a471238a><path d="M12.1,22c-0.3,0-0.6,0-0.9,0c-5.5-0.5-9.5-5.4-9-10.9c0.4-4.8,4.2-8.6,9-9c0.4,0,0.8,0.2,1,0.5c0.2,0.3,0.2,0.8-0.1,1.1c-2,2.7-1.4,6.4,1.3,8.4c2.1,1.6,5,1.6,7.1,0c0.3-0.2,0.7-0.3,1.1-0.1c0.3,0.2,0.5,0.6,0.5,1c-0.2,2.7-1.5,5.1-3.6,6.8C16.6,21.2,14.4,22,12.1,22zM9.3,4.4c-2.9,1-5,3.6-5.2,6.8c-0.4,4.4,2.8,8.3,7.2,8.7c2.1,0.2,4.2-0.4,5.8-1.8c1.1-0.9,1.9-2.1,2.4-3.4c-2.5,0.9-5.3,0.5-7.5-1.1C9.2,11.4,8.1,7.7,9.3,4.4z"></path></svg><!--]--></span></span></button></div></div></div><!----><!--]--><!--]--></div></div></div><!--[--><!--]--><button type="button" class="VPNavBarHamburger hamburger" aria-label="mobile navigation" aria-expanded="false" aria-controls="VPNavScreen" data-v-fb57374e data-v-6bee1efd><span class="container" data-v-6bee1efd><span class="top" data-v-6bee1efd></span><span class="middle" data-v-6bee1efd></span><span class="bottom" data-v-6bee1efd></span></span></button></div></div></div><!----></header><div class="VPLocalNav" data-v-3ff9331b data-v-d68ed9b2><button class="menu" aria-expanded="false" aria-controls="VPSidebarNav" data-v-d68ed9b2><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" viewbox="0 0 24 24" class="menu-icon" data-v-d68ed9b2><path d="M17,11H3c-0.6,0-1-0.4-1-1s0.4-1,1-1h14c0.6,0,1,0.4,1,1S17.6,11,17,11z"></path><path d="M21,7H3C2.4,7,2,6.6,2,6s0.4-1,1-1h18c0.6,0,1,0.4,1,1S21.6,7,21,7z"></path><path d="M21,15H3c-0.6,0-1-0.4-1-1s0.4-1,1-1h18c0.6,0,1,0.4,1,1S21.6,15,21,15z"></path><path d="M17,19H3c-0.6,0-1-0.4-1-1s0.4-1,1-1h14c0.6,0,1,0.4,1,1S17.6,19,17,19z"></path></svg><span class="menu-text" data-v-d68ed9b2>Menu</span></button><a class="top-link" href="#" data-v-d68ed9b2> Return to top </a></div><aside class="VPSidebar" data-v-3ff9331b data-v-b10799cf><nav class="nav" id="VPSidebarNav" aria-labelledby="sidebar-aria-label" tabindex="-1" data-v-b10799cf><span class="visually-hidden" id="sidebar-aria-label" data-v-b10799cf> Sidebar Navigation </span><!--[--><div class="group" data-v-b10799cf><section class="VPSidebarGroup collapsible" data-v-b10799cf data-v-9c72bf2f><div class="title" role="button" data-v-9c72bf2f><h2 class="title-text" data-v-9c72bf2f>Combinational Logic</h2><div class="action" data-v-9c72bf2f><svg xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink" viewbox="0 0 24 24" class="icon minus" data-v-9c72bf2f><path d="M19,2H5C3.3,2,2,3.3,2,5v14c0,1.7,1.3,3,3,3h14c1.7,0,3-1.3,3-3V5C22,3.3,20.7,2,19,2zM20,19c0,0.6-0.4,1-1,1H5c-0.6,0-1-0.4-1-1V5c0-0.6,0.4-1,1-1h14c0.6,0,1,0.4,1,1V19z"></path><path d="M16,11H8c-0.6,0-1,0.4-1,1s0.4,1,1,1h8c0.6,0,1-0.4,1-1S16.6,11,16,11z"></path></svg><svg version="1.1" xmlns="http://www.w3.org/2000/svg" viewbox="0 0 24 24" class="icon plus" data-v-9c72bf2f><path d="M19,2H5C3.3,2,2,3.3,2,5v14c0,1.7,1.3,3,3,3h14c1.7,0,3-1.3,3-3V5C22,3.3,20.7,2,19,2z M20,19c0,0.6-0.4,1-1,1H5c-0.6,0-1-0.4-1-1V5c0-0.6,0.4-1,1-1h14c0.6,0,1,0.4,1,1V19z"></path><path d="M16,11h-3V8c0-0.6-0.4-1-1-1s-1,0.4-1,1v3H8c-0.6,0-1,0.4-1,1s0.4,1,1,1h3v3c0,0.6,0.4,1,1,1s1-0.4,1-1v-3h3c0.6,0,1-0.4,1-1S16.6,11,16,11z"></path></svg></div></div><div class="items" data-v-9c72bf2f><!--[--><a class="VPLink link link" href="/vhdl-tutorial/combinational/README.html" data-v-9c72bf2f data-v-2f312984 data-v-97a44ddd><!--[--><span class="link-text" data-v-2f312984>Introduction</span><!----><!--]--><!----></a><a class="VPLink link link" href="/vhdl-tutorial/combinational/mux_2x1.html" data-v-9c72bf2f data-v-2f312984 data-v-97a44ddd><!--[--><span class="link-text" data-v-2f312984>2:1 mux</span><!----><!--]--><!----></a><a class="VPLink link link" href="/vhdl-tutorial/combinational/priority_encoder_4in.html" data-v-9c72bf2f data-v-2f312984 data-v-97a44ddd><!--[--><span class="link-text" data-v-2f312984>4-input Priority Encoder</span><!----><!--]--><!----></a><a class="VPLink link link" href="/vhdl-tutorial/combinational/priority_encoder.html" data-v-9c72bf2f data-v-2f312984 data-v-97a44ddd><!--[--><span class="link-text" data-v-2f312984>Generic Priority Encoder</span><!----><!--]--><!----></a><a class="VPLink link link" href="/vhdl-tutorial/combinational/add.html" data-v-9c72bf2f data-v-2f312984 data-v-97a44ddd><!--[--><span class="link-text" data-v-2f312984>Adders</span><!----><!--]--><!----></a><a class="VPLink link link active" href="/vhdl-tutorial/combinational/mult.html" data-v-9c72bf2f data-v-2f312984 data-v-97a44ddd><!--[--><span class="link-text" data-v-2f312984>Multipliers</span><!----><!--]--><!----></a><a class="VPLink link link" href="/vhdl-tutorial/combinational/alu.html" data-v-9c72bf2f data-v-2f312984 data-v-97a44ddd><!--[--><span class="link-text" data-v-2f312984>ALU</span><!----><!--]--><!----></a><!--]--></div></section></div><div class="group" data-v-b10799cf><section class="VPSidebarGroup collapsible" data-v-b10799cf data-v-9c72bf2f><div class="title" role="button" data-v-9c72bf2f><h2 class="title-text" data-v-9c72bf2f>Structural Logic</h2><div class="action" data-v-9c72bf2f><svg xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink" viewbox="0 0 24 24" class="icon minus" data-v-9c72bf2f><path d="M19,2H5C3.3,2,2,3.3,2,5v14c0,1.7,1.3,3,3,3h14c1.7,0,3-1.3,3-3V5C22,3.3,20.7,2,19,2zM20,19c0,0.6-0.4,1-1,1H5c-0.6,0-1-0.4-1-1V5c0-0.6,0.4-1,1-1h14c0.6,0,1,0.4,1,1V19z"></path><path d="M16,11H8c-0.6,0-1,0.4-1,1s0.4,1,1,1h8c0.6,0,1-0.4,1-1S16.6,11,16,11z"></path></svg><svg version="1.1" xmlns="http://www.w3.org/2000/svg" viewbox="0 0 24 24" class="icon plus" data-v-9c72bf2f><path d="M19,2H5C3.3,2,2,3.3,2,5v14c0,1.7,1.3,3,3,3h14c1.7,0,3-1.3,3-3V5C22,3.3,20.7,2,19,2z M20,19c0,0.6-0.4,1-1,1H5c-0.6,0-1-0.4-1-1V5c0-0.6,0.4-1,1-1h14c0.6,0,1,0.4,1,1V19z"></path><path d="M16,11h-3V8c0-0.6-0.4-1-1-1s-1,0.4-1,1v3H8c-0.6,0-1,0.4-1,1s0.4,1,1,1h3v3c0,0.6,0.4,1,1,1s1-0.4,1-1v-3h3c0.6,0,1-0.4,1-1S16.6,11,16,11z"></path></svg></div></div><div class="items" data-v-9c72bf2f><!--[--><a class="VPLink link link" href="/vhdl-tutorial/structural/README.html" data-v-9c72bf2f data-v-2f312984 data-v-97a44ddd><!--[--><span class="link-text" data-v-2f312984>Introduction</span><!----><!--]--><!----></a><a class="VPLink link link" href="/vhdl-tutorial/structural/mux4x1.html" data-v-9c72bf2f data-v-2f312984 data-v-97a44ddd><!--[--><span class="link-text" data-v-2f312984>4:1 mux</span><!----><!--]--><!----></a><a class="VPLink link link" href="/vhdl-tutorial/structural/ripple_carry_adder.html" data-v-9c72bf2f data-v-2f312984 data-v-97a44ddd><!--[--><span class="link-text" data-v-2f312984>Ripple-Carry Adder</span><!----><!--]--><!----></a><a class="VPLink link link" href="/vhdl-tutorial/structural/delay.html" data-v-9c72bf2f data-v-2f312984 data-v-97a44ddd><!--[--><span class="link-text" data-v-2f312984>Delay</span><!----><!--]--><!----></a><a class="VPLink link link" href="/vhdl-tutorial/404.html" data-v-9c72bf2f data-v-2f312984 data-v-97a44ddd><!--[--><span class="link-text" data-v-2f312984>Add Tree (TBD)</span><!----><!--]--><!----></a><!--]--></div></section></div><div class="group" data-v-b10799cf><section class="VPSidebarGroup collapsible" data-v-b10799cf data-v-9c72bf2f><div class="title" role="button" data-v-9c72bf2f><h2 class="title-text" data-v-9c72bf2f>Sequential Logic</h2><div class="action" data-v-9c72bf2f><svg xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink" viewbox="0 0 24 24" class="icon minus" data-v-9c72bf2f><path d="M19,2H5C3.3,2,2,3.3,2,5v14c0,1.7,1.3,3,3,3h14c1.7,0,3-1.3,3-3V5C22,3.3,20.7,2,19,2zM20,19c0,0.6-0.4,1-1,1H5c-0.6,0-1-0.4-1-1V5c0-0.6,0.4-1,1-1h14c0.6,0,1,0.4,1,1V19z"></path><path d="M16,11H8c-0.6,0-1,0.4-1,1s0.4,1,1,1h8c0.6,0,1-0.4,1-1S16.6,11,16,11z"></path></svg><svg version="1.1" xmlns="http://www.w3.org/2000/svg" viewbox="0 0 24 24" class="icon plus" data-v-9c72bf2f><path d="M19,2H5C3.3,2,2,3.3,2,5v14c0,1.7,1.3,3,3,3h14c1.7,0,3-1.3,3-3V5C22,3.3,20.7,2,19,2z M20,19c0,0.6-0.4,1-1,1H5c-0.6,0-1-0.4-1-1V5c0-0.6,0.4-1,1-1h14c0.6,0,1,0.4,1,1V19z"></path><path d="M16,11h-3V8c0-0.6-0.4-1-1-1s-1,0.4-1,1v3H8c-0.6,0-1,0.4-1,1s0.4,1,1,1h3v3c0,0.6,0.4,1,1,1s1-0.4,1-1v-3h3c0.6,0,1-0.4,1-1S16.6,11,16,11z"></path></svg></div></div><div class="items" data-v-9c72bf2f><!--[--><a class="VPLink link link" href="/vhdl-tutorial/sequential/README.html" data-v-9c72bf2f data-v-2f312984 data-v-97a44ddd><!--[--><span class="link-text" data-v-2f312984>Introduction</span><!----><!--]--><!----></a><a class="VPLink link link" href="/vhdl-tutorial/sequential/reg.html" data-v-9c72bf2f data-v-2f312984 data-v-97a44ddd><!--[--><span class="link-text" data-v-2f312984>Register</span><!----><!--]--><!----></a><a class="VPLink link link" href="/vhdl-tutorial/sequential/seq_example.html" data-v-9c72bf2f data-v-2f312984 data-v-97a44ddd><!--[--><span class="link-text" data-v-2f312984>Behavioral Code Syn. Examples</span><!----><!--]--><!----></a><a class="VPLink link link" href="/vhdl-tutorial/sequential/delay.html" data-v-9c72bf2f data-v-2f312984 data-v-97a44ddd><!--[--><span class="link-text" data-v-2f312984>Delay</span><!----><!--]--><!----></a><a class="VPLink link link" href="/vhdl-tutorial/sequential/counter.html" data-v-9c72bf2f data-v-2f312984 data-v-97a44ddd><!--[--><span class="link-text" data-v-2f312984>Counter</span><!----><!--]--><!----></a><!--]--></div></section></div><!--]--></nav></aside><div class="VPContent has-sidebar" id="VPContent" data-v-3ff9331b data-v-54263dce><div class="VPDoc has-sidebar has-aside" data-v-54263dce data-v-680f4f24><div class="container" data-v-680f4f24><div class="aside" data-v-680f4f24><div class="aside-curtain" data-v-680f4f24></div><div class="aside-container" data-v-680f4f24><div class="aside-content" data-v-680f4f24><div class="VPDocAside" data-v-680f4f24 data-v-3598569e><!--[--><!--]--><!--[--><!--]--><div class="VPDocAsideOutline has-outline" data-v-3598569e data-v-77f3f933><div class="content" data-v-77f3f933><div class="outline-marker" data-v-77f3f933></div><div class="outline-title" data-v-77f3f933>On this page</div><nav aria-labelledby="doc-outline-aria-label" data-v-77f3f933><span class="visually-hidden" id="doc-outline-aria-label" data-v-77f3f933> Table of Contents for current page </span><ul class="root" data-v-77f3f933><!--[--><li data-v-77f3f933><a class="outline-link" href="#entity-mult1" data-v-77f3f933>Entity mult1</a><ul data-v-77f3f933><!--[--><li data-v-77f3f933><a class="outline-link nested" href="#arch-arch1-of-mult1" data-v-77f3f933>Arch arch1 of mult1</a></li><li data-v-77f3f933><a class="outline-link nested" href="#arch-arch2-of-mult1" data-v-77f3f933>Arch arch2 of mult1</a></li><!--]--></ul></li><li data-v-77f3f933><a class="outline-link" href="#entity-mult-high-low" data-v-77f3f933>Entity mult_high_low</a><ul data-v-77f3f933><!--[--><li data-v-77f3f933><a class="outline-link nested" href="#arch-arch1-of-mult-high-low" data-v-77f3f933>Arch arch1 of mult_high_low</a></li><li data-v-77f3f933><a class="outline-link nested" href="#arch-arch2-of-mult-high-low" data-v-77f3f933>Arch arch2 of mult_high_low</a></li><!--]--></ul></li><li data-v-77f3f933><a class="outline-link" href="#entity-mult" data-v-77f3f933>Entity mult</a><ul data-v-77f3f933><!--[--><li data-v-77f3f933><a class="outline-link nested" href="#arch-default-arch-of-mult" data-v-77f3f933>Arch default_arch of mult</a></li><!--]--></ul></li><li data-v-77f3f933><a class="outline-link" href="#entity-mult-tb" data-v-77f3f933>Entity mult_tb</a><ul data-v-77f3f933><!--[--><li data-v-77f3f933><a class="outline-link nested" href="#arch-exhaustive-of-mult-tb" data-v-77f3f933>Arch exhaustive of mult_tb</a></li><!--]--></ul></li><!--]--></ul></nav></div></div><!--[--><!--]--><div class="spacer" data-v-3598569e></div><!--[--><!--[--><!--[--><!--[--><!--[--><a class="banner" href="http://www.gstitt.ece.ufl.edu/courses/eel4720_5721/" target="_blank" data-v-698e08df><img width="26" height="26" src="/vhdl-tutorial/vhdl.png" data-v-698e08df><span data-v-698e08df><p class="extra-info" data-v-698e08df>EEL4720/5721 Fall 2022</p><p class="heading" data-v-698e08df>Course Homepage</p><p class="extra-info" data-v-698e08df>Reconfigurable Computing</p></span></a><h3 style="font-weight:bold;margin:0.3em;" data-v-698e08df>Related Websites</h3><div class="VPDocAsideSponsors" data-v-698e08df><div class="VPSponsors vp-sponsor aside"><!--[--><section class="vp-sponsor-section"><!----><div class="VPSponsorsGrid vp-sponsor-grid mini"><!--[--><div class="vp-sponsor-grid-item"><a class="vp-sponsor-grid-link" href="https://ufl.edu/" target="_blank" rel="sponsored noopener"><article class="vp-sponsor-grid-box"><h4 class="visually-hidden">University of Florida</h4><img class="vp-sponsor-grid-image" src="/vhdl-tutorial/brands/ufl.png" alt="University of Florida"></article></a></div><div class="vp-sponsor-grid-item"><a class="vp-sponsor-grid-link" href="https://ufl.edu/" target="_blank" rel="sponsored noopener"><article class="vp-sponsor-grid-box"><h4 class="visually-hidden">University of Florida</h4><img class="vp-sponsor-grid-image" src="/vhdl-tutorial/brands/ufl.png" alt="University of Florida"></article></a></div><!--]--></div></section><section class="vp-sponsor-section"><!----><div class="VPSponsorsGrid vp-sponsor-grid xmini"><!--[--><div class="vp-sponsor-grid-item"><a class="vp-sponsor-grid-link" href="https://ufl.edu/" target="_blank" rel="sponsored noopener"><article class="vp-sponsor-grid-box"><h4 class="visually-hidden">University of Florida</h4><img class="vp-sponsor-grid-image" src="/vhdl-tutorial/brands/ufl.png" alt="University of Florida"></article></a></div><div class="vp-sponsor-grid-item"><a class="vp-sponsor-grid-link" href="https://ufl.edu/" target="_blank" rel="sponsored noopener"><article class="vp-sponsor-grid-box"><h4 class="visually-hidden">University of Florida</h4><img class="vp-sponsor-grid-image" src="/vhdl-tutorial/brands/ufl.png" alt="University of Florida"></article></a></div><div class="vp-sponsor-grid-item"><a class="vp-sponsor-grid-link" href="https://ufl.edu/" target="_blank" rel="sponsored noopener"><article class="vp-sponsor-grid-box"><h4 class="visually-hidden">University of Florida</h4><img class="vp-sponsor-grid-image" src="/vhdl-tutorial/brands/ufl.png" alt="University of Florida"></article></a></div><div class="vp-sponsor-grid-item"><a class="vp-sponsor-grid-link" href="https://ufl.edu/" target="_blank" rel="sponsored noopener"><article class="vp-sponsor-grid-box"><h4 class="visually-hidden">University of Florida</h4><img class="vp-sponsor-grid-image" src="/vhdl-tutorial/brands/ufl.png" alt="University of Florida"></article></a></div><!--]--></div></section><!--]--></div></div><!--]--><!--]--><!--]--><!--]--><!--]--><!----><!--[--><!--]--><!--[--><!--]--></div></div></div></div><div class="content" data-v-680f4f24><div class="content-container" data-v-680f4f24><!--[--><!--]--><main class="main" data-v-680f4f24><div style="position:relative;" class="vp-doc _vhdl-tutorial_combinational_mult" data-v-680f4f24><div><h1 id="multipliers" tabindex="-1">Multipliers <a class="header-anchor" href="#multipliers" aria-hidden="true">#</a></h1><details class="details custom-block"><summary>Get source code for this page</summary><div style="display:flex;flex-direction:row;flex-wrap:wrap;"><a href="data:text/plain;charset=utf-8,--%20Greg%20Stitt%0A--%20University%20of%20Florida%0A%0A--%20This%20exact%20demonstrates%20a%20number%20of%20different%20ways%20of%20implementing%0A--%20a%20multiplier.%20There%20is%20a%20mult%20entity%20at%20the%20bottom%20of%20the%20file%20that%20acts%0A--%20as%20a%20top%20level%20to%20evaluate%20the%20different%20implementations.%0A%0A--%20Entity%3A%20mult1%0A--%20Description%3A%20Implements%20a%20multiplier%20that%20prevents%20overflow%20by%20producing%0A--%20a%20product%20that%20is%20twice%20the%20width%20of%20the%20inputs.%20It%20uses%20a%20generic%20to%0A--%20specify%20the%20input%20width%2C%20and%20whether%20or%20not%20the%20inputs%20are%20signed.%0A%0Alibrary%20ieee%3B%0Ause%20ieee.std_logic_1164.all%3B%0Ause%20ieee.numeric_std.all%3B%0A%0Aentity%20mult1%20is%0A%20%20%20%20generic%20(%0A%20%20%20%20%20%20%20%20INPUT_WIDTH%20%3A%20positive%3B%0A%20%20%20%20%20%20%20%20IS_SIGNED%20%20%20%3A%20boolean%0A%20%20%20%20%20%20%20%20)%3B%0A%20%20%20%20port%20(%0A%20%20%20%20%20%20%20%20in0%2C%20in1%20%3A%20in%20%20std_logic_vector(INPUT_WIDTH-1%20downto%200)%3B%0A%20%20%20%20%20%20%20%20product%20%20%3A%20out%20std_logic_vector(INPUT_WIDTH*2-1%20downto%200)%0A%20%20%20%20%20%20%20%20)%3B%0Aend%20mult1%3B%0A%0A%0Aarchitecture%20arch1%20of%20mult1%20is%0Abegin%0A%20%20%20%20--%20A%20multiplier%20is%20combinational%20logic%2C%20so%20we%20still%20make%20sure%20to%20include%0A%20%20%20%20--%20all%20inputs%20in%20the%20sensitivity%20list.%0A%20%20%20%20process(in0%2C%20in1)%0A%20%20%20%20begin%0A%20%20%20%20%20%20%20%20--%20Check%20the%20signedness%20to%20determine%20how%20to%20case%20the%20inputs.%20Like%0A%20%20%20%20%20%20%20%20--%20addition%2C%20numeric_std%20requires%20multiplication%20to%20have%20either%20signed%0A%20%20%20%20%20%20%20%20--%20or%20unsigned%20inputs%2C%20which%20makes%20sense%20in%20this%20case%20since%20the%20product%0A%20%20%20%20%20%20%20%20--%20depends%20on%20the%20sign.%0A%20%20%20%20%20%20%20%20if%20(IS_SIGNED)%20then%0A%20%20%20%20%20%20%20%20%20%20%20%20--%20We%20don&#39;t%20have%20to%20do%20anything%20extra%20to%20get%20a%20product%20that%20is%0A%20%20%20%20%20%20%20%20%20%20%20%20--%20twice%20the%20width%20of%20the%20inputs%20because%20the%20multiplication%20operator%0A%20%20%20%20%20%20%20%20%20%20%20%20--%20returns%20a%20signal%20whose%20width%20is%20the%20sum%20of%20the%20widths%20of%20the%0A%20%20%20%20%20%20%20%20%20%20%20%20--%20inputs.%0A%20%20%20%20%20%20%20%20%20%20%20%20--%0A%20%20%20%20%20%20%20%20%20%20%20%20--%20If%20you%20want%20a%20truncated%20output%2C%20things%20get%20a%20little%20tricker.%0A%20%20%20%20%20%20%20%20%20%20%20%20--%20I%20haven&#39;t%20checked%20the%20VHDL%20standard%20for%20a%20specific%20definition%2C%0A%20%20%20%20%20%20%20%20%20%20%20%20--%20but%20some%20tools%20will%20let%20you%20assign%20a%20multiplication%20to%20a%20smaller%0A%20%20%20%20%20%20%20%20%20%20%20%20--%20signal%2C%20basically%20handling%20the%20truncation%20automatically.%20However%2C%0A%20%20%20%20%20%20%20%20%20%20%20%20--%20others%20will%20not.%20In%20my%20test%2C%20Modelsim%20automatically%20truncated%0A%20%20%20%20%20%20%20%20%20%20%20%20--%20the%20multiplication%2C%20where%20as%20Quartus%20report%20an%20error%20about%20a%0A%20%20%20%20%20%20%20%20%20%20%20%20--%20width%20mismatch.%0A%20%20%20%20%20%20%20%20%20%20%20%20--%0A%20%20%20%20%20%20%20%20%20%20%20%20--%20To%20work%20across%20all%20tools%2C%20it%20is%20best%20to%20always%20use%20a%20product%0A%20%20%20%20%20%20%20%20%20%20%20%20--%20whose%20width%20is%20the%20sum%20of%20input%20widths.%20If%20you%20don&#39;t%20need%0A%20%20%20%20%20%20%20%20%20%20%20%20--%20all%20the%20bits%2C%20simply%20ignore%20them.%20This%20unfortunately%20can%20cause%0A%20%20%20%20%20%20%20%20%20%20%20%20--%20warnings%20in%20some%20FPGA%20tools%2C%20which%20can%20be%20annoying%2C%20but%20is%20still%0A%20%20%20%20%20%20%20%20%20%20%20%20--%20the%20most%20portable%20approach.%0A%20%20%20%20%20%20%20%20%20%20%20%20product%20%3C%3D%20std_logic_vector(signed(in0)%20*%20signed(in1))%3B%0A%20%20%20%20%20%20%20%20else%0A%20%20%20%20%20%20%20%20%20%20%20%20product%20%3C%3D%20std_logic_vector(unsigned(in0)%20*%20unsigned(in1))%3B%0A%20%20%20%20%20%20%20%20end%20if%3B%0A%20%20%20%20end%20process%3B%0Aend%20arch1%3B%0A%0A%0Aarchitecture%20arch2%20of%20mult1%20is%0Abegin%0A%20%20%20%20--%20We%20can%20use%20concurrent%20assignments%2C%20but%20need%20extra%20logic%20to%20check%20the%0A%20%20%20%20--%20signedness.%20We%20could%20potentially%20use%20when-else%20or%20with-select%2C%20but%20we%0A%20%20%20%20--%20can%20also%20an%20if-generate.%20These%20will%20be%20explored%20more%20in%20the%20structural%0A%20%20%20%20--%20architecture%20section.%0A%20%20%20%20U_SIGNED%20%3A%20if%20(IS_SIGNED)%20generate%0A%20%20%20%20%20%20%20%20product%20%3C%3D%20std_logic_vector(signed(in0)%20*%20signed(in1))%3B%0A%20%20%20%20end%20generate%3B%0A%0A%20%20%20%20--%20It&#39;s%20annoying%2C%20but%20VHDL%201993%20does%20not%20have%20an%20else%20generate%20construct%2C%0A%20%20%20%20--%20so%20we%20need%20to%20explicitly%20state%20the%20else%20condition.%0A%20%20%20%20U_UNSIGNED%20%3A%20if%20(not%20IS_SIGNED)%20generate%0A%20%20%20%20%20%20%20%20product%20%3C%3D%20std_logic_vector(unsigned(in0)%20*%20unsigned(in1))%3B%0A%20%20%20%20end%20generate%3B%0A%0Aend%20arch2%3B%0A%0A%0A--%20VHDL%202008%20introduced%20an%20else%20generate%2C%20which%20simplifies%20the%20previous%0A--%20architecture.%0A%0A--architecture%20arch_2008%20of%20mult1%20is%0A--begin%0A--%20%20%20%20U_MULT%20%3A%20if%20(IS_SIGNED)%20generate%0A--%20%20%20%20%20%20%20%20product%20%3C%3D%20std_logic_vector(signed(in0)%20*%20signed(in1))%3B%0A--%20%20%20%20else%20generate%0A--%20%20%20%20%20%20%20%20product%20%3C%3D%20std_logic_vector(unsigned(in0)%20*%20unsigned(in1))%3B%0A--%20%20%20%20end%20generate%3B%0A--end%20arch_2008%3B%0A%0A%0A--%20Entity%3A%20mult_high_low%0A--%20Description%3A%20This%20entity%20implements%20the%20same%20functionality%2C%20but%20instead%0A--%20of%20single%20product%2C%20it%20divides%20the%20product%20into%20a%20high%20and%20low%20signal.%0A--%20Technically%2C%20this%20is%20never%20needed%20because%20you%20could%20always%20split%20the%20output%0A--%20of%20the%20previous%20entity%2C%20but%20it%20demonstrates%20some%20new%20constructs.%0A%0Alibrary%20ieee%3B%0Ause%20ieee.std_logic_1164.all%3B%0Ause%20ieee.numeric_std.all%3B%0A%0Aentity%20mult_high_low%20is%0A%20%20%20%20generic%20(%0A%20%20%20%20%20%20%20%20INPUT_WIDTH%20%3A%20positive%3B%0A%20%20%20%20%20%20%20%20IS_SIGNED%20%20%20%3A%20boolean%0A%20%20%20%20%20%20%20%20)%3B%0A%20%20%20%20port%20(%0A%20%20%20%20%20%20%20%20in0%2C%20in1%20%20%3A%20in%20%20std_logic_vector(INPUT_WIDTH-1%20downto%200)%3B%0A%20%20%20%20%20%20%20%20high%2C%20low%20%3A%20out%20std_logic_vector(INPUT_WIDTH-1%20downto%200)%0A%20%20%20%20%20%20%20%20)%3B%0Aend%20mult_high_low%3B%0A%0Aarchitecture%20arch1%20of%20mult_high_low%20is%0Abegin%0A%20%20%20%20process(in0%2C%20in1)%0A%20%20%20%20%20%20%20%20variable%20temp%20%3A%20std_logic_vector(INPUT_WIDTH*2-1%20downto%200)%3B%0A%20%20%20%20begin%0A%20%20%20%20%20%20%20%20--%20Here%20we%20use%20a%20variable%20to%20get%20the%20full%20product%2C%20and%20then%20slice%0A%20%20%20%20%20%20%20%20--%20into%20that%20product%20to%20create%20high%20and%20low.%20It%20is%20important%20that%0A%20%20%20%20%20%20%20%20--%20we%20use%20a%20variable%20for%20temp%2C%20or%20this%20won&#39;t%20work%20correctly.%0A%20%20%20%20%20%20%20%20if%20(IS_SIGNED)%20then%0A%20%20%20%20%20%20%20%20%20%20%20%20temp%20%3A%3D%20std_logic_vector(signed(in0)%20*%20signed(in1))%3B%0A%20%20%20%20%20%20%20%20else%0A%20%20%20%20%20%20%20%20%20%20%20%20temp%20%3A%3D%20std_logic_vector(unsigned(in0)%20*%20unsigned(in1))%3B%0A%20%20%20%20%20%20%20%20end%20if%3B%0A%0A%20%20%20%20%20%20%20%20high%20%3C%3D%20temp(INPUT_WIDTH*2-1%20downto%20INPUT_WIDTH)%3B%0A%20%20%20%20%20%20%20%20low%20%20%3C%3D%20temp(INPUT_WIDTH-1%20downto%200)%3B%0A%20%20%20%20end%20process%3B%0Aend%20arch1%3B%0A%0A%0A--%20In%20this%20example%2C%20we%20avoid%20the%20need%20for%20a%20variable%20by%20assigning%20the%20temp%0A--%20signal%20in%20the%20process%2C%20and%20assigning%20high%20and%20low%20concurrently.%20Splitting%0A--%20functionality%20across%20sequential%20and%20concurrent%20statements%20can%20often%20be%20a%0A--%20convenient%20strategy.%0A%0Aarchitecture%20arch2%20of%20mult_high_low%20is%0A%20%20%20%20signal%20temp%20%3A%20std_logic_vector(INPUT_WIDTH*2-1%20downto%200)%3B%0Abegin%0A%20%20%20%20process(in0%2C%20in1)%0A%20%20%20%20begin%0A%20%20%20%20%20%20%20%20if%20(IS_SIGNED)%20then%0A%20%20%20%20%20%20%20%20%20%20%20%20temp%20%3C%3D%20std_logic_vector(signed(in0)%20*%20signed(in1))%3B%0A%20%20%20%20%20%20%20%20else%0A%20%20%20%20%20%20%20%20%20%20%20%20temp%20%3C%3D%20std_logic_vector(unsigned(in0)%20*%20unsigned(in1))%3B%0A%20%20%20%20%20%20%20%20end%20if%3B%0A%20%20%20%20end%20process%3B%0A%0A%20%20%20%20--%20Concurrent%20assignments.%0A%20%20%20%20high%20%3C%3D%20temp(INPUT_WIDTH*2-1%20downto%20INPUT_WIDTH)%3B%0A%20%20%20%20low%20%20%3C%3D%20temp(INPUT_WIDTH-1%20downto%200)%3B%0Aend%20arch2%3B%0A%0A--%20In%20VHDL%202008%2C%20we%20can%20assign%20vector%20as%20part%20of%20LHS%20aggregates%2C%20which%20avoids%0A--%20the%20need%20for%20an%20extra%20signal.%0A%0A--architecture%20arch_2008%20of%20mult_high_low%20is%0A--begin%0A--%20%20%20%20process(in0%2C%20in1)%0A--%20%20%20%20begin%0A--%20%20%20%20%20%20%20%20if%20(IS_SIGNED)%20then%0A--%20%20%20%20%20%20%20%20%20%20%20%20(high%2C%20low)%20%3C%3D%20std_logic_vector(signed(in0)%20*%20signed(in1))%3B%0A--%20%20%20%20%20%20%20%20else%0A--%20%20%20%20%20%20%20%20%20%20%20%20(high%2C%20low)%20%3C%3D%20std_logic_vector(unsigned(in0)%20*%20unsigned(in1))%3B%0A--%20%20%20%20%20%20%20%20end%20if%3B%0A--%20%20%20%20end%20process%3B%0A--end%20arch_2008%3B%0A%0A%0A--%20Entity%3A%20mult%0A--%20Description%3A%20Top-level%20entity%20for%20evaluating%20all%20the%20previous%0A--%20implementations.%0A%0Alibrary%20ieee%3B%0Ause%20ieee.std_logic_1164.all%3B%0Ause%20ieee.numeric_std.all%3B%0A%0Aentity%20mult%20is%0A%20%20%20%20generic%20(%0A%20%20%20%20%20%20%20%20INPUT_WIDTH%20%3A%20positive%20%3A%3D%2016%3B%0A%20%20%20%20%20%20%20%20IS_SIGNED%20%20%20%3A%20boolean%20%20%3A%3D%20false%0A%20%20%20%20%20%20%20%20)%3B%0A%20%20%20%20port%20(%0A%20%20%20%20%20%20%20%20in0%2C%20in1%20%3A%20in%20%20std_logic_vector(INPUT_WIDTH-1%20downto%200)%3B%0A%20%20%20%20%20%20%20%20product%20%20%3A%20out%20std_logic_vector(INPUT_WIDTH*2-1%20downto%200)%0A%20%20%20%20%20%20%20%20)%3B%0Aend%20mult%3B%0A%0Aarchitecture%20default_arch%20of%20mult%20is%0Abegin%0A%20%20%20%20--%20INSTRUCTION%3A%20uncommend%20the%20architecture%20you%20would%20like%20to%20evalute.%0A%20%20%20%20--%20If%20testing%20the%20mult_high_low%20implementaitons%2C%20you%20must%20commend%20out%20the%0A%20%20%20%20--%20entire%20generic%20map%20and%20port%20map%20for%20mult1.%0A%20%20%20%20%0A%20%20%20%20U_MULT%20%3A%20entity%20work.mult1(arch1)%0A%20%20%20%20%20--U_MULT%20%3A%20entity%20work.mult1(arch2)%0A%20%20%20%20%20--U_MULT%20%3A%20entity%20work.mult1(arch_2008)%0A%20%20%20%20%20%20%20%20generic%20map%20(%0A%20%20%20%20%20%20%20%20%20%20%20%20INPUT_WIDTH%20%3D%3E%20INPUT_WIDTH%2C%0A%20%20%20%20%20%20%20%20%20%20%20%20IS_SIGNED%20%20%20%3D%3E%20IS_SIGNED)%0A%20%20%20%20%20%20%20%20port%20map%20(%0A%20%20%20%20%20%20%20%20%20%20%20%20in0%20%20%20%20%20%3D%3E%20in0%2C%0A%20%20%20%20%20%20%20%20%20%20%20%20in1%20%20%20%20%20%3D%3E%20in1%2C%0A%20%20%20%20%20%20%20%20%20%20%20%20product%20%3D%3E%20product%0A%20%20%20%20%20%20%20%20%20%20%20%20)%3B%0A%0A%0A%20%20%20%20--U_MULT%20%3A%20entity%20work.mult_high_low(arch1)%0A%20%20%20%20--U_MULT%20%3A%20entity%20work.mult_high_low(arch2)%0A%20%20%20%20--U_MULT%20%3A%20entity%20work.mult_high_low(arch_2008)%0A%20%20%20%20%20%20%20%20--generic%20map%20(%0A%20%20%20%20%20%20%20%20--%20%20%20%20INPUT_WIDTH%20%3D%3E%20INPUT_WIDTH%2C%0A%20%20%20%20%20%20%20%20--%20%20%20%20IS_SIGNED%20%3D%3E%20IS_SIGNED)%0A%20%20%20%20%20%20%20%20--port%20map%20(%0A%20%20%20%20%20%20%20%20--%20%20%20%20in0%20%3D%3E%20in0%2C%0A%20%20%20%20%20%20%20%20--%20%20%20%20in1%20%3D%3E%20in1%2C%0A%20%20%20%20%20%20%20%20--%20%20%20%20high%20%3D%3E%20product(INPUT_WIDTH*2-1%20downto%20INPUT_WIDTH)%2C%0A%20%20%20%20%20%20%20%20--%20%20%20%20low%20%3D%3E%20product(INPUT_WIDTH-1%20downto%200)%0A%20%20%20%20%20%20%20%20--%20%20%20%20)%3B%0A%0A%0Aend%20default_arch%3B%0A" style="text-decoration:none !important;" download="mult.vhd"><code style="border:1px solid var(--vp-c-brand-darker);color:var(--vp-c-brand-darker);padding:0.4em 0.8em;margin:0 0.8em 0.4em 0;">mult.vhd</code></a><a href="data:text/plain;charset=utf-8,--%20Greg%20Stitt%0A--%20University%20of%20Florida%0A%0Alibrary%20ieee%3B%0Ause%20ieee.std_logic_1164.all%3B%0Ause%20ieee.numeric_std.all%3B%0A%0Aentity%20mult_tb%20is%0Aend%20mult_tb%3B%0A%0Aarchitecture%20exhaustive%20of%20mult_tb%20is%0A%0A%20%20%20%20constant%20INPUT_WIDTH%20%3A%20integer%20%3A%3D%208%3B%0A%20%20%20%20%0A%20%20%20%20signal%20in0%20%20%20%20%20%20%20%3A%20std_logic_vector(INPUT_WIDTH-1%20downto%200)%3B%0A%20%20%20%20signal%20in1%20%20%20%20%20%20%20%3A%20std_logic_vector(INPUT_WIDTH-1%20downto%200)%3B%0A%20%20%20%20signal%20product_signed%20%20%20%20%3A%20std_logic_vector(INPUT_WIDTH*2-1%20downto%200)%3B%0A%20%20%20%20signal%20product_unsigned%20%20%20%20%3A%20std_logic_vector(INPUT_WIDTH*2-1%20downto%200)%3B%20%20%0A%20%20%20%20%0Abegin%20%20--%20TB%0A%0A%20%20%20%20UUT_SIGNED%20%3A%20entity%20work.mult%0A%20%20%20%20%20%20%20%20generic%20map%20(INPUT_WIDTH%20%3D%3E%20INPUT_WIDTH%2C%0A%20%20%20%20%20%20%20%20%20%20%20%20%20%20%20%20%20%20%20%20%20IS_SIGNED%20%3D%3E%20true)%0A%20%20%20%20%20%20%20%20port%20map%20(%0A%20%20%20%20%20%20%20%20%20%20%20%20in0%20%20%20%20%20%20%20%3D%3E%20in0%2C%0A%20%20%20%20%20%20%20%20%20%20%20%20in1%20%20%20%20%20%20%20%3D%3E%20in1%2C%0A%20%20%20%20%20%20%20%20%20%20%20%20product%20%3D%3E%20product_signed)%3B%0A%0A%20%20%20%20UUT_UNSIGNED%20%3A%20entity%20work.mult%0A%20%20%20%20%20%20%20%20generic%20map%20(INPUT_WIDTH%20%3D%3E%20INPUT_WIDTH%2C%0A%20%20%20%20%20%20%20%20%20%20%20%20%20%20%20%20%20%20%20%20%20IS_SIGNED%20%3D%3E%20false)%0A%20%20%20%20%20%20%20%20port%20map%20(%0A%20%20%20%20%20%20%20%20%20%20%20%20in0%20%20%20%20%20%20%20%3D%3E%20in0%2C%0A%20%20%20%20%20%20%20%20%20%20%20%20in1%20%20%20%20%20%20%20%3D%3E%20in1%2C%0A%20%20%20%20%20%20%20%20%20%20%20%20product%20%3D%3E%20product_unsigned)%3B%0A%0A%20%20%20%20%0A%20%20%20%20process%0A%20%20%20%20%20%20%20%20variable%20product_signed_correct%20%3A%20std_logic_vector(INPUT_WIDTH*2-1%20downto%200)%3B%0A%20%20%20%20%20%20%20%20variable%20product_unsigned_correct%20%3A%20std_logic_vector(INPUT_WIDTH*2-1%20downto%200)%3B%0A%20%20%20%20begin%0A%20%20%20%20%20%20%20%20--%20Test%20all%20input%20combinations.%20Note%20that%20this%20is%20only%20feasible%0A%20%20%20%20%20%20%20%20--%20for%20small%20widths.%20Better%20strategies%20for%20testbenches%20will%20be%0A%20%20%20%20%20%20%20%20--%20discussed%20later.%0A%20%20%20%20%20%20%20%20%0A%20%20%20%20%20%20%20%20for%20i%20in%200%20to%202**INPUT_WIDTH-1%20loop%0A%20%20%20%20%20%20%20%20%20%20%20%20for%20j%20in%200%20to%202**INPUT_WIDTH-1%20loop%0A%20%20%20%20%20%20%20%20%20%20%20%20%20%20%20%20%0A%20%20%20%20%20%20%20%20%20%20%20%20%20%20%20%20in0%20%3C%3D%20std_logic_vector(to_unsigned(i%2C%20INPUT_WIDTH))%3B%0A%20%20%20%20%20%20%20%20%20%20%20%20%20%20%20%20in1%20%3C%3D%20std_logic_vector(to_unsigned(j%2C%20INPUT_WIDTH))%3B%0A%20%20%20%20%20%20%20%20%20%20%20%20%20%20%20%20wait%20for%2010%20ns%3B%0A%0A%20%20%20%20%20%20%20%20%20%20%20%20%20%20%20%20product_signed_correct%20%3A%3D%20std_logic_vector(signed(in0)%20*%20signed(in1))%3B%0A%20%20%20%20%20%20%20%20%20%20%20%20%20%20%20%20product_unsigned_correct%20%3A%3D%20std_logic_vector(unsigned(in0)%20*%20unsigned(in1))%3B%0A%20%20%20%20%20%20%20%20%20%20%20%20%20%20%20%20%0A%20%20%20%20%20%20%20%20%20%20%20%20%20%20%20%20assert(product_signed%20%3D%20product_signed_correct)%3B%0A%20%20%20%20%20%20%20%20%20%20%20%20%20%20%20%20assert(product_unsigned%20%3D%20product_unsigned_correct)%3B%0A%20%20%20%20%20%20%20%20%20%20%20%20end%20loop%3B%20%20--%20j%0A%20%20%20%20%20%20%20%20end%20loop%3B%20%20--%20i%0A%0A%20%20%20%20%20%20%20%20report%20%22Tests%20completed.%22%3B%0A%20%20%20%20%20%20%20%20wait%3B%0A%20%20%20%20end%20process%3B%0A%0Aend%20exhaustive%3B%0A" style="text-decoration:none !important;" download="mult_tb.vhd"><code style="border:1px solid var(--vp-c-brand-darker);color:var(--vp-c-brand-darker);padding:0.4em 0.8em;margin:0 0.8em 0.4em 0;">mult_tb.vhd</code></a></div><div style="font-size:0.8em;font-weight:bold;margin-top:1em;"> If your browser displays the code as plain text, press <code style="font-size:inherit;">Ctrl/Cmd</code> + <code style="font-size:inherit;">S</code> to save it. </div></details><h1 id="brief" tabindex="-1">Brief <a class="header-anchor" href="#brief" aria-hidden="true">#</a></h1><ul><li><p>Introduces multiplication, if-generate statements, and slicing.</p></li><li><p>Testbench tests signed and unsigned instances simultaneously.</p></li></ul><h2 id="entity-mult1" tabindex="-1">Entity <code>mult1</code> <a class="header-anchor" href="#entity-mult1" aria-hidden="true">#</a></h2><p>This exact demonstrates a number of different ways of implementing a multiplier. There is a mult entity at the bottom of the file that acts as a top level to evaluate the different implementations.</p><p>Entity: mult1 Description: Implements a multiplier that prevents overflow by producing a product that is twice the width of the inputs. It uses a generic to specify the input width, and whether or not the inputs are signed.</p><div class="language-vhdl"><button class="copy"></button><span class="lang">vhdl</span><pre><code><span class="line"><span style="color:#89DDFF;">entity</span><span style="color:#A6ACCD;"> </span><span style="color:#FFCB6B;">mult1</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">is</span></span>
<span class="line"><span style="color:#A6ACCD;">    </span><span style="color:#89DDFF;">generic</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">(</span></span>
<span class="line"><span style="color:#A6ACCD;">        INPUT_WIDTH </span><span style="color:#89DDFF;">:</span><span style="color:#A6ACCD;"> </span><span style="color:#FFCB6B;">positive</span><span style="color:#89DDFF;">;</span></span>
<span class="line"><span style="color:#A6ACCD;">        IS_SIGNED   </span><span style="color:#89DDFF;">:</span><span style="color:#A6ACCD;"> </span><span style="color:#FFCB6B;">boolean</span></span>
<span class="line"><span style="color:#A6ACCD;">        </span><span style="color:#89DDFF;">);</span></span>
<span class="line"><span style="color:#A6ACCD;">    </span><span style="color:#89DDFF;">port</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">(</span></span>
<span class="line"><span style="color:#A6ACCD;">        in0</span><span style="color:#89DDFF;">,</span><span style="color:#A6ACCD;"> in1 </span><span style="color:#89DDFF;">:</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">in</span><span style="color:#A6ACCD;">  </span><span style="color:#FFCB6B;">std_logic_vector</span><span style="color:#89DDFF;">(</span><span style="color:#A6ACCD;">INPUT_WIDTH</span><span style="color:#89DDFF;">-</span><span style="color:#F78C6C;">1</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">downto</span><span style="color:#A6ACCD;"> </span><span style="color:#F78C6C;">0</span><span style="color:#89DDFF;">);</span></span>
<span class="line"><span style="color:#A6ACCD;">        product  </span><span style="color:#89DDFF;">:</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">out</span><span style="color:#A6ACCD;"> </span><span style="color:#FFCB6B;">std_logic_vector</span><span style="color:#89DDFF;">(</span><span style="color:#A6ACCD;">INPUT_WIDTH</span><span style="color:#89DDFF;">*</span><span style="color:#F78C6C;">2</span><span style="color:#89DDFF;">-</span><span style="color:#F78C6C;">1</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">downto</span><span style="color:#A6ACCD;"> </span><span style="color:#F78C6C;">0</span><span style="color:#89DDFF;">)</span></span>
<span class="line"><span style="color:#A6ACCD;">        </span><span style="color:#89DDFF;">);</span></span>
<span class="line"><span style="color:#89DDFF;">end</span><span style="color:#A6ACCD;"> </span><span style="color:#FFCB6B;">mult1</span><span style="color:#89DDFF;">;</span></span>
<span class="line"></span></code></pre></div><h3 id="arch-arch1-of-mult1" tabindex="-1">Arch <code>arch1</code> of <a href="#entity-mult1"><code>mult1</code></a> <a class="header-anchor" href="#arch-arch1-of-mult1" aria-hidden="true">#</a></h3><div class="language-vhdl"><button class="copy"></button><span class="lang">vhdl</span><pre><code><span class="line"><span style="color:#89DDFF;">architecture</span><span style="color:#A6ACCD;"> </span><span style="color:#FFCB6B;">arch1</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">of</span><span style="color:#A6ACCD;"> </span><span style="color:#FFCB6B;">mult1</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">is</span></span>
<span class="line"><span style="color:#89DDFF;">begin</span></span>
<span class="line"><span style="color:#A6ACCD;">    </span><span style="color:#676E95;">-- A multiplier is combinational logic, so we still make sure to include</span></span>
<span class="line"><span style="color:#A6ACCD;">    </span><span style="color:#676E95;">-- all inputs in the sensitivity list.</span></span>
<span class="line"><span style="color:#A6ACCD;">    </span><span style="color:#89DDFF;">process(</span><span style="color:#A6ACCD;">in0</span><span style="color:#89DDFF;">,</span><span style="color:#A6ACCD;"> in1</span><span style="color:#89DDFF;">)</span></span>
<span class="line"><span style="color:#A6ACCD;">    </span><span style="color:#89DDFF;">begin</span></span>
<span class="line"><span style="color:#A6ACCD;">        </span><span style="color:#676E95;">-- Check the signedness to determine how to case the inputs. Like</span></span>
<span class="line"><span style="color:#A6ACCD;">        </span><span style="color:#676E95;">-- addition, numeric_std requires multiplication to have either signed</span></span>
<span class="line"><span style="color:#A6ACCD;">        </span><span style="color:#676E95;">-- or unsigned inputs, which makes sense in this case since the product</span></span>
<span class="line"><span style="color:#A6ACCD;">        </span><span style="color:#676E95;">-- depends on the sign.</span></span>
<span class="line"><span style="color:#A6ACCD;">        </span><span style="color:#89DDFF;">if</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">(</span><span style="color:#A6ACCD;">IS_SIGNED</span><span style="color:#89DDFF;">)</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">then</span></span>
<span class="line"><span style="color:#A6ACCD;">            </span><span style="color:#676E95;">-- We don&#39;t have to do anything extra to get a product that is</span></span>
<span class="line"><span style="color:#A6ACCD;">            </span><span style="color:#676E95;">-- twice the width of the inputs because the multiplication operator</span></span>
<span class="line"><span style="color:#A6ACCD;">            </span><span style="color:#676E95;">-- returns a signal whose width is the sum of the widths of the</span></span>
<span class="line"><span style="color:#A6ACCD;">            </span><span style="color:#676E95;">-- inputs.</span></span>
<span class="line"><span style="color:#A6ACCD;">            </span><span style="color:#676E95;">--</span></span>
<span class="line"><span style="color:#A6ACCD;">            </span><span style="color:#676E95;">-- If you want a truncated output, things get a little tricker.</span></span>
<span class="line"><span style="color:#A6ACCD;">            </span><span style="color:#676E95;">-- I haven&#39;t checked the VHDL standard for a specific definition,</span></span>
<span class="line"><span style="color:#A6ACCD;">            </span><span style="color:#676E95;">-- but some tools will let you assign a multiplication to a smaller</span></span>
<span class="line"><span style="color:#A6ACCD;">            </span><span style="color:#676E95;">-- signal, basically handling the truncation automatically. However,</span></span>
<span class="line"><span style="color:#A6ACCD;">            </span><span style="color:#676E95;">-- others will not. In my test, Modelsim automatically truncated</span></span>
<span class="line"><span style="color:#A6ACCD;">            </span><span style="color:#676E95;">-- the multiplication, where as Quartus report an error about a</span></span>
<span class="line"><span style="color:#A6ACCD;">            </span><span style="color:#676E95;">-- width mismatch.</span></span>
<span class="line"><span style="color:#A6ACCD;">            </span><span style="color:#676E95;">--</span></span>
<span class="line"><span style="color:#A6ACCD;">            </span><span style="color:#676E95;">-- To work across all tools, it is best to always use a product</span></span>
<span class="line"><span style="color:#A6ACCD;">            </span><span style="color:#676E95;">-- whose width is the sum of input widths. If you don&#39;t need</span></span>
<span class="line"><span style="color:#A6ACCD;">            </span><span style="color:#676E95;">-- all the bits, simply ignore them. This unfortunately can cause</span></span>
<span class="line"><span style="color:#A6ACCD;">            </span><span style="color:#676E95;">-- warnings in some FPGA tools, which can be annoying, but is still</span></span>
<span class="line"><span style="color:#A6ACCD;">            </span><span style="color:#676E95;">-- the most portable approach.</span></span>
<span class="line"><span style="color:#A6ACCD;">            product </span><span style="color:#89DDFF;">&lt;=</span><span style="color:#A6ACCD;"> </span><span style="color:#FFCB6B;">std_logic_vector</span><span style="color:#89DDFF;">(</span><span style="color:#FFCB6B;">signed</span><span style="color:#89DDFF;">(</span><span style="color:#A6ACCD;">in0</span><span style="color:#89DDFF;">)</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">*</span><span style="color:#A6ACCD;"> </span><span style="color:#FFCB6B;">signed</span><span style="color:#89DDFF;">(</span><span style="color:#A6ACCD;">in1</span><span style="color:#89DDFF;">));</span></span>
<span class="line"><span style="color:#A6ACCD;">        </span><span style="color:#89DDFF;">else</span></span>
<span class="line"><span style="color:#A6ACCD;">            product </span><span style="color:#89DDFF;">&lt;=</span><span style="color:#A6ACCD;"> </span><span style="color:#FFCB6B;">std_logic_vector</span><span style="color:#89DDFF;">(</span><span style="color:#FFCB6B;">unsigned</span><span style="color:#89DDFF;">(</span><span style="color:#A6ACCD;">in0</span><span style="color:#89DDFF;">)</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">*</span><span style="color:#A6ACCD;"> </span><span style="color:#FFCB6B;">unsigned</span><span style="color:#89DDFF;">(</span><span style="color:#A6ACCD;">in1</span><span style="color:#89DDFF;">));</span></span>
<span class="line"><span style="color:#A6ACCD;">        </span><span style="color:#89DDFF;">end</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">if;</span></span>
<span class="line"><span style="color:#A6ACCD;">    </span><span style="color:#89DDFF;">end</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">process;</span></span>
<span class="line"><span style="color:#89DDFF;">end</span><span style="color:#A6ACCD;"> </span><span style="color:#FFCB6B;">arch1</span><span style="color:#89DDFF;">;</span></span>
<span class="line"></span></code></pre></div><h3 id="arch-arch2-of-mult1" tabindex="-1">Arch <code>arch2</code> of <a href="#entity-mult1"><code>mult1</code></a> <a class="header-anchor" href="#arch-arch2-of-mult1" aria-hidden="true">#</a></h3><div class="language-vhdl"><button class="copy"></button><span class="lang">vhdl</span><pre><code><span class="line"><span style="color:#89DDFF;">architecture</span><span style="color:#A6ACCD;"> </span><span style="color:#FFCB6B;">arch2</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">of</span><span style="color:#A6ACCD;"> </span><span style="color:#FFCB6B;">mult1</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">is</span></span>
<span class="line"><span style="color:#89DDFF;">begin</span></span>
<span class="line"><span style="color:#A6ACCD;">    </span><span style="color:#676E95;">-- We can use concurrent assignments, but need extra logic to check the</span></span>
<span class="line"><span style="color:#A6ACCD;">    </span><span style="color:#676E95;">-- signedness. We could potentially use when-else or with-select, but we</span></span>
<span class="line"><span style="color:#A6ACCD;">    </span><span style="color:#676E95;">-- can also an if-generate. These will be explored more in the structural</span></span>
<span class="line"><span style="color:#A6ACCD;">    </span><span style="color:#676E95;">-- architecture section.</span></span>
<span class="line"><span style="color:#A6ACCD;">    </span><span style="color:#F07178;">U_SIGNED</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">:</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">if</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">(</span><span style="color:#A6ACCD;">IS_SIGNED</span><span style="color:#89DDFF;">)</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">generate</span></span>
<span class="line"><span style="color:#A6ACCD;">        product </span><span style="color:#89DDFF;">&lt;=</span><span style="color:#A6ACCD;"> </span><span style="color:#FFCB6B;">std_logic_vector</span><span style="color:#89DDFF;">(</span><span style="color:#FFCB6B;">signed</span><span style="color:#89DDFF;">(</span><span style="color:#A6ACCD;">in0</span><span style="color:#89DDFF;">)</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">*</span><span style="color:#A6ACCD;"> </span><span style="color:#FFCB6B;">signed</span><span style="color:#89DDFF;">(</span><span style="color:#A6ACCD;">in1</span><span style="color:#89DDFF;">));</span></span>
<span class="line"><span style="color:#A6ACCD;">    </span><span style="color:#89DDFF;">end</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">generate;</span></span>
<span class="line"></span>
<span class="line"><span style="color:#A6ACCD;">    </span><span style="color:#676E95;">-- It&#39;s annoying, but VHDL 1993 does not have an else generate construct,</span></span>
<span class="line"><span style="color:#A6ACCD;">    </span><span style="color:#676E95;">-- so we need to explicitly state the else condition.</span></span>
<span class="line"><span style="color:#A6ACCD;">    </span><span style="color:#F07178;">U_UNSIGNED</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">:</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">if</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">(not</span><span style="color:#A6ACCD;"> IS_SIGNED</span><span style="color:#89DDFF;">)</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">generate</span></span>
<span class="line"><span style="color:#A6ACCD;">        product </span><span style="color:#89DDFF;">&lt;=</span><span style="color:#A6ACCD;"> </span><span style="color:#FFCB6B;">std_logic_vector</span><span style="color:#89DDFF;">(</span><span style="color:#FFCB6B;">unsigned</span><span style="color:#89DDFF;">(</span><span style="color:#A6ACCD;">in0</span><span style="color:#89DDFF;">)</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">*</span><span style="color:#A6ACCD;"> </span><span style="color:#FFCB6B;">unsigned</span><span style="color:#89DDFF;">(</span><span style="color:#A6ACCD;">in1</span><span style="color:#89DDFF;">));</span></span>
<span class="line"><span style="color:#A6ACCD;">    </span><span style="color:#89DDFF;">end</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">generate;</span></span>
<span class="line"></span>
<span class="line"><span style="color:#89DDFF;">end</span><span style="color:#A6ACCD;"> </span><span style="color:#FFCB6B;">arch2</span><span style="color:#89DDFF;">;</span></span>
<span class="line"></span></code></pre></div><h2 id="entity-mult-high-low" tabindex="-1">Entity <code>mult_high_low</code> <a class="header-anchor" href="#entity-mult-high-low" aria-hidden="true">#</a></h2><p>VHDL 2008 introduced an else generate, which simplifies the previous architecture.</p><p>architecture arch_2008 of mult1 is begin U_MULT : if (IS_SIGNED) generate product &lt;= std_logic_vector(signed(in0) * signed(in1)); else generate product &lt;= std_logic_vector(unsigned(in0) * unsigned(in1)); end generate; end arch_2008;</p><p>Entity: mult_high_low Description: This entity implements the same functionality, but instead of single product, it divides the product into a high and low signal. Technically, this is never needed because you could always split the output of the previous entity, but it demonstrates some new constructs.</p><div class="language-vhdl"><button class="copy"></button><span class="lang">vhdl</span><pre><code><span class="line"><span style="color:#89DDFF;">entity</span><span style="color:#A6ACCD;"> </span><span style="color:#FFCB6B;">mult_high_low</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">is</span></span>
<span class="line"><span style="color:#A6ACCD;">    </span><span style="color:#89DDFF;">generic</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">(</span></span>
<span class="line"><span style="color:#A6ACCD;">        INPUT_WIDTH </span><span style="color:#89DDFF;">:</span><span style="color:#A6ACCD;"> </span><span style="color:#FFCB6B;">positive</span><span style="color:#89DDFF;">;</span></span>
<span class="line"><span style="color:#A6ACCD;">        IS_SIGNED   </span><span style="color:#89DDFF;">:</span><span style="color:#A6ACCD;"> </span><span style="color:#FFCB6B;">boolean</span></span>
<span class="line"><span style="color:#A6ACCD;">        </span><span style="color:#89DDFF;">);</span></span>
<span class="line"><span style="color:#A6ACCD;">    </span><span style="color:#89DDFF;">port</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">(</span></span>
<span class="line"><span style="color:#A6ACCD;">        in0</span><span style="color:#89DDFF;">,</span><span style="color:#A6ACCD;"> in1  </span><span style="color:#89DDFF;">:</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">in</span><span style="color:#A6ACCD;">  </span><span style="color:#FFCB6B;">std_logic_vector</span><span style="color:#89DDFF;">(</span><span style="color:#A6ACCD;">INPUT_WIDTH</span><span style="color:#89DDFF;">-</span><span style="color:#F78C6C;">1</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">downto</span><span style="color:#A6ACCD;"> </span><span style="color:#F78C6C;">0</span><span style="color:#89DDFF;">);</span></span>
<span class="line"><span style="color:#A6ACCD;">        high</span><span style="color:#89DDFF;">,</span><span style="color:#A6ACCD;"> low </span><span style="color:#89DDFF;">:</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">out</span><span style="color:#A6ACCD;"> </span><span style="color:#FFCB6B;">std_logic_vector</span><span style="color:#89DDFF;">(</span><span style="color:#A6ACCD;">INPUT_WIDTH</span><span style="color:#89DDFF;">-</span><span style="color:#F78C6C;">1</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">downto</span><span style="color:#A6ACCD;"> </span><span style="color:#F78C6C;">0</span><span style="color:#89DDFF;">)</span></span>
<span class="line"><span style="color:#A6ACCD;">        </span><span style="color:#89DDFF;">);</span></span>
<span class="line"><span style="color:#89DDFF;">end</span><span style="color:#A6ACCD;"> </span><span style="color:#FFCB6B;">mult_high_low</span><span style="color:#89DDFF;">;</span></span>
<span class="line"></span></code></pre></div><h3 id="arch-arch1-of-mult-high-low" tabindex="-1">Arch <code>arch1</code> of <a href="#entity-mult-high-low"><code>mult_high_low</code></a> <a class="header-anchor" href="#arch-arch1-of-mult-high-low" aria-hidden="true">#</a></h3><div class="language-vhdl"><button class="copy"></button><span class="lang">vhdl</span><pre><code><span class="line"><span style="color:#89DDFF;">architecture</span><span style="color:#A6ACCD;"> </span><span style="color:#FFCB6B;">arch1</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">of</span><span style="color:#A6ACCD;"> </span><span style="color:#FFCB6B;">mult_high_low</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">is</span></span>
<span class="line"><span style="color:#89DDFF;">begin</span></span>
<span class="line"><span style="color:#A6ACCD;">    </span><span style="color:#89DDFF;">process(</span><span style="color:#A6ACCD;">in0</span><span style="color:#89DDFF;">,</span><span style="color:#A6ACCD;"> in1</span><span style="color:#89DDFF;">)</span></span>
<span class="line"><span style="color:#A6ACCD;">        </span><span style="color:#89DDFF;">variable</span><span style="color:#A6ACCD;"> temp </span><span style="color:#89DDFF;">:</span><span style="color:#A6ACCD;"> </span><span style="color:#FFCB6B;">std_logic_vector</span><span style="color:#89DDFF;">(</span><span style="color:#A6ACCD;">INPUT_WIDTH</span><span style="color:#89DDFF;">*</span><span style="color:#F78C6C;">2</span><span style="color:#89DDFF;">-</span><span style="color:#F78C6C;">1</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">downto</span><span style="color:#A6ACCD;"> </span><span style="color:#F78C6C;">0</span><span style="color:#89DDFF;">);</span></span>
<span class="line"><span style="color:#A6ACCD;">    </span><span style="color:#89DDFF;">begin</span></span>
<span class="line"><span style="color:#A6ACCD;">        </span><span style="color:#676E95;">-- Here we use a variable to get the full product, and then slice</span></span>
<span class="line"><span style="color:#A6ACCD;">        </span><span style="color:#676E95;">-- into that product to create high and low. It is important that</span></span>
<span class="line"><span style="color:#A6ACCD;">        </span><span style="color:#676E95;">-- we use a variable for temp, or this won&#39;t work correctly.</span></span>
<span class="line"><span style="color:#A6ACCD;">        </span><span style="color:#89DDFF;">if</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">(</span><span style="color:#A6ACCD;">IS_SIGNED</span><span style="color:#89DDFF;">)</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">then</span></span>
<span class="line"><span style="color:#A6ACCD;">            temp </span><span style="color:#89DDFF;">:=</span><span style="color:#A6ACCD;"> </span><span style="color:#FFCB6B;">std_logic_vector</span><span style="color:#89DDFF;">(</span><span style="color:#FFCB6B;">signed</span><span style="color:#89DDFF;">(</span><span style="color:#A6ACCD;">in0</span><span style="color:#89DDFF;">)</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">*</span><span style="color:#A6ACCD;"> </span><span style="color:#FFCB6B;">signed</span><span style="color:#89DDFF;">(</span><span style="color:#A6ACCD;">in1</span><span style="color:#89DDFF;">));</span></span>
<span class="line"><span style="color:#A6ACCD;">        </span><span style="color:#89DDFF;">else</span></span>
<span class="line"><span style="color:#A6ACCD;">            temp </span><span style="color:#89DDFF;">:=</span><span style="color:#A6ACCD;"> </span><span style="color:#FFCB6B;">std_logic_vector</span><span style="color:#89DDFF;">(</span><span style="color:#FFCB6B;">unsigned</span><span style="color:#89DDFF;">(</span><span style="color:#A6ACCD;">in0</span><span style="color:#89DDFF;">)</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">*</span><span style="color:#A6ACCD;"> </span><span style="color:#FFCB6B;">unsigned</span><span style="color:#89DDFF;">(</span><span style="color:#A6ACCD;">in1</span><span style="color:#89DDFF;">));</span></span>
<span class="line"><span style="color:#A6ACCD;">        </span><span style="color:#89DDFF;">end</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">if;</span></span>
<span class="line"></span>
<span class="line"><span style="color:#A6ACCD;">        high </span><span style="color:#89DDFF;">&lt;=</span><span style="color:#A6ACCD;"> temp</span><span style="color:#89DDFF;">(</span><span style="color:#A6ACCD;">INPUT_WIDTH</span><span style="color:#89DDFF;">*</span><span style="color:#F78C6C;">2</span><span style="color:#89DDFF;">-</span><span style="color:#F78C6C;">1</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">downto</span><span style="color:#A6ACCD;"> INPUT_WIDTH</span><span style="color:#89DDFF;">);</span></span>
<span class="line"><span style="color:#A6ACCD;">        low  </span><span style="color:#89DDFF;">&lt;=</span><span style="color:#A6ACCD;"> temp</span><span style="color:#89DDFF;">(</span><span style="color:#A6ACCD;">INPUT_WIDTH</span><span style="color:#89DDFF;">-</span><span style="color:#F78C6C;">1</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">downto</span><span style="color:#A6ACCD;"> </span><span style="color:#F78C6C;">0</span><span style="color:#89DDFF;">);</span></span>
<span class="line"><span style="color:#A6ACCD;">    </span><span style="color:#89DDFF;">end</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">process;</span></span>
<span class="line"><span style="color:#89DDFF;">end</span><span style="color:#A6ACCD;"> </span><span style="color:#FFCB6B;">arch1</span><span style="color:#89DDFF;">;</span></span>
<span class="line"></span></code></pre></div><h3 id="arch-arch2-of-mult-high-low" tabindex="-1">Arch <code>arch2</code> of <a href="#entity-mult-high-low"><code>mult_high_low</code></a> <a class="header-anchor" href="#arch-arch2-of-mult-high-low" aria-hidden="true">#</a></h3><p>In this example, we avoid the need for a variable by assigning the temp signal in the process, and assigning high and low concurrently. Splitting functionality across sequential and concurrent statements can often be a convenient strategy.</p><div class="language-vhdl"><button class="copy"></button><span class="lang">vhdl</span><pre><code><span class="line"><span style="color:#89DDFF;">architecture</span><span style="color:#A6ACCD;"> </span><span style="color:#FFCB6B;">arch2</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">of</span><span style="color:#A6ACCD;"> </span><span style="color:#FFCB6B;">mult_high_low</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">is</span></span>
<span class="line"><span style="color:#A6ACCD;">    </span><span style="color:#89DDFF;">signal</span><span style="color:#A6ACCD;"> temp </span><span style="color:#89DDFF;">:</span><span style="color:#A6ACCD;"> </span><span style="color:#FFCB6B;">std_logic_vector</span><span style="color:#89DDFF;">(</span><span style="color:#A6ACCD;">INPUT_WIDTH</span><span style="color:#89DDFF;">*</span><span style="color:#F78C6C;">2</span><span style="color:#89DDFF;">-</span><span style="color:#F78C6C;">1</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">downto</span><span style="color:#A6ACCD;"> </span><span style="color:#F78C6C;">0</span><span style="color:#89DDFF;">);</span></span>
<span class="line"><span style="color:#89DDFF;">begin</span></span>
<span class="line"><span style="color:#A6ACCD;">    </span><span style="color:#89DDFF;">process(</span><span style="color:#A6ACCD;">in0</span><span style="color:#89DDFF;">,</span><span style="color:#A6ACCD;"> in1</span><span style="color:#89DDFF;">)</span></span>
<span class="line"><span style="color:#A6ACCD;">    </span><span style="color:#89DDFF;">begin</span></span>
<span class="line"><span style="color:#A6ACCD;">        </span><span style="color:#89DDFF;">if</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">(</span><span style="color:#A6ACCD;">IS_SIGNED</span><span style="color:#89DDFF;">)</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">then</span></span>
<span class="line"><span style="color:#A6ACCD;">            temp </span><span style="color:#89DDFF;">&lt;=</span><span style="color:#A6ACCD;"> </span><span style="color:#FFCB6B;">std_logic_vector</span><span style="color:#89DDFF;">(</span><span style="color:#FFCB6B;">signed</span><span style="color:#89DDFF;">(</span><span style="color:#A6ACCD;">in0</span><span style="color:#89DDFF;">)</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">*</span><span style="color:#A6ACCD;"> </span><span style="color:#FFCB6B;">signed</span><span style="color:#89DDFF;">(</span><span style="color:#A6ACCD;">in1</span><span style="color:#89DDFF;">));</span></span>
<span class="line"><span style="color:#A6ACCD;">        </span><span style="color:#89DDFF;">else</span></span>
<span class="line"><span style="color:#A6ACCD;">            temp </span><span style="color:#89DDFF;">&lt;=</span><span style="color:#A6ACCD;"> </span><span style="color:#FFCB6B;">std_logic_vector</span><span style="color:#89DDFF;">(</span><span style="color:#FFCB6B;">unsigned</span><span style="color:#89DDFF;">(</span><span style="color:#A6ACCD;">in0</span><span style="color:#89DDFF;">)</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">*</span><span style="color:#A6ACCD;"> </span><span style="color:#FFCB6B;">unsigned</span><span style="color:#89DDFF;">(</span><span style="color:#A6ACCD;">in1</span><span style="color:#89DDFF;">));</span></span>
<span class="line"><span style="color:#A6ACCD;">        </span><span style="color:#89DDFF;">end</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">if;</span></span>
<span class="line"><span style="color:#A6ACCD;">    </span><span style="color:#89DDFF;">end</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">process;</span></span>
<span class="line"></span>
<span class="line"><span style="color:#A6ACCD;">    </span><span style="color:#676E95;">-- Concurrent assignments.</span></span>
<span class="line"><span style="color:#A6ACCD;">    high </span><span style="color:#89DDFF;">&lt;=</span><span style="color:#A6ACCD;"> temp</span><span style="color:#89DDFF;">(</span><span style="color:#A6ACCD;">INPUT_WIDTH</span><span style="color:#89DDFF;">*</span><span style="color:#F78C6C;">2</span><span style="color:#89DDFF;">-</span><span style="color:#F78C6C;">1</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">downto</span><span style="color:#A6ACCD;"> INPUT_WIDTH</span><span style="color:#89DDFF;">);</span></span>
<span class="line"><span style="color:#A6ACCD;">    low  </span><span style="color:#89DDFF;">&lt;=</span><span style="color:#A6ACCD;"> temp</span><span style="color:#89DDFF;">(</span><span style="color:#A6ACCD;">INPUT_WIDTH</span><span style="color:#89DDFF;">-</span><span style="color:#F78C6C;">1</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">downto</span><span style="color:#A6ACCD;"> </span><span style="color:#F78C6C;">0</span><span style="color:#89DDFF;">);</span></span>
<span class="line"><span style="color:#89DDFF;">end</span><span style="color:#A6ACCD;"> </span><span style="color:#FFCB6B;">arch2</span><span style="color:#89DDFF;">;</span></span>
<span class="line"></span></code></pre></div><h2 id="entity-mult" tabindex="-1">Entity <code>mult</code> <a class="header-anchor" href="#entity-mult" aria-hidden="true">#</a></h2><p>In VHDL 2008, we can assign vector as part of LHS aggregates, which avoids the need for an extra signal.</p><p>architecture arch_2008 of mult_high_low is begin process(in0, in1) begin if (IS_SIGNED) then (high, low) &lt;= std_logic_vector(signed(in0) * signed(in1)); else (high, low) &lt;= std_logic_vector(unsigned(in0) * unsigned(in1)); end if; end process; end arch_2008;</p><p>Entity: mult Description: Top-level entity for evaluating all the previous implementations.</p><div class="language-vhdl"><button class="copy"></button><span class="lang">vhdl</span><pre><code><span class="line"><span style="color:#89DDFF;">entity</span><span style="color:#A6ACCD;"> </span><span style="color:#FFCB6B;">mult</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">is</span></span>
<span class="line"><span style="color:#A6ACCD;">    </span><span style="color:#89DDFF;">generic</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">(</span></span>
<span class="line"><span style="color:#A6ACCD;">        INPUT_WIDTH </span><span style="color:#89DDFF;">:</span><span style="color:#A6ACCD;"> </span><span style="color:#FFCB6B;">positive</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">:=</span><span style="color:#A6ACCD;"> </span><span style="color:#F78C6C;">16</span><span style="color:#89DDFF;">;</span></span>
<span class="line"><span style="color:#A6ACCD;">        IS_SIGNED   </span><span style="color:#89DDFF;">:</span><span style="color:#A6ACCD;"> </span><span style="color:#FFCB6B;">boolean</span><span style="color:#A6ACCD;">  </span><span style="color:#89DDFF;">:=</span><span style="color:#A6ACCD;"> false</span></span>
<span class="line"><span style="color:#A6ACCD;">        </span><span style="color:#89DDFF;">);</span></span>
<span class="line"><span style="color:#A6ACCD;">    </span><span style="color:#89DDFF;">port</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">(</span></span>
<span class="line"><span style="color:#A6ACCD;">        in0</span><span style="color:#89DDFF;">,</span><span style="color:#A6ACCD;"> in1 </span><span style="color:#89DDFF;">:</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">in</span><span style="color:#A6ACCD;">  </span><span style="color:#FFCB6B;">std_logic_vector</span><span style="color:#89DDFF;">(</span><span style="color:#A6ACCD;">INPUT_WIDTH</span><span style="color:#89DDFF;">-</span><span style="color:#F78C6C;">1</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">downto</span><span style="color:#A6ACCD;"> </span><span style="color:#F78C6C;">0</span><span style="color:#89DDFF;">);</span></span>
<span class="line"><span style="color:#A6ACCD;">        product  </span><span style="color:#89DDFF;">:</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">out</span><span style="color:#A6ACCD;"> </span><span style="color:#FFCB6B;">std_logic_vector</span><span style="color:#89DDFF;">(</span><span style="color:#A6ACCD;">INPUT_WIDTH</span><span style="color:#89DDFF;">*</span><span style="color:#F78C6C;">2</span><span style="color:#89DDFF;">-</span><span style="color:#F78C6C;">1</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">downto</span><span style="color:#A6ACCD;"> </span><span style="color:#F78C6C;">0</span><span style="color:#89DDFF;">)</span></span>
<span class="line"><span style="color:#A6ACCD;">        </span><span style="color:#89DDFF;">);</span></span>
<span class="line"><span style="color:#89DDFF;">end</span><span style="color:#A6ACCD;"> </span><span style="color:#FFCB6B;">mult</span><span style="color:#89DDFF;">;</span></span>
<span class="line"></span></code></pre></div><h3 id="arch-default-arch-of-mult" tabindex="-1">Arch <code>default_arch</code> of <a href="#entity-mult"><code>mult</code></a> <a class="header-anchor" href="#arch-default-arch-of-mult" aria-hidden="true">#</a></h3><div class="language-vhdl"><button class="copy"></button><span class="lang">vhdl</span><pre><code><span class="line"><span style="color:#89DDFF;">architecture</span><span style="color:#A6ACCD;"> </span><span style="color:#FFCB6B;">default_arch</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">of</span><span style="color:#A6ACCD;"> </span><span style="color:#FFCB6B;">mult</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">is</span></span>
<span class="line"><span style="color:#89DDFF;">begin</span></span>
<span class="line"><span style="color:#A6ACCD;">    </span><span style="color:#676E95;">-- INSTRUCTION: uncommend the architecture you would like to evalute.</span></span>
<span class="line"><span style="color:#A6ACCD;">    </span><span style="color:#676E95;">-- If testing the mult_high_low implementaitons, you must commend out the</span></span>
<span class="line"><span style="color:#A6ACCD;">    </span><span style="color:#676E95;">-- entire generic map and port map for mult1.</span></span>
<span class="line"><span style="color:#A6ACCD;">    </span></span>
<span class="line"><span style="color:#A6ACCD;">    </span><span style="color:#FFCB6B;">U_MULT</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">:</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">entity</span><span style="color:#A6ACCD;"> </span><span style="color:#F07178;">work</span><span style="color:#89DDFF;">.</span><span style="color:#F07178;">mult1</span><span style="color:#89DDFF;">(</span><span style="color:#F07178;">arch1</span><span style="color:#A6ACCD;">)</span></span>
<span class="line"><span style="color:#A6ACCD;">     </span><span style="color:#676E95;">--U_MULT : entity work.mult1(arch2)</span></span>
<span class="line"><span style="color:#A6ACCD;">     </span><span style="color:#676E95;">--U_MULT : entity work.mult1(arch_2008)</span></span>
<span class="line"><span style="color:#A6ACCD;">        </span><span style="color:#89DDFF;">generic</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">map</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">(</span></span>
<span class="line"><span style="color:#A6ACCD;">            INPUT_WIDTH </span><span style="color:#89DDFF;">=&gt;</span><span style="color:#A6ACCD;"> INPUT_WIDTH</span><span style="color:#89DDFF;">,</span></span>
<span class="line"><span style="color:#A6ACCD;">            IS_SIGNED   </span><span style="color:#89DDFF;">=&gt;</span><span style="color:#A6ACCD;"> IS_SIGNED</span><span style="color:#89DDFF;">)</span></span>
<span class="line"><span style="color:#A6ACCD;">        </span><span style="color:#89DDFF;">port</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">map</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">(</span></span>
<span class="line"><span style="color:#A6ACCD;">            in0     </span><span style="color:#89DDFF;">=&gt;</span><span style="color:#A6ACCD;"> in0</span><span style="color:#89DDFF;">,</span></span>
<span class="line"><span style="color:#A6ACCD;">            in1     </span><span style="color:#89DDFF;">=&gt;</span><span style="color:#A6ACCD;"> in1</span><span style="color:#89DDFF;">,</span></span>
<span class="line"><span style="color:#A6ACCD;">            product </span><span style="color:#89DDFF;">=&gt;</span><span style="color:#A6ACCD;"> product</span></span>
<span class="line"><span style="color:#A6ACCD;">            </span><span style="color:#89DDFF;">);</span></span>
<span class="line"></span>
<span class="line"></span>
<span class="line"><span style="color:#A6ACCD;">    </span><span style="color:#676E95;">--U_MULT : entity work.mult_high_low(arch1)</span></span>
<span class="line"><span style="color:#A6ACCD;">    </span><span style="color:#676E95;">--U_MULT : entity work.mult_high_low(arch2)</span></span>
<span class="line"><span style="color:#A6ACCD;">    </span><span style="color:#676E95;">--U_MULT : entity work.mult_high_low(arch_2008)</span></span>
<span class="line"><span style="color:#A6ACCD;">        </span><span style="color:#676E95;">--generic map (</span></span>
<span class="line"><span style="color:#A6ACCD;">        </span><span style="color:#676E95;">--    INPUT_WIDTH =&gt; INPUT_WIDTH,</span></span>
<span class="line"><span style="color:#A6ACCD;">        </span><span style="color:#676E95;">--    IS_SIGNED =&gt; IS_SIGNED)</span></span>
<span class="line"><span style="color:#A6ACCD;">        </span><span style="color:#676E95;">--port map (</span></span>
<span class="line"><span style="color:#A6ACCD;">        </span><span style="color:#676E95;">--    in0 =&gt; in0,</span></span>
<span class="line"><span style="color:#A6ACCD;">        </span><span style="color:#676E95;">--    in1 =&gt; in1,</span></span>
<span class="line"><span style="color:#A6ACCD;">        </span><span style="color:#676E95;">--    high =&gt; product(INPUT_WIDTH*2-1 downto INPUT_WIDTH),</span></span>
<span class="line"><span style="color:#A6ACCD;">        </span><span style="color:#676E95;">--    low =&gt; product(INPUT_WIDTH-1 downto 0)</span></span>
<span class="line"><span style="color:#A6ACCD;">        </span><span style="color:#676E95;">--    );</span></span>
<span class="line"></span>
<span class="line"></span>
<span class="line"><span style="color:#89DDFF;">end</span><span style="color:#A6ACCD;"> </span><span style="color:#FFCB6B;">default_arch</span><span style="color:#89DDFF;">;</span></span>
<span class="line"></span></code></pre></div><h2 id="entity-mult-tb" tabindex="-1">Entity <code>mult_tb</code> <a class="header-anchor" href="#entity-mult-tb" aria-hidden="true">#</a></h2><div class="language-vhdl"><button class="copy"></button><span class="lang">vhdl</span><pre><code><span class="line"><span style="color:#89DDFF;">entity</span><span style="color:#A6ACCD;"> </span><span style="color:#FFCB6B;">mult_tb</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">is</span></span>
<span class="line"><span style="color:#89DDFF;">end</span><span style="color:#A6ACCD;"> </span><span style="color:#FFCB6B;">mult_tb</span><span style="color:#89DDFF;">;</span></span>
<span class="line"></span></code></pre></div><h3 id="arch-exhaustive-of-mult-tb" tabindex="-1">Arch <code>exhaustive</code> of <a href="#entity-mult-tb"><code>mult_tb</code></a> <a class="header-anchor" href="#arch-exhaustive-of-mult-tb" aria-hidden="true">#</a></h3><div class="language-vhdl"><button class="copy"></button><span class="lang">vhdl</span><pre><code><span class="line"><span style="color:#89DDFF;">architecture</span><span style="color:#A6ACCD;"> </span><span style="color:#FFCB6B;">exhaustive</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">of</span><span style="color:#A6ACCD;"> </span><span style="color:#FFCB6B;">mult_tb</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">is</span></span>
<span class="line"></span>
<span class="line"><span style="color:#A6ACCD;">    </span><span style="color:#89DDFF;">constant</span><span style="color:#A6ACCD;"> INPUT_WIDTH </span><span style="color:#89DDFF;">:</span><span style="color:#A6ACCD;"> </span><span style="color:#FFCB6B;">integer</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">:=</span><span style="color:#A6ACCD;"> </span><span style="color:#F78C6C;">8</span><span style="color:#89DDFF;">;</span></span>
<span class="line"><span style="color:#A6ACCD;">    </span></span>
<span class="line"><span style="color:#A6ACCD;">    </span><span style="color:#89DDFF;">signal</span><span style="color:#A6ACCD;"> in0       </span><span style="color:#89DDFF;">:</span><span style="color:#A6ACCD;"> </span><span style="color:#FFCB6B;">std_logic_vector</span><span style="color:#89DDFF;">(</span><span style="color:#A6ACCD;">INPUT_WIDTH</span><span style="color:#89DDFF;">-</span><span style="color:#F78C6C;">1</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">downto</span><span style="color:#A6ACCD;"> </span><span style="color:#F78C6C;">0</span><span style="color:#89DDFF;">);</span></span>
<span class="line"><span style="color:#A6ACCD;">    </span><span style="color:#89DDFF;">signal</span><span style="color:#A6ACCD;"> in1       </span><span style="color:#89DDFF;">:</span><span style="color:#A6ACCD;"> </span><span style="color:#FFCB6B;">std_logic_vector</span><span style="color:#89DDFF;">(</span><span style="color:#A6ACCD;">INPUT_WIDTH</span><span style="color:#89DDFF;">-</span><span style="color:#F78C6C;">1</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">downto</span><span style="color:#A6ACCD;"> </span><span style="color:#F78C6C;">0</span><span style="color:#89DDFF;">);</span></span>
<span class="line"><span style="color:#A6ACCD;">    </span><span style="color:#89DDFF;">signal</span><span style="color:#A6ACCD;"> product_signed    </span><span style="color:#89DDFF;">:</span><span style="color:#A6ACCD;"> </span><span style="color:#FFCB6B;">std_logic_vector</span><span style="color:#89DDFF;">(</span><span style="color:#A6ACCD;">INPUT_WIDTH</span><span style="color:#89DDFF;">*</span><span style="color:#F78C6C;">2</span><span style="color:#89DDFF;">-</span><span style="color:#F78C6C;">1</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">downto</span><span style="color:#A6ACCD;"> </span><span style="color:#F78C6C;">0</span><span style="color:#89DDFF;">);</span></span>
<span class="line"><span style="color:#A6ACCD;">    </span><span style="color:#89DDFF;">signal</span><span style="color:#A6ACCD;"> product_unsigned    </span><span style="color:#89DDFF;">:</span><span style="color:#A6ACCD;"> </span><span style="color:#FFCB6B;">std_logic_vector</span><span style="color:#89DDFF;">(</span><span style="color:#A6ACCD;">INPUT_WIDTH</span><span style="color:#89DDFF;">*</span><span style="color:#F78C6C;">2</span><span style="color:#89DDFF;">-</span><span style="color:#F78C6C;">1</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">downto</span><span style="color:#A6ACCD;"> </span><span style="color:#F78C6C;">0</span><span style="color:#89DDFF;">);</span><span style="color:#A6ACCD;">  </span></span>
<span class="line"><span style="color:#A6ACCD;">    </span></span>
<span class="line"><span style="color:#89DDFF;">begin</span><span style="color:#A6ACCD;">  </span><span style="color:#676E95;">-- TB</span></span>
<span class="line"></span>
<span class="line"><span style="color:#A6ACCD;">    </span><span style="color:#FFCB6B;">UUT_SIGNED</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">:</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">entity</span><span style="color:#A6ACCD;"> </span><span style="color:#F07178;">work</span><span style="color:#89DDFF;">.</span><span style="color:#F07178;">mult</span></span>
<span class="line"><span style="color:#A6ACCD;">        </span><span style="color:#89DDFF;">generic</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">map</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">(</span><span style="color:#A6ACCD;">INPUT_WIDTH </span><span style="color:#89DDFF;">=&gt;</span><span style="color:#A6ACCD;"> INPUT_WIDTH</span><span style="color:#89DDFF;">,</span></span>
<span class="line"><span style="color:#A6ACCD;">                     IS_SIGNED </span><span style="color:#89DDFF;">=&gt;</span><span style="color:#A6ACCD;"> true</span><span style="color:#89DDFF;">)</span></span>
<span class="line"><span style="color:#A6ACCD;">        </span><span style="color:#89DDFF;">port</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">map</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">(</span></span>
<span class="line"><span style="color:#A6ACCD;">            in0       </span><span style="color:#89DDFF;">=&gt;</span><span style="color:#A6ACCD;"> in0</span><span style="color:#89DDFF;">,</span></span>
<span class="line"><span style="color:#A6ACCD;">            in1       </span><span style="color:#89DDFF;">=&gt;</span><span style="color:#A6ACCD;"> in1</span><span style="color:#89DDFF;">,</span></span>
<span class="line"><span style="color:#A6ACCD;">            product </span><span style="color:#89DDFF;">=&gt;</span><span style="color:#A6ACCD;"> product_signed</span><span style="color:#89DDFF;">);</span></span>
<span class="line"></span>
<span class="line"><span style="color:#A6ACCD;">    </span><span style="color:#FFCB6B;">UUT_UNSIGNED</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">:</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">entity</span><span style="color:#A6ACCD;"> </span><span style="color:#F07178;">work</span><span style="color:#89DDFF;">.</span><span style="color:#F07178;">mult</span></span>
<span class="line"><span style="color:#A6ACCD;">        </span><span style="color:#89DDFF;">generic</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">map</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">(</span><span style="color:#A6ACCD;">INPUT_WIDTH </span><span style="color:#89DDFF;">=&gt;</span><span style="color:#A6ACCD;"> INPUT_WIDTH</span><span style="color:#89DDFF;">,</span></span>
<span class="line"><span style="color:#A6ACCD;">                     IS_SIGNED </span><span style="color:#89DDFF;">=&gt;</span><span style="color:#A6ACCD;"> false</span><span style="color:#89DDFF;">)</span></span>
<span class="line"><span style="color:#A6ACCD;">        </span><span style="color:#89DDFF;">port</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">map</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">(</span></span>
<span class="line"><span style="color:#A6ACCD;">            in0       </span><span style="color:#89DDFF;">=&gt;</span><span style="color:#A6ACCD;"> in0</span><span style="color:#89DDFF;">,</span></span>
<span class="line"><span style="color:#A6ACCD;">            in1       </span><span style="color:#89DDFF;">=&gt;</span><span style="color:#A6ACCD;"> in1</span><span style="color:#89DDFF;">,</span></span>
<span class="line"><span style="color:#A6ACCD;">            product </span><span style="color:#89DDFF;">=&gt;</span><span style="color:#A6ACCD;"> product_unsigned</span><span style="color:#89DDFF;">);</span></span>
<span class="line"></span>
<span class="line"><span style="color:#A6ACCD;">    </span></span>
<span class="line"><span style="color:#A6ACCD;">    </span><span style="color:#89DDFF;">process</span></span>
<span class="line"><span style="color:#A6ACCD;">        </span><span style="color:#89DDFF;">variable</span><span style="color:#A6ACCD;"> product_signed_correct </span><span style="color:#89DDFF;">:</span><span style="color:#A6ACCD;"> </span><span style="color:#FFCB6B;">std_logic_vector</span><span style="color:#89DDFF;">(</span><span style="color:#A6ACCD;">INPUT_WIDTH</span><span style="color:#89DDFF;">*</span><span style="color:#F78C6C;">2</span><span style="color:#89DDFF;">-</span><span style="color:#F78C6C;">1</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">downto</span><span style="color:#A6ACCD;"> </span><span style="color:#F78C6C;">0</span><span style="color:#89DDFF;">);</span></span>
<span class="line"><span style="color:#A6ACCD;">        </span><span style="color:#89DDFF;">variable</span><span style="color:#A6ACCD;"> product_unsigned_correct </span><span style="color:#89DDFF;">:</span><span style="color:#A6ACCD;"> </span><span style="color:#FFCB6B;">std_logic_vector</span><span style="color:#89DDFF;">(</span><span style="color:#A6ACCD;">INPUT_WIDTH</span><span style="color:#89DDFF;">*</span><span style="color:#F78C6C;">2</span><span style="color:#89DDFF;">-</span><span style="color:#F78C6C;">1</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">downto</span><span style="color:#A6ACCD;"> </span><span style="color:#F78C6C;">0</span><span style="color:#89DDFF;">);</span></span>
<span class="line"><span style="color:#A6ACCD;">    </span><span style="color:#89DDFF;">begin</span></span>
<span class="line"><span style="color:#A6ACCD;">        </span><span style="color:#676E95;">-- Test all input combinations. Note that this is only feasible</span></span>
<span class="line"><span style="color:#A6ACCD;">        </span><span style="color:#676E95;">-- for small widths. Better strategies for testbenches will be</span></span>
<span class="line"><span style="color:#A6ACCD;">        </span><span style="color:#676E95;">-- discussed later.</span></span>
<span class="line"><span style="color:#A6ACCD;">        </span></span>
<span class="line"><span style="color:#A6ACCD;">        </span><span style="color:#89DDFF;">for</span><span style="color:#A6ACCD;"> i </span><span style="color:#89DDFF;">in</span><span style="color:#A6ACCD;"> </span><span style="color:#F78C6C;">0</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">to</span><span style="color:#A6ACCD;"> </span><span style="color:#F78C6C;">2</span><span style="color:#89DDFF;">**</span><span style="color:#A6ACCD;">INPUT_WIDTH</span><span style="color:#89DDFF;">-</span><span style="color:#F78C6C;">1</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">loop</span></span>
<span class="line"><span style="color:#A6ACCD;">            </span><span style="color:#89DDFF;">for</span><span style="color:#A6ACCD;"> j </span><span style="color:#89DDFF;">in</span><span style="color:#A6ACCD;"> </span><span style="color:#F78C6C;">0</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">to</span><span style="color:#A6ACCD;"> </span><span style="color:#F78C6C;">2</span><span style="color:#89DDFF;">**</span><span style="color:#A6ACCD;">INPUT_WIDTH</span><span style="color:#89DDFF;">-</span><span style="color:#F78C6C;">1</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">loop</span></span>
<span class="line"><span style="color:#A6ACCD;">                </span></span>
<span class="line"><span style="color:#A6ACCD;">                in0 </span><span style="color:#89DDFF;">&lt;=</span><span style="color:#A6ACCD;"> </span><span style="color:#FFCB6B;">std_logic_vector</span><span style="color:#89DDFF;">(</span><span style="color:#82AAFF;">to_unsigned</span><span style="color:#89DDFF;">(</span><span style="color:#A6ACCD;">i</span><span style="color:#89DDFF;">,</span><span style="color:#A6ACCD;"> INPUT_WIDTH</span><span style="color:#89DDFF;">));</span></span>
<span class="line"><span style="color:#A6ACCD;">                in1 </span><span style="color:#89DDFF;">&lt;=</span><span style="color:#A6ACCD;"> </span><span style="color:#FFCB6B;">std_logic_vector</span><span style="color:#89DDFF;">(</span><span style="color:#82AAFF;">to_unsigned</span><span style="color:#89DDFF;">(</span><span style="color:#A6ACCD;">j</span><span style="color:#89DDFF;">,</span><span style="color:#A6ACCD;"> INPUT_WIDTH</span><span style="color:#89DDFF;">));</span></span>
<span class="line"><span style="color:#A6ACCD;">                </span><span style="color:#89DDFF;">wait</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">for</span><span style="color:#A6ACCD;"> </span><span style="color:#F78C6C;">10</span><span style="color:#A6ACCD;"> </span><span style="color:#FFCB6B;">ns</span><span style="color:#89DDFF;">;</span></span>
<span class="line"></span>
<span class="line"><span style="color:#A6ACCD;">                product_signed_correct </span><span style="color:#89DDFF;">:=</span><span style="color:#A6ACCD;"> </span><span style="color:#FFCB6B;">std_logic_vector</span><span style="color:#89DDFF;">(</span><span style="color:#FFCB6B;">signed</span><span style="color:#89DDFF;">(</span><span style="color:#A6ACCD;">in0</span><span style="color:#89DDFF;">)</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">*</span><span style="color:#A6ACCD;"> </span><span style="color:#FFCB6B;">signed</span><span style="color:#89DDFF;">(</span><span style="color:#A6ACCD;">in1</span><span style="color:#89DDFF;">));</span></span>
<span class="line"><span style="color:#A6ACCD;">                product_unsigned_correct </span><span style="color:#89DDFF;">:=</span><span style="color:#A6ACCD;"> </span><span style="color:#FFCB6B;">std_logic_vector</span><span style="color:#89DDFF;">(</span><span style="color:#FFCB6B;">unsigned</span><span style="color:#89DDFF;">(</span><span style="color:#A6ACCD;">in0</span><span style="color:#89DDFF;">)</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">*</span><span style="color:#A6ACCD;"> </span><span style="color:#FFCB6B;">unsigned</span><span style="color:#89DDFF;">(</span><span style="color:#A6ACCD;">in1</span><span style="color:#89DDFF;">));</span></span>
<span class="line"><span style="color:#A6ACCD;">                </span></span>
<span class="line"><span style="color:#A6ACCD;">                </span><span style="color:#89DDFF;">assert(</span><span style="color:#A6ACCD;">product_signed </span><span style="color:#89DDFF;">=</span><span style="color:#A6ACCD;"> product_signed_correct</span><span style="color:#89DDFF;">);</span></span>
<span class="line"><span style="color:#A6ACCD;">                </span><span style="color:#89DDFF;">assert(</span><span style="color:#A6ACCD;">product_unsigned </span><span style="color:#89DDFF;">=</span><span style="color:#A6ACCD;"> product_unsigned_correct</span><span style="color:#89DDFF;">);</span></span>
<span class="line"><span style="color:#A6ACCD;">            </span><span style="color:#89DDFF;">end</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">loop;</span><span style="color:#A6ACCD;">  </span><span style="color:#676E95;">-- j</span></span>
<span class="line"><span style="color:#A6ACCD;">        </span><span style="color:#89DDFF;">end</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">loop;</span><span style="color:#A6ACCD;">  </span><span style="color:#676E95;">-- i</span></span>
<span class="line"></span>
<span class="line"><span style="color:#A6ACCD;">        </span><span style="color:#89DDFF;">report</span><span style="color:#A6ACCD;"> </span><span style="color:#C3E88D;">&quot;Tests completed.&quot;</span><span style="color:#89DDFF;">;</span></span>
<span class="line"><span style="color:#A6ACCD;">        </span><span style="color:#89DDFF;">wait;</span></span>
<span class="line"><span style="color:#A6ACCD;">    </span><span style="color:#89DDFF;">end</span><span style="color:#A6ACCD;"> </span><span style="color:#89DDFF;">process;</span></span>
<span class="line"></span>
<span class="line"><span style="color:#89DDFF;">end</span><span style="color:#A6ACCD;"> </span><span style="color:#FFCB6B;">exhaustive</span><span style="color:#89DDFF;">;</span></span>
<span class="line"></span></code></pre></div></div></div></main><!--[--><!--]--><footer class="VPDocFooter" data-v-680f4f24 data-v-a71d3a6d><div class="edit-info" data-v-a71d3a6d><div class="edit-link" data-v-a71d3a6d><a class="VPLink link edit-link-button" href="https://github.com/ARC-Lab-UF/vhdl-tutorial/edit/main/combinational/mult.md" target="_blank" rel="noreferrer" data-v-a71d3a6d data-v-97a44ddd><!--[--><svg xmlns="http://www.w3.org/2000/svg" viewbox="0 0 24 24" class="edit-link-icon" data-v-a71d3a6d><path d="M18,23H4c-1.7,0-3-1.3-3-3V6c0-1.7,1.3-3,3-3h7c0.6,0,1,0.4,1,1s-0.4,1-1,1H4C3.4,5,3,5.4,3,6v14c0,0.6,0.4,1,1,1h14c0.6,0,1-0.4,1-1v-7c0-0.6,0.4-1,1-1s1,0.4,1,1v7C21,21.7,19.7,23,18,23z"></path><path d="M8,17c-0.3,0-0.5-0.1-0.7-0.3C7,16.5,6.9,16.1,7,15.8l1-4c0-0.2,0.1-0.3,0.3-0.5l9.5-9.5c1.2-1.2,3.2-1.2,4.4,0c1.2,1.2,1.2,3.2,0,4.4l-9.5,9.5c-0.1,0.1-0.3,0.2-0.5,0.3l-4,1C8.2,17,8.1,17,8,17zM9.9,12.5l-0.5,2.1l2.1-0.5l9.3-9.3c0.4-0.4,0.4-1.1,0-1.6c-0.4-0.4-1.2-0.4-1.6,0l0,0L9.9,12.5z M18.5,2.5L18.5,2.5L18.5,2.5z"></path></svg> View markdown source<!--]--><!----></a></div><!----></div><div class="prev-next" data-v-a71d3a6d><div class="pager" data-v-a71d3a6d><a class="pager-link prev" href="/vhdl-tutorial/combinational/add.html" data-v-a71d3a6d><span class="desc" data-v-a71d3a6d>Previous page</span><span class="title" data-v-a71d3a6d>Adders</span></a></div><div class="has-prev pager" data-v-a71d3a6d><a class="pager-link next" href="/vhdl-tutorial/combinational/alu.html" data-v-a71d3a6d><span class="desc" data-v-a71d3a6d>Next page</span><span class="title" data-v-a71d3a6d>ALU</span></a></div></div></footer><!--[--><!--]--></div></div></div></div></div><footer class="VPFooter has-sidebar" data-v-3ff9331b data-v-13fad65a><div class="container" data-v-13fad65a><p class="message" data-v-13fad65a>Released under GNU GENERAL PUBLIC LICENSE.</p><p class="copyright" data-v-13fad65a>Copyright © 2022-present Greg Stitt</p></div></footer><!--[--><!--]--></div></div>
    <script>__VP_HASH_MAP__ = JSON.parse("{\"readme.md\":\"c6ca0f4a\",\"combinational_readme.md\":\"0e9e5dff\",\"combinational_add.md\":\"90688627\",\"combinational_alu.md\":\"cef35647\",\"combinational_mult.md\":\"1e84753d\",\"combinational_mux_2x1.md\":\"f53d0637\",\"combinational_priority_encoder.md\":\"ffbc24d0\",\"combinational_priority_encoder_4in.md\":\"9d25bdcb\",\"fsm_readme.md\":\"1c73abfc\",\"fsm_mealy.md\":\"1b80a319\",\"fsm_moore.md\":\"d7d68326\",\"fsmd_readme.md\":\"006fda3d\",\"fsmd_bit_diff.md\":\"ab9f2ad6\",\"index.md\":\"f6ef80e0\",\"manual.md\":\"22d8c195\",\"sequential_readme.md\":\"1de55511\",\"sequential_counter.md\":\"1df6f834\",\"sequential_delay.md\":\"a4b1a50a\",\"sequential_reg.md\":\"7eb98610\",\"sequential_seq_example.md\":\"f104d92a\",\"structural_readme.md\":\"f4c49df5\",\"structural_delay.md\":\"5e55fc3a\",\"structural_mux4x1.md\":\"ad8bc419\",\"structural_ripple_carry_adder.md\":\"e6d768e0\"}")</script>
    <script type="module" async src="/vhdl-tutorial/assets/app.df94fffd.js"></script>
    
  </body>
</html>