<!DOCTYPE HTML >
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>svt_axi_master_transaction Class Reference</title>
<link href="../svdoc.css" rel="stylesheet" type="text/css">
<link href="../svdoctabs.css" rel="stylesheet" type="text/css">
<script src="../GeneralUtility.js"></script>
<script src="../PCFiltering.js"></script>
<script>
    (function(){
        var searchJsLoadStatus = '';
        var pendingSearch = false;
        window._SearchFunction = function() {
            if (searchJsLoadStatus === 'complete') {
                pendingSearch = false;
                var searchForm = document.getElementById('builtin-search');
                SearchFunction(searchForm.searchtext.value, '../', searchForm.searchmode.value);
            }
            else if (searchJsLoadStatus === 'in-progress'){
                pendingSearch = true;
            }
            else {
                pendingSearch = true;
                loadSearchJs();
            }
        }
        window.loadSearchJs = function() {
            function onSearchJsLoad() {
                searchJsLoadStatus = 'complete';
                if (pendingSearch) {
                    _SearchFunction();
                }
            }
            if (!searchJsLoadStatus) {
                searchJsLoadStatus = 'in-progress';
                var scriptElem = document.createElement('script');
                scriptElem.type = 'text/javascript';
                scriptElem.src = '../advancedsearch.js';
                scriptElem.onreadystatechange = onSearchJsLoad;
                scriptElem.onload = onSearchJsLoad;
                document.head.appendChild(scriptElem);
            }
        }
    })();
</script>
</head><body>
<!-- Generated by svdoc V-2023.09-2 -->
<div class='smartsearch-info'>  <div class='smartsearch-info-content'>    <div class='smartsearch-info-header'>      <h1 class='smartsearch-info-title'>VIP Smartsearch</h1>      <span class='smartsearch-info-close'>X</span>    </div>    <div class='smartsearch-info-body'>      <ul style='list-style: none; padding-left: 1em'>        <li>          <span>VIP Smartsearch is a framework that supports search within VIP reference documents using query in natural language. It facilitates reordering of search results and keeps record of userâ€™s decision for the ordering of result display and applies that in search of same query on subsequent usage.</span>        </li>        <li>          <p class='smartsearch-info-question'>How to download VIP smartsearch?</p>          <ol type='i'>            <li>Get VIP Smartsearch <span style='font-size: 0.9em;'>(Available as a seperate run file).</span></li>            <li>Set environment variable <pre>DESIGNWARE_HOME</pre> to required designware home location where VIP Smartsearch should be downloaded.</li>            <li>              Run <pre>vip_smartsearch_&lt;version&gt;.run</pre> file.<br>              VIP Smartsearch will be downloaded to the location <pre>$DESIGNWARE_HOME/vip/svt/vip_smartsearch/&lt;version&gt;</pre>            </li>          </ol>        </li>        <li>          <p class='smartsearch-info-question'>How to install VIP Smartsearch?</p>          <span>Please refer to the file</span> <pre>VIP_Smartsearch_installation_and_usage_guide.pdf</pre> in <pre>$DESIGNWARE_HOME/vip/svt/vip_smartsearch/&lt;version&gt;</pre> <span>for installation steps.</span>        </li>        <li>          <p class='smartsearch-info-question'>Customer Support</p>          For more details about VIP smartsearch tool, contact support_center@synopsys.com.<br>          Mention your queries along with below details and send email to above email id.<br>          Product: Verification IP<br>          Sub Product: &lt;vip_title&gt;<br>          Tool: VIP Smartsearch<br>        </li>      </ul>    </div>    <div class='smartsearch-info-footer'> 16 November 2023, Copyright &copy; 2023 Synopsys, Inc. </div>  </div></div><div class="tabs"><ul>
  <li><a href="../index.html" TITLE = "About this product"><span>Main&nbsp;Page</span></a></li>
  <li id="current"><a href="../Configuration_class_list.html" TITLE = "List of all classes"><span>Classes</span></a></li>
  <li><a href="../macros.html" TITLE = "Alphabetical listing of macros"><span>Macros</span></a></li>
  <li><a href="../level1_covergroups.html" TITLE = "Coverage"><span>Coverage</span></a></li>
  <li><a href="../protocolChecks.html" TITLE = "List of Protocol Checks defined in VIP"><span>Protocol&nbsp;Checks</span></a></li>
  <li><a href="../sequencepages.html" TITLE = "List of Sequences"><span>Sequences</span></a></li>
  <li><a href="../interfaces.html" TITLE = "List of Interfaces"><span>Interfaces</span></a></li>
  <li><a href="../ports.html" TITLE = "List of Ports"><span>Ports</span></a></li>
  <li><a href="../globals.html" TITLE = "Global members"><span>Globals</span></a></li>
  <li><a href="../indexall.html" TITLE = "Complete Index of all Source Code Elements"><span>Index</span></a></li>
  <li><a href="../svtbcl.html" TITLE = "SVT Base Class Library"><span>SVT&nbsp;BCL</span></a></li>
  <li><a href="../help.html" TITLE = "Help"><span>?</span></a></li>
  <li><form id='builtin-search' action='javascript:_SearchFunction()'>    <table border="0"><tr>
<td><a class='smartsearch-btn'>Smartsearch</a></td>
    <td><input NAME="searchbtn" TYPE=button VALUE=" Search " onChange='_SearchFunction()'></td>
    <td><input NAME="searchtext" TYPE=text VALUE="" onclick='loadSearchJs();' onChange='_SearchFunction()'></td>
    <td><select NAME="searchmode" TYPE=text >
          <option value=simple>simple</option>
          <option value=regexpr>reg expr</option>
    </select></td>
  </tr></table></form>  <script>      window.parent.postMessage('builtin-search-loaded', '*');  </script></li>
</ul></div>
<div class="tabs"><ul>
  <li><a href="../Configuration_class_list.html" TITLE = ""><span>Configurations</span></a></li>
  <li><a href="../Agent_class_list.html" TITLE = ""><span>Agents</span></a></li>
  <li><a href="../Driver_class_list.html" TITLE = ""><span>Drivers</span></a></li>
  <li><a href="../Env_class_list.html" TITLE = ""><span>Env</span></a></li>
  <li><a href="../Monitor_class_list.html" TITLE = ""><span>Monitor</span></a></li>
  <li><a href="../Sequencer_class_list.html" TITLE = ""><span>Sequencer</span></a></li>
  <li><a href="../Transaction_class_list.html" TITLE = ""><span>Transaction</span></a></li>
  <li><a href="../Sequence_class_list.html" TITLE = ""><span>Sequences</span></a></li>
  <li><a href="../Coverage_class_list.html" TITLE = ""><span>Coverage</span></a></li>
  <li><a href="../Callback_class_list.html" TITLE = ""><span>Callbacks</span></a></li>
  <li><a href="../Status_class_list.html" TITLE = ""><span>Status</span></a></li>
  <li><a href="../Exception_class_list.html" TITLE = ""><span>Exceptions</span></a></li>
  <li><a href="../Other_class_list.html" TITLE = ""><span>Others</span></a></li>
</ul></div>
<h1>svt_axi_master_transaction Class Reference</h1>
<p>Inheritance diagram for class svt_axi_master_transaction:</p>
<input id='toggle_svt_axi_master_transaction' class='hier-image-toggle' value='+' onclick="toggleDiv('hdiv_svt_axi_master_transaction', 'toggle_svt_axi_master_transaction');" title='svt_axi_master_transaction class inheritence diagram' type='button'/><div id='hdiv_svt_axi_master_transaction' ondblclick="toggleDiv('hdiv_svt_axi_master_transaction', 'toggle_svt_axi_master_transaction')" class='hier-image-wrapper' style='display:none; text-align: center;'><?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.24.0 (20090616.2323)
 -->
<!-- Title: svt_axi_master_transaction Pages: 1 -->
<svg width="372pt" height="494pt"
 viewBox="0.00 0.00 372.00 494.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph1" class="graph" transform="scale(1 1) rotate(0) translate(4 490)">
<title>svt_axi_master_transaction</title>
<polygon fill="white" stroke="white" points="-4,5 -4,-490 369,-490 369,5 -4,5"/>
<!-- Node0 -->
<g id="node1" class="node"><title>Node0</title>
<a xlink:href="./../../svt_uvm_class_reference/html/class_uvm_void.html" xlink:title="uvm_void">
<polygon fill="yellow" stroke="black" points="144.5,-465 144.5,-485 203.5,-485 203.5,-465 144.5,-465"/>
<text text-anchor="middle" x="174" y="-472" font-family="Helvetica,sans-Serif" font-size="10.00">uvm_void</text>
</a>
</g>
<!-- Node1 -->
<g id="node2" class="node"><title>Node1</title>
<a xlink:href="./../../svt_uvm_class_reference/html/class_uvm_object.html" xlink:title="uvm_object">
<polygon fill="yellow" stroke="black" points="140,-407 140,-427 208,-427 208,-407 140,-407"/>
<text text-anchor="middle" x="174" y="-414" font-family="Helvetica,sans-Serif" font-size="10.00">uvm_object</text>
</a>
</g>
<!-- Node0&#45;&gt;Node1 -->
<g id="edge2" class="edge"><title>Node0&#45;&gt;Node1</title>
<path fill="none" stroke="midnightblue" d="M174,-454.89C174,-445.62 174,-435.008 174,-427.378"/>
<polygon fill="midnightblue" stroke="midnightblue" points="170.5,-454.897 174,-464.897 177.5,-454.897 170.5,-454.897"/>
</g>
<!-- Node2 -->
<g id="node4" class="node"><title>Node2</title>
<a xlink:href="./../../svt_uvm_class_reference/html/class_uvm_transaction.html" xlink:title="uvm_transaction">
<polygon fill="yellow" stroke="black" points="129,-349 129,-369 219,-369 219,-349 129,-349"/>
<text text-anchor="middle" x="174" y="-356" font-family="Helvetica,sans-Serif" font-size="10.00">uvm_transaction</text>
</a>
</g>
<!-- Node1&#45;&gt;Node2 -->
<g id="edge4" class="edge"><title>Node1&#45;&gt;Node2</title>
<path fill="none" stroke="midnightblue" d="M174,-396.89C174,-387.62 174,-377.008 174,-369.378"/>
<polygon fill="midnightblue" stroke="midnightblue" points="170.5,-396.897 174,-406.897 177.5,-396.897 170.5,-396.897"/>
</g>
<!-- Node3 -->
<g id="node6" class="node"><title>Node3</title>
<a xlink:href="./../../svt_uvm_class_reference/html/class_uvm_sequence_item.html" xlink:title="uvm_sequence_item">
<polygon fill="yellow" stroke="black" points="119.5,-291 119.5,-311 228.5,-311 228.5,-291 119.5,-291"/>
<text text-anchor="middle" x="174" y="-298" font-family="Helvetica,sans-Serif" font-size="10.00">uvm_sequence_item</text>
</a>
</g>
<!-- Node2&#45;&gt;Node3 -->
<g id="edge6" class="edge"><title>Node2&#45;&gt;Node3</title>
<path fill="none" stroke="midnightblue" d="M174,-338.89C174,-329.62 174,-319.008 174,-311.378"/>
<polygon fill="midnightblue" stroke="midnightblue" points="170.5,-338.897 174,-348.897 177.5,-338.897 170.5,-338.897"/>
</g>
<!-- Node4 -->
<g id="node8" class="node"><title>Node4</title>
<a xlink:href="./../../svt_uvm_class_reference/html/class_svt_sequence_item_base.html" xlink:title="svt_sequence_item_base">
<polygon fill="yellow" stroke="black" points="109,-233 109,-253 239,-253 239,-233 109,-233"/>
<text text-anchor="middle" x="174" y="-240" font-family="Helvetica,sans-Serif" font-size="10.00">svt_sequence_item_base</text>
</a>
</g>
<!-- Node3&#45;&gt;Node4 -->
<g id="edge8" class="edge"><title>Node3&#45;&gt;Node4</title>
<path fill="none" stroke="midnightblue" d="M174,-280.89C174,-271.62 174,-261.008 174,-253.378"/>
<polygon fill="midnightblue" stroke="midnightblue" points="170.5,-280.897 174,-290.897 177.5,-280.897 170.5,-280.897"/>
</g>
<!-- Node5 -->
<g id="node10" class="node"><title>Node5</title>
<a xlink:href="./../../svt_uvm_class_reference/html/class_svt_sequence_item.html" xlink:title="svt_sequence_item">
<polygon fill="yellow" stroke="black" points="122.5,-175 122.5,-195 225.5,-195 225.5,-175 122.5,-175"/>
<text text-anchor="middle" x="174" y="-182" font-family="Helvetica,sans-Serif" font-size="10.00">svt_sequence_item</text>
</a>
</g>
<!-- Node4&#45;&gt;Node5 -->
<g id="edge10" class="edge"><title>Node4&#45;&gt;Node5</title>
<path fill="none" stroke="midnightblue" d="M174,-222.89C174,-213.62 174,-203.008 174,-195.378"/>
<polygon fill="midnightblue" stroke="midnightblue" points="170.5,-222.897 174,-232.897 177.5,-222.897 170.5,-222.897"/>
</g>
<!-- Node6 -->
<g id="node12" class="node"><title>Node6</title>
<a xlink:href="./transaction/class_svt_axi_transaction.html" xlink:title="svt_axi_transaction">
<polygon fill="yellow" stroke="black" points="123,-117 123,-137 225,-137 225,-117 123,-117"/>
<text text-anchor="middle" x="174" y="-124" font-family="Helvetica,sans-Serif" font-size="10.00">svt_axi_transaction</text>
</a>
</g>
<!-- Node5&#45;&gt;Node6 -->
<g id="edge12" class="edge"><title>Node5&#45;&gt;Node6</title>
<path fill="none" stroke="midnightblue" d="M174,-164.89C174,-155.62 174,-145.008 174,-137.378"/>
<polygon fill="midnightblue" stroke="midnightblue" points="170.5,-164.897 174,-174.897 177.5,-164.897 170.5,-164.897"/>
</g>
<!-- Node7 -->
<g id="node14" class="node"><title>Node7</title>
<a xlink:href="./transaction/class_svt_axi_master_transaction.html" xlink:title="svt_axi_master_transaction">
<polygon fill="yellow" stroke="black" points="104.5,-59 104.5,-79 243.5,-79 243.5,-59 104.5,-59"/>
<text text-anchor="middle" x="174" y="-66" font-family="Helvetica,sans-Serif" font-weight="bold" font-size="10.00" fill="red">svt_axi_master_transaction</text>
</a>
</g>
<!-- Node6&#45;&gt;Node7 -->
<g id="edge14" class="edge"><title>Node6&#45;&gt;Node7</title>
<path fill="none" stroke="midnightblue" d="M174,-106.89C174,-97.6201 174,-87.0083 174,-79.3776"/>
<polygon fill="midnightblue" stroke="midnightblue" points="170.5,-106.897 174,-116.897 177.5,-106.897 170.5,-106.897"/>
</g>
<!-- Node8 -->
<g id="node16" class="node"><title>Node8</title>
<a xlink:href="./transaction/class_svt_axi_master_reg_transaction.html" xlink:title="svt_axi_master_reg_transaction">
<polygon fill="yellow" stroke="black" points="0,-1 0,-21 158,-21 158,-1 0,-1"/>
<text text-anchor="middle" x="79" y="-8" font-family="Helvetica,sans-Serif" font-size="10.00">svt_axi_master_reg_transaction</text>
</a>
</g>
<!-- Node7&#45;&gt;Node8 -->
<g id="edge16" class="edge"><title>Node7&#45;&gt;Node8</title>
<path fill="none" stroke="midnightblue" d="M148.69,-53.5474C131.9,-43.2969 110.34,-30.1339 95.6769,-21.1817"/>
<polygon fill="midnightblue" stroke="midnightblue" points="147.093,-56.6735 157.452,-58.8972 150.741,-50.699 147.093,-56.6735"/>
</g>
<!-- Node9 -->
<g id="node18" class="node"><title>Node9</title>
<a xlink:href="./transaction/class_svt_tlm_gp_to_axi_master_transaction.html" xlink:title="svt_tlm_gp_to_axi_master_transaction">
<polygon fill="yellow" stroke="black" points="176,-1 176,-21 364,-21 364,-1 176,-1"/>
<text text-anchor="middle" x="270" y="-8" font-family="Helvetica,sans-Serif" font-size="10.00">svt_tlm_gp_to_axi_master_transaction</text>
</a>
</g>
<!-- Node7&#45;&gt;Node9 -->
<g id="edge18" class="edge"><title>Node7&#45;&gt;Node9</title>
<path fill="none" stroke="midnightblue" d="M199.577,-53.5474C216.543,-43.2969 238.33,-30.1339 253.148,-21.1817"/>
<polygon fill="midnightblue" stroke="midnightblue" points="197.471,-50.7303 190.722,-58.8972 201.091,-56.7217 197.471,-50.7303"/>
</g>
</g>
</svg>
</div><p><a href="./transaction/class_svt_axi_master_transaction-members.html">List of all members.</a>
<hr>
<a name="_details"></a><h2>Detailed Description</h2>
<p>
The master transaction class extends from the AXI transaction base class  svt_axi_transaction. The master transaction class contains the constraints  for master specific members in the base transaction class. At the end of  each transaction, the master VIP component provides object of type  svt_axi_master_transaction from its analysis ports, in active and passive  mode.
</p>
<hr>

<table border="0" cellpadding="0" cellspacing="0">
<tbody id='class_member_groupings'>
</tbody>
<tbody id='local_class_definitions'>
</tbody>
<tbody id='public_member_functions'>

<tr><td colspan="2"><br><h2>Public Member Functions</h2></td></tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;<b>svt_pattern</b>&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="./transaction/class_svt_axi_master_transaction.html#item_allocate_xml_pattern">allocate_xml_pattern</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;<b>svt_pattern</b>&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="./transaction/class_svt_axi_master_transaction.html#item_do_allocate_pattern">do_allocate_pattern</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="./transaction/class_svt_axi_master_transaction.html#item_do_compare">do_compare</a>&nbsp;(
<a class="ClassLink" href="./../../svt_uvm_class_reference/html/class_uvm_object.html">uvm_object</a> rhs, <a class="ClassLink" href="./../../svt_uvm_class_reference/html/class_uvm_comparer.html">uvm_comparer</a> comparer  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="./transaction/class_svt_axi_master_transaction.html#item_do_copy">do_copy</a>&nbsp;(
<a class="ClassLink" href="./../../svt_uvm_class_reference/html/class_uvm_object.html">uvm_object</a> rhs  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="./transaction/class_svt_axi_master_transaction.html#item_do_is_valid">do_is_valid</a>&nbsp;(
bit silent = 0, int kind = RELEVANT  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;string&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="./transaction/class_svt_axi_master_transaction.html#item_get_mcd_class_name">get_mcd_class_name</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;<a class="ClassLink" href="./../../svt_uvm_class_reference/html/class_svt_pa_object_data.html#item_svt_pa_object_data">svt_pa_object_data</a>&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="./transaction/class_svt_axi_master_transaction.html#item_get_pa_obj_data">get_pa_obj_data</a>&nbsp;(
string uid = "", string typ = "", string parent_uid = "", string channel = ""  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="./transaction/class_svt_axi_master_transaction.html#item_get_prop_val">get_prop_val</a>&nbsp;(
string prop_name, ref bit [1023:0]  prop_val, input int array_ix, ref <a class="ClassLink" href="./../../svt_uvm_class_reference/html/class_svt_sequence_item_base.html">svt_sequence_item_base</a> data_obj  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="./transaction/class_svt_axi_master_transaction.html#item_new">new</a>&nbsp;(
string name = "svt_axi_master_transaction", <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> port_cfg_handle = null  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="./transaction/class_svt_axi_master_transaction.html#item_post_randomize">post_randomize</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="./transaction/class_svt_axi_master_transaction.html#item_pre_randomize">pre_randomize</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="./transaction/class_svt_axi_master_transaction.html#item_reasonable_constraint_mode">reasonable_constraint_mode</a>&nbsp;(
bit on_off  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="./transaction/class_svt_axi_master_transaction.html#item_set_prop_val">set_prop_val</a>&nbsp;(
string prop_name, bit [1023:0]  prop_val, int array_ix  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="./transaction/class_svt_axi_master_transaction.html#item_svt_post_do_all_do_copy">svt_post_do_all_do_copy</a>&nbsp;(
<a class="ClassLink" href="./../../svt_uvm_class_reference/html/class_uvm_sequence_item.html">uvm_sequence_item</a> to  )</td>
</tr>
</tbody>
<tbody id='class_parameters'>
</tbody>
<tbody id='public_attributes'>

<tr><td colspan="2"><br><h2>Public Attributes</h2></td></tr>
</tbody>
<tbody id='protected_member_functions'>
</tbody>
<tbody id='protected_attributes'>
</tbody>
<tbody id='member_typedefs'>
</tbody>
<tbody id='constraints'>
<tr><td colspan="2"><br><h2>Constraints</h2></td></tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_ace_master_transaction_valid_ranges">ace_master_transaction_valid_ranges &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_awakeup_data_before_addr">awakeup_data_before_addr &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_exclude_master_unimplemented_features">exclude_master_unimplemented_features &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_master_prefetch_xact">master_prefetch_xact &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_master_writezero_xact">master_writezero_xact &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_reasonable_addr_valid_delay">reasonable_addr_valid_delay &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_reasonable_bready_delay">reasonable_bready_delay &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_reasonable_burst_length">reasonable_burst_length &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_reasonable_bypass_cache_lookup">reasonable_bypass_cache_lookup &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_reasonable_cache_type">reasonable_cache_type &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_reasonable_cache_write_data">reasonable_cache_write_data &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_reasonable_domain_based_addr_gen">reasonable_domain_based_addr_gen &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_reasonable_equal_block_length">reasonable_equal_block_length &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_reasonable_idle_bready_delay">reasonable_idle_bready_delay &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_reasonable_idle_rready_delay">reasonable_idle_rready_delay &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_reasonable_interleave_pattern">reasonable_interleave_pattern &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_reasonable_no_multi_part_dvm">reasonable_no_multi_part_dvm &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_reasonable_overlapping_addr_check_constraint">reasonable_overlapping_addr_check_constraint &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_reasonable_rack_delay">reasonable_rack_delay &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_reasonable_readonce_writeunique_burst_length">reasonable_readonce_writeunique_burst_length &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_reasonable_rready_delay">reasonable_rready_delay &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_reasonable_tvalid_delay">reasonable_tvalid_delay &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_reasonable_wack_delay">reasonable_wack_delay &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_reasonable_wakeup_assert_deassert_delay">reasonable_wakeup_assert_deassert_delay &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_reasonable_wvalid_delay">reasonable_wvalid_delay &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_write_deferrable_master">write_deferrable_master &nbsp;(&nbsp;)</a></td>
</tr>
</tbody>
<tbody id='covergroups'>
</tbody>
<tbody id='class_member_groupings_list'>
</tbody>
</table>
<p>
<hr>
<h2 class="pre20">Member Function Documentation</h2>
<div style="margin-left: 0px; margin->right: 0px">
<a class="anchor" name="item_allocate_xml_pattern"></a>
<p>
<table class="clmdTable higlightable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function <b>svt_pattern</b><br>&nbsp;svt_axi_master_transaction::<b>allocate_xml_pattern</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Generates an SVT pattern object to represent the properties which are to be  written to FSDB. The pattern is customized to contain only the fields necessary for  the application and tranaction type. 
<p>
 Note:  As a performance enhancement, property values in the pattern are pre-populated when  the pattern is created. This allows the FSDB writer infrastructure to skip the  get_prop_val_via_pattern step. 
<p>
 <p><b>Return values - </b>  An svt_pattern instance containing entries to be written to FSDB
</div></td></tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="./../../svt_uvm_class_reference/html/class_svt_sequence_item_base.html">svt_sequence_item_base</a> <b>::</b> <a class="ClassLink" href="./../../svt_uvm_class_reference/html/class_svt_sequence_item_base.html#item_allocate_xml_pattern">allocate_xml_pattern</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="./transaction/class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="./transaction/class_svt_axi_transaction.html#item_allocate_xml_pattern">allocate_xml_pattern</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_do_allocate_pattern"></a>
<p>
<table class="clmdTable higlightable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function <b>svt_pattern</b><br>&nbsp;svt_axi_master_transaction::<b>do_allocate_pattern</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
This method allocates a pattern containing svt_pattern_data instances for  all of the primitive data fields in the object. The name  is set to the corresponding field name, the value is set  to 0. 
<p>
 <p><b>Return values - </b>  An svt_pattern instance containing entries for all of the data fields.
</div></td></tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="./../../svt_uvm_class_reference/html/class_svt_sequence_item_base.html">svt_sequence_item_base</a> <b>::</b> <a class="ClassLink" href="./../../svt_uvm_class_reference/html/class_svt_sequence_item_base.html#item_do_allocate_pattern">do_allocate_pattern</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="./../../svt_uvm_class_reference/html/class_svt_sequence_item.html">svt_sequence_item</a> <b>::</b> <a class="ClassLink" href="./../../svt_uvm_class_reference/html/class_svt_sequence_item.html#item_do_allocate_pattern">do_allocate_pattern</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="./transaction/class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="./transaction/class_svt_axi_transaction.html#item_do_allocate_pattern">do_allocate_pattern</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_do_compare"></a>
<p>
<table class="clmdTable higlightable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function bit<br>&nbsp;svt_axi_master_transaction::<b>do_compare</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
<a class="ClassLink" href="./../../svt_uvm_class_reference/html/class_uvm_object.html">uvm_object</a> <span id='item_do_compare_arg_rhs'>rhs</span> , <a class="ClassLink" href="./../../svt_uvm_class_reference/html/class_uvm_comparer.html">uvm_comparer</a> <span id='item_do_compare_arg_comparer'>comparer</span>       &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Compares the object with rhs.. 
<p>
 <p><b><a class="ClassLink" href="./transaction/class_svt_axi_master_transaction.html#item_do_compare_arg_rhs">rhs</a></b> -  Object to be compared against.  <p><b><a class="ClassLink" href="./transaction/class_svt_axi_master_transaction.html#item_do_compare_arg_comparer">comparer</a></b> -  TBD
</div></td></tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="./../../svt_uvm_class_reference/html/class_uvm_object.html">uvm_object</a> <b>::</b> <a class="ClassLink" href="./../../svt_uvm_class_reference/html/class_uvm_object.html#item_do_compare">do_compare</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="./../../svt_uvm_class_reference/html/class_svt_sequence_item_base.html">svt_sequence_item_base</a> <b>::</b> <a class="ClassLink" href="./../../svt_uvm_class_reference/html/class_svt_sequence_item_base.html#item_do_compare">do_compare</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="./../../svt_uvm_class_reference/html/class_svt_sequence_item.html">svt_sequence_item</a> <b>::</b> <a class="ClassLink" href="./../../svt_uvm_class_reference/html/class_svt_sequence_item.html#item_do_compare">do_compare</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="./transaction/class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="./transaction/class_svt_axi_transaction.html#item_do_compare">do_compare</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_do_copy"></a>
<p>
<table class="clmdTable higlightable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_master_transaction::<b>do_copy</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
<a class="ClassLink" href="./../../svt_uvm_class_reference/html/class_uvm_object.html">uvm_object</a> <span id='item_do_copy_arg_rhs'>rhs</span>       &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Extend the copy method to take care of the transaction fields and cleanup the exception xact pointers. 
<p>
 <p><b><a class="ClassLink" href="./transaction/class_svt_axi_master_transaction.html#item_do_copy_arg_rhs">rhs</a></b> -  Source object to be copied.
</div></td></tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="./../../svt_uvm_class_reference/html/class_uvm_object.html">uvm_object</a> <b>::</b> <a class="ClassLink" href="./../../svt_uvm_class_reference/html/class_uvm_object.html#item_do_copy">do_copy</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="./../../svt_uvm_class_reference/html/class_uvm_transaction.html">uvm_transaction</a> <b>::</b> <a class="ClassLink" href="./../../svt_uvm_class_reference/html/class_uvm_transaction.html#item_do_copy">do_copy</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="./../../svt_uvm_class_reference/html/class_svt_sequence_item_base.html">svt_sequence_item_base</a> <b>::</b> <a class="ClassLink" href="./../../svt_uvm_class_reference/html/class_svt_sequence_item_base.html#item_do_copy">do_copy</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="./../../svt_uvm_class_reference/html/class_svt_sequence_item.html">svt_sequence_item</a> <b>::</b> <a class="ClassLink" href="./../../svt_uvm_class_reference/html/class_svt_sequence_item.html#item_do_copy">do_copy</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="./transaction/class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="./transaction/class_svt_axi_transaction.html#item_do_copy">do_copy</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_do_is_valid"></a>
<p>
<table class="clmdTable higlightable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function bit<br>&nbsp;svt_axi_master_transaction::<b>do_is_valid</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
bit <span id='item_do_is_valid_arg_silent'>silent</span>  = 0, int <span id='item_do_is_valid_arg_kind'>kind</span>  = RELEVANT      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Does a basic validation of this transaction object 
</div></td></tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="./../../svt_uvm_class_reference/html/class_svt_sequence_item_base.html">svt_sequence_item_base</a> <b>::</b> <a class="ClassLink" href="./../../svt_uvm_class_reference/html/class_svt_sequence_item_base.html#item_do_is_valid">do_is_valid</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="./../../svt_uvm_class_reference/html/class_svt_sequence_item.html">svt_sequence_item</a> <b>::</b> <a class="ClassLink" href="./../../svt_uvm_class_reference/html/class_svt_sequence_item.html#item_do_is_valid">do_is_valid</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="./transaction/class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="./transaction/class_svt_axi_transaction.html#item_do_is_valid">do_is_valid</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_get_mcd_class_name"></a>
<p>
<table class="clmdTable higlightable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function string<br>&nbsp;svt_axi_master_transaction::<b>get_mcd_class_name</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Returns the class name for the object used for logging.
</div></td></tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="./../../svt_uvm_class_reference/html/class_svt_sequence_item_base.html">svt_sequence_item_base</a> <b>::</b> <a class="ClassLink" href="./../../svt_uvm_class_reference/html/class_svt_sequence_item_base.html#item_get_mcd_class_name">get_mcd_class_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="./transaction/class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="./transaction/class_svt_axi_transaction.html#item_get_mcd_class_name">get_mcd_class_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;Superseding functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="./transaction/class_svt_axi_master_reg_transaction.html">svt_axi_master_reg_transaction</a> <b>::</b> <a class="ClassLink" href="./transaction/class_svt_axi_master_reg_transaction.html#item_get_mcd_class_name">get_mcd_class_name</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_get_pa_obj_data"></a>
<p>
<table class="clmdTable higlightable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function <a class="ClassLink" href="./../../svt_uvm_class_reference/html/class_svt_pa_object_data.html#item_svt_pa_object_data">svt_pa_object_data</a><br>&nbsp;svt_axi_master_transaction::<b>get_pa_obj_data</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
string <span id='item_get_pa_obj_data_arg_uid'>uid</span>  = "", string <span id='item_get_pa_obj_data_arg_typ'>typ</span>  = "", string <span id='item_get_pa_obj_data_arg_parent_uid'>parent_uid</span>  = "", string <span id='item_get_pa_obj_data_arg_channel'>channel</span>  = ""      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
This method returns PA object which contains the PA header information for XML or FSDB. 
<p>
 <p><b><a class="ClassLink" href="./transaction/class_svt_axi_master_transaction.html#item_get_pa_obj_data_arg_uid">uid</a></b> -  Optional string indicating the unique identification value for object. If not   provided uses the '<a class="ClassLink" href="./transaction/class_svt_axi_transaction.html#item_get_uid">get_uid</a>' method to retrieve the value.   <p><b><a class="ClassLink" href="./transaction/class_svt_axi_master_transaction.html#item_get_pa_obj_data_arg_typ">typ</a></b> -  Optional string indicating the 'type' of the object. If not provided  uses the type name for the class.  <p><b><a class="ClassLink" href="./transaction/class_svt_axi_master_transaction.html#item_get_pa_obj_data_arg_parent_uid">parent_uid</a></b> -  Optional string indicating the UID of the object's parent. If not provided  the method assumes there is no parent.  <p><b><a class="ClassLink" href="./transaction/class_svt_axi_master_transaction.html#item_get_pa_obj_data_arg_channel">channel</a></b> -  Optional string indicating an object channel. If not provided  the method assumes there is no channel. 
<p>
 <p><b>Return values - </b>  The requested object block description.
</div></td></tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="./../../svt_uvm_class_reference/html/class_svt_sequence_item_base.html">svt_sequence_item_base</a> <b>::</b> <a class="ClassLink" href="./../../svt_uvm_class_reference/html/class_svt_sequence_item_base.html#item_get_pa_obj_data">get_pa_obj_data</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="./../../svt_uvm_class_reference/html/class_svt_sequence_item.html">svt_sequence_item</a> <b>::</b> <a class="ClassLink" href="./../../svt_uvm_class_reference/html/class_svt_sequence_item.html#item_get_pa_obj_data">get_pa_obj_data</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="./transaction/class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="./transaction/class_svt_axi_transaction.html#item_get_pa_obj_data">get_pa_obj_data</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_get_prop_val"></a>
<p>
<table class="clmdTable higlightable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function bit<br>&nbsp;svt_axi_master_transaction::<b>get_prop_val</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
string <span id='item_get_prop_val_arg_prop_name'>prop_name</span> , ref bit [1023:0]  <span id='item_get_prop_val_arg_prop_val'>prop_val</span> , input int <span id='item_get_prop_val_arg_array_ix'>array_ix</span> , ref <a class="ClassLink" href="./../../svt_uvm_class_reference/html/class_svt_sequence_item_base.html">svt_sequence_item_base</a> <span id='item_get_prop_val_arg_data_obj'>data_obj</span>       &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
HDL Support: For <i>read</i> access to public data members of this class.
</div></td></tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="./../../svt_uvm_class_reference/html/class_svt_sequence_item_base.html">svt_sequence_item_base</a> <b>::</b> <a class="ClassLink" href="./../../svt_uvm_class_reference/html/class_svt_sequence_item_base.html#item_get_prop_val">get_prop_val</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="./../../svt_uvm_class_reference/html/class_svt_sequence_item.html">svt_sequence_item</a> <b>::</b> <a class="ClassLink" href="./../../svt_uvm_class_reference/html/class_svt_sequence_item.html#item_get_prop_val">get_prop_val</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="./transaction/class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="./transaction/class_svt_axi_transaction.html#item_get_prop_val">get_prop_val</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_new"></a>
<p>
<table class="clmdTable higlightable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_master_transaction::<b>new</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
string <span id='item_new_arg_name'>name</span>  = "svt_axi_master_transaction", <a class="ClassLink" href="./configuration/class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <span id='item_new_arg_port_cfg_handle'>port_cfg_handle</span>  = null      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
CONSTUCTOR: Create a new transaction instance, passing the appropriate argument  values to the parent class. 
<p>
 <p><b><a class="ClassLink" href="./transaction/class_svt_axi_master_transaction.html#item_new_arg_name">name</a></b> -  Instance name of the transaction
</div></td></tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="./transaction/class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="./transaction/class_svt_axi_transaction.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;Superseding functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="./transaction/class_svt_axi_master_reg_transaction.html">svt_axi_master_reg_transaction</a> <b>::</b> <a class="ClassLink" href="./transaction/class_svt_axi_master_reg_transaction.html#item_new">new</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_post_randomize"></a>
<p>
<table class="clmdTable higlightable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_master_transaction::<b>post_randomize</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
post_randomize does the following  1) Aligns the address to no of Bytes for Exclusive Accesses
</div></td></tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="./../../svt_uvm_class_reference/html/class_svt_sequence_item.html">svt_sequence_item</a> <b>::</b> <a class="ClassLink" href="./../../svt_uvm_class_reference/html/class_svt_sequence_item.html#item_post_randomize">post_randomize</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="./transaction/class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="./transaction/class_svt_axi_transaction.html#item_post_randomize">post_randomize</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_pre_randomize"></a>
<p>
<table class="clmdTable higlightable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_master_transaction::<b>pre_randomize</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
pre_randomize does the following  1) Tests the validity of the configuration  2) calculate the log_2 of master configs data_width 
</div></td></tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="./../../svt_uvm_class_reference/html/class_svt_sequence_item.html">svt_sequence_item</a> <b>::</b> <a class="ClassLink" href="./../../svt_uvm_class_reference/html/class_svt_sequence_item.html#item_pre_randomize">pre_randomize</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="./transaction/class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="./transaction/class_svt_axi_transaction.html#item_pre_randomize">pre_randomize</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_reasonable_constraint_mode"></a>
<p>
<table class="clmdTable higlightable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function int<br>&nbsp;svt_axi_master_transaction::<b>reasonable_constraint_mode</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
bit <span id='item_reasonable_constraint_mode_arg_on_off'>on_off</span>       &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Method to turn reasonable constraints on/off as a block.
</div></td></tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="./../../svt_uvm_class_reference/html/class_svt_sequence_item_base.html">svt_sequence_item_base</a> <b>::</b> <a class="ClassLink" href="./../../svt_uvm_class_reference/html/class_svt_sequence_item_base.html#item_reasonable_constraint_mode">reasonable_constraint_mode</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="./transaction/class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="./transaction/class_svt_axi_transaction.html#item_reasonable_constraint_mode">reasonable_constraint_mode</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_set_prop_val"></a>
<p>
<table class="clmdTable higlightable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function bit<br>&nbsp;svt_axi_master_transaction::<b>set_prop_val</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
string <span id='item_set_prop_val_arg_prop_name'>prop_name</span> , bit [1023:0]  <span id='item_set_prop_val_arg_prop_val'>prop_val</span> , int <span id='item_set_prop_val_arg_array_ix'>array_ix</span>       &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
HDL Support: For <i>write</i> access to public data members of this class.
</div></td></tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="./../../svt_uvm_class_reference/html/class_svt_sequence_item_base.html">svt_sequence_item_base</a> <b>::</b> <a class="ClassLink" href="./../../svt_uvm_class_reference/html/class_svt_sequence_item_base.html#item_set_prop_val">set_prop_val</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="./../../svt_uvm_class_reference/html/class_svt_sequence_item.html">svt_sequence_item</a> <b>::</b> <a class="ClassLink" href="./../../svt_uvm_class_reference/html/class_svt_sequence_item.html#item_set_prop_val">set_prop_val</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="./transaction/class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="./transaction/class_svt_axi_transaction.html#item_set_prop_val">set_prop_val</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_svt_post_do_all_do_copy"></a>
<p>
<table class="clmdTable higlightable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_master_transaction::<b>svt_post_do_all_do_copy</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
<a class="ClassLink" href="./../../svt_uvm_class_reference/html/class_uvm_sequence_item.html">uvm_sequence_item</a> <span id='item_svt_post_do_all_do_copy_arg_to'>to</span>       &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Extend the svt_post_do_all_do_copy method to cleanup the exception xact pointers. 
<p>
 <p><b><a class="ClassLink" href="./transaction/class_svt_axi_master_transaction.html#item_svt_post_do_all_do_copy_arg_to">to</a></b> -  Destination class for the copy operation
</div></td></tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="./transaction/class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="./transaction/class_svt_axi_transaction.html#item_svt_post_do_all_do_copy">svt_post_do_all_do_copy</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
</div>
<hr>
<h2 class="pre20">Member Attribute Documentation</h2>
<div style="margin-left: 0px; margin->right: 0px">
</div>
<hr>
<h2 class="pre20">Member Constraint Documentation</h2>
<div style="margin-left: 0px; margin->right: 0px">
<a class="anchor" name="item_ace_master_transaction_valid_ranges"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_master_transaction::<b>ace_master_transaction_valid_ranges</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Re-organised constraint blocks based on interface type. This will make  it easy to turn-off the constraints based on interface type. It can  result in significant run-time improvement. 
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint ace_master_transaction_valid_ranges {<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve xact_type before coherent_xact_type;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve coherent_xact_type before addr;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve coherent_xact_type before burst_length;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve coherent_xact_type before burst_type;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve coherent_xact_type before atomic_type;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve coherent_xact_type before cache_type;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve coherent_xact_type before data_user;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve coherent_xact_type before resp_user;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve cache_type before domain_type;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve barrier_type before coherent_xact_type;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve coherent_xact_type before domain_type;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve coherent_xact_type before wstrb;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if ((port_cfg.axi_interface_type == svt_axi_port_configuration ::AXI_ACE) ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(port_cfg.axi_interface_type == svt_axi_port_configuration ::ACE_LITE)) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if(port_cfg.ace_version == svt_axi_port_configuration::ACE_VERSION_1_0 && xact_type == COHERENT) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;!(coherent_xact_type inside{WRITEUNIQUEPTLSTASH,WRITEUNIQUEFULLSTASH,STASHONCESHARED,CLEANSHAREDPERSIST,CMO,READONCECLEANINVALID<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;,READONCEMAKEINVALID,STASHONCEUNIQUE,STASHTRANSLATION,CMO,WRITEFULLCMO,WRITEPTLCMO<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;,WRITEDEFERRABLE<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;,PREFETCH<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;,WRITEZERO<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;});}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if(port_cfg.axi_interface_type != svt_axi_port_configuration::ACE_LITE && xact_type == COHERENT){<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;!(coherent_xact_type inside{READONCECLEANINVALID,READONCEMAKEINVALID,CMO,WRITEFULLCMO,WRITEPTLCMO,WRITEUNIQUEPTLSTASH<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;,WRITEUNIQUEFULLSTASH,STASHONCESHARED,STASHONCEUNIQUE,STASHTRANSLATION<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;,WRITEDEFERRABLE<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;,PREFETCH<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;,WRITEZERO<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;});}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if(port_cfg.ace_version == svt_axi_port_configuration::ACE_VERSION_1_0 && xact_type == COHERENT) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;!(coherent_xact_type inside{CLEANSHAREDPERSIST,READONCECLEANINVALID,READONCEMAKEINVALID});} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.axi_interface_type == svt_axi_port_configuration::AXI_ACE) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (  <br>
(xact_type == COHERENT) && <br>
( <br>
&nbsp;&nbsp;(coherent_xact_type == READNOSNOOP) || <br>
&nbsp;&nbsp;(coherent_xact_type == READONCE) || <br>
&nbsp;&nbsp;(coherent_xact_type == READONCECLEANINVALID) || <br>
&nbsp;&nbsp;(coherent_xact_type == READONCEMAKEINVALID) || <br>
&nbsp;&nbsp;(coherent_xact_type == READSHARED) || <br>
&nbsp;&nbsp;(coherent_xact_type == READCLEAN) || <br>
&nbsp;&nbsp;(coherent_xact_type == READNOTSHAREDDIRTY) || <br>
&nbsp;&nbsp;(coherent_xact_type == READUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == MAKEUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANSHARED) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANINVALID) || <br>
&nbsp;&nbsp;(coherent_xact_type == MAKEINVALID) || <br>
&nbsp;&nbsp;(coherent_xact_type == DVMCOMPLETE) || <br>
&nbsp;&nbsp;(coherent_xact_type == DVMMESSAGE) || <br>
&nbsp;&nbsp;(coherent_xact_type == READBARRIER)  || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANSHAREDPERSIST) <br>
)) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (  <br>
(xact_type == COHERENT) && <br>
( <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == MAKEUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANSHARED) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANINVALID) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANSHAREDPERSIST) || <br>
&nbsp;&nbsp;(coherent_xact_type == MAKEINVALID) <br>
)) <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coh_rresp.size() == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coh_rresp.size() == burst_length; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} else {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coh_rresp.size() == 0; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if(port_cfg.axi_interface_type == svt_axi_port_configuration::AXI_ACE)<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;xact_type != ATOMIC;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;transmitted_channel != READ_WRITE;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;!(atomic_transaction_type inside{ LOAD,STORE,SWAP,COMPARE});<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if(xact_type != ATOMIC){<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;!(atomic_transaction_type inside{ LOAD,STORE,SWAP,COMPARE});<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;atomic_transaction_type == NON_ATOMIC;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;/** Id is within limits specified by id_width. */<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.barrier_enable || port_cfg.dvm_enable) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;/** Id for barrier is within limits. */<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (coherent_xact_type == READBARRIER || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type == WRITEBARRIER) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.barrier_id_overlap == 0) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;id inside {[port_cfg.barrier_id_min : port_cfg.barrier_id_max]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr_user == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if(port_cfg.wuser_enable) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach(data_user[ix]) data_user[ix] == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;resp_user == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;/** Id for dvm is within limits. */<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else if (coherent_xact_type == DVMMESSAGE ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type == DVMCOMPLETE) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.dvm_id_overlap == 0) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;id inside {[port_cfg.dvm_id_min : port_cfg.dvm_id_max]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;/** Id for normal coherent is within limits. */<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.barrier_id_overlap == 0) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;!(id inside {[port_cfg.barrier_id_min : port_cfg.barrier_id_max]});<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.dvm_id_overlap == 0) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;!(id inside {[port_cfg.dvm_id_min : port_cfg.dvm_id_max]});<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} // if (port_cfg.barrier_enable || port_cfg.dvm_enable)   <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.dvm_enable && !port_cfg.zero_delay_enable) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dvm_complete_delay inside {[port_cfg.min_auto_gen_dvm_complete_delay:port_cfg.max_auto_gen_dvm_complete_delay]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;/*  if(xact_type != ATOMIC){<br>
&nbsp;&nbsp;&nbsp;&nbsp;{<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;atomic_read_data.size() == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;atomic_read_data_user.size() ==0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;atomic_resultant_data.size() ==0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;atomic_swap_data.size() ==0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;atomic_compare_data.size() ==0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;atomic_read_poison.size() ==0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;atomic_swap_wstrb.size()==0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;atomic_compare_wstrb.size()==0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;}*/<br>
&nbsp;if(xact_type == ATOMIC){<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if(atomic_transaction_type == COMPARE ){<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;atomic_swap_data.size() == burst_length;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;atomic_compare_data.size() == burst_length;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach(atomic_swap_data[index]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if(port_cfg.wysiwyg_enable ==1'b1){<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;atomic_swap_data[index] == atomic_swap_data[index] & ((1&lt;&lt;(port_cfg.data_width))-1);}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach(atomic_compare_data[index]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if(port_cfg.wysiwyg_enable ==1'b1){<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;atomic_compare_data[index] == atomic_compare_data[index] & ((1&lt;&lt;(port_cfg.data_width))-1);}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (!port_cfg.wysiwyg_enable) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (atomic_swap_data[index]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;atomic_swap_data[index] &lt;= ((1 &lt;&lt; ((1 &lt;&lt; burst_size) &lt;&lt; 3)) - 1);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (!port_cfg.wysiwyg_enable) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (atomic_compare_data[index]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;atomic_compare_data[index] &lt;= ((1 &lt;&lt; ((1 &lt;&lt; burst_size) &lt;&lt; 3)) - 1);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;atomic_swap_data.size() == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;atomic_compare_data.size() == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (  <br>
(xact_type == COHERENT) && <br>
( <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == MAKEUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANSHARED) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANINVALID) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANSHAREDPERSIST) || <br>
&nbsp;&nbsp;(coherent_xact_type == MAKEINVALID) <br>
) ||   <br>
( <br>
(xact_type == COHERENT) && <br>
(coherent_xact_type == CMO) <br>
)) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wvalid_delay.size() == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rready_delay.size() == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;data.size() == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if ((coherent_xact_type == CMO || coherent_xact_type == WRITEPTLCMO || coherent_xact_type == WRITEFULLCMO) && (cmo_on_write_xact_type inside {CLEANSHAREDPERSIST_ON_WRITE, CLEANSHAREDDEEPPERSIST_ON_WRITE}))<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;multi_beat_bready_delay.size() == 2;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;multi_beat_bready_delay.size() == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (  <br>
( <br>
(xact_type == COHERENT) && <br>
(coherent_xact_type == CMO) <br>
))<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wstrb.size() == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if(port_cfg.poison_enable){<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;poison.size() == 1;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (  <br>
(xact_type == COHERENT) && <br>
( <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == MAKEUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANSHARED) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANINVALID) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANSHAREDPERSIST) || <br>
&nbsp;&nbsp;(coherent_xact_type == MAKEINVALID) <br>
) ||   <br>
( <br>
(xact_type == COHERENT) && <br>
(coherent_xact_type == CMO) <br>
)) { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;random_interleave_array.size() == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;random_interleave_array[0] == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}    <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (atomic_type == EXCLUSIVE) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (coherent_xact_type != READCLEAN &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type != READSHARED &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type != CLEANUNIQUE) <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (burst_length &lt;&lt; burst_size == 2) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr[0] == 1'b0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else if (burst_length &lt;&lt; burst_size == 4) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr[1:0] == 2'b0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else if (burst_length &lt;&lt; burst_size == 8) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr[2:0] == 3'b0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else if (burst_length &lt;&lt; burst_size == 16) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr[3:0] == 4'b0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else if (burst_length &lt;&lt; burst_size == 32) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr[4:0] == 5'b0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else if (burst_length &lt;&lt; burst_size == 64) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr[5:0] == 6'b0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else if (burst_length &lt;&lt; burst_size == 128) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr[6:0] == 7'b0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} // if (atomic_type == EXCLUSIVE)<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if ((xact_type == READ) || ((xact_type == COHERENT) && ((coherent_xact_type == EVICT) || (coherent_xact_type == WRITEBARRIER)<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|| (coherent_xact_type == CMO) <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|| (coherent_xact_type == STASHONCESHARED) <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|| (coherent_xact_type == STASHONCEUNIQUE)<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|| (coherent_xact_type == STASHTRANSLATION)<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|| (coherent_xact_type == PREFETCH)<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|| (coherent_xact_type == WRITEZERO)<br>
))<br>
&nbsp;) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;data_before_addr == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if(port_cfg.axi_interface_type == svt_axi_port_configuration ::AXI_ACE ){<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;xact_type == COHERENT;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if(port_cfg.axi_interface_type == svt_axi_port_configuration ::ACE_LITE ){<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;xact_type inside {COHERENT<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;,ATOMIC<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if ((atomic_type == EXCLUSIVE) && (port_cfg.axi_interface_type == svt_axi_port_configuration ::AXI_ACE)) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type inside {READCLEAN,READSHARED,CLEANUNIQUE,READNOSNOOP,WRITENOSNOOP};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else if ((atomic_type == EXCLUSIVE) && (port_cfg.axi_interface_type == svt_axi_port_configuration ::ACE_LITE)) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if(port_cfg.shareable_exclusive_access_from_acelite_ports_enable)<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type inside {READNOSNOOP, WRITENOSNOOP, READONCE, WRITEUNIQUE};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type inside {READNOSNOOP, WRITENOSNOOP};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if(xact_type == COHERENT &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type != READNOSNOOP &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type != WRITENOSNOOP <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&& coherent_xact_type != WRITEDEFERRABLE <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;){<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_type != FIXED;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cache_type[1] == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(cache_type[3] || cache_type[2]) -&gt; (domain_type != SYSTEMSHAREABLE);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(!cache_type[1]) -&gt; (domain_type == SYSTEMSHAREABLE);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (xact_type == COHERENT && ((coherent_xact_type == WRITELINEUNIQUE) ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEUNIQUEFULLSTASH && port_cfg.cache_stashing_enable==1) ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEFULLCMO && port_cfg.write_plus_cmo_enable ==1) ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEEVICT)))    {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach(wstrb[index])<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wstrb[index]==(1&lt;&lt;(1&lt;&lt;(burst_size)))-1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if(port_cfg.mte_support_type != svt_axi_port_configuration::MTE_FALSE && tag_op == TAG_UPDATE){<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach(tag_update[index])<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;tag_update[index] == ((1&lt;&lt;(<br>
((((1 &lt;&lt; burst_size) &lt;&lt; 3) / 128) + ((((1 &lt;&lt; burst_size) &lt;&lt; 3) % 128) != 0))))-1);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}    <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}    <br>
&nbsp;&nbsp;&nbsp;&nbsp;if(port_cfg.cache_stashing_enable ==0){<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;!(coherent_xact_type inside{WRITEUNIQUEPTLSTASH,WRITEUNIQUEFULLSTASH,STASHONCESHARED,STASHONCEUNIQUE});<br>
&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;if(!port_cfg.is_stashtranslation_valid()) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type != STASHTRANSLATION;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if(port_cfg.axi_interface_type==svt_axi_port_configuration::ACE_LITE && port_cfg.ace_version==svt_axi_port_configuration::ACE_VERSION_2_0){<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEUNIQUEPTLSTASH ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type == WRITEUNIQUEFULLSTASH ) -&gt;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;domain_type inside{ OUTERSHAREABLE,INNERSHAREABLE };<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == STASHONCESHARED ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type == STASHONCEUNIQUE) -&gt;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;domain_type inside {OUTERSHAREABLE,NONSHAREABLE,INNERSHAREABLE};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;if((port_cfg.axi_interface_type==svt_axi_port_configuration::ACE_LITE && port_cfg.ace_version==svt_axi_port_configuration::ACE_VERSION_2_0 && coherent_xact_type == STASHTRANSLATION) || (port_cfg.cache_stashing_enable ==0)){<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;stash_nid_valid ==0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;stash_lpid_valid==0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;stash_nid == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;stash_lpid == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;if(port_cfg.axi_interface_type==svt_axi_port_configuration::ACE_LITE && port_cfg.ace_version==svt_axi_port_configuration::ACE_VERSION_2_0 && port_cfg.cache_stashing_enable==1){<br>
&nbsp;&nbsp;&nbsp;&nbsp;if(stash_nid_valid == 0)  {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;stash_nid ==0;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;if(stash_lpid_valid ==0){<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;stash_lpid==0;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;if(port_cfg.axi_interface_type==svt_axi_port_configuration::ACE_LITE && port_cfg.ace_version==svt_axi_port_configuration::ACE_VERSION_2_0 && port_cfg.cache_stashing_enable==1 && xact_type == COHERENT){<br>
&nbsp;&nbsp;&nbsp;&nbsp;if(stash_nid_valid == 0) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;stash_lpid_valid != 1; }<br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(write_with_cmo_xact_type ==  WRITEUNIQUEFULL_CLEANSHARED          || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;write_with_cmo_xact_type ==  WRITEUNIQUEFULL_CLEANINVALID ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;write_with_cmo_xact_type ==  WRITEUNIQUEFULL_CLEANSHAREDDEEPPERSIST ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;write_with_cmo_xact_type ==  WRITEUNIQUEFULL_CLEANSHAREDPERSIST        || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;write_with_cmo_xact_type ==  WRITEUNIQUEPTL_CLEANSHARED         || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;write_with_cmo_xact_type ==  WRITEUNIQUEPTL_CLEANINVALID || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;write_with_cmo_xact_type ==  WRITEUNIQUEPTL_CLEANSHAREDPERSIST        ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;write_with_cmo_xact_type ==  WRITEUNIQUEPTL_CLEANINVALIDPOPA     ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;write_with_cmo_xact_type ==  WRITEUNIQUEFULL_CLEANINVALIDPOPA ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;write_with_cmo_xact_type ==  WRITEUNIQUEPTL_CLEANSHAREDDEEPPERSIST) && (xact_type == COHERENT && port_cfg.write_plus_cmo_enable ==1 && coherent_xact_type inside {WRITEPTLCMO,WRITEFULLCMO}) -&gt; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;domain_type inside {INNERSHAREABLE, OUTERSHAREABLE};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(write_with_cmo_xact_type ==  WRITENOSNPFULL_CLEANSHARED          || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;write_with_cmo_xact_type ==  WRITENOSNPFULL_CLEANINVALID ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;write_with_cmo_xact_type ==  WRITENOSNPFULL_CLEANSHAREDDEEPPERSIST ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;write_with_cmo_xact_type ==  WRITENOSNPFULL_CLEANSHAREDPERSIST        || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;write_with_cmo_xact_type ==  WRITENOSNPPTL_CLEANSHARED         || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;write_with_cmo_xact_type ==  WRITENOSNPPTL_CLEANINVALID || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;write_with_cmo_xact_type ==  WRITENOSNPPTL_CLEANSHAREDPERSIST        ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;write_with_cmo_xact_type ==  WRITENOSNPPTL_CLEANINVALIDPOPA     ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;write_with_cmo_xact_type ==  WRITENOSNPFULL_CLEANINVALIDPOPA ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;write_with_cmo_xact_type ==  WRITENOSNPPTL_CLEANSHAREDDEEPPERSIST) && (xact_type == COHERENT && port_cfg.write_plus_cmo_enable ==1 && coherent_xact_type inside {WRITEPTLCMO,WRITEFULLCMO}) -&gt; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;domain_type == NONSHAREABLE;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == READONCE           || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type == READONCECLEANINVALID ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type == READONCEMAKEINVALID  ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type == READSHARED         || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type == READCLEAN          || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type == READNOTSHAREDDIRTY || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type == READUNIQUE         || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type == CLEANUNIQUE        || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type == MAKEUNIQUE         ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type == WRITEUNIQUE        ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type == WRITELINEUNIQUE) -&gt; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;domain_type inside {INNERSHAREABLE, OUTERSHAREABLE};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == READNOSNOOP || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type == WRITENOSNOOP) -&gt; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;domain_type inside {NONSHAREABLE, SYSTEMSHAREABLE};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == CLEANSHARED  ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type == CLEANSHAREDPERSIST || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type == CLEANINVALID || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type == MAKEINVALID  ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type == CMO ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type == WRITEPTLCMO ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type == WRITEFULLCMO ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type == WRITECLEAN   || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type == WRITEBACK ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type == WRITEEVICT) -&gt;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;domain_type inside {NONSHAREABLE, INNERSHAREABLE, OUTERSHAREABLE};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == DVMMESSAGE || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type == DVMCOMPLETE ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type == EVICT) -&gt;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;domain_type inside {INNERSHAREABLE, OUTERSHAREABLE};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEDEFERRABLE) -&gt;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;domain_type inside {SYSTEMSHAREABLE};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == PREFETCH) -&gt;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;domain_type inside {NONSHAREABLE, INNERSHAREABLE, OUTERSHAREABLE};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(barrier_type == MEMORY_BARRIER || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;barrier_type == SYNC_BARRIER) -&gt; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == READBARRIER || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type == WRITEBARRIER);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == READBARRIER ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type == WRITEBARRIER ) -&gt;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(barrier_type == MEMORY_BARRIER || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;barrier_type ==SYNC_BARRIER);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if ( xact_type == COHERENT &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == READSHARED          ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type == READCLEAN           ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type == READNOTSHAREDDIRTY  ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type == READUNIQUE          ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type == CLEANSHARED         ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type == CLEANSHAREDPERSIST  ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type == CLEANINVALID        ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type == CLEANUNIQUE         ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type == MAKEUNIQUE          ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type == MAKEINVALID         ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type == WRITELINEUNIQUE     ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type == CMO                 ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEUNIQUEFULLSTASH && port_cfg.cache_stashing_enable==1) ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == STASHONCESHARED  && port_cfg.cache_stashing_enable==1 )   ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == STASHONCEUNIQUE   && port_cfg.cache_stashing_enable==1)   ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEFULLCMO && port_cfg.write_plus_cmo_enable ==1) ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == PREFETCH && port_cfg.prefetch_xact_enable) ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEZERO  && port_cfg.writezero_transaction == svt_axi_port_configuration::WRITEZERO_TRUE) ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type == EVICT ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type == WRITEEVICT) ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;((force_xact_to_cache_line_size && port_cfg.axi_interface_type==svt_axi_port_configuration::AXI_ACE && port_cfg.force_xact_to_cache_line_size_interface_type==svt_axi_port_configuration::AXI_ACE_ONLY) || (force_xact_to_cache_line_size && port_cfg.axi_interface_type==svt_axi_port_configuration::ACE_LITE && port_cfg.force_xact_to_cache_line_size_interface_type==svt_axi_port_configuration::ACE_LITE_ONLY) || (force_xact_to_cache_line_size && port_cfg.force_xact_to_cache_line_size_interface_type==svt_axi_port_configuration::ALL_INTERFACE_TYPES)) &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == READONCE) ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEUNIQUEPTLSTASH && port_cfg.cache_stashing_enable==1)||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEPTLCMO && port_cfg.write_plus_cmo_enable ==1) ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == READONCECLEANINVALID) ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == READONCEMAKEINVALID) ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEUNIQUE) <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;) ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;((force_xact_to_cache_line_size && port_cfg.axi_interface_type==svt_axi_port_configuration::AXI_ACE && port_cfg.force_xact_to_cache_line_size_interface_type==svt_axi_port_configuration::AXI_ACE_ONLY) || (force_xact_to_cache_line_size && port_cfg.axi_interface_type==svt_axi_port_configuration::ACE_LITE && port_cfg.force_xact_to_cache_line_size_interface_type==svt_axi_port_configuration::ACE_LITE_ONLY) || (force_xact_to_cache_line_size && port_cfg.force_xact_to_cache_line_size_interface_type==svt_axi_port_configuration::ALL_INTERFACE_TYPES)) &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;port_cfg.update_cache_for_non_coherent_xacts &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITENOSNOOP) ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == READNOSNOOP) <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;)<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;)<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;)<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_size == log_base_2_data_width_in_bytes;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (log_base_2_cache_line_size == log_base_2_data_width_in_bytes)<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_type != WRAP;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_length inside {1,2,4,8,16};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(burst_length &lt;&lt; log_base_2_data_width_in_bytes) == port_cfg.cache_line_size;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_type != FIXED;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(burst_type == INCR) -&gt; (addr == (addr &gt;&gt; log_base_2_cache_line_size) &lt;&lt; log_base_2_cache_line_size);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(burst_type == WRAP) -&gt; (addr == (addr &gt;&gt; burst_size) &lt;&lt; burst_size);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type != READONCE) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type != READONCECLEANINVALID) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type != READONCEMAKEINVALID) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type != WRITEUNIQUE) &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type != WRITEUNIQUEPTLSTASH&& port_cfg.cache_stashing_enable==1) &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type != WRITENOSNOOP) &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type != READNOSNOOP) <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;)<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;barrier_type inside {NORMAL_ACCESS_RESPECT_BARRIER, NORMAL_ACCESS_IGNORE_BARRIER};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if(<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type != WRITENOSNOOP) &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type != READNOSNOOP) <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&& (coherent_xact_type != WRITEDEFERRABLE)<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;)<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cache_type[1] == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(xact_type == COHERENT) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == READONCECLEANINVALID) ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEPTLCMO) ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEUNIQUEPTLSTASH && port_cfg.cache_stashing_enable == 1) ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == READONCEMAKEINVALID) <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;)<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(burst_type == INCR) -&gt; (((addr &gt;&gt; burst_size) &lt;&lt; burst_size) + (burst_length &lt;&lt; burst_size) &lt;= <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;((addr &gt;&gt; log_base_2_cache_line_size) &lt;&lt; log_base_2_cache_line_size) + port_cfg.cache_line_size);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(burst_type == WRAP) -&gt; ((burst_length &lt;&lt; burst_size) &lt;= port_cfg.cache_line_size);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (xact_type == COHERENT && (coherent_xact_type == READONCE ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type == READONCECLEANINVALID ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type == READONCEMAKEINVALID ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type == WRITEUNIQUE)) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_type != FIXED;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cache_type[1] == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if(!port_cfg.shareable_exclusive_access_from_acelite_ports_enable)<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;atomic_type == NORMAL;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;if(port_cfg.axi_interface_type==svt_axi_port_configuration::ACE_LITE && port_cfg.ace_version==svt_axi_port_configuration::ACE_VERSION_2_0 && port_cfg.cache_stashing_enable==1){<br>
&nbsp;&nbsp;&nbsp;&nbsp;if (xact_type == COHERENT && (coherent_xact_type == WRITEUNIQUEPTLSTASH ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type == WRITEUNIQUEFULLSTASH || coherent_xact_type == STASHONCESHARED || coherent_xact_type == STASHONCEUNIQUE)) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_type != FIXED;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cache_type[1] == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;barrier_type inside {NORMAL_ACCESS_RESPECT_BARRIER, NORMAL_ACCESS_IGNORE_BARRIER};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;atomic_type == NORMAL;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;if(xact_type == COHERENT && (coherent_xact_type == STASHTRANSLATION)){<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;atomic_type == NORMAL;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;barrier_type inside {NORMAL_ACCESS_RESPECT_BARRIER, NORMAL_ACCESS_IGNORE_BARRIER};<br>
&nbsp;&nbsp;&nbsp;&nbsp;} <br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (xact_type == COHERENT && (coherent_xact_type == WRITEBACK ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type == WRITECLEAN)) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_size &lt;= log_base_2_data_width_in_bytes;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_length &lt;= 16;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_type != FIXED;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(burst_type == INCR) -&gt; (((addr &gt;&gt; burst_size) &lt;&lt; burst_size) + (burst_length &lt;&lt; burst_size) &lt;= <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;((addr &gt;&gt; log_base_2_cache_line_size) &lt;&lt; log_base_2_cache_line_size) + port_cfg.cache_line_size);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(burst_type == WRAP) -&gt; ((burst_length &lt;&lt; burst_size) &lt;= port_cfg.cache_line_size);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;barrier_type inside {NORMAL_ACCESS_RESPECT_BARRIER, NORMAL_ACCESS_IGNORE_BARRIER};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cache_type[1] == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;atomic_type == NORMAL;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.barrier_enable != 1) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type != WRITEBARRIER;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type != READBARRIER;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.barrier_enable && (xact_type == COHERENT && (coherent_xact_type == READBARRIER ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type == WRITEBARRIER))) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_length == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_type ==  INCR;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_size == log_base_2_data_width_in_bytes;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cache_type inside {4'b0010, 4'b0011};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;atomic_type == NORMAL;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.dvm_enable != 1) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type != DVMMESSAGE;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type != DVMCOMPLETE;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.dvm_enable && (xact_type == COHERENT && (coherent_xact_type == DVMMESSAGE ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type == DVMCOMPLETE))) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_type == INCR;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_length == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_size == log_base_2_data_width_in_bytes;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cache_type == 4'b0010;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;atomic_type == NORMAL;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;barrier_type inside {NORMAL_ACCESS_RESPECT_BARRIER, NORMAL_ACCESS_IGNORE_BARRIER};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.dvm_enable && (xact_type == COHERENT && (coherent_xact_type==DVMMESSAGE) && is_part_of_multipart_dvm_sequence==1'b0)) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if((addr[14:12]==3'b001) || (addr[14:12]==3'b010) || (addr[14:12]==3'b011) || (addr[14:12]==3'b100)) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr[4:1] == 4'h0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} else {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr[1] == 1'b0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr[3:2] != 2'b11;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if(!((port_cfg.sys_cfg.dvm_version &gt;= svt_axi_system_configuration::DVMV8_4) && (addr[14:12]==3'b000 && addr[0]==1'b1) )) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr[7] == 1'b0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if(addr[14:12] != 3'b110 && addr[5] == 0) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr[23:16] == 8'h0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if(addr[14:12] != 3'b110 && addr[6] == 0) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr[31:24] == 8'h0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr[14:12] inside {3'b000,3'b001,3'b010,3'b011,3'b100,3'b110};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(addr[14:12]==3'b000) -&gt; addr[15]==1'b0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if(addr[14:12]==3'b000) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.sys_cfg.dvm_version == svt_axi_system_configuration::DVMV9_2) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{addr[11:10],addr[9:8],addr[6],addr[5],addr[4],addr[3:2],addr[0]} inside {10'b0110000000,10'b0110000001,10'b0110001001,10'b1001100101,10'b1001101101,10'b1010000000,10'b1010000001,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;10'b1010001001,10'b1010010000,10'b1010010001,10'b1010011001,10'b1010100000,10'b1010100001,10'b1010100010,10'b1010100101,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;10'b1010101001,10'b1010101101,10'b1010110000,10'b1010110001,10'b1010111001,10'b1011000000,10'b1011100000,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;10'b1011100001,10'b1011100010,10'b1011100101,10'b1011101001,10'b1011101101,10'b1011110000,10'b1011110001,10'b1011111001,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;10'b1110000000,10'b1110000001,10'b1110001001,10'b1110010000,10'b1110010001,10'b1110011001,10'b1111000000,10'b1111000001,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;10'b1111001001,10'b1111010000,10'b1111010001,10'b1111011001,10'b1000000000,10'b1000100010,10'b1000100000,10'b1000100001,                                10'b1000101001,10'b1000110000,10'b1000110001,10'b1000111001,10'b1000100101,10'b1000101101,10'b1100000000,10'b1100000001,                                10'b1100001001,10'b1100010000,10'b1100010001,10'b1100011001,10'b0110000111,10'b0110001111,10'b0110000110<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else if (port_cfg.sys_cfg.dvm_version == svt_axi_system_configuration::DVMV8_4) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{addr[11:10],addr[9:8],addr[6],addr[5],addr[4],addr[3:2],addr[0]} inside {10'b0110000000,10'b0110000001,10'b0110001001,10'b1001100101,10'b1001101101,10'b1010000000,10'b1010000001,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;10'b1010001001,10'b1010010000,10'b1010010001,10'b1010011001,10'b1010100000,10'b1010100001,10'b1010100010,10'b1010100101,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;10'b1010101001,10'b1010101101,10'b1010110000,10'b1010110001,10'b1010111001,10'b1011000000,10'b1011100000,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;10'b1011100001,10'b1011100010,10'b1011100101,10'b1011101001,10'b1011101101,10'b1011110000,10'b1011110001,10'b1011111001,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;10'b1110000000,10'b1110000001,10'b1110001001,10'b1110010000,10'b1110010001,10'b1110011001,10'b1111000000,10'b1111000001,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;10'b1111001001,10'b1111010000,10'b1111010001,10'b1111011001<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr[11:0] inside {12'hA00, 12'hA01, 12'hA11, 12'hA20, 12'hA21, 12'hA31,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;12'hB00, 12'hB44, 12'hB40, 12'hB41, 12'hB51, 12'hB60, 12'hB61, 12'hB71, 12'hB49, 12'hB59,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;12'hF00, 12'hF01, 12'hF11,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;12'h601, 12'h611, 12'h600};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(addr[14:12]==3'b001) -&gt; {addr[15],addr[11:10],addr[9:8],addr[6],addr[5]}==7'b0000000;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(addr[14:12]==3'b010) -&gt; {addr[15],addr[11:10]}==3'b000;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if(addr[14:12]==3'b010) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{addr[9:8],addr[6:5],addr[0]} inside<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{5'b10000,5'b10001,5'b10111,5'b11000,5'b11001,5'b11111};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(addr[14:12]==3'b011) -&gt; addr[15]==1'b0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if(addr[14:12]==3'b011) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.sys_cfg.dvm_version &gt;= svt_axi_system_configuration::DVMV8_4) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{addr[11:10],addr[9:8],addr[6],addr[5],addr[0]} inside<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{7'b0000000,7'b0011000,7'b1010011,7'b1011100,7'b1011111,7'b1111001,7'b1010100,7'b1010111,7'b1111011};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else if(port_cfg.sys_cfg.dvm_version &gt;= svt_axi_system_configuration::DVMV8_1 && port_cfg.sys_cfg.dvm_version &lt; svt_axi_system_configuration::DVMV8_4){<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{addr[11:10],addr[9:8],addr[6],addr[5],addr[0]} inside<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{7'b0000000,7'b0011000,7'b1010011,7'b1011100,7'b1011111,7'b1111001,7'b1111011};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{addr[11:10],addr[9:8],addr[6],addr[5],addr[0]} inside<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{7'b0000000,7'b0011000,7'b1010011,7'b1011100,7'b1011111,7'b1111001};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if(addr[6] == 0 && (port_cfg.sys_cfg.dvm_version &gt;= svt_axi_system_configuration::DVMV8_1) && addr[14:12] != 3'b110) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;arvmid == 4'h0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(addr[14:12]==3'b100) -&gt; {addr[15],addr[11:10],addr[9:8],addr[6],addr[5],addr[0]}==8'b10000000;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(addr[14:12]==3'b110) -&gt; addr[15]==1'b0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if(port_cfg.dvm_enable && (xact_type == COHERENT && (coherent_xact_type == DVMMESSAGE) && is_part_of_multipart_dvm_sequence==1'b1) && port_cfg.sys_cfg.dvm_version &lt; svt_axi_system_configuration::DVMV8_4) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr[2:0] ==0; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.dvm_enable && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(xact_type == COHERENT && coherent_xact_type == DVMCOMPLETE)) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.cache_line_state_change_type == svt_axi_port_configuration::RECOMMENDED_CACHE_LINE_STATE_CHANGE) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;force_to_invalid_state == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;force_to_shared_state == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.cache_line_state_change_type == svt_axi_port_configuration::LEGAL_WITH_SNOOP_FILTER_CACHE_LINE_STATE_CHANGE) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;force_to_invalid_state == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.writeevict_enable == 0) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type != WRITEEVICT;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.barrier_enable == 0) <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;associate_barrier==0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cache_write_data.size() == burst_length;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.axi_interface_type == svt_axi_port_configuration::ACE_LITE && port_cfg.ace_version==svt_axi_port_configuration::ACE_VERSION_1_0 && xact_type == COHERENT) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (!port_cfg.dvm_enable) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type inside { READNOSNOOP,READONCE,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;CLEANSHARED,CLEANINVALID,MAKEINVALID,READBARRIER,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;WRITENOSNOOP,WRITEUNIQUE,WRITELINEUNIQUE,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;WRITEBARRIER};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type inside { READNOSNOOP,READONCE,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;CLEANSHARED,CLEANINVALID,MAKEINVALID,READBARRIER,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;WRITENOSNOOP,WRITEUNIQUE,WRITELINEUNIQUE,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;WRITEBARRIER, DVMMESSAGE, DVMCOMPLETE};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;if(port_cfg.axi_interface_type == svt_axi_port_configuration::AXI_ACE && xact_type == COHERENT) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;!(coherent_xact_type inside {READONCECLEANINVALID,READONCEMAKEINVALID<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;,WRITEDEFERRABLE<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;,PREFETCH<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;,WRITEZERO<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;});<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;if(port_cfg.axi_interface_type == svt_axi_port_configuration::AXI_ACE && xact_type == COHERENT) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;!(coherent_xact_type inside {WRITEUNIQUEPTLSTASH,WRITEUNIQUEFULLSTASH,STASHONCESHARED,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;STASHONCEUNIQUE,STASHTRANSLATION,WRITEFULLCMO,WRITEPTLCMO,READONCECLEANINVALID,READONCEMAKEINVALID,CMO});<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;if(!port_cfg.is_stashtranslation_valid()){  <br>
&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type != STASHTRANSLATION;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;if(!port_cfg.deallocating_xacts_enable && xact_type == COHERENT) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;!(coherent_xact_type inside {READONCECLEANINVALID,READONCEMAKEINVALID});} <br>
&nbsp;&nbsp;if(port_cfg.axi_interface_type == svt_axi_port_configuration::ACE_LITE && port_cfg.ace_version==svt_axi_port_configuration::ACE_VERSION_2_0 && xact_type == COHERENT)  {<br>
&nbsp;&nbsp;&nbsp;&nbsp;if(!port_cfg.dvm_enable) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type inside {WRITEUNIQUEPTLSTASH,WRITEUNIQUEFULLSTASH,STASHONCESHARED,READONCECLEANINVALID,READONCEMAKEINVALID,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;STASHONCEUNIQUE,STASHTRANSLATION,READNOSNOOP,READONCE,CLEANSHARED,CLEANSHAREDPERSIST, CLEANINVALID,MAKEINVALID,CMO,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;READBARRIER, WRITENOSNOOP,WRITEUNIQUE,WRITELINEUNIQUE,CMO,WRITEFULLCMO,WRITEPTLCMO,WRITEBARRIER<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;,WRITEDEFERRABLE<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;,PREFETCH<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;,WRITEZERO<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;};}<br>
&nbsp;&nbsp;&nbsp;&nbsp;else { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type inside {WRITEUNIQUEPTLSTASH,WRITEUNIQUEFULLSTASH,STASHONCESHARED,READONCECLEANINVALID,READONCEMAKEINVALID,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;STASHONCEUNIQUE,STASHTRANSLATION,READNOSNOOP,READONCE,CLEANSHARED,CLEANSHAREDPERSIST, CLEANINVALID,MAKEINVALID,CMO,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;READBARRIER,WRITENOSNOOP,WRITEUNIQUE,WRITELINEUNIQUE,CMO,WRITEFULLCMO,WRITEPTLCMO,WRITEBARRIER,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DVMMESSAGE, DVMCOMPLETE<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;,WRITEDEFERRABLE<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;,PREFETCH<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;,WRITEZERO<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;};<br>
&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;}   <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (xact_type == COHERENT && coherent_xact_type == CLEANUNIQUE && atomic_type == EXCLUSIVE) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;allocate_in_cache == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}    <br>
&nbsp;&nbsp;&nbsp;&nbsp;} // if ((port_cfg.axi_interface_type == svt_axi_port_configuration ::AXI_ACE) || (port_cfg.axi_interface_type == svt_axi_port_configuration ::ACE_LITE))<br>
&nbsp;&nbsp;} // ace_master_transaction_valid_ranges <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;constraint trace_tag_valid_ranges {<br>
&nbsp;&nbsp;if((transmitted_channel == WRITE <br>
&nbsp;&nbsp;&nbsp;|| transmitted_channel == READ_WRITE<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;) && port_cfg.trace_tag_enable && port_cfg.ace_version == svt_axi_port_configuration::ACE_VERSION_2_0){<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if(port_cfg.loopback_trace_tag_enable ==1) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;data_trace_tag == trace_tag;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if(trace_tag ==1){<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;data_trace_tag == trace_tag;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;data_trace_tag inside {0,1};}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;} <br>
}<br>
&nbsp;constraint untranslated_addr_valid_range {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if((port_cfg.axi_interface_type == svt_axi_port_configuration::AXI_ACE || port_cfg.axi_interface_type == svt_axi_port_configuration::ACE_LITE  || port_cfg.axi_interface_type == svt_axi_port_configuration::AXI4) && port_cfg.ace_version==svt_axi_port_configuration::ACE_VERSION_2_0 && port_cfg.addr_translation_enable) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;if(addr_translated_from_pcie == 1){<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sub_stream_id_valid==0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.rme_support == svt_axi_port_configuration::RME_TRUE) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;secure_or_non_secure_stream inside {'b00,'b10};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else{<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;secure_or_non_secure_stream == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if(secure_or_non_secure_stream ==0){<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;prot_type[1] == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if(sub_stream_id_valid==0){<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sub_stream_id==0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;}<br>
&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;constraint axi4_stream_master_transaction_valid_ranges {<br>
&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.axi_interface_type == svt_axi_port_configuration::AXI4_STREAM) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;xact_type == DATA_STREAM;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;stream_burst_length &gt;= 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;stream_burst_length &lt;=   256;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if ((port_cfg.stream_interleave_depth &gt; 1) && (enable_interleave == 1)) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;random_interleave_array.size() == stream_burst_length;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (random_interleave_array[index]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;random_interleave_array[index] inside {[1 : stream_burst_length]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;random_interleave_array.size() == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;xact_type != ATOMIC;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;transmitted_channel != READ_WRITE;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if(xact_type != ATOMIC){<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;!(atomic_transaction_type inside{ LOAD,STORE,SWAP,COMPARE});<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;atomic_transaction_type == NON_ATOMIC;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if(port_cfg.axi_interface_type == svt_axi_port_configuration ::AXI4_STREAM && port_cfg.ace_version==svt_axi_port_configuration::ACE_VERSION_2_0 && port_cfg.atomic_transactions_enable==1) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;!(atomic_transaction_type inside { LOAD,STORE,SWAP,COMPARE});<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;!(atomic_xact_op_type   inside {ATOMICSTORE_ADD,ATOMICSTORE_CLR,ATOMICSTORE_EOR ,  ATOMICSTORE_SET, ATOMICSTORE_SMAX,ATOMICSTORE_SMIN,  ATOMICSTORE_UMAX,ATOMICSTORE_UMIN,ATOMICLOAD_ADD,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ATOMICLOAD_CLR, ATOMICLOAD_EOR,ATOMICLOAD_SET, ATOMICLOAD_SMAX ,ATOMICLOAD_SMIN,ATOMICLOAD_UMAX,ATOMICLOAD_UMIN,ATOMICSWAP,ATOMICCOMPARE});<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.tkeep_enable) {tkeep.size() == stream_burst_length;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.tdata_enable) {tdata.size() == stream_burst_length;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.tstrb_enable) {tstrb.size() == stream_burst_length;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.tuser_enable) {tuser.size() == stream_burst_length;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;tvalid_delay.size() == stream_burst_length;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;idle_tlast_value.size() == stream_burst_length;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_length == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (tvalid_delay[index]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;tvalid_delay[index] inside {[0:  16]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (xact_type == DATA_STREAM) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;multi_beat_bready_delay.size() == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;} <br>
&nbsp;&nbsp;} // axi4_stream_master_transaction_valid_ranges <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;constraint reasonable_twakeup {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.axi_interface_type == svt_axi_port_configuration::AXI4_STREAM && xact_type == DATA_STREAM) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.twakeup_enable == 1 || port_cfg.stream_twakeup_signal == svt_axi_port_configuration::STREAM_TWAKEUP_TRUE) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;twakeup_assert_mode inside {TWAKEUP_NONE, TWAKEUP_BEFORE_TVALID, TWAKEUP_DURING_TVALID, TWAKEUP_AFTER_TVALID};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (twakeup_assert_mode inside {TWAKEUP_BEFORE_TVALID, TWAKEUP_AFTER_TVALID}) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;twakeup_assert_delay &gt;= port_cfg.twakeup_assert_min_delay;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;twakeup_assert_delay &lt;= port_cfg.twakeup_assert_max_delay;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;twakeup_assert_delay == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (twakeup_assert_mode inside {TWAKEUP_BEFORE_TVALID, TWAKEUP_DURING_TVALID, TWAKEUP_AFTER_TVALID}) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;twakeup_least_deassert_delay &gt;= port_cfg.twakeup_least_deassert_min_delay;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;twakeup_least_deassert_delay &lt;= port_cfg.twakeup_least_deassert_max_delay;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;twakeup_least_deassert_delay == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;twakeup_assert_mode == TWAKEUP_NONE;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;twakeup_assert_delay == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;twakeup_least_deassert_delay == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;constraint axi3_4_master_transaction_valid_ranges {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;solve xact_type before burst_length;   <br>
&nbsp;&nbsp;&nbsp;&nbsp;solve xact_type before burst_type;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve atomic_type before burst_length;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve burst_type before burst_length;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve burst_length  before wstrb;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve burst_length before wvalid_delay;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve burst_length before rready_delay;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve burst_size before addr;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve burst_type before addr;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve atomic_type before addr;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve xact_type before wstrb;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve burst_length before data;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve xact_type before data;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve burst_size before data;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve addr_mask before addr;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.axi_interface_type != svt_axi_port_configuration::AXI_ACE) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coh_rresp.size() == 0; <br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.axi_interface_type == svt_axi_port_configuration :: AXI3) { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.axi_interface_category == svt_axi_port_configuration::AXI_READ_ONLY) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;xact_type == READ;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else if (port_cfg.axi_interface_category == svt_axi_port_configuration::AXI_WRITE_ONLY)     {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;xact_type == WRITE;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;xact_type inside {READ, WRITE};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if(xact_type != ATOMIC){<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;!(atomic_transaction_type inside{ LOAD,STORE,SWAP,COMPARE});<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;atomic_transaction_type == NON_ATOMIC;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if((port_cfg.axi_interface_type == svt_axi_port_configuration ::ACE_LITE || port_cfg.axi_interface_type == svt_axi_port_configuration ::AXI4)  && port_cfg.ace_version==svt_axi_port_configuration::ACE_VERSION_2_0 && port_cfg.atomic_transactions_enable==1 && xact_type ==ATOMIC) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;atomic_transaction_type inside { LOAD,STORE,SWAP,COMPARE};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;atomic_xact_op_type   inside {ATOMICSTORE_ADD,ATOMICSTORE_CLR,ATOMICSTORE_EOR ,  ATOMICSTORE_SET, ATOMICSTORE_SMAX,ATOMICSTORE_SMIN,  ATOMICSTORE_UMAX,ATOMICSTORE_UMIN,ATOMICLOAD_ADD,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ATOMICLOAD_CLR, ATOMICLOAD_EOR,ATOMICLOAD_SET, ATOMICLOAD_SMAX ,ATOMICLOAD_SMIN,ATOMICLOAD_UMAX,ATOMICLOAD_UMIN,ATOMICSWAP,ATOMICCOMPARE};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;if (!(  <br>
(xact_type == COHERENT) && <br>
( <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == MAKEUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANSHARED) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANINVALID) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANSHAREDPERSIST) || <br>
&nbsp;&nbsp;(coherent_xact_type == MAKEINVALID) <br>
) ||   <br>
( <br>
(xact_type == COHERENT) && <br>
(coherent_xact_type == CMO) <br>
)) && (xact_type != DATA_STREAM)) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wvalid_delay.size() == burst_length;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rready_delay.size() == burst_length;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if ((coherent_xact_type == CMO || coherent_xact_type == WRITEPTLCMO || coherent_xact_type == WRITEFULLCMO) && (cmo_on_write_xact_type inside {CLEANSHAREDPERSIST_ON_WRITE, CLEANSHAREDDEEPPERSIST_ON_WRITE}))<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;multi_beat_bready_delay.size() == 2;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;multi_beat_bready_delay.size() == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if(port_cfg.poison_enable){<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;poison.size() == burst_length;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (  <br>
( <br>
(xact_type == COHERENT) && <br>
(coherent_xact_type == CMO) <br>
))<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;data.size() == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;data.size() == burst_length;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;/*  if (!port_cfg.wysiwyg_enable) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (data[index]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;data[index] &lt;= ((1 &lt;&lt; ((1 &lt;&lt; burst_size) &lt;&lt; 3)) - 1);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} <br>
&nbsp;&nbsp;&nbsp;&nbsp;}*/<br>
&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.toggle_ready_signals_during_idle_period) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if ((xact_type == READ) ||   <br>
(xact_type == COHERENT) && <br>
( <br>
&nbsp;&nbsp;(coherent_xact_type == READNOSNOOP) || <br>
&nbsp;&nbsp;(coherent_xact_type == READONCE) || <br>
&nbsp;&nbsp;(coherent_xact_type == READONCECLEANINVALID) || <br>
&nbsp;&nbsp;(coherent_xact_type == READONCEMAKEINVALID) || <br>
&nbsp;&nbsp;(coherent_xact_type == READSHARED) || <br>
&nbsp;&nbsp;(coherent_xact_type == READCLEAN) || <br>
&nbsp;&nbsp;(coherent_xact_type == READNOTSHAREDDIRTY) || <br>
&nbsp;&nbsp;(coherent_xact_type == READUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == MAKEUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANSHARED) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANINVALID) || <br>
&nbsp;&nbsp;(coherent_xact_type == MAKEINVALID) || <br>
&nbsp;&nbsp;(coherent_xact_type == DVMCOMPLETE) || <br>
&nbsp;&nbsp;(coherent_xact_type == DVMMESSAGE) || <br>
&nbsp;&nbsp;(coherent_xact_type == READBARRIER)  || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANSHAREDPERSIST) <br>
)) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;idle_rready_delay.size() inside {[0:  16]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;idle_bready_delay.size() == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} else {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;idle_bready_delay.size() inside {[0:  16]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;idle_rready_delay.size() == 0; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;} else {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;idle_rready_delay.size() == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;idle_bready_delay.size() == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;/*<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;* 1) Constrain the array size to 0 if xact_type is not READ<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;* 2) Constrain the array size to burst length if xact_type is READ<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;*/   <br>
&nbsp;&nbsp;&nbsp;&nbsp;if ((xact_type == READ <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|| (atomic_transaction_type inside{LOAD,SWAP} && xact_type == ATOMIC)<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;) ||   <br>
(xact_type == COHERENT) && <br>
( <br>
&nbsp;&nbsp;(coherent_xact_type == READNOSNOOP) || <br>
&nbsp;&nbsp;(coherent_xact_type == READONCE) || <br>
&nbsp;&nbsp;(coherent_xact_type == READONCECLEANINVALID) || <br>
&nbsp;&nbsp;(coherent_xact_type == READONCEMAKEINVALID) || <br>
&nbsp;&nbsp;(coherent_xact_type == READSHARED) || <br>
&nbsp;&nbsp;(coherent_xact_type == READCLEAN) || <br>
&nbsp;&nbsp;(coherent_xact_type == READNOTSHAREDDIRTY) || <br>
&nbsp;&nbsp;(coherent_xact_type == READUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == MAKEUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANSHARED) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANINVALID) || <br>
&nbsp;&nbsp;(coherent_xact_type == MAKEINVALID) || <br>
&nbsp;&nbsp;(coherent_xact_type == DVMCOMPLETE) || <br>
&nbsp;&nbsp;(coherent_xact_type == DVMMESSAGE) || <br>
&nbsp;&nbsp;(coherent_xact_type == READBARRIER)  || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANSHAREDPERSIST) <br>
)) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (  <br>
(xact_type == COHERENT) && <br>
( <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == MAKEUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANSHARED) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANINVALID) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANSHAREDPERSIST) || <br>
&nbsp;&nbsp;(coherent_xact_type == MAKEINVALID) <br>
)) <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rresp.size() == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rresp.size() == burst_length; <br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else if(xact_type == ATOMIC && atomic_transaction_type == COMPARE){<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if(burst_length &gt; 1){<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rresp.size() == burst_length /2;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rresp.size() == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;else {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rresp.size() == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;/* <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;*  Constraints for wstrb <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;*  1) Constraint the length of the wstrb from 1 to burst_length for write<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;transactions<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;*  2) Constraining wstrb to enable all the valid bytelanes depending on transfer<br>
&nbsp;&nbsp;&nbsp;&nbsp;*/<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (xact_type == WRITE<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|| xact_type ==ATOMIC<br>
&nbsp;|| (  <br>
(xact_type == COHERENT) && <br>
( <br>
&nbsp;&nbsp;(coherent_xact_type == WRITENOSNOOP) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITEUNIQUE) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEUNIQUEPTLSTASH) || <br>
&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEUNIQUEFULLSTASH) || <br>
&nbsp;&nbsp;&nbsp;(coherent_xact_type == STASHONCEUNIQUE) || <br>
&nbsp;&nbsp;&nbsp;(coherent_xact_type == STASHONCESHARED) || <br>
&nbsp;&nbsp;&nbsp;(coherent_xact_type == STASHTRANSLATION) || <br>
&nbsp;&nbsp;&nbsp;(coherent_xact_type == CMO) || <br>
&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEPTLCMO) || <br>
&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEFULLCMO) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEDEFERRABLE) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == PREFETCH) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEZERO) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITELINEUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITEBACK) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITECLEAN) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITEBARRIER) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITEEVICT) || <br>
&nbsp;&nbsp;(coherent_xact_type == EVICT) <br>
))) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (  <br>
( <br>
(xact_type == COHERENT) && <br>
(coherent_xact_type == CMO) <br>
))<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wstrb.size() == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wstrb.size() == burst_length;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;else<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wstrb.size() == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;/*if (!port_cfg.wysiwyg_enable) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (wstrb[index]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wstrb[index] inside {[0: ((1 &lt;&lt; (1 &lt;&lt; burst_size)) - 1)]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;*/<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (xact_type == DATA_STREAM) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;data_user.size() == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;else {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if(port_cfg.wuser_enable && (xact_type == WRITE ||   <br>
(xact_type == COHERENT) && <br>
( <br>
&nbsp;&nbsp;(coherent_xact_type == WRITENOSNOOP) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITEUNIQUE) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEUNIQUEPTLSTASH) || <br>
&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEUNIQUEFULLSTASH) || <br>
&nbsp;&nbsp;&nbsp;(coherent_xact_type == STASHONCEUNIQUE) || <br>
&nbsp;&nbsp;&nbsp;(coherent_xact_type == STASHONCESHARED) || <br>
&nbsp;&nbsp;&nbsp;(coherent_xact_type == STASHTRANSLATION) || <br>
&nbsp;&nbsp;&nbsp;(coherent_xact_type == CMO) || <br>
&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEPTLCMO) || <br>
&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEFULLCMO) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEDEFERRABLE) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == PREFETCH) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEZERO) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITELINEUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITEBACK) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITECLEAN) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITEBARRIER) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITEEVICT) || <br>
&nbsp;&nbsp;(coherent_xact_type == EVICT) <br>
)<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|| xact_type == ATOMIC<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;)){<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (  <br>
( <br>
(xact_type == COHERENT) && <br>
(coherent_xact_type == CMO) <br>
)) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;data_user.size() == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;data_user.size() == burst_length;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;data_user.size() == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.axi_interface_type != svt_axi_port_configuration::AXI4_STREAM) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;xact_type != DATA_STREAM;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;/* <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;* The atomic type is not exclusive when exclusive_access_enable is<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;* disabled<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;*/  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.exclusive_access_enable == 0) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;atomic_type != EXCLUSIVE;    <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.locked_access_enable == 0) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;atomic_type != LOCKED;    <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;/** Address is within limits specified by addr_width. */<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr &lt;= max_possible_addr;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr_user &lt;= max_possible_user_addr;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.use_separate_rd_wr_chan_id_width == 0 <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|| xact_type == ATOMIC <br>
)<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;id &lt;= ((1 &lt;&lt; port_cfg.id_width) - 1);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else if ((xact_type == WRITE) ||   <br>
(xact_type == COHERENT) && <br>
( <br>
&nbsp;&nbsp;(coherent_xact_type == WRITENOSNOOP) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITEUNIQUE) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEUNIQUEPTLSTASH) || <br>
&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEUNIQUEFULLSTASH) || <br>
&nbsp;&nbsp;&nbsp;(coherent_xact_type == STASHONCEUNIQUE) || <br>
&nbsp;&nbsp;&nbsp;(coherent_xact_type == STASHONCESHARED) || <br>
&nbsp;&nbsp;&nbsp;(coherent_xact_type == STASHTRANSLATION) || <br>
&nbsp;&nbsp;&nbsp;(coherent_xact_type == CMO) || <br>
&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEPTLCMO) || <br>
&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEFULLCMO) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEDEFERRABLE) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == PREFETCH) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEZERO) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITELINEUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITEBACK) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITECLEAN) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITEBARRIER) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITEEVICT) || <br>
&nbsp;&nbsp;(coherent_xact_type == EVICT) <br>
))<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;id &lt;= ((1 &lt;&lt; port_cfg.write_chan_id_width) - 1);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;id &lt;= ((1 &lt;&lt; port_cfg.read_chan_id_width) - 1);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;/*<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;*  When the burst type is not Fixed, it must be ensured that burst does not<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;*  exceed 4k range<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;*/<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if(burst_type != FIXED) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr_range == (burst_length &lt;&lt; burst_size);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr_mask == ( {  64{1'b1}} &lt;&lt; burst_size);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (burst_type == WRAP) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (burst_length == 2)<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_addr_mask == ( {  64{1'b1}} &lt;&lt; (burst_size+1));<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else if (burst_length == 4)<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_addr_mask == ( {  64{1'b1}} &lt;&lt; (burst_size+2));<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else if (burst_length == 8)<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_addr_mask == ( {  64{1'b1}} &lt;&lt; (burst_size+3));<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else if (burst_length == 16)<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_addr_mask == ( {  64{1'b1}} &lt;&lt; (burst_size+4));<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if(!(atomic_transaction_type == COMPARE && xact_type == ATOMIC))<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr == (addr & addr_mask);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(addr & burst_addr_mask) + addr_range - 1 &lt;= max_possible_addr; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(addr[-1:0] & burst_addr_mask) &lt;= (  (1 &lt;&lt; 12) - addr_range);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} else {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(1 &lt;&lt; 12) &gt;= addr_range;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(addr[-1:0] & addr_mask) &lt;= (  (1 &lt;&lt; 12) - addr_range);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;((addr &gt;&gt; burst_size) &lt;&lt; burst_size) + addr_range - 1 &lt;= max_possible_addr;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;/*foreach (wstrb[index]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (index &lt; burst_length) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wstrb[index] == wstrb[index] & ((1 &lt;&lt; port_cfg.data_width/8)-1);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;*/<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;12 &gt; 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr_valid_delay inside {[0:  16]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (wvalid_delay[index]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wvalid_delay[index] inside {[0:  16]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (rready_delay[index]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rready_delay[index] inside {[0:  16]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (idle_rready_delay[index]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;idle_rready_delay[index] inside {[0:  16]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (idle_bready_delay[index]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;idle_bready_delay[index] inside {[0:  16]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;/*if (reference_event_for_rready_delay == MANUAL_RREADY) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (rready_delay[index]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(index == 0) -&gt; rready_delay[index] inside {[- : ]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(index &gt; 0)  -&gt; rready_delay[index] inside {[0:]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} else {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (rready_delay[index]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rready_delay[index] inside {[0:]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;*/<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bready_delay inside {[  0:  16]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (multi_beat_bready_delay[index]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;multi_beat_bready_delay[index] inside {[  0:  16]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if(data_before_addr) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;reference_event_for_first_wvalid_delay == PREV_WRITE_DATA_HANDSHAKE;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;reference_event_for_addr_valid_delay inside {FIRST_WVALID_DATA_BEFORE_ADDR,FIRST_DATA_HANDSHAKE_DATA_BEFORE_ADDR};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;reference_event_for_first_wvalid_delay != PREV_WRITE_DATA_HANDSHAKE;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;reference_event_for_addr_valid_delay != FIRST_DATA_HANDSHAKE_DATA_BEFORE_ADDR ;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;reference_event_for_addr_valid_delay != FIRST_WVALID_DATA_BEFORE_ADDR;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (!(  <br>
(xact_type == COHERENT) && <br>
( <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == MAKEUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANSHARED) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANINVALID) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANSHAREDPERSIST) || <br>
&nbsp;&nbsp;(coherent_xact_type == MAKEINVALID) <br>
) ||   <br>
( <br>
(xact_type == COHERENT) && <br>
(coherent_xact_type == CMO) <br>
))) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;random_interleave_array.size() == burst_length;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (random_interleave_array[index]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;random_interleave_array[index] inside {[1 : burst_length]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (atomic_type == EXCLUSIVE) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(burst_length &lt;&lt; burst_size) inside {1,2,4,8,16,32,64,128};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_length &lt;= 16;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;/* <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;* AXI3 :<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;* 1) Burst Size must not exceed the data width<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;* 2) Burst Length for WRAP is inside 2,4,8,16<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;* 3) Total No. of bytes to be transferred in an exclusive access burst must be a<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;*   power of 2.  Max is 128  - Section 6.2.4<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;* 4) Burst Length For Idle transactions must be from 1 to Max Idles<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;* 5)<br>
&nbsp;&nbsp;&nbsp;&nbsp;*/   <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.axi_interface_type == svt_axi_port_configuration :: AXI3) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;xact_type != COHERENT;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;xact_type != ATOMIC;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_size &lt;= log_base_2_data_width_in_bytes;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (xact_type == IDLE) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_length inside {[1:  16]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} else {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (burst_type == WRAP) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if(xact_type == ATOMIC && atomic_xact_op_type == ATOMICCOMPARE)<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_length inside {1,2,4,8,16,32};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_length inside {2,4,8,16};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_length inside {[1:  16]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(cache_type[1] == 0) -&gt; (cache_type[3] == 0);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cache_type != 4'b0100;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cache_type != 4'b0101;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cache_type != 4'b1000;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cache_type != 4'b1001;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cache_type != 4'b1100;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cache_type != 4'b1101;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if(port_cfg.wuser_enable && (xact_type == WRITE ||   <br>
(xact_type == COHERENT) && <br>
( <br>
&nbsp;&nbsp;(coherent_xact_type == WRITENOSNOOP) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITEUNIQUE) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEUNIQUEPTLSTASH) || <br>
&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEUNIQUEFULLSTASH) || <br>
&nbsp;&nbsp;&nbsp;(coherent_xact_type == STASHONCEUNIQUE) || <br>
&nbsp;&nbsp;&nbsp;(coherent_xact_type == STASHONCESHARED) || <br>
&nbsp;&nbsp;&nbsp;(coherent_xact_type == STASHTRANSLATION) || <br>
&nbsp;&nbsp;&nbsp;(coherent_xact_type == CMO) || <br>
&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEPTLCMO) || <br>
&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEFULLCMO) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEDEFERRABLE) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == PREFETCH) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEZERO) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITELINEUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITEBACK) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITECLEAN) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITEBARRIER) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITEEVICT) || <br>
&nbsp;&nbsp;(coherent_xact_type == EVICT) <br>
)<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|| xact_type == ATOMIC<br>
&nbsp;&nbsp;&nbsp;&nbsp;))<br>
&nbsp;&nbsp;&nbsp;&nbsp;{<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach(data_user[i])<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;data_user[i] &lt;= ((1 &lt;&lt; port_cfg.data_user_width) - 1);<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.axi_interface_type == svt_axi_port_configuration :: AXI4 || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;port_cfg.axi_interface_type == svt_axi_port_configuration :: AXI_ACE ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;port_cfg.axi_interface_type == svt_axi_port_configuration :: ACE_LITE) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(burst_length &lt;&lt; burst_size) &lt;=   (1 &lt;&lt; 12);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.axi_interface_type == svt_axi_port_configuration :: AXI4) { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.axi_interface_category == svt_axi_port_configuration::AXI_READ_ONLY) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;xact_type == READ;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else if (port_cfg.axi_interface_category == svt_axi_port_configuration::AXI_WRITE_ONLY)     {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;xact_type == WRITE;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;xact_type inside {READ,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ATOMIC,     <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;WRITE};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else{ <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if(port_cfg.axi_interface_type == svt_axi_port_configuration :: ACE_LITE){<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;xact_type inside {COHERENT<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;,ATOMIC     <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;};}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else{<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;xact_type ==COHERENT;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (xact_type == IDLE) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_length inside {[1:  16]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (atomic_type == EXCLUSIVE && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(port_cfg.axi_interface_type != svt_axi_port_configuration :: AXI_ACE) &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(port_cfg.axi_interface_type != svt_axi_port_configuration :: ACE_LITE)) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(burst_length &lt;&lt; burst_size) inside {1,2,4,8,16,32,64,128};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if ((port_cfg.awlen_enable == 0) && (xact_type == WRITE <br>
&nbsp;&nbsp;&nbsp;|| xact_type ==ATOMIC<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;||   <br>
(xact_type == COHERENT) && <br>
( <br>
&nbsp;&nbsp;(coherent_xact_type == WRITENOSNOOP) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITEUNIQUE) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEUNIQUEPTLSTASH) || <br>
&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEUNIQUEFULLSTASH) || <br>
&nbsp;&nbsp;&nbsp;(coherent_xact_type == STASHONCEUNIQUE) || <br>
&nbsp;&nbsp;&nbsp;(coherent_xact_type == STASHONCESHARED) || <br>
&nbsp;&nbsp;&nbsp;(coherent_xact_type == STASHTRANSLATION) || <br>
&nbsp;&nbsp;&nbsp;(coherent_xact_type == CMO) || <br>
&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEPTLCMO) || <br>
&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEFULLCMO) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEDEFERRABLE) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == PREFETCH) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEZERO) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITELINEUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITEBACK) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITECLEAN) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITEBARRIER) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITEEVICT) || <br>
&nbsp;&nbsp;(coherent_xact_type == EVICT) <br>
))) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_length == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else if ((port_cfg.arlen_enable == 0) && (xact_type == READ<br>
&nbsp;&nbsp;&nbsp;|| xact_type ==ATOMIC<br>
||   <br>
(xact_type == COHERENT) && <br>
( <br>
&nbsp;&nbsp;(coherent_xact_type == READNOSNOOP) || <br>
&nbsp;&nbsp;(coherent_xact_type == READONCE) || <br>
&nbsp;&nbsp;(coherent_xact_type == READONCECLEANINVALID) || <br>
&nbsp;&nbsp;(coherent_xact_type == READONCEMAKEINVALID) || <br>
&nbsp;&nbsp;(coherent_xact_type == READSHARED) || <br>
&nbsp;&nbsp;(coherent_xact_type == READCLEAN) || <br>
&nbsp;&nbsp;(coherent_xact_type == READNOTSHAREDDIRTY) || <br>
&nbsp;&nbsp;(coherent_xact_type == READUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == MAKEUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANSHARED) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANINVALID) || <br>
&nbsp;&nbsp;(coherent_xact_type == MAKEINVALID) || <br>
&nbsp;&nbsp;(coherent_xact_type == DVMCOMPLETE) || <br>
&nbsp;&nbsp;(coherent_xact_type == DVMMESSAGE) || <br>
&nbsp;&nbsp;(coherent_xact_type == READBARRIER)  || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANSHAREDPERSIST) <br>
))) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_length == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else if (burst_type == WRAP) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if(xact_type == ATOMIC && atomic_xact_op_type == ATOMICCOMPARE){<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_length inside {1,2,4,8,16,32};}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_length inside {2,4,8,16};}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else if (burst_type == FIXED)  {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_length inside {[1:  16]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_length inside {[1:  256]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if ((xact_type == READ) || ((xact_type == COHERENT) && ((coherent_xact_type == EVICT) || (coherent_xact_type == WRITEBARRIER)<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|| (coherent_xact_type == STASHONCESHARED) <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|| (coherent_xact_type == STASHONCEUNIQUE)<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|| (coherent_xact_type == STASHTRANSLATION)<br>
))<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;data_before_addr == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if ((xact_type == WRITE ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;xact_type == ATOMIC ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(xact_type == COHERENT) && <br>
( <br>
&nbsp;&nbsp;(coherent_xact_type == WRITENOSNOOP) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITEUNIQUE) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEUNIQUEPTLSTASH) || <br>
&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEUNIQUEFULLSTASH) || <br>
&nbsp;&nbsp;&nbsp;(coherent_xact_type == STASHONCEUNIQUE) || <br>
&nbsp;&nbsp;&nbsp;(coherent_xact_type == STASHONCESHARED) || <br>
&nbsp;&nbsp;&nbsp;(coherent_xact_type == STASHTRANSLATION) || <br>
&nbsp;&nbsp;&nbsp;(coherent_xact_type == CMO) || <br>
&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEPTLCMO) || <br>
&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEFULLCMO) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEDEFERRABLE) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == PREFETCH) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEZERO) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITELINEUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITEBACK) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITECLEAN) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITEBARRIER) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITEEVICT) || <br>
&nbsp;&nbsp;(coherent_xact_type == EVICT) <br>
)) && (port_cfg.awid_enable == 0 )) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;id == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if((xact_type == READ || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;xact_type == ATOMIC ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(xact_type == COHERENT) && <br>
( <br>
&nbsp;&nbsp;(coherent_xact_type == READNOSNOOP) || <br>
&nbsp;&nbsp;(coherent_xact_type == READONCE) || <br>
&nbsp;&nbsp;(coherent_xact_type == READONCECLEANINVALID) || <br>
&nbsp;&nbsp;(coherent_xact_type == READONCEMAKEINVALID) || <br>
&nbsp;&nbsp;(coherent_xact_type == READSHARED) || <br>
&nbsp;&nbsp;(coherent_xact_type == READCLEAN) || <br>
&nbsp;&nbsp;(coherent_xact_type == READNOTSHAREDDIRTY) || <br>
&nbsp;&nbsp;(coherent_xact_type == READUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == MAKEUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANSHARED) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANINVALID) || <br>
&nbsp;&nbsp;(coherent_xact_type == MAKEINVALID) || <br>
&nbsp;&nbsp;(coherent_xact_type == DVMCOMPLETE) || <br>
&nbsp;&nbsp;(coherent_xact_type == DVMMESSAGE) || <br>
&nbsp;&nbsp;(coherent_xact_type == READBARRIER)  || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANSHAREDPERSIST) <br>
)) && (port_cfg.arid_enable == 0)) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;id == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if ((xact_type == WRITE ||   <br>
(xact_type == COHERENT) && <br>
( <br>
&nbsp;&nbsp;(coherent_xact_type == WRITENOSNOOP) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITEUNIQUE) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEUNIQUEPTLSTASH) || <br>
&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEUNIQUEFULLSTASH) || <br>
&nbsp;&nbsp;&nbsp;(coherent_xact_type == STASHONCEUNIQUE) || <br>
&nbsp;&nbsp;&nbsp;(coherent_xact_type == STASHONCESHARED) || <br>
&nbsp;&nbsp;&nbsp;(coherent_xact_type == STASHTRANSLATION) || <br>
&nbsp;&nbsp;&nbsp;(coherent_xact_type == CMO) || <br>
&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEPTLCMO) || <br>
&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEFULLCMO) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEDEFERRABLE) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == PREFETCH) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEZERO) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITELINEUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITEBACK) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITECLEAN) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITEBARRIER) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITEEVICT) || <br>
&nbsp;&nbsp;(coherent_xact_type == EVICT) <br>
)) && (port_cfg.awsize_enable == 0)) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_size == log_base_2_data_width_in_bytes;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else if ((xact_type == READ ||   <br>
(xact_type == COHERENT) && <br>
( <br>
&nbsp;&nbsp;(coherent_xact_type == READNOSNOOP) || <br>
&nbsp;&nbsp;(coherent_xact_type == READONCE) || <br>
&nbsp;&nbsp;(coherent_xact_type == READONCECLEANINVALID) || <br>
&nbsp;&nbsp;(coherent_xact_type == READONCEMAKEINVALID) || <br>
&nbsp;&nbsp;(coherent_xact_type == READSHARED) || <br>
&nbsp;&nbsp;(coherent_xact_type == READCLEAN) || <br>
&nbsp;&nbsp;(coherent_xact_type == READNOTSHAREDDIRTY) || <br>
&nbsp;&nbsp;(coherent_xact_type == READUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == MAKEUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANSHARED) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANINVALID) || <br>
&nbsp;&nbsp;(coherent_xact_type == MAKEINVALID) || <br>
&nbsp;&nbsp;(coherent_xact_type == DVMCOMPLETE) || <br>
&nbsp;&nbsp;(coherent_xact_type == DVMMESSAGE) || <br>
&nbsp;&nbsp;(coherent_xact_type == READBARRIER)  || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANSHAREDPERSIST) <br>
)) && (port_cfg.arsize_enable == 0)) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_size ==  log_base_2_data_width_in_bytes;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_size &lt;= log_base_2_data_width_in_bytes;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if ((port_cfg.awburst_enable == 0) && (xact_type == WRITE ||   <br>
(xact_type == COHERENT) && <br>
( <br>
&nbsp;&nbsp;(coherent_xact_type == WRITENOSNOOP) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITEUNIQUE) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEUNIQUEPTLSTASH) || <br>
&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEUNIQUEFULLSTASH) || <br>
&nbsp;&nbsp;&nbsp;(coherent_xact_type == STASHONCEUNIQUE) || <br>
&nbsp;&nbsp;&nbsp;(coherent_xact_type == STASHONCESHARED) || <br>
&nbsp;&nbsp;&nbsp;(coherent_xact_type == STASHTRANSLATION) || <br>
&nbsp;&nbsp;&nbsp;(coherent_xact_type == CMO) || <br>
&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEPTLCMO) || <br>
&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEFULLCMO) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEDEFERRABLE) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == PREFETCH) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEZERO) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITELINEUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITEBACK) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITECLEAN) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITEBARRIER) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITEEVICT) || <br>
&nbsp;&nbsp;(coherent_xact_type == EVICT) <br>
))) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_type == INCR;    <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if ((port_cfg.arburst_enable == 0) && (xact_type == READ ||   <br>
(xact_type == COHERENT) && <br>
( <br>
&nbsp;&nbsp;(coherent_xact_type == READNOSNOOP) || <br>
&nbsp;&nbsp;(coherent_xact_type == READONCE) || <br>
&nbsp;&nbsp;(coherent_xact_type == READONCECLEANINVALID) || <br>
&nbsp;&nbsp;(coherent_xact_type == READONCEMAKEINVALID) || <br>
&nbsp;&nbsp;(coherent_xact_type == READSHARED) || <br>
&nbsp;&nbsp;(coherent_xact_type == READCLEAN) || <br>
&nbsp;&nbsp;(coherent_xact_type == READNOTSHAREDDIRTY) || <br>
&nbsp;&nbsp;(coherent_xact_type == READUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == MAKEUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANSHARED) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANINVALID) || <br>
&nbsp;&nbsp;(coherent_xact_type == MAKEINVALID) || <br>
&nbsp;&nbsp;(coherent_xact_type == DVMCOMPLETE) || <br>
&nbsp;&nbsp;(coherent_xact_type == DVMMESSAGE) || <br>
&nbsp;&nbsp;(coherent_xact_type == READBARRIER)  || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANSHAREDPERSIST) <br>
))) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_type == INCR;    <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if ((xact_type == READ ||   <br>
(xact_type == COHERENT) && <br>
( <br>
&nbsp;&nbsp;(coherent_xact_type == READNOSNOOP) || <br>
&nbsp;&nbsp;(coherent_xact_type == READONCE) || <br>
&nbsp;&nbsp;(coherent_xact_type == READONCECLEANINVALID) || <br>
&nbsp;&nbsp;(coherent_xact_type == READONCEMAKEINVALID) || <br>
&nbsp;&nbsp;(coherent_xact_type == READSHARED) || <br>
&nbsp;&nbsp;(coherent_xact_type == READCLEAN) || <br>
&nbsp;&nbsp;(coherent_xact_type == READNOTSHAREDDIRTY) || <br>
&nbsp;&nbsp;(coherent_xact_type == READUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == MAKEUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANSHARED) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANINVALID) || <br>
&nbsp;&nbsp;(coherent_xact_type == MAKEINVALID) || <br>
&nbsp;&nbsp;(coherent_xact_type == DVMCOMPLETE) || <br>
&nbsp;&nbsp;(coherent_xact_type == DVMMESSAGE) || <br>
&nbsp;&nbsp;(coherent_xact_type == READBARRIER)  || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANSHAREDPERSIST) <br>
)) && (port_cfg.arcache_enable == 0)) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cache_type == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if ((xact_type == WRITE ||   <br>
(xact_type == COHERENT) && <br>
( <br>
&nbsp;&nbsp;(coherent_xact_type == WRITENOSNOOP) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITEUNIQUE) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEUNIQUEPTLSTASH) || <br>
&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEUNIQUEFULLSTASH) || <br>
&nbsp;&nbsp;&nbsp;(coherent_xact_type == STASHONCEUNIQUE) || <br>
&nbsp;&nbsp;&nbsp;(coherent_xact_type == STASHONCESHARED) || <br>
&nbsp;&nbsp;&nbsp;(coherent_xact_type == STASHTRANSLATION) || <br>
&nbsp;&nbsp;&nbsp;(coherent_xact_type == CMO) || <br>
&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEPTLCMO) || <br>
&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEFULLCMO) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEDEFERRABLE) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == PREFETCH) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEZERO) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITELINEUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITEBACK) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITECLEAN) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITEBARRIER) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITEEVICT) || <br>
&nbsp;&nbsp;(coherent_xact_type == EVICT) <br>
)) && (port_cfg.awcache_enable == 0)) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cache_type == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.bresp_enable == 0) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bresp == OKAY;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (multi_beat_bresp[idx]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;multi_beat_bresp[idx] == OKAY;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if ((xact_type == READ<br>
&nbsp;&nbsp;&nbsp;|| xact_type ==ATOMIC<br>
&nbsp;||   <br>
(xact_type == COHERENT) && <br>
( <br>
&nbsp;&nbsp;(coherent_xact_type == READNOSNOOP) || <br>
&nbsp;&nbsp;(coherent_xact_type == READONCE) || <br>
&nbsp;&nbsp;(coherent_xact_type == READONCECLEANINVALID) || <br>
&nbsp;&nbsp;(coherent_xact_type == READONCEMAKEINVALID) || <br>
&nbsp;&nbsp;(coherent_xact_type == READSHARED) || <br>
&nbsp;&nbsp;(coherent_xact_type == READCLEAN) || <br>
&nbsp;&nbsp;(coherent_xact_type == READNOTSHAREDDIRTY) || <br>
&nbsp;&nbsp;(coherent_xact_type == READUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == MAKEUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANSHARED) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANINVALID) || <br>
&nbsp;&nbsp;(coherent_xact_type == MAKEINVALID) || <br>
&nbsp;&nbsp;(coherent_xact_type == DVMCOMPLETE) || <br>
&nbsp;&nbsp;(coherent_xact_type == DVMMESSAGE) || <br>
&nbsp;&nbsp;(coherent_xact_type == READBARRIER)  || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANSHAREDPERSIST) <br>
)) && (port_cfg.arprot_enable == 0)) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;atomic_type == NORMAL;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if ((xact_type == WRITE<br>
&nbsp;&nbsp;&nbsp;|| xact_type ==ATOMIC<br>
&nbsp;||   <br>
(xact_type == COHERENT) && <br>
( <br>
&nbsp;&nbsp;(coherent_xact_type == WRITENOSNOOP) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITEUNIQUE) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEUNIQUEPTLSTASH) || <br>
&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEUNIQUEFULLSTASH) || <br>
&nbsp;&nbsp;&nbsp;(coherent_xact_type == STASHONCEUNIQUE) || <br>
&nbsp;&nbsp;&nbsp;(coherent_xact_type == STASHONCESHARED) || <br>
&nbsp;&nbsp;&nbsp;(coherent_xact_type == STASHTRANSLATION) || <br>
&nbsp;&nbsp;&nbsp;(coherent_xact_type == CMO) || <br>
&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEPTLCMO) || <br>
&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEFULLCMO) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEDEFERRABLE) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == PREFETCH) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEZERO) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITELINEUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITEBACK) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITECLEAN) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITEBARRIER) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITEEVICT) || <br>
&nbsp;&nbsp;(coherent_xact_type == EVICT) <br>
)) && (port_cfg.awprot_enable == 0)) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;atomic_type == NORMAL;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if ((xact_type == READ<br>
&nbsp;&nbsp;&nbsp;|| xact_type ==ATOMIC<br>
&nbsp;||   <br>
(xact_type == COHERENT) && <br>
( <br>
&nbsp;&nbsp;(coherent_xact_type == READNOSNOOP) || <br>
&nbsp;&nbsp;(coherent_xact_type == READONCE) || <br>
&nbsp;&nbsp;(coherent_xact_type == READONCECLEANINVALID) || <br>
&nbsp;&nbsp;(coherent_xact_type == READONCEMAKEINVALID) || <br>
&nbsp;&nbsp;(coherent_xact_type == READSHARED) || <br>
&nbsp;&nbsp;(coherent_xact_type == READCLEAN) || <br>
&nbsp;&nbsp;(coherent_xact_type == READNOTSHAREDDIRTY) || <br>
&nbsp;&nbsp;(coherent_xact_type == READUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == MAKEUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANSHARED) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANINVALID) || <br>
&nbsp;&nbsp;(coherent_xact_type == MAKEINVALID) || <br>
&nbsp;&nbsp;(coherent_xact_type == DVMCOMPLETE) || <br>
&nbsp;&nbsp;(coherent_xact_type == DVMMESSAGE) || <br>
&nbsp;&nbsp;(coherent_xact_type == READBARRIER)  || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANSHAREDPERSIST) <br>
)) && (port_cfg.arregion_enable == 0)) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;region == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if ((xact_type == WRITE<br>
&nbsp;&nbsp;&nbsp;|| xact_type ==ATOMIC<br>
&nbsp;||   <br>
(xact_type == COHERENT) && <br>
( <br>
&nbsp;&nbsp;(coherent_xact_type == WRITENOSNOOP) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITEUNIQUE) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEUNIQUEPTLSTASH) || <br>
&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEUNIQUEFULLSTASH) || <br>
&nbsp;&nbsp;&nbsp;(coherent_xact_type == STASHONCEUNIQUE) || <br>
&nbsp;&nbsp;&nbsp;(coherent_xact_type == STASHONCESHARED) || <br>
&nbsp;&nbsp;&nbsp;(coherent_xact_type == STASHTRANSLATION) || <br>
&nbsp;&nbsp;&nbsp;(coherent_xact_type == CMO) || <br>
&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEPTLCMO) || <br>
&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEFULLCMO) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEDEFERRABLE) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == PREFETCH) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEZERO) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITELINEUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITEBACK) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITECLEAN) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITEBARRIER) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITEEVICT) || <br>
&nbsp;&nbsp;(coherent_xact_type == EVICT) <br>
)) && (port_cfg.awregion_enable == 0)) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;region == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if ((xact_type == READ<br>
&nbsp;&nbsp;&nbsp;|| xact_type ==ATOMIC<br>
&nbsp;||   <br>
(xact_type == COHERENT) && <br>
( <br>
&nbsp;&nbsp;(coherent_xact_type == READNOSNOOP) || <br>
&nbsp;&nbsp;(coherent_xact_type == READONCE) || <br>
&nbsp;&nbsp;(coherent_xact_type == READONCECLEANINVALID) || <br>
&nbsp;&nbsp;(coherent_xact_type == READONCEMAKEINVALID) || <br>
&nbsp;&nbsp;(coherent_xact_type == READSHARED) || <br>
&nbsp;&nbsp;(coherent_xact_type == READCLEAN) || <br>
&nbsp;&nbsp;(coherent_xact_type == READNOTSHAREDDIRTY) || <br>
&nbsp;&nbsp;(coherent_xact_type == READUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == MAKEUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANSHARED) || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANINVALID) || <br>
&nbsp;&nbsp;(coherent_xact_type == MAKEINVALID) || <br>
&nbsp;&nbsp;(coherent_xact_type == DVMCOMPLETE) || <br>
&nbsp;&nbsp;(coherent_xact_type == DVMMESSAGE) || <br>
&nbsp;&nbsp;(coherent_xact_type == READBARRIER)  || <br>
&nbsp;&nbsp;(coherent_xact_type == CLEANSHAREDPERSIST) <br>
)) && (port_cfg.arqos_enable == 0)) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;qos == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if ((xact_type == WRITE<br>
&nbsp;&nbsp;&nbsp;|| xact_type ==ATOMIC<br>
&nbsp;||   <br>
(xact_type == COHERENT) && <br>
( <br>
&nbsp;&nbsp;(coherent_xact_type == WRITENOSNOOP) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITEUNIQUE) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEUNIQUEPTLSTASH) || <br>
&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEUNIQUEFULLSTASH) || <br>
&nbsp;&nbsp;&nbsp;(coherent_xact_type == STASHONCEUNIQUE) || <br>
&nbsp;&nbsp;&nbsp;(coherent_xact_type == STASHONCESHARED) || <br>
&nbsp;&nbsp;&nbsp;(coherent_xact_type == STASHTRANSLATION) || <br>
&nbsp;&nbsp;&nbsp;(coherent_xact_type == CMO) || <br>
&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEPTLCMO) || <br>
&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEFULLCMO) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEDEFERRABLE) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == PREFETCH) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEZERO) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITELINEUNIQUE) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITEBACK) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITECLEAN) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITEBARRIER) || <br>
&nbsp;&nbsp;(coherent_xact_type == WRITEEVICT) || <br>
&nbsp;&nbsp;(coherent_xact_type == EVICT) <br>
)) && (port_cfg.awqos_enable == 0)) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;qos == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cache_type != 4'b0100;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cache_type != 4'b0101;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cache_type != 4'b1000;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cache_type != 4'b1001;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cache_type != 4'b1100;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cache_type != 4'b1101;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.axi_interface_type == svt_axi_port_configuration :: AXI4_LITE) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;xact_type != COHERENT;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;xact_type !=ATOMIC;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;transmitted_channel != READ_WRITE;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_length == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.ace_version ==svt_axi_port_configuration::ACE_VERSION_2_0 && ((port_cfg.arsize_enable && xact_type == READ) || (port_cfg.awsize_enable && xact_type == WRITE)) ) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_size &lt;= log_base_2_data_width_in_bytes;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_size == log_base_2_data_width_in_bytes;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cache_type == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_type == svt_axi_master_transaction::INCR;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.ace_version !=svt_axi_port_configuration::ACE_VERSION_2_0) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;id == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if ((port_cfg.axi_interface_type != svt_axi_port_configuration ::AXI_ACE) &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(port_cfg.axi_interface_type != svt_axi_port_configuration ::ACE_LITE)) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cache_write_data.size() == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;/* <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Constraints for data <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;1) Constrain the length of the data from 1 to burst length<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;2) Populate the data array with [burst_size : 0] random data<br>
&nbsp;&nbsp;&nbsp;&nbsp;*/<br>
&nbsp;&nbsp;&nbsp;&nbsp;/*if ((xact_type == WRITE) || (xact_type == READ) || (xact_type == COHERENT)) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if () <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;data.size() == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;data.size() == burst_length;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (!port_cfg.wysiwyg_enable) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (data[index]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;data[index] &lt;= ((1 &lt;&lt; ((1 &lt;&lt; burst_size) &lt;&lt; 3)) - 1);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;} else if (xact_type == DATA_STREAM) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;data.size() == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;*/<br>
&nbsp;&nbsp;} // axi3_4_master_transaction_valid_ranges <br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_awakeup_data_before_addr"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_master_transaction::<b>awakeup_data_before_addr</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint awakeup_data_before_addr {<br>
&nbsp;&nbsp;&nbsp;&nbsp;if(port_cfg.awakeup_enable){<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if(assert_awakeup_after_valid==1'b0){<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;awakeup_assert_delay &lt;= addr_valid_delay;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if(data_before_addr) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wvalid_delay[0] &lt;= addr_valid_delay;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr_valid_delay &lt;= wvalid_delay[0];<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_exclude_master_unimplemented_features"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_master_transaction::<b>exclude_master_unimplemented_features</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
This constraint insures that unimplemented features are avoided during randomization.
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint exclude_master_unimplemented_features {<br>
&nbsp;&nbsp;&nbsp;&nbsp;xact_type != IDLE;<br>
&nbsp;&nbsp;&nbsp;&nbsp;interleave_pattern != EQUAL_BLOCK;<br>
&nbsp;&nbsp;&nbsp;&nbsp;start_new_interleave == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;reference_event_for_rready_delay != MANUAL_RREADY;<br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_master_prefetch_xact"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_master_transaction::<b>master_prefetch_xact</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint master_prefetch_xact {<br>
&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.prefetch_xact_enable == 0 || xact_type != COHERENT) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type != PREFETCH;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.prefetch_xact_enable == 1 && xact_type == COHERENT) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (coherent_xact_type == svt_axi_transaction::PREFETCH) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;domain_type inside {NONSHAREABLE, INNERSHAREABLE, OUTERSHAREABLE};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cache_type[1] == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;atomic_type == NORMAL;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.unique_id_enable) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;unique_id == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_master_writezero_xact"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_master_transaction::<b>master_writezero_xact</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint master_writezero_xact {<br>
&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.writezero_transaction == svt_axi_port_configuration::WRITEZERO_FALSE || xact_type != COHERENT) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type != WRITEZERO;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.writezero_transaction == svt_axi_port_configuration::WRITEZERO_TRUE && xact_type == COHERENT) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (coherent_xact_type == svt_axi_transaction::WRITEZERO) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(!domain_type inside {INNERSHAREABLE});<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;atomic_type == NORMAL;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;tag_op == TAG_INVALID;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.unique_id_enable) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;unique_id == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_reasonable_addr_valid_delay"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_master_transaction::<b>reasonable_addr_valid_delay</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint reasonable_addr_valid_delay {<br>
&nbsp;&nbsp;&nbsp;addr_valid_delay dist {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0 := ZERO_DELAY_wt, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[1:(  16 &gt;&gt; 2)] :/ SHORT_DELAY_wt,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[((  16 &gt;&gt; 2)+1):  16] :/ LONG_DELAY_wt<br>
&nbsp;&nbsp;&nbsp;};<br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_reasonable_bready_delay"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_master_transaction::<b>reasonable_bready_delay</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint reasonable_bready_delay {<br>
&nbsp;&nbsp;&nbsp;&nbsp;bready_delay dist {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0 := ZERO_DELAY_wt, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[( + 1):(  16 &gt;&gt; 2)] :/ SHORT_DELAY_wt,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[((  16 &gt;&gt; 2)+1):  16] :/ LONG_DELAY_wt<br>
&nbsp;&nbsp;&nbsp;&nbsp;};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (multi_beat_bready_delay[idx]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;multi_beat_bready_delay[idx] dist {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0 := ZERO_DELAY_wt, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[( + 1):(  16 &gt;&gt; 2)] :/ SHORT_DELAY_wt,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[((  16 &gt;&gt; 2)+1):  16] :/ LONG_DELAY_wt<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;};<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_reasonable_burst_length"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_master_transaction::<b>reasonable_burst_length</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint reasonable_burst_length {<br>
&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.axi_interface_type == svt_axi_port_configuration ::  AXI3) {  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_length dist {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;1 := ZERO_BURST_wt,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[2: (  16 &gt;&gt; 2)] :/ SHORT_BURST_wt,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[(  16 &gt;&gt; 2)+1:  16] :/ LONG_BURST_wt<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;};<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.axi_interface_type == svt_axi_port_configuration ::  AXI4) {  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_length dist {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;1 := ZERO_BURST_wt,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[2: (  256 &gt;&gt; 2)] :/ SHORT_BURST_wt,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[(  256 &gt;&gt; 2)+1:  256] :/ LONG_BURST_wt<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;};<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.axi_interface_type == svt_axi_port_configuration ::  ACE_LITE) {  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_length dist {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;1 := ZERO_BURST_wt,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[2: (  256 &gt;&gt; 2)] :/ SHORT_BURST_wt,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[(  256 &gt;&gt; 2)+1:  256] :/ LONG_BURST_wt<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;};<br>
&nbsp;&nbsp;&nbsp;&nbsp;}              <br>
&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.axi_interface_type == svt_axi_port_configuration ::  AXI_ACE) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_length dist {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;1 := ZERO_BURST_wt,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[2:4] :/ SHORT_BURST_wt,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[5:16] :/ LONG_BURST_wt<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;};<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_reasonable_bypass_cache_lookup"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_master_transaction::<b>reasonable_bypass_cache_lookup</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint reasonable_bypass_cache_lookup {<br>
&nbsp;&nbsp;&nbsp;&nbsp;bypass_cache_lookup == 1'b0;<br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_reasonable_cache_type"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_master_transaction::<b>reasonable_cache_type</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint reasonable_cache_type {<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve atomic_type before cache_type;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.axi_interface_type == svt_axi_port_configuration ::  AXI3) {   <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (atomic_type == EXCLUSIVE) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cache_type inside {  0,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;1,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;2,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;3};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.axi_interface_type == svt_axi_port_configuration ::  AXI4) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (atomic_type == EXCLUSIVE) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cache_type inside {  0,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;1,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;2,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;3};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} <br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_reasonable_cache_write_data"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_master_transaction::<b>reasonable_cache_write_data</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint reasonable_cache_write_data {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (cache_write_data[index]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cache_write_data[index] &lt;= (1 &lt;&lt; port_cfg.data_width) - 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_reasonable_domain_based_addr_gen"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_master_transaction::<b>reasonable_domain_based_addr_gen</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Enforces domain based address generation
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint reasonable_domain_based_addr_gen {<br>
&nbsp;&nbsp;&nbsp;&nbsp;if (<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;port_cfg.enable_domain_based_addr_gen &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(xact_type == COHERENT) &&<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;!(<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == READBARRIER) ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEBARRIER) ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == DVMMESSAGE) ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == DVMCOMPLETE) <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;)<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if(port_cfg.nonshareable_start_addr.size() &gt; 0)<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;nonshareable_addr_range_index &lt; port_cfg.nonshareable_start_addr.size();<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if(port_cfg.innershareable_start_addr.size() &gt; 0)<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;innershareable_addr_range_index &lt; port_cfg.innershareable_start_addr.size();<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if(port_cfg.outershareable_start_addr.size() &gt; 0)<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;outershareable_addr_range_index &lt; port_cfg.outershareable_start_addr.size();<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if(domain_type == NONSHAREABLE) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (port_cfg.nonshareable_start_addr[i]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(nonshareable_addr_range_index == i) -&gt; addr inside {[port_cfg.nonshareable_start_addr[i]:<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;port_cfg.nonshareable_end_addr[i]]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if(domain_type == OUTERSHAREABLE) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (port_cfg.outershareable_start_addr[i]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(outershareable_addr_range_index == i) -&gt; addr inside {[port_cfg.outershareable_start_addr[i]:<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;port_cfg.outershareable_end_addr[i]]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if(domain_type == INNERSHAREABLE) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (port_cfg.innershareable_start_addr[i]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(innershareable_addr_range_index == i) -&gt; addr inside {[port_cfg.innershareable_start_addr[i]:<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;port_cfg.innershareable_end_addr[i]]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if(domain_type == SYSTEMSHAREABLE) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if(port_cfg.nonshareable_xact_address_range_in_systemshareable_mode == svt_axi_port_configuration::NONSHAREABLE_XACT_ADDR_WITHIN_NON_SHAREABLE_ADDR_RANGE) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (port_cfg.nonshareable_start_addr[i]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(nonshareable_addr_range_index == i) -&gt; addr inside {[port_cfg.nonshareable_start_addr[i]:<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;port_cfg.nonshareable_end_addr[i]]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else if(port_cfg.nonshareable_xact_address_range_in_systemshareable_mode == svt_axi_port_configuration::NONSHAREABLE_XACT_ADDR_OUTSIDE_INNER_OUTER_ADDR_RANGE) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (port_cfg.innershareable_start_addr[i]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;!( addr inside {[port_cfg.innershareable_start_addr[i]: port_cfg.innershareable_end_addr[i]]} ); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (port_cfg.outershareable_start_addr[i]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;!( addr inside {[port_cfg.outershareable_start_addr[i]: port_cfg.outershareable_end_addr[i]]} ); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else if(port_cfg.nonshareable_xact_address_range_in_systemshareable_mode == svt_axi_port_configuration::NONSHAREABLE_XACT_ADDR_OUTSIDE_INNER_OUTER_NON_SHAREABLE_ADDR_RANGE) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (port_cfg.nonshareable_start_addr[i]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;!( addr inside {[port_cfg.nonshareable_start_addr[i]: port_cfg.nonshareable_end_addr[i]]} );<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (port_cfg.innershareable_start_addr[i]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;!( addr inside {[port_cfg.innershareable_start_addr[i]: port_cfg.innershareable_end_addr[i]]} ); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (port_cfg.outershareable_start_addr[i]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;!( addr inside {[port_cfg.outershareable_start_addr[i]: port_cfg.outershareable_end_addr[i]]} ); <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} // SYSTEMSHAREABLE<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == READNOSNOOP) ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITENOSNOOP) <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;domain_type inside {NONSHAREABLE, SYSTEMSHAREABLE};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} else if (<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == CLEANSHARED)  ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == STASHONCESHARED) ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == STASHONCEUNIQUE) ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == CMO)           ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEPTLCMO) ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEFULLCMO) ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == CLEANSHAREDPERSIST) || <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == CLEANINVALID) ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == MAKEINVALID)  ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEBACK)    ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITECLEAN)   ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEEVICT)   <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.innershareable_start_addr.size() &gt; 0 && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;port_cfg.outershareable_start_addr.size() &gt; 0 && port_cfg.nonshareable_start_addr.size() &gt; 0 ) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (port_cfg.innershareable_start_addr[i]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (port_cfg.outershareable_start_addr[j]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (port_cfg.nonshareable_start_addr[k]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(innershareable_addr_range_index == i && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;outershareable_addr_range_index == j && nonshareable_addr_range_index == k) -&gt; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr inside {[port_cfg.innershareable_start_addr[i]: port_cfg.innershareable_end_addr[i]],<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[port_cfg.outershareable_start_addr[j]: port_cfg.outershareable_end_addr[j]],<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[port_cfg.nonshareable_start_addr[k]: port_cfg.nonshareable_end_addr[k]] }; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;domain_type inside {INNERSHAREABLE, OUTERSHAREABLE, NONSHAREABLE};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else if (port_cfg.innershareable_start_addr.size() &gt; 0 && port_cfg.nonshareable_start_addr.size() &gt; 0) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (port_cfg.innershareable_start_addr[i]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (port_cfg.nonshareable_start_addr[j]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(innershareable_addr_range_index == i && nonshareable_addr_range_index == j) -&gt; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr inside {[port_cfg.innershareable_start_addr[i]: port_cfg.innershareable_end_addr[i]],<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[port_cfg.nonshareable_start_addr[j]: port_cfg.nonshareable_end_addr[j]]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;domain_type inside {INNERSHAREABLE, NONSHAREABLE};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else if (port_cfg.nonshareable_start_addr.size() &gt; 0 && port_cfg.outershareable_start_addr.size() &gt; 0) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (port_cfg.nonshareable_start_addr[i]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (port_cfg.outershareable_start_addr[j]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(nonshareable_addr_range_index == i && outershareable_addr_range_index == j) -&gt; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr inside {[port_cfg.nonshareable_start_addr[i]: port_cfg.nonshareable_end_addr[i]],<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[port_cfg.outershareable_start_addr[j]: port_cfg.outershareable_end_addr[j]]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;domain_type inside {NONSHAREABLE, OUTERSHAREABLE};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else if (port_cfg.innershareable_start_addr.size() &gt; 0 && port_cfg.outershareable_start_addr.size() &gt; 0) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (port_cfg.innershareable_start_addr[i]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (port_cfg.outershareable_start_addr[j]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(innershareable_addr_range_index == i && outershareable_addr_range_index == j) -&gt; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr inside {[port_cfg.innershareable_start_addr[i]: port_cfg.innershareable_end_addr[i]],<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[port_cfg.outershareable_start_addr[j]: port_cfg.outershareable_end_addr[j]]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;domain_type inside {INNERSHAREABLE, OUTERSHAREABLE};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else if(port_cfg.innershareable_start_addr.size() &gt; 0) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (port_cfg.innershareable_start_addr[i]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(innershareable_addr_range_index == i) -&gt;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr inside {[port_cfg.innershareable_start_addr[i]: port_cfg.innershareable_end_addr[i]]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;domain_type == INNERSHAREABLE;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else if(port_cfg.outershareable_start_addr.size() &gt; 0) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (port_cfg.outershareable_start_addr[i]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(outershareable_addr_range_index == i) -&gt;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr inside {[port_cfg.outershareable_start_addr[i]: port_cfg.outershareable_end_addr[i]]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;domain_type == OUTERSHAREABLE;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else if(port_cfg.nonshareable_start_addr.size() &gt; 0) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (port_cfg.nonshareable_start_addr[i]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(nonshareable_addr_range_index == i) -&gt;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr inside {[port_cfg.nonshareable_start_addr[i]: port_cfg.nonshareable_end_addr[i]]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;domain_type == NONSHAREABLE;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} else { // address constraints for coherent shareable transactions<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.innershareable_start_addr.size() &gt; 0 && port_cfg.outershareable_start_addr.size() &gt; 0) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (port_cfg.innershareable_start_addr[i]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (port_cfg.outershareable_start_addr[j]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(innershareable_addr_range_index == i && outershareable_addr_range_index == j) -&gt; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr inside {[port_cfg.innershareable_start_addr[i]: port_cfg.innershareable_end_addr[i]],<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[port_cfg.outershareable_start_addr[j]: port_cfg.outershareable_end_addr[j]]}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;domain_type inside {INNERSHAREABLE, OUTERSHAREABLE};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else if(port_cfg.innershareable_start_addr.size() &gt; 0) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (port_cfg.innershareable_start_addr[i]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(innershareable_addr_range_index == i) -&gt;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr inside {[port_cfg.innershareable_start_addr[i]: port_cfg.innershareable_end_addr[i]]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;domain_type == INNERSHAREABLE;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else if(port_cfg.outershareable_start_addr.size() &gt; 0) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (port_cfg.outershareable_start_addr[i]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(outershareable_addr_range_index == i) -&gt;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr inside {[port_cfg.outershareable_start_addr[i]: port_cfg.outershareable_end_addr[i]]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;domain_type == OUTERSHAREABLE;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} // coherent shareable transactions<br>
&nbsp;&nbsp;&nbsp;&nbsp;}  // DomanBasedAddrGen & COHERENT & !(DVM, BARRIER)<br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_reasonable_equal_block_length"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_master_transaction::<b>reasonable_equal_block_length</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint reasonable_equal_block_length {<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve interleave_pattern before equal_block_length;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve burst_length before equal_block_length;<br>
&nbsp;&nbsp;&nbsp;&nbsp;if (interleave_pattern ==  EQUAL_BLOCK) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (burst_length &gt; 1) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;equal_block_length  inside {[1 : (burst_length &gt;&gt; 1)]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;equal_block_length == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_reasonable_idle_bready_delay"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_master_transaction::<b>reasonable_idle_bready_delay</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint reasonable_idle_bready_delay {<br>
&nbsp;&nbsp;&nbsp;&nbsp;foreach (idle_bready_delay[i]) <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;idle_bready_delay[i] dist {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0 := ZERO_DELAY_wt, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[1:(  16&gt;&gt; 2)] :/ SHORT_DELAY_wt,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[((  16&gt;&gt; 2)+1):  16] :/ LONG_DELAY_wt<br>
&nbsp;&nbsp;&nbsp;&nbsp;};<br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_reasonable_idle_rready_delay"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_master_transaction::<b>reasonable_idle_rready_delay</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint reasonable_idle_rready_delay {<br>
&nbsp;&nbsp;&nbsp;&nbsp;foreach (idle_rready_delay[idx]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;idle_rready_delay[idx] dist {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0 := ZERO_DELAY_wt,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[1:(  16 &gt;&gt; 2)] :/ SHORT_DELAY_wt &gt;&gt; 1,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[((  16 &gt;&gt; 2)+1):  16] :/ LONG_DELAY_wt<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;};<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_reasonable_interleave_pattern"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_master_transaction::<b>reasonable_interleave_pattern</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint reasonable_interleave_pattern {<br>
&nbsp;&nbsp;&nbsp;&nbsp;interleave_pattern == RANDOM_BLOCK;<br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_reasonable_no_multi_part_dvm"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_master_transaction::<b>reasonable_no_multi_part_dvm</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
User needs to swich off this constraint for multi-part dvm operations
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint reasonable_no_multi_part_dvm {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.dvm_enable && (xact_type == COHERENT && coherent_xact_type == DVMMESSAGE) && is_part_of_multipart_dvm_sequence==1'b0) <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr[0]==1'b0;<br>
&nbsp;&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_reasonable_overlapping_addr_check_constraint"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_master_transaction::<b>reasonable_overlapping_addr_check_constraint</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint reasonable_overlapping_addr_check_constraint {<br>
&nbsp;&nbsp;&nbsp;&nbsp;if (!(<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(xact_type == READ) ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(xact_type == WRITE) ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(xact_type == COHERENT) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITENOSNOOP) ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == READNOSNOOP) <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;)<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;)<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;)<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;) <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;check_addr_overlap == 0;<br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_reasonable_rack_delay"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_master_transaction::<b>reasonable_rack_delay</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint reasonable_rack_delay {<br>
&nbsp;&nbsp;&nbsp;&nbsp;rack_delay dist {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0 := ZERO_DELAY_wt, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[1:(  16 &gt;&gt; 2)] :/ SHORT_DELAY_wt,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[((  16 &gt;&gt; 2)+1):  16] :/ LONG_DELAY_wt<br>
&nbsp;&nbsp;&nbsp;&nbsp;};<br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_reasonable_readonce_writeunique_burst_length"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_master_transaction::<b>reasonable_readonce_writeunique_burst_length</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Enforces non-cache line size transactions to address the same cacheline  for ACE ports.
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint reasonable_readonce_writeunique_burst_length {<br>
&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.axi_interface_type == svt_axi_port_configuration::AXI_ACE && port_cfg.enable_multi_cacheline_ace_wu_ro_xacts == 0) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(xact_type == COHERENT) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == READONCE) ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(coherent_xact_type == WRITEUNIQUE) <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;)<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(burst_type == INCR) -&gt; (((addr &gt;&gt; burst_size) &lt;&lt; burst_size) + (burst_length &lt;&lt; burst_size) &lt;= <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;((addr &gt;&gt; log_base_2_cache_line_size) &lt;&lt; log_base_2_cache_line_size) + port_cfg.cache_line_size);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(burst_type == WRAP) -&gt; ((burst_length &lt;&lt; burst_size) &lt;= port_cfg.cache_line_size);<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;}<br>
}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_reasonable_rready_delay"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_master_transaction::<b>reasonable_rready_delay</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint reasonable_rready_delay {<br>
&nbsp;&nbsp;&nbsp;&nbsp;/*foreach (rready_delay[idx]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (reference_event_for_rready_delay == MANUAL_RREADY && idx == 0) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rready_delay[idx] dist {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0 := ZERO_DELAY_wt,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[-( &gt;&gt; 2):-1] :/ SHORT_DELAY_wt &gt;&gt; 1,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[1:( &gt;&gt; 2)] :/ SHORT_DELAY_wt &gt;&gt; 1,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[-: -(( &gt;&gt; 2)+1)] :/ LONG_DELAY_wt &gt;&gt; 1,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[(( &gt;&gt; 2)+1):] :/ LONG_DELAY_wt &gt;&gt; 1<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} else {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rready_delay[idx] dist {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0 := ZERO_DELAY_wt,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[1:( &gt;&gt; 2)] := SHORT_DELAY_wt &gt;&gt; 1,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[(( &gt;&gt; 2)+1):] := LONG_DELAY_wt &gt;&gt; 1<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;*/<br>
&nbsp;&nbsp;&nbsp;&nbsp;foreach (rready_delay[idx]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rready_delay[idx] dist {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0 := ZERO_DELAY_wt,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[1:(  16 &gt;&gt; 2)] :/ SHORT_DELAY_wt &gt;&gt; 1,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[((  16 &gt;&gt; 2)+1):  16] :/ LONG_DELAY_wt<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;};<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_reasonable_tvalid_delay"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_master_transaction::<b>reasonable_tvalid_delay</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint reasonable_tvalid_delay {<br>
&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.axi_interface_type == svt_axi_port_configuration::AXI4_STREAM) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;foreach (tvalid_delay[idx]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;tvalid_delay[idx] dist {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0 := ZERO_DELAY_wt, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[1:(  16 &gt;&gt; 2)] :/ SHORT_DELAY_wt,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[((  16 &gt;&gt; 2)+1):  16] :/ LONG_DELAY_wt<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;} <br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_reasonable_wack_delay"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_master_transaction::<b>reasonable_wack_delay</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint reasonable_wack_delay {<br>
&nbsp;&nbsp;&nbsp;&nbsp;wack_delay dist {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0 := ZERO_DELAY_wt, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[1:(  16 &gt;&gt; 2)] :/ SHORT_DELAY_wt,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[((  16 &gt;&gt; 2)+1):  16] :/ LONG_DELAY_wt<br>
&nbsp;&nbsp;&nbsp;&nbsp;};<br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_reasonable_wakeup_assert_deassert_delay"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_master_transaction::<b>reasonable_wakeup_assert_deassert_delay</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint reasonable_wakeup_assert_deassert_delay {<br>
&nbsp;&nbsp;&nbsp;&nbsp;awakeup_assert_delay &gt;=   0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;awakeup_assert_delay &lt;    6;<br>
&nbsp;&nbsp;&nbsp;&nbsp;awakeup_deassert_delay &gt;=   0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;awakeup_deassert_delay &lt;    6;<br>
&nbsp;&nbsp;&nbsp;&nbsp;awakeup_deassert_delay &gt;= awakeup_assert_delay  ;<br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_reasonable_wvalid_delay"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_master_transaction::<b>reasonable_wvalid_delay</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint reasonable_wvalid_delay {<br>
&nbsp;&nbsp;&nbsp;&nbsp;foreach (wvalid_delay[idx]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wvalid_delay[idx] dist {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0 := ZERO_DELAY_wt, <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[1:(  16 &gt;&gt; 2)] :/ SHORT_DELAY_wt,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[((  16 &gt;&gt; 2)+1):  16] :/ LONG_DELAY_wt<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;};<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_write_deferrable_master"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_master_transaction::<b>write_deferrable_master</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint write_deferrable_master {<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve xact_type before write_xact_type;<br>
&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.axi_interface_type == svt_axi_port_configuration::AXI4 || port_cfg.axi_interface_type == svt_axi_port_configuration::ACE_LITE) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.writedeferrable_transaction == svt_axi_port_configuration::WDT_FALSE || !(xact_type inside {WRITE,COHERENT})) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;write_xact_type == NORMAL_WRITE;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_type != WRITEDEFERRABLE;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.writedeferrable_transaction == svt_axi_port_configuration::WDT_TRUE && (xact_type inside {WRITE,COHERENT})) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if ((xact_type == svt_axi_transaction::WRITE && write_xact_type == svt_axi_transaction::DEFERRABLE) || (xact_type == svt_axi_transaction::COHERENT && coherent_xact_type == svt_axi_transaction::WRITEDEFERRABLE)) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;domain_type == SYSTEMSHAREABLE;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cache_type[3:2] == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_type == INCR;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;atomic_type == NORMAL;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;atomic_transaction_type == NON_ATOMIC;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;tag_op == TAG_INVALID;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_length inside {1,2,4,8,16};          <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;burst_size inside {BURST_SIZE_512BIT,BURST_SIZE_256BIT,BURST_SIZE_128BIT,BURST_SIZE_64BIT,BURST_SIZE_32BIT};          <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(burst_length * (1&lt;&lt;burst_size))  == 64;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr == ((addr &gt;&gt;   6) &lt;&lt;   6);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (port_cfg.unique_id_enable) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;unique_id == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
</div>
<hr size="1">
<address class='copyright'> 16 November 2023, Copyright &copy; 2023 Synopsys, Inc. </address>

<script>makeTableHeadersInPageSticky();</script>
<script>(function() {    var ssButton = document.querySelector('.smartsearch-btn');    var ssInfo = document.querySelector('.smartsearch-info');    var ssClose = document.querySelector('.smartsearch-info-close');    ssButton.addEventListener('click', function() {        ssInfo.style.display = 'block';    });    ssClose.addEventListener('click', function() {        ssInfo.style.display = 'none';    });    ssInfo.addEventListener('click', function(event) {        if (event.target === ssInfo) {            ssInfo.style.display = 'none';        }    });})();</script></body></html>
