
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_basic_fifo.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_basic_fifo.v' to AST representation.
Generating RTLIL representation for module `\mesi_isc_basic_fifo'.
Warning: Replacing memory \entry with list of registers. See /home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_basic_fifo.v:83
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: mesi_isc_basic_fifo 
Automatically selected mesi_isc_basic_fifo as design top module.

2.2. Analyzing design hierarchy..
Top module:  \mesi_isc_basic_fifo

2.3. Analyzing design hierarchy..
Top module:  \mesi_isc_basic_fifo
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_basic_fifo.v:147$41 in module mesi_isc_basic_fifo.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_basic_fifo.v:133$35 in module mesi_isc_basic_fifo.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_basic_fifo.v:117$32 in module mesi_isc_basic_fifo.
Removed 2 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_basic_fifo.v:99$13 in module mesi_isc_basic_fifo.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_basic_fifo.v:99$13 in module mesi_isc_basic_fifo.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_basic_fifo.v:79$5 in module mesi_isc_basic_fifo.
Removed a total of 2 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 7 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst in `\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_basic_fifo.v:147$41'.
Found async reset \rst in `\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_basic_fifo.v:133$35'.
Found async reset \rst in `\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_basic_fifo.v:117$32'.
Found async reset \rst in `\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_basic_fifo.v:99$13'.
Found async reset \rst in `\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_basic_fifo.v:79$5'.

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_basic_fifo.v:147$41'.
     1/1: $0\status_full[0:0]
Creating decoders for process `\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_basic_fifo.v:133$35'.
     1/1: $0\status_empty[0:0]
Creating decoders for process `\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_basic_fifo.v:117$32'.
     1/1: $0\ptr_rd[1:0]
Creating decoders for process `\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_basic_fifo.v:99$13'.
     1/15: $4$mem2reg_rd$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_basic_fifo.v:114$4_DATA[31:0]$31
     2/15: $4$mem2reg_rd$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_basic_fifo.v:111$3_DATA[31:0]$30
     3/15: $3$mem2reg_rd$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_basic_fifo.v:111$3_DATA[31:0]$27
     4/15: $3$mem2reg_rd$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_basic_fifo.v:111$3_ADDR[1:0]$26
     5/15: $3$mem2reg_rd$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_basic_fifo.v:114$4_DATA[31:0]$29
     6/15: $3$mem2reg_rd$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_basic_fifo.v:114$4_ADDR[1:0]$28
     7/15: $0\data_o[31:0]
     8/15: $2$mem2reg_rd$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_basic_fifo.v:114$4_DATA[31:0]$25
     9/15: $2$mem2reg_rd$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_basic_fifo.v:114$4_ADDR[1:0]$24
    10/15: $2$mem2reg_rd$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_basic_fifo.v:111$3_DATA[31:0]$23
    11/15: $2$mem2reg_rd$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_basic_fifo.v:111$3_ADDR[1:0]$22
    12/15: $1$mem2reg_rd$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_basic_fifo.v:114$4_DATA[31:0]$21
    13/15: $1$mem2reg_rd$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_basic_fifo.v:114$4_ADDR[1:0]$20
    14/15: $1$mem2reg_rd$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_basic_fifo.v:111$3_DATA[31:0]$19
    15/15: $1$mem2reg_rd$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_basic_fifo.v:111$3_ADDR[1:0]$18
Creating decoders for process `\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_basic_fifo.v:79$5'.
     1/10: $2$mem2reg_wr$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_basic_fifo.v:88$2_ADDR[1:0]$10
     2/10: $2$mem2reg_wr$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_basic_fifo.v:88$2_DATA[31:0]$11
     3/10: $1$mem2reg_wr$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_basic_fifo.v:88$2_DATA[31:0]$9
     4/10: $1$mem2reg_wr$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_basic_fifo.v:88$2_ADDR[1:0]$8
     5/10: $1\i[31:0]
     6/10: $0\entry[3][31:0]
     7/10: $0\entry[2][31:0]
     8/10: $0\entry[1][31:0]
     9/10: $0\entry[0][31:0]
    10/10: $0\ptr_wr[1:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\mesi_isc_basic_fifo.\status_full' using process `\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_basic_fifo.v:147$41'.
  created $adff cell `$procdff$163' with positive edge clock and positive level reset.
Creating register for signal `\mesi_isc_basic_fifo.\status_empty' using process `\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_basic_fifo.v:133$35'.
  created $adff cell `$procdff$164' with positive edge clock and positive level reset.
Creating register for signal `\mesi_isc_basic_fifo.\ptr_rd' using process `\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_basic_fifo.v:117$32'.
  created $adff cell `$procdff$165' with positive edge clock and positive level reset.
Creating register for signal `\mesi_isc_basic_fifo.\data_o' using process `\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_basic_fifo.v:99$13'.
  created $adff cell `$procdff$166' with positive edge clock and positive level reset.
Creating register for signal `\mesi_isc_basic_fifo.$mem2reg_rd$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_basic_fifo.v:111$3_ADDR' using process `\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_basic_fifo.v:99$13'.
  created $adff cell `$procdff$167' with positive edge clock and positive level reset.
Creating register for signal `\mesi_isc_basic_fifo.$mem2reg_rd$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_basic_fifo.v:111$3_DATA' using process `\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_basic_fifo.v:99$13'.
  created $adff cell `$procdff$168' with positive edge clock and positive level reset.
Creating register for signal `\mesi_isc_basic_fifo.$mem2reg_rd$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_basic_fifo.v:114$4_ADDR' using process `\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_basic_fifo.v:99$13'.
  created $adff cell `$procdff$169' with positive edge clock and positive level reset.
Creating register for signal `\mesi_isc_basic_fifo.$mem2reg_rd$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_basic_fifo.v:114$4_DATA' using process `\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_basic_fifo.v:99$13'.
  created $adff cell `$procdff$170' with positive edge clock and positive level reset.
Creating register for signal `\mesi_isc_basic_fifo.\ptr_wr' using process `\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_basic_fifo.v:79$5'.
  created $adff cell `$procdff$171' with positive edge clock and positive level reset.
Creating register for signal `\mesi_isc_basic_fifo.\i' using process `\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_basic_fifo.v:79$5'.
  created $adff cell `$procdff$172' with positive edge clock and positive level reset.
Creating register for signal `\mesi_isc_basic_fifo.\entry[0]' using process `\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_basic_fifo.v:79$5'.
  created $adff cell `$procdff$173' with positive edge clock and positive level reset.
Creating register for signal `\mesi_isc_basic_fifo.\entry[1]' using process `\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_basic_fifo.v:79$5'.
  created $adff cell `$procdff$174' with positive edge clock and positive level reset.
Creating register for signal `\mesi_isc_basic_fifo.\entry[2]' using process `\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_basic_fifo.v:79$5'.
  created $adff cell `$procdff$175' with positive edge clock and positive level reset.
Creating register for signal `\mesi_isc_basic_fifo.\entry[3]' using process `\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_basic_fifo.v:79$5'.
  created $adff cell `$procdff$176' with positive edge clock and positive level reset.
Creating register for signal `\mesi_isc_basic_fifo.$mem2reg_wr$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_basic_fifo.v:88$2_ADDR' using process `\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_basic_fifo.v:79$5'.
  created $adff cell `$procdff$177' with positive edge clock and positive level reset.
Creating register for signal `\mesi_isc_basic_fifo.$mem2reg_wr$\entry$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_basic_fifo.v:88$2_DATA' using process `\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_basic_fifo.v:79$5'.
  created $adff cell `$procdff$178' with positive edge clock and positive level reset.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_basic_fifo.v:147$41'.
Removing empty process `mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_basic_fifo.v:147$41'.
Found and cleaned up 2 empty switches in `\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_basic_fifo.v:133$35'.
Removing empty process `mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_basic_fifo.v:133$35'.
Found and cleaned up 1 empty switch in `\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_basic_fifo.v:117$32'.
Removing empty process `mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_basic_fifo.v:117$32'.
Found and cleaned up 4 empty switches in `\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_basic_fifo.v:99$13'.
Removing empty process `mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_basic_fifo.v:99$13'.
Found and cleaned up 2 empty switches in `\mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_basic_fifo.v:79$5'.
Removing empty process `mesi_isc_basic_fifo.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_basic_fifo.v:79$5'.
Cleaned up 11 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module mesi_isc_basic_fifo.
<suppressed ~5 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mesi_isc_basic_fifo.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mesi_isc_basic_fifo'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mesi_isc_basic_fifo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$132.
    dead port 2/2 on $mux $procmux$132.
    dead port 1/2 on $mux $procmux$129.
    dead port 2/2 on $mux $procmux$129.
    dead port 1/2 on $mux $procmux$126.
    dead port 2/2 on $mux $procmux$126.
    dead port 1/2 on $mux $procmux$123.
    dead port 2/2 on $mux $procmux$123.
    dead port 1/2 on $mux $procmux$120.
    dead port 2/2 on $mux $procmux$120.
    dead port 1/2 on $mux $procmux$117.
    dead port 2/2 on $mux $procmux$117.
    dead port 1/2 on $mux $procmux$108.
    dead port 2/2 on $mux $procmux$108.
    dead port 1/2 on $mux $procmux$105.
    dead port 2/2 on $mux $procmux$105.
    dead port 1/2 on $mux $procmux$102.
    dead port 2/2 on $mux $procmux$102.
    dead port 1/2 on $mux $procmux$99.
    dead port 2/2 on $mux $procmux$99.
    dead port 1/2 on $mux $procmux$96.
    dead port 2/2 on $mux $procmux$96.
    dead port 1/2 on $mux $procmux$93.
    dead port 2/2 on $mux $procmux$93.
    dead port 1/2 on $mux $procmux$90.
    dead port 2/2 on $mux $procmux$90.
    dead port 1/2 on $mux $procmux$87.
    dead port 2/2 on $mux $procmux$87.
    dead port 1/2 on $mux $procmux$84.
    dead port 2/2 on $mux $procmux$81.
    dead port 1/2 on $mux $procmux$73.
    dead port 1/2 on $mux $procmux$70.
Removed 32 multiplexer ports.
<suppressed ~11 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mesi_isc_basic_fifo.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mesi_isc_basic_fifo'.
Removed a total of 0 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$173 ($adff) from module mesi_isc_basic_fifo (D = \data_i, Q = \entry[0]).
Adding EN signal on $procdff$174 ($adff) from module mesi_isc_basic_fifo (D = \data_i, Q = \entry[1]).
Adding EN signal on $procdff$163 ($adff) from module mesi_isc_basic_fifo (D = $procmux$55_Y, Q = \status_full).
Adding EN signal on $procdff$164 ($adff) from module mesi_isc_basic_fifo (D = $procmux$60_Y, Q = \status_empty).
Adding EN signal on $procdff$165 ($adff) from module mesi_isc_basic_fifo (D = $add$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_basic_fifo.v:124$34_Y [1:0], Q = \ptr_rd).
Adding EN signal on $procdff$175 ($adff) from module mesi_isc_basic_fifo (D = \data_i, Q = \entry[2]).
Adding EN signal on $procdff$176 ($adff) from module mesi_isc_basic_fifo (D = \data_i, Q = \entry[3]).
Setting constant 1-bit at position 0 on $procdff$177 ($adff) from module mesi_isc_basic_fifo.
Setting constant 1-bit at position 1 on $procdff$177 ($adff) from module mesi_isc_basic_fifo.
Setting constant 1-bit at position 0 on $procdff$178 ($adff) from module mesi_isc_basic_fifo.
Setting constant 1-bit at position 1 on $procdff$178 ($adff) from module mesi_isc_basic_fifo.
Setting constant 1-bit at position 2 on $procdff$178 ($adff) from module mesi_isc_basic_fifo.
Setting constant 1-bit at position 3 on $procdff$178 ($adff) from module mesi_isc_basic_fifo.
Setting constant 1-bit at position 4 on $procdff$178 ($adff) from module mesi_isc_basic_fifo.
Setting constant 1-bit at position 5 on $procdff$178 ($adff) from module mesi_isc_basic_fifo.
Setting constant 1-bit at position 6 on $procdff$178 ($adff) from module mesi_isc_basic_fifo.
Setting constant 1-bit at position 7 on $procdff$178 ($adff) from module mesi_isc_basic_fifo.
Setting constant 1-bit at position 8 on $procdff$178 ($adff) from module mesi_isc_basic_fifo.
Setting constant 1-bit at position 9 on $procdff$178 ($adff) from module mesi_isc_basic_fifo.
Setting constant 1-bit at position 10 on $procdff$178 ($adff) from module mesi_isc_basic_fifo.
Setting constant 1-bit at position 11 on $procdff$178 ($adff) from module mesi_isc_basic_fifo.
Setting constant 1-bit at position 12 on $procdff$178 ($adff) from module mesi_isc_basic_fifo.
Setting constant 1-bit at position 13 on $procdff$178 ($adff) from module mesi_isc_basic_fifo.
Setting constant 1-bit at position 14 on $procdff$178 ($adff) from module mesi_isc_basic_fifo.
Setting constant 1-bit at position 15 on $procdff$178 ($adff) from module mesi_isc_basic_fifo.
Setting constant 1-bit at position 16 on $procdff$178 ($adff) from module mesi_isc_basic_fifo.
Setting constant 1-bit at position 17 on $procdff$178 ($adff) from module mesi_isc_basic_fifo.
Setting constant 1-bit at position 18 on $procdff$178 ($adff) from module mesi_isc_basic_fifo.
Setting constant 1-bit at position 19 on $procdff$178 ($adff) from module mesi_isc_basic_fifo.
Setting constant 1-bit at position 20 on $procdff$178 ($adff) from module mesi_isc_basic_fifo.
Setting constant 1-bit at position 21 on $procdff$178 ($adff) from module mesi_isc_basic_fifo.
Setting constant 1-bit at position 22 on $procdff$178 ($adff) from module mesi_isc_basic_fifo.
Setting constant 1-bit at position 23 on $procdff$178 ($adff) from module mesi_isc_basic_fifo.
Setting constant 1-bit at position 24 on $procdff$178 ($adff) from module mesi_isc_basic_fifo.
Setting constant 1-bit at position 25 on $procdff$178 ($adff) from module mesi_isc_basic_fifo.
Setting constant 1-bit at position 26 on $procdff$178 ($adff) from module mesi_isc_basic_fifo.
Setting constant 1-bit at position 27 on $procdff$178 ($adff) from module mesi_isc_basic_fifo.
Setting constant 1-bit at position 28 on $procdff$178 ($adff) from module mesi_isc_basic_fifo.
Setting constant 1-bit at position 29 on $procdff$178 ($adff) from module mesi_isc_basic_fifo.
Setting constant 1-bit at position 30 on $procdff$178 ($adff) from module mesi_isc_basic_fifo.
Setting constant 1-bit at position 31 on $procdff$178 ($adff) from module mesi_isc_basic_fifo.
Adding EN signal on $procdff$171 ($adff) from module mesi_isc_basic_fifo (D = $add$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_basic_fifo.v:89$12_Y [1:0], Q = \ptr_wr).
Handling D = Q on $procdff$172 ($adff) from module mesi_isc_basic_fifo (removing D path).
Setting constant 0-bit at position 0 on $procdff$172 ($adff) from module mesi_isc_basic_fifo.
Setting constant 0-bit at position 1 on $procdff$172 ($adff) from module mesi_isc_basic_fifo.
Setting constant 1-bit at position 2 on $procdff$172 ($adff) from module mesi_isc_basic_fifo.
Setting constant 0-bit at position 3 on $procdff$172 ($adff) from module mesi_isc_basic_fifo.
Setting constant 0-bit at position 4 on $procdff$172 ($adff) from module mesi_isc_basic_fifo.
Setting constant 0-bit at position 5 on $procdff$172 ($adff) from module mesi_isc_basic_fifo.
Setting constant 0-bit at position 6 on $procdff$172 ($adff) from module mesi_isc_basic_fifo.
Setting constant 0-bit at position 7 on $procdff$172 ($adff) from module mesi_isc_basic_fifo.
Setting constant 0-bit at position 8 on $procdff$172 ($adff) from module mesi_isc_basic_fifo.
Setting constant 0-bit at position 9 on $procdff$172 ($adff) from module mesi_isc_basic_fifo.
Setting constant 0-bit at position 10 on $procdff$172 ($adff) from module mesi_isc_basic_fifo.
Setting constant 0-bit at position 11 on $procdff$172 ($adff) from module mesi_isc_basic_fifo.
Setting constant 0-bit at position 12 on $procdff$172 ($adff) from module mesi_isc_basic_fifo.
Setting constant 0-bit at position 13 on $procdff$172 ($adff) from module mesi_isc_basic_fifo.
Setting constant 0-bit at position 14 on $procdff$172 ($adff) from module mesi_isc_basic_fifo.
Setting constant 0-bit at position 15 on $procdff$172 ($adff) from module mesi_isc_basic_fifo.
Setting constant 0-bit at position 16 on $procdff$172 ($adff) from module mesi_isc_basic_fifo.
Setting constant 0-bit at position 17 on $procdff$172 ($adff) from module mesi_isc_basic_fifo.
Setting constant 0-bit at position 18 on $procdff$172 ($adff) from module mesi_isc_basic_fifo.
Setting constant 0-bit at position 19 on $procdff$172 ($adff) from module mesi_isc_basic_fifo.
Setting constant 0-bit at position 20 on $procdff$172 ($adff) from module mesi_isc_basic_fifo.
Setting constant 0-bit at position 21 on $procdff$172 ($adff) from module mesi_isc_basic_fifo.
Setting constant 0-bit at position 22 on $procdff$172 ($adff) from module mesi_isc_basic_fifo.
Setting constant 0-bit at position 23 on $procdff$172 ($adff) from module mesi_isc_basic_fifo.
Setting constant 0-bit at position 24 on $procdff$172 ($adff) from module mesi_isc_basic_fifo.
Setting constant 0-bit at position 25 on $procdff$172 ($adff) from module mesi_isc_basic_fifo.
Setting constant 0-bit at position 26 on $procdff$172 ($adff) from module mesi_isc_basic_fifo.
Setting constant 0-bit at position 27 on $procdff$172 ($adff) from module mesi_isc_basic_fifo.
Setting constant 0-bit at position 28 on $procdff$172 ($adff) from module mesi_isc_basic_fifo.
Setting constant 0-bit at position 29 on $procdff$172 ($adff) from module mesi_isc_basic_fifo.
Setting constant 0-bit at position 30 on $procdff$172 ($adff) from module mesi_isc_basic_fifo.
Setting constant 0-bit at position 31 on $procdff$172 ($adff) from module mesi_isc_basic_fifo.

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mesi_isc_basic_fifo..
Removed 10 unused cells and 104 unused wires.
<suppressed ~11 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module mesi_isc_basic_fifo.
<suppressed ~2 debug messages>

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mesi_isc_basic_fifo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mesi_isc_basic_fifo.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mesi_isc_basic_fifo'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mesi_isc_basic_fifo..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module mesi_isc_basic_fifo.

4.16. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== mesi_isc_basic_fifo ===

   Number of wires:                 60
   Number of wire bits:            467
   Number of public wires:          21
   Number of public wire bits:     242
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 51
     $add                           64
     $adff                          32
     $adffe                        134
     $and                            8
     $eq                            22
     $logic_not                     10
     $mux                           68
     $pmux                          64
     $reduce_and                     8
     $reduce_bool                    4
     $sub                            2

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: 7860ec6f96, CPU: user 0.05s system 0.00s, MEM: 12.47 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 23% 4x opt_expr (0 sec), 15% 2x read_verilog (0 sec), ...
