INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/leonardo/PROJETO CV-QKD/04 - CURSOS/02 - LISTA DE EXERCICIOS/Lab_3/Lab_3.srcs/sources_1/new/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/leonardo/PROJETO CV-QKD/04 - CURSOS/02 - LISTA DE EXERCICIOS/Lab_3/Lab_3.srcs/sim_1/new/tb_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_test
