{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715116268502 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715116268523 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 08 02:41:08 2024 " "Processing started: Wed May 08 02:41:08 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715116268523 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715116268523 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IITB_RISC -c IITB_RISC " "Command: quartus_map --read_settings_files=on --write_settings_files=off IITB_RISC -c IITB_RISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715116268523 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715116269035 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715116269035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwarding_unit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file forwarding_unit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Forwarding_Unit-struct " "Found design unit 1: Forwarding_Unit-struct" {  } { { "Forwarding_Unit.vhdl" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/Forwarding_Unit.vhdl" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277080 ""} { "Info" "ISGN_ENTITY_NAME" "1 Forwarding_Unit " "Found entity 1: Forwarding_Unit" {  } { { "Forwarding_Unit.vhdl" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/Forwarding_Unit.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715116277080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deciding_unit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file deciding_unit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Deciding_Unit-struct " "Found design unit 1: Deciding_Unit-struct" {  } { { "Deciding_Unit.vhdl" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/Deciding_Unit.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277080 ""} { "Info" "ISGN_ENTITY_NAME" "1 Deciding_Unit " "Found entity 1: Deciding_Unit" {  } { { "Deciding_Unit.vhdl" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/Deciding_Unit.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715116277080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8_to_3_priority_encoder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file 8_to_3_priority_encoder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Priority_Encoder_8_3-Struct " "Found design unit 1: Priority_Encoder_8_3-Struct" {  } { { "8_To_3_Priority_Encoder.vhdl" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/8_To_3_Priority_Encoder.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277080 ""} { "Info" "ISGN_ENTITY_NAME" "1 Priority_Encoder_8_3 " "Found entity 1: Priority_Encoder_8_3" {  } { { "8_To_3_Priority_Encoder.vhdl" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/8_To_3_Priority_Encoder.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715116277080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4_to_2_priority_encoder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file 4_to_2_priority_encoder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Priority_Encoder_4_2-Struct " "Found design unit 1: Priority_Encoder_4_2-Struct" {  } { { "4_To_2_Priority_Encoder.vhdl" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/4_To_2_Priority_Encoder.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277080 ""} { "Info" "ISGN_ENTITY_NAME" "1 Priority_Encoder_4_2 " "Found entity 1: Priority_Encoder_4_2" {  } { { "4_To_2_Priority_Encoder.vhdl" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/4_To_2_Priority_Encoder.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715116277080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temp_rf.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file temp_rf.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Temp_File-struct " "Found design unit 1: Temp_File-struct" {  } { { "temp_rf.vhdl" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/temp_rf.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277096 ""} { "Info" "ISGN_ENTITY_NAME" "1 Temp_File " "Found entity 1: Temp_File" {  } { { "temp_rf.vhdl" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/temp_rf.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715116277096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxm3_41.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file muxm3_41.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MuxM3_41-Struct " "Found design unit 1: MuxM3_41-Struct" {  } { { "MUXM3_41.vhdl" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/MUXM3_41.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277100 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUXM3_41 " "Found entity 1: MUXM3_41" {  } { { "MUXM3_41.vhdl" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/MUXM3_41.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715116277100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jk_flipflop.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file jk_flipflop.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 JK_FlipFlop-struct " "Found design unit 1: JK_FlipFlop-struct" {  } { { "JK_FLipFlop.vhdl" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/JK_FLipFlop.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277100 ""} { "Info" "ISGN_ENTITY_NAME" "1 JK_FLipFlop " "Found entity 1: JK_FLipFlop" {  } { { "JK_FLipFlop.vhdl" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/JK_FLipFlop.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715116277100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-struct " "Found design unit 1: counter-struct" {  } { { "counter.vhdl" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/counter.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277100 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhdl" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/counter.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715116277100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxm15_21.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file muxm15_21.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MuxM15_21-Struct " "Found design unit 1: MuxM15_21-Struct" {  } { { "MUXM15_21.vhdl" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/MUXM15_21.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277100 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUXM15_21 " "Found entity 1: MUXM15_21" {  } { { "MUXM15_21.vhdl" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/MUXM15_21.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715116277100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file buffer.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer_map-struct " "Found design unit 1: buffer_map-struct" {  } { { "buffer.vhdl" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/buffer.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277113 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffer_map " "Found entity 1: buffer_map" {  } { { "buffer.vhdl" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/buffer.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715116277113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_16_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xor_16_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XOR_16_1-Struct " "Found design unit 1: XOR_16_1-Struct" {  } { { "XOR_16_1.vhd" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/XOR_16_1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277113 ""} { "Info" "ISGN_ENTITY_NAME" "1 XOR_16_1 " "Found entity 1: XOR_16_1" {  } { { "XOR_16_1.vhd" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/XOR_16_1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715116277113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se9.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file se9.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SE9-struct " "Found design unit 1: SE9-struct" {  } { { "SE9.vhdl" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/SE9.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277113 ""} { "Info" "ISGN_ENTITY_NAME" "1 SE9 " "Found entity 1: SE9" {  } { { "SE9.vhdl" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/SE9.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715116277113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se6.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file se6.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SE6-struct " "Found design unit 1: SE6-struct" {  } { { "SE6.vhdl" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/SE6.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277113 ""} { "Info" "ISGN_ENTITY_NAME" "1 SE6 " "Found entity 1: SE6" {  } { { "SE6.vhdl" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/SE6.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715116277113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxm15_41.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file muxm15_41.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MuxM15_41-Struct " "Found design unit 1: MuxM15_41-Struct" {  } { { "MUXM15_41.vhdl" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/MUXM15_41.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277127 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUXM15_41 " "Found entity 1: MUXM15_41" {  } { { "MUXM15_41.vhdl" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/MUXM15_41.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715116277127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mat_pak.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file mat_pak.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mat_pak " "Found design unit 1: mat_pak" {  } { { "mat_pak.vhdl" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/mat_pak.vhdl" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715116277127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ls.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file ls.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LS-struct " "Found design unit 1: LS-struct" {  } { { "LS.vhdl" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/LS.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277127 ""} { "Info" "ISGN_ENTITY_NAME" "1 LS " "Found entity 1: LS" {  } { { "LS.vhdl" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/LS.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715116277127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_mem.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file instr_mem.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instr_Mem-struct " "Found design unit 1: Instr_Mem-struct" {  } { { "Instr_Mem.vhdl" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/Instr_Mem.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277127 ""} { "Info" "ISGN_ENTITY_NAME" "1 Instr_Mem " "Found entity 1: Instr_Mem" {  } { { "Instr_Mem.vhdl" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/Instr_Mem.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715116277127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file data_mem.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_Mem-struct " "Found design unit 1: Data_Mem-struct" {  } { { "Data_Mem.vhdl" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/Data_Mem.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277127 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_Mem " "Found entity 1: Data_Mem" {  } { { "Data_Mem.vhdl" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/Data_Mem.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715116277127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_16.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file register_16.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_16-struct " "Found design unit 1: Register_16-struct" {  } { { "Register_16.vhdl" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/Register_16.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277144 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_16 " "Found entity 1: Register_16" {  } { { "Register_16.vhdl" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/Register_16.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715116277144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file reg_file.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_File-struct " "Found design unit 1: Reg_File-struct" {  } { { "Reg_File.vhdl" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/Reg_File.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277144 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_File " "Found entity 1: Reg_File" {  } { { "Reg_File.vhdl" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/Reg_File.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715116277144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_16input.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file or_16input.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OR_16input-Struct " "Found design unit 1: OR_16input-Struct" {  } { { "OR_16input.vhdl" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/OR_16input.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277144 ""} { "Info" "ISGN_ENTITY_NAME" "1 OR_16input " "Found entity 1: OR_16input" {  } { { "OR_16input.vhdl" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/OR_16input.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715116277144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nand_16bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file nand_16bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NAND_16bit-Struct " "Found design unit 1: NAND_16bit-Struct" {  } { { "NAND_16bit.vhdl" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/NAND_16bit.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277144 ""} { "Info" "ISGN_ENTITY_NAME" "1 NAND_16bit " "Found entity 1: NAND_16bit" {  } { { "NAND_16bit.vhdl" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/NAND_16bit.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715116277144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxm15_81.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file muxm15_81.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MuxM15_81-Struct " "Found design unit 1: MuxM15_81-Struct" {  } { { "MUXM15_81.vhdl" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/MUXM15_81.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277144 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUXM15_81 " "Found entity 1: MUXM15_81" {  } { { "MUXM15_81.vhdl" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/MUXM15_81.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715116277144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_81.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_81.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux_8x1-Struct " "Found design unit 1: Mux_8x1-Struct" {  } { { "MUX_81.vhdl" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/MUX_81.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277160 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux_8x1 " "Found entity 1: Mux_8x1" {  } { { "MUX_81.vhdl" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/MUX_81.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715116277160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_41.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_41.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux_4x1-Struct " "Found design unit 1: Mux_4x1-Struct" {  } { { "MUX_41.vhdl" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/MUX_41.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277160 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux_4x1 " "Found entity 1: Mux_4x1" {  } { { "MUX_41.vhdl" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/MUX_41.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715116277160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_21.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_21.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux_2x1-Struct " "Found design unit 1: Mux_2x1-Struct" {  } { { "MUX_21.vhdl" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/MUX_21.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277160 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux_2x1 " "Found entity 1: Mux_2x1" {  } { { "MUX_21.vhdl" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/MUX_21.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715116277160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.vhdl 15 7 " "Found 15 design units, including 7 entities, in source file gates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "Gates.vhdl" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/Gates.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277160 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/Gates.vhdl" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277160 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/Gates.vhdl" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277160 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 NAND_2-Equations " "Found design unit 4: NAND_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/Gates.vhdl" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277160 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 OR_2-Equations " "Found design unit 5: OR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/Gates.vhdl" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277160 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 NOR_2-Equations " "Found design unit 6: NOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/Gates.vhdl" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277160 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 XOR_2-Equations " "Found design unit 7: XOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/Gates.vhdl" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277160 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 XNOR_2-Equations " "Found design unit 8: XNOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/Gates.vhdl" 113 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277160 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "Gates.vhdl" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/Gates.vhdl" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277160 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/Gates.vhdl" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277160 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_2 " "Found entity 3: NAND_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/Gates.vhdl" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277160 ""} { "Info" "ISGN_ENTITY_NAME" "4 OR_2 " "Found entity 4: OR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/Gates.vhdl" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277160 ""} { "Info" "ISGN_ENTITY_NAME" "5 NOR_2 " "Found entity 5: NOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/Gates.vhdl" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277160 ""} { "Info" "ISGN_ENTITY_NAME" "6 XOR_2 " "Found entity 6: XOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/Gates.vhdl" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277160 ""} { "Info" "ISGN_ENTITY_NAME" "7 XNOR_2 " "Found entity 7: XNOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/Gates.vhdl" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715116277160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_sub16bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file full_adder_sub16bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Full_Adder_sub16bit-Struct " "Found design unit 1: Full_Adder_sub16bit-Struct" {  } { { "Full_Adder_Sub16bit.vhdl" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/Full_Adder_Sub16bit.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277160 ""} { "Info" "ISGN_ENTITY_NAME" "1 Full_Adder_Sub16bit " "Found entity 1: Full_Adder_Sub16bit" {  } { { "Full_Adder_Sub16bit.vhdl" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/Full_Adder_Sub16bit.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715116277160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Full_Adder-Struct " "Found design unit 1: Full_Adder-Struct" {  } { { "Full_Adder.vhdl" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/Full_Adder.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277176 ""} { "Info" "ISGN_ENTITY_NAME" "1 Full_Adder " "Found entity 1: Full_Adder" {  } { { "Full_Adder.vhdl" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/Full_Adder.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715116277176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux_81.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file demux_81.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DEMUX_81-struct " "Found design unit 1: DEMUX_81-struct" {  } { { "DEMUX_81.vhdl" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/DEMUX_81.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277176 ""} { "Info" "ISGN_ENTITY_NAME" "1 DEMUX_81 " "Found entity 1: DEMUX_81" {  } { { "DEMUX_81.vhdl" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/DEMUX_81.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715116277176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flipflop.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file d_flipflop.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_FlipFlop-struct " "Found design unit 1: D_FlipFlop-struct" {  } { { "D_FlipFlop.vhdl" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/D_FlipFlop.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277176 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_FLipFlop " "Found entity 1: D_FLipFlop" {  } { { "D_FlipFlop.vhdl" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/D_FlipFlop.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715116277176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file comparator.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comparator-Struct " "Found design unit 1: Comparator-Struct" {  } { { "Comparator.vhdl" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/Comparator.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277176 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comparator " "Found entity 1: Comparator" {  } { { "Comparator.vhdl" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/Comparator.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715116277176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Struct " "Found design unit 1: ALU-Struct" {  } { { "ALU.vhdl" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/ALU.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277176 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhdl" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/ALU.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715116277176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_plus2.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file adder_plus2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder_plus2-Struct " "Found design unit 1: Adder_plus2-Struct" {  } { { "Adder_plus2.vhdl" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/Adder_plus2.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277193 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder_plus2 " "Found entity 1: Adder_plus2" {  } { { "Adder_plus2.vhdl" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/Adder_plus2.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715116277193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iitb_risc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file iitb_risc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IITB_RISC-struct " "Found design unit 1: IITB_RISC-struct" {  } { { "IITB_RISC.vhd" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/IITB_RISC.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277193 ""} { "Info" "ISGN_ENTITY_NAME" "1 IITB_RISC " "Found entity 1: IITB_RISC" {  } { { "IITB_RISC.vhd" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/IITB_RISC.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715116277193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id.vhd 2 1 " "Found 2 design units, including 1 entities, in source file if_id.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IF_ID-struct " "Found design unit 1: IF_ID-struct" {  } { { "IF_ID.vhd" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/IF_ID.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277193 ""} { "Info" "ISGN_ENTITY_NAME" "1 IF_ID " "Found entity 1: IF_ID" {  } { { "IF_ID.vhd" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/IF_ID.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715116277193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_rr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file id_rr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ID_RR-struct " "Found design unit 1: ID_RR-struct" {  } { { "ID_RR.vhd" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/ID_RR.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277193 ""} { "Info" "ISGN_ENTITY_NAME" "1 ID_RR " "Found entity 1: ID_RR" {  } { { "ID_RR.vhd" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/ID_RR.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715116277193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rr_ex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rr_ex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RR_EX-struct " "Found design unit 1: RR_EX-struct" {  } { { "RR_EX.vhd" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/RR_EX.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277193 ""} { "Info" "ISGN_ENTITY_NAME" "1 RR_EX " "Found entity 1: RR_EX" {  } { { "RR_EX.vhd" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/RR_EX.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715116277193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ex_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EX_Mem-struct " "Found design unit 1: EX_Mem-struct" {  } { { "EX_Mem.vhd" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/EX_Mem.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277208 ""} { "Info" "ISGN_ENTITY_NAME" "1 EX_Mem " "Found entity 1: EX_Mem" {  } { { "EX_Mem.vhd" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/EX_Mem.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715116277208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_wb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_wb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mem_WB-struct " "Found design unit 1: Mem_WB-struct" {  } { { "Mem_WB.vhd" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/Mem_WB.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277208 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mem_WB " "Found entity 1: Mem_WB" {  } { { "Mem_WB.vhd" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/Mem_WB.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715116277208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxm3_21.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxm3_21.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUXM3_21-Struct " "Found design unit 1: MUXM3_21-Struct" {  } { { "MUXM3_21.vhd" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/MUXM3_21.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277208 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUXM3_21 " "Found entity 1: MUXM3_21" {  } { { "MUXM3_21.vhd" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/MUXM3_21.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715116277208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715116277208 ""}
{ "Error" "EVRFX_VHDL_NAME_ALREADY_USED" "mux4_RRf IITB_RISC.vhd(476) " "VHDL error at IITB_RISC.vhd(476): name \"mux4_RRf\" cannot be used because it is already used for a previously declared item" {  } { { "IITB_RISC.vhd" "" { Text "C:/Users/ravan/Desktop/Micro Lab/micro_project/IITB_RISC.vhd" 476 0 0 } }  } 0 10465 "VHDL error at %2!s!: name \"%1!s!\" cannot be used because it is already used for a previously declared item" 0 0 "Analysis & Synthesis" 0 -1 1715116277232 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715116277383 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 08 02:41:17 2024 " "Processing ended: Wed May 08 02:41:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715116277383 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715116277383 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715116277383 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715116277383 ""}
