$date
	Thu Nov 20 20:36:38 2025
$end
$version
	Icarus Verilog
$end
$timescale
	10us
$end
$scope module sll_tb $end
$var wire 64 ! y [63:0] $end
$var reg 64 " a [63:0] $end
$var reg 6 # shamt [5:0] $end
$scope module dut $end
$var wire 64 $ a [63:0] $end
$var wire 6 % shamt [5:0] $end
$var wire 64 & y [63:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1001000110100010101100111100010011010101111001101111011110000 &
b100 %
b100100011010001010110011110001001101010111100110111101111 $
b100 #
b100100011010001010110011110001001101010111100110111101111 "
b1001000110100010101100111100010011010101111001101111011110000 !
$end
#100
b1000 #
b1000 %
b1111111111111111111111111111111111111111111111111111111100000000 !
b1111111111111111111111111111111111111111111111111111111100000000 &
b1111111111111111111111111111111111111111111111111111111111111111 "
b1111111111111111111111111111111111111111111111111111111111111111 $
#200
b10000 #
b10000 %
b101011001111000100100001010101111001101111011110000000000000000 !
b101011001111000100100001010101111001101111011110000000000000000 &
b1001000110100010101100111100010010000101010111100110111101111 "
b1001000110100010101100111100010010000101010111100110111101111 $
#300
b100000 #
b100000 %
b1010101010101010101010101010101000000000000000000000000000000000 !
b1010101010101010101010101010101000000000000000000000000000000000 &
b1010101010101010101010101010101010101010101010101010101010101010 "
b1010101010101010101010101010101010101010101010101010101010101010 $
#400
