{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1568383033233 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1568383033234 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 13 10:57:12 2019 " "Processing started: Fri Sep 13 10:57:12 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1568383033234 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1568383033234 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vector_adder -c vector_adder " "Command: quartus_map --read_settings_files=on --write_settings_files=off vector_adder -c vector_adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1568383033235 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1568383033441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vector_adder.vhd 3 1 " "Found 3 design units, including 1 entities, in source file vector_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vector_adder-ifsc_v1 " "Found design unit 1: vector_adder-ifsc_v1" {  } { { "vector_adder.vhd" "" { Text "/home/aluno/DLP/aula1309/exemplo02/vector_adder.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568383033890 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 vector_adder-ifsc_v2 " "Found design unit 2: vector_adder-ifsc_v2" {  } { { "vector_adder.vhd" "" { Text "/home/aluno/DLP/aula1309/exemplo02/vector_adder.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568383033890 ""} { "Info" "ISGN_ENTITY_NAME" "1 vector_adder " "Found entity 1: vector_adder" {  } { { "vector_adder.vhd" "" { Text "/home/aluno/DLP/aula1309/exemplo02/vector_adder.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568383033890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568383033890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file my_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_pkg " "Found design unit 1: my_pkg" {  } { { "my_pkg.vhd" "" { Text "/home/aluno/DLP/aula1309/exemplo02/my_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568383033891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568383033891 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vector_adder " "Elaborating entity \"vector_adder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1568383033950 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "soma vector_adder.vhd(13) " "Using initial value X (don't care) for net \"soma\" at vector_adder.vhd(13)" {  } { { "vector_adder.vhd" "" { Text "/home/aluno/DLP/aula1309/exemplo02/vector_adder.vhd" 13 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1568383033954 "|vector_adder"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "soma\[0\] GND " "Pin \"soma\[0\]\" is stuck at GND" {  } { { "vector_adder.vhd" "" { Text "/home/aluno/DLP/aula1309/exemplo02/vector_adder.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1568383034261 "|vector_adder|soma[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "soma\[1\] GND " "Pin \"soma\[1\]\" is stuck at GND" {  } { { "vector_adder.vhd" "" { Text "/home/aluno/DLP/aula1309/exemplo02/vector_adder.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1568383034261 "|vector_adder|soma[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "soma\[2\] GND " "Pin \"soma\[2\]\" is stuck at GND" {  } { { "vector_adder.vhd" "" { Text "/home/aluno/DLP/aula1309/exemplo02/vector_adder.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1568383034261 "|vector_adder|soma[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "soma\[3\] GND " "Pin \"soma\[3\]\" is stuck at GND" {  } { { "vector_adder.vhd" "" { Text "/home/aluno/DLP/aula1309/exemplo02/vector_adder.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1568383034261 "|vector_adder|soma[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1568383034261 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1568383034386 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1568383034386 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[3\]\[0\] " "No output dependent on input pin \"a\[3\]\[0\]\"" {  } { { "vector_adder.vhd" "" { Text "/home/aluno/DLP/aula1309/exemplo02/vector_adder.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1568383034443 "|vector_adder|a[3][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[3\]\[1\] " "No output dependent on input pin \"a\[3\]\[1\]\"" {  } { { "vector_adder.vhd" "" { Text "/home/aluno/DLP/aula1309/exemplo02/vector_adder.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1568383034443 "|vector_adder|a[3][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[3\]\[2\] " "No output dependent on input pin \"a\[3\]\[2\]\"" {  } { { "vector_adder.vhd" "" { Text "/home/aluno/DLP/aula1309/exemplo02/vector_adder.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1568383034443 "|vector_adder|a[3][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[3\]\[3\] " "No output dependent on input pin \"a\[3\]\[3\]\"" {  } { { "vector_adder.vhd" "" { Text "/home/aluno/DLP/aula1309/exemplo02/vector_adder.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1568383034443 "|vector_adder|a[3][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[2\]\[0\] " "No output dependent on input pin \"a\[2\]\[0\]\"" {  } { { "vector_adder.vhd" "" { Text "/home/aluno/DLP/aula1309/exemplo02/vector_adder.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1568383034443 "|vector_adder|a[2][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[2\]\[1\] " "No output dependent on input pin \"a\[2\]\[1\]\"" {  } { { "vector_adder.vhd" "" { Text "/home/aluno/DLP/aula1309/exemplo02/vector_adder.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1568383034443 "|vector_adder|a[2][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[2\]\[2\] " "No output dependent on input pin \"a\[2\]\[2\]\"" {  } { { "vector_adder.vhd" "" { Text "/home/aluno/DLP/aula1309/exemplo02/vector_adder.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1568383034443 "|vector_adder|a[2][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[2\]\[3\] " "No output dependent on input pin \"a\[2\]\[3\]\"" {  } { { "vector_adder.vhd" "" { Text "/home/aluno/DLP/aula1309/exemplo02/vector_adder.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1568383034443 "|vector_adder|a[2][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[1\]\[0\] " "No output dependent on input pin \"a\[1\]\[0\]\"" {  } { { "vector_adder.vhd" "" { Text "/home/aluno/DLP/aula1309/exemplo02/vector_adder.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1568383034443 "|vector_adder|a[1][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[1\]\[1\] " "No output dependent on input pin \"a\[1\]\[1\]\"" {  } { { "vector_adder.vhd" "" { Text "/home/aluno/DLP/aula1309/exemplo02/vector_adder.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1568383034443 "|vector_adder|a[1][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[1\]\[2\] " "No output dependent on input pin \"a\[1\]\[2\]\"" {  } { { "vector_adder.vhd" "" { Text "/home/aluno/DLP/aula1309/exemplo02/vector_adder.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1568383034443 "|vector_adder|a[1][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[1\]\[3\] " "No output dependent on input pin \"a\[1\]\[3\]\"" {  } { { "vector_adder.vhd" "" { Text "/home/aluno/DLP/aula1309/exemplo02/vector_adder.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1568383034443 "|vector_adder|a[1][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[0\]\[0\] " "No output dependent on input pin \"a\[0\]\[0\]\"" {  } { { "vector_adder.vhd" "" { Text "/home/aluno/DLP/aula1309/exemplo02/vector_adder.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1568383034443 "|vector_adder|a[0][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[0\]\[1\] " "No output dependent on input pin \"a\[0\]\[1\]\"" {  } { { "vector_adder.vhd" "" { Text "/home/aluno/DLP/aula1309/exemplo02/vector_adder.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1568383034443 "|vector_adder|a[0][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[0\]\[2\] " "No output dependent on input pin \"a\[0\]\[2\]\"" {  } { { "vector_adder.vhd" "" { Text "/home/aluno/DLP/aula1309/exemplo02/vector_adder.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1568383034443 "|vector_adder|a[0][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[0\]\[3\] " "No output dependent on input pin \"a\[0\]\[3\]\"" {  } { { "vector_adder.vhd" "" { Text "/home/aluno/DLP/aula1309/exemplo02/vector_adder.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1568383034443 "|vector_adder|a[0][3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1568383034443 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20 " "Implemented 20 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1568383034444 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1568383034444 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1568383034444 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "355 " "Peak virtual memory: 355 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1568383034453 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 13 10:57:14 2019 " "Processing ended: Fri Sep 13 10:57:14 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1568383034453 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1568383034453 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1568383034453 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1568383034453 ""}
