Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sat Jun  7 17:39:14 2025
| Host         : Heigke running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    47 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              15 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              91 |           28 |
| Yes          | No                    | No                     |              90 |           29 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              69 |           23 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+----------------------------------------------+-------------------------------+------------------+----------------+--------------+
|     Clock Signal     |                 Enable Signal                |        Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+----------------------------------------------+-------------------------------+------------------+----------------+--------------+
|  clk100mhz_IBUF_BUFG | u_dbg/U_TX/bit_cnt                           | u_rst/rst                     |                1 |              1 |         1.00 |
|  clk100mhz_IBUF_BUFG | u_dbg/U_TX/shift[7]_i_1_n_0                  | u_dbg/U_TX/shift[0]_i_1_n_0   |                1 |              1 |         1.00 |
|  clk100mhz_IBUF_BUFG | u_rst/E[0]                                   |                               |                2 |              4 |         2.00 |
|  clk100mhz_IBUF_BUFG | u_dbg/U_TX/FSM_sequential_tx_state_reg[2][0] | u_rst/rst                     |                2 |              4 |         2.00 |
|  clk100mhz_IBUF_BUFG |                                              | u_rst/rst_o_reg_0             |                2 |              5 |         2.50 |
|  clk100mhz_IBUF_BUFG | u_rst/sel                                    |                               |                2 |              7 |         3.50 |
|  clk100mhz_IBUF_BUFG | u_dbg/U_TX/E[0]                              | u_rst/rst                     |                3 |              7 |         2.33 |
|  clk100mhz_IBUF_BUFG | u_dbg/U_TX/shift[7]_i_1_n_0                  |                               |                3 |              7 |         2.33 |
|  clk100mhz_IBUF_BUFG | u_dbg/U_RX/data_o[7]_i_1_n_0                 |                               |                2 |              8 |         4.00 |
|  clk100mhz_IBUF_BUFG | u_dbg/U_RX/clk_cnt_0                         | u_rst/rst                     |                4 |             10 |         2.50 |
|  clk100mhz_IBUF_BUFG | u_dbg/U_TX/tx_busy                           | u_dbg/U_TX/clk_cnt[9]_i_1_n_0 |                3 |             10 |         3.33 |
|  clk100mhz_IBUF_BUFG |                                              |                               |                7 |             15 |         2.14 |
|  clk100mhz_IBUF_BUFG | u_dbg/U_RX/FSM_sequential_p_state_reg[0][0]  |                               |               10 |             32 |         3.20 |
|  clk100mhz_IBUF_BUFG | u_dbg/U_RX/rst_o_reg[0]                      |                               |               10 |             32 |         3.20 |
|  clk100mhz_IBUF_BUFG | u_dbg/U_RX/E[0]                              | u_rst/rst                     |                9 |             36 |         4.00 |
|  clk100mhz_IBUF_BUFG |                                              | u_rst/rst                     |               26 |             86 |         3.31 |
+----------------------+----------------------------------------------+-------------------------------+------------------+----------------+--------------+


