
STM32L432KC Application.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000044f0  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c0  08004680  08004680  00005680  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004740  08004740  0000605c  2**0
                  CONTENTS
  4 .ARM          00000008  08004740  08004740  00005740  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004748  08004748  0000605c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004748  08004748  00005748  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800474c  0800474c  0000574c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08004750  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000278  2000005c  080047ac  0000605c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002d4  080047ac  000062d4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000605c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d80a  00000000  00000000  0000608c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002115  00000000  00000000  00013896  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000bd0  00000000  00000000  000159b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000905  00000000  00000000  00016580  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00002732  00000000  00000000  00016e85  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e820  00000000  00000000  000195b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c1ec8  00000000  00000000  00027dd7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e9c9f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003478  00000000  00000000  000e9ce4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008b  00000000  00000000  000ed15c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000005c 	.word	0x2000005c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004668 	.word	0x08004668

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000060 	.word	0x20000060
 80001cc:	08004668 	.word	0x08004668

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b96a 	b.w	800055c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	460c      	mov	r4, r1
 80002a8:	2b00      	cmp	r3, #0
 80002aa:	d14e      	bne.n	800034a <__udivmoddi4+0xaa>
 80002ac:	4694      	mov	ip, r2
 80002ae:	458c      	cmp	ip, r1
 80002b0:	4686      	mov	lr, r0
 80002b2:	fab2 f282 	clz	r2, r2
 80002b6:	d962      	bls.n	800037e <__udivmoddi4+0xde>
 80002b8:	b14a      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002ba:	f1c2 0320 	rsb	r3, r2, #32
 80002be:	4091      	lsls	r1, r2
 80002c0:	fa20 f303 	lsr.w	r3, r0, r3
 80002c4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002c8:	4319      	orrs	r1, r3
 80002ca:	fa00 fe02 	lsl.w	lr, r0, r2
 80002ce:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002d2:	fa1f f68c 	uxth.w	r6, ip
 80002d6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002da:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002de:	fb07 1114 	mls	r1, r7, r4, r1
 80002e2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002e6:	fb04 f106 	mul.w	r1, r4, r6
 80002ea:	4299      	cmp	r1, r3
 80002ec:	d90a      	bls.n	8000304 <__udivmoddi4+0x64>
 80002ee:	eb1c 0303 	adds.w	r3, ip, r3
 80002f2:	f104 30ff 	add.w	r0, r4, #4294967295
 80002f6:	f080 8112 	bcs.w	800051e <__udivmoddi4+0x27e>
 80002fa:	4299      	cmp	r1, r3
 80002fc:	f240 810f 	bls.w	800051e <__udivmoddi4+0x27e>
 8000300:	3c02      	subs	r4, #2
 8000302:	4463      	add	r3, ip
 8000304:	1a59      	subs	r1, r3, r1
 8000306:	fa1f f38e 	uxth.w	r3, lr
 800030a:	fbb1 f0f7 	udiv	r0, r1, r7
 800030e:	fb07 1110 	mls	r1, r7, r0, r1
 8000312:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000316:	fb00 f606 	mul.w	r6, r0, r6
 800031a:	429e      	cmp	r6, r3
 800031c:	d90a      	bls.n	8000334 <__udivmoddi4+0x94>
 800031e:	eb1c 0303 	adds.w	r3, ip, r3
 8000322:	f100 31ff 	add.w	r1, r0, #4294967295
 8000326:	f080 80fc 	bcs.w	8000522 <__udivmoddi4+0x282>
 800032a:	429e      	cmp	r6, r3
 800032c:	f240 80f9 	bls.w	8000522 <__udivmoddi4+0x282>
 8000330:	4463      	add	r3, ip
 8000332:	3802      	subs	r0, #2
 8000334:	1b9b      	subs	r3, r3, r6
 8000336:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800033a:	2100      	movs	r1, #0
 800033c:	b11d      	cbz	r5, 8000346 <__udivmoddi4+0xa6>
 800033e:	40d3      	lsrs	r3, r2
 8000340:	2200      	movs	r2, #0
 8000342:	e9c5 3200 	strd	r3, r2, [r5]
 8000346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034a:	428b      	cmp	r3, r1
 800034c:	d905      	bls.n	800035a <__udivmoddi4+0xba>
 800034e:	b10d      	cbz	r5, 8000354 <__udivmoddi4+0xb4>
 8000350:	e9c5 0100 	strd	r0, r1, [r5]
 8000354:	2100      	movs	r1, #0
 8000356:	4608      	mov	r0, r1
 8000358:	e7f5      	b.n	8000346 <__udivmoddi4+0xa6>
 800035a:	fab3 f183 	clz	r1, r3
 800035e:	2900      	cmp	r1, #0
 8000360:	d146      	bne.n	80003f0 <__udivmoddi4+0x150>
 8000362:	42a3      	cmp	r3, r4
 8000364:	d302      	bcc.n	800036c <__udivmoddi4+0xcc>
 8000366:	4290      	cmp	r0, r2
 8000368:	f0c0 80f0 	bcc.w	800054c <__udivmoddi4+0x2ac>
 800036c:	1a86      	subs	r6, r0, r2
 800036e:	eb64 0303 	sbc.w	r3, r4, r3
 8000372:	2001      	movs	r0, #1
 8000374:	2d00      	cmp	r5, #0
 8000376:	d0e6      	beq.n	8000346 <__udivmoddi4+0xa6>
 8000378:	e9c5 6300 	strd	r6, r3, [r5]
 800037c:	e7e3      	b.n	8000346 <__udivmoddi4+0xa6>
 800037e:	2a00      	cmp	r2, #0
 8000380:	f040 8090 	bne.w	80004a4 <__udivmoddi4+0x204>
 8000384:	eba1 040c 	sub.w	r4, r1, ip
 8000388:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800038c:	fa1f f78c 	uxth.w	r7, ip
 8000390:	2101      	movs	r1, #1
 8000392:	fbb4 f6f8 	udiv	r6, r4, r8
 8000396:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800039a:	fb08 4416 	mls	r4, r8, r6, r4
 800039e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003a2:	fb07 f006 	mul.w	r0, r7, r6
 80003a6:	4298      	cmp	r0, r3
 80003a8:	d908      	bls.n	80003bc <__udivmoddi4+0x11c>
 80003aa:	eb1c 0303 	adds.w	r3, ip, r3
 80003ae:	f106 34ff 	add.w	r4, r6, #4294967295
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x11a>
 80003b4:	4298      	cmp	r0, r3
 80003b6:	f200 80cd 	bhi.w	8000554 <__udivmoddi4+0x2b4>
 80003ba:	4626      	mov	r6, r4
 80003bc:	1a1c      	subs	r4, r3, r0
 80003be:	fa1f f38e 	uxth.w	r3, lr
 80003c2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003c6:	fb08 4410 	mls	r4, r8, r0, r4
 80003ca:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ce:	fb00 f707 	mul.w	r7, r0, r7
 80003d2:	429f      	cmp	r7, r3
 80003d4:	d908      	bls.n	80003e8 <__udivmoddi4+0x148>
 80003d6:	eb1c 0303 	adds.w	r3, ip, r3
 80003da:	f100 34ff 	add.w	r4, r0, #4294967295
 80003de:	d202      	bcs.n	80003e6 <__udivmoddi4+0x146>
 80003e0:	429f      	cmp	r7, r3
 80003e2:	f200 80b0 	bhi.w	8000546 <__udivmoddi4+0x2a6>
 80003e6:	4620      	mov	r0, r4
 80003e8:	1bdb      	subs	r3, r3, r7
 80003ea:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003ee:	e7a5      	b.n	800033c <__udivmoddi4+0x9c>
 80003f0:	f1c1 0620 	rsb	r6, r1, #32
 80003f4:	408b      	lsls	r3, r1
 80003f6:	fa22 f706 	lsr.w	r7, r2, r6
 80003fa:	431f      	orrs	r7, r3
 80003fc:	fa20 fc06 	lsr.w	ip, r0, r6
 8000400:	fa04 f301 	lsl.w	r3, r4, r1
 8000404:	ea43 030c 	orr.w	r3, r3, ip
 8000408:	40f4      	lsrs	r4, r6
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	0c38      	lsrs	r0, r7, #16
 8000410:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000414:	fbb4 fef0 	udiv	lr, r4, r0
 8000418:	fa1f fc87 	uxth.w	ip, r7
 800041c:	fb00 441e 	mls	r4, r0, lr, r4
 8000420:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000424:	fb0e f90c 	mul.w	r9, lr, ip
 8000428:	45a1      	cmp	r9, r4
 800042a:	fa02 f201 	lsl.w	r2, r2, r1
 800042e:	d90a      	bls.n	8000446 <__udivmoddi4+0x1a6>
 8000430:	193c      	adds	r4, r7, r4
 8000432:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000436:	f080 8084 	bcs.w	8000542 <__udivmoddi4+0x2a2>
 800043a:	45a1      	cmp	r9, r4
 800043c:	f240 8081 	bls.w	8000542 <__udivmoddi4+0x2a2>
 8000440:	f1ae 0e02 	sub.w	lr, lr, #2
 8000444:	443c      	add	r4, r7
 8000446:	eba4 0409 	sub.w	r4, r4, r9
 800044a:	fa1f f983 	uxth.w	r9, r3
 800044e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000452:	fb00 4413 	mls	r4, r0, r3, r4
 8000456:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800045a:	fb03 fc0c 	mul.w	ip, r3, ip
 800045e:	45a4      	cmp	ip, r4
 8000460:	d907      	bls.n	8000472 <__udivmoddi4+0x1d2>
 8000462:	193c      	adds	r4, r7, r4
 8000464:	f103 30ff 	add.w	r0, r3, #4294967295
 8000468:	d267      	bcs.n	800053a <__udivmoddi4+0x29a>
 800046a:	45a4      	cmp	ip, r4
 800046c:	d965      	bls.n	800053a <__udivmoddi4+0x29a>
 800046e:	3b02      	subs	r3, #2
 8000470:	443c      	add	r4, r7
 8000472:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000476:	fba0 9302 	umull	r9, r3, r0, r2
 800047a:	eba4 040c 	sub.w	r4, r4, ip
 800047e:	429c      	cmp	r4, r3
 8000480:	46ce      	mov	lr, r9
 8000482:	469c      	mov	ip, r3
 8000484:	d351      	bcc.n	800052a <__udivmoddi4+0x28a>
 8000486:	d04e      	beq.n	8000526 <__udivmoddi4+0x286>
 8000488:	b155      	cbz	r5, 80004a0 <__udivmoddi4+0x200>
 800048a:	ebb8 030e 	subs.w	r3, r8, lr
 800048e:	eb64 040c 	sbc.w	r4, r4, ip
 8000492:	fa04 f606 	lsl.w	r6, r4, r6
 8000496:	40cb      	lsrs	r3, r1
 8000498:	431e      	orrs	r6, r3
 800049a:	40cc      	lsrs	r4, r1
 800049c:	e9c5 6400 	strd	r6, r4, [r5]
 80004a0:	2100      	movs	r1, #0
 80004a2:	e750      	b.n	8000346 <__udivmoddi4+0xa6>
 80004a4:	f1c2 0320 	rsb	r3, r2, #32
 80004a8:	fa20 f103 	lsr.w	r1, r0, r3
 80004ac:	fa0c fc02 	lsl.w	ip, ip, r2
 80004b0:	fa24 f303 	lsr.w	r3, r4, r3
 80004b4:	4094      	lsls	r4, r2
 80004b6:	430c      	orrs	r4, r1
 80004b8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004bc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004c0:	fa1f f78c 	uxth.w	r7, ip
 80004c4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004c8:	fb08 3110 	mls	r1, r8, r0, r3
 80004cc:	0c23      	lsrs	r3, r4, #16
 80004ce:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004d2:	fb00 f107 	mul.w	r1, r0, r7
 80004d6:	4299      	cmp	r1, r3
 80004d8:	d908      	bls.n	80004ec <__udivmoddi4+0x24c>
 80004da:	eb1c 0303 	adds.w	r3, ip, r3
 80004de:	f100 36ff 	add.w	r6, r0, #4294967295
 80004e2:	d22c      	bcs.n	800053e <__udivmoddi4+0x29e>
 80004e4:	4299      	cmp	r1, r3
 80004e6:	d92a      	bls.n	800053e <__udivmoddi4+0x29e>
 80004e8:	3802      	subs	r0, #2
 80004ea:	4463      	add	r3, ip
 80004ec:	1a5b      	subs	r3, r3, r1
 80004ee:	b2a4      	uxth	r4, r4
 80004f0:	fbb3 f1f8 	udiv	r1, r3, r8
 80004f4:	fb08 3311 	mls	r3, r8, r1, r3
 80004f8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004fc:	fb01 f307 	mul.w	r3, r1, r7
 8000500:	42a3      	cmp	r3, r4
 8000502:	d908      	bls.n	8000516 <__udivmoddi4+0x276>
 8000504:	eb1c 0404 	adds.w	r4, ip, r4
 8000508:	f101 36ff 	add.w	r6, r1, #4294967295
 800050c:	d213      	bcs.n	8000536 <__udivmoddi4+0x296>
 800050e:	42a3      	cmp	r3, r4
 8000510:	d911      	bls.n	8000536 <__udivmoddi4+0x296>
 8000512:	3902      	subs	r1, #2
 8000514:	4464      	add	r4, ip
 8000516:	1ae4      	subs	r4, r4, r3
 8000518:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800051c:	e739      	b.n	8000392 <__udivmoddi4+0xf2>
 800051e:	4604      	mov	r4, r0
 8000520:	e6f0      	b.n	8000304 <__udivmoddi4+0x64>
 8000522:	4608      	mov	r0, r1
 8000524:	e706      	b.n	8000334 <__udivmoddi4+0x94>
 8000526:	45c8      	cmp	r8, r9
 8000528:	d2ae      	bcs.n	8000488 <__udivmoddi4+0x1e8>
 800052a:	ebb9 0e02 	subs.w	lr, r9, r2
 800052e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000532:	3801      	subs	r0, #1
 8000534:	e7a8      	b.n	8000488 <__udivmoddi4+0x1e8>
 8000536:	4631      	mov	r1, r6
 8000538:	e7ed      	b.n	8000516 <__udivmoddi4+0x276>
 800053a:	4603      	mov	r3, r0
 800053c:	e799      	b.n	8000472 <__udivmoddi4+0x1d2>
 800053e:	4630      	mov	r0, r6
 8000540:	e7d4      	b.n	80004ec <__udivmoddi4+0x24c>
 8000542:	46d6      	mov	lr, sl
 8000544:	e77f      	b.n	8000446 <__udivmoddi4+0x1a6>
 8000546:	4463      	add	r3, ip
 8000548:	3802      	subs	r0, #2
 800054a:	e74d      	b.n	80003e8 <__udivmoddi4+0x148>
 800054c:	4606      	mov	r6, r0
 800054e:	4623      	mov	r3, r4
 8000550:	4608      	mov	r0, r1
 8000552:	e70f      	b.n	8000374 <__udivmoddi4+0xd4>
 8000554:	3e02      	subs	r6, #2
 8000556:	4463      	add	r3, ip
 8000558:	e730      	b.n	80003bc <__udivmoddi4+0x11c>
 800055a:	bf00      	nop

0800055c <__aeabi_idiv0>:
 800055c:	4770      	bx	lr
 800055e:	bf00      	nop

08000560 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000560:	b580      	push	{r7, lr}
 8000562:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000564:	f000 fb17 	bl	8000b96 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000568:	f000 f80a 	bl	8000580 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800056c:	f000 f8cc 	bl	8000708 <MX_GPIO_Init>
  MX_SPI1_Init();
 8000570:	f000 f85c 	bl	800062c <MX_SPI1_Init>
  MX_USART2_UART_Init();
 8000574:	f000 f898 	bl	80006a8 <MX_USART2_UART_Init>
  // else
  // {
  //   sprintf(test_buf, "init failed\r\n\n"); 
  // }
  // uart_serial_print((uint8_t*)test_buf, sizeof(test_buf));
  MCP_test_function(); 
 8000578:	f000 f916 	bl	80007a8 <MCP_test_function>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800057c:	bf00      	nop
 800057e:	e7fd      	b.n	800057c <main+0x1c>

08000580 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	b096      	sub	sp, #88	@ 0x58
 8000584:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000586:	f107 0314 	add.w	r3, r7, #20
 800058a:	2244      	movs	r2, #68	@ 0x44
 800058c:	2100      	movs	r1, #0
 800058e:	4618      	mov	r0, r3
 8000590:	f003 fbea 	bl	8003d68 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000594:	463b      	mov	r3, r7
 8000596:	2200      	movs	r2, #0
 8000598:	601a      	str	r2, [r3, #0]
 800059a:	605a      	str	r2, [r3, #4]
 800059c:	609a      	str	r2, [r3, #8]
 800059e:	60da      	str	r2, [r3, #12]
 80005a0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80005a2:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80005a6:	f000 fdf1 	bl	800118c <HAL_PWREx_ControlVoltageScaling>
 80005aa:	4603      	mov	r3, r0
 80005ac:	2b00      	cmp	r3, #0
 80005ae:	d001      	beq.n	80005b4 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80005b0:	f000 f8f4 	bl	800079c <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80005b4:	f000 fdcc 	bl	8001150 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80005b8:	4b1b      	ldr	r3, [pc, #108]	@ (8000628 <SystemClock_Config+0xa8>)
 80005ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80005be:	4a1a      	ldr	r2, [pc, #104]	@ (8000628 <SystemClock_Config+0xa8>)
 80005c0:	f023 0318 	bic.w	r3, r3, #24
 80005c4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 80005c8:	2314      	movs	r3, #20
 80005ca:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80005cc:	2301      	movs	r3, #1
 80005ce:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80005d0:	2301      	movs	r3, #1
 80005d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80005d4:	2300      	movs	r3, #0
 80005d6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80005d8:	2360      	movs	r3, #96	@ 0x60
 80005da:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80005dc:	2300      	movs	r3, #0
 80005de:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005e0:	f107 0314 	add.w	r3, r7, #20
 80005e4:	4618      	mov	r0, r3
 80005e6:	f000 fe27 	bl	8001238 <HAL_RCC_OscConfig>
 80005ea:	4603      	mov	r3, r0
 80005ec:	2b00      	cmp	r3, #0
 80005ee:	d001      	beq.n	80005f4 <SystemClock_Config+0x74>
  {
    Error_Handler();
 80005f0:	f000 f8d4 	bl	800079c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005f4:	230f      	movs	r3, #15
 80005f6:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80005f8:	2300      	movs	r3, #0
 80005fa:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005fc:	2300      	movs	r3, #0
 80005fe:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000600:	2300      	movs	r3, #0
 8000602:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000604:	2300      	movs	r3, #0
 8000606:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000608:	463b      	mov	r3, r7
 800060a:	2100      	movs	r1, #0
 800060c:	4618      	mov	r0, r3
 800060e:	f001 fa27 	bl	8001a60 <HAL_RCC_ClockConfig>
 8000612:	4603      	mov	r3, r0
 8000614:	2b00      	cmp	r3, #0
 8000616:	d001      	beq.n	800061c <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8000618:	f000 f8c0 	bl	800079c <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 800061c:	f001 fe3a 	bl	8002294 <HAL_RCCEx_EnableMSIPLLMode>
}
 8000620:	bf00      	nop
 8000622:	3758      	adds	r7, #88	@ 0x58
 8000624:	46bd      	mov	sp, r7
 8000626:	bd80      	pop	{r7, pc}
 8000628:	40021000 	.word	0x40021000

0800062c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800062c:	b580      	push	{r7, lr}
 800062e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000630:	4b1b      	ldr	r3, [pc, #108]	@ (80006a0 <MX_SPI1_Init+0x74>)
 8000632:	4a1c      	ldr	r2, [pc, #112]	@ (80006a4 <MX_SPI1_Init+0x78>)
 8000634:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000636:	4b1a      	ldr	r3, [pc, #104]	@ (80006a0 <MX_SPI1_Init+0x74>)
 8000638:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800063c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800063e:	4b18      	ldr	r3, [pc, #96]	@ (80006a0 <MX_SPI1_Init+0x74>)
 8000640:	2200      	movs	r2, #0
 8000642:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000644:	4b16      	ldr	r3, [pc, #88]	@ (80006a0 <MX_SPI1_Init+0x74>)
 8000646:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800064a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800064c:	4b14      	ldr	r3, [pc, #80]	@ (80006a0 <MX_SPI1_Init+0x74>)
 800064e:	2200      	movs	r2, #0
 8000650:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000652:	4b13      	ldr	r3, [pc, #76]	@ (80006a0 <MX_SPI1_Init+0x74>)
 8000654:	2200      	movs	r2, #0
 8000656:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000658:	4b11      	ldr	r3, [pc, #68]	@ (80006a0 <MX_SPI1_Init+0x74>)
 800065a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800065e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000660:	4b0f      	ldr	r3, [pc, #60]	@ (80006a0 <MX_SPI1_Init+0x74>)
 8000662:	2200      	movs	r2, #0
 8000664:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000666:	4b0e      	ldr	r3, [pc, #56]	@ (80006a0 <MX_SPI1_Init+0x74>)
 8000668:	2200      	movs	r2, #0
 800066a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800066c:	4b0c      	ldr	r3, [pc, #48]	@ (80006a0 <MX_SPI1_Init+0x74>)
 800066e:	2200      	movs	r2, #0
 8000670:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000672:	4b0b      	ldr	r3, [pc, #44]	@ (80006a0 <MX_SPI1_Init+0x74>)
 8000674:	2200      	movs	r2, #0
 8000676:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000678:	4b09      	ldr	r3, [pc, #36]	@ (80006a0 <MX_SPI1_Init+0x74>)
 800067a:	2207      	movs	r2, #7
 800067c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800067e:	4b08      	ldr	r3, [pc, #32]	@ (80006a0 <MX_SPI1_Init+0x74>)
 8000680:	2200      	movs	r2, #0
 8000682:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000684:	4b06      	ldr	r3, [pc, #24]	@ (80006a0 <MX_SPI1_Init+0x74>)
 8000686:	2208      	movs	r2, #8
 8000688:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800068a:	4805      	ldr	r0, [pc, #20]	@ (80006a0 <MX_SPI1_Init+0x74>)
 800068c:	f001 ff04 	bl	8002498 <HAL_SPI_Init>
 8000690:	4603      	mov	r3, r0
 8000692:	2b00      	cmp	r3, #0
 8000694:	d001      	beq.n	800069a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000696:	f000 f881 	bl	800079c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800069a:	bf00      	nop
 800069c:	bd80      	pop	{r7, pc}
 800069e:	bf00      	nop
 80006a0:	20000078 	.word	0x20000078
 80006a4:	40013000 	.word	0x40013000

080006a8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80006a8:	b580      	push	{r7, lr}
 80006aa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80006ac:	4b14      	ldr	r3, [pc, #80]	@ (8000700 <MX_USART2_UART_Init+0x58>)
 80006ae:	4a15      	ldr	r2, [pc, #84]	@ (8000704 <MX_USART2_UART_Init+0x5c>)
 80006b0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80006b2:	4b13      	ldr	r3, [pc, #76]	@ (8000700 <MX_USART2_UART_Init+0x58>)
 80006b4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80006b8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80006ba:	4b11      	ldr	r3, [pc, #68]	@ (8000700 <MX_USART2_UART_Init+0x58>)
 80006bc:	2200      	movs	r2, #0
 80006be:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80006c0:	4b0f      	ldr	r3, [pc, #60]	@ (8000700 <MX_USART2_UART_Init+0x58>)
 80006c2:	2200      	movs	r2, #0
 80006c4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80006c6:	4b0e      	ldr	r3, [pc, #56]	@ (8000700 <MX_USART2_UART_Init+0x58>)
 80006c8:	2200      	movs	r2, #0
 80006ca:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80006cc:	4b0c      	ldr	r3, [pc, #48]	@ (8000700 <MX_USART2_UART_Init+0x58>)
 80006ce:	220c      	movs	r2, #12
 80006d0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006d2:	4b0b      	ldr	r3, [pc, #44]	@ (8000700 <MX_USART2_UART_Init+0x58>)
 80006d4:	2200      	movs	r2, #0
 80006d6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80006d8:	4b09      	ldr	r3, [pc, #36]	@ (8000700 <MX_USART2_UART_Init+0x58>)
 80006da:	2200      	movs	r2, #0
 80006dc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80006de:	4b08      	ldr	r3, [pc, #32]	@ (8000700 <MX_USART2_UART_Init+0x58>)
 80006e0:	2200      	movs	r2, #0
 80006e2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80006e4:	4b06      	ldr	r3, [pc, #24]	@ (8000700 <MX_USART2_UART_Init+0x58>)
 80006e6:	2200      	movs	r2, #0
 80006e8:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80006ea:	4805      	ldr	r0, [pc, #20]	@ (8000700 <MX_USART2_UART_Init+0x58>)
 80006ec:	f002 fe02 	bl	80032f4 <HAL_UART_Init>
 80006f0:	4603      	mov	r3, r0
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	d001      	beq.n	80006fa <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80006f6:	f000 f851 	bl	800079c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80006fa:	bf00      	nop
 80006fc:	bd80      	pop	{r7, pc}
 80006fe:	bf00      	nop
 8000700:	200000dc 	.word	0x200000dc
 8000704:	40004400 	.word	0x40004400

08000708 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	b088      	sub	sp, #32
 800070c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800070e:	f107 030c 	add.w	r3, r7, #12
 8000712:	2200      	movs	r2, #0
 8000714:	601a      	str	r2, [r3, #0]
 8000716:	605a      	str	r2, [r3, #4]
 8000718:	609a      	str	r2, [r3, #8]
 800071a:	60da      	str	r2, [r3, #12]
 800071c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800071e:	4b1d      	ldr	r3, [pc, #116]	@ (8000794 <MX_GPIO_Init+0x8c>)
 8000720:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000722:	4a1c      	ldr	r2, [pc, #112]	@ (8000794 <MX_GPIO_Init+0x8c>)
 8000724:	f043 0304 	orr.w	r3, r3, #4
 8000728:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800072a:	4b1a      	ldr	r3, [pc, #104]	@ (8000794 <MX_GPIO_Init+0x8c>)
 800072c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800072e:	f003 0304 	and.w	r3, r3, #4
 8000732:	60bb      	str	r3, [r7, #8]
 8000734:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000736:	4b17      	ldr	r3, [pc, #92]	@ (8000794 <MX_GPIO_Init+0x8c>)
 8000738:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800073a:	4a16      	ldr	r2, [pc, #88]	@ (8000794 <MX_GPIO_Init+0x8c>)
 800073c:	f043 0301 	orr.w	r3, r3, #1
 8000740:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000742:	4b14      	ldr	r3, [pc, #80]	@ (8000794 <MX_GPIO_Init+0x8c>)
 8000744:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000746:	f003 0301 	and.w	r3, r3, #1
 800074a:	607b      	str	r3, [r7, #4]
 800074c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800074e:	4b11      	ldr	r3, [pc, #68]	@ (8000794 <MX_GPIO_Init+0x8c>)
 8000750:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000752:	4a10      	ldr	r2, [pc, #64]	@ (8000794 <MX_GPIO_Init+0x8c>)
 8000754:	f043 0302 	orr.w	r3, r3, #2
 8000758:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800075a:	4b0e      	ldr	r3, [pc, #56]	@ (8000794 <MX_GPIO_Init+0x8c>)
 800075c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800075e:	f003 0302 	and.w	r3, r3, #2
 8000762:	603b      	str	r3, [r7, #0]
 8000764:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SP1_CS_GPIO_Port, SP1_CS_Pin, GPIO_PIN_SET);
 8000766:	2201      	movs	r2, #1
 8000768:	2180      	movs	r1, #128	@ 0x80
 800076a:	480b      	ldr	r0, [pc, #44]	@ (8000798 <MX_GPIO_Init+0x90>)
 800076c:	f000 fcd8 	bl	8001120 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : SP1_CS_Pin */
  GPIO_InitStruct.Pin = SP1_CS_Pin;
 8000770:	2380      	movs	r3, #128	@ 0x80
 8000772:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000774:	2301      	movs	r3, #1
 8000776:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000778:	2300      	movs	r3, #0
 800077a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800077c:	2300      	movs	r3, #0
 800077e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SP1_CS_GPIO_Port, &GPIO_InitStruct);
 8000780:	f107 030c 	add.w	r3, r7, #12
 8000784:	4619      	mov	r1, r3
 8000786:	4804      	ldr	r0, [pc, #16]	@ (8000798 <MX_GPIO_Init+0x90>)
 8000788:	f000 fb60 	bl	8000e4c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800078c:	bf00      	nop
 800078e:	3720      	adds	r7, #32
 8000790:	46bd      	mov	sp, r7
 8000792:	bd80      	pop	{r7, pc}
 8000794:	40021000 	.word	0x40021000
 8000798:	48000400 	.word	0x48000400

0800079c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800079c:	b480      	push	{r7}
 800079e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007a0:	b672      	cpsid	i
}
 80007a2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80007a4:	bf00      	nop
 80007a6:	e7fd      	b.n	80007a4 <Error_Handler+0x8>

080007a8 <MCP_test_function>:
/******************** ******************** ***********************/
/******************** Function Definitions ***********************/
/******************** ******************** ***********************/

void MCP_test_function(void)
{ 
 80007a8:	b580      	push	{r7, lr}
 80007aa:	b082      	sub	sp, #8
 80007ac:	af00      	add	r7, sp, #0
  
  uint8_t instruction = MCP2515_READ;
 80007ae:	2303      	movs	r3, #3
 80007b0:	71bb      	strb	r3, [r7, #6]
  uint8_t address = MCP2515_CANCTRL; 
 80007b2:	230f      	movs	r3, #15
 80007b4:	717b      	strb	r3, [r7, #5]
  uint8_t read_data = 0xFF;
 80007b6:	23ff      	movs	r3, #255	@ 0xff
 80007b8:	713b      	strb	r3, [r7, #4]
  uint8_t read_error = 0xFF;
 80007ba:	23ff      	movs	r3, #255	@ 0xff
 80007bc:	71fb      	strb	r3, [r7, #7]




  //step 1: set chip select low  
  MCP2515_CS_LOW();
 80007be:	2200      	movs	r2, #0
 80007c0:	2180      	movs	r1, #128	@ 0x80
 80007c2:	482b      	ldr	r0, [pc, #172]	@ (8000870 <MCP_test_function+0xc8>)
 80007c4:	f000 fcac 	bl	8001120 <HAL_GPIO_WritePin>
  
  //step 2: tell the chip I want to read a register
  HAL_SPI_Transmit(&hspi1, &instruction, 1, SPI_TIMEOUT);
 80007c8:	1db9      	adds	r1, r7, #6
 80007ca:	2364      	movs	r3, #100	@ 0x64
 80007cc:	2201      	movs	r2, #1
 80007ce:	4829      	ldr	r0, [pc, #164]	@ (8000874 <MCP_test_function+0xcc>)
 80007d0:	f001 ff05 	bl	80025de <HAL_SPI_Transmit>
  //step 3: tell it the location I want to read
  HAL_SPI_Transmit(&hspi1, &address, 1, SPI_TIMEOUT);
 80007d4:	1d79      	adds	r1, r7, #5
 80007d6:	2364      	movs	r3, #100	@ 0x64
 80007d8:	2201      	movs	r2, #1
 80007da:	4826      	ldr	r0, [pc, #152]	@ (8000874 <MCP_test_function+0xcc>)
 80007dc:	f001 feff 	bl	80025de <HAL_SPI_Transmit>
  //step 4: read the register
  read_error = (uint8_t) HAL_SPI_Receive(&hspi1, &read_data, 1, SPI_TIMEOUT);
 80007e0:	1d39      	adds	r1, r7, #4
 80007e2:	2364      	movs	r3, #100	@ 0x64
 80007e4:	2201      	movs	r2, #1
 80007e6:	4823      	ldr	r0, [pc, #140]	@ (8000874 <MCP_test_function+0xcc>)
 80007e8:	f002 f86e 	bl	80028c8 <HAL_SPI_Receive>
 80007ec:	4603      	mov	r3, r0
 80007ee:	71fb      	strb	r3, [r7, #7]



  sprintf(test, "instruction = %x\r\n", (uint8_t)INSTRUCTION_READ); 
 80007f0:	2203      	movs	r2, #3
 80007f2:	4921      	ldr	r1, [pc, #132]	@ (8000878 <MCP_test_function+0xd0>)
 80007f4:	4821      	ldr	r0, [pc, #132]	@ (800087c <MCP_test_function+0xd4>)
 80007f6:	f003 fa97 	bl	8003d28 <siprintf>
  uart_serial_print((uint8_t*)test, sizeof(test));
 80007fa:	211e      	movs	r1, #30
 80007fc:	481f      	ldr	r0, [pc, #124]	@ (800087c <MCP_test_function+0xd4>)
 80007fe:	f000 f98d 	bl	8000b1c <uart_serial_print>
  memset(test, '\0', sizeof(test)); 
 8000802:	221e      	movs	r2, #30
 8000804:	2100      	movs	r1, #0
 8000806:	481d      	ldr	r0, [pc, #116]	@ (800087c <MCP_test_function+0xd4>)
 8000808:	f003 faae 	bl	8003d68 <memset>
  sprintf(test, "address = %x\r\n", address); 
 800080c:	797b      	ldrb	r3, [r7, #5]
 800080e:	461a      	mov	r2, r3
 8000810:	491b      	ldr	r1, [pc, #108]	@ (8000880 <MCP_test_function+0xd8>)
 8000812:	481a      	ldr	r0, [pc, #104]	@ (800087c <MCP_test_function+0xd4>)
 8000814:	f003 fa88 	bl	8003d28 <siprintf>
  uart_serial_print((uint8_t*)test, sizeof(test));
 8000818:	211e      	movs	r1, #30
 800081a:	4818      	ldr	r0, [pc, #96]	@ (800087c <MCP_test_function+0xd4>)
 800081c:	f000 f97e 	bl	8000b1c <uart_serial_print>
  memset(test, '\0', sizeof(test)); 
 8000820:	221e      	movs	r2, #30
 8000822:	2100      	movs	r1, #0
 8000824:	4815      	ldr	r0, [pc, #84]	@ (800087c <MCP_test_function+0xd4>)
 8000826:	f003 fa9f 	bl	8003d68 <memset>
  sprintf(test, "rxerr = %d\r\n", read_error); 
 800082a:	79fb      	ldrb	r3, [r7, #7]
 800082c:	461a      	mov	r2, r3
 800082e:	4915      	ldr	r1, [pc, #84]	@ (8000884 <MCP_test_function+0xdc>)
 8000830:	4812      	ldr	r0, [pc, #72]	@ (800087c <MCP_test_function+0xd4>)
 8000832:	f003 fa79 	bl	8003d28 <siprintf>
  uart_serial_print((uint8_t*)test, sizeof(test));
 8000836:	211e      	movs	r1, #30
 8000838:	4810      	ldr	r0, [pc, #64]	@ (800087c <MCP_test_function+0xd4>)
 800083a:	f000 f96f 	bl	8000b1c <uart_serial_print>
  memset(test, '\0', sizeof(test)); 
 800083e:	221e      	movs	r2, #30
 8000840:	2100      	movs	r1, #0
 8000842:	480e      	ldr	r0, [pc, #56]	@ (800087c <MCP_test_function+0xd4>)
 8000844:	f003 fa90 	bl	8003d68 <memset>
  sprintf(test, "data = %x\r\n\n", read_data); 
 8000848:	793b      	ldrb	r3, [r7, #4]
 800084a:	461a      	mov	r2, r3
 800084c:	490e      	ldr	r1, [pc, #56]	@ (8000888 <MCP_test_function+0xe0>)
 800084e:	480b      	ldr	r0, [pc, #44]	@ (800087c <MCP_test_function+0xd4>)
 8000850:	f003 fa6a 	bl	8003d28 <siprintf>
  uart_serial_print((uint8_t*)test, sizeof(test));
 8000854:	211e      	movs	r1, #30
 8000856:	4809      	ldr	r0, [pc, #36]	@ (800087c <MCP_test_function+0xd4>)
 8000858:	f000 f960 	bl	8000b1c <uart_serial_print>
  memset(test, '\0', sizeof(test)); 
 800085c:	221e      	movs	r2, #30
 800085e:	2100      	movs	r1, #0
 8000860:	4806      	ldr	r0, [pc, #24]	@ (800087c <MCP_test_function+0xd4>)
 8000862:	f003 fa81 	bl	8003d68 <memset>
}
 8000866:	bf00      	nop
 8000868:	3708      	adds	r7, #8
 800086a:	46bd      	mov	sp, r7
 800086c:	bd80      	pop	{r7, pc}
 800086e:	bf00      	nop
 8000870:	48000400 	.word	0x48000400
 8000874:	20000078 	.word	0x20000078
 8000878:	08004680 	.word	0x08004680
 800087c:	20000164 	.word	0x20000164
 8000880:	08004694 	.word	0x08004694
 8000884:	080046a4 	.word	0x080046a4
 8000888:	080046b4 	.word	0x080046b4

0800088c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800088c:	b480      	push	{r7}
 800088e:	b083      	sub	sp, #12
 8000890:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000892:	4b0f      	ldr	r3, [pc, #60]	@ (80008d0 <HAL_MspInit+0x44>)
 8000894:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000896:	4a0e      	ldr	r2, [pc, #56]	@ (80008d0 <HAL_MspInit+0x44>)
 8000898:	f043 0301 	orr.w	r3, r3, #1
 800089c:	6613      	str	r3, [r2, #96]	@ 0x60
 800089e:	4b0c      	ldr	r3, [pc, #48]	@ (80008d0 <HAL_MspInit+0x44>)
 80008a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80008a2:	f003 0301 	and.w	r3, r3, #1
 80008a6:	607b      	str	r3, [r7, #4]
 80008a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008aa:	4b09      	ldr	r3, [pc, #36]	@ (80008d0 <HAL_MspInit+0x44>)
 80008ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80008ae:	4a08      	ldr	r2, [pc, #32]	@ (80008d0 <HAL_MspInit+0x44>)
 80008b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80008b4:	6593      	str	r3, [r2, #88]	@ 0x58
 80008b6:	4b06      	ldr	r3, [pc, #24]	@ (80008d0 <HAL_MspInit+0x44>)
 80008b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80008ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80008be:	603b      	str	r3, [r7, #0]
 80008c0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008c2:	bf00      	nop
 80008c4:	370c      	adds	r7, #12
 80008c6:	46bd      	mov	sp, r7
 80008c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008cc:	4770      	bx	lr
 80008ce:	bf00      	nop
 80008d0:	40021000 	.word	0x40021000

080008d4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80008d4:	b580      	push	{r7, lr}
 80008d6:	b08a      	sub	sp, #40	@ 0x28
 80008d8:	af00      	add	r7, sp, #0
 80008da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008dc:	f107 0314 	add.w	r3, r7, #20
 80008e0:	2200      	movs	r2, #0
 80008e2:	601a      	str	r2, [r3, #0]
 80008e4:	605a      	str	r2, [r3, #4]
 80008e6:	609a      	str	r2, [r3, #8]
 80008e8:	60da      	str	r2, [r3, #12]
 80008ea:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	681b      	ldr	r3, [r3, #0]
 80008f0:	4a17      	ldr	r2, [pc, #92]	@ (8000950 <HAL_SPI_MspInit+0x7c>)
 80008f2:	4293      	cmp	r3, r2
 80008f4:	d128      	bne.n	8000948 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80008f6:	4b17      	ldr	r3, [pc, #92]	@ (8000954 <HAL_SPI_MspInit+0x80>)
 80008f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80008fa:	4a16      	ldr	r2, [pc, #88]	@ (8000954 <HAL_SPI_MspInit+0x80>)
 80008fc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000900:	6613      	str	r3, [r2, #96]	@ 0x60
 8000902:	4b14      	ldr	r3, [pc, #80]	@ (8000954 <HAL_SPI_MspInit+0x80>)
 8000904:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000906:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800090a:	613b      	str	r3, [r7, #16]
 800090c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800090e:	4b11      	ldr	r3, [pc, #68]	@ (8000954 <HAL_SPI_MspInit+0x80>)
 8000910:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000912:	4a10      	ldr	r2, [pc, #64]	@ (8000954 <HAL_SPI_MspInit+0x80>)
 8000914:	f043 0301 	orr.w	r3, r3, #1
 8000918:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800091a:	4b0e      	ldr	r3, [pc, #56]	@ (8000954 <HAL_SPI_MspInit+0x80>)
 800091c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800091e:	f003 0301 	and.w	r3, r3, #1
 8000922:	60fb      	str	r3, [r7, #12]
 8000924:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA1     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_6|GPIO_PIN_7;
 8000926:	23c2      	movs	r3, #194	@ 0xc2
 8000928:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800092a:	2302      	movs	r3, #2
 800092c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800092e:	2300      	movs	r3, #0
 8000930:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000932:	2303      	movs	r3, #3
 8000934:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000936:	2305      	movs	r3, #5
 8000938:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800093a:	f107 0314 	add.w	r3, r7, #20
 800093e:	4619      	mov	r1, r3
 8000940:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000944:	f000 fa82 	bl	8000e4c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000948:	bf00      	nop
 800094a:	3728      	adds	r7, #40	@ 0x28
 800094c:	46bd      	mov	sp, r7
 800094e:	bd80      	pop	{r7, pc}
 8000950:	40013000 	.word	0x40013000
 8000954:	40021000 	.word	0x40021000

08000958 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	b09e      	sub	sp, #120	@ 0x78
 800095c:	af00      	add	r7, sp, #0
 800095e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000960:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000964:	2200      	movs	r2, #0
 8000966:	601a      	str	r2, [r3, #0]
 8000968:	605a      	str	r2, [r3, #4]
 800096a:	609a      	str	r2, [r3, #8]
 800096c:	60da      	str	r2, [r3, #12]
 800096e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000970:	f107 0310 	add.w	r3, r7, #16
 8000974:	2254      	movs	r2, #84	@ 0x54
 8000976:	2100      	movs	r1, #0
 8000978:	4618      	mov	r0, r3
 800097a:	f003 f9f5 	bl	8003d68 <memset>
  if(huart->Instance==USART2)
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	681b      	ldr	r3, [r3, #0]
 8000982:	4a28      	ldr	r2, [pc, #160]	@ (8000a24 <HAL_UART_MspInit+0xcc>)
 8000984:	4293      	cmp	r3, r2
 8000986:	d148      	bne.n	8000a1a <HAL_UART_MspInit+0xc2>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000988:	2302      	movs	r3, #2
 800098a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800098c:	2300      	movs	r3, #0
 800098e:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000990:	f107 0310 	add.w	r3, r7, #16
 8000994:	4618      	mov	r0, r3
 8000996:	f001 fa87 	bl	8001ea8 <HAL_RCCEx_PeriphCLKConfig>
 800099a:	4603      	mov	r3, r0
 800099c:	2b00      	cmp	r3, #0
 800099e:	d001      	beq.n	80009a4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80009a0:	f7ff fefc 	bl	800079c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80009a4:	4b20      	ldr	r3, [pc, #128]	@ (8000a28 <HAL_UART_MspInit+0xd0>)
 80009a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80009a8:	4a1f      	ldr	r2, [pc, #124]	@ (8000a28 <HAL_UART_MspInit+0xd0>)
 80009aa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80009ae:	6593      	str	r3, [r2, #88]	@ 0x58
 80009b0:	4b1d      	ldr	r3, [pc, #116]	@ (8000a28 <HAL_UART_MspInit+0xd0>)
 80009b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80009b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80009b8:	60fb      	str	r3, [r7, #12]
 80009ba:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009bc:	4b1a      	ldr	r3, [pc, #104]	@ (8000a28 <HAL_UART_MspInit+0xd0>)
 80009be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009c0:	4a19      	ldr	r2, [pc, #100]	@ (8000a28 <HAL_UART_MspInit+0xd0>)
 80009c2:	f043 0301 	orr.w	r3, r3, #1
 80009c6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009c8:	4b17      	ldr	r3, [pc, #92]	@ (8000a28 <HAL_UART_MspInit+0xd0>)
 80009ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009cc:	f003 0301 	and.w	r3, r3, #1
 80009d0:	60bb      	str	r3, [r7, #8]
 80009d2:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15 (JTDI)     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin;
 80009d4:	2304      	movs	r3, #4
 80009d6:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009d8:	2302      	movs	r3, #2
 80009da:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009dc:	2300      	movs	r3, #0
 80009de:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009e0:	2303      	movs	r3, #3
 80009e2:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80009e4:	2307      	movs	r3, #7
 80009e6:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 80009e8:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80009ec:	4619      	mov	r1, r3
 80009ee:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80009f2:	f000 fa2b 	bl	8000e4c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VCP_RX_Pin;
 80009f6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80009fa:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009fc:	2302      	movs	r3, #2
 80009fe:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a00:	2300      	movs	r3, #0
 8000a02:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a04:	2303      	movs	r3, #3
 8000a06:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 8000a08:	2303      	movs	r3, #3
 8000a0a:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8000a0c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000a10:	4619      	mov	r1, r3
 8000a12:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a16:	f000 fa19 	bl	8000e4c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000a1a:	bf00      	nop
 8000a1c:	3778      	adds	r7, #120	@ 0x78
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	bd80      	pop	{r7, pc}
 8000a22:	bf00      	nop
 8000a24:	40004400 	.word	0x40004400
 8000a28:	40021000 	.word	0x40021000

08000a2c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a2c:	b480      	push	{r7}
 8000a2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000a30:	bf00      	nop
 8000a32:	e7fd      	b.n	8000a30 <NMI_Handler+0x4>

08000a34 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a34:	b480      	push	{r7}
 8000a36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a38:	bf00      	nop
 8000a3a:	e7fd      	b.n	8000a38 <HardFault_Handler+0x4>

08000a3c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a3c:	b480      	push	{r7}
 8000a3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a40:	bf00      	nop
 8000a42:	e7fd      	b.n	8000a40 <MemManage_Handler+0x4>

08000a44 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a44:	b480      	push	{r7}
 8000a46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a48:	bf00      	nop
 8000a4a:	e7fd      	b.n	8000a48 <BusFault_Handler+0x4>

08000a4c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a4c:	b480      	push	{r7}
 8000a4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a50:	bf00      	nop
 8000a52:	e7fd      	b.n	8000a50 <UsageFault_Handler+0x4>

08000a54 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a54:	b480      	push	{r7}
 8000a56:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000a58:	bf00      	nop
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a60:	4770      	bx	lr

08000a62 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a62:	b480      	push	{r7}
 8000a64:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a66:	bf00      	nop
 8000a68:	46bd      	mov	sp, r7
 8000a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a6e:	4770      	bx	lr

08000a70 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a70:	b480      	push	{r7}
 8000a72:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a74:	bf00      	nop
 8000a76:	46bd      	mov	sp, r7
 8000a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7c:	4770      	bx	lr

08000a7e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a7e:	b580      	push	{r7, lr}
 8000a80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a82:	f000 f8dd 	bl	8000c40 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a86:	bf00      	nop
 8000a88:	bd80      	pop	{r7, pc}
	...

08000a8c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b086      	sub	sp, #24
 8000a90:	af00      	add	r7, sp, #0
 8000a92:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000a94:	4a14      	ldr	r2, [pc, #80]	@ (8000ae8 <_sbrk+0x5c>)
 8000a96:	4b15      	ldr	r3, [pc, #84]	@ (8000aec <_sbrk+0x60>)
 8000a98:	1ad3      	subs	r3, r2, r3
 8000a9a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000a9c:	697b      	ldr	r3, [r7, #20]
 8000a9e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000aa0:	4b13      	ldr	r3, [pc, #76]	@ (8000af0 <_sbrk+0x64>)
 8000aa2:	681b      	ldr	r3, [r3, #0]
 8000aa4:	2b00      	cmp	r3, #0
 8000aa6:	d102      	bne.n	8000aae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000aa8:	4b11      	ldr	r3, [pc, #68]	@ (8000af0 <_sbrk+0x64>)
 8000aaa:	4a12      	ldr	r2, [pc, #72]	@ (8000af4 <_sbrk+0x68>)
 8000aac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000aae:	4b10      	ldr	r3, [pc, #64]	@ (8000af0 <_sbrk+0x64>)
 8000ab0:	681a      	ldr	r2, [r3, #0]
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	4413      	add	r3, r2
 8000ab6:	693a      	ldr	r2, [r7, #16]
 8000ab8:	429a      	cmp	r2, r3
 8000aba:	d207      	bcs.n	8000acc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000abc:	f003 f95c 	bl	8003d78 <__errno>
 8000ac0:	4603      	mov	r3, r0
 8000ac2:	220c      	movs	r2, #12
 8000ac4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000ac6:	f04f 33ff 	mov.w	r3, #4294967295
 8000aca:	e009      	b.n	8000ae0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000acc:	4b08      	ldr	r3, [pc, #32]	@ (8000af0 <_sbrk+0x64>)
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000ad2:	4b07      	ldr	r3, [pc, #28]	@ (8000af0 <_sbrk+0x64>)
 8000ad4:	681a      	ldr	r2, [r3, #0]
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	4413      	add	r3, r2
 8000ada:	4a05      	ldr	r2, [pc, #20]	@ (8000af0 <_sbrk+0x64>)
 8000adc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000ade:	68fb      	ldr	r3, [r7, #12]
}
 8000ae0:	4618      	mov	r0, r3
 8000ae2:	3718      	adds	r7, #24
 8000ae4:	46bd      	mov	sp, r7
 8000ae6:	bd80      	pop	{r7, pc}
 8000ae8:	20010000 	.word	0x20010000
 8000aec:	00000400 	.word	0x00000400
 8000af0:	20000184 	.word	0x20000184
 8000af4:	200002d8 	.word	0x200002d8

08000af8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000af8:	b480      	push	{r7}
 8000afa:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000afc:	4b06      	ldr	r3, [pc, #24]	@ (8000b18 <SystemInit+0x20>)
 8000afe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000b02:	4a05      	ldr	r2, [pc, #20]	@ (8000b18 <SystemInit+0x20>)
 8000b04:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000b08:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000b0c:	bf00      	nop
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b14:	4770      	bx	lr
 8000b16:	bf00      	nop
 8000b18:	e000ed00 	.word	0xe000ed00

08000b1c <uart_serial_print>:
#include "main.h"
#include <stdint.h>


void uart_serial_print(uint8_t* data, uint8_t size)
{
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	b082      	sub	sp, #8
 8000b20:	af00      	add	r7, sp, #0
 8000b22:	6078      	str	r0, [r7, #4]
 8000b24:	460b      	mov	r3, r1
 8000b26:	70fb      	strb	r3, [r7, #3]
    HAL_UART_Transmit(&huart2, data, size, 50); 
 8000b28:	78fb      	ldrb	r3, [r7, #3]
 8000b2a:	b29a      	uxth	r2, r3
 8000b2c:	2332      	movs	r3, #50	@ 0x32
 8000b2e:	6879      	ldr	r1, [r7, #4]
 8000b30:	4803      	ldr	r0, [pc, #12]	@ (8000b40 <uart_serial_print+0x24>)
 8000b32:	f002 fc2d 	bl	8003390 <HAL_UART_Transmit>
}
 8000b36:	bf00      	nop
 8000b38:	3708      	adds	r7, #8
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	bd80      	pop	{r7, pc}
 8000b3e:	bf00      	nop
 8000b40:	200000dc 	.word	0x200000dc

08000b44 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000b44:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000b7c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000b48:	f7ff ffd6 	bl	8000af8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000b4c:	480c      	ldr	r0, [pc, #48]	@ (8000b80 <LoopForever+0x6>)
  ldr r1, =_edata
 8000b4e:	490d      	ldr	r1, [pc, #52]	@ (8000b84 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000b50:	4a0d      	ldr	r2, [pc, #52]	@ (8000b88 <LoopForever+0xe>)
  movs r3, #0
 8000b52:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b54:	e002      	b.n	8000b5c <LoopCopyDataInit>

08000b56 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b56:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b58:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b5a:	3304      	adds	r3, #4

08000b5c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b5c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b5e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b60:	d3f9      	bcc.n	8000b56 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b62:	4a0a      	ldr	r2, [pc, #40]	@ (8000b8c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000b64:	4c0a      	ldr	r4, [pc, #40]	@ (8000b90 <LoopForever+0x16>)
  movs r3, #0
 8000b66:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b68:	e001      	b.n	8000b6e <LoopFillZerobss>

08000b6a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b6a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b6c:	3204      	adds	r2, #4

08000b6e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b6e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b70:	d3fb      	bcc.n	8000b6a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000b72:	f003 f907 	bl	8003d84 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000b76:	f7ff fcf3 	bl	8000560 <main>

08000b7a <LoopForever>:

LoopForever:
    b LoopForever
 8000b7a:	e7fe      	b.n	8000b7a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000b7c:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8000b80:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b84:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000b88:	08004750 	.word	0x08004750
  ldr r2, =_sbss
 8000b8c:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000b90:	200002d4 	.word	0x200002d4

08000b94 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000b94:	e7fe      	b.n	8000b94 <ADC1_IRQHandler>

08000b96 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b96:	b580      	push	{r7, lr}
 8000b98:	b082      	sub	sp, #8
 8000b9a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000b9c:	2300      	movs	r3, #0
 8000b9e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ba0:	2003      	movs	r0, #3
 8000ba2:	f000 f91f 	bl	8000de4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000ba6:	2000      	movs	r0, #0
 8000ba8:	f000 f80e 	bl	8000bc8 <HAL_InitTick>
 8000bac:	4603      	mov	r3, r0
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d002      	beq.n	8000bb8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000bb2:	2301      	movs	r3, #1
 8000bb4:	71fb      	strb	r3, [r7, #7]
 8000bb6:	e001      	b.n	8000bbc <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000bb8:	f7ff fe68 	bl	800088c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000bbc:	79fb      	ldrb	r3, [r7, #7]
}
 8000bbe:	4618      	mov	r0, r3
 8000bc0:	3708      	adds	r7, #8
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	bd80      	pop	{r7, pc}
	...

08000bc8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b084      	sub	sp, #16
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000bd4:	4b17      	ldr	r3, [pc, #92]	@ (8000c34 <HAL_InitTick+0x6c>)
 8000bd6:	781b      	ldrb	r3, [r3, #0]
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d023      	beq.n	8000c24 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000bdc:	4b16      	ldr	r3, [pc, #88]	@ (8000c38 <HAL_InitTick+0x70>)
 8000bde:	681a      	ldr	r2, [r3, #0]
 8000be0:	4b14      	ldr	r3, [pc, #80]	@ (8000c34 <HAL_InitTick+0x6c>)
 8000be2:	781b      	ldrb	r3, [r3, #0]
 8000be4:	4619      	mov	r1, r3
 8000be6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000bea:	fbb3 f3f1 	udiv	r3, r3, r1
 8000bee:	fbb2 f3f3 	udiv	r3, r2, r3
 8000bf2:	4618      	mov	r0, r3
 8000bf4:	f000 f91d 	bl	8000e32 <HAL_SYSTICK_Config>
 8000bf8:	4603      	mov	r3, r0
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d10f      	bne.n	8000c1e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	2b0f      	cmp	r3, #15
 8000c02:	d809      	bhi.n	8000c18 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c04:	2200      	movs	r2, #0
 8000c06:	6879      	ldr	r1, [r7, #4]
 8000c08:	f04f 30ff 	mov.w	r0, #4294967295
 8000c0c:	f000 f8f5 	bl	8000dfa <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000c10:	4a0a      	ldr	r2, [pc, #40]	@ (8000c3c <HAL_InitTick+0x74>)
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	6013      	str	r3, [r2, #0]
 8000c16:	e007      	b.n	8000c28 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000c18:	2301      	movs	r3, #1
 8000c1a:	73fb      	strb	r3, [r7, #15]
 8000c1c:	e004      	b.n	8000c28 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000c1e:	2301      	movs	r3, #1
 8000c20:	73fb      	strb	r3, [r7, #15]
 8000c22:	e001      	b.n	8000c28 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000c24:	2301      	movs	r3, #1
 8000c26:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000c28:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	3710      	adds	r7, #16
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	bd80      	pop	{r7, pc}
 8000c32:	bf00      	nop
 8000c34:	20000008 	.word	0x20000008
 8000c38:	20000000 	.word	0x20000000
 8000c3c:	20000004 	.word	0x20000004

08000c40 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c40:	b480      	push	{r7}
 8000c42:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000c44:	4b06      	ldr	r3, [pc, #24]	@ (8000c60 <HAL_IncTick+0x20>)
 8000c46:	781b      	ldrb	r3, [r3, #0]
 8000c48:	461a      	mov	r2, r3
 8000c4a:	4b06      	ldr	r3, [pc, #24]	@ (8000c64 <HAL_IncTick+0x24>)
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	4413      	add	r3, r2
 8000c50:	4a04      	ldr	r2, [pc, #16]	@ (8000c64 <HAL_IncTick+0x24>)
 8000c52:	6013      	str	r3, [r2, #0]
}
 8000c54:	bf00      	nop
 8000c56:	46bd      	mov	sp, r7
 8000c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c5c:	4770      	bx	lr
 8000c5e:	bf00      	nop
 8000c60:	20000008 	.word	0x20000008
 8000c64:	20000188 	.word	0x20000188

08000c68 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	af00      	add	r7, sp, #0
  return uwTick;
 8000c6c:	4b03      	ldr	r3, [pc, #12]	@ (8000c7c <HAL_GetTick+0x14>)
 8000c6e:	681b      	ldr	r3, [r3, #0]
}
 8000c70:	4618      	mov	r0, r3
 8000c72:	46bd      	mov	sp, r7
 8000c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c78:	4770      	bx	lr
 8000c7a:	bf00      	nop
 8000c7c:	20000188 	.word	0x20000188

08000c80 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c80:	b480      	push	{r7}
 8000c82:	b085      	sub	sp, #20
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	f003 0307 	and.w	r3, r3, #7
 8000c8e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c90:	4b0c      	ldr	r3, [pc, #48]	@ (8000cc4 <__NVIC_SetPriorityGrouping+0x44>)
 8000c92:	68db      	ldr	r3, [r3, #12]
 8000c94:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c96:	68ba      	ldr	r2, [r7, #8]
 8000c98:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000c9c:	4013      	ands	r3, r2
 8000c9e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ca0:	68fb      	ldr	r3, [r7, #12]
 8000ca2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ca4:	68bb      	ldr	r3, [r7, #8]
 8000ca6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ca8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000cac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000cb0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000cb2:	4a04      	ldr	r2, [pc, #16]	@ (8000cc4 <__NVIC_SetPriorityGrouping+0x44>)
 8000cb4:	68bb      	ldr	r3, [r7, #8]
 8000cb6:	60d3      	str	r3, [r2, #12]
}
 8000cb8:	bf00      	nop
 8000cba:	3714      	adds	r7, #20
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc2:	4770      	bx	lr
 8000cc4:	e000ed00 	.word	0xe000ed00

08000cc8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000cc8:	b480      	push	{r7}
 8000cca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ccc:	4b04      	ldr	r3, [pc, #16]	@ (8000ce0 <__NVIC_GetPriorityGrouping+0x18>)
 8000cce:	68db      	ldr	r3, [r3, #12]
 8000cd0:	0a1b      	lsrs	r3, r3, #8
 8000cd2:	f003 0307 	and.w	r3, r3, #7
}
 8000cd6:	4618      	mov	r0, r3
 8000cd8:	46bd      	mov	sp, r7
 8000cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cde:	4770      	bx	lr
 8000ce0:	e000ed00 	.word	0xe000ed00

08000ce4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ce4:	b480      	push	{r7}
 8000ce6:	b083      	sub	sp, #12
 8000ce8:	af00      	add	r7, sp, #0
 8000cea:	4603      	mov	r3, r0
 8000cec:	6039      	str	r1, [r7, #0]
 8000cee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000cf0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	db0a      	blt.n	8000d0e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cf8:	683b      	ldr	r3, [r7, #0]
 8000cfa:	b2da      	uxtb	r2, r3
 8000cfc:	490c      	ldr	r1, [pc, #48]	@ (8000d30 <__NVIC_SetPriority+0x4c>)
 8000cfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d02:	0112      	lsls	r2, r2, #4
 8000d04:	b2d2      	uxtb	r2, r2
 8000d06:	440b      	add	r3, r1
 8000d08:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000d0c:	e00a      	b.n	8000d24 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d0e:	683b      	ldr	r3, [r7, #0]
 8000d10:	b2da      	uxtb	r2, r3
 8000d12:	4908      	ldr	r1, [pc, #32]	@ (8000d34 <__NVIC_SetPriority+0x50>)
 8000d14:	79fb      	ldrb	r3, [r7, #7]
 8000d16:	f003 030f 	and.w	r3, r3, #15
 8000d1a:	3b04      	subs	r3, #4
 8000d1c:	0112      	lsls	r2, r2, #4
 8000d1e:	b2d2      	uxtb	r2, r2
 8000d20:	440b      	add	r3, r1
 8000d22:	761a      	strb	r2, [r3, #24]
}
 8000d24:	bf00      	nop
 8000d26:	370c      	adds	r7, #12
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2e:	4770      	bx	lr
 8000d30:	e000e100 	.word	0xe000e100
 8000d34:	e000ed00 	.word	0xe000ed00

08000d38 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d38:	b480      	push	{r7}
 8000d3a:	b089      	sub	sp, #36	@ 0x24
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	60f8      	str	r0, [r7, #12]
 8000d40:	60b9      	str	r1, [r7, #8]
 8000d42:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d44:	68fb      	ldr	r3, [r7, #12]
 8000d46:	f003 0307 	and.w	r3, r3, #7
 8000d4a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d4c:	69fb      	ldr	r3, [r7, #28]
 8000d4e:	f1c3 0307 	rsb	r3, r3, #7
 8000d52:	2b04      	cmp	r3, #4
 8000d54:	bf28      	it	cs
 8000d56:	2304      	movcs	r3, #4
 8000d58:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d5a:	69fb      	ldr	r3, [r7, #28]
 8000d5c:	3304      	adds	r3, #4
 8000d5e:	2b06      	cmp	r3, #6
 8000d60:	d902      	bls.n	8000d68 <NVIC_EncodePriority+0x30>
 8000d62:	69fb      	ldr	r3, [r7, #28]
 8000d64:	3b03      	subs	r3, #3
 8000d66:	e000      	b.n	8000d6a <NVIC_EncodePriority+0x32>
 8000d68:	2300      	movs	r3, #0
 8000d6a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d6c:	f04f 32ff 	mov.w	r2, #4294967295
 8000d70:	69bb      	ldr	r3, [r7, #24]
 8000d72:	fa02 f303 	lsl.w	r3, r2, r3
 8000d76:	43da      	mvns	r2, r3
 8000d78:	68bb      	ldr	r3, [r7, #8]
 8000d7a:	401a      	ands	r2, r3
 8000d7c:	697b      	ldr	r3, [r7, #20]
 8000d7e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d80:	f04f 31ff 	mov.w	r1, #4294967295
 8000d84:	697b      	ldr	r3, [r7, #20]
 8000d86:	fa01 f303 	lsl.w	r3, r1, r3
 8000d8a:	43d9      	mvns	r1, r3
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d90:	4313      	orrs	r3, r2
         );
}
 8000d92:	4618      	mov	r0, r3
 8000d94:	3724      	adds	r7, #36	@ 0x24
 8000d96:	46bd      	mov	sp, r7
 8000d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d9c:	4770      	bx	lr
	...

08000da0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b082      	sub	sp, #8
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	3b01      	subs	r3, #1
 8000dac:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000db0:	d301      	bcc.n	8000db6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000db2:	2301      	movs	r3, #1
 8000db4:	e00f      	b.n	8000dd6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000db6:	4a0a      	ldr	r2, [pc, #40]	@ (8000de0 <SysTick_Config+0x40>)
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	3b01      	subs	r3, #1
 8000dbc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000dbe:	210f      	movs	r1, #15
 8000dc0:	f04f 30ff 	mov.w	r0, #4294967295
 8000dc4:	f7ff ff8e 	bl	8000ce4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000dc8:	4b05      	ldr	r3, [pc, #20]	@ (8000de0 <SysTick_Config+0x40>)
 8000dca:	2200      	movs	r2, #0
 8000dcc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000dce:	4b04      	ldr	r3, [pc, #16]	@ (8000de0 <SysTick_Config+0x40>)
 8000dd0:	2207      	movs	r2, #7
 8000dd2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000dd4:	2300      	movs	r3, #0
}
 8000dd6:	4618      	mov	r0, r3
 8000dd8:	3708      	adds	r7, #8
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	bd80      	pop	{r7, pc}
 8000dde:	bf00      	nop
 8000de0:	e000e010 	.word	0xe000e010

08000de4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b082      	sub	sp, #8
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000dec:	6878      	ldr	r0, [r7, #4]
 8000dee:	f7ff ff47 	bl	8000c80 <__NVIC_SetPriorityGrouping>
}
 8000df2:	bf00      	nop
 8000df4:	3708      	adds	r7, #8
 8000df6:	46bd      	mov	sp, r7
 8000df8:	bd80      	pop	{r7, pc}

08000dfa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000dfa:	b580      	push	{r7, lr}
 8000dfc:	b086      	sub	sp, #24
 8000dfe:	af00      	add	r7, sp, #0
 8000e00:	4603      	mov	r3, r0
 8000e02:	60b9      	str	r1, [r7, #8]
 8000e04:	607a      	str	r2, [r7, #4]
 8000e06:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000e08:	2300      	movs	r3, #0
 8000e0a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000e0c:	f7ff ff5c 	bl	8000cc8 <__NVIC_GetPriorityGrouping>
 8000e10:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e12:	687a      	ldr	r2, [r7, #4]
 8000e14:	68b9      	ldr	r1, [r7, #8]
 8000e16:	6978      	ldr	r0, [r7, #20]
 8000e18:	f7ff ff8e 	bl	8000d38 <NVIC_EncodePriority>
 8000e1c:	4602      	mov	r2, r0
 8000e1e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e22:	4611      	mov	r1, r2
 8000e24:	4618      	mov	r0, r3
 8000e26:	f7ff ff5d 	bl	8000ce4 <__NVIC_SetPriority>
}
 8000e2a:	bf00      	nop
 8000e2c:	3718      	adds	r7, #24
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	bd80      	pop	{r7, pc}

08000e32 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000e32:	b580      	push	{r7, lr}
 8000e34:	b082      	sub	sp, #8
 8000e36:	af00      	add	r7, sp, #0
 8000e38:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000e3a:	6878      	ldr	r0, [r7, #4]
 8000e3c:	f7ff ffb0 	bl	8000da0 <SysTick_Config>
 8000e40:	4603      	mov	r3, r0
}
 8000e42:	4618      	mov	r0, r3
 8000e44:	3708      	adds	r7, #8
 8000e46:	46bd      	mov	sp, r7
 8000e48:	bd80      	pop	{r7, pc}
	...

08000e4c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e4c:	b480      	push	{r7}
 8000e4e:	b087      	sub	sp, #28
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	6078      	str	r0, [r7, #4]
 8000e54:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000e56:	2300      	movs	r3, #0
 8000e58:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e5a:	e148      	b.n	80010ee <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000e5c:	683b      	ldr	r3, [r7, #0]
 8000e5e:	681a      	ldr	r2, [r3, #0]
 8000e60:	2101      	movs	r1, #1
 8000e62:	697b      	ldr	r3, [r7, #20]
 8000e64:	fa01 f303 	lsl.w	r3, r1, r3
 8000e68:	4013      	ands	r3, r2
 8000e6a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000e6c:	68fb      	ldr	r3, [r7, #12]
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	f000 813a 	beq.w	80010e8 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000e74:	683b      	ldr	r3, [r7, #0]
 8000e76:	685b      	ldr	r3, [r3, #4]
 8000e78:	f003 0303 	and.w	r3, r3, #3
 8000e7c:	2b01      	cmp	r3, #1
 8000e7e:	d005      	beq.n	8000e8c <HAL_GPIO_Init+0x40>
 8000e80:	683b      	ldr	r3, [r7, #0]
 8000e82:	685b      	ldr	r3, [r3, #4]
 8000e84:	f003 0303 	and.w	r3, r3, #3
 8000e88:	2b02      	cmp	r3, #2
 8000e8a:	d130      	bne.n	8000eee <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	689b      	ldr	r3, [r3, #8]
 8000e90:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000e92:	697b      	ldr	r3, [r7, #20]
 8000e94:	005b      	lsls	r3, r3, #1
 8000e96:	2203      	movs	r2, #3
 8000e98:	fa02 f303 	lsl.w	r3, r2, r3
 8000e9c:	43db      	mvns	r3, r3
 8000e9e:	693a      	ldr	r2, [r7, #16]
 8000ea0:	4013      	ands	r3, r2
 8000ea2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000ea4:	683b      	ldr	r3, [r7, #0]
 8000ea6:	68da      	ldr	r2, [r3, #12]
 8000ea8:	697b      	ldr	r3, [r7, #20]
 8000eaa:	005b      	lsls	r3, r3, #1
 8000eac:	fa02 f303 	lsl.w	r3, r2, r3
 8000eb0:	693a      	ldr	r2, [r7, #16]
 8000eb2:	4313      	orrs	r3, r2
 8000eb4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	693a      	ldr	r2, [r7, #16]
 8000eba:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	685b      	ldr	r3, [r3, #4]
 8000ec0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000ec2:	2201      	movs	r2, #1
 8000ec4:	697b      	ldr	r3, [r7, #20]
 8000ec6:	fa02 f303 	lsl.w	r3, r2, r3
 8000eca:	43db      	mvns	r3, r3
 8000ecc:	693a      	ldr	r2, [r7, #16]
 8000ece:	4013      	ands	r3, r2
 8000ed0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000ed2:	683b      	ldr	r3, [r7, #0]
 8000ed4:	685b      	ldr	r3, [r3, #4]
 8000ed6:	091b      	lsrs	r3, r3, #4
 8000ed8:	f003 0201 	and.w	r2, r3, #1
 8000edc:	697b      	ldr	r3, [r7, #20]
 8000ede:	fa02 f303 	lsl.w	r3, r2, r3
 8000ee2:	693a      	ldr	r2, [r7, #16]
 8000ee4:	4313      	orrs	r3, r2
 8000ee6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	693a      	ldr	r2, [r7, #16]
 8000eec:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000eee:	683b      	ldr	r3, [r7, #0]
 8000ef0:	685b      	ldr	r3, [r3, #4]
 8000ef2:	f003 0303 	and.w	r3, r3, #3
 8000ef6:	2b03      	cmp	r3, #3
 8000ef8:	d017      	beq.n	8000f2a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	68db      	ldr	r3, [r3, #12]
 8000efe:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000f00:	697b      	ldr	r3, [r7, #20]
 8000f02:	005b      	lsls	r3, r3, #1
 8000f04:	2203      	movs	r2, #3
 8000f06:	fa02 f303 	lsl.w	r3, r2, r3
 8000f0a:	43db      	mvns	r3, r3
 8000f0c:	693a      	ldr	r2, [r7, #16]
 8000f0e:	4013      	ands	r3, r2
 8000f10:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000f12:	683b      	ldr	r3, [r7, #0]
 8000f14:	689a      	ldr	r2, [r3, #8]
 8000f16:	697b      	ldr	r3, [r7, #20]
 8000f18:	005b      	lsls	r3, r3, #1
 8000f1a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f1e:	693a      	ldr	r2, [r7, #16]
 8000f20:	4313      	orrs	r3, r2
 8000f22:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	693a      	ldr	r2, [r7, #16]
 8000f28:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f2a:	683b      	ldr	r3, [r7, #0]
 8000f2c:	685b      	ldr	r3, [r3, #4]
 8000f2e:	f003 0303 	and.w	r3, r3, #3
 8000f32:	2b02      	cmp	r3, #2
 8000f34:	d123      	bne.n	8000f7e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000f36:	697b      	ldr	r3, [r7, #20]
 8000f38:	08da      	lsrs	r2, r3, #3
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	3208      	adds	r2, #8
 8000f3e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f42:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000f44:	697b      	ldr	r3, [r7, #20]
 8000f46:	f003 0307 	and.w	r3, r3, #7
 8000f4a:	009b      	lsls	r3, r3, #2
 8000f4c:	220f      	movs	r2, #15
 8000f4e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f52:	43db      	mvns	r3, r3
 8000f54:	693a      	ldr	r2, [r7, #16]
 8000f56:	4013      	ands	r3, r2
 8000f58:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000f5a:	683b      	ldr	r3, [r7, #0]
 8000f5c:	691a      	ldr	r2, [r3, #16]
 8000f5e:	697b      	ldr	r3, [r7, #20]
 8000f60:	f003 0307 	and.w	r3, r3, #7
 8000f64:	009b      	lsls	r3, r3, #2
 8000f66:	fa02 f303 	lsl.w	r3, r2, r3
 8000f6a:	693a      	ldr	r2, [r7, #16]
 8000f6c:	4313      	orrs	r3, r2
 8000f6e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000f70:	697b      	ldr	r3, [r7, #20]
 8000f72:	08da      	lsrs	r2, r3, #3
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	3208      	adds	r2, #8
 8000f78:	6939      	ldr	r1, [r7, #16]
 8000f7a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000f84:	697b      	ldr	r3, [r7, #20]
 8000f86:	005b      	lsls	r3, r3, #1
 8000f88:	2203      	movs	r2, #3
 8000f8a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f8e:	43db      	mvns	r3, r3
 8000f90:	693a      	ldr	r2, [r7, #16]
 8000f92:	4013      	ands	r3, r2
 8000f94:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000f96:	683b      	ldr	r3, [r7, #0]
 8000f98:	685b      	ldr	r3, [r3, #4]
 8000f9a:	f003 0203 	and.w	r2, r3, #3
 8000f9e:	697b      	ldr	r3, [r7, #20]
 8000fa0:	005b      	lsls	r3, r3, #1
 8000fa2:	fa02 f303 	lsl.w	r3, r2, r3
 8000fa6:	693a      	ldr	r2, [r7, #16]
 8000fa8:	4313      	orrs	r3, r2
 8000faa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	693a      	ldr	r2, [r7, #16]
 8000fb0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000fb2:	683b      	ldr	r3, [r7, #0]
 8000fb4:	685b      	ldr	r3, [r3, #4]
 8000fb6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	f000 8094 	beq.w	80010e8 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fc0:	4b52      	ldr	r3, [pc, #328]	@ (800110c <HAL_GPIO_Init+0x2c0>)
 8000fc2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000fc4:	4a51      	ldr	r2, [pc, #324]	@ (800110c <HAL_GPIO_Init+0x2c0>)
 8000fc6:	f043 0301 	orr.w	r3, r3, #1
 8000fca:	6613      	str	r3, [r2, #96]	@ 0x60
 8000fcc:	4b4f      	ldr	r3, [pc, #316]	@ (800110c <HAL_GPIO_Init+0x2c0>)
 8000fce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000fd0:	f003 0301 	and.w	r3, r3, #1
 8000fd4:	60bb      	str	r3, [r7, #8]
 8000fd6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000fd8:	4a4d      	ldr	r2, [pc, #308]	@ (8001110 <HAL_GPIO_Init+0x2c4>)
 8000fda:	697b      	ldr	r3, [r7, #20]
 8000fdc:	089b      	lsrs	r3, r3, #2
 8000fde:	3302      	adds	r3, #2
 8000fe0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000fe4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000fe6:	697b      	ldr	r3, [r7, #20]
 8000fe8:	f003 0303 	and.w	r3, r3, #3
 8000fec:	009b      	lsls	r3, r3, #2
 8000fee:	220f      	movs	r2, #15
 8000ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ff4:	43db      	mvns	r3, r3
 8000ff6:	693a      	ldr	r2, [r7, #16]
 8000ff8:	4013      	ands	r3, r2
 8000ffa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001002:	d00d      	beq.n	8001020 <HAL_GPIO_Init+0x1d4>
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	4a43      	ldr	r2, [pc, #268]	@ (8001114 <HAL_GPIO_Init+0x2c8>)
 8001008:	4293      	cmp	r3, r2
 800100a:	d007      	beq.n	800101c <HAL_GPIO_Init+0x1d0>
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	4a42      	ldr	r2, [pc, #264]	@ (8001118 <HAL_GPIO_Init+0x2cc>)
 8001010:	4293      	cmp	r3, r2
 8001012:	d101      	bne.n	8001018 <HAL_GPIO_Init+0x1cc>
 8001014:	2302      	movs	r3, #2
 8001016:	e004      	b.n	8001022 <HAL_GPIO_Init+0x1d6>
 8001018:	2307      	movs	r3, #7
 800101a:	e002      	b.n	8001022 <HAL_GPIO_Init+0x1d6>
 800101c:	2301      	movs	r3, #1
 800101e:	e000      	b.n	8001022 <HAL_GPIO_Init+0x1d6>
 8001020:	2300      	movs	r3, #0
 8001022:	697a      	ldr	r2, [r7, #20]
 8001024:	f002 0203 	and.w	r2, r2, #3
 8001028:	0092      	lsls	r2, r2, #2
 800102a:	4093      	lsls	r3, r2
 800102c:	693a      	ldr	r2, [r7, #16]
 800102e:	4313      	orrs	r3, r2
 8001030:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001032:	4937      	ldr	r1, [pc, #220]	@ (8001110 <HAL_GPIO_Init+0x2c4>)
 8001034:	697b      	ldr	r3, [r7, #20]
 8001036:	089b      	lsrs	r3, r3, #2
 8001038:	3302      	adds	r3, #2
 800103a:	693a      	ldr	r2, [r7, #16]
 800103c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001040:	4b36      	ldr	r3, [pc, #216]	@ (800111c <HAL_GPIO_Init+0x2d0>)
 8001042:	689b      	ldr	r3, [r3, #8]
 8001044:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001046:	68fb      	ldr	r3, [r7, #12]
 8001048:	43db      	mvns	r3, r3
 800104a:	693a      	ldr	r2, [r7, #16]
 800104c:	4013      	ands	r3, r2
 800104e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001050:	683b      	ldr	r3, [r7, #0]
 8001052:	685b      	ldr	r3, [r3, #4]
 8001054:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001058:	2b00      	cmp	r3, #0
 800105a:	d003      	beq.n	8001064 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 800105c:	693a      	ldr	r2, [r7, #16]
 800105e:	68fb      	ldr	r3, [r7, #12]
 8001060:	4313      	orrs	r3, r2
 8001062:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001064:	4a2d      	ldr	r2, [pc, #180]	@ (800111c <HAL_GPIO_Init+0x2d0>)
 8001066:	693b      	ldr	r3, [r7, #16]
 8001068:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800106a:	4b2c      	ldr	r3, [pc, #176]	@ (800111c <HAL_GPIO_Init+0x2d0>)
 800106c:	68db      	ldr	r3, [r3, #12]
 800106e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001070:	68fb      	ldr	r3, [r7, #12]
 8001072:	43db      	mvns	r3, r3
 8001074:	693a      	ldr	r2, [r7, #16]
 8001076:	4013      	ands	r3, r2
 8001078:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800107a:	683b      	ldr	r3, [r7, #0]
 800107c:	685b      	ldr	r3, [r3, #4]
 800107e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001082:	2b00      	cmp	r3, #0
 8001084:	d003      	beq.n	800108e <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8001086:	693a      	ldr	r2, [r7, #16]
 8001088:	68fb      	ldr	r3, [r7, #12]
 800108a:	4313      	orrs	r3, r2
 800108c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800108e:	4a23      	ldr	r2, [pc, #140]	@ (800111c <HAL_GPIO_Init+0x2d0>)
 8001090:	693b      	ldr	r3, [r7, #16]
 8001092:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001094:	4b21      	ldr	r3, [pc, #132]	@ (800111c <HAL_GPIO_Init+0x2d0>)
 8001096:	685b      	ldr	r3, [r3, #4]
 8001098:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800109a:	68fb      	ldr	r3, [r7, #12]
 800109c:	43db      	mvns	r3, r3
 800109e:	693a      	ldr	r2, [r7, #16]
 80010a0:	4013      	ands	r3, r2
 80010a2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80010a4:	683b      	ldr	r3, [r7, #0]
 80010a6:	685b      	ldr	r3, [r3, #4]
 80010a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d003      	beq.n	80010b8 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 80010b0:	693a      	ldr	r2, [r7, #16]
 80010b2:	68fb      	ldr	r3, [r7, #12]
 80010b4:	4313      	orrs	r3, r2
 80010b6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80010b8:	4a18      	ldr	r2, [pc, #96]	@ (800111c <HAL_GPIO_Init+0x2d0>)
 80010ba:	693b      	ldr	r3, [r7, #16]
 80010bc:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80010be:	4b17      	ldr	r3, [pc, #92]	@ (800111c <HAL_GPIO_Init+0x2d0>)
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80010c4:	68fb      	ldr	r3, [r7, #12]
 80010c6:	43db      	mvns	r3, r3
 80010c8:	693a      	ldr	r2, [r7, #16]
 80010ca:	4013      	ands	r3, r2
 80010cc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80010ce:	683b      	ldr	r3, [r7, #0]
 80010d0:	685b      	ldr	r3, [r3, #4]
 80010d2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d003      	beq.n	80010e2 <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 80010da:	693a      	ldr	r2, [r7, #16]
 80010dc:	68fb      	ldr	r3, [r7, #12]
 80010de:	4313      	orrs	r3, r2
 80010e0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80010e2:	4a0e      	ldr	r2, [pc, #56]	@ (800111c <HAL_GPIO_Init+0x2d0>)
 80010e4:	693b      	ldr	r3, [r7, #16]
 80010e6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80010e8:	697b      	ldr	r3, [r7, #20]
 80010ea:	3301      	adds	r3, #1
 80010ec:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80010ee:	683b      	ldr	r3, [r7, #0]
 80010f0:	681a      	ldr	r2, [r3, #0]
 80010f2:	697b      	ldr	r3, [r7, #20]
 80010f4:	fa22 f303 	lsr.w	r3, r2, r3
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	f47f aeaf 	bne.w	8000e5c <HAL_GPIO_Init+0x10>
  }
}
 80010fe:	bf00      	nop
 8001100:	bf00      	nop
 8001102:	371c      	adds	r7, #28
 8001104:	46bd      	mov	sp, r7
 8001106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110a:	4770      	bx	lr
 800110c:	40021000 	.word	0x40021000
 8001110:	40010000 	.word	0x40010000
 8001114:	48000400 	.word	0x48000400
 8001118:	48000800 	.word	0x48000800
 800111c:	40010400 	.word	0x40010400

08001120 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001120:	b480      	push	{r7}
 8001122:	b083      	sub	sp, #12
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
 8001128:	460b      	mov	r3, r1
 800112a:	807b      	strh	r3, [r7, #2]
 800112c:	4613      	mov	r3, r2
 800112e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001130:	787b      	ldrb	r3, [r7, #1]
 8001132:	2b00      	cmp	r3, #0
 8001134:	d003      	beq.n	800113e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001136:	887a      	ldrh	r2, [r7, #2]
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800113c:	e002      	b.n	8001144 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800113e:	887a      	ldrh	r2, [r7, #2]
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001144:	bf00      	nop
 8001146:	370c      	adds	r7, #12
 8001148:	46bd      	mov	sp, r7
 800114a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114e:	4770      	bx	lr

08001150 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8001150:	b480      	push	{r7}
 8001152:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001154:	4b05      	ldr	r3, [pc, #20]	@ (800116c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	4a04      	ldr	r2, [pc, #16]	@ (800116c <HAL_PWR_EnableBkUpAccess+0x1c>)
 800115a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800115e:	6013      	str	r3, [r2, #0]
}
 8001160:	bf00      	nop
 8001162:	46bd      	mov	sp, r7
 8001164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001168:	4770      	bx	lr
 800116a:	bf00      	nop
 800116c:	40007000 	.word	0x40007000

08001170 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001170:	b480      	push	{r7}
 8001172:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001174:	4b04      	ldr	r3, [pc, #16]	@ (8001188 <HAL_PWREx_GetVoltageRange+0x18>)
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 800117c:	4618      	mov	r0, r3
 800117e:	46bd      	mov	sp, r7
 8001180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001184:	4770      	bx	lr
 8001186:	bf00      	nop
 8001188:	40007000 	.word	0x40007000

0800118c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800118c:	b480      	push	{r7}
 800118e:	b085      	sub	sp, #20
 8001190:	af00      	add	r7, sp, #0
 8001192:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800119a:	d130      	bne.n	80011fe <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800119c:	4b23      	ldr	r3, [pc, #140]	@ (800122c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80011a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80011a8:	d038      	beq.n	800121c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80011aa:	4b20      	ldr	r3, [pc, #128]	@ (800122c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80011b2:	4a1e      	ldr	r2, [pc, #120]	@ (800122c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80011b4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80011b8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80011ba:	4b1d      	ldr	r3, [pc, #116]	@ (8001230 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	2232      	movs	r2, #50	@ 0x32
 80011c0:	fb02 f303 	mul.w	r3, r2, r3
 80011c4:	4a1b      	ldr	r2, [pc, #108]	@ (8001234 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80011c6:	fba2 2303 	umull	r2, r3, r2, r3
 80011ca:	0c9b      	lsrs	r3, r3, #18
 80011cc:	3301      	adds	r3, #1
 80011ce:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80011d0:	e002      	b.n	80011d8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80011d2:	68fb      	ldr	r3, [r7, #12]
 80011d4:	3b01      	subs	r3, #1
 80011d6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80011d8:	4b14      	ldr	r3, [pc, #80]	@ (800122c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80011da:	695b      	ldr	r3, [r3, #20]
 80011dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80011e0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80011e4:	d102      	bne.n	80011ec <HAL_PWREx_ControlVoltageScaling+0x60>
 80011e6:	68fb      	ldr	r3, [r7, #12]
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d1f2      	bne.n	80011d2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80011ec:	4b0f      	ldr	r3, [pc, #60]	@ (800122c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80011ee:	695b      	ldr	r3, [r3, #20]
 80011f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80011f4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80011f8:	d110      	bne.n	800121c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80011fa:	2303      	movs	r3, #3
 80011fc:	e00f      	b.n	800121e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80011fe:	4b0b      	ldr	r3, [pc, #44]	@ (800122c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001206:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800120a:	d007      	beq.n	800121c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800120c:	4b07      	ldr	r3, [pc, #28]	@ (800122c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001214:	4a05      	ldr	r2, [pc, #20]	@ (800122c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001216:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800121a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800121c:	2300      	movs	r3, #0
}
 800121e:	4618      	mov	r0, r3
 8001220:	3714      	adds	r7, #20
 8001222:	46bd      	mov	sp, r7
 8001224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001228:	4770      	bx	lr
 800122a:	bf00      	nop
 800122c:	40007000 	.word	0x40007000
 8001230:	20000000 	.word	0x20000000
 8001234:	431bde83 	.word	0x431bde83

08001238 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b088      	sub	sp, #32
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	2b00      	cmp	r3, #0
 8001244:	d102      	bne.n	800124c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001246:	2301      	movs	r3, #1
 8001248:	f000 bc02 	b.w	8001a50 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800124c:	4b96      	ldr	r3, [pc, #600]	@ (80014a8 <HAL_RCC_OscConfig+0x270>)
 800124e:	689b      	ldr	r3, [r3, #8]
 8001250:	f003 030c 	and.w	r3, r3, #12
 8001254:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001256:	4b94      	ldr	r3, [pc, #592]	@ (80014a8 <HAL_RCC_OscConfig+0x270>)
 8001258:	68db      	ldr	r3, [r3, #12]
 800125a:	f003 0303 	and.w	r3, r3, #3
 800125e:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	f003 0310 	and.w	r3, r3, #16
 8001268:	2b00      	cmp	r3, #0
 800126a:	f000 80e4 	beq.w	8001436 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800126e:	69bb      	ldr	r3, [r7, #24]
 8001270:	2b00      	cmp	r3, #0
 8001272:	d007      	beq.n	8001284 <HAL_RCC_OscConfig+0x4c>
 8001274:	69bb      	ldr	r3, [r7, #24]
 8001276:	2b0c      	cmp	r3, #12
 8001278:	f040 808b 	bne.w	8001392 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800127c:	697b      	ldr	r3, [r7, #20]
 800127e:	2b01      	cmp	r3, #1
 8001280:	f040 8087 	bne.w	8001392 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001284:	4b88      	ldr	r3, [pc, #544]	@ (80014a8 <HAL_RCC_OscConfig+0x270>)
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	f003 0302 	and.w	r3, r3, #2
 800128c:	2b00      	cmp	r3, #0
 800128e:	d005      	beq.n	800129c <HAL_RCC_OscConfig+0x64>
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	699b      	ldr	r3, [r3, #24]
 8001294:	2b00      	cmp	r3, #0
 8001296:	d101      	bne.n	800129c <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8001298:	2301      	movs	r3, #1
 800129a:	e3d9      	b.n	8001a50 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	6a1a      	ldr	r2, [r3, #32]
 80012a0:	4b81      	ldr	r3, [pc, #516]	@ (80014a8 <HAL_RCC_OscConfig+0x270>)
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	f003 0308 	and.w	r3, r3, #8
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d004      	beq.n	80012b6 <HAL_RCC_OscConfig+0x7e>
 80012ac:	4b7e      	ldr	r3, [pc, #504]	@ (80014a8 <HAL_RCC_OscConfig+0x270>)
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80012b4:	e005      	b.n	80012c2 <HAL_RCC_OscConfig+0x8a>
 80012b6:	4b7c      	ldr	r3, [pc, #496]	@ (80014a8 <HAL_RCC_OscConfig+0x270>)
 80012b8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80012bc:	091b      	lsrs	r3, r3, #4
 80012be:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80012c2:	4293      	cmp	r3, r2
 80012c4:	d223      	bcs.n	800130e <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	6a1b      	ldr	r3, [r3, #32]
 80012ca:	4618      	mov	r0, r3
 80012cc:	f000 fd8c 	bl	8001de8 <RCC_SetFlashLatencyFromMSIRange>
 80012d0:	4603      	mov	r3, r0
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d001      	beq.n	80012da <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80012d6:	2301      	movs	r3, #1
 80012d8:	e3ba      	b.n	8001a50 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80012da:	4b73      	ldr	r3, [pc, #460]	@ (80014a8 <HAL_RCC_OscConfig+0x270>)
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	4a72      	ldr	r2, [pc, #456]	@ (80014a8 <HAL_RCC_OscConfig+0x270>)
 80012e0:	f043 0308 	orr.w	r3, r3, #8
 80012e4:	6013      	str	r3, [r2, #0]
 80012e6:	4b70      	ldr	r3, [pc, #448]	@ (80014a8 <HAL_RCC_OscConfig+0x270>)
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	6a1b      	ldr	r3, [r3, #32]
 80012f2:	496d      	ldr	r1, [pc, #436]	@ (80014a8 <HAL_RCC_OscConfig+0x270>)
 80012f4:	4313      	orrs	r3, r2
 80012f6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80012f8:	4b6b      	ldr	r3, [pc, #428]	@ (80014a8 <HAL_RCC_OscConfig+0x270>)
 80012fa:	685b      	ldr	r3, [r3, #4]
 80012fc:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	69db      	ldr	r3, [r3, #28]
 8001304:	021b      	lsls	r3, r3, #8
 8001306:	4968      	ldr	r1, [pc, #416]	@ (80014a8 <HAL_RCC_OscConfig+0x270>)
 8001308:	4313      	orrs	r3, r2
 800130a:	604b      	str	r3, [r1, #4]
 800130c:	e025      	b.n	800135a <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800130e:	4b66      	ldr	r3, [pc, #408]	@ (80014a8 <HAL_RCC_OscConfig+0x270>)
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	4a65      	ldr	r2, [pc, #404]	@ (80014a8 <HAL_RCC_OscConfig+0x270>)
 8001314:	f043 0308 	orr.w	r3, r3, #8
 8001318:	6013      	str	r3, [r2, #0]
 800131a:	4b63      	ldr	r3, [pc, #396]	@ (80014a8 <HAL_RCC_OscConfig+0x270>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	6a1b      	ldr	r3, [r3, #32]
 8001326:	4960      	ldr	r1, [pc, #384]	@ (80014a8 <HAL_RCC_OscConfig+0x270>)
 8001328:	4313      	orrs	r3, r2
 800132a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800132c:	4b5e      	ldr	r3, [pc, #376]	@ (80014a8 <HAL_RCC_OscConfig+0x270>)
 800132e:	685b      	ldr	r3, [r3, #4]
 8001330:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	69db      	ldr	r3, [r3, #28]
 8001338:	021b      	lsls	r3, r3, #8
 800133a:	495b      	ldr	r1, [pc, #364]	@ (80014a8 <HAL_RCC_OscConfig+0x270>)
 800133c:	4313      	orrs	r3, r2
 800133e:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001340:	69bb      	ldr	r3, [r7, #24]
 8001342:	2b00      	cmp	r3, #0
 8001344:	d109      	bne.n	800135a <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	6a1b      	ldr	r3, [r3, #32]
 800134a:	4618      	mov	r0, r3
 800134c:	f000 fd4c 	bl	8001de8 <RCC_SetFlashLatencyFromMSIRange>
 8001350:	4603      	mov	r3, r0
 8001352:	2b00      	cmp	r3, #0
 8001354:	d001      	beq.n	800135a <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8001356:	2301      	movs	r3, #1
 8001358:	e37a      	b.n	8001a50 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800135a:	f000 fc81 	bl	8001c60 <HAL_RCC_GetSysClockFreq>
 800135e:	4602      	mov	r2, r0
 8001360:	4b51      	ldr	r3, [pc, #324]	@ (80014a8 <HAL_RCC_OscConfig+0x270>)
 8001362:	689b      	ldr	r3, [r3, #8]
 8001364:	091b      	lsrs	r3, r3, #4
 8001366:	f003 030f 	and.w	r3, r3, #15
 800136a:	4950      	ldr	r1, [pc, #320]	@ (80014ac <HAL_RCC_OscConfig+0x274>)
 800136c:	5ccb      	ldrb	r3, [r1, r3]
 800136e:	f003 031f 	and.w	r3, r3, #31
 8001372:	fa22 f303 	lsr.w	r3, r2, r3
 8001376:	4a4e      	ldr	r2, [pc, #312]	@ (80014b0 <HAL_RCC_OscConfig+0x278>)
 8001378:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800137a:	4b4e      	ldr	r3, [pc, #312]	@ (80014b4 <HAL_RCC_OscConfig+0x27c>)
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	4618      	mov	r0, r3
 8001380:	f7ff fc22 	bl	8000bc8 <HAL_InitTick>
 8001384:	4603      	mov	r3, r0
 8001386:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001388:	7bfb      	ldrb	r3, [r7, #15]
 800138a:	2b00      	cmp	r3, #0
 800138c:	d052      	beq.n	8001434 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800138e:	7bfb      	ldrb	r3, [r7, #15]
 8001390:	e35e      	b.n	8001a50 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	699b      	ldr	r3, [r3, #24]
 8001396:	2b00      	cmp	r3, #0
 8001398:	d032      	beq.n	8001400 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800139a:	4b43      	ldr	r3, [pc, #268]	@ (80014a8 <HAL_RCC_OscConfig+0x270>)
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	4a42      	ldr	r2, [pc, #264]	@ (80014a8 <HAL_RCC_OscConfig+0x270>)
 80013a0:	f043 0301 	orr.w	r3, r3, #1
 80013a4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80013a6:	f7ff fc5f 	bl	8000c68 <HAL_GetTick>
 80013aa:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80013ac:	e008      	b.n	80013c0 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80013ae:	f7ff fc5b 	bl	8000c68 <HAL_GetTick>
 80013b2:	4602      	mov	r2, r0
 80013b4:	693b      	ldr	r3, [r7, #16]
 80013b6:	1ad3      	subs	r3, r2, r3
 80013b8:	2b02      	cmp	r3, #2
 80013ba:	d901      	bls.n	80013c0 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80013bc:	2303      	movs	r3, #3
 80013be:	e347      	b.n	8001a50 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80013c0:	4b39      	ldr	r3, [pc, #228]	@ (80014a8 <HAL_RCC_OscConfig+0x270>)
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	f003 0302 	and.w	r3, r3, #2
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d0f0      	beq.n	80013ae <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80013cc:	4b36      	ldr	r3, [pc, #216]	@ (80014a8 <HAL_RCC_OscConfig+0x270>)
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	4a35      	ldr	r2, [pc, #212]	@ (80014a8 <HAL_RCC_OscConfig+0x270>)
 80013d2:	f043 0308 	orr.w	r3, r3, #8
 80013d6:	6013      	str	r3, [r2, #0]
 80013d8:	4b33      	ldr	r3, [pc, #204]	@ (80014a8 <HAL_RCC_OscConfig+0x270>)
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	6a1b      	ldr	r3, [r3, #32]
 80013e4:	4930      	ldr	r1, [pc, #192]	@ (80014a8 <HAL_RCC_OscConfig+0x270>)
 80013e6:	4313      	orrs	r3, r2
 80013e8:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80013ea:	4b2f      	ldr	r3, [pc, #188]	@ (80014a8 <HAL_RCC_OscConfig+0x270>)
 80013ec:	685b      	ldr	r3, [r3, #4]
 80013ee:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	69db      	ldr	r3, [r3, #28]
 80013f6:	021b      	lsls	r3, r3, #8
 80013f8:	492b      	ldr	r1, [pc, #172]	@ (80014a8 <HAL_RCC_OscConfig+0x270>)
 80013fa:	4313      	orrs	r3, r2
 80013fc:	604b      	str	r3, [r1, #4]
 80013fe:	e01a      	b.n	8001436 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001400:	4b29      	ldr	r3, [pc, #164]	@ (80014a8 <HAL_RCC_OscConfig+0x270>)
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	4a28      	ldr	r2, [pc, #160]	@ (80014a8 <HAL_RCC_OscConfig+0x270>)
 8001406:	f023 0301 	bic.w	r3, r3, #1
 800140a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800140c:	f7ff fc2c 	bl	8000c68 <HAL_GetTick>
 8001410:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001412:	e008      	b.n	8001426 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001414:	f7ff fc28 	bl	8000c68 <HAL_GetTick>
 8001418:	4602      	mov	r2, r0
 800141a:	693b      	ldr	r3, [r7, #16]
 800141c:	1ad3      	subs	r3, r2, r3
 800141e:	2b02      	cmp	r3, #2
 8001420:	d901      	bls.n	8001426 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8001422:	2303      	movs	r3, #3
 8001424:	e314      	b.n	8001a50 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001426:	4b20      	ldr	r3, [pc, #128]	@ (80014a8 <HAL_RCC_OscConfig+0x270>)
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	f003 0302 	and.w	r3, r3, #2
 800142e:	2b00      	cmp	r3, #0
 8001430:	d1f0      	bne.n	8001414 <HAL_RCC_OscConfig+0x1dc>
 8001432:	e000      	b.n	8001436 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001434:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	f003 0301 	and.w	r3, r3, #1
 800143e:	2b00      	cmp	r3, #0
 8001440:	d073      	beq.n	800152a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001442:	69bb      	ldr	r3, [r7, #24]
 8001444:	2b08      	cmp	r3, #8
 8001446:	d005      	beq.n	8001454 <HAL_RCC_OscConfig+0x21c>
 8001448:	69bb      	ldr	r3, [r7, #24]
 800144a:	2b0c      	cmp	r3, #12
 800144c:	d10e      	bne.n	800146c <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800144e:	697b      	ldr	r3, [r7, #20]
 8001450:	2b03      	cmp	r3, #3
 8001452:	d10b      	bne.n	800146c <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001454:	4b14      	ldr	r3, [pc, #80]	@ (80014a8 <HAL_RCC_OscConfig+0x270>)
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800145c:	2b00      	cmp	r3, #0
 800145e:	d063      	beq.n	8001528 <HAL_RCC_OscConfig+0x2f0>
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	685b      	ldr	r3, [r3, #4]
 8001464:	2b00      	cmp	r3, #0
 8001466:	d15f      	bne.n	8001528 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001468:	2301      	movs	r3, #1
 800146a:	e2f1      	b.n	8001a50 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	685b      	ldr	r3, [r3, #4]
 8001470:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001474:	d106      	bne.n	8001484 <HAL_RCC_OscConfig+0x24c>
 8001476:	4b0c      	ldr	r3, [pc, #48]	@ (80014a8 <HAL_RCC_OscConfig+0x270>)
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	4a0b      	ldr	r2, [pc, #44]	@ (80014a8 <HAL_RCC_OscConfig+0x270>)
 800147c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001480:	6013      	str	r3, [r2, #0]
 8001482:	e025      	b.n	80014d0 <HAL_RCC_OscConfig+0x298>
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	685b      	ldr	r3, [r3, #4]
 8001488:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800148c:	d114      	bne.n	80014b8 <HAL_RCC_OscConfig+0x280>
 800148e:	4b06      	ldr	r3, [pc, #24]	@ (80014a8 <HAL_RCC_OscConfig+0x270>)
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	4a05      	ldr	r2, [pc, #20]	@ (80014a8 <HAL_RCC_OscConfig+0x270>)
 8001494:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001498:	6013      	str	r3, [r2, #0]
 800149a:	4b03      	ldr	r3, [pc, #12]	@ (80014a8 <HAL_RCC_OscConfig+0x270>)
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	4a02      	ldr	r2, [pc, #8]	@ (80014a8 <HAL_RCC_OscConfig+0x270>)
 80014a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80014a4:	6013      	str	r3, [r2, #0]
 80014a6:	e013      	b.n	80014d0 <HAL_RCC_OscConfig+0x298>
 80014a8:	40021000 	.word	0x40021000
 80014ac:	080046c4 	.word	0x080046c4
 80014b0:	20000000 	.word	0x20000000
 80014b4:	20000004 	.word	0x20000004
 80014b8:	4ba0      	ldr	r3, [pc, #640]	@ (800173c <HAL_RCC_OscConfig+0x504>)
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	4a9f      	ldr	r2, [pc, #636]	@ (800173c <HAL_RCC_OscConfig+0x504>)
 80014be:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80014c2:	6013      	str	r3, [r2, #0]
 80014c4:	4b9d      	ldr	r3, [pc, #628]	@ (800173c <HAL_RCC_OscConfig+0x504>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	4a9c      	ldr	r2, [pc, #624]	@ (800173c <HAL_RCC_OscConfig+0x504>)
 80014ca:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80014ce:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	685b      	ldr	r3, [r3, #4]
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d013      	beq.n	8001500 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014d8:	f7ff fbc6 	bl	8000c68 <HAL_GetTick>
 80014dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80014de:	e008      	b.n	80014f2 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80014e0:	f7ff fbc2 	bl	8000c68 <HAL_GetTick>
 80014e4:	4602      	mov	r2, r0
 80014e6:	693b      	ldr	r3, [r7, #16]
 80014e8:	1ad3      	subs	r3, r2, r3
 80014ea:	2b64      	cmp	r3, #100	@ 0x64
 80014ec:	d901      	bls.n	80014f2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80014ee:	2303      	movs	r3, #3
 80014f0:	e2ae      	b.n	8001a50 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80014f2:	4b92      	ldr	r3, [pc, #584]	@ (800173c <HAL_RCC_OscConfig+0x504>)
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d0f0      	beq.n	80014e0 <HAL_RCC_OscConfig+0x2a8>
 80014fe:	e014      	b.n	800152a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001500:	f7ff fbb2 	bl	8000c68 <HAL_GetTick>
 8001504:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001506:	e008      	b.n	800151a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001508:	f7ff fbae 	bl	8000c68 <HAL_GetTick>
 800150c:	4602      	mov	r2, r0
 800150e:	693b      	ldr	r3, [r7, #16]
 8001510:	1ad3      	subs	r3, r2, r3
 8001512:	2b64      	cmp	r3, #100	@ 0x64
 8001514:	d901      	bls.n	800151a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001516:	2303      	movs	r3, #3
 8001518:	e29a      	b.n	8001a50 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800151a:	4b88      	ldr	r3, [pc, #544]	@ (800173c <HAL_RCC_OscConfig+0x504>)
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001522:	2b00      	cmp	r3, #0
 8001524:	d1f0      	bne.n	8001508 <HAL_RCC_OscConfig+0x2d0>
 8001526:	e000      	b.n	800152a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001528:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	f003 0302 	and.w	r3, r3, #2
 8001532:	2b00      	cmp	r3, #0
 8001534:	d060      	beq.n	80015f8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001536:	69bb      	ldr	r3, [r7, #24]
 8001538:	2b04      	cmp	r3, #4
 800153a:	d005      	beq.n	8001548 <HAL_RCC_OscConfig+0x310>
 800153c:	69bb      	ldr	r3, [r7, #24]
 800153e:	2b0c      	cmp	r3, #12
 8001540:	d119      	bne.n	8001576 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001542:	697b      	ldr	r3, [r7, #20]
 8001544:	2b02      	cmp	r3, #2
 8001546:	d116      	bne.n	8001576 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001548:	4b7c      	ldr	r3, [pc, #496]	@ (800173c <HAL_RCC_OscConfig+0x504>)
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001550:	2b00      	cmp	r3, #0
 8001552:	d005      	beq.n	8001560 <HAL_RCC_OscConfig+0x328>
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	68db      	ldr	r3, [r3, #12]
 8001558:	2b00      	cmp	r3, #0
 800155a:	d101      	bne.n	8001560 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800155c:	2301      	movs	r3, #1
 800155e:	e277      	b.n	8001a50 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001560:	4b76      	ldr	r3, [pc, #472]	@ (800173c <HAL_RCC_OscConfig+0x504>)
 8001562:	685b      	ldr	r3, [r3, #4]
 8001564:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	691b      	ldr	r3, [r3, #16]
 800156c:	061b      	lsls	r3, r3, #24
 800156e:	4973      	ldr	r1, [pc, #460]	@ (800173c <HAL_RCC_OscConfig+0x504>)
 8001570:	4313      	orrs	r3, r2
 8001572:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001574:	e040      	b.n	80015f8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	68db      	ldr	r3, [r3, #12]
 800157a:	2b00      	cmp	r3, #0
 800157c:	d023      	beq.n	80015c6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800157e:	4b6f      	ldr	r3, [pc, #444]	@ (800173c <HAL_RCC_OscConfig+0x504>)
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	4a6e      	ldr	r2, [pc, #440]	@ (800173c <HAL_RCC_OscConfig+0x504>)
 8001584:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001588:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800158a:	f7ff fb6d 	bl	8000c68 <HAL_GetTick>
 800158e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001590:	e008      	b.n	80015a4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001592:	f7ff fb69 	bl	8000c68 <HAL_GetTick>
 8001596:	4602      	mov	r2, r0
 8001598:	693b      	ldr	r3, [r7, #16]
 800159a:	1ad3      	subs	r3, r2, r3
 800159c:	2b02      	cmp	r3, #2
 800159e:	d901      	bls.n	80015a4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80015a0:	2303      	movs	r3, #3
 80015a2:	e255      	b.n	8001a50 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80015a4:	4b65      	ldr	r3, [pc, #404]	@ (800173c <HAL_RCC_OscConfig+0x504>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d0f0      	beq.n	8001592 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015b0:	4b62      	ldr	r3, [pc, #392]	@ (800173c <HAL_RCC_OscConfig+0x504>)
 80015b2:	685b      	ldr	r3, [r3, #4]
 80015b4:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	691b      	ldr	r3, [r3, #16]
 80015bc:	061b      	lsls	r3, r3, #24
 80015be:	495f      	ldr	r1, [pc, #380]	@ (800173c <HAL_RCC_OscConfig+0x504>)
 80015c0:	4313      	orrs	r3, r2
 80015c2:	604b      	str	r3, [r1, #4]
 80015c4:	e018      	b.n	80015f8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80015c6:	4b5d      	ldr	r3, [pc, #372]	@ (800173c <HAL_RCC_OscConfig+0x504>)
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	4a5c      	ldr	r2, [pc, #368]	@ (800173c <HAL_RCC_OscConfig+0x504>)
 80015cc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80015d0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015d2:	f7ff fb49 	bl	8000c68 <HAL_GetTick>
 80015d6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80015d8:	e008      	b.n	80015ec <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80015da:	f7ff fb45 	bl	8000c68 <HAL_GetTick>
 80015de:	4602      	mov	r2, r0
 80015e0:	693b      	ldr	r3, [r7, #16]
 80015e2:	1ad3      	subs	r3, r2, r3
 80015e4:	2b02      	cmp	r3, #2
 80015e6:	d901      	bls.n	80015ec <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80015e8:	2303      	movs	r3, #3
 80015ea:	e231      	b.n	8001a50 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80015ec:	4b53      	ldr	r3, [pc, #332]	@ (800173c <HAL_RCC_OscConfig+0x504>)
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d1f0      	bne.n	80015da <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	f003 0308 	and.w	r3, r3, #8
 8001600:	2b00      	cmp	r3, #0
 8001602:	d03c      	beq.n	800167e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	695b      	ldr	r3, [r3, #20]
 8001608:	2b00      	cmp	r3, #0
 800160a:	d01c      	beq.n	8001646 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800160c:	4b4b      	ldr	r3, [pc, #300]	@ (800173c <HAL_RCC_OscConfig+0x504>)
 800160e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001612:	4a4a      	ldr	r2, [pc, #296]	@ (800173c <HAL_RCC_OscConfig+0x504>)
 8001614:	f043 0301 	orr.w	r3, r3, #1
 8001618:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800161c:	f7ff fb24 	bl	8000c68 <HAL_GetTick>
 8001620:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001622:	e008      	b.n	8001636 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001624:	f7ff fb20 	bl	8000c68 <HAL_GetTick>
 8001628:	4602      	mov	r2, r0
 800162a:	693b      	ldr	r3, [r7, #16]
 800162c:	1ad3      	subs	r3, r2, r3
 800162e:	2b02      	cmp	r3, #2
 8001630:	d901      	bls.n	8001636 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001632:	2303      	movs	r3, #3
 8001634:	e20c      	b.n	8001a50 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001636:	4b41      	ldr	r3, [pc, #260]	@ (800173c <HAL_RCC_OscConfig+0x504>)
 8001638:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800163c:	f003 0302 	and.w	r3, r3, #2
 8001640:	2b00      	cmp	r3, #0
 8001642:	d0ef      	beq.n	8001624 <HAL_RCC_OscConfig+0x3ec>
 8001644:	e01b      	b.n	800167e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001646:	4b3d      	ldr	r3, [pc, #244]	@ (800173c <HAL_RCC_OscConfig+0x504>)
 8001648:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800164c:	4a3b      	ldr	r2, [pc, #236]	@ (800173c <HAL_RCC_OscConfig+0x504>)
 800164e:	f023 0301 	bic.w	r3, r3, #1
 8001652:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001656:	f7ff fb07 	bl	8000c68 <HAL_GetTick>
 800165a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800165c:	e008      	b.n	8001670 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800165e:	f7ff fb03 	bl	8000c68 <HAL_GetTick>
 8001662:	4602      	mov	r2, r0
 8001664:	693b      	ldr	r3, [r7, #16]
 8001666:	1ad3      	subs	r3, r2, r3
 8001668:	2b02      	cmp	r3, #2
 800166a:	d901      	bls.n	8001670 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800166c:	2303      	movs	r3, #3
 800166e:	e1ef      	b.n	8001a50 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001670:	4b32      	ldr	r3, [pc, #200]	@ (800173c <HAL_RCC_OscConfig+0x504>)
 8001672:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001676:	f003 0302 	and.w	r3, r3, #2
 800167a:	2b00      	cmp	r3, #0
 800167c:	d1ef      	bne.n	800165e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	f003 0304 	and.w	r3, r3, #4
 8001686:	2b00      	cmp	r3, #0
 8001688:	f000 80a6 	beq.w	80017d8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800168c:	2300      	movs	r3, #0
 800168e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001690:	4b2a      	ldr	r3, [pc, #168]	@ (800173c <HAL_RCC_OscConfig+0x504>)
 8001692:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001694:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001698:	2b00      	cmp	r3, #0
 800169a:	d10d      	bne.n	80016b8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800169c:	4b27      	ldr	r3, [pc, #156]	@ (800173c <HAL_RCC_OscConfig+0x504>)
 800169e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016a0:	4a26      	ldr	r2, [pc, #152]	@ (800173c <HAL_RCC_OscConfig+0x504>)
 80016a2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80016a6:	6593      	str	r3, [r2, #88]	@ 0x58
 80016a8:	4b24      	ldr	r3, [pc, #144]	@ (800173c <HAL_RCC_OscConfig+0x504>)
 80016aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016b0:	60bb      	str	r3, [r7, #8]
 80016b2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80016b4:	2301      	movs	r3, #1
 80016b6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80016b8:	4b21      	ldr	r3, [pc, #132]	@ (8001740 <HAL_RCC_OscConfig+0x508>)
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d118      	bne.n	80016f6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80016c4:	4b1e      	ldr	r3, [pc, #120]	@ (8001740 <HAL_RCC_OscConfig+0x508>)
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	4a1d      	ldr	r2, [pc, #116]	@ (8001740 <HAL_RCC_OscConfig+0x508>)
 80016ca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80016ce:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80016d0:	f7ff faca 	bl	8000c68 <HAL_GetTick>
 80016d4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80016d6:	e008      	b.n	80016ea <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80016d8:	f7ff fac6 	bl	8000c68 <HAL_GetTick>
 80016dc:	4602      	mov	r2, r0
 80016de:	693b      	ldr	r3, [r7, #16]
 80016e0:	1ad3      	subs	r3, r2, r3
 80016e2:	2b02      	cmp	r3, #2
 80016e4:	d901      	bls.n	80016ea <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80016e6:	2303      	movs	r3, #3
 80016e8:	e1b2      	b.n	8001a50 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80016ea:	4b15      	ldr	r3, [pc, #84]	@ (8001740 <HAL_RCC_OscConfig+0x508>)
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d0f0      	beq.n	80016d8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	689b      	ldr	r3, [r3, #8]
 80016fa:	2b01      	cmp	r3, #1
 80016fc:	d108      	bne.n	8001710 <HAL_RCC_OscConfig+0x4d8>
 80016fe:	4b0f      	ldr	r3, [pc, #60]	@ (800173c <HAL_RCC_OscConfig+0x504>)
 8001700:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001704:	4a0d      	ldr	r2, [pc, #52]	@ (800173c <HAL_RCC_OscConfig+0x504>)
 8001706:	f043 0301 	orr.w	r3, r3, #1
 800170a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800170e:	e029      	b.n	8001764 <HAL_RCC_OscConfig+0x52c>
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	689b      	ldr	r3, [r3, #8]
 8001714:	2b05      	cmp	r3, #5
 8001716:	d115      	bne.n	8001744 <HAL_RCC_OscConfig+0x50c>
 8001718:	4b08      	ldr	r3, [pc, #32]	@ (800173c <HAL_RCC_OscConfig+0x504>)
 800171a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800171e:	4a07      	ldr	r2, [pc, #28]	@ (800173c <HAL_RCC_OscConfig+0x504>)
 8001720:	f043 0304 	orr.w	r3, r3, #4
 8001724:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001728:	4b04      	ldr	r3, [pc, #16]	@ (800173c <HAL_RCC_OscConfig+0x504>)
 800172a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800172e:	4a03      	ldr	r2, [pc, #12]	@ (800173c <HAL_RCC_OscConfig+0x504>)
 8001730:	f043 0301 	orr.w	r3, r3, #1
 8001734:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001738:	e014      	b.n	8001764 <HAL_RCC_OscConfig+0x52c>
 800173a:	bf00      	nop
 800173c:	40021000 	.word	0x40021000
 8001740:	40007000 	.word	0x40007000
 8001744:	4b9a      	ldr	r3, [pc, #616]	@ (80019b0 <HAL_RCC_OscConfig+0x778>)
 8001746:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800174a:	4a99      	ldr	r2, [pc, #612]	@ (80019b0 <HAL_RCC_OscConfig+0x778>)
 800174c:	f023 0301 	bic.w	r3, r3, #1
 8001750:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001754:	4b96      	ldr	r3, [pc, #600]	@ (80019b0 <HAL_RCC_OscConfig+0x778>)
 8001756:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800175a:	4a95      	ldr	r2, [pc, #596]	@ (80019b0 <HAL_RCC_OscConfig+0x778>)
 800175c:	f023 0304 	bic.w	r3, r3, #4
 8001760:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	689b      	ldr	r3, [r3, #8]
 8001768:	2b00      	cmp	r3, #0
 800176a:	d016      	beq.n	800179a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800176c:	f7ff fa7c 	bl	8000c68 <HAL_GetTick>
 8001770:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001772:	e00a      	b.n	800178a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001774:	f7ff fa78 	bl	8000c68 <HAL_GetTick>
 8001778:	4602      	mov	r2, r0
 800177a:	693b      	ldr	r3, [r7, #16]
 800177c:	1ad3      	subs	r3, r2, r3
 800177e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001782:	4293      	cmp	r3, r2
 8001784:	d901      	bls.n	800178a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8001786:	2303      	movs	r3, #3
 8001788:	e162      	b.n	8001a50 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800178a:	4b89      	ldr	r3, [pc, #548]	@ (80019b0 <HAL_RCC_OscConfig+0x778>)
 800178c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001790:	f003 0302 	and.w	r3, r3, #2
 8001794:	2b00      	cmp	r3, #0
 8001796:	d0ed      	beq.n	8001774 <HAL_RCC_OscConfig+0x53c>
 8001798:	e015      	b.n	80017c6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800179a:	f7ff fa65 	bl	8000c68 <HAL_GetTick>
 800179e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80017a0:	e00a      	b.n	80017b8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80017a2:	f7ff fa61 	bl	8000c68 <HAL_GetTick>
 80017a6:	4602      	mov	r2, r0
 80017a8:	693b      	ldr	r3, [r7, #16]
 80017aa:	1ad3      	subs	r3, r2, r3
 80017ac:	f241 3288 	movw	r2, #5000	@ 0x1388
 80017b0:	4293      	cmp	r3, r2
 80017b2:	d901      	bls.n	80017b8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80017b4:	2303      	movs	r3, #3
 80017b6:	e14b      	b.n	8001a50 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80017b8:	4b7d      	ldr	r3, [pc, #500]	@ (80019b0 <HAL_RCC_OscConfig+0x778>)
 80017ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80017be:	f003 0302 	and.w	r3, r3, #2
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d1ed      	bne.n	80017a2 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80017c6:	7ffb      	ldrb	r3, [r7, #31]
 80017c8:	2b01      	cmp	r3, #1
 80017ca:	d105      	bne.n	80017d8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80017cc:	4b78      	ldr	r3, [pc, #480]	@ (80019b0 <HAL_RCC_OscConfig+0x778>)
 80017ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017d0:	4a77      	ldr	r2, [pc, #476]	@ (80019b0 <HAL_RCC_OscConfig+0x778>)
 80017d2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80017d6:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	f003 0320 	and.w	r3, r3, #32
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d03c      	beq.n	800185e <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d01c      	beq.n	8001826 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80017ec:	4b70      	ldr	r3, [pc, #448]	@ (80019b0 <HAL_RCC_OscConfig+0x778>)
 80017ee:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80017f2:	4a6f      	ldr	r2, [pc, #444]	@ (80019b0 <HAL_RCC_OscConfig+0x778>)
 80017f4:	f043 0301 	orr.w	r3, r3, #1
 80017f8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80017fc:	f7ff fa34 	bl	8000c68 <HAL_GetTick>
 8001800:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001802:	e008      	b.n	8001816 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001804:	f7ff fa30 	bl	8000c68 <HAL_GetTick>
 8001808:	4602      	mov	r2, r0
 800180a:	693b      	ldr	r3, [r7, #16]
 800180c:	1ad3      	subs	r3, r2, r3
 800180e:	2b02      	cmp	r3, #2
 8001810:	d901      	bls.n	8001816 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8001812:	2303      	movs	r3, #3
 8001814:	e11c      	b.n	8001a50 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001816:	4b66      	ldr	r3, [pc, #408]	@ (80019b0 <HAL_RCC_OscConfig+0x778>)
 8001818:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800181c:	f003 0302 	and.w	r3, r3, #2
 8001820:	2b00      	cmp	r3, #0
 8001822:	d0ef      	beq.n	8001804 <HAL_RCC_OscConfig+0x5cc>
 8001824:	e01b      	b.n	800185e <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001826:	4b62      	ldr	r3, [pc, #392]	@ (80019b0 <HAL_RCC_OscConfig+0x778>)
 8001828:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800182c:	4a60      	ldr	r2, [pc, #384]	@ (80019b0 <HAL_RCC_OscConfig+0x778>)
 800182e:	f023 0301 	bic.w	r3, r3, #1
 8001832:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001836:	f7ff fa17 	bl	8000c68 <HAL_GetTick>
 800183a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800183c:	e008      	b.n	8001850 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800183e:	f7ff fa13 	bl	8000c68 <HAL_GetTick>
 8001842:	4602      	mov	r2, r0
 8001844:	693b      	ldr	r3, [r7, #16]
 8001846:	1ad3      	subs	r3, r2, r3
 8001848:	2b02      	cmp	r3, #2
 800184a:	d901      	bls.n	8001850 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 800184c:	2303      	movs	r3, #3
 800184e:	e0ff      	b.n	8001a50 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001850:	4b57      	ldr	r3, [pc, #348]	@ (80019b0 <HAL_RCC_OscConfig+0x778>)
 8001852:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001856:	f003 0302 	and.w	r3, r3, #2
 800185a:	2b00      	cmp	r3, #0
 800185c:	d1ef      	bne.n	800183e <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001862:	2b00      	cmp	r3, #0
 8001864:	f000 80f3 	beq.w	8001a4e <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800186c:	2b02      	cmp	r3, #2
 800186e:	f040 80c9 	bne.w	8001a04 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001872:	4b4f      	ldr	r3, [pc, #316]	@ (80019b0 <HAL_RCC_OscConfig+0x778>)
 8001874:	68db      	ldr	r3, [r3, #12]
 8001876:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001878:	697b      	ldr	r3, [r7, #20]
 800187a:	f003 0203 	and.w	r2, r3, #3
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001882:	429a      	cmp	r2, r3
 8001884:	d12c      	bne.n	80018e0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001886:	697b      	ldr	r3, [r7, #20]
 8001888:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001890:	3b01      	subs	r3, #1
 8001892:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001894:	429a      	cmp	r2, r3
 8001896:	d123      	bne.n	80018e0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001898:	697b      	ldr	r3, [r7, #20]
 800189a:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80018a2:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80018a4:	429a      	cmp	r2, r3
 80018a6:	d11b      	bne.n	80018e0 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80018a8:	697b      	ldr	r3, [r7, #20]
 80018aa:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80018b2:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80018b4:	429a      	cmp	r2, r3
 80018b6:	d113      	bne.n	80018e0 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80018b8:	697b      	ldr	r3, [r7, #20]
 80018ba:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80018c2:	085b      	lsrs	r3, r3, #1
 80018c4:	3b01      	subs	r3, #1
 80018c6:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80018c8:	429a      	cmp	r2, r3
 80018ca:	d109      	bne.n	80018e0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80018cc:	697b      	ldr	r3, [r7, #20]
 80018ce:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018d6:	085b      	lsrs	r3, r3, #1
 80018d8:	3b01      	subs	r3, #1
 80018da:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80018dc:	429a      	cmp	r2, r3
 80018de:	d06b      	beq.n	80019b8 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80018e0:	69bb      	ldr	r3, [r7, #24]
 80018e2:	2b0c      	cmp	r3, #12
 80018e4:	d062      	beq.n	80019ac <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80018e6:	4b32      	ldr	r3, [pc, #200]	@ (80019b0 <HAL_RCC_OscConfig+0x778>)
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d001      	beq.n	80018f6 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 80018f2:	2301      	movs	r3, #1
 80018f4:	e0ac      	b.n	8001a50 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80018f6:	4b2e      	ldr	r3, [pc, #184]	@ (80019b0 <HAL_RCC_OscConfig+0x778>)
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	4a2d      	ldr	r2, [pc, #180]	@ (80019b0 <HAL_RCC_OscConfig+0x778>)
 80018fc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001900:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001902:	f7ff f9b1 	bl	8000c68 <HAL_GetTick>
 8001906:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001908:	e008      	b.n	800191c <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800190a:	f7ff f9ad 	bl	8000c68 <HAL_GetTick>
 800190e:	4602      	mov	r2, r0
 8001910:	693b      	ldr	r3, [r7, #16]
 8001912:	1ad3      	subs	r3, r2, r3
 8001914:	2b02      	cmp	r3, #2
 8001916:	d901      	bls.n	800191c <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8001918:	2303      	movs	r3, #3
 800191a:	e099      	b.n	8001a50 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800191c:	4b24      	ldr	r3, [pc, #144]	@ (80019b0 <HAL_RCC_OscConfig+0x778>)
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001924:	2b00      	cmp	r3, #0
 8001926:	d1f0      	bne.n	800190a <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001928:	4b21      	ldr	r3, [pc, #132]	@ (80019b0 <HAL_RCC_OscConfig+0x778>)
 800192a:	68da      	ldr	r2, [r3, #12]
 800192c:	4b21      	ldr	r3, [pc, #132]	@ (80019b4 <HAL_RCC_OscConfig+0x77c>)
 800192e:	4013      	ands	r3, r2
 8001930:	687a      	ldr	r2, [r7, #4]
 8001932:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8001934:	687a      	ldr	r2, [r7, #4]
 8001936:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001938:	3a01      	subs	r2, #1
 800193a:	0112      	lsls	r2, r2, #4
 800193c:	4311      	orrs	r1, r2
 800193e:	687a      	ldr	r2, [r7, #4]
 8001940:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001942:	0212      	lsls	r2, r2, #8
 8001944:	4311      	orrs	r1, r2
 8001946:	687a      	ldr	r2, [r7, #4]
 8001948:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800194a:	0852      	lsrs	r2, r2, #1
 800194c:	3a01      	subs	r2, #1
 800194e:	0552      	lsls	r2, r2, #21
 8001950:	4311      	orrs	r1, r2
 8001952:	687a      	ldr	r2, [r7, #4]
 8001954:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001956:	0852      	lsrs	r2, r2, #1
 8001958:	3a01      	subs	r2, #1
 800195a:	0652      	lsls	r2, r2, #25
 800195c:	4311      	orrs	r1, r2
 800195e:	687a      	ldr	r2, [r7, #4]
 8001960:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001962:	06d2      	lsls	r2, r2, #27
 8001964:	430a      	orrs	r2, r1
 8001966:	4912      	ldr	r1, [pc, #72]	@ (80019b0 <HAL_RCC_OscConfig+0x778>)
 8001968:	4313      	orrs	r3, r2
 800196a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800196c:	4b10      	ldr	r3, [pc, #64]	@ (80019b0 <HAL_RCC_OscConfig+0x778>)
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	4a0f      	ldr	r2, [pc, #60]	@ (80019b0 <HAL_RCC_OscConfig+0x778>)
 8001972:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001976:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001978:	4b0d      	ldr	r3, [pc, #52]	@ (80019b0 <HAL_RCC_OscConfig+0x778>)
 800197a:	68db      	ldr	r3, [r3, #12]
 800197c:	4a0c      	ldr	r2, [pc, #48]	@ (80019b0 <HAL_RCC_OscConfig+0x778>)
 800197e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001982:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001984:	f7ff f970 	bl	8000c68 <HAL_GetTick>
 8001988:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800198a:	e008      	b.n	800199e <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800198c:	f7ff f96c 	bl	8000c68 <HAL_GetTick>
 8001990:	4602      	mov	r2, r0
 8001992:	693b      	ldr	r3, [r7, #16]
 8001994:	1ad3      	subs	r3, r2, r3
 8001996:	2b02      	cmp	r3, #2
 8001998:	d901      	bls.n	800199e <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 800199a:	2303      	movs	r3, #3
 800199c:	e058      	b.n	8001a50 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800199e:	4b04      	ldr	r3, [pc, #16]	@ (80019b0 <HAL_RCC_OscConfig+0x778>)
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d0f0      	beq.n	800198c <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80019aa:	e050      	b.n	8001a4e <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80019ac:	2301      	movs	r3, #1
 80019ae:	e04f      	b.n	8001a50 <HAL_RCC_OscConfig+0x818>
 80019b0:	40021000 	.word	0x40021000
 80019b4:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80019b8:	4b27      	ldr	r3, [pc, #156]	@ (8001a58 <HAL_RCC_OscConfig+0x820>)
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d144      	bne.n	8001a4e <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80019c4:	4b24      	ldr	r3, [pc, #144]	@ (8001a58 <HAL_RCC_OscConfig+0x820>)
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	4a23      	ldr	r2, [pc, #140]	@ (8001a58 <HAL_RCC_OscConfig+0x820>)
 80019ca:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80019ce:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80019d0:	4b21      	ldr	r3, [pc, #132]	@ (8001a58 <HAL_RCC_OscConfig+0x820>)
 80019d2:	68db      	ldr	r3, [r3, #12]
 80019d4:	4a20      	ldr	r2, [pc, #128]	@ (8001a58 <HAL_RCC_OscConfig+0x820>)
 80019d6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80019da:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80019dc:	f7ff f944 	bl	8000c68 <HAL_GetTick>
 80019e0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80019e2:	e008      	b.n	80019f6 <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80019e4:	f7ff f940 	bl	8000c68 <HAL_GetTick>
 80019e8:	4602      	mov	r2, r0
 80019ea:	693b      	ldr	r3, [r7, #16]
 80019ec:	1ad3      	subs	r3, r2, r3
 80019ee:	2b02      	cmp	r3, #2
 80019f0:	d901      	bls.n	80019f6 <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 80019f2:	2303      	movs	r3, #3
 80019f4:	e02c      	b.n	8001a50 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80019f6:	4b18      	ldr	r3, [pc, #96]	@ (8001a58 <HAL_RCC_OscConfig+0x820>)
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d0f0      	beq.n	80019e4 <HAL_RCC_OscConfig+0x7ac>
 8001a02:	e024      	b.n	8001a4e <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001a04:	69bb      	ldr	r3, [r7, #24]
 8001a06:	2b0c      	cmp	r3, #12
 8001a08:	d01f      	beq.n	8001a4a <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a0a:	4b13      	ldr	r3, [pc, #76]	@ (8001a58 <HAL_RCC_OscConfig+0x820>)
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	4a12      	ldr	r2, [pc, #72]	@ (8001a58 <HAL_RCC_OscConfig+0x820>)
 8001a10:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001a14:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a16:	f7ff f927 	bl	8000c68 <HAL_GetTick>
 8001a1a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001a1c:	e008      	b.n	8001a30 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a1e:	f7ff f923 	bl	8000c68 <HAL_GetTick>
 8001a22:	4602      	mov	r2, r0
 8001a24:	693b      	ldr	r3, [r7, #16]
 8001a26:	1ad3      	subs	r3, r2, r3
 8001a28:	2b02      	cmp	r3, #2
 8001a2a:	d901      	bls.n	8001a30 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8001a2c:	2303      	movs	r3, #3
 8001a2e:	e00f      	b.n	8001a50 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001a30:	4b09      	ldr	r3, [pc, #36]	@ (8001a58 <HAL_RCC_OscConfig+0x820>)
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d1f0      	bne.n	8001a1e <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8001a3c:	4b06      	ldr	r3, [pc, #24]	@ (8001a58 <HAL_RCC_OscConfig+0x820>)
 8001a3e:	68da      	ldr	r2, [r3, #12]
 8001a40:	4905      	ldr	r1, [pc, #20]	@ (8001a58 <HAL_RCC_OscConfig+0x820>)
 8001a42:	4b06      	ldr	r3, [pc, #24]	@ (8001a5c <HAL_RCC_OscConfig+0x824>)
 8001a44:	4013      	ands	r3, r2
 8001a46:	60cb      	str	r3, [r1, #12]
 8001a48:	e001      	b.n	8001a4e <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001a4a:	2301      	movs	r3, #1
 8001a4c:	e000      	b.n	8001a50 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8001a4e:	2300      	movs	r3, #0
}
 8001a50:	4618      	mov	r0, r3
 8001a52:	3720      	adds	r7, #32
 8001a54:	46bd      	mov	sp, r7
 8001a56:	bd80      	pop	{r7, pc}
 8001a58:	40021000 	.word	0x40021000
 8001a5c:	feeefffc 	.word	0xfeeefffc

08001a60 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b084      	sub	sp, #16
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	6078      	str	r0, [r7, #4]
 8001a68:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d101      	bne.n	8001a74 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001a70:	2301      	movs	r3, #1
 8001a72:	e0e7      	b.n	8001c44 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001a74:	4b75      	ldr	r3, [pc, #468]	@ (8001c4c <HAL_RCC_ClockConfig+0x1ec>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	f003 0307 	and.w	r3, r3, #7
 8001a7c:	683a      	ldr	r2, [r7, #0]
 8001a7e:	429a      	cmp	r2, r3
 8001a80:	d910      	bls.n	8001aa4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a82:	4b72      	ldr	r3, [pc, #456]	@ (8001c4c <HAL_RCC_ClockConfig+0x1ec>)
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	f023 0207 	bic.w	r2, r3, #7
 8001a8a:	4970      	ldr	r1, [pc, #448]	@ (8001c4c <HAL_RCC_ClockConfig+0x1ec>)
 8001a8c:	683b      	ldr	r3, [r7, #0]
 8001a8e:	4313      	orrs	r3, r2
 8001a90:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a92:	4b6e      	ldr	r3, [pc, #440]	@ (8001c4c <HAL_RCC_ClockConfig+0x1ec>)
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	f003 0307 	and.w	r3, r3, #7
 8001a9a:	683a      	ldr	r2, [r7, #0]
 8001a9c:	429a      	cmp	r2, r3
 8001a9e:	d001      	beq.n	8001aa4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001aa0:	2301      	movs	r3, #1
 8001aa2:	e0cf      	b.n	8001c44 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	f003 0302 	and.w	r3, r3, #2
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d010      	beq.n	8001ad2 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	689a      	ldr	r2, [r3, #8]
 8001ab4:	4b66      	ldr	r3, [pc, #408]	@ (8001c50 <HAL_RCC_ClockConfig+0x1f0>)
 8001ab6:	689b      	ldr	r3, [r3, #8]
 8001ab8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001abc:	429a      	cmp	r2, r3
 8001abe:	d908      	bls.n	8001ad2 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ac0:	4b63      	ldr	r3, [pc, #396]	@ (8001c50 <HAL_RCC_ClockConfig+0x1f0>)
 8001ac2:	689b      	ldr	r3, [r3, #8]
 8001ac4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	689b      	ldr	r3, [r3, #8]
 8001acc:	4960      	ldr	r1, [pc, #384]	@ (8001c50 <HAL_RCC_ClockConfig+0x1f0>)
 8001ace:	4313      	orrs	r3, r2
 8001ad0:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	f003 0301 	and.w	r3, r3, #1
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d04c      	beq.n	8001b78 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	685b      	ldr	r3, [r3, #4]
 8001ae2:	2b03      	cmp	r3, #3
 8001ae4:	d107      	bne.n	8001af6 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001ae6:	4b5a      	ldr	r3, [pc, #360]	@ (8001c50 <HAL_RCC_ClockConfig+0x1f0>)
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d121      	bne.n	8001b36 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8001af2:	2301      	movs	r3, #1
 8001af4:	e0a6      	b.n	8001c44 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	685b      	ldr	r3, [r3, #4]
 8001afa:	2b02      	cmp	r3, #2
 8001afc:	d107      	bne.n	8001b0e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001afe:	4b54      	ldr	r3, [pc, #336]	@ (8001c50 <HAL_RCC_ClockConfig+0x1f0>)
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d115      	bne.n	8001b36 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001b0a:	2301      	movs	r3, #1
 8001b0c:	e09a      	b.n	8001c44 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	685b      	ldr	r3, [r3, #4]
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d107      	bne.n	8001b26 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001b16:	4b4e      	ldr	r3, [pc, #312]	@ (8001c50 <HAL_RCC_ClockConfig+0x1f0>)
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	f003 0302 	and.w	r3, r3, #2
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d109      	bne.n	8001b36 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001b22:	2301      	movs	r3, #1
 8001b24:	e08e      	b.n	8001c44 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001b26:	4b4a      	ldr	r3, [pc, #296]	@ (8001c50 <HAL_RCC_ClockConfig+0x1f0>)
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d101      	bne.n	8001b36 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001b32:	2301      	movs	r3, #1
 8001b34:	e086      	b.n	8001c44 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001b36:	4b46      	ldr	r3, [pc, #280]	@ (8001c50 <HAL_RCC_ClockConfig+0x1f0>)
 8001b38:	689b      	ldr	r3, [r3, #8]
 8001b3a:	f023 0203 	bic.w	r2, r3, #3
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	685b      	ldr	r3, [r3, #4]
 8001b42:	4943      	ldr	r1, [pc, #268]	@ (8001c50 <HAL_RCC_ClockConfig+0x1f0>)
 8001b44:	4313      	orrs	r3, r2
 8001b46:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001b48:	f7ff f88e 	bl	8000c68 <HAL_GetTick>
 8001b4c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b4e:	e00a      	b.n	8001b66 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b50:	f7ff f88a 	bl	8000c68 <HAL_GetTick>
 8001b54:	4602      	mov	r2, r0
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	1ad3      	subs	r3, r2, r3
 8001b5a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b5e:	4293      	cmp	r3, r2
 8001b60:	d901      	bls.n	8001b66 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8001b62:	2303      	movs	r3, #3
 8001b64:	e06e      	b.n	8001c44 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b66:	4b3a      	ldr	r3, [pc, #232]	@ (8001c50 <HAL_RCC_ClockConfig+0x1f0>)
 8001b68:	689b      	ldr	r3, [r3, #8]
 8001b6a:	f003 020c 	and.w	r2, r3, #12
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	685b      	ldr	r3, [r3, #4]
 8001b72:	009b      	lsls	r3, r3, #2
 8001b74:	429a      	cmp	r2, r3
 8001b76:	d1eb      	bne.n	8001b50 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	f003 0302 	and.w	r3, r3, #2
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d010      	beq.n	8001ba6 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	689a      	ldr	r2, [r3, #8]
 8001b88:	4b31      	ldr	r3, [pc, #196]	@ (8001c50 <HAL_RCC_ClockConfig+0x1f0>)
 8001b8a:	689b      	ldr	r3, [r3, #8]
 8001b8c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001b90:	429a      	cmp	r2, r3
 8001b92:	d208      	bcs.n	8001ba6 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b94:	4b2e      	ldr	r3, [pc, #184]	@ (8001c50 <HAL_RCC_ClockConfig+0x1f0>)
 8001b96:	689b      	ldr	r3, [r3, #8]
 8001b98:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	689b      	ldr	r3, [r3, #8]
 8001ba0:	492b      	ldr	r1, [pc, #172]	@ (8001c50 <HAL_RCC_ClockConfig+0x1f0>)
 8001ba2:	4313      	orrs	r3, r2
 8001ba4:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001ba6:	4b29      	ldr	r3, [pc, #164]	@ (8001c4c <HAL_RCC_ClockConfig+0x1ec>)
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	f003 0307 	and.w	r3, r3, #7
 8001bae:	683a      	ldr	r2, [r7, #0]
 8001bb0:	429a      	cmp	r2, r3
 8001bb2:	d210      	bcs.n	8001bd6 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001bb4:	4b25      	ldr	r3, [pc, #148]	@ (8001c4c <HAL_RCC_ClockConfig+0x1ec>)
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	f023 0207 	bic.w	r2, r3, #7
 8001bbc:	4923      	ldr	r1, [pc, #140]	@ (8001c4c <HAL_RCC_ClockConfig+0x1ec>)
 8001bbe:	683b      	ldr	r3, [r7, #0]
 8001bc0:	4313      	orrs	r3, r2
 8001bc2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001bc4:	4b21      	ldr	r3, [pc, #132]	@ (8001c4c <HAL_RCC_ClockConfig+0x1ec>)
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	f003 0307 	and.w	r3, r3, #7
 8001bcc:	683a      	ldr	r2, [r7, #0]
 8001bce:	429a      	cmp	r2, r3
 8001bd0:	d001      	beq.n	8001bd6 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8001bd2:	2301      	movs	r3, #1
 8001bd4:	e036      	b.n	8001c44 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	f003 0304 	and.w	r3, r3, #4
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d008      	beq.n	8001bf4 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001be2:	4b1b      	ldr	r3, [pc, #108]	@ (8001c50 <HAL_RCC_ClockConfig+0x1f0>)
 8001be4:	689b      	ldr	r3, [r3, #8]
 8001be6:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	68db      	ldr	r3, [r3, #12]
 8001bee:	4918      	ldr	r1, [pc, #96]	@ (8001c50 <HAL_RCC_ClockConfig+0x1f0>)
 8001bf0:	4313      	orrs	r3, r2
 8001bf2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	f003 0308 	and.w	r3, r3, #8
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d009      	beq.n	8001c14 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001c00:	4b13      	ldr	r3, [pc, #76]	@ (8001c50 <HAL_RCC_ClockConfig+0x1f0>)
 8001c02:	689b      	ldr	r3, [r3, #8]
 8001c04:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	691b      	ldr	r3, [r3, #16]
 8001c0c:	00db      	lsls	r3, r3, #3
 8001c0e:	4910      	ldr	r1, [pc, #64]	@ (8001c50 <HAL_RCC_ClockConfig+0x1f0>)
 8001c10:	4313      	orrs	r3, r2
 8001c12:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001c14:	f000 f824 	bl	8001c60 <HAL_RCC_GetSysClockFreq>
 8001c18:	4602      	mov	r2, r0
 8001c1a:	4b0d      	ldr	r3, [pc, #52]	@ (8001c50 <HAL_RCC_ClockConfig+0x1f0>)
 8001c1c:	689b      	ldr	r3, [r3, #8]
 8001c1e:	091b      	lsrs	r3, r3, #4
 8001c20:	f003 030f 	and.w	r3, r3, #15
 8001c24:	490b      	ldr	r1, [pc, #44]	@ (8001c54 <HAL_RCC_ClockConfig+0x1f4>)
 8001c26:	5ccb      	ldrb	r3, [r1, r3]
 8001c28:	f003 031f 	and.w	r3, r3, #31
 8001c2c:	fa22 f303 	lsr.w	r3, r2, r3
 8001c30:	4a09      	ldr	r2, [pc, #36]	@ (8001c58 <HAL_RCC_ClockConfig+0x1f8>)
 8001c32:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001c34:	4b09      	ldr	r3, [pc, #36]	@ (8001c5c <HAL_RCC_ClockConfig+0x1fc>)
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	4618      	mov	r0, r3
 8001c3a:	f7fe ffc5 	bl	8000bc8 <HAL_InitTick>
 8001c3e:	4603      	mov	r3, r0
 8001c40:	72fb      	strb	r3, [r7, #11]

  return status;
 8001c42:	7afb      	ldrb	r3, [r7, #11]
}
 8001c44:	4618      	mov	r0, r3
 8001c46:	3710      	adds	r7, #16
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	bd80      	pop	{r7, pc}
 8001c4c:	40022000 	.word	0x40022000
 8001c50:	40021000 	.word	0x40021000
 8001c54:	080046c4 	.word	0x080046c4
 8001c58:	20000000 	.word	0x20000000
 8001c5c:	20000004 	.word	0x20000004

08001c60 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001c60:	b480      	push	{r7}
 8001c62:	b089      	sub	sp, #36	@ 0x24
 8001c64:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001c66:	2300      	movs	r3, #0
 8001c68:	61fb      	str	r3, [r7, #28]
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001c6e:	4b3e      	ldr	r3, [pc, #248]	@ (8001d68 <HAL_RCC_GetSysClockFreq+0x108>)
 8001c70:	689b      	ldr	r3, [r3, #8]
 8001c72:	f003 030c 	and.w	r3, r3, #12
 8001c76:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001c78:	4b3b      	ldr	r3, [pc, #236]	@ (8001d68 <HAL_RCC_GetSysClockFreq+0x108>)
 8001c7a:	68db      	ldr	r3, [r3, #12]
 8001c7c:	f003 0303 	and.w	r3, r3, #3
 8001c80:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001c82:	693b      	ldr	r3, [r7, #16]
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d005      	beq.n	8001c94 <HAL_RCC_GetSysClockFreq+0x34>
 8001c88:	693b      	ldr	r3, [r7, #16]
 8001c8a:	2b0c      	cmp	r3, #12
 8001c8c:	d121      	bne.n	8001cd2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	2b01      	cmp	r3, #1
 8001c92:	d11e      	bne.n	8001cd2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001c94:	4b34      	ldr	r3, [pc, #208]	@ (8001d68 <HAL_RCC_GetSysClockFreq+0x108>)
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	f003 0308 	and.w	r3, r3, #8
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d107      	bne.n	8001cb0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001ca0:	4b31      	ldr	r3, [pc, #196]	@ (8001d68 <HAL_RCC_GetSysClockFreq+0x108>)
 8001ca2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001ca6:	0a1b      	lsrs	r3, r3, #8
 8001ca8:	f003 030f 	and.w	r3, r3, #15
 8001cac:	61fb      	str	r3, [r7, #28]
 8001cae:	e005      	b.n	8001cbc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001cb0:	4b2d      	ldr	r3, [pc, #180]	@ (8001d68 <HAL_RCC_GetSysClockFreq+0x108>)
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	091b      	lsrs	r3, r3, #4
 8001cb6:	f003 030f 	and.w	r3, r3, #15
 8001cba:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001cbc:	4a2b      	ldr	r2, [pc, #172]	@ (8001d6c <HAL_RCC_GetSysClockFreq+0x10c>)
 8001cbe:	69fb      	ldr	r3, [r7, #28]
 8001cc0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001cc4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001cc6:	693b      	ldr	r3, [r7, #16]
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d10d      	bne.n	8001ce8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001ccc:	69fb      	ldr	r3, [r7, #28]
 8001cce:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001cd0:	e00a      	b.n	8001ce8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001cd2:	693b      	ldr	r3, [r7, #16]
 8001cd4:	2b04      	cmp	r3, #4
 8001cd6:	d102      	bne.n	8001cde <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001cd8:	4b25      	ldr	r3, [pc, #148]	@ (8001d70 <HAL_RCC_GetSysClockFreq+0x110>)
 8001cda:	61bb      	str	r3, [r7, #24]
 8001cdc:	e004      	b.n	8001ce8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001cde:	693b      	ldr	r3, [r7, #16]
 8001ce0:	2b08      	cmp	r3, #8
 8001ce2:	d101      	bne.n	8001ce8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001ce4:	4b23      	ldr	r3, [pc, #140]	@ (8001d74 <HAL_RCC_GetSysClockFreq+0x114>)
 8001ce6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001ce8:	693b      	ldr	r3, [r7, #16]
 8001cea:	2b0c      	cmp	r3, #12
 8001cec:	d134      	bne.n	8001d58 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001cee:	4b1e      	ldr	r3, [pc, #120]	@ (8001d68 <HAL_RCC_GetSysClockFreq+0x108>)
 8001cf0:	68db      	ldr	r3, [r3, #12]
 8001cf2:	f003 0303 	and.w	r3, r3, #3
 8001cf6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001cf8:	68bb      	ldr	r3, [r7, #8]
 8001cfa:	2b02      	cmp	r3, #2
 8001cfc:	d003      	beq.n	8001d06 <HAL_RCC_GetSysClockFreq+0xa6>
 8001cfe:	68bb      	ldr	r3, [r7, #8]
 8001d00:	2b03      	cmp	r3, #3
 8001d02:	d003      	beq.n	8001d0c <HAL_RCC_GetSysClockFreq+0xac>
 8001d04:	e005      	b.n	8001d12 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001d06:	4b1a      	ldr	r3, [pc, #104]	@ (8001d70 <HAL_RCC_GetSysClockFreq+0x110>)
 8001d08:	617b      	str	r3, [r7, #20]
      break;
 8001d0a:	e005      	b.n	8001d18 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001d0c:	4b19      	ldr	r3, [pc, #100]	@ (8001d74 <HAL_RCC_GetSysClockFreq+0x114>)
 8001d0e:	617b      	str	r3, [r7, #20]
      break;
 8001d10:	e002      	b.n	8001d18 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001d12:	69fb      	ldr	r3, [r7, #28]
 8001d14:	617b      	str	r3, [r7, #20]
      break;
 8001d16:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001d18:	4b13      	ldr	r3, [pc, #76]	@ (8001d68 <HAL_RCC_GetSysClockFreq+0x108>)
 8001d1a:	68db      	ldr	r3, [r3, #12]
 8001d1c:	091b      	lsrs	r3, r3, #4
 8001d1e:	f003 0307 	and.w	r3, r3, #7
 8001d22:	3301      	adds	r3, #1
 8001d24:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001d26:	4b10      	ldr	r3, [pc, #64]	@ (8001d68 <HAL_RCC_GetSysClockFreq+0x108>)
 8001d28:	68db      	ldr	r3, [r3, #12]
 8001d2a:	0a1b      	lsrs	r3, r3, #8
 8001d2c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001d30:	697a      	ldr	r2, [r7, #20]
 8001d32:	fb03 f202 	mul.w	r2, r3, r2
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d3c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001d3e:	4b0a      	ldr	r3, [pc, #40]	@ (8001d68 <HAL_RCC_GetSysClockFreq+0x108>)
 8001d40:	68db      	ldr	r3, [r3, #12]
 8001d42:	0e5b      	lsrs	r3, r3, #25
 8001d44:	f003 0303 	and.w	r3, r3, #3
 8001d48:	3301      	adds	r3, #1
 8001d4a:	005b      	lsls	r3, r3, #1
 8001d4c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001d4e:	697a      	ldr	r2, [r7, #20]
 8001d50:	683b      	ldr	r3, [r7, #0]
 8001d52:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d56:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001d58:	69bb      	ldr	r3, [r7, #24]
}
 8001d5a:	4618      	mov	r0, r3
 8001d5c:	3724      	adds	r7, #36	@ 0x24
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d64:	4770      	bx	lr
 8001d66:	bf00      	nop
 8001d68:	40021000 	.word	0x40021000
 8001d6c:	080046dc 	.word	0x080046dc
 8001d70:	00f42400 	.word	0x00f42400
 8001d74:	007a1200 	.word	0x007a1200

08001d78 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001d78:	b480      	push	{r7}
 8001d7a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001d7c:	4b03      	ldr	r3, [pc, #12]	@ (8001d8c <HAL_RCC_GetHCLKFreq+0x14>)
 8001d7e:	681b      	ldr	r3, [r3, #0]
}
 8001d80:	4618      	mov	r0, r3
 8001d82:	46bd      	mov	sp, r7
 8001d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d88:	4770      	bx	lr
 8001d8a:	bf00      	nop
 8001d8c:	20000000 	.word	0x20000000

08001d90 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001d94:	f7ff fff0 	bl	8001d78 <HAL_RCC_GetHCLKFreq>
 8001d98:	4602      	mov	r2, r0
 8001d9a:	4b06      	ldr	r3, [pc, #24]	@ (8001db4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001d9c:	689b      	ldr	r3, [r3, #8]
 8001d9e:	0a1b      	lsrs	r3, r3, #8
 8001da0:	f003 0307 	and.w	r3, r3, #7
 8001da4:	4904      	ldr	r1, [pc, #16]	@ (8001db8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001da6:	5ccb      	ldrb	r3, [r1, r3]
 8001da8:	f003 031f 	and.w	r3, r3, #31
 8001dac:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001db0:	4618      	mov	r0, r3
 8001db2:	bd80      	pop	{r7, pc}
 8001db4:	40021000 	.word	0x40021000
 8001db8:	080046d4 	.word	0x080046d4

08001dbc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001dc0:	f7ff ffda 	bl	8001d78 <HAL_RCC_GetHCLKFreq>
 8001dc4:	4602      	mov	r2, r0
 8001dc6:	4b06      	ldr	r3, [pc, #24]	@ (8001de0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001dc8:	689b      	ldr	r3, [r3, #8]
 8001dca:	0adb      	lsrs	r3, r3, #11
 8001dcc:	f003 0307 	and.w	r3, r3, #7
 8001dd0:	4904      	ldr	r1, [pc, #16]	@ (8001de4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001dd2:	5ccb      	ldrb	r3, [r1, r3]
 8001dd4:	f003 031f 	and.w	r3, r3, #31
 8001dd8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001ddc:	4618      	mov	r0, r3
 8001dde:	bd80      	pop	{r7, pc}
 8001de0:	40021000 	.word	0x40021000
 8001de4:	080046d4 	.word	0x080046d4

08001de8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b086      	sub	sp, #24
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001df0:	2300      	movs	r3, #0
 8001df2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001df4:	4b2a      	ldr	r3, [pc, #168]	@ (8001ea0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001df6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001df8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d003      	beq.n	8001e08 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001e00:	f7ff f9b6 	bl	8001170 <HAL_PWREx_GetVoltageRange>
 8001e04:	6178      	str	r0, [r7, #20]
 8001e06:	e014      	b.n	8001e32 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001e08:	4b25      	ldr	r3, [pc, #148]	@ (8001ea0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001e0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e0c:	4a24      	ldr	r2, [pc, #144]	@ (8001ea0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001e0e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e12:	6593      	str	r3, [r2, #88]	@ 0x58
 8001e14:	4b22      	ldr	r3, [pc, #136]	@ (8001ea0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001e16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e18:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e1c:	60fb      	str	r3, [r7, #12]
 8001e1e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001e20:	f7ff f9a6 	bl	8001170 <HAL_PWREx_GetVoltageRange>
 8001e24:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001e26:	4b1e      	ldr	r3, [pc, #120]	@ (8001ea0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001e28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e2a:	4a1d      	ldr	r2, [pc, #116]	@ (8001ea0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001e2c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001e30:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001e32:	697b      	ldr	r3, [r7, #20]
 8001e34:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001e38:	d10b      	bne.n	8001e52 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	2b80      	cmp	r3, #128	@ 0x80
 8001e3e:	d919      	bls.n	8001e74 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	2ba0      	cmp	r3, #160	@ 0xa0
 8001e44:	d902      	bls.n	8001e4c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001e46:	2302      	movs	r3, #2
 8001e48:	613b      	str	r3, [r7, #16]
 8001e4a:	e013      	b.n	8001e74 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001e4c:	2301      	movs	r3, #1
 8001e4e:	613b      	str	r3, [r7, #16]
 8001e50:	e010      	b.n	8001e74 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	2b80      	cmp	r3, #128	@ 0x80
 8001e56:	d902      	bls.n	8001e5e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001e58:	2303      	movs	r3, #3
 8001e5a:	613b      	str	r3, [r7, #16]
 8001e5c:	e00a      	b.n	8001e74 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	2b80      	cmp	r3, #128	@ 0x80
 8001e62:	d102      	bne.n	8001e6a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001e64:	2302      	movs	r3, #2
 8001e66:	613b      	str	r3, [r7, #16]
 8001e68:	e004      	b.n	8001e74 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	2b70      	cmp	r3, #112	@ 0x70
 8001e6e:	d101      	bne.n	8001e74 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001e70:	2301      	movs	r3, #1
 8001e72:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001e74:	4b0b      	ldr	r3, [pc, #44]	@ (8001ea4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	f023 0207 	bic.w	r2, r3, #7
 8001e7c:	4909      	ldr	r1, [pc, #36]	@ (8001ea4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001e7e:	693b      	ldr	r3, [r7, #16]
 8001e80:	4313      	orrs	r3, r2
 8001e82:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001e84:	4b07      	ldr	r3, [pc, #28]	@ (8001ea4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	f003 0307 	and.w	r3, r3, #7
 8001e8c:	693a      	ldr	r2, [r7, #16]
 8001e8e:	429a      	cmp	r2, r3
 8001e90:	d001      	beq.n	8001e96 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8001e92:	2301      	movs	r3, #1
 8001e94:	e000      	b.n	8001e98 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8001e96:	2300      	movs	r3, #0
}
 8001e98:	4618      	mov	r0, r3
 8001e9a:	3718      	adds	r7, #24
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	bd80      	pop	{r7, pc}
 8001ea0:	40021000 	.word	0x40021000
 8001ea4:	40022000 	.word	0x40022000

08001ea8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b086      	sub	sp, #24
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d031      	beq.n	8001f28 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ec8:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8001ecc:	d01a      	beq.n	8001f04 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8001ece:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8001ed2:	d814      	bhi.n	8001efe <HAL_RCCEx_PeriphCLKConfig+0x56>
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d009      	beq.n	8001eec <HAL_RCCEx_PeriphCLKConfig+0x44>
 8001ed8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8001edc:	d10f      	bne.n	8001efe <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8001ede:	4b5d      	ldr	r3, [pc, #372]	@ (8002054 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001ee0:	68db      	ldr	r3, [r3, #12]
 8001ee2:	4a5c      	ldr	r2, [pc, #368]	@ (8002054 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001ee4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ee8:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001eea:	e00c      	b.n	8001f06 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	3304      	adds	r3, #4
 8001ef0:	2100      	movs	r1, #0
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	f000 f9de 	bl	80022b4 <RCCEx_PLLSAI1_Config>
 8001ef8:	4603      	mov	r3, r0
 8001efa:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001efc:	e003      	b.n	8001f06 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8001efe:	2301      	movs	r3, #1
 8001f00:	74fb      	strb	r3, [r7, #19]
      break;
 8001f02:	e000      	b.n	8001f06 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8001f04:	bf00      	nop
    }

    if(ret == HAL_OK)
 8001f06:	7cfb      	ldrb	r3, [r7, #19]
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d10b      	bne.n	8001f24 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001f0c:	4b51      	ldr	r3, [pc, #324]	@ (8002054 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001f0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001f12:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f1a:	494e      	ldr	r1, [pc, #312]	@ (8002054 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001f1c:	4313      	orrs	r3, r2
 8001f1e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8001f22:	e001      	b.n	8001f28 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001f24:	7cfb      	ldrb	r3, [r7, #19]
 8001f26:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	f000 809e 	beq.w	8002072 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f36:	2300      	movs	r3, #0
 8001f38:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001f3a:	4b46      	ldr	r3, [pc, #280]	@ (8002054 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001f3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f3e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d101      	bne.n	8001f4a <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8001f46:	2301      	movs	r3, #1
 8001f48:	e000      	b.n	8001f4c <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d00d      	beq.n	8001f6c <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f50:	4b40      	ldr	r3, [pc, #256]	@ (8002054 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001f52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f54:	4a3f      	ldr	r2, [pc, #252]	@ (8002054 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001f56:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f5a:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f5c:	4b3d      	ldr	r3, [pc, #244]	@ (8002054 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001f5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f60:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f64:	60bb      	str	r3, [r7, #8]
 8001f66:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001f68:	2301      	movs	r3, #1
 8001f6a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001f6c:	4b3a      	ldr	r3, [pc, #232]	@ (8002058 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	4a39      	ldr	r2, [pc, #228]	@ (8002058 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8001f72:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f76:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001f78:	f7fe fe76 	bl	8000c68 <HAL_GetTick>
 8001f7c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8001f7e:	e009      	b.n	8001f94 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f80:	f7fe fe72 	bl	8000c68 <HAL_GetTick>
 8001f84:	4602      	mov	r2, r0
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	1ad3      	subs	r3, r2, r3
 8001f8a:	2b02      	cmp	r3, #2
 8001f8c:	d902      	bls.n	8001f94 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8001f8e:	2303      	movs	r3, #3
 8001f90:	74fb      	strb	r3, [r7, #19]
        break;
 8001f92:	e005      	b.n	8001fa0 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8001f94:	4b30      	ldr	r3, [pc, #192]	@ (8002058 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d0ef      	beq.n	8001f80 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8001fa0:	7cfb      	ldrb	r3, [r7, #19]
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d15a      	bne.n	800205c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001fa6:	4b2b      	ldr	r3, [pc, #172]	@ (8002054 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001fa8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001fac:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001fb0:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001fb2:	697b      	ldr	r3, [r7, #20]
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d01e      	beq.n	8001ff6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001fbc:	697a      	ldr	r2, [r7, #20]
 8001fbe:	429a      	cmp	r2, r3
 8001fc0:	d019      	beq.n	8001ff6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001fc2:	4b24      	ldr	r3, [pc, #144]	@ (8002054 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001fc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001fc8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001fcc:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8001fce:	4b21      	ldr	r3, [pc, #132]	@ (8002054 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001fd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001fd4:	4a1f      	ldr	r2, [pc, #124]	@ (8002054 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001fd6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001fda:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001fde:	4b1d      	ldr	r3, [pc, #116]	@ (8002054 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001fe0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001fe4:	4a1b      	ldr	r2, [pc, #108]	@ (8002054 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001fe6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001fea:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8001fee:	4a19      	ldr	r2, [pc, #100]	@ (8002054 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001ff0:	697b      	ldr	r3, [r7, #20]
 8001ff2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8001ff6:	697b      	ldr	r3, [r7, #20]
 8001ff8:	f003 0301 	and.w	r3, r3, #1
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d016      	beq.n	800202e <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002000:	f7fe fe32 	bl	8000c68 <HAL_GetTick>
 8002004:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002006:	e00b      	b.n	8002020 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002008:	f7fe fe2e 	bl	8000c68 <HAL_GetTick>
 800200c:	4602      	mov	r2, r0
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	1ad3      	subs	r3, r2, r3
 8002012:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002016:	4293      	cmp	r3, r2
 8002018:	d902      	bls.n	8002020 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 800201a:	2303      	movs	r3, #3
 800201c:	74fb      	strb	r3, [r7, #19]
            break;
 800201e:	e006      	b.n	800202e <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002020:	4b0c      	ldr	r3, [pc, #48]	@ (8002054 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002022:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002026:	f003 0302 	and.w	r3, r3, #2
 800202a:	2b00      	cmp	r3, #0
 800202c:	d0ec      	beq.n	8002008 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 800202e:	7cfb      	ldrb	r3, [r7, #19]
 8002030:	2b00      	cmp	r3, #0
 8002032:	d10b      	bne.n	800204c <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002034:	4b07      	ldr	r3, [pc, #28]	@ (8002054 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002036:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800203a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002042:	4904      	ldr	r1, [pc, #16]	@ (8002054 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002044:	4313      	orrs	r3, r2
 8002046:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800204a:	e009      	b.n	8002060 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800204c:	7cfb      	ldrb	r3, [r7, #19]
 800204e:	74bb      	strb	r3, [r7, #18]
 8002050:	e006      	b.n	8002060 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8002052:	bf00      	nop
 8002054:	40021000 	.word	0x40021000
 8002058:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800205c:	7cfb      	ldrb	r3, [r7, #19]
 800205e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002060:	7c7b      	ldrb	r3, [r7, #17]
 8002062:	2b01      	cmp	r3, #1
 8002064:	d105      	bne.n	8002072 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002066:	4b8a      	ldr	r3, [pc, #552]	@ (8002290 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002068:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800206a:	4a89      	ldr	r2, [pc, #548]	@ (8002290 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800206c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002070:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	f003 0301 	and.w	r3, r3, #1
 800207a:	2b00      	cmp	r3, #0
 800207c:	d00a      	beq.n	8002094 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800207e:	4b84      	ldr	r3, [pc, #528]	@ (8002290 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002080:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002084:	f023 0203 	bic.w	r2, r3, #3
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	6a1b      	ldr	r3, [r3, #32]
 800208c:	4980      	ldr	r1, [pc, #512]	@ (8002290 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800208e:	4313      	orrs	r3, r2
 8002090:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	f003 0302 	and.w	r3, r3, #2
 800209c:	2b00      	cmp	r3, #0
 800209e:	d00a      	beq.n	80020b6 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80020a0:	4b7b      	ldr	r3, [pc, #492]	@ (8002290 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80020a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80020a6:	f023 020c 	bic.w	r2, r3, #12
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020ae:	4978      	ldr	r1, [pc, #480]	@ (8002290 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80020b0:	4313      	orrs	r3, r2
 80020b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	f003 0320 	and.w	r3, r3, #32
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d00a      	beq.n	80020d8 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80020c2:	4b73      	ldr	r3, [pc, #460]	@ (8002290 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80020c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80020c8:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020d0:	496f      	ldr	r1, [pc, #444]	@ (8002290 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80020d2:	4313      	orrs	r3, r2
 80020d4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d00a      	beq.n	80020fa <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80020e4:	4b6a      	ldr	r3, [pc, #424]	@ (8002290 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80020e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80020ea:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80020f2:	4967      	ldr	r1, [pc, #412]	@ (8002290 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80020f4:	4313      	orrs	r3, r2
 80020f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002102:	2b00      	cmp	r3, #0
 8002104:	d00a      	beq.n	800211c <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002106:	4b62      	ldr	r3, [pc, #392]	@ (8002290 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002108:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800210c:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002114:	495e      	ldr	r1, [pc, #376]	@ (8002290 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002116:	4313      	orrs	r3, r2
 8002118:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002124:	2b00      	cmp	r3, #0
 8002126:	d00a      	beq.n	800213e <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002128:	4b59      	ldr	r3, [pc, #356]	@ (8002290 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800212a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800212e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002136:	4956      	ldr	r1, [pc, #344]	@ (8002290 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002138:	4313      	orrs	r3, r2
 800213a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002146:	2b00      	cmp	r3, #0
 8002148:	d00a      	beq.n	8002160 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800214a:	4b51      	ldr	r3, [pc, #324]	@ (8002290 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800214c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002150:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002158:	494d      	ldr	r1, [pc, #308]	@ (8002290 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800215a:	4313      	orrs	r3, r2
 800215c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002168:	2b00      	cmp	r3, #0
 800216a:	d028      	beq.n	80021be <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800216c:	4b48      	ldr	r3, [pc, #288]	@ (8002290 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800216e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002172:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800217a:	4945      	ldr	r1, [pc, #276]	@ (8002290 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800217c:	4313      	orrs	r3, r2
 800217e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002186:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800218a:	d106      	bne.n	800219a <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800218c:	4b40      	ldr	r3, [pc, #256]	@ (8002290 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800218e:	68db      	ldr	r3, [r3, #12]
 8002190:	4a3f      	ldr	r2, [pc, #252]	@ (8002290 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002192:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002196:	60d3      	str	r3, [r2, #12]
 8002198:	e011      	b.n	80021be <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800219e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80021a2:	d10c      	bne.n	80021be <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	3304      	adds	r3, #4
 80021a8:	2101      	movs	r1, #1
 80021aa:	4618      	mov	r0, r3
 80021ac:	f000 f882 	bl	80022b4 <RCCEx_PLLSAI1_Config>
 80021b0:	4603      	mov	r3, r0
 80021b2:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80021b4:	7cfb      	ldrb	r3, [r7, #19]
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d001      	beq.n	80021be <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 80021ba:	7cfb      	ldrb	r3, [r7, #19]
 80021bc:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d028      	beq.n	800221c <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80021ca:	4b31      	ldr	r3, [pc, #196]	@ (8002290 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80021cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021d0:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021d8:	492d      	ldr	r1, [pc, #180]	@ (8002290 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80021da:	4313      	orrs	r3, r2
 80021dc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021e4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80021e8:	d106      	bne.n	80021f8 <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80021ea:	4b29      	ldr	r3, [pc, #164]	@ (8002290 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80021ec:	68db      	ldr	r3, [r3, #12]
 80021ee:	4a28      	ldr	r2, [pc, #160]	@ (8002290 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80021f0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80021f4:	60d3      	str	r3, [r2, #12]
 80021f6:	e011      	b.n	800221c <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021fc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002200:	d10c      	bne.n	800221c <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	3304      	adds	r3, #4
 8002206:	2101      	movs	r1, #1
 8002208:	4618      	mov	r0, r3
 800220a:	f000 f853 	bl	80022b4 <RCCEx_PLLSAI1_Config>
 800220e:	4603      	mov	r3, r0
 8002210:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002212:	7cfb      	ldrb	r3, [r7, #19]
 8002214:	2b00      	cmp	r3, #0
 8002216:	d001      	beq.n	800221c <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 8002218:	7cfb      	ldrb	r3, [r7, #19]
 800221a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002224:	2b00      	cmp	r3, #0
 8002226:	d01c      	beq.n	8002262 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002228:	4b19      	ldr	r3, [pc, #100]	@ (8002290 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800222a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800222e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002236:	4916      	ldr	r1, [pc, #88]	@ (8002290 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002238:	4313      	orrs	r3, r2
 800223a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002242:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002246:	d10c      	bne.n	8002262 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	3304      	adds	r3, #4
 800224c:	2102      	movs	r1, #2
 800224e:	4618      	mov	r0, r3
 8002250:	f000 f830 	bl	80022b4 <RCCEx_PLLSAI1_Config>
 8002254:	4603      	mov	r3, r0
 8002256:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002258:	7cfb      	ldrb	r3, [r7, #19]
 800225a:	2b00      	cmp	r3, #0
 800225c:	d001      	beq.n	8002262 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 800225e:	7cfb      	ldrb	r3, [r7, #19]
 8002260:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800226a:	2b00      	cmp	r3, #0
 800226c:	d00a      	beq.n	8002284 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800226e:	4b08      	ldr	r3, [pc, #32]	@ (8002290 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002270:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002274:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800227c:	4904      	ldr	r1, [pc, #16]	@ (8002290 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800227e:	4313      	orrs	r3, r2
 8002280:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002284:	7cbb      	ldrb	r3, [r7, #18]
}
 8002286:	4618      	mov	r0, r3
 8002288:	3718      	adds	r7, #24
 800228a:	46bd      	mov	sp, r7
 800228c:	bd80      	pop	{r7, pc}
 800228e:	bf00      	nop
 8002290:	40021000 	.word	0x40021000

08002294 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8002294:	b480      	push	{r7}
 8002296:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8002298:	4b05      	ldr	r3, [pc, #20]	@ (80022b0 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	4a04      	ldr	r2, [pc, #16]	@ (80022b0 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800229e:	f043 0304 	orr.w	r3, r3, #4
 80022a2:	6013      	str	r3, [r2, #0]
}
 80022a4:	bf00      	nop
 80022a6:	46bd      	mov	sp, r7
 80022a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ac:	4770      	bx	lr
 80022ae:	bf00      	nop
 80022b0:	40021000 	.word	0x40021000

080022b4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b084      	sub	sp, #16
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
 80022bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80022be:	2300      	movs	r3, #0
 80022c0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80022c2:	4b74      	ldr	r3, [pc, #464]	@ (8002494 <RCCEx_PLLSAI1_Config+0x1e0>)
 80022c4:	68db      	ldr	r3, [r3, #12]
 80022c6:	f003 0303 	and.w	r3, r3, #3
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d018      	beq.n	8002300 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80022ce:	4b71      	ldr	r3, [pc, #452]	@ (8002494 <RCCEx_PLLSAI1_Config+0x1e0>)
 80022d0:	68db      	ldr	r3, [r3, #12]
 80022d2:	f003 0203 	and.w	r2, r3, #3
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	429a      	cmp	r2, r3
 80022dc:	d10d      	bne.n	80022fa <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
       ||
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d009      	beq.n	80022fa <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80022e6:	4b6b      	ldr	r3, [pc, #428]	@ (8002494 <RCCEx_PLLSAI1_Config+0x1e0>)
 80022e8:	68db      	ldr	r3, [r3, #12]
 80022ea:	091b      	lsrs	r3, r3, #4
 80022ec:	f003 0307 	and.w	r3, r3, #7
 80022f0:	1c5a      	adds	r2, r3, #1
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	685b      	ldr	r3, [r3, #4]
       ||
 80022f6:	429a      	cmp	r2, r3
 80022f8:	d047      	beq.n	800238a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80022fa:	2301      	movs	r3, #1
 80022fc:	73fb      	strb	r3, [r7, #15]
 80022fe:	e044      	b.n	800238a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	2b03      	cmp	r3, #3
 8002306:	d018      	beq.n	800233a <RCCEx_PLLSAI1_Config+0x86>
 8002308:	2b03      	cmp	r3, #3
 800230a:	d825      	bhi.n	8002358 <RCCEx_PLLSAI1_Config+0xa4>
 800230c:	2b01      	cmp	r3, #1
 800230e:	d002      	beq.n	8002316 <RCCEx_PLLSAI1_Config+0x62>
 8002310:	2b02      	cmp	r3, #2
 8002312:	d009      	beq.n	8002328 <RCCEx_PLLSAI1_Config+0x74>
 8002314:	e020      	b.n	8002358 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002316:	4b5f      	ldr	r3, [pc, #380]	@ (8002494 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	f003 0302 	and.w	r3, r3, #2
 800231e:	2b00      	cmp	r3, #0
 8002320:	d11d      	bne.n	800235e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8002322:	2301      	movs	r3, #1
 8002324:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002326:	e01a      	b.n	800235e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002328:	4b5a      	ldr	r3, [pc, #360]	@ (8002494 <RCCEx_PLLSAI1_Config+0x1e0>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002330:	2b00      	cmp	r3, #0
 8002332:	d116      	bne.n	8002362 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002334:	2301      	movs	r3, #1
 8002336:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002338:	e013      	b.n	8002362 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800233a:	4b56      	ldr	r3, [pc, #344]	@ (8002494 <RCCEx_PLLSAI1_Config+0x1e0>)
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002342:	2b00      	cmp	r3, #0
 8002344:	d10f      	bne.n	8002366 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002346:	4b53      	ldr	r3, [pc, #332]	@ (8002494 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800234e:	2b00      	cmp	r3, #0
 8002350:	d109      	bne.n	8002366 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8002352:	2301      	movs	r3, #1
 8002354:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002356:	e006      	b.n	8002366 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002358:	2301      	movs	r3, #1
 800235a:	73fb      	strb	r3, [r7, #15]
      break;
 800235c:	e004      	b.n	8002368 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800235e:	bf00      	nop
 8002360:	e002      	b.n	8002368 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002362:	bf00      	nop
 8002364:	e000      	b.n	8002368 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002366:	bf00      	nop
    }

    if(status == HAL_OK)
 8002368:	7bfb      	ldrb	r3, [r7, #15]
 800236a:	2b00      	cmp	r3, #0
 800236c:	d10d      	bne.n	800238a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800236e:	4b49      	ldr	r3, [pc, #292]	@ (8002494 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002370:	68db      	ldr	r3, [r3, #12]
 8002372:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	6819      	ldr	r1, [r3, #0]
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	685b      	ldr	r3, [r3, #4]
 800237e:	3b01      	subs	r3, #1
 8002380:	011b      	lsls	r3, r3, #4
 8002382:	430b      	orrs	r3, r1
 8002384:	4943      	ldr	r1, [pc, #268]	@ (8002494 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002386:	4313      	orrs	r3, r2
 8002388:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800238a:	7bfb      	ldrb	r3, [r7, #15]
 800238c:	2b00      	cmp	r3, #0
 800238e:	d17c      	bne.n	800248a <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002390:	4b40      	ldr	r3, [pc, #256]	@ (8002494 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	4a3f      	ldr	r2, [pc, #252]	@ (8002494 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002396:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800239a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800239c:	f7fe fc64 	bl	8000c68 <HAL_GetTick>
 80023a0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80023a2:	e009      	b.n	80023b8 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80023a4:	f7fe fc60 	bl	8000c68 <HAL_GetTick>
 80023a8:	4602      	mov	r2, r0
 80023aa:	68bb      	ldr	r3, [r7, #8]
 80023ac:	1ad3      	subs	r3, r2, r3
 80023ae:	2b02      	cmp	r3, #2
 80023b0:	d902      	bls.n	80023b8 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80023b2:	2303      	movs	r3, #3
 80023b4:	73fb      	strb	r3, [r7, #15]
        break;
 80023b6:	e005      	b.n	80023c4 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80023b8:	4b36      	ldr	r3, [pc, #216]	@ (8002494 <RCCEx_PLLSAI1_Config+0x1e0>)
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d1ef      	bne.n	80023a4 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80023c4:	7bfb      	ldrb	r3, [r7, #15]
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d15f      	bne.n	800248a <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80023ca:	683b      	ldr	r3, [r7, #0]
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d110      	bne.n	80023f2 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80023d0:	4b30      	ldr	r3, [pc, #192]	@ (8002494 <RCCEx_PLLSAI1_Config+0x1e0>)
 80023d2:	691b      	ldr	r3, [r3, #16]
 80023d4:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 80023d8:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80023dc:	687a      	ldr	r2, [r7, #4]
 80023de:	6892      	ldr	r2, [r2, #8]
 80023e0:	0211      	lsls	r1, r2, #8
 80023e2:	687a      	ldr	r2, [r7, #4]
 80023e4:	68d2      	ldr	r2, [r2, #12]
 80023e6:	06d2      	lsls	r2, r2, #27
 80023e8:	430a      	orrs	r2, r1
 80023ea:	492a      	ldr	r1, [pc, #168]	@ (8002494 <RCCEx_PLLSAI1_Config+0x1e0>)
 80023ec:	4313      	orrs	r3, r2
 80023ee:	610b      	str	r3, [r1, #16]
 80023f0:	e027      	b.n	8002442 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80023f2:	683b      	ldr	r3, [r7, #0]
 80023f4:	2b01      	cmp	r3, #1
 80023f6:	d112      	bne.n	800241e <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80023f8:	4b26      	ldr	r3, [pc, #152]	@ (8002494 <RCCEx_PLLSAI1_Config+0x1e0>)
 80023fa:	691b      	ldr	r3, [r3, #16]
 80023fc:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8002400:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002404:	687a      	ldr	r2, [r7, #4]
 8002406:	6892      	ldr	r2, [r2, #8]
 8002408:	0211      	lsls	r1, r2, #8
 800240a:	687a      	ldr	r2, [r7, #4]
 800240c:	6912      	ldr	r2, [r2, #16]
 800240e:	0852      	lsrs	r2, r2, #1
 8002410:	3a01      	subs	r2, #1
 8002412:	0552      	lsls	r2, r2, #21
 8002414:	430a      	orrs	r2, r1
 8002416:	491f      	ldr	r1, [pc, #124]	@ (8002494 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002418:	4313      	orrs	r3, r2
 800241a:	610b      	str	r3, [r1, #16]
 800241c:	e011      	b.n	8002442 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800241e:	4b1d      	ldr	r3, [pc, #116]	@ (8002494 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002420:	691b      	ldr	r3, [r3, #16]
 8002422:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8002426:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800242a:	687a      	ldr	r2, [r7, #4]
 800242c:	6892      	ldr	r2, [r2, #8]
 800242e:	0211      	lsls	r1, r2, #8
 8002430:	687a      	ldr	r2, [r7, #4]
 8002432:	6952      	ldr	r2, [r2, #20]
 8002434:	0852      	lsrs	r2, r2, #1
 8002436:	3a01      	subs	r2, #1
 8002438:	0652      	lsls	r2, r2, #25
 800243a:	430a      	orrs	r2, r1
 800243c:	4915      	ldr	r1, [pc, #84]	@ (8002494 <RCCEx_PLLSAI1_Config+0x1e0>)
 800243e:	4313      	orrs	r3, r2
 8002440:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002442:	4b14      	ldr	r3, [pc, #80]	@ (8002494 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	4a13      	ldr	r2, [pc, #76]	@ (8002494 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002448:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800244c:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800244e:	f7fe fc0b 	bl	8000c68 <HAL_GetTick>
 8002452:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002454:	e009      	b.n	800246a <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002456:	f7fe fc07 	bl	8000c68 <HAL_GetTick>
 800245a:	4602      	mov	r2, r0
 800245c:	68bb      	ldr	r3, [r7, #8]
 800245e:	1ad3      	subs	r3, r2, r3
 8002460:	2b02      	cmp	r3, #2
 8002462:	d902      	bls.n	800246a <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8002464:	2303      	movs	r3, #3
 8002466:	73fb      	strb	r3, [r7, #15]
          break;
 8002468:	e005      	b.n	8002476 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800246a:	4b0a      	ldr	r3, [pc, #40]	@ (8002494 <RCCEx_PLLSAI1_Config+0x1e0>)
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002472:	2b00      	cmp	r3, #0
 8002474:	d0ef      	beq.n	8002456 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8002476:	7bfb      	ldrb	r3, [r7, #15]
 8002478:	2b00      	cmp	r3, #0
 800247a:	d106      	bne.n	800248a <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800247c:	4b05      	ldr	r3, [pc, #20]	@ (8002494 <RCCEx_PLLSAI1_Config+0x1e0>)
 800247e:	691a      	ldr	r2, [r3, #16]
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	699b      	ldr	r3, [r3, #24]
 8002484:	4903      	ldr	r1, [pc, #12]	@ (8002494 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002486:	4313      	orrs	r3, r2
 8002488:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800248a:	7bfb      	ldrb	r3, [r7, #15]
}
 800248c:	4618      	mov	r0, r3
 800248e:	3710      	adds	r7, #16
 8002490:	46bd      	mov	sp, r7
 8002492:	bd80      	pop	{r7, pc}
 8002494:	40021000 	.word	0x40021000

08002498 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	b084      	sub	sp, #16
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d101      	bne.n	80024aa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80024a6:	2301      	movs	r3, #1
 80024a8:	e095      	b.n	80025d6 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d108      	bne.n	80024c4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	685b      	ldr	r3, [r3, #4]
 80024b6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80024ba:	d009      	beq.n	80024d0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	2200      	movs	r2, #0
 80024c0:	61da      	str	r2, [r3, #28]
 80024c2:	e005      	b.n	80024d0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	2200      	movs	r2, #0
 80024c8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	2200      	movs	r2, #0
 80024ce:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	2200      	movs	r2, #0
 80024d4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80024dc:	b2db      	uxtb	r3, r3
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d106      	bne.n	80024f0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	2200      	movs	r2, #0
 80024e6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80024ea:	6878      	ldr	r0, [r7, #4]
 80024ec:	f7fe f9f2 	bl	80008d4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	2202      	movs	r2, #2
 80024f4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	681a      	ldr	r2, [r3, #0]
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002506:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	68db      	ldr	r3, [r3, #12]
 800250c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002510:	d902      	bls.n	8002518 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8002512:	2300      	movs	r3, #0
 8002514:	60fb      	str	r3, [r7, #12]
 8002516:	e002      	b.n	800251e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8002518:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800251c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	68db      	ldr	r3, [r3, #12]
 8002522:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8002526:	d007      	beq.n	8002538 <HAL_SPI_Init+0xa0>
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	68db      	ldr	r3, [r3, #12]
 800252c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002530:	d002      	beq.n	8002538 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	2200      	movs	r2, #0
 8002536:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	685b      	ldr	r3, [r3, #4]
 800253c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	689b      	ldr	r3, [r3, #8]
 8002544:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8002548:	431a      	orrs	r2, r3
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	691b      	ldr	r3, [r3, #16]
 800254e:	f003 0302 	and.w	r3, r3, #2
 8002552:	431a      	orrs	r2, r3
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	695b      	ldr	r3, [r3, #20]
 8002558:	f003 0301 	and.w	r3, r3, #1
 800255c:	431a      	orrs	r2, r3
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	699b      	ldr	r3, [r3, #24]
 8002562:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002566:	431a      	orrs	r2, r3
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	69db      	ldr	r3, [r3, #28]
 800256c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002570:	431a      	orrs	r2, r3
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	6a1b      	ldr	r3, [r3, #32]
 8002576:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800257a:	ea42 0103 	orr.w	r1, r2, r3
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002582:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	430a      	orrs	r2, r1
 800258c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	699b      	ldr	r3, [r3, #24]
 8002592:	0c1b      	lsrs	r3, r3, #16
 8002594:	f003 0204 	and.w	r2, r3, #4
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800259c:	f003 0310 	and.w	r3, r3, #16
 80025a0:	431a      	orrs	r2, r3
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80025a6:	f003 0308 	and.w	r3, r3, #8
 80025aa:	431a      	orrs	r2, r3
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	68db      	ldr	r3, [r3, #12]
 80025b0:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80025b4:	ea42 0103 	orr.w	r1, r2, r3
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	430a      	orrs	r2, r1
 80025c4:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	2200      	movs	r2, #0
 80025ca:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	2201      	movs	r2, #1
 80025d0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80025d4:	2300      	movs	r3, #0
}
 80025d6:	4618      	mov	r0, r3
 80025d8:	3710      	adds	r7, #16
 80025da:	46bd      	mov	sp, r7
 80025dc:	bd80      	pop	{r7, pc}

080025de <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80025de:	b580      	push	{r7, lr}
 80025e0:	b088      	sub	sp, #32
 80025e2:	af00      	add	r7, sp, #0
 80025e4:	60f8      	str	r0, [r7, #12]
 80025e6:	60b9      	str	r1, [r7, #8]
 80025e8:	603b      	str	r3, [r7, #0]
 80025ea:	4613      	mov	r3, r2
 80025ec:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80025ee:	2300      	movs	r3, #0
 80025f0:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80025f8:	2b01      	cmp	r3, #1
 80025fa:	d101      	bne.n	8002600 <HAL_SPI_Transmit+0x22>
 80025fc:	2302      	movs	r3, #2
 80025fe:	e15f      	b.n	80028c0 <HAL_SPI_Transmit+0x2e2>
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	2201      	movs	r2, #1
 8002604:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002608:	f7fe fb2e 	bl	8000c68 <HAL_GetTick>
 800260c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800260e:	88fb      	ldrh	r3, [r7, #6]
 8002610:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8002618:	b2db      	uxtb	r3, r3
 800261a:	2b01      	cmp	r3, #1
 800261c:	d002      	beq.n	8002624 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800261e:	2302      	movs	r3, #2
 8002620:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002622:	e148      	b.n	80028b6 <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 8002624:	68bb      	ldr	r3, [r7, #8]
 8002626:	2b00      	cmp	r3, #0
 8002628:	d002      	beq.n	8002630 <HAL_SPI_Transmit+0x52>
 800262a:	88fb      	ldrh	r3, [r7, #6]
 800262c:	2b00      	cmp	r3, #0
 800262e:	d102      	bne.n	8002636 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8002630:	2301      	movs	r3, #1
 8002632:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002634:	e13f      	b.n	80028b6 <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	2203      	movs	r2, #3
 800263a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	2200      	movs	r2, #0
 8002642:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	68ba      	ldr	r2, [r7, #8]
 8002648:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	88fa      	ldrh	r2, [r7, #6]
 800264e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	88fa      	ldrh	r2, [r7, #6]
 8002654:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	2200      	movs	r2, #0
 800265a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	2200      	movs	r2, #0
 8002660:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	2200      	movs	r2, #0
 8002668:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	2200      	movs	r2, #0
 8002670:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	2200      	movs	r2, #0
 8002676:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	689b      	ldr	r3, [r3, #8]
 800267c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002680:	d10f      	bne.n	80026a2 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	681a      	ldr	r2, [r3, #0]
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002690:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	681a      	ldr	r2, [r3, #0]
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80026a0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80026ac:	2b40      	cmp	r3, #64	@ 0x40
 80026ae:	d007      	beq.n	80026c0 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	681a      	ldr	r2, [r3, #0]
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80026be:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	68db      	ldr	r3, [r3, #12]
 80026c4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80026c8:	d94f      	bls.n	800276a <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	685b      	ldr	r3, [r3, #4]
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d002      	beq.n	80026d8 <HAL_SPI_Transmit+0xfa>
 80026d2:	8afb      	ldrh	r3, [r7, #22]
 80026d4:	2b01      	cmp	r3, #1
 80026d6:	d142      	bne.n	800275e <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026dc:	881a      	ldrh	r2, [r3, #0]
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026e8:	1c9a      	adds	r2, r3, #2
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80026f2:	b29b      	uxth	r3, r3
 80026f4:	3b01      	subs	r3, #1
 80026f6:	b29a      	uxth	r2, r3
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80026fc:	e02f      	b.n	800275e <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	689b      	ldr	r3, [r3, #8]
 8002704:	f003 0302 	and.w	r3, r3, #2
 8002708:	2b02      	cmp	r3, #2
 800270a:	d112      	bne.n	8002732 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002710:	881a      	ldrh	r2, [r3, #0]
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800271c:	1c9a      	adds	r2, r3, #2
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002726:	b29b      	uxth	r3, r3
 8002728:	3b01      	subs	r3, #1
 800272a:	b29a      	uxth	r2, r3
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002730:	e015      	b.n	800275e <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002732:	f7fe fa99 	bl	8000c68 <HAL_GetTick>
 8002736:	4602      	mov	r2, r0
 8002738:	69bb      	ldr	r3, [r7, #24]
 800273a:	1ad3      	subs	r3, r2, r3
 800273c:	683a      	ldr	r2, [r7, #0]
 800273e:	429a      	cmp	r2, r3
 8002740:	d803      	bhi.n	800274a <HAL_SPI_Transmit+0x16c>
 8002742:	683b      	ldr	r3, [r7, #0]
 8002744:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002748:	d102      	bne.n	8002750 <HAL_SPI_Transmit+0x172>
 800274a:	683b      	ldr	r3, [r7, #0]
 800274c:	2b00      	cmp	r3, #0
 800274e:	d106      	bne.n	800275e <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 8002750:	2303      	movs	r3, #3
 8002752:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	2201      	movs	r2, #1
 8002758:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 800275c:	e0ab      	b.n	80028b6 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002762:	b29b      	uxth	r3, r3
 8002764:	2b00      	cmp	r3, #0
 8002766:	d1ca      	bne.n	80026fe <HAL_SPI_Transmit+0x120>
 8002768:	e080      	b.n	800286c <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	685b      	ldr	r3, [r3, #4]
 800276e:	2b00      	cmp	r3, #0
 8002770:	d002      	beq.n	8002778 <HAL_SPI_Transmit+0x19a>
 8002772:	8afb      	ldrh	r3, [r7, #22]
 8002774:	2b01      	cmp	r3, #1
 8002776:	d174      	bne.n	8002862 <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800277c:	b29b      	uxth	r3, r3
 800277e:	2b01      	cmp	r3, #1
 8002780:	d912      	bls.n	80027a8 <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002786:	881a      	ldrh	r2, [r3, #0]
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002792:	1c9a      	adds	r2, r3, #2
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800279c:	b29b      	uxth	r3, r3
 800279e:	3b02      	subs	r3, #2
 80027a0:	b29a      	uxth	r2, r3
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80027a6:	e05c      	b.n	8002862 <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	330c      	adds	r3, #12
 80027b2:	7812      	ldrb	r2, [r2, #0]
 80027b4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80027ba:	1c5a      	adds	r2, r3, #1
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80027c4:	b29b      	uxth	r3, r3
 80027c6:	3b01      	subs	r3, #1
 80027c8:	b29a      	uxth	r2, r3
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80027ce:	e048      	b.n	8002862 <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	689b      	ldr	r3, [r3, #8]
 80027d6:	f003 0302 	and.w	r3, r3, #2
 80027da:	2b02      	cmp	r3, #2
 80027dc:	d12b      	bne.n	8002836 <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80027e2:	b29b      	uxth	r3, r3
 80027e4:	2b01      	cmp	r3, #1
 80027e6:	d912      	bls.n	800280e <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80027ec:	881a      	ldrh	r2, [r3, #0]
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80027f8:	1c9a      	adds	r2, r3, #2
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002802:	b29b      	uxth	r3, r3
 8002804:	3b02      	subs	r3, #2
 8002806:	b29a      	uxth	r2, r3
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800280c:	e029      	b.n	8002862 <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	330c      	adds	r3, #12
 8002818:	7812      	ldrb	r2, [r2, #0]
 800281a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002820:	1c5a      	adds	r2, r3, #1
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800282a:	b29b      	uxth	r3, r3
 800282c:	3b01      	subs	r3, #1
 800282e:	b29a      	uxth	r2, r3
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002834:	e015      	b.n	8002862 <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002836:	f7fe fa17 	bl	8000c68 <HAL_GetTick>
 800283a:	4602      	mov	r2, r0
 800283c:	69bb      	ldr	r3, [r7, #24]
 800283e:	1ad3      	subs	r3, r2, r3
 8002840:	683a      	ldr	r2, [r7, #0]
 8002842:	429a      	cmp	r2, r3
 8002844:	d803      	bhi.n	800284e <HAL_SPI_Transmit+0x270>
 8002846:	683b      	ldr	r3, [r7, #0]
 8002848:	f1b3 3fff 	cmp.w	r3, #4294967295
 800284c:	d102      	bne.n	8002854 <HAL_SPI_Transmit+0x276>
 800284e:	683b      	ldr	r3, [r7, #0]
 8002850:	2b00      	cmp	r3, #0
 8002852:	d106      	bne.n	8002862 <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 8002854:	2303      	movs	r3, #3
 8002856:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	2201      	movs	r2, #1
 800285c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8002860:	e029      	b.n	80028b6 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002866:	b29b      	uxth	r3, r3
 8002868:	2b00      	cmp	r3, #0
 800286a:	d1b1      	bne.n	80027d0 <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800286c:	69ba      	ldr	r2, [r7, #24]
 800286e:	6839      	ldr	r1, [r7, #0]
 8002870:	68f8      	ldr	r0, [r7, #12]
 8002872:	f000 fcf9 	bl	8003268 <SPI_EndRxTxTransaction>
 8002876:	4603      	mov	r3, r0
 8002878:	2b00      	cmp	r3, #0
 800287a:	d002      	beq.n	8002882 <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	2220      	movs	r2, #32
 8002880:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	689b      	ldr	r3, [r3, #8]
 8002886:	2b00      	cmp	r3, #0
 8002888:	d10a      	bne.n	80028a0 <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800288a:	2300      	movs	r3, #0
 800288c:	613b      	str	r3, [r7, #16]
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	68db      	ldr	r3, [r3, #12]
 8002894:	613b      	str	r3, [r7, #16]
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	689b      	ldr	r3, [r3, #8]
 800289c:	613b      	str	r3, [r7, #16]
 800289e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d002      	beq.n	80028ae <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 80028a8:	2301      	movs	r3, #1
 80028aa:	77fb      	strb	r3, [r7, #31]
 80028ac:	e003      	b.n	80028b6 <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	2201      	movs	r2, #1
 80028b2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	2200      	movs	r2, #0
 80028ba:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 80028be:	7ffb      	ldrb	r3, [r7, #31]
}
 80028c0:	4618      	mov	r0, r3
 80028c2:	3720      	adds	r7, #32
 80028c4:	46bd      	mov	sp, r7
 80028c6:	bd80      	pop	{r7, pc}

080028c8 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b088      	sub	sp, #32
 80028cc:	af02      	add	r7, sp, #8
 80028ce:	60f8      	str	r0, [r7, #12]
 80028d0:	60b9      	str	r1, [r7, #8]
 80028d2:	603b      	str	r3, [r7, #0]
 80028d4:	4613      	mov	r3, r2
 80028d6:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80028d8:	2300      	movs	r3, #0
 80028da:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80028e2:	b2db      	uxtb	r3, r3
 80028e4:	2b01      	cmp	r3, #1
 80028e6:	d002      	beq.n	80028ee <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 80028e8:	2302      	movs	r3, #2
 80028ea:	75fb      	strb	r3, [r7, #23]
    goto error;
 80028ec:	e11a      	b.n	8002b24 <HAL_SPI_Receive+0x25c>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	685b      	ldr	r3, [r3, #4]
 80028f2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80028f6:	d112      	bne.n	800291e <HAL_SPI_Receive+0x56>
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	689b      	ldr	r3, [r3, #8]
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d10e      	bne.n	800291e <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	2204      	movs	r2, #4
 8002904:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8002908:	88fa      	ldrh	r2, [r7, #6]
 800290a:	683b      	ldr	r3, [r7, #0]
 800290c:	9300      	str	r3, [sp, #0]
 800290e:	4613      	mov	r3, r2
 8002910:	68ba      	ldr	r2, [r7, #8]
 8002912:	68b9      	ldr	r1, [r7, #8]
 8002914:	68f8      	ldr	r0, [r7, #12]
 8002916:	f000 f90e 	bl	8002b36 <HAL_SPI_TransmitReceive>
 800291a:	4603      	mov	r3, r0
 800291c:	e107      	b.n	8002b2e <HAL_SPI_Receive+0x266>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002924:	2b01      	cmp	r3, #1
 8002926:	d101      	bne.n	800292c <HAL_SPI_Receive+0x64>
 8002928:	2302      	movs	r3, #2
 800292a:	e100      	b.n	8002b2e <HAL_SPI_Receive+0x266>
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	2201      	movs	r2, #1
 8002930:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002934:	f7fe f998 	bl	8000c68 <HAL_GetTick>
 8002938:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 800293a:	68bb      	ldr	r3, [r7, #8]
 800293c:	2b00      	cmp	r3, #0
 800293e:	d002      	beq.n	8002946 <HAL_SPI_Receive+0x7e>
 8002940:	88fb      	ldrh	r3, [r7, #6]
 8002942:	2b00      	cmp	r3, #0
 8002944:	d102      	bne.n	800294c <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8002946:	2301      	movs	r3, #1
 8002948:	75fb      	strb	r3, [r7, #23]
    goto error;
 800294a:	e0eb      	b.n	8002b24 <HAL_SPI_Receive+0x25c>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	2204      	movs	r2, #4
 8002950:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	2200      	movs	r2, #0
 8002958:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	68ba      	ldr	r2, [r7, #8]
 800295e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	88fa      	ldrh	r2, [r7, #6]
 8002964:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	88fa      	ldrh	r2, [r7, #6]
 800296c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	2200      	movs	r2, #0
 8002974:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	2200      	movs	r2, #0
 800297a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	2200      	movs	r2, #0
 8002980:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	2200      	movs	r2, #0
 8002986:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	2200      	movs	r2, #0
 800298c:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	68db      	ldr	r3, [r3, #12]
 8002992:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002996:	d908      	bls.n	80029aa <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	685a      	ldr	r2, [r3, #4]
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80029a6:	605a      	str	r2, [r3, #4]
 80029a8:	e007      	b.n	80029ba <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	685a      	ldr	r2, [r3, #4]
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80029b8:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	689b      	ldr	r3, [r3, #8]
 80029be:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80029c2:	d10f      	bne.n	80029e4 <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	681a      	ldr	r2, [r3, #0]
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80029d2:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	681a      	ldr	r2, [r3, #0]
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80029e2:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80029ee:	2b40      	cmp	r3, #64	@ 0x40
 80029f0:	d007      	beq.n	8002a02 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	681a      	ldr	r2, [r3, #0]
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002a00:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	68db      	ldr	r3, [r3, #12]
 8002a06:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002a0a:	d86f      	bhi.n	8002aec <HAL_SPI_Receive+0x224>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8002a0c:	e034      	b.n	8002a78 <HAL_SPI_Receive+0x1b0>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	689b      	ldr	r3, [r3, #8]
 8002a14:	f003 0301 	and.w	r3, r3, #1
 8002a18:	2b01      	cmp	r3, #1
 8002a1a:	d117      	bne.n	8002a4c <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	f103 020c 	add.w	r2, r3, #12
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a28:	7812      	ldrb	r2, [r2, #0]
 8002a2a:	b2d2      	uxtb	r2, r2
 8002a2c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a32:	1c5a      	adds	r2, r3, #1
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8002a3e:	b29b      	uxth	r3, r3
 8002a40:	3b01      	subs	r3, #1
 8002a42:	b29a      	uxth	r2, r3
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8002a4a:	e015      	b.n	8002a78 <HAL_SPI_Receive+0x1b0>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002a4c:	f7fe f90c 	bl	8000c68 <HAL_GetTick>
 8002a50:	4602      	mov	r2, r0
 8002a52:	693b      	ldr	r3, [r7, #16]
 8002a54:	1ad3      	subs	r3, r2, r3
 8002a56:	683a      	ldr	r2, [r7, #0]
 8002a58:	429a      	cmp	r2, r3
 8002a5a:	d803      	bhi.n	8002a64 <HAL_SPI_Receive+0x19c>
 8002a5c:	683b      	ldr	r3, [r7, #0]
 8002a5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a62:	d102      	bne.n	8002a6a <HAL_SPI_Receive+0x1a2>
 8002a64:	683b      	ldr	r3, [r7, #0]
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d106      	bne.n	8002a78 <HAL_SPI_Receive+0x1b0>
        {
          errorcode = HAL_TIMEOUT;
 8002a6a:	2303      	movs	r3, #3
 8002a6c:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	2201      	movs	r2, #1
 8002a72:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8002a76:	e055      	b.n	8002b24 <HAL_SPI_Receive+0x25c>
    while (hspi->RxXferCount > 0U)
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8002a7e:	b29b      	uxth	r3, r3
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d1c4      	bne.n	8002a0e <HAL_SPI_Receive+0x146>
 8002a84:	e038      	b.n	8002af8 <HAL_SPI_Receive+0x230>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	689b      	ldr	r3, [r3, #8]
 8002a8c:	f003 0301 	and.w	r3, r3, #1
 8002a90:	2b01      	cmp	r3, #1
 8002a92:	d115      	bne.n	8002ac0 <HAL_SPI_Receive+0x1f8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	68da      	ldr	r2, [r3, #12]
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a9e:	b292      	uxth	r2, r2
 8002aa0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aa6:	1c9a      	adds	r2, r3, #2
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8002ab2:	b29b      	uxth	r3, r3
 8002ab4:	3b01      	subs	r3, #1
 8002ab6:	b29a      	uxth	r2, r3
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8002abe:	e015      	b.n	8002aec <HAL_SPI_Receive+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002ac0:	f7fe f8d2 	bl	8000c68 <HAL_GetTick>
 8002ac4:	4602      	mov	r2, r0
 8002ac6:	693b      	ldr	r3, [r7, #16]
 8002ac8:	1ad3      	subs	r3, r2, r3
 8002aca:	683a      	ldr	r2, [r7, #0]
 8002acc:	429a      	cmp	r2, r3
 8002ace:	d803      	bhi.n	8002ad8 <HAL_SPI_Receive+0x210>
 8002ad0:	683b      	ldr	r3, [r7, #0]
 8002ad2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ad6:	d102      	bne.n	8002ade <HAL_SPI_Receive+0x216>
 8002ad8:	683b      	ldr	r3, [r7, #0]
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d106      	bne.n	8002aec <HAL_SPI_Receive+0x224>
        {
          errorcode = HAL_TIMEOUT;
 8002ade:	2303      	movs	r3, #3
 8002ae0:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	2201      	movs	r2, #1
 8002ae6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8002aea:	e01b      	b.n	8002b24 <HAL_SPI_Receive+0x25c>
    while (hspi->RxXferCount > 0U)
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8002af2:	b29b      	uxth	r3, r3
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d1c6      	bne.n	8002a86 <HAL_SPI_Receive+0x1be>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002af8:	693a      	ldr	r2, [r7, #16]
 8002afa:	6839      	ldr	r1, [r7, #0]
 8002afc:	68f8      	ldr	r0, [r7, #12]
 8002afe:	f000 fb5b 	bl	80031b8 <SPI_EndRxTransaction>
 8002b02:	4603      	mov	r3, r0
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d002      	beq.n	8002b0e <HAL_SPI_Receive+0x246>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	2220      	movs	r2, #32
 8002b0c:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d002      	beq.n	8002b1c <HAL_SPI_Receive+0x254>
  {
    errorcode = HAL_ERROR;
 8002b16:	2301      	movs	r3, #1
 8002b18:	75fb      	strb	r3, [r7, #23]
 8002b1a:	e003      	b.n	8002b24 <HAL_SPI_Receive+0x25c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	2201      	movs	r2, #1
 8002b20:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error :
  __HAL_UNLOCK(hspi);
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	2200      	movs	r2, #0
 8002b28:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8002b2c:	7dfb      	ldrb	r3, [r7, #23]
}
 8002b2e:	4618      	mov	r0, r3
 8002b30:	3718      	adds	r7, #24
 8002b32:	46bd      	mov	sp, r7
 8002b34:	bd80      	pop	{r7, pc}

08002b36 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8002b36:	b580      	push	{r7, lr}
 8002b38:	b08a      	sub	sp, #40	@ 0x28
 8002b3a:	af00      	add	r7, sp, #0
 8002b3c:	60f8      	str	r0, [r7, #12]
 8002b3e:	60b9      	str	r1, [r7, #8]
 8002b40:	607a      	str	r2, [r7, #4]
 8002b42:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002b44:	2301      	movs	r3, #1
 8002b46:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8002b48:	2300      	movs	r3, #0
 8002b4a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002b54:	2b01      	cmp	r3, #1
 8002b56:	d101      	bne.n	8002b5c <HAL_SPI_TransmitReceive+0x26>
 8002b58:	2302      	movs	r3, #2
 8002b5a:	e20a      	b.n	8002f72 <HAL_SPI_TransmitReceive+0x43c>
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	2201      	movs	r2, #1
 8002b60:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002b64:	f7fe f880 	bl	8000c68 <HAL_GetTick>
 8002b68:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8002b70:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	685b      	ldr	r3, [r3, #4]
 8002b76:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8002b78:	887b      	ldrh	r3, [r7, #2]
 8002b7a:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8002b7c:	887b      	ldrh	r3, [r7, #2]
 8002b7e:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002b80:	7efb      	ldrb	r3, [r7, #27]
 8002b82:	2b01      	cmp	r3, #1
 8002b84:	d00e      	beq.n	8002ba4 <HAL_SPI_TransmitReceive+0x6e>
 8002b86:	697b      	ldr	r3, [r7, #20]
 8002b88:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002b8c:	d106      	bne.n	8002b9c <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	689b      	ldr	r3, [r3, #8]
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d102      	bne.n	8002b9c <HAL_SPI_TransmitReceive+0x66>
 8002b96:	7efb      	ldrb	r3, [r7, #27]
 8002b98:	2b04      	cmp	r3, #4
 8002b9a:	d003      	beq.n	8002ba4 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8002b9c:	2302      	movs	r3, #2
 8002b9e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8002ba2:	e1e0      	b.n	8002f66 <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002ba4:	68bb      	ldr	r3, [r7, #8]
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d005      	beq.n	8002bb6 <HAL_SPI_TransmitReceive+0x80>
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d002      	beq.n	8002bb6 <HAL_SPI_TransmitReceive+0x80>
 8002bb0:	887b      	ldrh	r3, [r7, #2]
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d103      	bne.n	8002bbe <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8002bb6:	2301      	movs	r3, #1
 8002bb8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8002bbc:	e1d3      	b.n	8002f66 <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8002bc4:	b2db      	uxtb	r3, r3
 8002bc6:	2b04      	cmp	r3, #4
 8002bc8:	d003      	beq.n	8002bd2 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	2205      	movs	r2, #5
 8002bce:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	687a      	ldr	r2, [r7, #4]
 8002bdc:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	887a      	ldrh	r2, [r7, #2]
 8002be2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	887a      	ldrh	r2, [r7, #2]
 8002bea:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	68ba      	ldr	r2, [r7, #8]
 8002bf2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	887a      	ldrh	r2, [r7, #2]
 8002bf8:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	887a      	ldrh	r2, [r7, #2]
 8002bfe:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	2200      	movs	r2, #0
 8002c04:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	2200      	movs	r2, #0
 8002c0a:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	68db      	ldr	r3, [r3, #12]
 8002c10:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002c14:	d802      	bhi.n	8002c1c <HAL_SPI_TransmitReceive+0xe6>
 8002c16:	8a3b      	ldrh	r3, [r7, #16]
 8002c18:	2b01      	cmp	r3, #1
 8002c1a:	d908      	bls.n	8002c2e <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	685a      	ldr	r2, [r3, #4]
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002c2a:	605a      	str	r2, [r3, #4]
 8002c2c:	e007      	b.n	8002c3e <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	685a      	ldr	r2, [r3, #4]
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002c3c:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c48:	2b40      	cmp	r3, #64	@ 0x40
 8002c4a:	d007      	beq.n	8002c5c <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	681a      	ldr	r2, [r3, #0]
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002c5a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	68db      	ldr	r3, [r3, #12]
 8002c60:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002c64:	f240 8081 	bls.w	8002d6a <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	685b      	ldr	r3, [r3, #4]
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d002      	beq.n	8002c76 <HAL_SPI_TransmitReceive+0x140>
 8002c70:	8a7b      	ldrh	r3, [r7, #18]
 8002c72:	2b01      	cmp	r3, #1
 8002c74:	d16d      	bne.n	8002d52 <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c7a:	881a      	ldrh	r2, [r3, #0]
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c86:	1c9a      	adds	r2, r3, #2
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002c90:	b29b      	uxth	r3, r3
 8002c92:	3b01      	subs	r3, #1
 8002c94:	b29a      	uxth	r2, r3
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002c9a:	e05a      	b.n	8002d52 <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	689b      	ldr	r3, [r3, #8]
 8002ca2:	f003 0302 	and.w	r3, r3, #2
 8002ca6:	2b02      	cmp	r3, #2
 8002ca8:	d11b      	bne.n	8002ce2 <HAL_SPI_TransmitReceive+0x1ac>
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002cae:	b29b      	uxth	r3, r3
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d016      	beq.n	8002ce2 <HAL_SPI_TransmitReceive+0x1ac>
 8002cb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cb6:	2b01      	cmp	r3, #1
 8002cb8:	d113      	bne.n	8002ce2 <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002cbe:	881a      	ldrh	r2, [r3, #0]
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002cca:	1c9a      	adds	r2, r3, #2
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002cd4:	b29b      	uxth	r3, r3
 8002cd6:	3b01      	subs	r3, #1
 8002cd8:	b29a      	uxth	r2, r3
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002cde:	2300      	movs	r3, #0
 8002ce0:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	689b      	ldr	r3, [r3, #8]
 8002ce8:	f003 0301 	and.w	r3, r3, #1
 8002cec:	2b01      	cmp	r3, #1
 8002cee:	d11c      	bne.n	8002d2a <HAL_SPI_TransmitReceive+0x1f4>
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8002cf6:	b29b      	uxth	r3, r3
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d016      	beq.n	8002d2a <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	68da      	ldr	r2, [r3, #12]
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d06:	b292      	uxth	r2, r2
 8002d08:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d0e:	1c9a      	adds	r2, r3, #2
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8002d1a:	b29b      	uxth	r3, r3
 8002d1c:	3b01      	subs	r3, #1
 8002d1e:	b29a      	uxth	r2, r3
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002d26:	2301      	movs	r3, #1
 8002d28:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002d2a:	f7fd ff9d 	bl	8000c68 <HAL_GetTick>
 8002d2e:	4602      	mov	r2, r0
 8002d30:	69fb      	ldr	r3, [r7, #28]
 8002d32:	1ad3      	subs	r3, r2, r3
 8002d34:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002d36:	429a      	cmp	r2, r3
 8002d38:	d80b      	bhi.n	8002d52 <HAL_SPI_TransmitReceive+0x21c>
 8002d3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d40:	d007      	beq.n	8002d52 <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 8002d42:	2303      	movs	r3, #3
 8002d44:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	2201      	movs	r2, #1
 8002d4c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 8002d50:	e109      	b.n	8002f66 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002d56:	b29b      	uxth	r3, r3
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d19f      	bne.n	8002c9c <HAL_SPI_TransmitReceive+0x166>
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8002d62:	b29b      	uxth	r3, r3
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d199      	bne.n	8002c9c <HAL_SPI_TransmitReceive+0x166>
 8002d68:	e0e3      	b.n	8002f32 <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	685b      	ldr	r3, [r3, #4]
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d003      	beq.n	8002d7a <HAL_SPI_TransmitReceive+0x244>
 8002d72:	8a7b      	ldrh	r3, [r7, #18]
 8002d74:	2b01      	cmp	r3, #1
 8002d76:	f040 80cf 	bne.w	8002f18 <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002d7e:	b29b      	uxth	r3, r3
 8002d80:	2b01      	cmp	r3, #1
 8002d82:	d912      	bls.n	8002daa <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d88:	881a      	ldrh	r2, [r3, #0]
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d94:	1c9a      	adds	r2, r3, #2
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002d9e:	b29b      	uxth	r3, r3
 8002da0:	3b02      	subs	r3, #2
 8002da2:	b29a      	uxth	r2, r3
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002da8:	e0b6      	b.n	8002f18 <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	330c      	adds	r3, #12
 8002db4:	7812      	ldrb	r2, [r2, #0]
 8002db6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002dbc:	1c5a      	adds	r2, r3, #1
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002dc6:	b29b      	uxth	r3, r3
 8002dc8:	3b01      	subs	r3, #1
 8002dca:	b29a      	uxth	r2, r3
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002dd0:	e0a2      	b.n	8002f18 <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	689b      	ldr	r3, [r3, #8]
 8002dd8:	f003 0302 	and.w	r3, r3, #2
 8002ddc:	2b02      	cmp	r3, #2
 8002dde:	d134      	bne.n	8002e4a <HAL_SPI_TransmitReceive+0x314>
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002de4:	b29b      	uxth	r3, r3
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d02f      	beq.n	8002e4a <HAL_SPI_TransmitReceive+0x314>
 8002dea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dec:	2b01      	cmp	r3, #1
 8002dee:	d12c      	bne.n	8002e4a <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002df4:	b29b      	uxth	r3, r3
 8002df6:	2b01      	cmp	r3, #1
 8002df8:	d912      	bls.n	8002e20 <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002dfe:	881a      	ldrh	r2, [r3, #0]
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e0a:	1c9a      	adds	r2, r3, #2
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002e14:	b29b      	uxth	r3, r3
 8002e16:	3b02      	subs	r3, #2
 8002e18:	b29a      	uxth	r2, r3
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002e1e:	e012      	b.n	8002e46 <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	330c      	adds	r3, #12
 8002e2a:	7812      	ldrb	r2, [r2, #0]
 8002e2c:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e32:	1c5a      	adds	r2, r3, #1
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002e3c:	b29b      	uxth	r3, r3
 8002e3e:	3b01      	subs	r3, #1
 8002e40:	b29a      	uxth	r2, r3
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002e46:	2300      	movs	r3, #0
 8002e48:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	689b      	ldr	r3, [r3, #8]
 8002e50:	f003 0301 	and.w	r3, r3, #1
 8002e54:	2b01      	cmp	r3, #1
 8002e56:	d148      	bne.n	8002eea <HAL_SPI_TransmitReceive+0x3b4>
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8002e5e:	b29b      	uxth	r3, r3
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d042      	beq.n	8002eea <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8002e6a:	b29b      	uxth	r3, r3
 8002e6c:	2b01      	cmp	r3, #1
 8002e6e:	d923      	bls.n	8002eb8 <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	68da      	ldr	r2, [r3, #12]
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e7a:	b292      	uxth	r2, r2
 8002e7c:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e82:	1c9a      	adds	r2, r3, #2
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8002e8e:	b29b      	uxth	r3, r3
 8002e90:	3b02      	subs	r3, #2
 8002e92:	b29a      	uxth	r2, r3
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8002ea0:	b29b      	uxth	r3, r3
 8002ea2:	2b01      	cmp	r3, #1
 8002ea4:	d81f      	bhi.n	8002ee6 <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	685a      	ldr	r2, [r3, #4]
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002eb4:	605a      	str	r2, [r3, #4]
 8002eb6:	e016      	b.n	8002ee6 <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	f103 020c 	add.w	r2, r3, #12
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ec4:	7812      	ldrb	r2, [r2, #0]
 8002ec6:	b2d2      	uxtb	r2, r2
 8002ec8:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ece:	1c5a      	adds	r2, r3, #1
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8002eda:	b29b      	uxth	r3, r3
 8002edc:	3b01      	subs	r3, #1
 8002ede:	b29a      	uxth	r2, r3
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002ee6:	2301      	movs	r3, #1
 8002ee8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002eea:	f7fd febd 	bl	8000c68 <HAL_GetTick>
 8002eee:	4602      	mov	r2, r0
 8002ef0:	69fb      	ldr	r3, [r7, #28]
 8002ef2:	1ad3      	subs	r3, r2, r3
 8002ef4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002ef6:	429a      	cmp	r2, r3
 8002ef8:	d803      	bhi.n	8002f02 <HAL_SPI_TransmitReceive+0x3cc>
 8002efa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002efc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f00:	d102      	bne.n	8002f08 <HAL_SPI_TransmitReceive+0x3d2>
 8002f02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d107      	bne.n	8002f18 <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 8002f08:	2303      	movs	r3, #3
 8002f0a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	2201      	movs	r2, #1
 8002f12:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 8002f16:	e026      	b.n	8002f66 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002f1c:	b29b      	uxth	r3, r3
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	f47f af57 	bne.w	8002dd2 <HAL_SPI_TransmitReceive+0x29c>
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8002f2a:	b29b      	uxth	r3, r3
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	f47f af50 	bne.w	8002dd2 <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002f32:	69fa      	ldr	r2, [r7, #28]
 8002f34:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002f36:	68f8      	ldr	r0, [r7, #12]
 8002f38:	f000 f996 	bl	8003268 <SPI_EndRxTxTransaction>
 8002f3c:	4603      	mov	r3, r0
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d005      	beq.n	8002f4e <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 8002f42:	2301      	movs	r3, #1
 8002f44:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	2220      	movs	r2, #32
 8002f4c:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d003      	beq.n	8002f5e <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 8002f56:	2301      	movs	r3, #1
 8002f58:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002f5c:	e003      	b.n	8002f66 <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	2201      	movs	r2, #1
 8002f62:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	2200      	movs	r2, #0
 8002f6a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8002f6e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 8002f72:	4618      	mov	r0, r3
 8002f74:	3728      	adds	r7, #40	@ 0x28
 8002f76:	46bd      	mov	sp, r7
 8002f78:	bd80      	pop	{r7, pc}
	...

08002f7c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	b088      	sub	sp, #32
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	60f8      	str	r0, [r7, #12]
 8002f84:	60b9      	str	r1, [r7, #8]
 8002f86:	603b      	str	r3, [r7, #0]
 8002f88:	4613      	mov	r3, r2
 8002f8a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002f8c:	f7fd fe6c 	bl	8000c68 <HAL_GetTick>
 8002f90:	4602      	mov	r2, r0
 8002f92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f94:	1a9b      	subs	r3, r3, r2
 8002f96:	683a      	ldr	r2, [r7, #0]
 8002f98:	4413      	add	r3, r2
 8002f9a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002f9c:	f7fd fe64 	bl	8000c68 <HAL_GetTick>
 8002fa0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002fa2:	4b39      	ldr	r3, [pc, #228]	@ (8003088 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	015b      	lsls	r3, r3, #5
 8002fa8:	0d1b      	lsrs	r3, r3, #20
 8002faa:	69fa      	ldr	r2, [r7, #28]
 8002fac:	fb02 f303 	mul.w	r3, r2, r3
 8002fb0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002fb2:	e054      	b.n	800305e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002fb4:	683b      	ldr	r3, [r7, #0]
 8002fb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fba:	d050      	beq.n	800305e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002fbc:	f7fd fe54 	bl	8000c68 <HAL_GetTick>
 8002fc0:	4602      	mov	r2, r0
 8002fc2:	69bb      	ldr	r3, [r7, #24]
 8002fc4:	1ad3      	subs	r3, r2, r3
 8002fc6:	69fa      	ldr	r2, [r7, #28]
 8002fc8:	429a      	cmp	r2, r3
 8002fca:	d902      	bls.n	8002fd2 <SPI_WaitFlagStateUntilTimeout+0x56>
 8002fcc:	69fb      	ldr	r3, [r7, #28]
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d13d      	bne.n	800304e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	685a      	ldr	r2, [r3, #4]
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8002fe0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	685b      	ldr	r3, [r3, #4]
 8002fe6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002fea:	d111      	bne.n	8003010 <SPI_WaitFlagStateUntilTimeout+0x94>
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	689b      	ldr	r3, [r3, #8]
 8002ff0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002ff4:	d004      	beq.n	8003000 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	689b      	ldr	r3, [r3, #8]
 8002ffa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002ffe:	d107      	bne.n	8003010 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	681a      	ldr	r2, [r3, #0]
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800300e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003014:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003018:	d10f      	bne.n	800303a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	681a      	ldr	r2, [r3, #0]
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003028:	601a      	str	r2, [r3, #0]
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	681a      	ldr	r2, [r3, #0]
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003038:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	2201      	movs	r2, #1
 800303e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	2200      	movs	r2, #0
 8003046:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800304a:	2303      	movs	r3, #3
 800304c:	e017      	b.n	800307e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800304e:	697b      	ldr	r3, [r7, #20]
 8003050:	2b00      	cmp	r3, #0
 8003052:	d101      	bne.n	8003058 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003054:	2300      	movs	r3, #0
 8003056:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003058:	697b      	ldr	r3, [r7, #20]
 800305a:	3b01      	subs	r3, #1
 800305c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	689a      	ldr	r2, [r3, #8]
 8003064:	68bb      	ldr	r3, [r7, #8]
 8003066:	4013      	ands	r3, r2
 8003068:	68ba      	ldr	r2, [r7, #8]
 800306a:	429a      	cmp	r2, r3
 800306c:	bf0c      	ite	eq
 800306e:	2301      	moveq	r3, #1
 8003070:	2300      	movne	r3, #0
 8003072:	b2db      	uxtb	r3, r3
 8003074:	461a      	mov	r2, r3
 8003076:	79fb      	ldrb	r3, [r7, #7]
 8003078:	429a      	cmp	r2, r3
 800307a:	d19b      	bne.n	8002fb4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800307c:	2300      	movs	r3, #0
}
 800307e:	4618      	mov	r0, r3
 8003080:	3720      	adds	r7, #32
 8003082:	46bd      	mov	sp, r7
 8003084:	bd80      	pop	{r7, pc}
 8003086:	bf00      	nop
 8003088:	20000000 	.word	0x20000000

0800308c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800308c:	b580      	push	{r7, lr}
 800308e:	b08a      	sub	sp, #40	@ 0x28
 8003090:	af00      	add	r7, sp, #0
 8003092:	60f8      	str	r0, [r7, #12]
 8003094:	60b9      	str	r1, [r7, #8]
 8003096:	607a      	str	r2, [r7, #4]
 8003098:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800309a:	2300      	movs	r3, #0
 800309c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800309e:	f7fd fde3 	bl	8000c68 <HAL_GetTick>
 80030a2:	4602      	mov	r2, r0
 80030a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80030a6:	1a9b      	subs	r3, r3, r2
 80030a8:	683a      	ldr	r2, [r7, #0]
 80030aa:	4413      	add	r3, r2
 80030ac:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80030ae:	f7fd fddb 	bl	8000c68 <HAL_GetTick>
 80030b2:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	330c      	adds	r3, #12
 80030ba:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80030bc:	4b3d      	ldr	r3, [pc, #244]	@ (80031b4 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80030be:	681a      	ldr	r2, [r3, #0]
 80030c0:	4613      	mov	r3, r2
 80030c2:	009b      	lsls	r3, r3, #2
 80030c4:	4413      	add	r3, r2
 80030c6:	00da      	lsls	r2, r3, #3
 80030c8:	1ad3      	subs	r3, r2, r3
 80030ca:	0d1b      	lsrs	r3, r3, #20
 80030cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80030ce:	fb02 f303 	mul.w	r3, r2, r3
 80030d2:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80030d4:	e060      	b.n	8003198 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80030d6:	68bb      	ldr	r3, [r7, #8]
 80030d8:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80030dc:	d107      	bne.n	80030ee <SPI_WaitFifoStateUntilTimeout+0x62>
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d104      	bne.n	80030ee <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80030e4:	69fb      	ldr	r3, [r7, #28]
 80030e6:	781b      	ldrb	r3, [r3, #0]
 80030e8:	b2db      	uxtb	r3, r3
 80030ea:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80030ec:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80030ee:	683b      	ldr	r3, [r7, #0]
 80030f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030f4:	d050      	beq.n	8003198 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80030f6:	f7fd fdb7 	bl	8000c68 <HAL_GetTick>
 80030fa:	4602      	mov	r2, r0
 80030fc:	6a3b      	ldr	r3, [r7, #32]
 80030fe:	1ad3      	subs	r3, r2, r3
 8003100:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003102:	429a      	cmp	r2, r3
 8003104:	d902      	bls.n	800310c <SPI_WaitFifoStateUntilTimeout+0x80>
 8003106:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003108:	2b00      	cmp	r3, #0
 800310a:	d13d      	bne.n	8003188 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	685a      	ldr	r2, [r3, #4]
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800311a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	685b      	ldr	r3, [r3, #4]
 8003120:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003124:	d111      	bne.n	800314a <SPI_WaitFifoStateUntilTimeout+0xbe>
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	689b      	ldr	r3, [r3, #8]
 800312a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800312e:	d004      	beq.n	800313a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	689b      	ldr	r3, [r3, #8]
 8003134:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003138:	d107      	bne.n	800314a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	681a      	ldr	r2, [r3, #0]
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003148:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800314e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003152:	d10f      	bne.n	8003174 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	681a      	ldr	r2, [r3, #0]
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003162:	601a      	str	r2, [r3, #0]
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	681a      	ldr	r2, [r3, #0]
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003172:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	2201      	movs	r2, #1
 8003178:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	2200      	movs	r2, #0
 8003180:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8003184:	2303      	movs	r3, #3
 8003186:	e010      	b.n	80031aa <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003188:	69bb      	ldr	r3, [r7, #24]
 800318a:	2b00      	cmp	r3, #0
 800318c:	d101      	bne.n	8003192 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800318e:	2300      	movs	r3, #0
 8003190:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8003192:	69bb      	ldr	r3, [r7, #24]
 8003194:	3b01      	subs	r3, #1
 8003196:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	689a      	ldr	r2, [r3, #8]
 800319e:	68bb      	ldr	r3, [r7, #8]
 80031a0:	4013      	ands	r3, r2
 80031a2:	687a      	ldr	r2, [r7, #4]
 80031a4:	429a      	cmp	r2, r3
 80031a6:	d196      	bne.n	80030d6 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80031a8:	2300      	movs	r3, #0
}
 80031aa:	4618      	mov	r0, r3
 80031ac:	3728      	adds	r7, #40	@ 0x28
 80031ae:	46bd      	mov	sp, r7
 80031b0:	bd80      	pop	{r7, pc}
 80031b2:	bf00      	nop
 80031b4:	20000000 	.word	0x20000000

080031b8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80031b8:	b580      	push	{r7, lr}
 80031ba:	b086      	sub	sp, #24
 80031bc:	af02      	add	r7, sp, #8
 80031be:	60f8      	str	r0, [r7, #12]
 80031c0:	60b9      	str	r1, [r7, #8]
 80031c2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	685b      	ldr	r3, [r3, #4]
 80031c8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80031cc:	d111      	bne.n	80031f2 <SPI_EndRxTransaction+0x3a>
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	689b      	ldr	r3, [r3, #8]
 80031d2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80031d6:	d004      	beq.n	80031e2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	689b      	ldr	r3, [r3, #8]
 80031dc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80031e0:	d107      	bne.n	80031f2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	681a      	ldr	r2, [r3, #0]
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80031f0:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	9300      	str	r3, [sp, #0]
 80031f6:	68bb      	ldr	r3, [r7, #8]
 80031f8:	2200      	movs	r2, #0
 80031fa:	2180      	movs	r1, #128	@ 0x80
 80031fc:	68f8      	ldr	r0, [r7, #12]
 80031fe:	f7ff febd 	bl	8002f7c <SPI_WaitFlagStateUntilTimeout>
 8003202:	4603      	mov	r3, r0
 8003204:	2b00      	cmp	r3, #0
 8003206:	d007      	beq.n	8003218 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800320c:	f043 0220 	orr.w	r2, r3, #32
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003214:	2303      	movs	r3, #3
 8003216:	e023      	b.n	8003260 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	685b      	ldr	r3, [r3, #4]
 800321c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003220:	d11d      	bne.n	800325e <SPI_EndRxTransaction+0xa6>
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	689b      	ldr	r3, [r3, #8]
 8003226:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800322a:	d004      	beq.n	8003236 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	689b      	ldr	r3, [r3, #8]
 8003230:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003234:	d113      	bne.n	800325e <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	9300      	str	r3, [sp, #0]
 800323a:	68bb      	ldr	r3, [r7, #8]
 800323c:	2200      	movs	r2, #0
 800323e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8003242:	68f8      	ldr	r0, [r7, #12]
 8003244:	f7ff ff22 	bl	800308c <SPI_WaitFifoStateUntilTimeout>
 8003248:	4603      	mov	r3, r0
 800324a:	2b00      	cmp	r3, #0
 800324c:	d007      	beq.n	800325e <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003252:	f043 0220 	orr.w	r2, r3, #32
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800325a:	2303      	movs	r3, #3
 800325c:	e000      	b.n	8003260 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800325e:	2300      	movs	r3, #0
}
 8003260:	4618      	mov	r0, r3
 8003262:	3710      	adds	r7, #16
 8003264:	46bd      	mov	sp, r7
 8003266:	bd80      	pop	{r7, pc}

08003268 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003268:	b580      	push	{r7, lr}
 800326a:	b086      	sub	sp, #24
 800326c:	af02      	add	r7, sp, #8
 800326e:	60f8      	str	r0, [r7, #12]
 8003270:	60b9      	str	r1, [r7, #8]
 8003272:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	9300      	str	r3, [sp, #0]
 8003278:	68bb      	ldr	r3, [r7, #8]
 800327a:	2200      	movs	r2, #0
 800327c:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8003280:	68f8      	ldr	r0, [r7, #12]
 8003282:	f7ff ff03 	bl	800308c <SPI_WaitFifoStateUntilTimeout>
 8003286:	4603      	mov	r3, r0
 8003288:	2b00      	cmp	r3, #0
 800328a:	d007      	beq.n	800329c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003290:	f043 0220 	orr.w	r2, r3, #32
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003298:	2303      	movs	r3, #3
 800329a:	e027      	b.n	80032ec <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	9300      	str	r3, [sp, #0]
 80032a0:	68bb      	ldr	r3, [r7, #8]
 80032a2:	2200      	movs	r2, #0
 80032a4:	2180      	movs	r1, #128	@ 0x80
 80032a6:	68f8      	ldr	r0, [r7, #12]
 80032a8:	f7ff fe68 	bl	8002f7c <SPI_WaitFlagStateUntilTimeout>
 80032ac:	4603      	mov	r3, r0
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d007      	beq.n	80032c2 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80032b6:	f043 0220 	orr.w	r2, r3, #32
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80032be:	2303      	movs	r3, #3
 80032c0:	e014      	b.n	80032ec <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	9300      	str	r3, [sp, #0]
 80032c6:	68bb      	ldr	r3, [r7, #8]
 80032c8:	2200      	movs	r2, #0
 80032ca:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80032ce:	68f8      	ldr	r0, [r7, #12]
 80032d0:	f7ff fedc 	bl	800308c <SPI_WaitFifoStateUntilTimeout>
 80032d4:	4603      	mov	r3, r0
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d007      	beq.n	80032ea <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80032de:	f043 0220 	orr.w	r2, r3, #32
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80032e6:	2303      	movs	r3, #3
 80032e8:	e000      	b.n	80032ec <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80032ea:	2300      	movs	r3, #0
}
 80032ec:	4618      	mov	r0, r3
 80032ee:	3710      	adds	r7, #16
 80032f0:	46bd      	mov	sp, r7
 80032f2:	bd80      	pop	{r7, pc}

080032f4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80032f4:	b580      	push	{r7, lr}
 80032f6:	b082      	sub	sp, #8
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d101      	bne.n	8003306 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003302:	2301      	movs	r3, #1
 8003304:	e040      	b.n	8003388 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800330a:	2b00      	cmp	r3, #0
 800330c:	d106      	bne.n	800331c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	2200      	movs	r2, #0
 8003312:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003316:	6878      	ldr	r0, [r7, #4]
 8003318:	f7fd fb1e 	bl	8000958 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	2224      	movs	r2, #36	@ 0x24
 8003320:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	681a      	ldr	r2, [r3, #0]
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	f022 0201 	bic.w	r2, r2, #1
 8003330:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003336:	2b00      	cmp	r3, #0
 8003338:	d002      	beq.n	8003340 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800333a:	6878      	ldr	r0, [r7, #4]
 800333c:	f000 fade 	bl	80038fc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003340:	6878      	ldr	r0, [r7, #4]
 8003342:	f000 f8af 	bl	80034a4 <UART_SetConfig>
 8003346:	4603      	mov	r3, r0
 8003348:	2b01      	cmp	r3, #1
 800334a:	d101      	bne.n	8003350 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800334c:	2301      	movs	r3, #1
 800334e:	e01b      	b.n	8003388 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	685a      	ldr	r2, [r3, #4]
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800335e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	689a      	ldr	r2, [r3, #8]
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800336e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	681a      	ldr	r2, [r3, #0]
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f042 0201 	orr.w	r2, r2, #1
 800337e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003380:	6878      	ldr	r0, [r7, #4]
 8003382:	f000 fb5d 	bl	8003a40 <UART_CheckIdleState>
 8003386:	4603      	mov	r3, r0
}
 8003388:	4618      	mov	r0, r3
 800338a:	3708      	adds	r7, #8
 800338c:	46bd      	mov	sp, r7
 800338e:	bd80      	pop	{r7, pc}

08003390 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003390:	b580      	push	{r7, lr}
 8003392:	b08a      	sub	sp, #40	@ 0x28
 8003394:	af02      	add	r7, sp, #8
 8003396:	60f8      	str	r0, [r7, #12]
 8003398:	60b9      	str	r1, [r7, #8]
 800339a:	603b      	str	r3, [r7, #0]
 800339c:	4613      	mov	r3, r2
 800339e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80033a4:	2b20      	cmp	r3, #32
 80033a6:	d177      	bne.n	8003498 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 80033a8:	68bb      	ldr	r3, [r7, #8]
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d002      	beq.n	80033b4 <HAL_UART_Transmit+0x24>
 80033ae:	88fb      	ldrh	r3, [r7, #6]
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d101      	bne.n	80033b8 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80033b4:	2301      	movs	r3, #1
 80033b6:	e070      	b.n	800349a <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	2200      	movs	r2, #0
 80033bc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	2221      	movs	r2, #33	@ 0x21
 80033c4:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80033c6:	f7fd fc4f 	bl	8000c68 <HAL_GetTick>
 80033ca:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	88fa      	ldrh	r2, [r7, #6]
 80033d0:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	88fa      	ldrh	r2, [r7, #6]
 80033d8:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	689b      	ldr	r3, [r3, #8]
 80033e0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80033e4:	d108      	bne.n	80033f8 <HAL_UART_Transmit+0x68>
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	691b      	ldr	r3, [r3, #16]
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d104      	bne.n	80033f8 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80033ee:	2300      	movs	r3, #0
 80033f0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80033f2:	68bb      	ldr	r3, [r7, #8]
 80033f4:	61bb      	str	r3, [r7, #24]
 80033f6:	e003      	b.n	8003400 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80033f8:	68bb      	ldr	r3, [r7, #8]
 80033fa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80033fc:	2300      	movs	r3, #0
 80033fe:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003400:	e02f      	b.n	8003462 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003402:	683b      	ldr	r3, [r7, #0]
 8003404:	9300      	str	r3, [sp, #0]
 8003406:	697b      	ldr	r3, [r7, #20]
 8003408:	2200      	movs	r2, #0
 800340a:	2180      	movs	r1, #128	@ 0x80
 800340c:	68f8      	ldr	r0, [r7, #12]
 800340e:	f000 fbbf 	bl	8003b90 <UART_WaitOnFlagUntilTimeout>
 8003412:	4603      	mov	r3, r0
 8003414:	2b00      	cmp	r3, #0
 8003416:	d004      	beq.n	8003422 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	2220      	movs	r2, #32
 800341c:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800341e:	2303      	movs	r3, #3
 8003420:	e03b      	b.n	800349a <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8003422:	69fb      	ldr	r3, [r7, #28]
 8003424:	2b00      	cmp	r3, #0
 8003426:	d10b      	bne.n	8003440 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003428:	69bb      	ldr	r3, [r7, #24]
 800342a:	881a      	ldrh	r2, [r3, #0]
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003434:	b292      	uxth	r2, r2
 8003436:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8003438:	69bb      	ldr	r3, [r7, #24]
 800343a:	3302      	adds	r3, #2
 800343c:	61bb      	str	r3, [r7, #24]
 800343e:	e007      	b.n	8003450 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003440:	69fb      	ldr	r3, [r7, #28]
 8003442:	781a      	ldrb	r2, [r3, #0]
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800344a:	69fb      	ldr	r3, [r7, #28]
 800344c:	3301      	adds	r3, #1
 800344e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003456:	b29b      	uxth	r3, r3
 8003458:	3b01      	subs	r3, #1
 800345a:	b29a      	uxth	r2, r3
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003468:	b29b      	uxth	r3, r3
 800346a:	2b00      	cmp	r3, #0
 800346c:	d1c9      	bne.n	8003402 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800346e:	683b      	ldr	r3, [r7, #0]
 8003470:	9300      	str	r3, [sp, #0]
 8003472:	697b      	ldr	r3, [r7, #20]
 8003474:	2200      	movs	r2, #0
 8003476:	2140      	movs	r1, #64	@ 0x40
 8003478:	68f8      	ldr	r0, [r7, #12]
 800347a:	f000 fb89 	bl	8003b90 <UART_WaitOnFlagUntilTimeout>
 800347e:	4603      	mov	r3, r0
 8003480:	2b00      	cmp	r3, #0
 8003482:	d004      	beq.n	800348e <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	2220      	movs	r2, #32
 8003488:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800348a:	2303      	movs	r3, #3
 800348c:	e005      	b.n	800349a <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	2220      	movs	r2, #32
 8003492:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8003494:	2300      	movs	r3, #0
 8003496:	e000      	b.n	800349a <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8003498:	2302      	movs	r3, #2
  }
}
 800349a:	4618      	mov	r0, r3
 800349c:	3720      	adds	r7, #32
 800349e:	46bd      	mov	sp, r7
 80034a0:	bd80      	pop	{r7, pc}
	...

080034a4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80034a4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80034a8:	b08a      	sub	sp, #40	@ 0x28
 80034aa:	af00      	add	r7, sp, #0
 80034ac:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80034ae:	2300      	movs	r3, #0
 80034b0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	689a      	ldr	r2, [r3, #8]
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	691b      	ldr	r3, [r3, #16]
 80034bc:	431a      	orrs	r2, r3
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	695b      	ldr	r3, [r3, #20]
 80034c2:	431a      	orrs	r2, r3
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	69db      	ldr	r3, [r3, #28]
 80034c8:	4313      	orrs	r3, r2
 80034ca:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	681a      	ldr	r2, [r3, #0]
 80034d2:	4bb4      	ldr	r3, [pc, #720]	@ (80037a4 <UART_SetConfig+0x300>)
 80034d4:	4013      	ands	r3, r2
 80034d6:	68fa      	ldr	r2, [r7, #12]
 80034d8:	6812      	ldr	r2, [r2, #0]
 80034da:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80034dc:	430b      	orrs	r3, r1
 80034de:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	685b      	ldr	r3, [r3, #4]
 80034e6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	68da      	ldr	r2, [r3, #12]
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	430a      	orrs	r2, r1
 80034f4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	699b      	ldr	r3, [r3, #24]
 80034fa:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	4aa9      	ldr	r2, [pc, #676]	@ (80037a8 <UART_SetConfig+0x304>)
 8003502:	4293      	cmp	r3, r2
 8003504:	d004      	beq.n	8003510 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	6a1b      	ldr	r3, [r3, #32]
 800350a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800350c:	4313      	orrs	r3, r2
 800350e:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	689b      	ldr	r3, [r3, #8]
 8003516:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003520:	430a      	orrs	r2, r1
 8003522:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	4aa0      	ldr	r2, [pc, #640]	@ (80037ac <UART_SetConfig+0x308>)
 800352a:	4293      	cmp	r3, r2
 800352c:	d126      	bne.n	800357c <UART_SetConfig+0xd8>
 800352e:	4ba0      	ldr	r3, [pc, #640]	@ (80037b0 <UART_SetConfig+0x30c>)
 8003530:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003534:	f003 0303 	and.w	r3, r3, #3
 8003538:	2b03      	cmp	r3, #3
 800353a:	d81b      	bhi.n	8003574 <UART_SetConfig+0xd0>
 800353c:	a201      	add	r2, pc, #4	@ (adr r2, 8003544 <UART_SetConfig+0xa0>)
 800353e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003542:	bf00      	nop
 8003544:	08003555 	.word	0x08003555
 8003548:	08003565 	.word	0x08003565
 800354c:	0800355d 	.word	0x0800355d
 8003550:	0800356d 	.word	0x0800356d
 8003554:	2301      	movs	r3, #1
 8003556:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800355a:	e080      	b.n	800365e <UART_SetConfig+0x1ba>
 800355c:	2302      	movs	r3, #2
 800355e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003562:	e07c      	b.n	800365e <UART_SetConfig+0x1ba>
 8003564:	2304      	movs	r3, #4
 8003566:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800356a:	e078      	b.n	800365e <UART_SetConfig+0x1ba>
 800356c:	2308      	movs	r3, #8
 800356e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003572:	e074      	b.n	800365e <UART_SetConfig+0x1ba>
 8003574:	2310      	movs	r3, #16
 8003576:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800357a:	e070      	b.n	800365e <UART_SetConfig+0x1ba>
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	4a8c      	ldr	r2, [pc, #560]	@ (80037b4 <UART_SetConfig+0x310>)
 8003582:	4293      	cmp	r3, r2
 8003584:	d138      	bne.n	80035f8 <UART_SetConfig+0x154>
 8003586:	4b8a      	ldr	r3, [pc, #552]	@ (80037b0 <UART_SetConfig+0x30c>)
 8003588:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800358c:	f003 030c 	and.w	r3, r3, #12
 8003590:	2b0c      	cmp	r3, #12
 8003592:	d82d      	bhi.n	80035f0 <UART_SetConfig+0x14c>
 8003594:	a201      	add	r2, pc, #4	@ (adr r2, 800359c <UART_SetConfig+0xf8>)
 8003596:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800359a:	bf00      	nop
 800359c:	080035d1 	.word	0x080035d1
 80035a0:	080035f1 	.word	0x080035f1
 80035a4:	080035f1 	.word	0x080035f1
 80035a8:	080035f1 	.word	0x080035f1
 80035ac:	080035e1 	.word	0x080035e1
 80035b0:	080035f1 	.word	0x080035f1
 80035b4:	080035f1 	.word	0x080035f1
 80035b8:	080035f1 	.word	0x080035f1
 80035bc:	080035d9 	.word	0x080035d9
 80035c0:	080035f1 	.word	0x080035f1
 80035c4:	080035f1 	.word	0x080035f1
 80035c8:	080035f1 	.word	0x080035f1
 80035cc:	080035e9 	.word	0x080035e9
 80035d0:	2300      	movs	r3, #0
 80035d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80035d6:	e042      	b.n	800365e <UART_SetConfig+0x1ba>
 80035d8:	2302      	movs	r3, #2
 80035da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80035de:	e03e      	b.n	800365e <UART_SetConfig+0x1ba>
 80035e0:	2304      	movs	r3, #4
 80035e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80035e6:	e03a      	b.n	800365e <UART_SetConfig+0x1ba>
 80035e8:	2308      	movs	r3, #8
 80035ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80035ee:	e036      	b.n	800365e <UART_SetConfig+0x1ba>
 80035f0:	2310      	movs	r3, #16
 80035f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80035f6:	e032      	b.n	800365e <UART_SetConfig+0x1ba>
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	4a6a      	ldr	r2, [pc, #424]	@ (80037a8 <UART_SetConfig+0x304>)
 80035fe:	4293      	cmp	r3, r2
 8003600:	d12a      	bne.n	8003658 <UART_SetConfig+0x1b4>
 8003602:	4b6b      	ldr	r3, [pc, #428]	@ (80037b0 <UART_SetConfig+0x30c>)
 8003604:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003608:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800360c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003610:	d01a      	beq.n	8003648 <UART_SetConfig+0x1a4>
 8003612:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003616:	d81b      	bhi.n	8003650 <UART_SetConfig+0x1ac>
 8003618:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800361c:	d00c      	beq.n	8003638 <UART_SetConfig+0x194>
 800361e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003622:	d815      	bhi.n	8003650 <UART_SetConfig+0x1ac>
 8003624:	2b00      	cmp	r3, #0
 8003626:	d003      	beq.n	8003630 <UART_SetConfig+0x18c>
 8003628:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800362c:	d008      	beq.n	8003640 <UART_SetConfig+0x19c>
 800362e:	e00f      	b.n	8003650 <UART_SetConfig+0x1ac>
 8003630:	2300      	movs	r3, #0
 8003632:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003636:	e012      	b.n	800365e <UART_SetConfig+0x1ba>
 8003638:	2302      	movs	r3, #2
 800363a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800363e:	e00e      	b.n	800365e <UART_SetConfig+0x1ba>
 8003640:	2304      	movs	r3, #4
 8003642:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003646:	e00a      	b.n	800365e <UART_SetConfig+0x1ba>
 8003648:	2308      	movs	r3, #8
 800364a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800364e:	e006      	b.n	800365e <UART_SetConfig+0x1ba>
 8003650:	2310      	movs	r3, #16
 8003652:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003656:	e002      	b.n	800365e <UART_SetConfig+0x1ba>
 8003658:	2310      	movs	r3, #16
 800365a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	4a51      	ldr	r2, [pc, #324]	@ (80037a8 <UART_SetConfig+0x304>)
 8003664:	4293      	cmp	r3, r2
 8003666:	d17a      	bne.n	800375e <UART_SetConfig+0x2ba>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003668:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800366c:	2b08      	cmp	r3, #8
 800366e:	d824      	bhi.n	80036ba <UART_SetConfig+0x216>
 8003670:	a201      	add	r2, pc, #4	@ (adr r2, 8003678 <UART_SetConfig+0x1d4>)
 8003672:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003676:	bf00      	nop
 8003678:	0800369d 	.word	0x0800369d
 800367c:	080036bb 	.word	0x080036bb
 8003680:	080036a5 	.word	0x080036a5
 8003684:	080036bb 	.word	0x080036bb
 8003688:	080036ab 	.word	0x080036ab
 800368c:	080036bb 	.word	0x080036bb
 8003690:	080036bb 	.word	0x080036bb
 8003694:	080036bb 	.word	0x080036bb
 8003698:	080036b3 	.word	0x080036b3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800369c:	f7fe fb78 	bl	8001d90 <HAL_RCC_GetPCLK1Freq>
 80036a0:	61f8      	str	r0, [r7, #28]
        break;
 80036a2:	e010      	b.n	80036c6 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80036a4:	4b44      	ldr	r3, [pc, #272]	@ (80037b8 <UART_SetConfig+0x314>)
 80036a6:	61fb      	str	r3, [r7, #28]
        break;
 80036a8:	e00d      	b.n	80036c6 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80036aa:	f7fe fad9 	bl	8001c60 <HAL_RCC_GetSysClockFreq>
 80036ae:	61f8      	str	r0, [r7, #28]
        break;
 80036b0:	e009      	b.n	80036c6 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80036b2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80036b6:	61fb      	str	r3, [r7, #28]
        break;
 80036b8:	e005      	b.n	80036c6 <UART_SetConfig+0x222>
      default:
        pclk = 0U;
 80036ba:	2300      	movs	r3, #0
 80036bc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80036be:	2301      	movs	r3, #1
 80036c0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80036c4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80036c6:	69fb      	ldr	r3, [r7, #28]
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	f000 8107 	beq.w	80038dc <UART_SetConfig+0x438>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	685a      	ldr	r2, [r3, #4]
 80036d2:	4613      	mov	r3, r2
 80036d4:	005b      	lsls	r3, r3, #1
 80036d6:	4413      	add	r3, r2
 80036d8:	69fa      	ldr	r2, [r7, #28]
 80036da:	429a      	cmp	r2, r3
 80036dc:	d305      	bcc.n	80036ea <UART_SetConfig+0x246>
          (pclk > (4096U * huart->Init.BaudRate)))
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	685b      	ldr	r3, [r3, #4]
 80036e2:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80036e4:	69fa      	ldr	r2, [r7, #28]
 80036e6:	429a      	cmp	r2, r3
 80036e8:	d903      	bls.n	80036f2 <UART_SetConfig+0x24e>
      {
        ret = HAL_ERROR;
 80036ea:	2301      	movs	r3, #1
 80036ec:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80036f0:	e0f4      	b.n	80038dc <UART_SetConfig+0x438>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80036f2:	69fb      	ldr	r3, [r7, #28]
 80036f4:	2200      	movs	r2, #0
 80036f6:	461c      	mov	r4, r3
 80036f8:	4615      	mov	r5, r2
 80036fa:	f04f 0200 	mov.w	r2, #0
 80036fe:	f04f 0300 	mov.w	r3, #0
 8003702:	022b      	lsls	r3, r5, #8
 8003704:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8003708:	0222      	lsls	r2, r4, #8
 800370a:	68f9      	ldr	r1, [r7, #12]
 800370c:	6849      	ldr	r1, [r1, #4]
 800370e:	0849      	lsrs	r1, r1, #1
 8003710:	2000      	movs	r0, #0
 8003712:	4688      	mov	r8, r1
 8003714:	4681      	mov	r9, r0
 8003716:	eb12 0a08 	adds.w	sl, r2, r8
 800371a:	eb43 0b09 	adc.w	fp, r3, r9
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	685b      	ldr	r3, [r3, #4]
 8003722:	2200      	movs	r2, #0
 8003724:	603b      	str	r3, [r7, #0]
 8003726:	607a      	str	r2, [r7, #4]
 8003728:	e9d7 2300 	ldrd	r2, r3, [r7]
 800372c:	4650      	mov	r0, sl
 800372e:	4659      	mov	r1, fp
 8003730:	f7fc fd9e 	bl	8000270 <__aeabi_uldivmod>
 8003734:	4602      	mov	r2, r0
 8003736:	460b      	mov	r3, r1
 8003738:	4613      	mov	r3, r2
 800373a:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800373c:	69bb      	ldr	r3, [r7, #24]
 800373e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003742:	d308      	bcc.n	8003756 <UART_SetConfig+0x2b2>
 8003744:	69bb      	ldr	r3, [r7, #24]
 8003746:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800374a:	d204      	bcs.n	8003756 <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	69ba      	ldr	r2, [r7, #24]
 8003752:	60da      	str	r2, [r3, #12]
 8003754:	e0c2      	b.n	80038dc <UART_SetConfig+0x438>
        }
        else
        {
          ret = HAL_ERROR;
 8003756:	2301      	movs	r3, #1
 8003758:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800375c:	e0be      	b.n	80038dc <UART_SetConfig+0x438>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	69db      	ldr	r3, [r3, #28]
 8003762:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003766:	d16a      	bne.n	800383e <UART_SetConfig+0x39a>
  {
    switch (clocksource)
 8003768:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800376c:	2b08      	cmp	r3, #8
 800376e:	d834      	bhi.n	80037da <UART_SetConfig+0x336>
 8003770:	a201      	add	r2, pc, #4	@ (adr r2, 8003778 <UART_SetConfig+0x2d4>)
 8003772:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003776:	bf00      	nop
 8003778:	0800379d 	.word	0x0800379d
 800377c:	080037bd 	.word	0x080037bd
 8003780:	080037c5 	.word	0x080037c5
 8003784:	080037db 	.word	0x080037db
 8003788:	080037cb 	.word	0x080037cb
 800378c:	080037db 	.word	0x080037db
 8003790:	080037db 	.word	0x080037db
 8003794:	080037db 	.word	0x080037db
 8003798:	080037d3 	.word	0x080037d3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800379c:	f7fe faf8 	bl	8001d90 <HAL_RCC_GetPCLK1Freq>
 80037a0:	61f8      	str	r0, [r7, #28]
        break;
 80037a2:	e020      	b.n	80037e6 <UART_SetConfig+0x342>
 80037a4:	efff69f3 	.word	0xefff69f3
 80037a8:	40008000 	.word	0x40008000
 80037ac:	40013800 	.word	0x40013800
 80037b0:	40021000 	.word	0x40021000
 80037b4:	40004400 	.word	0x40004400
 80037b8:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80037bc:	f7fe fafe 	bl	8001dbc <HAL_RCC_GetPCLK2Freq>
 80037c0:	61f8      	str	r0, [r7, #28]
        break;
 80037c2:	e010      	b.n	80037e6 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80037c4:	4b4c      	ldr	r3, [pc, #304]	@ (80038f8 <UART_SetConfig+0x454>)
 80037c6:	61fb      	str	r3, [r7, #28]
        break;
 80037c8:	e00d      	b.n	80037e6 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80037ca:	f7fe fa49 	bl	8001c60 <HAL_RCC_GetSysClockFreq>
 80037ce:	61f8      	str	r0, [r7, #28]
        break;
 80037d0:	e009      	b.n	80037e6 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80037d2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80037d6:	61fb      	str	r3, [r7, #28]
        break;
 80037d8:	e005      	b.n	80037e6 <UART_SetConfig+0x342>
      default:
        pclk = 0U;
 80037da:	2300      	movs	r3, #0
 80037dc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80037de:	2301      	movs	r3, #1
 80037e0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80037e4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80037e6:	69fb      	ldr	r3, [r7, #28]
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d077      	beq.n	80038dc <UART_SetConfig+0x438>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80037ec:	69fb      	ldr	r3, [r7, #28]
 80037ee:	005a      	lsls	r2, r3, #1
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	685b      	ldr	r3, [r3, #4]
 80037f4:	085b      	lsrs	r3, r3, #1
 80037f6:	441a      	add	r2, r3
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	685b      	ldr	r3, [r3, #4]
 80037fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003800:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003802:	69bb      	ldr	r3, [r7, #24]
 8003804:	2b0f      	cmp	r3, #15
 8003806:	d916      	bls.n	8003836 <UART_SetConfig+0x392>
 8003808:	69bb      	ldr	r3, [r7, #24]
 800380a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800380e:	d212      	bcs.n	8003836 <UART_SetConfig+0x392>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003810:	69bb      	ldr	r3, [r7, #24]
 8003812:	b29b      	uxth	r3, r3
 8003814:	f023 030f 	bic.w	r3, r3, #15
 8003818:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800381a:	69bb      	ldr	r3, [r7, #24]
 800381c:	085b      	lsrs	r3, r3, #1
 800381e:	b29b      	uxth	r3, r3
 8003820:	f003 0307 	and.w	r3, r3, #7
 8003824:	b29a      	uxth	r2, r3
 8003826:	8afb      	ldrh	r3, [r7, #22]
 8003828:	4313      	orrs	r3, r2
 800382a:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	8afa      	ldrh	r2, [r7, #22]
 8003832:	60da      	str	r2, [r3, #12]
 8003834:	e052      	b.n	80038dc <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 8003836:	2301      	movs	r3, #1
 8003838:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800383c:	e04e      	b.n	80038dc <UART_SetConfig+0x438>
      }
    }
  }
  else
  {
    switch (clocksource)
 800383e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003842:	2b08      	cmp	r3, #8
 8003844:	d827      	bhi.n	8003896 <UART_SetConfig+0x3f2>
 8003846:	a201      	add	r2, pc, #4	@ (adr r2, 800384c <UART_SetConfig+0x3a8>)
 8003848:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800384c:	08003871 	.word	0x08003871
 8003850:	08003879 	.word	0x08003879
 8003854:	08003881 	.word	0x08003881
 8003858:	08003897 	.word	0x08003897
 800385c:	08003887 	.word	0x08003887
 8003860:	08003897 	.word	0x08003897
 8003864:	08003897 	.word	0x08003897
 8003868:	08003897 	.word	0x08003897
 800386c:	0800388f 	.word	0x0800388f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003870:	f7fe fa8e 	bl	8001d90 <HAL_RCC_GetPCLK1Freq>
 8003874:	61f8      	str	r0, [r7, #28]
        break;
 8003876:	e014      	b.n	80038a2 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003878:	f7fe faa0 	bl	8001dbc <HAL_RCC_GetPCLK2Freq>
 800387c:	61f8      	str	r0, [r7, #28]
        break;
 800387e:	e010      	b.n	80038a2 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003880:	4b1d      	ldr	r3, [pc, #116]	@ (80038f8 <UART_SetConfig+0x454>)
 8003882:	61fb      	str	r3, [r7, #28]
        break;
 8003884:	e00d      	b.n	80038a2 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003886:	f7fe f9eb 	bl	8001c60 <HAL_RCC_GetSysClockFreq>
 800388a:	61f8      	str	r0, [r7, #28]
        break;
 800388c:	e009      	b.n	80038a2 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800388e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003892:	61fb      	str	r3, [r7, #28]
        break;
 8003894:	e005      	b.n	80038a2 <UART_SetConfig+0x3fe>
      default:
        pclk = 0U;
 8003896:	2300      	movs	r3, #0
 8003898:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800389a:	2301      	movs	r3, #1
 800389c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80038a0:	bf00      	nop
    }

    if (pclk != 0U)
 80038a2:	69fb      	ldr	r3, [r7, #28]
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d019      	beq.n	80038dc <UART_SetConfig+0x438>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	685b      	ldr	r3, [r3, #4]
 80038ac:	085a      	lsrs	r2, r3, #1
 80038ae:	69fb      	ldr	r3, [r7, #28]
 80038b0:	441a      	add	r2, r3
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	685b      	ldr	r3, [r3, #4]
 80038b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80038ba:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80038bc:	69bb      	ldr	r3, [r7, #24]
 80038be:	2b0f      	cmp	r3, #15
 80038c0:	d909      	bls.n	80038d6 <UART_SetConfig+0x432>
 80038c2:	69bb      	ldr	r3, [r7, #24]
 80038c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80038c8:	d205      	bcs.n	80038d6 <UART_SetConfig+0x432>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80038ca:	69bb      	ldr	r3, [r7, #24]
 80038cc:	b29a      	uxth	r2, r3
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	60da      	str	r2, [r3, #12]
 80038d4:	e002      	b.n	80038dc <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 80038d6:	2301      	movs	r3, #1
 80038d8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	2200      	movs	r2, #0
 80038e0:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	2200      	movs	r2, #0
 80038e6:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80038e8:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 80038ec:	4618      	mov	r0, r3
 80038ee:	3728      	adds	r7, #40	@ 0x28
 80038f0:	46bd      	mov	sp, r7
 80038f2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80038f6:	bf00      	nop
 80038f8:	00f42400 	.word	0x00f42400

080038fc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80038fc:	b480      	push	{r7}
 80038fe:	b083      	sub	sp, #12
 8003900:	af00      	add	r7, sp, #0
 8003902:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003908:	f003 0308 	and.w	r3, r3, #8
 800390c:	2b00      	cmp	r3, #0
 800390e:	d00a      	beq.n	8003926 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	685b      	ldr	r3, [r3, #4]
 8003916:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	430a      	orrs	r2, r1
 8003924:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800392a:	f003 0301 	and.w	r3, r3, #1
 800392e:	2b00      	cmp	r3, #0
 8003930:	d00a      	beq.n	8003948 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	685b      	ldr	r3, [r3, #4]
 8003938:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	430a      	orrs	r2, r1
 8003946:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800394c:	f003 0302 	and.w	r3, r3, #2
 8003950:	2b00      	cmp	r3, #0
 8003952:	d00a      	beq.n	800396a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	685b      	ldr	r3, [r3, #4]
 800395a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	430a      	orrs	r2, r1
 8003968:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800396e:	f003 0304 	and.w	r3, r3, #4
 8003972:	2b00      	cmp	r3, #0
 8003974:	d00a      	beq.n	800398c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	685b      	ldr	r3, [r3, #4]
 800397c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	430a      	orrs	r2, r1
 800398a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003990:	f003 0310 	and.w	r3, r3, #16
 8003994:	2b00      	cmp	r3, #0
 8003996:	d00a      	beq.n	80039ae <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	689b      	ldr	r3, [r3, #8]
 800399e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	430a      	orrs	r2, r1
 80039ac:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039b2:	f003 0320 	and.w	r3, r3, #32
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d00a      	beq.n	80039d0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	689b      	ldr	r3, [r3, #8]
 80039c0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	430a      	orrs	r2, r1
 80039ce:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d01a      	beq.n	8003a12 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	685b      	ldr	r3, [r3, #4]
 80039e2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	430a      	orrs	r2, r1
 80039f0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039f6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80039fa:	d10a      	bne.n	8003a12 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	685b      	ldr	r3, [r3, #4]
 8003a02:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	430a      	orrs	r2, r1
 8003a10:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a16:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d00a      	beq.n	8003a34 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	685b      	ldr	r3, [r3, #4]
 8003a24:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	430a      	orrs	r2, r1
 8003a32:	605a      	str	r2, [r3, #4]
  }
}
 8003a34:	bf00      	nop
 8003a36:	370c      	adds	r7, #12
 8003a38:	46bd      	mov	sp, r7
 8003a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a3e:	4770      	bx	lr

08003a40 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003a40:	b580      	push	{r7, lr}
 8003a42:	b098      	sub	sp, #96	@ 0x60
 8003a44:	af02      	add	r7, sp, #8
 8003a46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	2200      	movs	r2, #0
 8003a4c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003a50:	f7fd f90a 	bl	8000c68 <HAL_GetTick>
 8003a54:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	f003 0308 	and.w	r3, r3, #8
 8003a60:	2b08      	cmp	r3, #8
 8003a62:	d12e      	bne.n	8003ac2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003a64:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003a68:	9300      	str	r3, [sp, #0]
 8003a6a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003a6c:	2200      	movs	r2, #0
 8003a6e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8003a72:	6878      	ldr	r0, [r7, #4]
 8003a74:	f000 f88c 	bl	8003b90 <UART_WaitOnFlagUntilTimeout>
 8003a78:	4603      	mov	r3, r0
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d021      	beq.n	8003ac2 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a86:	e853 3f00 	ldrex	r3, [r3]
 8003a8a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003a8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a8e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003a92:	653b      	str	r3, [r7, #80]	@ 0x50
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	461a      	mov	r2, r3
 8003a9a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003a9c:	647b      	str	r3, [r7, #68]	@ 0x44
 8003a9e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003aa0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003aa2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003aa4:	e841 2300 	strex	r3, r2, [r1]
 8003aa8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003aaa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d1e6      	bne.n	8003a7e <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	2220      	movs	r2, #32
 8003ab4:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	2200      	movs	r2, #0
 8003aba:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003abe:	2303      	movs	r3, #3
 8003ac0:	e062      	b.n	8003b88 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	f003 0304 	and.w	r3, r3, #4
 8003acc:	2b04      	cmp	r3, #4
 8003ace:	d149      	bne.n	8003b64 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003ad0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003ad4:	9300      	str	r3, [sp, #0]
 8003ad6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003ad8:	2200      	movs	r2, #0
 8003ada:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8003ade:	6878      	ldr	r0, [r7, #4]
 8003ae0:	f000 f856 	bl	8003b90 <UART_WaitOnFlagUntilTimeout>
 8003ae4:	4603      	mov	r3, r0
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d03c      	beq.n	8003b64 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003af0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003af2:	e853 3f00 	ldrex	r3, [r3]
 8003af6:	623b      	str	r3, [r7, #32]
   return(result);
 8003af8:	6a3b      	ldr	r3, [r7, #32]
 8003afa:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003afe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	461a      	mov	r2, r3
 8003b06:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003b08:	633b      	str	r3, [r7, #48]	@ 0x30
 8003b0a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b0c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003b0e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003b10:	e841 2300 	strex	r3, r2, [r1]
 8003b14:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003b16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d1e6      	bne.n	8003aea <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	3308      	adds	r3, #8
 8003b22:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b24:	693b      	ldr	r3, [r7, #16]
 8003b26:	e853 3f00 	ldrex	r3, [r3]
 8003b2a:	60fb      	str	r3, [r7, #12]
   return(result);
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	f023 0301 	bic.w	r3, r3, #1
 8003b32:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	3308      	adds	r3, #8
 8003b3a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003b3c:	61fa      	str	r2, [r7, #28]
 8003b3e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b40:	69b9      	ldr	r1, [r7, #24]
 8003b42:	69fa      	ldr	r2, [r7, #28]
 8003b44:	e841 2300 	strex	r3, r2, [r1]
 8003b48:	617b      	str	r3, [r7, #20]
   return(result);
 8003b4a:	697b      	ldr	r3, [r7, #20]
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d1e5      	bne.n	8003b1c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	2220      	movs	r2, #32
 8003b54:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	2200      	movs	r2, #0
 8003b5c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003b60:	2303      	movs	r3, #3
 8003b62:	e011      	b.n	8003b88 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	2220      	movs	r2, #32
 8003b68:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	2220      	movs	r2, #32
 8003b6e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	2200      	movs	r2, #0
 8003b76:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	2200      	movs	r2, #0
 8003b7c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	2200      	movs	r2, #0
 8003b82:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8003b86:	2300      	movs	r3, #0
}
 8003b88:	4618      	mov	r0, r3
 8003b8a:	3758      	adds	r7, #88	@ 0x58
 8003b8c:	46bd      	mov	sp, r7
 8003b8e:	bd80      	pop	{r7, pc}

08003b90 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003b90:	b580      	push	{r7, lr}
 8003b92:	b084      	sub	sp, #16
 8003b94:	af00      	add	r7, sp, #0
 8003b96:	60f8      	str	r0, [r7, #12]
 8003b98:	60b9      	str	r1, [r7, #8]
 8003b9a:	603b      	str	r3, [r7, #0]
 8003b9c:	4613      	mov	r3, r2
 8003b9e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003ba0:	e049      	b.n	8003c36 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ba2:	69bb      	ldr	r3, [r7, #24]
 8003ba4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ba8:	d045      	beq.n	8003c36 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003baa:	f7fd f85d 	bl	8000c68 <HAL_GetTick>
 8003bae:	4602      	mov	r2, r0
 8003bb0:	683b      	ldr	r3, [r7, #0]
 8003bb2:	1ad3      	subs	r3, r2, r3
 8003bb4:	69ba      	ldr	r2, [r7, #24]
 8003bb6:	429a      	cmp	r2, r3
 8003bb8:	d302      	bcc.n	8003bc0 <UART_WaitOnFlagUntilTimeout+0x30>
 8003bba:	69bb      	ldr	r3, [r7, #24]
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d101      	bne.n	8003bc4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003bc0:	2303      	movs	r3, #3
 8003bc2:	e048      	b.n	8003c56 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f003 0304 	and.w	r3, r3, #4
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d031      	beq.n	8003c36 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	69db      	ldr	r3, [r3, #28]
 8003bd8:	f003 0308 	and.w	r3, r3, #8
 8003bdc:	2b08      	cmp	r3, #8
 8003bde:	d110      	bne.n	8003c02 <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	2208      	movs	r2, #8
 8003be6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003be8:	68f8      	ldr	r0, [r7, #12]
 8003bea:	f000 f838 	bl	8003c5e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	2208      	movs	r2, #8
 8003bf2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	2200      	movs	r2, #0
 8003bfa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8003bfe:	2301      	movs	r3, #1
 8003c00:	e029      	b.n	8003c56 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	69db      	ldr	r3, [r3, #28]
 8003c08:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003c0c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003c10:	d111      	bne.n	8003c36 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003c1a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003c1c:	68f8      	ldr	r0, [r7, #12]
 8003c1e:	f000 f81e 	bl	8003c5e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	2220      	movs	r2, #32
 8003c26:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8003c32:	2303      	movs	r3, #3
 8003c34:	e00f      	b.n	8003c56 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	69da      	ldr	r2, [r3, #28]
 8003c3c:	68bb      	ldr	r3, [r7, #8]
 8003c3e:	4013      	ands	r3, r2
 8003c40:	68ba      	ldr	r2, [r7, #8]
 8003c42:	429a      	cmp	r2, r3
 8003c44:	bf0c      	ite	eq
 8003c46:	2301      	moveq	r3, #1
 8003c48:	2300      	movne	r3, #0
 8003c4a:	b2db      	uxtb	r3, r3
 8003c4c:	461a      	mov	r2, r3
 8003c4e:	79fb      	ldrb	r3, [r7, #7]
 8003c50:	429a      	cmp	r2, r3
 8003c52:	d0a6      	beq.n	8003ba2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003c54:	2300      	movs	r3, #0
}
 8003c56:	4618      	mov	r0, r3
 8003c58:	3710      	adds	r7, #16
 8003c5a:	46bd      	mov	sp, r7
 8003c5c:	bd80      	pop	{r7, pc}

08003c5e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003c5e:	b480      	push	{r7}
 8003c60:	b095      	sub	sp, #84	@ 0x54
 8003c62:	af00      	add	r7, sp, #0
 8003c64:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c6e:	e853 3f00 	ldrex	r3, [r3]
 8003c72:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003c74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c76:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003c7a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	461a      	mov	r2, r3
 8003c82:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003c84:	643b      	str	r3, [r7, #64]	@ 0x40
 8003c86:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c88:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003c8a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003c8c:	e841 2300 	strex	r3, r2, [r1]
 8003c90:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003c92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d1e6      	bne.n	8003c66 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	3308      	adds	r3, #8
 8003c9e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ca0:	6a3b      	ldr	r3, [r7, #32]
 8003ca2:	e853 3f00 	ldrex	r3, [r3]
 8003ca6:	61fb      	str	r3, [r7, #28]
   return(result);
 8003ca8:	69fb      	ldr	r3, [r7, #28]
 8003caa:	f023 0301 	bic.w	r3, r3, #1
 8003cae:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	3308      	adds	r3, #8
 8003cb6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003cb8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003cba:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cbc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003cbe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003cc0:	e841 2300 	strex	r3, r2, [r1]
 8003cc4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003cc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d1e5      	bne.n	8003c98 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003cd0:	2b01      	cmp	r3, #1
 8003cd2:	d118      	bne.n	8003d06 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	e853 3f00 	ldrex	r3, [r3]
 8003ce0:	60bb      	str	r3, [r7, #8]
   return(result);
 8003ce2:	68bb      	ldr	r3, [r7, #8]
 8003ce4:	f023 0310 	bic.w	r3, r3, #16
 8003ce8:	647b      	str	r3, [r7, #68]	@ 0x44
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	461a      	mov	r2, r3
 8003cf0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003cf2:	61bb      	str	r3, [r7, #24]
 8003cf4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cf6:	6979      	ldr	r1, [r7, #20]
 8003cf8:	69ba      	ldr	r2, [r7, #24]
 8003cfa:	e841 2300 	strex	r3, r2, [r1]
 8003cfe:	613b      	str	r3, [r7, #16]
   return(result);
 8003d00:	693b      	ldr	r3, [r7, #16]
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d1e6      	bne.n	8003cd4 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	2220      	movs	r2, #32
 8003d0a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	2200      	movs	r2, #0
 8003d12:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	2200      	movs	r2, #0
 8003d18:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8003d1a:	bf00      	nop
 8003d1c:	3754      	adds	r7, #84	@ 0x54
 8003d1e:	46bd      	mov	sp, r7
 8003d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d24:	4770      	bx	lr
	...

08003d28 <siprintf>:
 8003d28:	b40e      	push	{r1, r2, r3}
 8003d2a:	b500      	push	{lr}
 8003d2c:	b09c      	sub	sp, #112	@ 0x70
 8003d2e:	ab1d      	add	r3, sp, #116	@ 0x74
 8003d30:	9002      	str	r0, [sp, #8]
 8003d32:	9006      	str	r0, [sp, #24]
 8003d34:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8003d38:	4809      	ldr	r0, [pc, #36]	@ (8003d60 <siprintf+0x38>)
 8003d3a:	9107      	str	r1, [sp, #28]
 8003d3c:	9104      	str	r1, [sp, #16]
 8003d3e:	4909      	ldr	r1, [pc, #36]	@ (8003d64 <siprintf+0x3c>)
 8003d40:	f853 2b04 	ldr.w	r2, [r3], #4
 8003d44:	9105      	str	r1, [sp, #20]
 8003d46:	6800      	ldr	r0, [r0, #0]
 8003d48:	9301      	str	r3, [sp, #4]
 8003d4a:	a902      	add	r1, sp, #8
 8003d4c:	f000 f994 	bl	8004078 <_svfiprintf_r>
 8003d50:	9b02      	ldr	r3, [sp, #8]
 8003d52:	2200      	movs	r2, #0
 8003d54:	701a      	strb	r2, [r3, #0]
 8003d56:	b01c      	add	sp, #112	@ 0x70
 8003d58:	f85d eb04 	ldr.w	lr, [sp], #4
 8003d5c:	b003      	add	sp, #12
 8003d5e:	4770      	bx	lr
 8003d60:	2000000c 	.word	0x2000000c
 8003d64:	ffff0208 	.word	0xffff0208

08003d68 <memset>:
 8003d68:	4402      	add	r2, r0
 8003d6a:	4603      	mov	r3, r0
 8003d6c:	4293      	cmp	r3, r2
 8003d6e:	d100      	bne.n	8003d72 <memset+0xa>
 8003d70:	4770      	bx	lr
 8003d72:	f803 1b01 	strb.w	r1, [r3], #1
 8003d76:	e7f9      	b.n	8003d6c <memset+0x4>

08003d78 <__errno>:
 8003d78:	4b01      	ldr	r3, [pc, #4]	@ (8003d80 <__errno+0x8>)
 8003d7a:	6818      	ldr	r0, [r3, #0]
 8003d7c:	4770      	bx	lr
 8003d7e:	bf00      	nop
 8003d80:	2000000c 	.word	0x2000000c

08003d84 <__libc_init_array>:
 8003d84:	b570      	push	{r4, r5, r6, lr}
 8003d86:	4d0d      	ldr	r5, [pc, #52]	@ (8003dbc <__libc_init_array+0x38>)
 8003d88:	4c0d      	ldr	r4, [pc, #52]	@ (8003dc0 <__libc_init_array+0x3c>)
 8003d8a:	1b64      	subs	r4, r4, r5
 8003d8c:	10a4      	asrs	r4, r4, #2
 8003d8e:	2600      	movs	r6, #0
 8003d90:	42a6      	cmp	r6, r4
 8003d92:	d109      	bne.n	8003da8 <__libc_init_array+0x24>
 8003d94:	4d0b      	ldr	r5, [pc, #44]	@ (8003dc4 <__libc_init_array+0x40>)
 8003d96:	4c0c      	ldr	r4, [pc, #48]	@ (8003dc8 <__libc_init_array+0x44>)
 8003d98:	f000 fc66 	bl	8004668 <_init>
 8003d9c:	1b64      	subs	r4, r4, r5
 8003d9e:	10a4      	asrs	r4, r4, #2
 8003da0:	2600      	movs	r6, #0
 8003da2:	42a6      	cmp	r6, r4
 8003da4:	d105      	bne.n	8003db2 <__libc_init_array+0x2e>
 8003da6:	bd70      	pop	{r4, r5, r6, pc}
 8003da8:	f855 3b04 	ldr.w	r3, [r5], #4
 8003dac:	4798      	blx	r3
 8003dae:	3601      	adds	r6, #1
 8003db0:	e7ee      	b.n	8003d90 <__libc_init_array+0xc>
 8003db2:	f855 3b04 	ldr.w	r3, [r5], #4
 8003db6:	4798      	blx	r3
 8003db8:	3601      	adds	r6, #1
 8003dba:	e7f2      	b.n	8003da2 <__libc_init_array+0x1e>
 8003dbc:	08004748 	.word	0x08004748
 8003dc0:	08004748 	.word	0x08004748
 8003dc4:	08004748 	.word	0x08004748
 8003dc8:	0800474c 	.word	0x0800474c

08003dcc <__retarget_lock_acquire_recursive>:
 8003dcc:	4770      	bx	lr

08003dce <__retarget_lock_release_recursive>:
 8003dce:	4770      	bx	lr

08003dd0 <_free_r>:
 8003dd0:	b538      	push	{r3, r4, r5, lr}
 8003dd2:	4605      	mov	r5, r0
 8003dd4:	2900      	cmp	r1, #0
 8003dd6:	d041      	beq.n	8003e5c <_free_r+0x8c>
 8003dd8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003ddc:	1f0c      	subs	r4, r1, #4
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	bfb8      	it	lt
 8003de2:	18e4      	addlt	r4, r4, r3
 8003de4:	f000 f8e0 	bl	8003fa8 <__malloc_lock>
 8003de8:	4a1d      	ldr	r2, [pc, #116]	@ (8003e60 <_free_r+0x90>)
 8003dea:	6813      	ldr	r3, [r2, #0]
 8003dec:	b933      	cbnz	r3, 8003dfc <_free_r+0x2c>
 8003dee:	6063      	str	r3, [r4, #4]
 8003df0:	6014      	str	r4, [r2, #0]
 8003df2:	4628      	mov	r0, r5
 8003df4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003df8:	f000 b8dc 	b.w	8003fb4 <__malloc_unlock>
 8003dfc:	42a3      	cmp	r3, r4
 8003dfe:	d908      	bls.n	8003e12 <_free_r+0x42>
 8003e00:	6820      	ldr	r0, [r4, #0]
 8003e02:	1821      	adds	r1, r4, r0
 8003e04:	428b      	cmp	r3, r1
 8003e06:	bf01      	itttt	eq
 8003e08:	6819      	ldreq	r1, [r3, #0]
 8003e0a:	685b      	ldreq	r3, [r3, #4]
 8003e0c:	1809      	addeq	r1, r1, r0
 8003e0e:	6021      	streq	r1, [r4, #0]
 8003e10:	e7ed      	b.n	8003dee <_free_r+0x1e>
 8003e12:	461a      	mov	r2, r3
 8003e14:	685b      	ldr	r3, [r3, #4]
 8003e16:	b10b      	cbz	r3, 8003e1c <_free_r+0x4c>
 8003e18:	42a3      	cmp	r3, r4
 8003e1a:	d9fa      	bls.n	8003e12 <_free_r+0x42>
 8003e1c:	6811      	ldr	r1, [r2, #0]
 8003e1e:	1850      	adds	r0, r2, r1
 8003e20:	42a0      	cmp	r0, r4
 8003e22:	d10b      	bne.n	8003e3c <_free_r+0x6c>
 8003e24:	6820      	ldr	r0, [r4, #0]
 8003e26:	4401      	add	r1, r0
 8003e28:	1850      	adds	r0, r2, r1
 8003e2a:	4283      	cmp	r3, r0
 8003e2c:	6011      	str	r1, [r2, #0]
 8003e2e:	d1e0      	bne.n	8003df2 <_free_r+0x22>
 8003e30:	6818      	ldr	r0, [r3, #0]
 8003e32:	685b      	ldr	r3, [r3, #4]
 8003e34:	6053      	str	r3, [r2, #4]
 8003e36:	4408      	add	r0, r1
 8003e38:	6010      	str	r0, [r2, #0]
 8003e3a:	e7da      	b.n	8003df2 <_free_r+0x22>
 8003e3c:	d902      	bls.n	8003e44 <_free_r+0x74>
 8003e3e:	230c      	movs	r3, #12
 8003e40:	602b      	str	r3, [r5, #0]
 8003e42:	e7d6      	b.n	8003df2 <_free_r+0x22>
 8003e44:	6820      	ldr	r0, [r4, #0]
 8003e46:	1821      	adds	r1, r4, r0
 8003e48:	428b      	cmp	r3, r1
 8003e4a:	bf04      	itt	eq
 8003e4c:	6819      	ldreq	r1, [r3, #0]
 8003e4e:	685b      	ldreq	r3, [r3, #4]
 8003e50:	6063      	str	r3, [r4, #4]
 8003e52:	bf04      	itt	eq
 8003e54:	1809      	addeq	r1, r1, r0
 8003e56:	6021      	streq	r1, [r4, #0]
 8003e58:	6054      	str	r4, [r2, #4]
 8003e5a:	e7ca      	b.n	8003df2 <_free_r+0x22>
 8003e5c:	bd38      	pop	{r3, r4, r5, pc}
 8003e5e:	bf00      	nop
 8003e60:	200002d0 	.word	0x200002d0

08003e64 <sbrk_aligned>:
 8003e64:	b570      	push	{r4, r5, r6, lr}
 8003e66:	4e0f      	ldr	r6, [pc, #60]	@ (8003ea4 <sbrk_aligned+0x40>)
 8003e68:	460c      	mov	r4, r1
 8003e6a:	6831      	ldr	r1, [r6, #0]
 8003e6c:	4605      	mov	r5, r0
 8003e6e:	b911      	cbnz	r1, 8003e76 <sbrk_aligned+0x12>
 8003e70:	f000 fba6 	bl	80045c0 <_sbrk_r>
 8003e74:	6030      	str	r0, [r6, #0]
 8003e76:	4621      	mov	r1, r4
 8003e78:	4628      	mov	r0, r5
 8003e7a:	f000 fba1 	bl	80045c0 <_sbrk_r>
 8003e7e:	1c43      	adds	r3, r0, #1
 8003e80:	d103      	bne.n	8003e8a <sbrk_aligned+0x26>
 8003e82:	f04f 34ff 	mov.w	r4, #4294967295
 8003e86:	4620      	mov	r0, r4
 8003e88:	bd70      	pop	{r4, r5, r6, pc}
 8003e8a:	1cc4      	adds	r4, r0, #3
 8003e8c:	f024 0403 	bic.w	r4, r4, #3
 8003e90:	42a0      	cmp	r0, r4
 8003e92:	d0f8      	beq.n	8003e86 <sbrk_aligned+0x22>
 8003e94:	1a21      	subs	r1, r4, r0
 8003e96:	4628      	mov	r0, r5
 8003e98:	f000 fb92 	bl	80045c0 <_sbrk_r>
 8003e9c:	3001      	adds	r0, #1
 8003e9e:	d1f2      	bne.n	8003e86 <sbrk_aligned+0x22>
 8003ea0:	e7ef      	b.n	8003e82 <sbrk_aligned+0x1e>
 8003ea2:	bf00      	nop
 8003ea4:	200002cc 	.word	0x200002cc

08003ea8 <_malloc_r>:
 8003ea8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003eac:	1ccd      	adds	r5, r1, #3
 8003eae:	f025 0503 	bic.w	r5, r5, #3
 8003eb2:	3508      	adds	r5, #8
 8003eb4:	2d0c      	cmp	r5, #12
 8003eb6:	bf38      	it	cc
 8003eb8:	250c      	movcc	r5, #12
 8003eba:	2d00      	cmp	r5, #0
 8003ebc:	4606      	mov	r6, r0
 8003ebe:	db01      	blt.n	8003ec4 <_malloc_r+0x1c>
 8003ec0:	42a9      	cmp	r1, r5
 8003ec2:	d904      	bls.n	8003ece <_malloc_r+0x26>
 8003ec4:	230c      	movs	r3, #12
 8003ec6:	6033      	str	r3, [r6, #0]
 8003ec8:	2000      	movs	r0, #0
 8003eca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003ece:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003fa4 <_malloc_r+0xfc>
 8003ed2:	f000 f869 	bl	8003fa8 <__malloc_lock>
 8003ed6:	f8d8 3000 	ldr.w	r3, [r8]
 8003eda:	461c      	mov	r4, r3
 8003edc:	bb44      	cbnz	r4, 8003f30 <_malloc_r+0x88>
 8003ede:	4629      	mov	r1, r5
 8003ee0:	4630      	mov	r0, r6
 8003ee2:	f7ff ffbf 	bl	8003e64 <sbrk_aligned>
 8003ee6:	1c43      	adds	r3, r0, #1
 8003ee8:	4604      	mov	r4, r0
 8003eea:	d158      	bne.n	8003f9e <_malloc_r+0xf6>
 8003eec:	f8d8 4000 	ldr.w	r4, [r8]
 8003ef0:	4627      	mov	r7, r4
 8003ef2:	2f00      	cmp	r7, #0
 8003ef4:	d143      	bne.n	8003f7e <_malloc_r+0xd6>
 8003ef6:	2c00      	cmp	r4, #0
 8003ef8:	d04b      	beq.n	8003f92 <_malloc_r+0xea>
 8003efa:	6823      	ldr	r3, [r4, #0]
 8003efc:	4639      	mov	r1, r7
 8003efe:	4630      	mov	r0, r6
 8003f00:	eb04 0903 	add.w	r9, r4, r3
 8003f04:	f000 fb5c 	bl	80045c0 <_sbrk_r>
 8003f08:	4581      	cmp	r9, r0
 8003f0a:	d142      	bne.n	8003f92 <_malloc_r+0xea>
 8003f0c:	6821      	ldr	r1, [r4, #0]
 8003f0e:	1a6d      	subs	r5, r5, r1
 8003f10:	4629      	mov	r1, r5
 8003f12:	4630      	mov	r0, r6
 8003f14:	f7ff ffa6 	bl	8003e64 <sbrk_aligned>
 8003f18:	3001      	adds	r0, #1
 8003f1a:	d03a      	beq.n	8003f92 <_malloc_r+0xea>
 8003f1c:	6823      	ldr	r3, [r4, #0]
 8003f1e:	442b      	add	r3, r5
 8003f20:	6023      	str	r3, [r4, #0]
 8003f22:	f8d8 3000 	ldr.w	r3, [r8]
 8003f26:	685a      	ldr	r2, [r3, #4]
 8003f28:	bb62      	cbnz	r2, 8003f84 <_malloc_r+0xdc>
 8003f2a:	f8c8 7000 	str.w	r7, [r8]
 8003f2e:	e00f      	b.n	8003f50 <_malloc_r+0xa8>
 8003f30:	6822      	ldr	r2, [r4, #0]
 8003f32:	1b52      	subs	r2, r2, r5
 8003f34:	d420      	bmi.n	8003f78 <_malloc_r+0xd0>
 8003f36:	2a0b      	cmp	r2, #11
 8003f38:	d917      	bls.n	8003f6a <_malloc_r+0xc2>
 8003f3a:	1961      	adds	r1, r4, r5
 8003f3c:	42a3      	cmp	r3, r4
 8003f3e:	6025      	str	r5, [r4, #0]
 8003f40:	bf18      	it	ne
 8003f42:	6059      	strne	r1, [r3, #4]
 8003f44:	6863      	ldr	r3, [r4, #4]
 8003f46:	bf08      	it	eq
 8003f48:	f8c8 1000 	streq.w	r1, [r8]
 8003f4c:	5162      	str	r2, [r4, r5]
 8003f4e:	604b      	str	r3, [r1, #4]
 8003f50:	4630      	mov	r0, r6
 8003f52:	f000 f82f 	bl	8003fb4 <__malloc_unlock>
 8003f56:	f104 000b 	add.w	r0, r4, #11
 8003f5a:	1d23      	adds	r3, r4, #4
 8003f5c:	f020 0007 	bic.w	r0, r0, #7
 8003f60:	1ac2      	subs	r2, r0, r3
 8003f62:	bf1c      	itt	ne
 8003f64:	1a1b      	subne	r3, r3, r0
 8003f66:	50a3      	strne	r3, [r4, r2]
 8003f68:	e7af      	b.n	8003eca <_malloc_r+0x22>
 8003f6a:	6862      	ldr	r2, [r4, #4]
 8003f6c:	42a3      	cmp	r3, r4
 8003f6e:	bf0c      	ite	eq
 8003f70:	f8c8 2000 	streq.w	r2, [r8]
 8003f74:	605a      	strne	r2, [r3, #4]
 8003f76:	e7eb      	b.n	8003f50 <_malloc_r+0xa8>
 8003f78:	4623      	mov	r3, r4
 8003f7a:	6864      	ldr	r4, [r4, #4]
 8003f7c:	e7ae      	b.n	8003edc <_malloc_r+0x34>
 8003f7e:	463c      	mov	r4, r7
 8003f80:	687f      	ldr	r7, [r7, #4]
 8003f82:	e7b6      	b.n	8003ef2 <_malloc_r+0x4a>
 8003f84:	461a      	mov	r2, r3
 8003f86:	685b      	ldr	r3, [r3, #4]
 8003f88:	42a3      	cmp	r3, r4
 8003f8a:	d1fb      	bne.n	8003f84 <_malloc_r+0xdc>
 8003f8c:	2300      	movs	r3, #0
 8003f8e:	6053      	str	r3, [r2, #4]
 8003f90:	e7de      	b.n	8003f50 <_malloc_r+0xa8>
 8003f92:	230c      	movs	r3, #12
 8003f94:	6033      	str	r3, [r6, #0]
 8003f96:	4630      	mov	r0, r6
 8003f98:	f000 f80c 	bl	8003fb4 <__malloc_unlock>
 8003f9c:	e794      	b.n	8003ec8 <_malloc_r+0x20>
 8003f9e:	6005      	str	r5, [r0, #0]
 8003fa0:	e7d6      	b.n	8003f50 <_malloc_r+0xa8>
 8003fa2:	bf00      	nop
 8003fa4:	200002d0 	.word	0x200002d0

08003fa8 <__malloc_lock>:
 8003fa8:	4801      	ldr	r0, [pc, #4]	@ (8003fb0 <__malloc_lock+0x8>)
 8003faa:	f7ff bf0f 	b.w	8003dcc <__retarget_lock_acquire_recursive>
 8003fae:	bf00      	nop
 8003fb0:	200002c8 	.word	0x200002c8

08003fb4 <__malloc_unlock>:
 8003fb4:	4801      	ldr	r0, [pc, #4]	@ (8003fbc <__malloc_unlock+0x8>)
 8003fb6:	f7ff bf0a 	b.w	8003dce <__retarget_lock_release_recursive>
 8003fba:	bf00      	nop
 8003fbc:	200002c8 	.word	0x200002c8

08003fc0 <__ssputs_r>:
 8003fc0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003fc4:	688e      	ldr	r6, [r1, #8]
 8003fc6:	461f      	mov	r7, r3
 8003fc8:	42be      	cmp	r6, r7
 8003fca:	680b      	ldr	r3, [r1, #0]
 8003fcc:	4682      	mov	sl, r0
 8003fce:	460c      	mov	r4, r1
 8003fd0:	4690      	mov	r8, r2
 8003fd2:	d82d      	bhi.n	8004030 <__ssputs_r+0x70>
 8003fd4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003fd8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8003fdc:	d026      	beq.n	800402c <__ssputs_r+0x6c>
 8003fde:	6965      	ldr	r5, [r4, #20]
 8003fe0:	6909      	ldr	r1, [r1, #16]
 8003fe2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003fe6:	eba3 0901 	sub.w	r9, r3, r1
 8003fea:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003fee:	1c7b      	adds	r3, r7, #1
 8003ff0:	444b      	add	r3, r9
 8003ff2:	106d      	asrs	r5, r5, #1
 8003ff4:	429d      	cmp	r5, r3
 8003ff6:	bf38      	it	cc
 8003ff8:	461d      	movcc	r5, r3
 8003ffa:	0553      	lsls	r3, r2, #21
 8003ffc:	d527      	bpl.n	800404e <__ssputs_r+0x8e>
 8003ffe:	4629      	mov	r1, r5
 8004000:	f7ff ff52 	bl	8003ea8 <_malloc_r>
 8004004:	4606      	mov	r6, r0
 8004006:	b360      	cbz	r0, 8004062 <__ssputs_r+0xa2>
 8004008:	6921      	ldr	r1, [r4, #16]
 800400a:	464a      	mov	r2, r9
 800400c:	f000 fae8 	bl	80045e0 <memcpy>
 8004010:	89a3      	ldrh	r3, [r4, #12]
 8004012:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8004016:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800401a:	81a3      	strh	r3, [r4, #12]
 800401c:	6126      	str	r6, [r4, #16]
 800401e:	6165      	str	r5, [r4, #20]
 8004020:	444e      	add	r6, r9
 8004022:	eba5 0509 	sub.w	r5, r5, r9
 8004026:	6026      	str	r6, [r4, #0]
 8004028:	60a5      	str	r5, [r4, #8]
 800402a:	463e      	mov	r6, r7
 800402c:	42be      	cmp	r6, r7
 800402e:	d900      	bls.n	8004032 <__ssputs_r+0x72>
 8004030:	463e      	mov	r6, r7
 8004032:	6820      	ldr	r0, [r4, #0]
 8004034:	4632      	mov	r2, r6
 8004036:	4641      	mov	r1, r8
 8004038:	f000 faa8 	bl	800458c <memmove>
 800403c:	68a3      	ldr	r3, [r4, #8]
 800403e:	1b9b      	subs	r3, r3, r6
 8004040:	60a3      	str	r3, [r4, #8]
 8004042:	6823      	ldr	r3, [r4, #0]
 8004044:	4433      	add	r3, r6
 8004046:	6023      	str	r3, [r4, #0]
 8004048:	2000      	movs	r0, #0
 800404a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800404e:	462a      	mov	r2, r5
 8004050:	f000 fad4 	bl	80045fc <_realloc_r>
 8004054:	4606      	mov	r6, r0
 8004056:	2800      	cmp	r0, #0
 8004058:	d1e0      	bne.n	800401c <__ssputs_r+0x5c>
 800405a:	6921      	ldr	r1, [r4, #16]
 800405c:	4650      	mov	r0, sl
 800405e:	f7ff feb7 	bl	8003dd0 <_free_r>
 8004062:	230c      	movs	r3, #12
 8004064:	f8ca 3000 	str.w	r3, [sl]
 8004068:	89a3      	ldrh	r3, [r4, #12]
 800406a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800406e:	81a3      	strh	r3, [r4, #12]
 8004070:	f04f 30ff 	mov.w	r0, #4294967295
 8004074:	e7e9      	b.n	800404a <__ssputs_r+0x8a>
	...

08004078 <_svfiprintf_r>:
 8004078:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800407c:	4698      	mov	r8, r3
 800407e:	898b      	ldrh	r3, [r1, #12]
 8004080:	061b      	lsls	r3, r3, #24
 8004082:	b09d      	sub	sp, #116	@ 0x74
 8004084:	4607      	mov	r7, r0
 8004086:	460d      	mov	r5, r1
 8004088:	4614      	mov	r4, r2
 800408a:	d510      	bpl.n	80040ae <_svfiprintf_r+0x36>
 800408c:	690b      	ldr	r3, [r1, #16]
 800408e:	b973      	cbnz	r3, 80040ae <_svfiprintf_r+0x36>
 8004090:	2140      	movs	r1, #64	@ 0x40
 8004092:	f7ff ff09 	bl	8003ea8 <_malloc_r>
 8004096:	6028      	str	r0, [r5, #0]
 8004098:	6128      	str	r0, [r5, #16]
 800409a:	b930      	cbnz	r0, 80040aa <_svfiprintf_r+0x32>
 800409c:	230c      	movs	r3, #12
 800409e:	603b      	str	r3, [r7, #0]
 80040a0:	f04f 30ff 	mov.w	r0, #4294967295
 80040a4:	b01d      	add	sp, #116	@ 0x74
 80040a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80040aa:	2340      	movs	r3, #64	@ 0x40
 80040ac:	616b      	str	r3, [r5, #20]
 80040ae:	2300      	movs	r3, #0
 80040b0:	9309      	str	r3, [sp, #36]	@ 0x24
 80040b2:	2320      	movs	r3, #32
 80040b4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80040b8:	f8cd 800c 	str.w	r8, [sp, #12]
 80040bc:	2330      	movs	r3, #48	@ 0x30
 80040be:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800425c <_svfiprintf_r+0x1e4>
 80040c2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80040c6:	f04f 0901 	mov.w	r9, #1
 80040ca:	4623      	mov	r3, r4
 80040cc:	469a      	mov	sl, r3
 80040ce:	f813 2b01 	ldrb.w	r2, [r3], #1
 80040d2:	b10a      	cbz	r2, 80040d8 <_svfiprintf_r+0x60>
 80040d4:	2a25      	cmp	r2, #37	@ 0x25
 80040d6:	d1f9      	bne.n	80040cc <_svfiprintf_r+0x54>
 80040d8:	ebba 0b04 	subs.w	fp, sl, r4
 80040dc:	d00b      	beq.n	80040f6 <_svfiprintf_r+0x7e>
 80040de:	465b      	mov	r3, fp
 80040e0:	4622      	mov	r2, r4
 80040e2:	4629      	mov	r1, r5
 80040e4:	4638      	mov	r0, r7
 80040e6:	f7ff ff6b 	bl	8003fc0 <__ssputs_r>
 80040ea:	3001      	adds	r0, #1
 80040ec:	f000 80a7 	beq.w	800423e <_svfiprintf_r+0x1c6>
 80040f0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80040f2:	445a      	add	r2, fp
 80040f4:	9209      	str	r2, [sp, #36]	@ 0x24
 80040f6:	f89a 3000 	ldrb.w	r3, [sl]
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	f000 809f 	beq.w	800423e <_svfiprintf_r+0x1c6>
 8004100:	2300      	movs	r3, #0
 8004102:	f04f 32ff 	mov.w	r2, #4294967295
 8004106:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800410a:	f10a 0a01 	add.w	sl, sl, #1
 800410e:	9304      	str	r3, [sp, #16]
 8004110:	9307      	str	r3, [sp, #28]
 8004112:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004116:	931a      	str	r3, [sp, #104]	@ 0x68
 8004118:	4654      	mov	r4, sl
 800411a:	2205      	movs	r2, #5
 800411c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004120:	484e      	ldr	r0, [pc, #312]	@ (800425c <_svfiprintf_r+0x1e4>)
 8004122:	f7fc f855 	bl	80001d0 <memchr>
 8004126:	9a04      	ldr	r2, [sp, #16]
 8004128:	b9d8      	cbnz	r0, 8004162 <_svfiprintf_r+0xea>
 800412a:	06d0      	lsls	r0, r2, #27
 800412c:	bf44      	itt	mi
 800412e:	2320      	movmi	r3, #32
 8004130:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004134:	0711      	lsls	r1, r2, #28
 8004136:	bf44      	itt	mi
 8004138:	232b      	movmi	r3, #43	@ 0x2b
 800413a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800413e:	f89a 3000 	ldrb.w	r3, [sl]
 8004142:	2b2a      	cmp	r3, #42	@ 0x2a
 8004144:	d015      	beq.n	8004172 <_svfiprintf_r+0xfa>
 8004146:	9a07      	ldr	r2, [sp, #28]
 8004148:	4654      	mov	r4, sl
 800414a:	2000      	movs	r0, #0
 800414c:	f04f 0c0a 	mov.w	ip, #10
 8004150:	4621      	mov	r1, r4
 8004152:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004156:	3b30      	subs	r3, #48	@ 0x30
 8004158:	2b09      	cmp	r3, #9
 800415a:	d94b      	bls.n	80041f4 <_svfiprintf_r+0x17c>
 800415c:	b1b0      	cbz	r0, 800418c <_svfiprintf_r+0x114>
 800415e:	9207      	str	r2, [sp, #28]
 8004160:	e014      	b.n	800418c <_svfiprintf_r+0x114>
 8004162:	eba0 0308 	sub.w	r3, r0, r8
 8004166:	fa09 f303 	lsl.w	r3, r9, r3
 800416a:	4313      	orrs	r3, r2
 800416c:	9304      	str	r3, [sp, #16]
 800416e:	46a2      	mov	sl, r4
 8004170:	e7d2      	b.n	8004118 <_svfiprintf_r+0xa0>
 8004172:	9b03      	ldr	r3, [sp, #12]
 8004174:	1d19      	adds	r1, r3, #4
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	9103      	str	r1, [sp, #12]
 800417a:	2b00      	cmp	r3, #0
 800417c:	bfbb      	ittet	lt
 800417e:	425b      	neglt	r3, r3
 8004180:	f042 0202 	orrlt.w	r2, r2, #2
 8004184:	9307      	strge	r3, [sp, #28]
 8004186:	9307      	strlt	r3, [sp, #28]
 8004188:	bfb8      	it	lt
 800418a:	9204      	strlt	r2, [sp, #16]
 800418c:	7823      	ldrb	r3, [r4, #0]
 800418e:	2b2e      	cmp	r3, #46	@ 0x2e
 8004190:	d10a      	bne.n	80041a8 <_svfiprintf_r+0x130>
 8004192:	7863      	ldrb	r3, [r4, #1]
 8004194:	2b2a      	cmp	r3, #42	@ 0x2a
 8004196:	d132      	bne.n	80041fe <_svfiprintf_r+0x186>
 8004198:	9b03      	ldr	r3, [sp, #12]
 800419a:	1d1a      	adds	r2, r3, #4
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	9203      	str	r2, [sp, #12]
 80041a0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80041a4:	3402      	adds	r4, #2
 80041a6:	9305      	str	r3, [sp, #20]
 80041a8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800426c <_svfiprintf_r+0x1f4>
 80041ac:	7821      	ldrb	r1, [r4, #0]
 80041ae:	2203      	movs	r2, #3
 80041b0:	4650      	mov	r0, sl
 80041b2:	f7fc f80d 	bl	80001d0 <memchr>
 80041b6:	b138      	cbz	r0, 80041c8 <_svfiprintf_r+0x150>
 80041b8:	9b04      	ldr	r3, [sp, #16]
 80041ba:	eba0 000a 	sub.w	r0, r0, sl
 80041be:	2240      	movs	r2, #64	@ 0x40
 80041c0:	4082      	lsls	r2, r0
 80041c2:	4313      	orrs	r3, r2
 80041c4:	3401      	adds	r4, #1
 80041c6:	9304      	str	r3, [sp, #16]
 80041c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80041cc:	4824      	ldr	r0, [pc, #144]	@ (8004260 <_svfiprintf_r+0x1e8>)
 80041ce:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80041d2:	2206      	movs	r2, #6
 80041d4:	f7fb fffc 	bl	80001d0 <memchr>
 80041d8:	2800      	cmp	r0, #0
 80041da:	d036      	beq.n	800424a <_svfiprintf_r+0x1d2>
 80041dc:	4b21      	ldr	r3, [pc, #132]	@ (8004264 <_svfiprintf_r+0x1ec>)
 80041de:	bb1b      	cbnz	r3, 8004228 <_svfiprintf_r+0x1b0>
 80041e0:	9b03      	ldr	r3, [sp, #12]
 80041e2:	3307      	adds	r3, #7
 80041e4:	f023 0307 	bic.w	r3, r3, #7
 80041e8:	3308      	adds	r3, #8
 80041ea:	9303      	str	r3, [sp, #12]
 80041ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80041ee:	4433      	add	r3, r6
 80041f0:	9309      	str	r3, [sp, #36]	@ 0x24
 80041f2:	e76a      	b.n	80040ca <_svfiprintf_r+0x52>
 80041f4:	fb0c 3202 	mla	r2, ip, r2, r3
 80041f8:	460c      	mov	r4, r1
 80041fa:	2001      	movs	r0, #1
 80041fc:	e7a8      	b.n	8004150 <_svfiprintf_r+0xd8>
 80041fe:	2300      	movs	r3, #0
 8004200:	3401      	adds	r4, #1
 8004202:	9305      	str	r3, [sp, #20]
 8004204:	4619      	mov	r1, r3
 8004206:	f04f 0c0a 	mov.w	ip, #10
 800420a:	4620      	mov	r0, r4
 800420c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004210:	3a30      	subs	r2, #48	@ 0x30
 8004212:	2a09      	cmp	r2, #9
 8004214:	d903      	bls.n	800421e <_svfiprintf_r+0x1a6>
 8004216:	2b00      	cmp	r3, #0
 8004218:	d0c6      	beq.n	80041a8 <_svfiprintf_r+0x130>
 800421a:	9105      	str	r1, [sp, #20]
 800421c:	e7c4      	b.n	80041a8 <_svfiprintf_r+0x130>
 800421e:	fb0c 2101 	mla	r1, ip, r1, r2
 8004222:	4604      	mov	r4, r0
 8004224:	2301      	movs	r3, #1
 8004226:	e7f0      	b.n	800420a <_svfiprintf_r+0x192>
 8004228:	ab03      	add	r3, sp, #12
 800422a:	9300      	str	r3, [sp, #0]
 800422c:	462a      	mov	r2, r5
 800422e:	4b0e      	ldr	r3, [pc, #56]	@ (8004268 <_svfiprintf_r+0x1f0>)
 8004230:	a904      	add	r1, sp, #16
 8004232:	4638      	mov	r0, r7
 8004234:	f3af 8000 	nop.w
 8004238:	1c42      	adds	r2, r0, #1
 800423a:	4606      	mov	r6, r0
 800423c:	d1d6      	bne.n	80041ec <_svfiprintf_r+0x174>
 800423e:	89ab      	ldrh	r3, [r5, #12]
 8004240:	065b      	lsls	r3, r3, #25
 8004242:	f53f af2d 	bmi.w	80040a0 <_svfiprintf_r+0x28>
 8004246:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004248:	e72c      	b.n	80040a4 <_svfiprintf_r+0x2c>
 800424a:	ab03      	add	r3, sp, #12
 800424c:	9300      	str	r3, [sp, #0]
 800424e:	462a      	mov	r2, r5
 8004250:	4b05      	ldr	r3, [pc, #20]	@ (8004268 <_svfiprintf_r+0x1f0>)
 8004252:	a904      	add	r1, sp, #16
 8004254:	4638      	mov	r0, r7
 8004256:	f000 f879 	bl	800434c <_printf_i>
 800425a:	e7ed      	b.n	8004238 <_svfiprintf_r+0x1c0>
 800425c:	0800470c 	.word	0x0800470c
 8004260:	08004716 	.word	0x08004716
 8004264:	00000000 	.word	0x00000000
 8004268:	08003fc1 	.word	0x08003fc1
 800426c:	08004712 	.word	0x08004712

08004270 <_printf_common>:
 8004270:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004274:	4616      	mov	r6, r2
 8004276:	4698      	mov	r8, r3
 8004278:	688a      	ldr	r2, [r1, #8]
 800427a:	690b      	ldr	r3, [r1, #16]
 800427c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004280:	4293      	cmp	r3, r2
 8004282:	bfb8      	it	lt
 8004284:	4613      	movlt	r3, r2
 8004286:	6033      	str	r3, [r6, #0]
 8004288:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800428c:	4607      	mov	r7, r0
 800428e:	460c      	mov	r4, r1
 8004290:	b10a      	cbz	r2, 8004296 <_printf_common+0x26>
 8004292:	3301      	adds	r3, #1
 8004294:	6033      	str	r3, [r6, #0]
 8004296:	6823      	ldr	r3, [r4, #0]
 8004298:	0699      	lsls	r1, r3, #26
 800429a:	bf42      	ittt	mi
 800429c:	6833      	ldrmi	r3, [r6, #0]
 800429e:	3302      	addmi	r3, #2
 80042a0:	6033      	strmi	r3, [r6, #0]
 80042a2:	6825      	ldr	r5, [r4, #0]
 80042a4:	f015 0506 	ands.w	r5, r5, #6
 80042a8:	d106      	bne.n	80042b8 <_printf_common+0x48>
 80042aa:	f104 0a19 	add.w	sl, r4, #25
 80042ae:	68e3      	ldr	r3, [r4, #12]
 80042b0:	6832      	ldr	r2, [r6, #0]
 80042b2:	1a9b      	subs	r3, r3, r2
 80042b4:	42ab      	cmp	r3, r5
 80042b6:	dc26      	bgt.n	8004306 <_printf_common+0x96>
 80042b8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80042bc:	6822      	ldr	r2, [r4, #0]
 80042be:	3b00      	subs	r3, #0
 80042c0:	bf18      	it	ne
 80042c2:	2301      	movne	r3, #1
 80042c4:	0692      	lsls	r2, r2, #26
 80042c6:	d42b      	bmi.n	8004320 <_printf_common+0xb0>
 80042c8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80042cc:	4641      	mov	r1, r8
 80042ce:	4638      	mov	r0, r7
 80042d0:	47c8      	blx	r9
 80042d2:	3001      	adds	r0, #1
 80042d4:	d01e      	beq.n	8004314 <_printf_common+0xa4>
 80042d6:	6823      	ldr	r3, [r4, #0]
 80042d8:	6922      	ldr	r2, [r4, #16]
 80042da:	f003 0306 	and.w	r3, r3, #6
 80042de:	2b04      	cmp	r3, #4
 80042e0:	bf02      	ittt	eq
 80042e2:	68e5      	ldreq	r5, [r4, #12]
 80042e4:	6833      	ldreq	r3, [r6, #0]
 80042e6:	1aed      	subeq	r5, r5, r3
 80042e8:	68a3      	ldr	r3, [r4, #8]
 80042ea:	bf0c      	ite	eq
 80042ec:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80042f0:	2500      	movne	r5, #0
 80042f2:	4293      	cmp	r3, r2
 80042f4:	bfc4      	itt	gt
 80042f6:	1a9b      	subgt	r3, r3, r2
 80042f8:	18ed      	addgt	r5, r5, r3
 80042fa:	2600      	movs	r6, #0
 80042fc:	341a      	adds	r4, #26
 80042fe:	42b5      	cmp	r5, r6
 8004300:	d11a      	bne.n	8004338 <_printf_common+0xc8>
 8004302:	2000      	movs	r0, #0
 8004304:	e008      	b.n	8004318 <_printf_common+0xa8>
 8004306:	2301      	movs	r3, #1
 8004308:	4652      	mov	r2, sl
 800430a:	4641      	mov	r1, r8
 800430c:	4638      	mov	r0, r7
 800430e:	47c8      	blx	r9
 8004310:	3001      	adds	r0, #1
 8004312:	d103      	bne.n	800431c <_printf_common+0xac>
 8004314:	f04f 30ff 	mov.w	r0, #4294967295
 8004318:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800431c:	3501      	adds	r5, #1
 800431e:	e7c6      	b.n	80042ae <_printf_common+0x3e>
 8004320:	18e1      	adds	r1, r4, r3
 8004322:	1c5a      	adds	r2, r3, #1
 8004324:	2030      	movs	r0, #48	@ 0x30
 8004326:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800432a:	4422      	add	r2, r4
 800432c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004330:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004334:	3302      	adds	r3, #2
 8004336:	e7c7      	b.n	80042c8 <_printf_common+0x58>
 8004338:	2301      	movs	r3, #1
 800433a:	4622      	mov	r2, r4
 800433c:	4641      	mov	r1, r8
 800433e:	4638      	mov	r0, r7
 8004340:	47c8      	blx	r9
 8004342:	3001      	adds	r0, #1
 8004344:	d0e6      	beq.n	8004314 <_printf_common+0xa4>
 8004346:	3601      	adds	r6, #1
 8004348:	e7d9      	b.n	80042fe <_printf_common+0x8e>
	...

0800434c <_printf_i>:
 800434c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004350:	7e0f      	ldrb	r7, [r1, #24]
 8004352:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004354:	2f78      	cmp	r7, #120	@ 0x78
 8004356:	4691      	mov	r9, r2
 8004358:	4680      	mov	r8, r0
 800435a:	460c      	mov	r4, r1
 800435c:	469a      	mov	sl, r3
 800435e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004362:	d807      	bhi.n	8004374 <_printf_i+0x28>
 8004364:	2f62      	cmp	r7, #98	@ 0x62
 8004366:	d80a      	bhi.n	800437e <_printf_i+0x32>
 8004368:	2f00      	cmp	r7, #0
 800436a:	f000 80d2 	beq.w	8004512 <_printf_i+0x1c6>
 800436e:	2f58      	cmp	r7, #88	@ 0x58
 8004370:	f000 80b9 	beq.w	80044e6 <_printf_i+0x19a>
 8004374:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004378:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800437c:	e03a      	b.n	80043f4 <_printf_i+0xa8>
 800437e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004382:	2b15      	cmp	r3, #21
 8004384:	d8f6      	bhi.n	8004374 <_printf_i+0x28>
 8004386:	a101      	add	r1, pc, #4	@ (adr r1, 800438c <_printf_i+0x40>)
 8004388:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800438c:	080043e5 	.word	0x080043e5
 8004390:	080043f9 	.word	0x080043f9
 8004394:	08004375 	.word	0x08004375
 8004398:	08004375 	.word	0x08004375
 800439c:	08004375 	.word	0x08004375
 80043a0:	08004375 	.word	0x08004375
 80043a4:	080043f9 	.word	0x080043f9
 80043a8:	08004375 	.word	0x08004375
 80043ac:	08004375 	.word	0x08004375
 80043b0:	08004375 	.word	0x08004375
 80043b4:	08004375 	.word	0x08004375
 80043b8:	080044f9 	.word	0x080044f9
 80043bc:	08004423 	.word	0x08004423
 80043c0:	080044b3 	.word	0x080044b3
 80043c4:	08004375 	.word	0x08004375
 80043c8:	08004375 	.word	0x08004375
 80043cc:	0800451b 	.word	0x0800451b
 80043d0:	08004375 	.word	0x08004375
 80043d4:	08004423 	.word	0x08004423
 80043d8:	08004375 	.word	0x08004375
 80043dc:	08004375 	.word	0x08004375
 80043e0:	080044bb 	.word	0x080044bb
 80043e4:	6833      	ldr	r3, [r6, #0]
 80043e6:	1d1a      	adds	r2, r3, #4
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	6032      	str	r2, [r6, #0]
 80043ec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80043f0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80043f4:	2301      	movs	r3, #1
 80043f6:	e09d      	b.n	8004534 <_printf_i+0x1e8>
 80043f8:	6833      	ldr	r3, [r6, #0]
 80043fa:	6820      	ldr	r0, [r4, #0]
 80043fc:	1d19      	adds	r1, r3, #4
 80043fe:	6031      	str	r1, [r6, #0]
 8004400:	0606      	lsls	r6, r0, #24
 8004402:	d501      	bpl.n	8004408 <_printf_i+0xbc>
 8004404:	681d      	ldr	r5, [r3, #0]
 8004406:	e003      	b.n	8004410 <_printf_i+0xc4>
 8004408:	0645      	lsls	r5, r0, #25
 800440a:	d5fb      	bpl.n	8004404 <_printf_i+0xb8>
 800440c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004410:	2d00      	cmp	r5, #0
 8004412:	da03      	bge.n	800441c <_printf_i+0xd0>
 8004414:	232d      	movs	r3, #45	@ 0x2d
 8004416:	426d      	negs	r5, r5
 8004418:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800441c:	4859      	ldr	r0, [pc, #356]	@ (8004584 <_printf_i+0x238>)
 800441e:	230a      	movs	r3, #10
 8004420:	e011      	b.n	8004446 <_printf_i+0xfa>
 8004422:	6821      	ldr	r1, [r4, #0]
 8004424:	6833      	ldr	r3, [r6, #0]
 8004426:	0608      	lsls	r0, r1, #24
 8004428:	f853 5b04 	ldr.w	r5, [r3], #4
 800442c:	d402      	bmi.n	8004434 <_printf_i+0xe8>
 800442e:	0649      	lsls	r1, r1, #25
 8004430:	bf48      	it	mi
 8004432:	b2ad      	uxthmi	r5, r5
 8004434:	2f6f      	cmp	r7, #111	@ 0x6f
 8004436:	4853      	ldr	r0, [pc, #332]	@ (8004584 <_printf_i+0x238>)
 8004438:	6033      	str	r3, [r6, #0]
 800443a:	bf14      	ite	ne
 800443c:	230a      	movne	r3, #10
 800443e:	2308      	moveq	r3, #8
 8004440:	2100      	movs	r1, #0
 8004442:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004446:	6866      	ldr	r6, [r4, #4]
 8004448:	60a6      	str	r6, [r4, #8]
 800444a:	2e00      	cmp	r6, #0
 800444c:	bfa2      	ittt	ge
 800444e:	6821      	ldrge	r1, [r4, #0]
 8004450:	f021 0104 	bicge.w	r1, r1, #4
 8004454:	6021      	strge	r1, [r4, #0]
 8004456:	b90d      	cbnz	r5, 800445c <_printf_i+0x110>
 8004458:	2e00      	cmp	r6, #0
 800445a:	d04b      	beq.n	80044f4 <_printf_i+0x1a8>
 800445c:	4616      	mov	r6, r2
 800445e:	fbb5 f1f3 	udiv	r1, r5, r3
 8004462:	fb03 5711 	mls	r7, r3, r1, r5
 8004466:	5dc7      	ldrb	r7, [r0, r7]
 8004468:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800446c:	462f      	mov	r7, r5
 800446e:	42bb      	cmp	r3, r7
 8004470:	460d      	mov	r5, r1
 8004472:	d9f4      	bls.n	800445e <_printf_i+0x112>
 8004474:	2b08      	cmp	r3, #8
 8004476:	d10b      	bne.n	8004490 <_printf_i+0x144>
 8004478:	6823      	ldr	r3, [r4, #0]
 800447a:	07df      	lsls	r7, r3, #31
 800447c:	d508      	bpl.n	8004490 <_printf_i+0x144>
 800447e:	6923      	ldr	r3, [r4, #16]
 8004480:	6861      	ldr	r1, [r4, #4]
 8004482:	4299      	cmp	r1, r3
 8004484:	bfde      	ittt	le
 8004486:	2330      	movle	r3, #48	@ 0x30
 8004488:	f806 3c01 	strble.w	r3, [r6, #-1]
 800448c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004490:	1b92      	subs	r2, r2, r6
 8004492:	6122      	str	r2, [r4, #16]
 8004494:	f8cd a000 	str.w	sl, [sp]
 8004498:	464b      	mov	r3, r9
 800449a:	aa03      	add	r2, sp, #12
 800449c:	4621      	mov	r1, r4
 800449e:	4640      	mov	r0, r8
 80044a0:	f7ff fee6 	bl	8004270 <_printf_common>
 80044a4:	3001      	adds	r0, #1
 80044a6:	d14a      	bne.n	800453e <_printf_i+0x1f2>
 80044a8:	f04f 30ff 	mov.w	r0, #4294967295
 80044ac:	b004      	add	sp, #16
 80044ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80044b2:	6823      	ldr	r3, [r4, #0]
 80044b4:	f043 0320 	orr.w	r3, r3, #32
 80044b8:	6023      	str	r3, [r4, #0]
 80044ba:	4833      	ldr	r0, [pc, #204]	@ (8004588 <_printf_i+0x23c>)
 80044bc:	2778      	movs	r7, #120	@ 0x78
 80044be:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80044c2:	6823      	ldr	r3, [r4, #0]
 80044c4:	6831      	ldr	r1, [r6, #0]
 80044c6:	061f      	lsls	r7, r3, #24
 80044c8:	f851 5b04 	ldr.w	r5, [r1], #4
 80044cc:	d402      	bmi.n	80044d4 <_printf_i+0x188>
 80044ce:	065f      	lsls	r7, r3, #25
 80044d0:	bf48      	it	mi
 80044d2:	b2ad      	uxthmi	r5, r5
 80044d4:	6031      	str	r1, [r6, #0]
 80044d6:	07d9      	lsls	r1, r3, #31
 80044d8:	bf44      	itt	mi
 80044da:	f043 0320 	orrmi.w	r3, r3, #32
 80044de:	6023      	strmi	r3, [r4, #0]
 80044e0:	b11d      	cbz	r5, 80044ea <_printf_i+0x19e>
 80044e2:	2310      	movs	r3, #16
 80044e4:	e7ac      	b.n	8004440 <_printf_i+0xf4>
 80044e6:	4827      	ldr	r0, [pc, #156]	@ (8004584 <_printf_i+0x238>)
 80044e8:	e7e9      	b.n	80044be <_printf_i+0x172>
 80044ea:	6823      	ldr	r3, [r4, #0]
 80044ec:	f023 0320 	bic.w	r3, r3, #32
 80044f0:	6023      	str	r3, [r4, #0]
 80044f2:	e7f6      	b.n	80044e2 <_printf_i+0x196>
 80044f4:	4616      	mov	r6, r2
 80044f6:	e7bd      	b.n	8004474 <_printf_i+0x128>
 80044f8:	6833      	ldr	r3, [r6, #0]
 80044fa:	6825      	ldr	r5, [r4, #0]
 80044fc:	6961      	ldr	r1, [r4, #20]
 80044fe:	1d18      	adds	r0, r3, #4
 8004500:	6030      	str	r0, [r6, #0]
 8004502:	062e      	lsls	r6, r5, #24
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	d501      	bpl.n	800450c <_printf_i+0x1c0>
 8004508:	6019      	str	r1, [r3, #0]
 800450a:	e002      	b.n	8004512 <_printf_i+0x1c6>
 800450c:	0668      	lsls	r0, r5, #25
 800450e:	d5fb      	bpl.n	8004508 <_printf_i+0x1bc>
 8004510:	8019      	strh	r1, [r3, #0]
 8004512:	2300      	movs	r3, #0
 8004514:	6123      	str	r3, [r4, #16]
 8004516:	4616      	mov	r6, r2
 8004518:	e7bc      	b.n	8004494 <_printf_i+0x148>
 800451a:	6833      	ldr	r3, [r6, #0]
 800451c:	1d1a      	adds	r2, r3, #4
 800451e:	6032      	str	r2, [r6, #0]
 8004520:	681e      	ldr	r6, [r3, #0]
 8004522:	6862      	ldr	r2, [r4, #4]
 8004524:	2100      	movs	r1, #0
 8004526:	4630      	mov	r0, r6
 8004528:	f7fb fe52 	bl	80001d0 <memchr>
 800452c:	b108      	cbz	r0, 8004532 <_printf_i+0x1e6>
 800452e:	1b80      	subs	r0, r0, r6
 8004530:	6060      	str	r0, [r4, #4]
 8004532:	6863      	ldr	r3, [r4, #4]
 8004534:	6123      	str	r3, [r4, #16]
 8004536:	2300      	movs	r3, #0
 8004538:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800453c:	e7aa      	b.n	8004494 <_printf_i+0x148>
 800453e:	6923      	ldr	r3, [r4, #16]
 8004540:	4632      	mov	r2, r6
 8004542:	4649      	mov	r1, r9
 8004544:	4640      	mov	r0, r8
 8004546:	47d0      	blx	sl
 8004548:	3001      	adds	r0, #1
 800454a:	d0ad      	beq.n	80044a8 <_printf_i+0x15c>
 800454c:	6823      	ldr	r3, [r4, #0]
 800454e:	079b      	lsls	r3, r3, #30
 8004550:	d413      	bmi.n	800457a <_printf_i+0x22e>
 8004552:	68e0      	ldr	r0, [r4, #12]
 8004554:	9b03      	ldr	r3, [sp, #12]
 8004556:	4298      	cmp	r0, r3
 8004558:	bfb8      	it	lt
 800455a:	4618      	movlt	r0, r3
 800455c:	e7a6      	b.n	80044ac <_printf_i+0x160>
 800455e:	2301      	movs	r3, #1
 8004560:	4632      	mov	r2, r6
 8004562:	4649      	mov	r1, r9
 8004564:	4640      	mov	r0, r8
 8004566:	47d0      	blx	sl
 8004568:	3001      	adds	r0, #1
 800456a:	d09d      	beq.n	80044a8 <_printf_i+0x15c>
 800456c:	3501      	adds	r5, #1
 800456e:	68e3      	ldr	r3, [r4, #12]
 8004570:	9903      	ldr	r1, [sp, #12]
 8004572:	1a5b      	subs	r3, r3, r1
 8004574:	42ab      	cmp	r3, r5
 8004576:	dcf2      	bgt.n	800455e <_printf_i+0x212>
 8004578:	e7eb      	b.n	8004552 <_printf_i+0x206>
 800457a:	2500      	movs	r5, #0
 800457c:	f104 0619 	add.w	r6, r4, #25
 8004580:	e7f5      	b.n	800456e <_printf_i+0x222>
 8004582:	bf00      	nop
 8004584:	0800471d 	.word	0x0800471d
 8004588:	0800472e 	.word	0x0800472e

0800458c <memmove>:
 800458c:	4288      	cmp	r0, r1
 800458e:	b510      	push	{r4, lr}
 8004590:	eb01 0402 	add.w	r4, r1, r2
 8004594:	d902      	bls.n	800459c <memmove+0x10>
 8004596:	4284      	cmp	r4, r0
 8004598:	4623      	mov	r3, r4
 800459a:	d807      	bhi.n	80045ac <memmove+0x20>
 800459c:	1e43      	subs	r3, r0, #1
 800459e:	42a1      	cmp	r1, r4
 80045a0:	d008      	beq.n	80045b4 <memmove+0x28>
 80045a2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80045a6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80045aa:	e7f8      	b.n	800459e <memmove+0x12>
 80045ac:	4402      	add	r2, r0
 80045ae:	4601      	mov	r1, r0
 80045b0:	428a      	cmp	r2, r1
 80045b2:	d100      	bne.n	80045b6 <memmove+0x2a>
 80045b4:	bd10      	pop	{r4, pc}
 80045b6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80045ba:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80045be:	e7f7      	b.n	80045b0 <memmove+0x24>

080045c0 <_sbrk_r>:
 80045c0:	b538      	push	{r3, r4, r5, lr}
 80045c2:	4d06      	ldr	r5, [pc, #24]	@ (80045dc <_sbrk_r+0x1c>)
 80045c4:	2300      	movs	r3, #0
 80045c6:	4604      	mov	r4, r0
 80045c8:	4608      	mov	r0, r1
 80045ca:	602b      	str	r3, [r5, #0]
 80045cc:	f7fc fa5e 	bl	8000a8c <_sbrk>
 80045d0:	1c43      	adds	r3, r0, #1
 80045d2:	d102      	bne.n	80045da <_sbrk_r+0x1a>
 80045d4:	682b      	ldr	r3, [r5, #0]
 80045d6:	b103      	cbz	r3, 80045da <_sbrk_r+0x1a>
 80045d8:	6023      	str	r3, [r4, #0]
 80045da:	bd38      	pop	{r3, r4, r5, pc}
 80045dc:	200002c4 	.word	0x200002c4

080045e0 <memcpy>:
 80045e0:	440a      	add	r2, r1
 80045e2:	4291      	cmp	r1, r2
 80045e4:	f100 33ff 	add.w	r3, r0, #4294967295
 80045e8:	d100      	bne.n	80045ec <memcpy+0xc>
 80045ea:	4770      	bx	lr
 80045ec:	b510      	push	{r4, lr}
 80045ee:	f811 4b01 	ldrb.w	r4, [r1], #1
 80045f2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80045f6:	4291      	cmp	r1, r2
 80045f8:	d1f9      	bne.n	80045ee <memcpy+0xe>
 80045fa:	bd10      	pop	{r4, pc}

080045fc <_realloc_r>:
 80045fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004600:	4680      	mov	r8, r0
 8004602:	4615      	mov	r5, r2
 8004604:	460c      	mov	r4, r1
 8004606:	b921      	cbnz	r1, 8004612 <_realloc_r+0x16>
 8004608:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800460c:	4611      	mov	r1, r2
 800460e:	f7ff bc4b 	b.w	8003ea8 <_malloc_r>
 8004612:	b92a      	cbnz	r2, 8004620 <_realloc_r+0x24>
 8004614:	f7ff fbdc 	bl	8003dd0 <_free_r>
 8004618:	2400      	movs	r4, #0
 800461a:	4620      	mov	r0, r4
 800461c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004620:	f000 f81a 	bl	8004658 <_malloc_usable_size_r>
 8004624:	4285      	cmp	r5, r0
 8004626:	4606      	mov	r6, r0
 8004628:	d802      	bhi.n	8004630 <_realloc_r+0x34>
 800462a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800462e:	d8f4      	bhi.n	800461a <_realloc_r+0x1e>
 8004630:	4629      	mov	r1, r5
 8004632:	4640      	mov	r0, r8
 8004634:	f7ff fc38 	bl	8003ea8 <_malloc_r>
 8004638:	4607      	mov	r7, r0
 800463a:	2800      	cmp	r0, #0
 800463c:	d0ec      	beq.n	8004618 <_realloc_r+0x1c>
 800463e:	42b5      	cmp	r5, r6
 8004640:	462a      	mov	r2, r5
 8004642:	4621      	mov	r1, r4
 8004644:	bf28      	it	cs
 8004646:	4632      	movcs	r2, r6
 8004648:	f7ff ffca 	bl	80045e0 <memcpy>
 800464c:	4621      	mov	r1, r4
 800464e:	4640      	mov	r0, r8
 8004650:	f7ff fbbe 	bl	8003dd0 <_free_r>
 8004654:	463c      	mov	r4, r7
 8004656:	e7e0      	b.n	800461a <_realloc_r+0x1e>

08004658 <_malloc_usable_size_r>:
 8004658:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800465c:	1f18      	subs	r0, r3, #4
 800465e:	2b00      	cmp	r3, #0
 8004660:	bfbc      	itt	lt
 8004662:	580b      	ldrlt	r3, [r1, r0]
 8004664:	18c0      	addlt	r0, r0, r3
 8004666:	4770      	bx	lr

08004668 <_init>:
 8004668:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800466a:	bf00      	nop
 800466c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800466e:	bc08      	pop	{r3}
 8004670:	469e      	mov	lr, r3
 8004672:	4770      	bx	lr

08004674 <_fini>:
 8004674:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004676:	bf00      	nop
 8004678:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800467a:	bc08      	pop	{r3}
 800467c:	469e      	mov	lr, r3
 800467e:	4770      	bx	lr
