#-----------------------------------------------------------
# Vivado v2019.2.1 (64-bit)
# SW Build 2729669 on Thu Dec  5 04:49:17 MST 2019
# IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
# Start of session at: Sun Dec 13 06:42:48 2020
# Process ID: 37916
# Current directory: C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1
# Command line: vivado.exe -log bd_0_hls_inst_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl
# Log file: C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.vds
# Journal file: C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1\vivado.jou
#-----------------------------------------------------------
source bd_0_hls_inst_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.cache/ip 
Command: synth_design -top bd_0_hls_inst_0 -part xczu3eg-sbva484-1-e -directive sdx_optimization_effort_high -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16376 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1512.809 ; gain = 107.008
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'FracNet' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet.v:12]
	Parameter ap_ST_fsm_state1 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state25 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state26 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state67 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state68 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state69 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state70 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state71 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state72 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state73 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state74 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state75 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state76 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state77 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state78 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state79 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state80 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state81 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state82 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state83 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state84 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state85 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state86 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state87 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state88 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state89 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state90 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state91 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state92 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state93 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state94 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state95 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state96 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state97 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state98 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state99 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state100 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state101 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state102 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state103 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state104 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state105 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state106 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state107 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state108 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state109 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state110 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state111 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state112 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state113 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state114 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state115 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state116 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state117 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state118 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state119 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state120 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state121 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state122 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state123 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state124 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state125 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state126 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state127 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state128 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state129 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state130 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state131 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state132 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state133 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state134 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state135 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state136 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state137 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state138 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state139 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state140 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state141 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state142 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state143 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state144 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state145 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state146 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state147 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state148 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state149 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state150 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state151 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state152 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state153 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state154 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state155 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state156 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state157 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state158 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state159 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state160 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state161 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state162 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state163 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state164 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state165 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state166 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state167 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state168 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state169 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state170 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state171 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state172 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state173 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state174 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state175 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state176 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state177 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state178 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state179 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state180 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state181 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state182 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state183 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state184 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state185 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state186 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state187 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state188 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state189 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state190 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state191 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state192 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state193 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state194 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state195 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state196 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state197 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state198 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state199 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state200 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state201 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state202 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state203 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state204 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state205 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state206 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state207 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state208 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state209 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state210 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state211 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state212 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state213 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state214 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state215 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state216 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state217 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state218 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state219 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state220 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state221 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state222 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state223 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state224 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state225 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state226 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state227 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state228 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state229 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state230 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state231 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state232 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state233 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state234 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state235 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state236 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state237 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state238 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state239 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state240 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state241 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state242 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state243 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state244 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state245 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state246 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state247 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state248 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state249 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state250 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state251 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state252 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state253 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state254 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state255 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state256 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state257 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state258 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state259 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state260 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state261 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state262 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state263 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state264 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state265 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state266 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state267 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state268 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state269 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state270 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state271 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state272 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state273 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state274 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state275 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state276 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state277 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state278 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state279 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state280 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state281 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state282 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state283 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state284 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state285 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state286 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state287 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state288 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state289 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state290 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state291 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state292 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state293 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state294 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state295 bound to: 346'b0000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state296 bound to: 346'b0000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state297 bound to: 346'b0000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state298 bound to: 346'b0000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state299 bound to: 346'b0000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state300 bound to: 346'b0000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state301 bound to: 346'b0000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state302 bound to: 346'b0000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state303 bound to: 346'b0000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state304 bound to: 346'b0000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state305 bound to: 346'b0000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state306 bound to: 346'b0000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state307 bound to: 346'b0000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state308 bound to: 346'b0000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state309 bound to: 346'b0000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state310 bound to: 346'b0000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state311 bound to: 346'b0000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state312 bound to: 346'b0000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state313 bound to: 346'b0000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state314 bound to: 346'b0000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state315 bound to: 346'b0000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state316 bound to: 346'b0000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state317 bound to: 346'b0000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state318 bound to: 346'b0000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state319 bound to: 346'b0000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state320 bound to: 346'b0000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state321 bound to: 346'b0000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state322 bound to: 346'b0000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state323 bound to: 346'b0000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state324 bound to: 346'b0000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state325 bound to: 346'b0000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state326 bound to: 346'b0000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state327 bound to: 346'b0000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state328 bound to: 346'b0000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state329 bound to: 346'b0000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state330 bound to: 346'b0000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state331 bound to: 346'b0000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state332 bound to: 346'b0000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state333 bound to: 346'b0000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state334 bound to: 346'b0000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state335 bound to: 346'b0000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state336 bound to: 346'b0000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state337 bound to: 346'b0000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state338 bound to: 346'b0000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state339 bound to: 346'b0000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state340 bound to: 346'b0000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state341 bound to: 346'b0000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state342 bound to: 346'b0000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state343 bound to: 346'b0000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state344 bound to: 346'b0000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state345 bound to: 346'b0000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state346 bound to: 346'b0000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state347 bound to: 346'b0000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state348 bound to: 346'b0000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state349 bound to: 346'b0000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state350 bound to: 346'b0000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state351 bound to: 346'b0000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state352 bound to: 346'b0000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state353 bound to: 346'b0001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state354 bound to: 346'b0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state355 bound to: 346'b0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state356 bound to: 346'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_BUS32_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUS32_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_BUS32_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_BUS32_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUS32_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUS32_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUS32_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUS32_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUS32_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_BUS32_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_BUS32_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_BUS512_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUS512_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_BUS512_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_BUS512_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUS512_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUS512_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUS512_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUS512_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUS512_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_BUS512_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_BUS512_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_DDR512_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DDR512_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DDR512_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_DDR512_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DDR512_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DDR512_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DDR512_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DDR512_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DDR512_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_DDR512_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_DDR512_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_S_AXI_CTRL_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_BUS32_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_BUS512_WSTRB_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DDR512_WSTRB_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet.v:721]
INFO: [Synth 8-6157] synthesizing module 'FracNet_feat_buf_CeG' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_feat_buf_CeG.v:53]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 51200 - type: integer 
	Parameter AddressWidth bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FracNet_feat_buf_CeG_ram' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_feat_buf_CeG.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 16 - type: integer 
	Parameter MEM_SIZE bound to: 51200 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_feat_buf_CeG.v:23]
INFO: [Synth 8-3876] $readmem data file './FracNet_feat_buf_CeG_ram.dat' is read successfully [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_feat_buf_CeG.v:26]
INFO: [Synth 8-6155] done synthesizing module 'FracNet_feat_buf_CeG_ram' (1#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_feat_buf_CeG.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FracNet_feat_buf_CeG' (2#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_feat_buf_CeG.v:53]
INFO: [Synth 8-6157] synthesizing module 'FracNet_out_buf_aDeQ' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_out_buf_aDeQ.v:51]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 2034 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FracNet_out_buf_aDeQ_ram' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_out_buf_aDeQ.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 2034 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_out_buf_aDeQ.v:22]
INFO: [Synth 8-3876] $readmem data file './FracNet_out_buf_aDeQ_ram.dat' is read successfully [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_out_buf_aDeQ.v:25]
INFO: [Synth 8-6155] done synthesizing module 'FracNet_out_buf_aDeQ_ram' (3#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_out_buf_aDeQ.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FracNet_out_buf_aDeQ' (4#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_out_buf_aDeQ.v:51]
INFO: [Synth 8-6157] synthesizing module 'FracNet_feat_buf_9j0' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_feat_buf_9j0.v:40]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 51200 - type: integer 
	Parameter AddressWidth bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FracNet_feat_buf_9j0_ram' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_feat_buf_9j0.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 16 - type: integer 
	Parameter MEM_SIZE bound to: 51200 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_feat_buf_9j0.v:19]
INFO: [Synth 8-3876] $readmem data file './FracNet_feat_buf_9j0_ram.dat' is read successfully [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_feat_buf_9j0.v:22]
INFO: [Synth 8-6155] done synthesizing module 'FracNet_feat_buf_9j0_ram' (5#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_feat_buf_9j0.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FracNet_feat_buf_9j0' (6#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_feat_buf_9j0.v:40]
INFO: [Synth 8-6157] synthesizing module 'FracNet_out_buf_sbak' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_out_buf_sbak.v:40]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 904 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FracNet_out_buf_sbak_ram' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_out_buf_sbak.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 904 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_out_buf_sbak.v:19]
INFO: [Synth 8-3876] $readmem data file './FracNet_out_buf_sbak_ram.dat' is read successfully [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_out_buf_sbak.v:22]
INFO: [Synth 8-6155] done synthesizing module 'FracNet_out_buf_sbak_ram' (7#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_out_buf_sbak.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FracNet_out_buf_sbak' (8#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_out_buf_sbak.v:40]
INFO: [Synth 8-6157] synthesizing module 'FracNet_CTRL_s_axi' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_CTRL_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 6'b000000 
	Parameter ADDR_GIE bound to: 6'b000100 
	Parameter ADDR_IER bound to: 6'b001000 
	Parameter ADDR_ISR bound to: 6'b001100 
	Parameter ADDR_IMAGE_THERMO_V_DATA_0 bound to: 6'b010000 
	Parameter ADDR_IMAGE_THERMO_V_CTRL bound to: 6'b010100 
	Parameter ADDR_CONV_WEIGHT_3X3_ALL_NEW_V_DATA_0 bound to: 6'b011000 
	Parameter ADDR_CONV_WEIGHT_3X3_ALL_NEW_V_CTRL bound to: 6'b011100 
	Parameter ADDR_CONV_WEIGHT_1X1_ALL_NEW_V_DATA_0 bound to: 6'b100000 
	Parameter ADDR_CONV_WEIGHT_1X1_ALL_NEW_V_CTRL bound to: 6'b100100 
	Parameter ADDR_WEIGHTS_ALL_V_DATA_0 bound to: 6'b101000 
	Parameter ADDR_WEIGHTS_ALL_V_CTRL bound to: 6'b101100 
	Parameter ADDR_DDR_BUF_PACK_V_DATA_0 bound to: 6'b110000 
	Parameter ADDR_DDR_BUF_PACK_V_CTRL bound to: 6'b110100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_CTRL_s_axi.v:219]
INFO: [Synth 8-6155] done synthesizing module 'FracNet_CTRL_s_axi' (9#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_CTRL_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'FracNet_BUS32_m_axi' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_BUS32_m_axi.v:8]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FracNet_BUS32_m_axi_throttl' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_BUS32_m_axi.v:708]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FracNet_BUS32_m_axi_throttl' (10#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_BUS32_m_axi.v:708]
INFO: [Synth 8-6157] synthesizing module 'FracNet_BUS32_m_axi_write' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_BUS32_m_axi.v:1701]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'FracNet_BUS32_m_axi_fifo' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_BUS32_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FracNet_BUS32_m_axi_fifo' (11#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_BUS32_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'FracNet_BUS32_m_axi_reg_slice' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_BUS32_m_axi.v:314]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'FracNet_BUS32_m_axi_reg_slice' (12#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_BUS32_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'FracNet_BUS32_m_axi_fifo__parameterized0' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_BUS32_m_axi.v:418]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FracNet_BUS32_m_axi_fifo__parameterized0' (12#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_BUS32_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'FracNet_BUS32_m_axi_buffer' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_BUS32_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FracNet_BUS32_m_axi_buffer' (13#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_BUS32_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'FracNet_BUS32_m_axi_fifo__parameterized1' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_BUS32_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FracNet_BUS32_m_axi_fifo__parameterized1' (13#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_BUS32_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'FracNet_BUS32_m_axi_fifo__parameterized2' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_BUS32_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FracNet_BUS32_m_axi_fifo__parameterized2' (13#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_BUS32_m_axi.v:418]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_BUS32_m_axi.v:2069]
INFO: [Synth 8-6155] done synthesizing module 'FracNet_BUS32_m_axi_write' (14#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_BUS32_m_axi.v:1701]
INFO: [Synth 8-6157] synthesizing module 'FracNet_BUS32_m_axi_read' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_BUS32_m_axi.v:904]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'FracNet_BUS32_m_axi_buffer__parameterized0' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_BUS32_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FracNet_BUS32_m_axi_buffer__parameterized0' (14#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_BUS32_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'FracNet_BUS32_m_axi_reg_slice__parameterized0' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_BUS32_m_axi.v:314]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'FracNet_BUS32_m_axi_reg_slice__parameterized0' (14#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_BUS32_m_axi.v:314]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_BUS32_m_axi.v:1252]
INFO: [Synth 8-6155] done synthesizing module 'FracNet_BUS32_m_axi_read' (15#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_BUS32_m_axi.v:904]
INFO: [Synth 8-6155] done synthesizing module 'FracNet_BUS32_m_axi' (16#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_BUS32_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'FracNet_BUS512_m_axi' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_BUS512_m_axi.v:8]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 512 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FracNet_BUS512_m_axi_throttl' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_BUS512_m_axi.v:708]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FracNet_BUS512_m_axi_throttl' (17#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_BUS512_m_axi.v:708]
INFO: [Synth 8-6157] synthesizing module 'FracNet_BUS512_m_axi_write' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_BUS512_m_axi.v:1701]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 512 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 512 - type: integer 
	Parameter USER_DATA_BYTES bound to: 64 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 6 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 64 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 6 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 6'b111111 
INFO: [Synth 8-6157] synthesizing module 'FracNet_BUS512_m_axi_fifo' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_BUS512_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FracNet_BUS512_m_axi_fifo' (18#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_BUS512_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'FracNet_BUS512_m_axi_reg_slice' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_BUS512_m_axi.v:314]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'FracNet_BUS512_m_axi_reg_slice' (19#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_BUS512_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'FracNet_BUS512_m_axi_fifo__parameterized0' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_BUS512_m_axi.v:418]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FracNet_BUS512_m_axi_fifo__parameterized0' (19#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_BUS512_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'FracNet_BUS512_m_axi_buffer' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_BUS512_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 576 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FracNet_BUS512_m_axi_buffer' (20#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_BUS512_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'FracNet_BUS512_m_axi_fifo__parameterized1' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_BUS512_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FracNet_BUS512_m_axi_fifo__parameterized1' (20#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_BUS512_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'FracNet_BUS512_m_axi_fifo__parameterized2' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_BUS512_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FracNet_BUS512_m_axi_fifo__parameterized2' (20#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_BUS512_m_axi.v:418]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_BUS512_m_axi.v:2069]
INFO: [Synth 8-6155] done synthesizing module 'FracNet_BUS512_m_axi_write' (21#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_BUS512_m_axi.v:1701]
INFO: [Synth 8-6157] synthesizing module 'FracNet_BUS512_m_axi_read' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_BUS512_m_axi.v:904]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 512 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 512 - type: integer 
	Parameter USER_DATA_BYTES bound to: 64 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 6 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 64 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 6 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 6'b111111 
INFO: [Synth 8-6157] synthesizing module 'FracNet_BUS512_m_axi_buffer__parameterized0' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_BUS512_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 515 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FracNet_BUS512_m_axi_buffer__parameterized0' (21#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_BUS512_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'FracNet_BUS512_m_axi_reg_slice__parameterized0' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_BUS512_m_axi.v:314]
	Parameter N bound to: 514 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'FracNet_BUS512_m_axi_reg_slice__parameterized0' (21#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_BUS512_m_axi.v:314]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_BUS512_m_axi.v:1252]
INFO: [Synth 8-6155] done synthesizing module 'FracNet_BUS512_m_axi_read' (22#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_BUS512_m_axi.v:904]
INFO: [Synth 8-6155] done synthesizing module 'FracNet_BUS512_m_axi' (23#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_BUS512_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'FracNet_DDR512_m_axi' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_DDR512_m_axi.v:8]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 512 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FracNet_DDR512_m_axi_throttl' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_DDR512_m_axi.v:708]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FracNet_DDR512_m_axi_throttl' (24#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_DDR512_m_axi.v:708]
INFO: [Synth 8-6157] synthesizing module 'FracNet_DDR512_m_axi_write' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_DDR512_m_axi.v:1701]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 512 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 512 - type: integer 
	Parameter USER_DATA_BYTES bound to: 64 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 6 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 64 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 6 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 6'b111111 
INFO: [Synth 8-6157] synthesizing module 'FracNet_DDR512_m_axi_fifo' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_DDR512_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FracNet_DDR512_m_axi_fifo' (25#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_DDR512_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'FracNet_DDR512_m_axi_reg_slice' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_DDR512_m_axi.v:314]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'FracNet_DDR512_m_axi_reg_slice' (26#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_DDR512_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'FracNet_DDR512_m_axi_fifo__parameterized0' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_DDR512_m_axi.v:418]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FracNet_DDR512_m_axi_fifo__parameterized0' (26#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_DDR512_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'FracNet_DDR512_m_axi_buffer' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_DDR512_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 576 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FracNet_DDR512_m_axi_buffer' (27#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_DDR512_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'FracNet_DDR512_m_axi_fifo__parameterized1' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_DDR512_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FracNet_DDR512_m_axi_fifo__parameterized1' (27#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_DDR512_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'FracNet_DDR512_m_axi_fifo__parameterized2' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_DDR512_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FracNet_DDR512_m_axi_fifo__parameterized2' (27#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_DDR512_m_axi.v:418]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_DDR512_m_axi.v:2069]
INFO: [Synth 8-6155] done synthesizing module 'FracNet_DDR512_m_axi_write' (28#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_DDR512_m_axi.v:1701]
INFO: [Synth 8-6157] synthesizing module 'FracNet_DDR512_m_axi_read' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_DDR512_m_axi.v:904]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 512 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 512 - type: integer 
	Parameter USER_DATA_BYTES bound to: 64 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 6 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 64 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 6 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 6'b111111 
INFO: [Synth 8-6157] synthesizing module 'FracNet_DDR512_m_axi_buffer__parameterized0' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_DDR512_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 515 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FracNet_DDR512_m_axi_buffer__parameterized0' (28#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_DDR512_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'FracNet_DDR512_m_axi_reg_slice__parameterized0' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_DDR512_m_axi.v:314]
	Parameter N bound to: 514 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'FracNet_DDR512_m_axi_reg_slice__parameterized0' (28#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_DDR512_m_axi.v:314]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_DDR512_m_axi.v:1252]
INFO: [Synth 8-6155] done synthesizing module 'FracNet_DDR512_m_axi_read' (29#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_DDR512_m_axi.v:904]
INFO: [Synth 8-6155] done synthesizing module 'FracNet_DDR512_m_axi' (30#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_DDR512_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'pg_conv3x3_tile' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state10 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:1169]
INFO: [Synth 8-6157] synthesizing module 'pg_conv3x3_tile_mdEe' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile_mdEe.v:46]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 225 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pg_conv3x3_tile_mdEe_ram' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile_mdEe.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 225 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile_mdEe.v:21]
INFO: [Synth 8-6155] done synthesizing module 'pg_conv3x3_tile_mdEe_ram' (31#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile_mdEe.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pg_conv3x3_tile_mdEe' (32#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile_mdEe.v:46]
INFO: [Synth 8-6157] synthesizing module 'compute_engine_32_1' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/compute_engine_32_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'compute_engine_32_1' (33#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/compute_engine_32_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'FracNet_mac_muladfYi' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_mac_muladfYi.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FracNet_mac_muladfYi_DSP48_1' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_mac_muladfYi.v:7]
INFO: [Synth 8-6155] done synthesizing module 'FracNet_mac_muladfYi_DSP48_1' (34#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_mac_muladfYi.v:7]
INFO: [Synth 8-6155] done synthesizing module 'FracNet_mac_muladfYi' (35#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_mac_muladfYi.v:30]
INFO: [Synth 8-6157] synthesizing module 'FracNet_mac_muladg8j' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_mac_muladg8j.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FracNet_mac_muladg8j_DSP48_2' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_mac_muladg8j.v:7]
INFO: [Synth 8-6155] done synthesizing module 'FracNet_mac_muladg8j_DSP48_2' (36#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_mac_muladg8j.v:7]
INFO: [Synth 8-6155] done synthesizing module 'FracNet_mac_muladg8j' (37#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_mac_muladg8j.v:30]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:18748]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:18750]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:18752]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:18754]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:18756]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:18758]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:18760]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:18762]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:18764]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:18766]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:18768]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:18770]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:18772]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:18774]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:18776]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:18778]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:18794]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:18796]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:18798]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:18800]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:18802]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:18804]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:18806]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:18808]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:18810]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:18812]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:18814]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:18816]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:18818]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:18820]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:18822]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:18824]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:18826]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:18828]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:18830]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:18832]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:18834]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:18836]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:18838]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:18840]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:18842]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:18844]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:18846]
INFO: [Synth 8-6155] done synthesizing module 'pg_conv3x3_tile' (38#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:10]
INFO: [Synth 8-6157] synthesizing module 'bn_relu_sc_relu' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:10]
	Parameter ap_ST_fsm_state1 bound to: 39'b000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 39'b000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 39'b000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 39'b000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 39'b000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 39'b000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 39'b000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 39'b000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 39'b000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 39'b000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 39'b000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 39'b000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 39'b000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 39'b000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 39'b000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 39'b000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 39'b000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 39'b000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 39'b000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 39'b000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 39'b000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 39'b000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 39'b000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 39'b000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 39'b000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 39'b000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 39'b000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 39'b000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 39'b000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 39'b000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 39'b000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 39'b000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 39'b000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 39'b000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 39'b000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 39'b000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 39'b001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 39'b010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 39'b100000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:1381]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:1420]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:2196]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:2200]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:2209]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:6932]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:9494]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:9495]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:9509]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:9510]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:9524]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:9525]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:9539]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:9540]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:9554]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:9555]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:9569]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:9570]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:9584]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:9585]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:9599]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:9600]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:9614]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:9615]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:9629]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:9630]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:9644]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:9645]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:9659]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:9660]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:9674]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:9675]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:9689]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:9690]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:9704]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:9705]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:9719]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:9720]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:9734]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:9735]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:9749]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:9750]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:9764]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:9765]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:9779]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:9780]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:9794]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:9795]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:9809]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:9810]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:9824]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:9825]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:9839]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:9840]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:9854]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:9855]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:9869]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:9870]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:9884]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:9885]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:9899]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:9900]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:9914]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:9915]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:9929]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:9930]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:9944]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:9945]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:9959]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:9960]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:13436]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:13437]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:13454]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:13455]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:13472]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:13473]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:13490]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:13491]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:13508]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:13509]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:13526]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:13527]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:13544]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:13545]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:13562]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:13563]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:13580]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:13581]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:13598]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:13599]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:13616]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:13617]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:13634]
INFO: [Common 17-14] Message 'Synth 8-5534' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Common 17-14] Message 'Synth 8-5974' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6157] synthesizing module 'FracNet_sdiv_32nsocq' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_sdiv_32nsocq.v:178]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FracNet_sdiv_32nsocq_div' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_sdiv_32nsocq.v:87]
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 5 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FracNet_sdiv_32nsocq_div_u' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_sdiv_32nsocq.v:7]
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 5 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
	Parameter cal_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FracNet_sdiv_32nsocq_div_u' (39#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_sdiv_32nsocq.v:7]
INFO: [Synth 8-6155] done synthesizing module 'FracNet_sdiv_32nsocq_div' (40#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_sdiv_32nsocq.v:87]
INFO: [Synth 8-6155] done synthesizing module 'FracNet_sdiv_32nsocq' (41#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_sdiv_32nsocq.v:178]
INFO: [Synth 8-6157] synthesizing module 'FracNet_udiv_4ns_pcA' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_udiv_4ns_pcA.v:154]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 8 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FracNet_udiv_4ns_pcA_div' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_udiv_4ns_pcA.v:82]
	Parameter in0_WIDTH bound to: 4 - type: integer 
	Parameter in1_WIDTH bound to: 4 - type: integer 
	Parameter out_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FracNet_udiv_4ns_pcA_div_u' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_udiv_4ns_pcA.v:7]
	Parameter in0_WIDTH bound to: 4 - type: integer 
	Parameter in1_WIDTH bound to: 4 - type: integer 
	Parameter out_WIDTH bound to: 4 - type: integer 
	Parameter cal_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FracNet_udiv_4ns_pcA_div_u' (42#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_udiv_4ns_pcA.v:7]
INFO: [Synth 8-6155] done synthesizing module 'FracNet_udiv_4ns_pcA_div' (43#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_udiv_4ns_pcA.v:82]
INFO: [Synth 8-6155] done synthesizing module 'FracNet_udiv_4ns_pcA' (44#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_udiv_4ns_pcA.v:154]
INFO: [Synth 8-6157] synthesizing module 'FracNet_mul_32s_8qcK' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_mul_32s_8qcK.v:25]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FracNet_mul_32s_8qcK_MulnS_4' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_mul_32s_8qcK.v:8]
INFO: [Synth 8-6155] done synthesizing module 'FracNet_mul_32s_8qcK_MulnS_4' (45#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_mul_32s_8qcK.v:8]
INFO: [Synth 8-6155] done synthesizing module 'FracNet_mul_32s_8qcK' (46#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_mul_32s_8qcK.v:25]
INFO: [Synth 8-6157] synthesizing module 'FracNet_mul_7ns_3rcU' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_mul_7ns_3rcU.v:25]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 7 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FracNet_mul_7ns_3rcU_MulnS_5' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_mul_7ns_3rcU.v:8]
INFO: [Synth 8-6155] done synthesizing module 'FracNet_mul_7ns_3rcU_MulnS_5' (47#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_mul_7ns_3rcU.v:8]
INFO: [Synth 8-6155] done synthesizing module 'FracNet_mul_7ns_3rcU' (48#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_mul_7ns_3rcU.v:25]
INFO: [Synth 8-6157] synthesizing module 'FracNet_mul_9ns_3sc4' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_mul_9ns_3sc4.v:25]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 33 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FracNet_mul_9ns_3sc4_MulnS_6' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_mul_9ns_3sc4.v:8]
INFO: [Synth 8-6155] done synthesizing module 'FracNet_mul_9ns_3sc4_MulnS_6' (49#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_mul_9ns_3sc4.v:8]
INFO: [Synth 8-6155] done synthesizing module 'FracNet_mul_9ns_3sc4' (50#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_mul_9ns_3sc4.v:25]
INFO: [Synth 8-6157] synthesizing module 'FracNet_mac_muladtde' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_mac_muladtde.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FracNet_mac_muladtde_DSP48_6' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_mac_muladtde.v:7]
INFO: [Synth 8-6155] done synthesizing module 'FracNet_mac_muladtde_DSP48_6' (51#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_mac_muladtde.v:7]
INFO: [Synth 8-6155] done synthesizing module 'FracNet_mac_muladtde' (52#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_mac_muladtde.v:30]
INFO: [Synth 8-6157] synthesizing module 'FracNet_mac_muladudo' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_mac_muladudo.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter din2_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FracNet_mac_muladudo_DSP48_7' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_mac_muladudo.v:7]
INFO: [Synth 8-6155] done synthesizing module 'FracNet_mac_muladudo_DSP48_7' (53#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_mac_muladudo.v:7]
INFO: [Synth 8-6155] done synthesizing module 'FracNet_mac_muladudo' (54#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_mac_muladudo.v:30]
INFO: [Synth 8-6157] synthesizing module 'FracNet_mac_muladncg' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_mac_muladncg.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter din2_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FracNet_mac_muladncg_DSP48_5' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_mac_muladncg.v:7]
INFO: [Synth 8-6155] done synthesizing module 'FracNet_mac_muladncg_DSP48_5' (55#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_mac_muladncg.v:7]
INFO: [Synth 8-6155] done synthesizing module 'FracNet_mac_muladncg' (56#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_mac_muladncg.v:30]
INFO: [Synth 8-6157] synthesizing module 'FracNet_mac_muladvdy' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_mac_muladvdy.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter din2_WIDTH bound to: 1 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FracNet_mac_muladvdy_DSP48_8' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_mac_muladvdy.v:7]
INFO: [Synth 8-6155] done synthesizing module 'FracNet_mac_muladvdy_DSP48_8' (57#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_mac_muladvdy.v:7]
INFO: [Synth 8-6155] done synthesizing module 'FracNet_mac_muladvdy' (58#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_mac_muladvdy.v:30]
INFO: [Synth 8-6157] synthesizing module 'FracNet_mac_muladwdI' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_mac_muladwdI.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 7 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FracNet_mac_muladwdI_DSP48_9' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_mac_muladwdI.v:7]
INFO: [Synth 8-6155] done synthesizing module 'FracNet_mac_muladwdI_DSP48_9' (59#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_mac_muladwdI.v:7]
INFO: [Synth 8-6155] done synthesizing module 'FracNet_mac_muladwdI' (60#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_mac_muladwdI.v:30]
INFO: [Synth 8-6157] synthesizing module 'FracNet_mul_mul_1xdS' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_mul_mul_1xdS.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FracNet_mul_mul_1xdS_DSP48_10' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_mul_mul_1xdS.v:4]
INFO: [Synth 8-6155] done synthesizing module 'FracNet_mul_mul_1xdS_DSP48_10' (61#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_mul_mul_1xdS.v:4]
INFO: [Synth 8-6155] done synthesizing module 'FracNet_mul_mul_1xdS' (62#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_mul_mul_1xdS.v:13]
INFO: [Synth 8-6157] synthesizing module 'FracNet_mul_mul_1yd2' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_mul_mul_1yd2.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 27 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FracNet_mul_mul_1yd2_DSP48_11' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_mul_mul_1yd2.v:4]
INFO: [Synth 8-6155] done synthesizing module 'FracNet_mul_mul_1yd2_DSP48_11' (63#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_mul_mul_1yd2.v:4]
INFO: [Synth 8-6155] done synthesizing module 'FracNet_mul_mul_1yd2' (64#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_mul_mul_1yd2.v:13]
INFO: [Synth 8-6157] synthesizing module 'FracNet_mul_mul_1kbM' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_mul_mul_1kbM.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FracNet_mul_mul_1kbM_DSP48_4' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_mul_mul_1kbM.v:4]
INFO: [Synth 8-6155] done synthesizing module 'FracNet_mul_mul_1kbM_DSP48_4' (65#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_mul_mul_1kbM.v:4]
INFO: [Synth 8-6155] done synthesizing module 'FracNet_mul_mul_1kbM' (66#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_mul_mul_1kbM.v:13]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:32621]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:32623]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:32627]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:32631]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:32635]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:32643]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:32645]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:32647]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:32651]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:32655]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:32659]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:32667]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:32669]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:32671]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:32675]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:32679]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:32683]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:32691]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:32693]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:32695]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:32699]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:32703]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:32707]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:32715]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:32717]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:32719]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:32723]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:32727]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:32731]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:32739]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:32741]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:32743]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:32747]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:32751]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:32755]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:32763]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:32765]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:32767]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:32771]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:32775]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:32779]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:32787]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:32789]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:32791]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:32795]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:32799]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:32803]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:32811]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:32813]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:32815]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:32819]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:32823]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:32827]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:32835]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:32837]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:32839]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:32843]
INFO: [Common 17-14] Message 'Synth 8-589' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'bn_relu_sc_relu' (67#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:10]
INFO: [Synth 8-6157] synthesizing module 'load_layer_1D_weight' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/load_layer_1D_weight.v:10]
	Parameter ap_ST_fsm_state1 bound to: 16'b0000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 16'b0000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 16'b0000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 16'b0000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 16'b0000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 16'b0000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 16'b0000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 16'b0000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 16'b0000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 16'b0000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 16'b0000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 16'b0000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 16'b0001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 16'b0010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 16'b0100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 16'b1000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'load_layer_1D_weight' (68#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/load_layer_1D_weight.v:10]
INFO: [Synth 8-6157] synthesizing module 'pg_conv1x1_tile' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv1x1_tile.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state9 bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'FracNet_mac_muladzec' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_mac_muladzec.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter din2_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FracNet_mac_muladzec_DSP48_12' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_mac_muladzec.v:7]
INFO: [Synth 8-6155] done synthesizing module 'FracNet_mac_muladzec_DSP48_12' (69#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_mac_muladzec.v:7]
INFO: [Synth 8-6155] done synthesizing module 'FracNet_mac_muladzec' (70#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_mac_muladzec.v:30]
INFO: [Synth 8-6157] synthesizing module 'FracNet_ama_addmuAem' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_ama_addmuAem.v:36]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 3 - type: integer 
	Parameter din1_WIDTH bound to: 3 - type: integer 
	Parameter din2_WIDTH bound to: 7 - type: integer 
	Parameter din3_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FracNet_ama_addmuAem_DSP48_13' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_ama_addmuAem.v:7]
INFO: [Synth 8-6155] done synthesizing module 'FracNet_ama_addmuAem_DSP48_13' (71#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_ama_addmuAem.v:7]
INFO: [Synth 8-6155] done synthesizing module 'FracNet_ama_addmuAem' (72#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_ama_addmuAem.v:36]
INFO: [Synth 8-6155] done synthesizing module 'pg_conv1x1_tile' (73#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv1x1_tile.v:10]
INFO: [Synth 8-6157] synthesizing module 'bn_relu_small' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_small.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state16 bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'FracNet_mul_9ns_3hbi' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_mul_9ns_3hbi.v:25]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FracNet_mul_9ns_3hbi_MulnS_0' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_mul_9ns_3hbi.v:8]
INFO: [Synth 8-6155] done synthesizing module 'FracNet_mul_9ns_3hbi_MulnS_0' (74#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_mul_9ns_3hbi.v:8]
INFO: [Synth 8-6155] done synthesizing module 'FracNet_mul_9ns_3hbi' (75#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_mul_9ns_3hbi.v:25]
INFO: [Synth 8-6157] synthesizing module 'FracNet_mul_8ns_3ibs' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_mul_8ns_3ibs.v:25]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FracNet_mul_8ns_3ibs_MulnS_1' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_mul_8ns_3ibs.v:8]
INFO: [Synth 8-6155] done synthesizing module 'FracNet_mul_8ns_3ibs_MulnS_1' (76#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_mul_8ns_3ibs.v:8]
INFO: [Synth 8-6155] done synthesizing module 'FracNet_mul_8ns_3ibs' (77#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_mul_8ns_3ibs.v:25]
INFO: [Synth 8-6157] synthesizing module 'FracNet_mac_muladjbC' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_mac_muladjbC.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FracNet_mac_muladjbC_DSP48_3' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_mac_muladjbC.v:7]
INFO: [Synth 8-6155] done synthesizing module 'FracNet_mac_muladjbC_DSP48_3' (78#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_mac_muladjbC.v:7]
INFO: [Synth 8-6155] done synthesizing module 'FracNet_mac_muladjbC' (79#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_mac_muladjbC.v:30]
INFO: [Synth 8-6155] done synthesizing module 'bn_relu_small' (80#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_small.v:10]
INFO: [Synth 8-6157] synthesizing module 'avgpool' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/avgpool.v:10]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 5'b00100 
	Parameter ap_ST_fsm_state8 bound to: 5'b01000 
	Parameter ap_ST_fsm_state9 bound to: 5'b10000 
INFO: [Synth 8-6157] synthesizing module 'FracNet_mac_muladBew' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_mac_muladBew.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter din2_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FracNet_mac_muladBew_DSP48_14' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_mac_muladBew.v:7]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'FracNet_mac_muladBew_DSP48_14' (81#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_mac_muladBew.v:7]
INFO: [Synth 8-6155] done synthesizing module 'FracNet_mac_muladBew' (82#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_mac_muladBew.v:30]
INFO: [Synth 8-6155] done synthesizing module 'avgpool' (83#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/avgpool.v:10]
	Parameter ap_ST_fsm_state1 bound to: 16'b0000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 16'b0000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 16'b0000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 16'b0000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 16'b0000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 16'b0000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 16'b0000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 16'b0000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 16'b0000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 16'b0000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 16'b0000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 16'b0000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 16'b0001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 16'b0010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 16'b0100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 16'b1000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'load_layer_1D_weight_1' (84#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/load_layer_1D_weight_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 11'b00000000001 
	Parameter ap_ST_fsm_state2 bound to: 11'b00000000010 
	Parameter ap_ST_fsm_state3 bound to: 11'b00000000100 
	Parameter ap_ST_fsm_state4 bound to: 11'b00000001000 
	Parameter ap_ST_fsm_state5 bound to: 11'b00000010000 
	Parameter ap_ST_fsm_state6 bound to: 11'b00000100000 
	Parameter ap_ST_fsm_state7 bound to: 11'b00001000000 
	Parameter ap_ST_fsm_state8 bound to: 11'b00010000000 
	Parameter ap_ST_fsm_state9 bound to: 11'b00100000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 11'b01000000000 
	Parameter ap_ST_fsm_state13 bound to: 11'b10000000000 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter din2_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FracNet_mac_muladcud_DSP48_0' (85#1) [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_mac_muladcud.v:7]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_state2 bound to: 6'b000010 
	Parameter ap_ST_fsm_state3 bound to: 6'b000100 
	Parameter ap_ST_fsm_state4 bound to: 6'b001000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 6'b010000 
	Parameter ap_ST_fsm_state19 bound to: 6'b100000 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 29 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 36 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 36 - type: integer 
	Parameter dout_WIDTH bound to: 44 - type: integer 
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state20 bound to: 4'b1000 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 9 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 5 - type: integer 
	Parameter in0_WIDTH bound to: 5 - type: integer 
	Parameter in1_WIDTH bound to: 3 - type: integer 
	Parameter out_WIDTH bound to: 5 - type: integer 
	Parameter in0_WIDTH bound to: 5 - type: integer 
	Parameter in1_WIDTH bound to: 3 - type: integer 
	Parameter out_WIDTH bound to: 5 - type: integer 
	Parameter cal_WIDTH bound to: 5 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop[4].divisor_tmp_reg[5] was removed.  [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_urem_5ns_bkb.v:51]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
WARNING: [Synth 8-3331] design FracNet_urem_5ns_bkb_div_u has unconnected port reset
WARNING: [Synth 8-3331] design load_conv3x3_weights has unconnected port m_axi_conv_weight_3x3_all_V_AWREADY
WARNING: [Synth 8-3331] design load_conv3x3_weights has unconnected port m_axi_conv_weight_3x3_all_V_WREADY
WARNING: [Synth 8-3331] design load_conv3x3_weights has unconnected port m_axi_conv_weight_3x3_all_V_RLAST
WARNING: [Synth 8-3331] design load_conv3x3_weights has unconnected port m_axi_conv_weight_3x3_all_V_RID[0]
WARNING: [Synth 8-3331] design load_conv3x3_weights has unconnected port m_axi_conv_weight_3x3_all_V_RUSER[0]
WARNING: [Synth 8-3331] design load_conv3x3_weights has unconnected port m_axi_conv_weight_3x3_all_V_RRESP[1]
WARNING: [Synth 8-3331] design load_conv3x3_weights has unconnected port m_axi_conv_weight_3x3_all_V_RRESP[0]
WARNING: [Synth 8-3331] design load_conv3x3_weights has unconnected port m_axi_conv_weight_3x3_all_V_BVALID
WARNING: [Synth 8-3331] design load_conv3x3_weights has unconnected port m_axi_conv_weight_3x3_all_V_BRESP[1]
WARNING: [Synth 8-3331] design load_conv3x3_weights has unconnected port m_axi_conv_weight_3x3_all_V_BRESP[0]
WARNING: [Synth 8-3331] design load_conv3x3_weights has unconnected port m_axi_conv_weight_3x3_all_V_BID[0]
WARNING: [Synth 8-3331] design load_conv3x3_weights has unconnected port m_axi_conv_weight_3x3_all_V_BUSER[0]
WARNING: [Synth 8-3331] design load_conv3x3_weights has unconnected port conv3x3_weight_ptr[15]
WARNING: [Synth 8-3331] design FracNet_mul_9ns_3mb6 has unconnected port reset
WARNING: [Synth 8-3331] design FracNet_mul_29s_9lbW has unconnected port reset
WARNING: [Synth 8-3331] design load_shortcut has unconnected port m_axi_DDR_buf_V_AWREADY
WARNING: [Synth 8-3331] design load_shortcut has unconnected port m_axi_DDR_buf_V_WREADY
WARNING: [Synth 8-3331] design load_shortcut has unconnected port m_axi_DDR_buf_V_RLAST
WARNING: [Synth 8-3331] design load_shortcut has unconnected port m_axi_DDR_buf_V_RID[0]
WARNING: [Synth 8-3331] design load_shortcut has unconnected port m_axi_DDR_buf_V_RUSER[0]
WARNING: [Synth 8-3331] design load_shortcut has unconnected port m_axi_DDR_buf_V_RRESP[1]
WARNING: [Synth 8-3331] design load_shortcut has unconnected port m_axi_DDR_buf_V_RRESP[0]
WARNING: [Synth 8-3331] design load_shortcut has unconnected port m_axi_DDR_buf_V_BVALID
WARNING: [Synth 8-3331] design load_shortcut has unconnected port m_axi_DDR_buf_V_BRESP[1]
WARNING: [Synth 8-3331] design load_shortcut has unconnected port m_axi_DDR_buf_V_BRESP[0]
WARNING: [Synth 8-3331] design load_shortcut has unconnected port m_axi_DDR_buf_V_BID[0]
WARNING: [Synth 8-3331] design load_shortcut has unconnected port m_axi_DDR_buf_V_BUSER[0]
WARNING: [Synth 8-3331] design load_shortcut has unconnected port in_channels[11]
WARNING: [Synth 8-3331] design load_shortcut has unconnected port in_channels[4]
WARNING: [Synth 8-3331] design load_shortcut has unconnected port in_channels[3]
WARNING: [Synth 8-3331] design load_shortcut has unconnected port in_channels[2]
WARNING: [Synth 8-3331] design load_shortcut has unconnected port in_channels[1]
WARNING: [Synth 8-3331] design load_shortcut has unconnected port in_channels[0]
WARNING: [Synth 8-3331] design load_conv1x1_weights has unconnected port m_axi_conv_weight_1x1_all_V_AWREADY
WARNING: [Synth 8-3331] design load_conv1x1_weights has unconnected port m_axi_conv_weight_1x1_all_V_WREADY
WARNING: [Synth 8-3331] design load_conv1x1_weights has unconnected port m_axi_conv_weight_1x1_all_V_RLAST
WARNING: [Synth 8-3331] design load_conv1x1_weights has unconnected port m_axi_conv_weight_1x1_all_V_RID[0]
WARNING: [Synth 8-3331] design load_conv1x1_weights has unconnected port m_axi_conv_weight_1x1_all_V_RUSER[0]
WARNING: [Synth 8-3331] design load_conv1x1_weights has unconnected port m_axi_conv_weight_1x1_all_V_RRESP[1]
WARNING: [Synth 8-3331] design load_conv1x1_weights has unconnected port m_axi_conv_weight_1x1_all_V_RRESP[0]
WARNING: [Synth 8-3331] design load_conv1x1_weights has unconnected port m_axi_conv_weight_1x1_all_V_BVALID
WARNING: [Synth 8-3331] design load_conv1x1_weights has unconnected port m_axi_conv_weight_1x1_all_V_BRESP[1]
WARNING: [Synth 8-3331] design load_conv1x1_weights has unconnected port m_axi_conv_weight_1x1_all_V_BRESP[0]
WARNING: [Synth 8-3331] design load_conv1x1_weights has unconnected port m_axi_conv_weight_1x1_all_V_BID[0]
WARNING: [Synth 8-3331] design load_conv1x1_weights has unconnected port m_axi_conv_weight_1x1_all_V_BUSER[0]
WARNING: [Synth 8-3331] design load_conv1x1_weights has unconnected port conv1x1_weight_ptr[12]
WARNING: [Synth 8-3331] design load_layer_1D_weight_1 has unconnected port m_axi_weights_all_V_AWREADY
WARNING: [Synth 8-3331] design load_layer_1D_weight_1 has unconnected port m_axi_weights_all_V_WREADY
WARNING: [Synth 8-3331] design load_layer_1D_weight_1 has unconnected port m_axi_weights_all_V_RLAST
WARNING: [Synth 8-3331] design load_layer_1D_weight_1 has unconnected port m_axi_weights_all_V_RID[0]
WARNING: [Synth 8-3331] design load_layer_1D_weight_1 has unconnected port m_axi_weights_all_V_RUSER[0]
WARNING: [Synth 8-3331] design load_layer_1D_weight_1 has unconnected port m_axi_weights_all_V_RRESP[1]
WARNING: [Synth 8-3331] design load_layer_1D_weight_1 has unconnected port m_axi_weights_all_V_RRESP[0]
WARNING: [Synth 8-3331] design load_layer_1D_weight_1 has unconnected port m_axi_weights_all_V_BVALID
WARNING: [Synth 8-3331] design load_layer_1D_weight_1 has unconnected port m_axi_weights_all_V_BRESP[1]
WARNING: [Synth 8-3331] design load_layer_1D_weight_1 has unconnected port m_axi_weights_all_V_BRESP[0]
WARNING: [Synth 8-3331] design load_layer_1D_weight_1 has unconnected port m_axi_weights_all_V_BID[0]
WARNING: [Synth 8-3331] design load_layer_1D_weight_1 has unconnected port m_axi_weights_all_V_BUSER[0]
WARNING: [Synth 8-3331] design load_layer_1D_weight_1 has unconnected port weights_all_ptr_start_offset[12]
WARNING: [Synth 8-3331] design load_layer_1D_weight_1 has unconnected port conv_out_channels_offset[11]
WARNING: [Synth 8-3331] design load_layer_1D_weight_1 has unconnected port conv_out_channels_offset[4]
WARNING: [Synth 8-3331] design load_layer_1D_weight_1 has unconnected port conv_out_channels_offset[3]
WARNING: [Synth 8-3331] design load_layer_1D_weight_1 has unconnected port conv_out_channels_offset[2]
WARNING: [Synth 8-3331] design load_layer_1D_weight_1 has unconnected port conv_out_channels_offset[1]
WARNING: [Synth 8-3331] design load_layer_1D_weight_1 has unconnected port conv_out_channels_offset[0]
WARNING: [Synth 8-3331] design load_layer_1D_weight_1 has unconnected port pw_out_channels_offset[11]
WARNING: [Synth 8-3331] design load_layer_1D_weight_1 has unconnected port pw_out_channels_offset[4]
WARNING: [Synth 8-3331] design load_layer_1D_weight_1 has unconnected port pw_out_channels_offset[3]
WARNING: [Synth 8-3331] design load_layer_1D_weight_1 has unconnected port pw_out_channels_offset[2]
WARNING: [Synth 8-3331] design load_layer_1D_weight_1 has unconnected port pw_out_channels_offset[1]
WARNING: [Synth 8-3331] design load_layer_1D_weight_1 has unconnected port pw_out_channels_offset[0]
WARNING: [Synth 8-3331] design avgpool has unconnected port H_fmap[7]
WARNING: [Synth 8-3331] design avgpool has unconnected port H_fmap[0]
WARNING: [Synth 8-3331] design avgpool has unconnected port row_tile_start[30]
WARNING: [Synth 8-3331] design avgpool has unconnected port row_tile_start[29]
WARNING: [Synth 8-3331] design avgpool has unconnected port row_tile_start[28]
WARNING: [Synth 8-3331] design avgpool has unconnected port row_tile_start[27]
WARNING: [Synth 8-3331] design avgpool has unconnected port row_tile_start[26]
WARNING: [Synth 8-3331] design avgpool has unconnected port row_tile_start[25]
WARNING: [Synth 8-3331] design avgpool has unconnected port row_tile_start[24]
WARNING: [Synth 8-3331] design avgpool has unconnected port row_tile_start[23]
WARNING: [Synth 8-3331] design avgpool has unconnected port row_tile_start[22]
WARNING: [Synth 8-3331] design avgpool has unconnected port row_tile_start[21]
WARNING: [Synth 8-3331] design avgpool has unconnected port row_tile_start[20]
WARNING: [Synth 8-3331] design avgpool has unconnected port row_tile_start[19]
WARNING: [Synth 8-3331] design avgpool has unconnected port row_tile_start[18]
WARNING: [Synth 8-3331] design avgpool has unconnected port row_tile_start[17]
WARNING: [Synth 8-3331] design avgpool has unconnected port row_tile_start[16]
WARNING: [Synth 8-3331] design avgpool has unconnected port row_tile_start[15]
WARNING: [Synth 8-3331] design avgpool has unconnected port row_tile_start[14]
WARNING: [Synth 8-3331] design avgpool has unconnected port row_tile_start[13]
WARNING: [Synth 8-3331] design avgpool has unconnected port row_tile_start[12]
WARNING: [Synth 8-3331] design avgpool has unconnected port row_tile_start[11]
WARNING: [Synth 8-3331] design avgpool has unconnected port row_tile_start[10]
WARNING: [Synth 8-3331] design avgpool has unconnected port row_tile_start[9]
WARNING: [Synth 8-3331] design avgpool has unconnected port row_tile_start[8]
WARNING: [Synth 8-3331] design avgpool has unconnected port row_tile_start[7]
WARNING: [Synth 8-3331] design avgpool has unconnected port row_tile_start[6]
WARNING: [Synth 8-3331] design avgpool has unconnected port row_tile_start[5]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 2497.613 ; gain = 1091.812
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:07 ; elapsed = 00:01:09 . Memory (MB): peak = 2497.613 ; gain = 1091.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:07 ; elapsed = 00:01:09 . Memory (MB): peak = 2497.613 ; gain = 1091.812
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2505.559 ; gain = 7.945
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/FracNet_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/FracNet_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 3228.285 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3295.133 ; gain = 66.848
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:19 ; elapsed = 00:02:16 . Memory (MB): peak = 3295.133 ; gain = 1889.332
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:19 ; elapsed = 00:02:16 . Memory (MB): peak = 3295.133 ; gain = 1889.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:19 ; elapsed = 00:02:16 . Memory (MB): peak = 3295.133 ; gain = 1889.332
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'FracNet_CTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'FracNet_CTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'FracNet_BUS32_m_axi_reg_slice'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_BUS32_m_axi.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_BUS32_m_axi.v:506]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_BUS32_m_axi.v:610]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'FracNet_BUS32_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'FracNet_BUS512_m_axi_reg_slice'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_BUS512_m_axi.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_BUS512_m_axi.v:506]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_BUS512_m_axi.v:610]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'FracNet_BUS512_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'FracNet_DDR512_m_axi_reg_slice'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_DDR512_m_axi.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_DDR512_m_axi.v:506]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_DDR512_m_axi.v:610]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'FracNet_DDR512_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-4471] merging register 'zext_ln111_1_reg_23426_reg[7:0]' into 'zext_ln111_reg_23421_reg[7:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:10584]
INFO: [Synth 8-4471] merging register 'zext_ln111_2_reg_23431_reg[7:0]' into 'zext_ln111_reg_23421_reg[7:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:10585]
INFO: [Synth 8-4471] merging register 'zext_ln111_3_reg_23437_reg[7:0]' into 'zext_ln111_reg_23421_reg[7:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:10586]
INFO: [Synth 8-4471] merging register 'msb_line_buffer_1_V_s_reg_23834_reg[7:0]' into 'msb_line_buffer_0_V_s_reg_23828_reg[7:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:10613]
INFO: [Synth 8-4471] merging register 'select_ln110_reg_23529_reg[7:0]' into 'msb_line_buffer_0_V_s_reg_23828_reg[7:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:10619]
INFO: [Synth 8-4471] merging register 'and_ln145_116_reg_26697_reg[0:0]' into 'and_ln145_101_reg_26679_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11572]
INFO: [Synth 8-4471] merging register 'and_ln145_118_reg_26701_reg[0:0]' into 'and_ln145_103_reg_26683_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11573]
INFO: [Synth 8-4471] merging register 'and_ln145_11_reg_26571_reg[0:0]' into 'and_ln145_101_reg_26679_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11574]
INFO: [Synth 8-4471] merging register 'and_ln145_131_reg_26715_reg[0:0]' into 'and_ln145_101_reg_26679_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11575]
INFO: [Synth 8-4471] merging register 'and_ln145_133_reg_26719_reg[0:0]' into 'and_ln145_103_reg_26683_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11576]
INFO: [Synth 8-4471] merging register 'and_ln145_13_reg_26575_reg[0:0]' into 'and_ln145_103_reg_26683_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11577]
INFO: [Synth 8-4471] merging register 'and_ln145_146_reg_26733_reg[0:0]' into 'and_ln145_101_reg_26679_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11578]
INFO: [Synth 8-4471] merging register 'and_ln145_148_reg_26737_reg[0:0]' into 'and_ln145_103_reg_26683_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11579]
INFO: [Synth 8-4471] merging register 'and_ln145_161_reg_26751_reg[0:0]' into 'and_ln145_101_reg_26679_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11580]
INFO: [Synth 8-4471] merging register 'and_ln145_163_reg_26755_reg[0:0]' into 'and_ln145_103_reg_26683_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11581]
INFO: [Synth 8-4471] merging register 'and_ln145_176_reg_26769_reg[0:0]' into 'and_ln145_101_reg_26679_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11582]
INFO: [Synth 8-4471] merging register 'and_ln145_178_reg_26773_reg[0:0]' into 'and_ln145_103_reg_26683_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11583]
INFO: [Synth 8-4471] merging register 'and_ln145_191_reg_26787_reg[0:0]' into 'and_ln145_101_reg_26679_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11584]
INFO: [Synth 8-4471] merging register 'and_ln145_193_reg_26791_reg[0:0]' into 'and_ln145_103_reg_26683_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11585]
INFO: [Synth 8-4471] merging register 'and_ln145_206_reg_26805_reg[0:0]' into 'and_ln145_101_reg_26679_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11586]
INFO: [Synth 8-4471] merging register 'and_ln145_208_reg_26809_reg[0:0]' into 'and_ln145_103_reg_26683_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11587]
INFO: [Synth 8-4471] merging register 'and_ln145_221_reg_26823_reg[0:0]' into 'and_ln145_101_reg_26679_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11588]
INFO: [Synth 8-4471] merging register 'and_ln145_223_reg_26827_reg[0:0]' into 'and_ln145_103_reg_26683_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11589]
INFO: [Synth 8-4471] merging register 'and_ln145_236_reg_26841_reg[0:0]' into 'and_ln145_101_reg_26679_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11590]
INFO: [Synth 8-4471] merging register 'and_ln145_238_reg_26845_reg[0:0]' into 'and_ln145_103_reg_26683_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11591]
INFO: [Synth 8-4471] merging register 'and_ln145_251_reg_26859_reg[0:0]' into 'and_ln145_101_reg_26679_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11592]
INFO: [Synth 8-4471] merging register 'and_ln145_253_reg_26863_reg[0:0]' into 'and_ln145_103_reg_26683_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11593]
INFO: [Synth 8-4471] merging register 'and_ln145_266_reg_26877_reg[0:0]' into 'and_ln145_101_reg_26679_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11594]
INFO: [Synth 8-4471] merging register 'and_ln145_268_reg_26881_reg[0:0]' into 'and_ln145_103_reg_26683_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11595]
INFO: [Synth 8-4471] merging register 'and_ln145_26_reg_26589_reg[0:0]' into 'and_ln145_101_reg_26679_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11596]
INFO: [Synth 8-4471] merging register 'and_ln145_281_reg_26895_reg[0:0]' into 'and_ln145_101_reg_26679_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11597]
INFO: [Synth 8-4471] merging register 'and_ln145_283_reg_26899_reg[0:0]' into 'and_ln145_103_reg_26683_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11598]
INFO: [Synth 8-4471] merging register 'and_ln145_28_reg_26593_reg[0:0]' into 'and_ln145_103_reg_26683_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11599]
INFO: [Synth 8-4471] merging register 'and_ln145_296_reg_26913_reg[0:0]' into 'and_ln145_101_reg_26679_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11600]
INFO: [Synth 8-4471] merging register 'and_ln145_298_reg_26917_reg[0:0]' into 'and_ln145_103_reg_26683_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11601]
INFO: [Synth 8-4471] merging register 'and_ln145_311_reg_26931_reg[0:0]' into 'and_ln145_101_reg_26679_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11602]
INFO: [Synth 8-4471] merging register 'and_ln145_313_reg_26935_reg[0:0]' into 'and_ln145_103_reg_26683_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11603]
INFO: [Synth 8-4471] merging register 'and_ln145_326_reg_26949_reg[0:0]' into 'and_ln145_101_reg_26679_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11604]
INFO: [Synth 8-4471] merging register 'and_ln145_328_reg_26953_reg[0:0]' into 'and_ln145_103_reg_26683_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11605]
INFO: [Synth 8-4471] merging register 'and_ln145_341_reg_26967_reg[0:0]' into 'and_ln145_101_reg_26679_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11606]
INFO: [Synth 8-4471] merging register 'and_ln145_343_reg_26971_reg[0:0]' into 'and_ln145_103_reg_26683_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11607]
INFO: [Synth 8-4471] merging register 'and_ln145_356_reg_26985_reg[0:0]' into 'and_ln145_101_reg_26679_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11608]
INFO: [Synth 8-4471] merging register 'and_ln145_358_reg_26989_reg[0:0]' into 'and_ln145_103_reg_26683_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11609]
INFO: [Synth 8-4471] merging register 'and_ln145_371_reg_27003_reg[0:0]' into 'and_ln145_101_reg_26679_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11610]
INFO: [Synth 8-4471] merging register 'and_ln145_373_reg_27007_reg[0:0]' into 'and_ln145_103_reg_26683_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11611]
INFO: [Synth 8-4471] merging register 'and_ln145_386_reg_27021_reg[0:0]' into 'and_ln145_101_reg_26679_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11612]
INFO: [Synth 8-4471] merging register 'and_ln145_388_reg_27025_reg[0:0]' into 'and_ln145_103_reg_26683_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11613]
INFO: [Synth 8-4471] merging register 'and_ln145_401_reg_27039_reg[0:0]' into 'and_ln145_101_reg_26679_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11614]
INFO: [Synth 8-4471] merging register 'and_ln145_403_reg_27043_reg[0:0]' into 'and_ln145_103_reg_26683_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11615]
INFO: [Synth 8-4471] merging register 'and_ln145_416_reg_27057_reg[0:0]' into 'and_ln145_101_reg_26679_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11616]
INFO: [Synth 8-4471] merging register 'and_ln145_418_reg_27061_reg[0:0]' into 'and_ln145_103_reg_26683_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11617]
INFO: [Synth 8-4471] merging register 'and_ln145_41_reg_26607_reg[0:0]' into 'and_ln145_101_reg_26679_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11618]
INFO: [Synth 8-4471] merging register 'and_ln145_431_reg_27075_reg[0:0]' into 'and_ln145_101_reg_26679_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11619]
INFO: [Synth 8-4471] merging register 'and_ln145_433_reg_27079_reg[0:0]' into 'and_ln145_103_reg_26683_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11620]
INFO: [Synth 8-4471] merging register 'and_ln145_43_reg_26611_reg[0:0]' into 'and_ln145_103_reg_26683_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11621]
INFO: [Synth 8-4471] merging register 'and_ln145_446_reg_27093_reg[0:0]' into 'and_ln145_101_reg_26679_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11622]
INFO: [Synth 8-4471] merging register 'and_ln145_448_reg_27097_reg[0:0]' into 'and_ln145_103_reg_26683_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11623]
INFO: [Synth 8-4471] merging register 'and_ln145_461_reg_27111_reg[0:0]' into 'and_ln145_101_reg_26679_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11624]
INFO: [Synth 8-4471] merging register 'and_ln145_463_reg_27115_reg[0:0]' into 'and_ln145_103_reg_26683_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11625]
INFO: [Synth 8-4471] merging register 'and_ln145_476_reg_27129_reg[0:0]' into 'and_ln145_101_reg_26679_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11626]
INFO: [Synth 8-4471] merging register 'and_ln145_478_reg_27133_reg[0:0]' into 'and_ln145_103_reg_26683_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11627]
INFO: [Synth 8-4471] merging register 'and_ln145_56_reg_26625_reg[0:0]' into 'and_ln145_101_reg_26679_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11628]
INFO: [Synth 8-4471] merging register 'and_ln145_58_reg_26629_reg[0:0]' into 'and_ln145_103_reg_26683_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11629]
INFO: [Synth 8-4471] merging register 'and_ln145_71_reg_26643_reg[0:0]' into 'and_ln145_101_reg_26679_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11630]
INFO: [Synth 8-4471] merging register 'and_ln145_73_reg_26647_reg[0:0]' into 'and_ln145_103_reg_26683_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11631]
INFO: [Synth 8-4471] merging register 'and_ln145_86_reg_26661_reg[0:0]' into 'and_ln145_101_reg_26679_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11632]
INFO: [Synth 8-4471] merging register 'and_ln145_88_reg_26665_reg[0:0]' into 'and_ln145_103_reg_26683_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11633]
INFO: [Synth 8-4471] merging register 'and_ln145_119_reg_27245_reg[0:0]' into 'and_ln145_104_reg_27231_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11640]
INFO: [Synth 8-4471] merging register 'and_ln145_134_reg_27259_reg[0:0]' into 'and_ln145_104_reg_27231_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11641]
INFO: [Synth 8-4471] merging register 'and_ln145_149_reg_27273_reg[0:0]' into 'and_ln145_104_reg_27231_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11642]
INFO: [Synth 8-4471] merging register 'and_ln145_14_reg_27147_reg[0:0]' into 'and_ln145_104_reg_27231_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11643]
INFO: [Synth 8-4471] merging register 'and_ln145_164_reg_27287_reg[0:0]' into 'and_ln145_104_reg_27231_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11644]
INFO: [Synth 8-4471] merging register 'and_ln145_179_reg_27301_reg[0:0]' into 'and_ln145_104_reg_27231_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11645]
INFO: [Synth 8-4471] merging register 'and_ln145_194_reg_27315_reg[0:0]' into 'and_ln145_104_reg_27231_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11646]
INFO: [Synth 8-4471] merging register 'and_ln145_209_reg_27329_reg[0:0]' into 'and_ln145_104_reg_27231_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11647]
INFO: [Synth 8-4471] merging register 'and_ln145_224_reg_27343_reg[0:0]' into 'and_ln145_104_reg_27231_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11648]
INFO: [Synth 8-4471] merging register 'and_ln145_239_reg_27357_reg[0:0]' into 'and_ln145_104_reg_27231_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11649]
INFO: [Synth 8-4471] merging register 'and_ln145_254_reg_27371_reg[0:0]' into 'and_ln145_104_reg_27231_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11650]
INFO: [Synth 8-4471] merging register 'and_ln145_269_reg_27385_reg[0:0]' into 'and_ln145_104_reg_27231_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11651]
INFO: [Synth 8-4471] merging register 'and_ln145_284_reg_27399_reg[0:0]' into 'and_ln145_104_reg_27231_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11652]
INFO: [Synth 8-4471] merging register 'and_ln145_299_reg_27413_reg[0:0]' into 'and_ln145_104_reg_27231_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11653]
INFO: [Synth 8-4471] merging register 'and_ln145_29_reg_27161_reg[0:0]' into 'and_ln145_104_reg_27231_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11654]
INFO: [Synth 8-4471] merging register 'and_ln145_314_reg_27427_reg[0:0]' into 'and_ln145_104_reg_27231_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11655]
INFO: [Synth 8-4471] merging register 'and_ln145_329_reg_27441_reg[0:0]' into 'and_ln145_104_reg_27231_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11656]
INFO: [Synth 8-4471] merging register 'and_ln145_344_reg_27455_reg[0:0]' into 'and_ln145_104_reg_27231_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11657]
INFO: [Synth 8-4471] merging register 'and_ln145_359_reg_27469_reg[0:0]' into 'and_ln145_104_reg_27231_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11658]
INFO: [Synth 8-4471] merging register 'and_ln145_374_reg_27483_reg[0:0]' into 'and_ln145_104_reg_27231_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11659]
INFO: [Synth 8-4471] merging register 'and_ln145_389_reg_27497_reg[0:0]' into 'and_ln145_104_reg_27231_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11660]
INFO: [Synth 8-4471] merging register 'and_ln145_404_reg_27511_reg[0:0]' into 'and_ln145_104_reg_27231_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11661]
INFO: [Synth 8-4471] merging register 'and_ln145_419_reg_27525_reg[0:0]' into 'and_ln145_104_reg_27231_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11662]
INFO: [Synth 8-4471] merging register 'and_ln145_434_reg_27539_reg[0:0]' into 'and_ln145_104_reg_27231_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11663]
INFO: [Synth 8-4471] merging register 'and_ln145_449_reg_27553_reg[0:0]' into 'and_ln145_104_reg_27231_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11664]
INFO: [Synth 8-4471] merging register 'and_ln145_44_reg_27175_reg[0:0]' into 'and_ln145_104_reg_27231_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11665]
INFO: [Synth 8-4471] merging register 'and_ln145_464_reg_27567_reg[0:0]' into 'and_ln145_104_reg_27231_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11666]
INFO: [Synth 8-4471] merging register 'and_ln145_479_reg_27581_reg[0:0]' into 'and_ln145_104_reg_27231_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11667]
INFO: [Synth 8-4471] merging register 'and_ln145_59_reg_27189_reg[0:0]' into 'and_ln145_104_reg_27231_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11668]
INFO: [Synth 8-4471] merging register 'and_ln145_74_reg_27203_reg[0:0]' into 'and_ln145_104_reg_27231_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11669]
INFO: [Synth 8-4471] merging register 'and_ln145_89_reg_27217_reg[0:0]' into 'and_ln145_104_reg_27231_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11670]
INFO: [Synth 8-4471] merging register 'and_ln145_121_reg_24008_reg[0:0]' into 'and_ln145_106_reg_24004_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11677]
INFO: [Synth 8-4471] merging register 'and_ln145_136_reg_24012_reg[0:0]' into 'and_ln145_106_reg_24004_reg[0:0]' [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:11678]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'msb_output_index_reg_24291_reg' and it is trimmed from '12' to '11' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/pg_conv3x3_tile.v:12598]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln414_3_reg_91037_reg' and it is trimmed from '40' to '32' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:19401]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_ln414_1_reg_90840_reg' and it is trimmed from '40' to '32' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:21124]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln366_reg_80489_pp0_iter21_reg_reg' and it is trimmed from '32' to '16' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:18820]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln366_reg_80489_pp0_iter20_reg_reg' and it is trimmed from '32' to '16' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:18819]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln366_reg_80489_pp0_iter19_reg_reg' and it is trimmed from '32' to '16' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:18818]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln366_reg_80489_pp0_iter18_reg_reg' and it is trimmed from '32' to '16' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:18817]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln366_reg_80489_pp0_iter17_reg_reg' and it is trimmed from '32' to '16' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:18816]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln366_reg_80489_pp0_iter16_reg_reg' and it is trimmed from '32' to '16' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:18815]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln366_reg_80489_pp0_iter15_reg_reg' and it is trimmed from '32' to '16' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:18814]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln366_reg_80489_pp0_iter14_reg_reg' and it is trimmed from '32' to '16' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:18813]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln366_reg_80489_pp0_iter13_reg_reg' and it is trimmed from '32' to '16' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:18812]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln366_reg_80489_pp0_iter12_reg_reg' and it is trimmed from '32' to '16' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:18811]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln366_reg_80489_pp0_iter11_reg_reg' and it is trimmed from '32' to '16' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:18810]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln366_reg_80489_pp0_iter10_reg_reg' and it is trimmed from '32' to '16' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:18809]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln366_reg_80489_pp0_iter9_reg_reg' and it is trimmed from '32' to '16' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:18809]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln366_reg_80489_pp0_iter8_reg_reg' and it is trimmed from '32' to '16' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:18824]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln366_reg_80489_pp0_iter7_reg_reg' and it is trimmed from '32' to '16' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:18823]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln366_reg_80489_pp0_iter6_reg_reg' and it is trimmed from '32' to '16' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:18822]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln366_reg_80489_pp0_iter5_reg_reg' and it is trimmed from '32' to '16' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:18821]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln366_reg_80489_reg' and it is trimmed from '32' to '16' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:18803]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_ln365_1_reg_80313_reg' and it is trimmed from '32' to '16' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:21327]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln366_reg_80308_reg' and it is trimmed from '32' to '16' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:21872]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_ln365_reg_80133_reg' and it is trimmed from '32' to '16' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:21333]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_ln369_1_reg_80318_reg' and it is trimmed from '32' to '16' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:21339]
WARNING: [Synth 8-3936] Found unconnected internal register 'out_buf_index_reg_80323_reg' and it is trimmed from '12' to '11' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:21382]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln1265_reg_80128_reg' and it is trimmed from '11' to '10' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:18767]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln1118_reg_92744_reg' and it is trimmed from '19' to '10' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:21732]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln1118_41_reg_93024_reg' and it is trimmed from '19' to '10' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:21710]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln1118_42_reg_93052_reg' and it is trimmed from '19' to '10' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:21711]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln1118_43_reg_93080_reg' and it is trimmed from '19' to '10' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:21712]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln1118_44_reg_93108_reg' and it is trimmed from '19' to '10' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:21713]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln1118_45_reg_93136_reg' and it is trimmed from '19' to '10' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:21714]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln1118_46_reg_93164_reg' and it is trimmed from '19' to '10' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:21715]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln1118_47_reg_93192_reg' and it is trimmed from '19' to '10' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:21716]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln1118_48_reg_93220_reg' and it is trimmed from '19' to '10' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:21717]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln1118_49_reg_93248_reg' and it is trimmed from '19' to '10' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:21718]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln1118_50_reg_93276_reg' and it is trimmed from '19' to '10' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:21719]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln1118_32_reg_92772_reg' and it is trimmed from '19' to '10' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:21701]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln1118_51_reg_93304_reg' and it is trimmed from '19' to '10' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:21720]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln1118_52_reg_93332_reg' and it is trimmed from '19' to '10' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:21721]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln1118_53_reg_93360_reg' and it is trimmed from '19' to '10' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:21722]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln1118_54_reg_93388_reg' and it is trimmed from '19' to '10' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:21723]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln1118_55_reg_93416_reg' and it is trimmed from '19' to '10' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:21724]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln1118_56_reg_93444_reg' and it is trimmed from '19' to '10' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:21725]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln1118_57_reg_93472_reg' and it is trimmed from '19' to '10' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:21726]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln1118_58_reg_93500_reg' and it is trimmed from '19' to '10' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:21727]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln1118_59_reg_93528_reg' and it is trimmed from '19' to '10' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:21728]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln1118_60_reg_93556_reg' and it is trimmed from '19' to '10' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:21729]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln1118_33_reg_92800_reg' and it is trimmed from '19' to '10' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:21702]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln1118_61_reg_93584_reg' and it is trimmed from '19' to '10' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:21730]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln1118_62_reg_93612_reg' and it is trimmed from '19' to '10' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:21731]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln1118_34_reg_92828_reg' and it is trimmed from '19' to '10' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:21703]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln1118_35_reg_92856_reg' and it is trimmed from '19' to '10' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:21704]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln1118_36_reg_92884_reg' and it is trimmed from '19' to '10' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:21705]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln1118_37_reg_92912_reg' and it is trimmed from '19' to '10' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:21706]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln1118_38_reg_92940_reg' and it is trimmed from '19' to '10' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:21707]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln1118_39_reg_92968_reg' and it is trimmed from '19' to '10' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:21708]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln1118_40_reg_92996_reg' and it is trimmed from '19' to '10' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_sc_relu.v:21709]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln414_1_reg_25991_reg' and it is trimmed from '40' to '32' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_small.v:5368]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_ln414_reg_25794_reg' and it is trimmed from '40' to '32' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_small.v:5837]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_ln302_mid2_reg_27532_reg' and it is trimmed from '32' to '16' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_small.v:5849]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln1118_reg_27548_reg' and it is trimmed from '19' to '10' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_small.v:5913]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln1118_1_reg_27581_reg' and it is trimmed from '19' to '10' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_small.v:5892]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln1118_2_reg_27614_reg' and it is trimmed from '19' to '10' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_small.v:5903]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln1118_3_reg_27647_reg' and it is trimmed from '19' to '10' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_small.v:5906]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln1118_4_reg_27680_reg' and it is trimmed from '19' to '10' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_small.v:5907]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln1118_5_reg_27713_reg' and it is trimmed from '19' to '10' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_small.v:5908]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln1118_6_reg_27746_reg' and it is trimmed from '19' to '10' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_small.v:5909]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln1118_7_reg_27779_reg' and it is trimmed from '19' to '10' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_small.v:5910]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln1118_8_reg_27812_reg' and it is trimmed from '19' to '10' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_small.v:5911]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln1118_9_reg_27845_reg' and it is trimmed from '19' to '10' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_small.v:5912]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln1118_10_reg_27878_reg' and it is trimmed from '19' to '10' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_small.v:5882]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln1118_11_reg_27911_reg' and it is trimmed from '19' to '10' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_small.v:5883]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln1118_12_reg_27944_reg' and it is trimmed from '19' to '10' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_small.v:5884]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln1118_13_reg_27977_reg' and it is trimmed from '19' to '10' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_small.v:5885]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln1118_14_reg_28010_reg' and it is trimmed from '19' to '10' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_small.v:5886]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln1118_15_reg_28043_reg' and it is trimmed from '19' to '10' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_small.v:5887]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln1118_16_reg_28076_reg' and it is trimmed from '19' to '10' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_small.v:5888]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln1118_17_reg_28109_reg' and it is trimmed from '19' to '10' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_small.v:5889]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln1118_18_reg_28142_reg' and it is trimmed from '19' to '10' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_small.v:5890]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln1118_19_reg_28175_reg' and it is trimmed from '19' to '10' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_small.v:5891]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln1118_20_reg_28208_reg' and it is trimmed from '19' to '10' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_small.v:5893]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln1118_21_reg_28241_reg' and it is trimmed from '19' to '10' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_small.v:5894]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln1118_22_reg_28274_reg' and it is trimmed from '19' to '10' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_small.v:5895]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln1118_23_reg_28307_reg' and it is trimmed from '19' to '10' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_small.v:5896]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln1118_24_reg_28340_reg' and it is trimmed from '19' to '10' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_small.v:5897]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln1118_25_reg_28373_reg' and it is trimmed from '19' to '10' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_small.v:5898]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln1118_26_reg_28406_reg' and it is trimmed from '19' to '10' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_small.v:5899]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln1118_27_reg_28439_reg' and it is trimmed from '19' to '10' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_small.v:5900]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln1118_28_reg_28472_reg' and it is trimmed from '19' to '10' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_small.v:5901]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln1118_29_reg_28505_reg' and it is trimmed from '19' to '10' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_small.v:5902]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln1118_30_reg_28538_reg' and it is trimmed from '19' to '10' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_small.v:5904]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln1118_31_reg_28571_reg' and it is trimmed from '19' to '10' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/bn_relu_small.v:5905]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln1192_reg_15590_reg' and it is trimmed from '22' to '21' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/avgpool.v:3133]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln1192_287_reg_15623_reg' and it is trimmed from '22' to '21' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/avgpool.v:3102]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln1192_288_reg_15656_reg' and it is trimmed from '22' to '21' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/avgpool.v:3103]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln1192_289_reg_15689_reg' and it is trimmed from '22' to '21' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/avgpool.v:3104]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln1192_290_reg_15722_reg' and it is trimmed from '22' to '21' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/avgpool.v:3105]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln1192_291_reg_15755_reg' and it is trimmed from '22' to '21' bits. [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/avgpool.v:3106]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_mul_29s_9lbW.v:17]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/load_shortcut.v:1710]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet.v:30884]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5779] Default cascade height of 8 will be used for BRAM '"FracNet_feat_buf_CeG_ram:/ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "FracNet_feat_buf_CeG_ram:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "FracNet_feat_buf_CeG_ram:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "FracNet_feat_buf_CeG_ram:/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 1 because memory depth for RAM "FracNet_feat_buf_CeG_ram:/ram_reg" is not power of 2. 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "FracNet_feat_buf_CeG_ram:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 9 for RAM "FracNet_feat_buf_CeG_ram:/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 5 because memory depth for RAM "FracNet_feat_buf_CeG_ram:/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 5 and width 9 for RAM "FracNet_feat_buf_CeG_ram:/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 7 because memory depth for RAM "FracNet_feat_buf_CeG_ram:/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 7 and width 4 for RAM "FracNet_feat_buf_CeG_ram:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 1 for RAM "FracNet_feat_buf_CeG_ram:/ram_reg"
INFO: [Synth 8-3971] The signal "FracNet_feat_buf_CeG_ram:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"FracNet_out_buf_aDeQ_ram:/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "FracNet_out_buf_aDeQ_ram:/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 8 will be used for BRAM '"FracNet_feat_buf_9j0_ram:/ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "FracNet_feat_buf_9j0_ram:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "FracNet_feat_buf_9j0_ram:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "FracNet_feat_buf_9j0_ram:/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 1 because memory depth for RAM "FracNet_feat_buf_9j0_ram:/ram_reg" is not power of 2. 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "FracNet_feat_buf_9j0_ram:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 9 for RAM "FracNet_feat_buf_9j0_ram:/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 5 because memory depth for RAM "FracNet_feat_buf_9j0_ram:/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 5 and width 9 for RAM "FracNet_feat_buf_9j0_ram:/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 7 because memory depth for RAM "FracNet_feat_buf_9j0_ram:/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 7 and width 4 for RAM "FracNet_feat_buf_9j0_ram:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 1 for RAM "FracNet_feat_buf_9j0_ram:/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"FracNet_out_buf_sbak_ram:/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "FracNet_out_buf_sbak_ram:/ram_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'FracNet_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'FracNet_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'FracNet_BUS32_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'FracNet_BUS32_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'FracNet_BUS512_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'FracNet_BUS512_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'FracNet_DDR512_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'FracNet_DDR512_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:14 ; elapsed = 00:03:12 . Memory (MB): peak = 3295.133 ; gain = 1889.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |pg_conv3x3_tile__GB0 |           1|     43061|
|2     |pg_conv3x3_tile__GB1 |           1|     14376|
|3     |pg_conv3x3_tile__GB2 |           1|     17970|
|4     |pg_conv3x3_tile__GB3 |           1|     24810|
|5     |pg_conv3x3_tile__GB4 |           1|     28740|
|6     |pg_conv3x3_tile__GB5 |           1|     30551|
|7     |pg_conv3x3_tile__GB6 |           1|     41229|
|8     |bn_relu_sc_relu__GB0 |           1|     20498|
|9     |bn_relu_sc_relu__GB1 |           1|      8067|
|10    |bn_relu_sc_relu__GB2 |           1|     10256|
|11    |bn_relu_sc_relu__GB3 |           1|     13193|
|12    |bn_relu_sc_relu__GB4 |           1|     18762|
|13    |bn_relu_sc_relu__GB5 |           1|     22707|
|14    |bn_relu_sc_relu__GB6 |           1|     11123|
|15    |FracNet__GCB0        |           1|     28322|
|16    |FracNet__GCB1        |           1|     13655|
|17    |FracNet__GCB2        |           1|     33311|
|18    |FracNet__GCB3        |           1|     29640|
|19    |FracNet__GCB4        |           1|     38222|
|20    |FracNet__GCB5        |           1|     20832|
|21    |FracNet__GCB6        |           1|     13150|
|22    |FracNet__GCB7        |           1|     14053|
|23    |FracNet__GCB8        |           1|     12290|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     36 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 127   
	   3 Input     32 Bit       Adders := 3     
	   3 Input     29 Bit       Adders := 64    
	   2 Input     29 Bit       Adders := 1     
	   2 Input     28 Bit       Adders := 2     
	   3 Input     28 Bit       Adders := 1     
	   3 Input     27 Bit       Adders := 1     
	   2 Input     27 Bit       Adders := 16    
	   2 Input     26 Bit       Adders := 32    
	   2 Input     22 Bit       Adders := 64    
	   2 Input     21 Bit       Adders := 96    
	   2 Input     20 Bit       Adders := 6     
	   3 Input     19 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 66    
	   2 Input     16 Bit       Adders := 454   
	   3 Input     16 Bit       Adders := 1     
	   3 Input     15 Bit       Adders := 2     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 51    
	   3 Input     12 Bit       Adders := 5     
	   2 Input     11 Bit       Adders := 167   
	   3 Input     11 Bit       Adders := 64    
	   2 Input     10 Bit       Adders := 72    
	   3 Input     10 Bit       Adders := 34    
	   2 Input      9 Bit       Adders := 46    
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 318   
	   3 Input      8 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 12    
	   3 Input      7 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 329   
	   3 Input      6 Bit       Adders := 9     
	  16 Input      5 Bit       Adders := 640   
	   2 Input      5 Bit       Adders := 31    
	   3 Input      5 Bit       Adders := 15    
	   2 Input      4 Bit       Adders := 31    
	   2 Input      3 Bit       Adders := 45    
	   2 Input      2 Bit       Adders := 92    
+---XORs : 
	   3 Input     32 Bit         XORs := 320   
	   3 Input     26 Bit         XORs := 320   
	   3 Input     25 Bit         XORs := 320   
	   3 Input     24 Bit         XORs := 320   
	   3 Input     23 Bit         XORs := 320   
	   3 Input     22 Bit         XORs := 320   
	   3 Input     21 Bit         XORs := 320   
	   3 Input     20 Bit         XORs := 320   
	   3 Input     19 Bit         XORs := 320   
	   3 Input     18 Bit         XORs := 320   
	   3 Input     17 Bit         XORs := 320   
	   3 Input     16 Bit         XORs := 320   
	   3 Input     15 Bit         XORs := 320   
	   3 Input     14 Bit         XORs := 320   
	   3 Input     13 Bit         XORs := 320   
	   3 Input     12 Bit         XORs := 320   
	   3 Input     11 Bit         XORs := 320   
	   3 Input     10 Bit         XORs := 320   
	   3 Input      9 Bit         XORs := 320   
	   3 Input      8 Bit         XORs := 320   
	   3 Input      7 Bit         XORs := 320   
	   3 Input      6 Bit         XORs := 320   
	   2 Input      6 Bit         XORs := 32    
	   3 Input      5 Bit         XORs := 320   
	   3 Input      4 Bit         XORs := 320   
	   3 Input      3 Bit         XORs := 320   
	   3 Input      2 Bit         XORs := 320   
	   3 Input      1 Bit         XORs := 320   
	   2 Input      1 Bit         XORs := 2247  
+---Registers : 
	              576 Bit    Registers := 6     
	              515 Bit    Registers := 6     
	              514 Bit    Registers := 4     
	              512 Bit    Registers := 4     
	               64 Bit    Registers := 20    
	               48 Bit    Registers := 1     
	               44 Bit    Registers := 1     
	               40 Bit    Registers := 2     
	               39 Bit    Registers := 1     
	               36 Bit    Registers := 5     
	               35 Bit    Registers := 3     
	               34 Bit    Registers := 2     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 1036  
	               30 Bit    Registers := 2     
	               29 Bit    Registers := 1     
	               28 Bit    Registers := 41    
	               27 Bit    Registers := 17    
	               26 Bit    Registers := 42    
	               25 Bit    Registers := 96    
	               22 Bit    Registers := 1     
	               21 Bit    Registers := 128   
	               20 Bit    Registers := 39    
	               18 Bit    Registers := 4     
	               17 Bit    Registers := 3     
	               16 Bit    Registers := 3651  
	               15 Bit    Registers := 2     
	               14 Bit    Registers := 3     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 15    
	               11 Bit    Registers := 124   
	               10 Bit    Registers := 157   
	                9 Bit    Registers := 111   
	                8 Bit    Registers := 90    
	                7 Bit    Registers := 154   
	                6 Bit    Registers := 49    
	                5 Bit    Registers := 808   
	                4 Bit    Registers := 132   
	                3 Bit    Registers := 67    
	                2 Bit    Registers := 184   
	                1 Bit    Registers := 2576  
+---Multipliers : 
	                10x36  Multipliers := 1     
	                10x33  Multipliers := 1     
	                10x32  Multipliers := 1     
	                 8x32  Multipliers := 2     
	                 9x32  Multipliers := 3     
+---RAMs : 
	            1600K Bit         RAMs := 2     
	             144K Bit         RAMs := 2     
	             128K Bit         RAMs := 2     
	              31K Bit         RAMs := 32    
	              14K Bit         RAMs := 32    
	               9K Bit         RAMs := 1     
	               8K Bit         RAMs := 1     
	               7K Bit         RAMs := 2     
+---Muxes : 
	   2 Input    576 Bit        Muxes := 2     
	   2 Input    515 Bit        Muxes := 2     
	   2 Input    514 Bit        Muxes := 2     
	   2 Input    512 Bit        Muxes := 1     
	   2 Input    346 Bit        Muxes := 1     
	   2 Input    345 Bit        Muxes := 1     
	   2 Input    344 Bit        Muxes := 1     
	   2 Input    343 Bit        Muxes := 1     
	   2 Input    342 Bit        Muxes := 1     
	   2 Input    341 Bit        Muxes := 1     
	   2 Input    338 Bit        Muxes := 1     
	   2 Input    337 Bit        Muxes := 1     
	   2 Input    336 Bit        Muxes := 1     
	   2 Input    335 Bit        Muxes := 1     
	   2 Input    334 Bit        Muxes := 1     
	   2 Input    333 Bit        Muxes := 1     
	   2 Input    332 Bit        Muxes := 1     
	   2 Input    331 Bit        Muxes := 1     
	   2 Input    329 Bit        Muxes := 1     
	   2 Input    326 Bit        Muxes := 1     
	   2 Input    324 Bit        Muxes := 1     
	   2 Input    323 Bit        Muxes := 1     
	   2 Input    322 Bit        Muxes := 1     
	   2 Input    321 Bit        Muxes := 1     
	   2 Input    320 Bit        Muxes := 1     
	   2 Input    319 Bit        Muxes := 1     
	   2 Input    318 Bit        Muxes := 1     
	   2 Input    315 Bit        Muxes := 1     
	   2 Input    313 Bit        Muxes := 1     
	   2 Input    312 Bit        Muxes := 1     
	   2 Input    311 Bit        Muxes := 1     
	   2 Input    309 Bit        Muxes := 1     
	   2 Input    308 Bit        Muxes := 1     
	   2 Input    307 Bit        Muxes := 1     
	   2 Input    306 Bit        Muxes := 1     
	   2 Input    304 Bit        Muxes := 1     
	   2 Input    302 Bit        Muxes := 1     
	   2 Input    300 Bit        Muxes := 1     
	   2 Input    298 Bit        Muxes := 1     
	   2 Input    297 Bit        Muxes := 1     
	   2 Input    296 Bit        Muxes := 1     
	   2 Input    295 Bit        Muxes := 1     
	   2 Input    294 Bit        Muxes := 1     
	   2 Input    293 Bit        Muxes := 1     
	   2 Input    292 Bit        Muxes := 1     
	   2 Input    290 Bit        Muxes := 1     
	   2 Input    288 Bit        Muxes := 1     
	   2 Input    286 Bit        Muxes := 1     
	   2 Input    285 Bit        Muxes := 1     
	   2 Input    284 Bit        Muxes := 1     
	   2 Input    283 Bit        Muxes := 1     
	   2 Input    282 Bit        Muxes := 1     
	   2 Input    281 Bit        Muxes := 1     
	   2 Input    279 Bit        Muxes := 1     
	   2 Input    277 Bit        Muxes := 1     
	   2 Input    275 Bit        Muxes := 1     
	   2 Input    273 Bit        Muxes := 1     
	   2 Input    272 Bit        Muxes := 1     
	   2 Input    271 Bit        Muxes := 1     
	   2 Input    270 Bit        Muxes := 1     
	   2 Input    269 Bit        Muxes := 1     
	   2 Input    268 Bit        Muxes := 1     
	   2 Input    267 Bit        Muxes := 1     
	   2 Input    265 Bit        Muxes := 1     
	   2 Input    263 Bit        Muxes := 1     
	   2 Input    261 Bit        Muxes := 1     
	   2 Input    260 Bit        Muxes := 1     
	   2 Input    259 Bit        Muxes := 1     
	   2 Input    258 Bit        Muxes := 1     
	   2 Input    257 Bit        Muxes := 1     
	   2 Input    256 Bit        Muxes := 1     
	   2 Input    254 Bit        Muxes := 1     
	   2 Input    252 Bit        Muxes := 1     
	   2 Input    250 Bit        Muxes := 1     
	   2 Input    248 Bit        Muxes := 1     
	   2 Input    247 Bit        Muxes := 1     
	   2 Input    246 Bit        Muxes := 1     
	   2 Input    245 Bit        Muxes := 1     
	   2 Input    244 Bit        Muxes := 1     
	   2 Input    243 Bit        Muxes := 1     
	   2 Input    242 Bit        Muxes := 1     
	   2 Input    240 Bit        Muxes := 1     
	   2 Input    238 Bit        Muxes := 1     
	   2 Input    236 Bit        Muxes := 1     
	   2 Input    235 Bit        Muxes := 1     
	   2 Input    234 Bit        Muxes := 1     
	   2 Input    233 Bit        Muxes := 1     
	   2 Input    232 Bit        Muxes := 1     
	   2 Input    231 Bit        Muxes := 1     
	   2 Input    229 Bit        Muxes := 1     
	   2 Input    227 Bit        Muxes := 1     
	   2 Input    225 Bit        Muxes := 1     
	   2 Input    223 Bit        Muxes := 1     
	   2 Input    222 Bit        Muxes := 1     
	   2 Input    221 Bit        Muxes := 1     
	   2 Input    220 Bit        Muxes := 1     
	   2 Input    219 Bit        Muxes := 1     
	   2 Input    218 Bit        Muxes := 1     
	   2 Input    217 Bit        Muxes := 1     
	   2 Input    215 Bit        Muxes := 1     
	   2 Input    213 Bit        Muxes := 1     
	   2 Input    211 Bit        Muxes := 1     
	   2 Input    210 Bit        Muxes := 1     
	   2 Input    209 Bit        Muxes := 1     
	   2 Input    208 Bit        Muxes := 1     
	   2 Input    207 Bit        Muxes := 1     
	   2 Input    206 Bit        Muxes := 1     
	   2 Input    204 Bit        Muxes := 1     
	   2 Input    202 Bit        Muxes := 1     
	   2 Input    200 Bit        Muxes := 1     
	   2 Input    198 Bit        Muxes := 1     
	   2 Input    197 Bit        Muxes := 1     
	   2 Input    196 Bit        Muxes := 1     
	   2 Input    195 Bit        Muxes := 1     
	   2 Input    194 Bit        Muxes := 1     
	   2 Input    193 Bit        Muxes := 1     
	   2 Input    192 Bit        Muxes := 1     
	   2 Input    190 Bit        Muxes := 1     
	   2 Input    188 Bit        Muxes := 1     
	   2 Input    186 Bit        Muxes := 1     
	   2 Input    185 Bit        Muxes := 1     
	   2 Input    184 Bit        Muxes := 1     
	   2 Input    183 Bit        Muxes := 1     
	   2 Input    182 Bit        Muxes := 1     
	   2 Input    181 Bit        Muxes := 1     
	   2 Input    179 Bit        Muxes := 1     
	   2 Input    177 Bit        Muxes := 1     
	   2 Input    175 Bit        Muxes := 1     
	   2 Input    173 Bit        Muxes := 1     
	   2 Input    172 Bit        Muxes := 1     
	   2 Input    171 Bit        Muxes := 1     
	   2 Input    170 Bit        Muxes := 1     
	   2 Input    169 Bit        Muxes := 1     
	   2 Input    168 Bit        Muxes := 1     
	   2 Input    167 Bit        Muxes := 1     
	   2 Input    165 Bit        Muxes := 1     
	   2 Input    163 Bit        Muxes := 1     
	   2 Input    161 Bit        Muxes := 1     
	   2 Input    160 Bit        Muxes := 1     
	   2 Input    159 Bit        Muxes := 1     
	   2 Input    157 Bit        Muxes := 1     
	   2 Input    156 Bit        Muxes := 1     
	   2 Input    155 Bit        Muxes := 1     
	   2 Input    154 Bit        Muxes := 1     
	   2 Input    152 Bit        Muxes := 1     
	   2 Input    150 Bit        Muxes := 1     
	   2 Input    148 Bit        Muxes := 1     
	   2 Input    146 Bit        Muxes := 1     
	   2 Input    145 Bit        Muxes := 1     
	   2 Input    144 Bit        Muxes := 1     
	   2 Input    143 Bit        Muxes := 1     
	   2 Input    142 Bit        Muxes := 1     
	   2 Input    141 Bit        Muxes := 1     
	   2 Input    140 Bit        Muxes := 1     
	   2 Input    138 Bit        Muxes := 1     
	   2 Input    136 Bit        Muxes := 1     
	   2 Input    134 Bit        Muxes := 1     
	   2 Input    133 Bit        Muxes := 1     
	   2 Input    132 Bit        Muxes := 1     
	   2 Input    131 Bit        Muxes := 1     
	   2 Input    130 Bit        Muxes := 1     
	   2 Input    129 Bit        Muxes := 1     
	   2 Input    127 Bit        Muxes := 1     
	   2 Input    125 Bit        Muxes := 1     
	   2 Input    123 Bit        Muxes := 1     
	   2 Input    121 Bit        Muxes := 1     
	   2 Input    120 Bit        Muxes := 1     
	   2 Input    119 Bit        Muxes := 1     
	   2 Input    118 Bit        Muxes := 1     
	   2 Input    117 Bit        Muxes := 1     
	   2 Input    116 Bit        Muxes := 1     
	   2 Input    115 Bit        Muxes := 1     
	   2 Input    113 Bit        Muxes := 1     
	   2 Input    111 Bit        Muxes := 1     
	   2 Input    109 Bit        Muxes := 1     
	   2 Input    108 Bit        Muxes := 1     
	   2 Input    107 Bit        Muxes := 1     
	   2 Input    105 Bit        Muxes := 1     
	   2 Input    104 Bit        Muxes := 1     
	   2 Input    103 Bit        Muxes := 1     
	   2 Input    102 Bit        Muxes := 1     
	   2 Input    100 Bit        Muxes := 1     
	   2 Input     98 Bit        Muxes := 1     
	   2 Input     96 Bit        Muxes := 1     
	   2 Input     94 Bit        Muxes := 1     
	   2 Input     93 Bit        Muxes := 1     
	   2 Input     92 Bit        Muxes := 1     
	   2 Input     91 Bit        Muxes := 1     
	   2 Input     90 Bit        Muxes := 1     
	   2 Input     89 Bit        Muxes := 1     
	   2 Input     88 Bit        Muxes := 1     
	   2 Input     86 Bit        Muxes := 1     
	   2 Input     84 Bit        Muxes := 1     
	   2 Input     82 Bit        Muxes := 1     
	   2 Input     81 Bit        Muxes := 1     
	   2 Input     80 Bit        Muxes := 1     
	   2 Input     79 Bit        Muxes := 1     
	   2 Input     78 Bit        Muxes := 1     
	   2 Input     77 Bit        Muxes := 1     
	   2 Input     75 Bit        Muxes := 1     
	   2 Input     73 Bit        Muxes := 1     
	   2 Input     71 Bit        Muxes := 1     
	   2 Input     69 Bit        Muxes := 1     
	   2 Input     68 Bit        Muxes := 1     
	   2 Input     67 Bit        Muxes := 1     
	   2 Input     66 Bit        Muxes := 1     
	   2 Input     65 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 8     
	   2 Input     63 Bit        Muxes := 1     
	   2 Input     61 Bit        Muxes := 1     
	   2 Input     59 Bit        Muxes := 1     
	   2 Input     57 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     55 Bit        Muxes := 1     
	   2 Input     53 Bit        Muxes := 1     
	   2 Input     52 Bit        Muxes := 1     
	   2 Input     51 Bit        Muxes := 1     
	   2 Input     50 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     46 Bit        Muxes := 1     
	   2 Input     44 Bit        Muxes := 1     
	   2 Input     42 Bit        Muxes := 1     
	   2 Input     41 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 1     
	  40 Input     39 Bit        Muxes := 1     
	   3 Input     39 Bit        Muxes := 1     
	   2 Input     38 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 2     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 83    
	   3 Input     32 Bit        Muxes := 1     
	  10 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 2     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 7     
	   2 Input     19 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 3     
	   2 Input     17 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 1354  
	   4 Input     16 Bit        Muxes := 32    
	  14 Input     15 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 3     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 5     
	   2 Input     13 Bit        Muxes := 2     
	   4 Input     12 Bit        Muxes := 6     
	  13 Input     12 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 357   
	   6 Input     11 Bit        Muxes := 3     
	  12 Input     11 Bit        Muxes := 1     
	   5 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 233   
	   6 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 66    
	   2 Input      8 Bit        Muxes := 68    
	   4 Input      8 Bit        Muxes := 6     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	   5 Input      7 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 18    
	   3 Input      6 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 38    
	   5 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 27    
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 317   
	   3 Input      2 Bit        Muxes := 27    
	   5 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 1526  
	   3 Input      1 Bit        Muxes := 128   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module compute_engine_32_1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__81 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__82 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__83 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__84 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__85 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__86 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__87 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__88 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__89 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__90 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__91 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__92 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__93 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__94 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__95 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__96 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__97 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__98 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__99 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__100 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__101 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__102 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__103 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__104 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__105 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__106 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__107 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__108 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__109 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__110 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__111 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__112 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__113 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__114 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__115 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__116 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__117 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__118 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__119 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__120 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__121 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__122 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__123 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__124 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__125 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__126 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__127 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__128 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__129 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__130 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__131 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__132 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__133 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__134 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__135 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__136 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__137 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__138 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__139 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__140 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__141 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__142 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__143 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__144 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__145 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__146 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module pg_conv3x3_tile_mdEe_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               7K Bit         RAMs := 1     
Module pg_conv3x3_tile_mdEe_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               7K Bit         RAMs := 1     
Module compute_engine_32_1__147 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__148 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__149 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__150 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__151 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__152 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__153 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__154 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__155 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__156 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__157 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__158 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__159 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__160 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__161 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__162 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__163 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__164 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__165 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__166 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__167 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__168 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__169 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__170 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__171 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__172 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__173 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__174 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__175 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__176 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__177 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__178 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__179 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__180 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__181 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__182 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__183 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__184 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__185 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__186 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__187 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__188 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__189 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__190 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__191 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__192 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__193 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__194 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__195 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__196 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__197 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__198 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__199 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__200 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__201 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__202 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__203 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__204 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__205 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__206 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__207 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__208 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__209 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__210 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__211 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__212 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__213 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__214 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__215 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__216 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__217 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__218 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__219 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__220 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__221 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__222 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__223 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__224 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__225 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__226 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__227 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__228 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__229 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__230 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__231 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__232 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__233 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__234 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__235 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__236 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__237 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__238 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__239 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__240 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__241 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__242 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__243 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__244 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__245 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__246 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__247 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__248 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__249 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__250 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__251 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__252 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__253 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__254 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__255 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__256 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__257 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__258 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__259 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__260 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__261 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__262 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__263 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__264 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__265 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__266 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__267 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__268 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__269 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__270 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__271 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__272 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__273 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__274 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__275 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__276 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__277 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__278 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__279 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__280 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__281 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__282 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__283 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__284 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__285 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__286 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__287 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__288 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module pg_conv3x3_tile 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 32    
	   2 Input     14 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 65    
	   3 Input     11 Bit       Adders := 64    
	   2 Input     10 Bit       Adders := 66    
	   3 Input     10 Bit       Adders := 32    
	   2 Input      9 Bit       Adders := 38    
	   2 Input      8 Bit       Adders := 290   
	   2 Input      4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 14    
	               22 Bit    Registers := 1     
	               16 Bit    Registers := 128   
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 77    
	               10 Bit    Registers := 69    
	                9 Bit    Registers := 43    
	                8 Bit    Registers := 44    
	                7 Bit    Registers := 96    
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 59    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 32    
	   2 Input     14 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 192   
	   2 Input     10 Bit        Muxes := 160   
	   2 Input      9 Bit        Muxes := 64    
	   2 Input      8 Bit        Muxes := 32    
	   2 Input      4 Bit        Muxes := 6     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 20    
Module FracNet_mul_9ns_3sc4_MulnS_6 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
+---Multipliers : 
	                10x33  Multipliers := 1     
Module FracNet_mul_7ns_3rcU_MulnS_5__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                 8x32  Multipliers := 1     
Module FracNet_mul_32s_8qcK_MulnS_4__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                 9x32  Multipliers := 1     
Module FracNet_mul_7ns_3rcU_MulnS_5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                 8x32  Multipliers := 1     
Module FracNet_mul_32s_8qcK_MulnS_4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                 9x32  Multipliers := 1     
Module FracNet_udiv_4ns_pcA_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
Module FracNet_udiv_4ns_pcA_div 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 2     
Module FracNet_sdiv_32nsocq_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 1     
Module FracNet_sdiv_32nsocq_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
Module bn_relu_sc_relu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 70    
	   3 Input     32 Bit       Adders := 1     
	   3 Input     29 Bit       Adders := 32    
	   2 Input     26 Bit       Adders := 32    
	   2 Input     22 Bit       Adders := 32    
	   2 Input     21 Bit       Adders := 96    
	   2 Input     17 Bit       Adders := 32    
	   2 Input     16 Bit       Adders := 291   
	   2 Input     11 Bit       Adders := 67    
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 33    
+---XORs : 
	   2 Input      1 Bit         XORs := 1536  
+---Registers : 
	               39 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 200   
	               28 Bit    Registers := 32    
	               26 Bit    Registers := 33    
	               25 Bit    Registers := 64    
	               21 Bit    Registers := 96    
	               20 Bit    Registers := 32    
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1143  
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 35    
	                9 Bit    Registers := 32    
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 25    
	                5 Bit    Registers := 34    
	                4 Bit    Registers := 56    
	                2 Bit    Registers := 35    
	                1 Bit    Registers := 1405  
+---Muxes : 
	  40 Input     39 Bit        Muxes := 1     
	   3 Input     39 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 547   
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 98    
	   2 Input      1 Bit        Muxes := 643   
	   3 Input      1 Bit        Muxes := 96    
Module FracNet_feat_buf_CeG_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	            1600K Bit         RAMs := 1     
Module FracNet_feat_buf_9j0_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	            1600K Bit         RAMs := 1     
Module FracNet_mul_9ns_3hbi_MulnS_0 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
+---Multipliers : 
	                10x32  Multipliers := 1     
Module FracNet_mul_8ns_3ibs_MulnS_1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                 9x32  Multipliers := 1     
Module bn_relu_small 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 34    
	   3 Input     29 Bit       Adders := 32    
	   2 Input     17 Bit       Adders := 32    
	   2 Input     16 Bit       Adders := 32    
	   3 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 32    
	   3 Input     10 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 32    
+---XORs : 
	   2 Input      1 Bit         XORs := 480   
+---Registers : 
	               32 Bit    Registers := 70    
	               26 Bit    Registers := 1     
	               25 Bit    Registers := 32    
	               16 Bit    Registers := 97    
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 34    
	                9 Bit    Registers := 32    
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 9     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 32    
	                1 Bit    Registers := 348   
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 96    
	   2 Input      4 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 97    
	   2 Input      1 Bit        Muxes := 196   
	   3 Input      1 Bit        Muxes := 32    
Module FracNet_DDR512_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FracNet_DDR512_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module FracNet_DDR512_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module FracNet_DDR512_m_axi_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module FracNet_DDR512_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	              576 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	             144K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    576 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module FracNet_DDR512_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module FracNet_DDR512_m_axi_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module FracNet_DDR512_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 6     
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module FracNet_DDR512_m_axi_reg_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module FracNet_DDR512_m_axi_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module FracNet_DDR512_m_axi_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	              515 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	             128K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    515 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module FracNet_DDR512_m_axi_reg_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              514 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    514 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module FracNet_DDR512_m_axi_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module FracNet_DDR512_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 6     
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module FracNet_mul_29s_9lbW_MulnS_2 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
Module FracNet_mul_9ns_3mb6_MulnS_3 
Detailed RTL Component Info : 
+---Registers : 
	               44 Bit    Registers := 1     
+---Multipliers : 
	                10x36  Multipliers := 1     
Module load_shortcut 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     36 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     29 Bit       Adders := 1     
	   2 Input     28 Bit       Adders := 1     
	   3 Input     28 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               36 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               29 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 32    
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 12    
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 27    
+---Muxes : 
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module avgpool 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 32    
	   2 Input     16 Bit       Adders := 64    
	   2 Input     12 Bit       Adders := 32    
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 225   
+---Registers : 
	               21 Bit    Registers := 32    
	               16 Bit    Registers := 96    
	               11 Bit    Registers := 33    
	                9 Bit    Registers := 2     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 238   
+---Muxes : 
	   4 Input     16 Bit        Muxes := 32    
	   2 Input     16 Bit        Muxes := 256   
	   2 Input     10 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 36    
Module FracNet_BUS512_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FracNet_BUS512_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module FracNet_BUS512_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module FracNet_BUS512_m_axi_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module FracNet_BUS512_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	              576 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	             144K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    576 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module FracNet_BUS512_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module FracNet_BUS512_m_axi_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module FracNet_BUS512_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 6     
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module FracNet_BUS512_m_axi_reg_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module FracNet_BUS512_m_axi_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module FracNet_BUS512_m_axi_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	              515 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	             128K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    515 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module FracNet_BUS512_m_axi_reg_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              514 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    514 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module FracNet_BUS512_m_axi_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module FracNet_BUS512_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 6     
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module FracNet_CTRL_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 6     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	  10 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module FracNet_out_buf_sbak_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              14K Bit         RAMs := 1     
Module FracNet_out_buf_sbak_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              14K Bit         RAMs := 1     
Module FracNet_out_buf_sbak_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              14K Bit         RAMs := 1     
Module FracNet_out_buf_sbak_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              14K Bit         RAMs := 1     
Module FracNet_out_buf_sbak_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              14K Bit         RAMs := 1     
Module FracNet_out_buf_sbak_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              14K Bit         RAMs := 1     
Module FracNet_out_buf_sbak_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              14K Bit         RAMs := 1     
Module FracNet_out_buf_sbak_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              14K Bit         RAMs := 1     
Module FracNet_out_buf_sbak_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              14K Bit         RAMs := 1     
Module FracNet_out_buf_sbak_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              14K Bit         RAMs := 1     
Module FracNet_out_buf_sbak_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              14K Bit         RAMs := 1     
Module FracNet_out_buf_sbak_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              14K Bit         RAMs := 1     
Module FracNet_out_buf_sbak_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              14K Bit         RAMs := 1     
Module FracNet_out_buf_sbak_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              14K Bit         RAMs := 1     
Module FracNet_out_buf_sbak_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              14K Bit         RAMs := 1     
Module FracNet_out_buf_sbak_ram__16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              14K Bit         RAMs := 1     
Module FracNet_out_buf_sbak_ram__17 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              14K Bit         RAMs := 1     
Module FracNet_out_buf_sbak_ram__18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              14K Bit         RAMs := 1     
Module FracNet_out_buf_sbak_ram__19 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              14K Bit         RAMs := 1     
Module FracNet_out_buf_sbak_ram__20 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              14K Bit         RAMs := 1     
Module FracNet_out_buf_sbak_ram__21 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              14K Bit         RAMs := 1     
Module FracNet_out_buf_sbak_ram__22 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              14K Bit         RAMs := 1     
Module FracNet_out_buf_sbak_ram__23 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              14K Bit         RAMs := 1     
Module FracNet_out_buf_sbak_ram__24 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              14K Bit         RAMs := 1     
Module FracNet_out_buf_sbak_ram__25 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              14K Bit         RAMs := 1     
Module FracNet_out_buf_sbak_ram__26 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              14K Bit         RAMs := 1     
Module FracNet_out_buf_sbak_ram__27 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              14K Bit         RAMs := 1     
Module FracNet_out_buf_sbak_ram__28 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              14K Bit         RAMs := 1     
Module FracNet_out_buf_sbak_ram__29 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              14K Bit         RAMs := 1     
Module FracNet_out_buf_sbak_ram__30 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              14K Bit         RAMs := 1     
Module FracNet_out_buf_sbak_ram__31 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              14K Bit         RAMs := 1     
Module FracNet_out_buf_sbak_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              14K Bit         RAMs := 1     
Module load_conv1x1_weights 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     27 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 48    
	               27 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	  12 Input     11 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 20    
Module compute_engine_32_1__289 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__290 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__291 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__292 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__293 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__294 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__295 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__296 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__297 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__298 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__299 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__300 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__301 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__302 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__303 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__304 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__305 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__306 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__307 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__308 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__309 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__310 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__311 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__312 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__313 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__314 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__315 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__316 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__317 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__318 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1__319 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compute_engine_32_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   3 Input     26 Bit         XORs := 1     
	   3 Input     25 Bit         XORs := 1     
	   3 Input     24 Bit         XORs := 1     
	   3 Input     23 Bit         XORs := 1     
	   3 Input     22 Bit         XORs := 1     
	   3 Input     21 Bit         XORs := 1     
	   3 Input     20 Bit         XORs := 1     
	   3 Input     19 Bit         XORs := 1     
	   3 Input     18 Bit         XORs := 1     
	   3 Input     17 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   3 Input     15 Bit         XORs := 1     
	   3 Input     14 Bit         XORs := 1     
	   3 Input     13 Bit         XORs := 1     
	   3 Input     12 Bit         XORs := 1     
	   3 Input     11 Bit         XORs := 1     
	   3 Input     10 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module pg_conv1x1_tile 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 32    
	   2 Input     14 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      6 Bit         XORs := 32    
+---Registers : 
	               32 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 32    
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 6     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 7     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 32    
	   2 Input      7 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module FracNet_out_buf_aDeQ_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              31K Bit         RAMs := 1     
Module FracNet_out_buf_aDeQ_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              31K Bit         RAMs := 1     
Module FracNet_out_buf_aDeQ_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              31K Bit         RAMs := 1     
Module FracNet_out_buf_aDeQ_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              31K Bit         RAMs := 1     
Module FracNet_out_buf_aDeQ_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              31K Bit         RAMs := 1     
Module FracNet_out_buf_aDeQ_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              31K Bit         RAMs := 1     
Module FracNet_out_buf_aDeQ_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              31K Bit         RAMs := 1     
Module FracNet_out_buf_aDeQ_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              31K Bit         RAMs := 1     
Module FracNet_out_buf_aDeQ_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              31K Bit         RAMs := 1     
Module FracNet_out_buf_aDeQ_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              31K Bit         RAMs := 1     
Module FracNet_out_buf_aDeQ_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              31K Bit         RAMs := 1     
Module FracNet_out_buf_aDeQ_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              31K Bit         RAMs := 1     
Module FracNet_out_buf_aDeQ_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              31K Bit         RAMs := 1     
Module FracNet_out_buf_aDeQ_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              31K Bit         RAMs := 1     
Module FracNet_out_buf_aDeQ_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              31K Bit         RAMs := 1     
Module FracNet_out_buf_aDeQ_ram__16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              31K Bit         RAMs := 1     
Module FracNet_out_buf_aDeQ_ram__17 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              31K Bit         RAMs := 1     
Module FracNet_out_buf_aDeQ_ram__18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              31K Bit         RAMs := 1     
Module FracNet_out_buf_aDeQ_ram__19 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              31K Bit         RAMs := 1     
Module FracNet_out_buf_aDeQ_ram__20 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              31K Bit         RAMs := 1     
Module FracNet_out_buf_aDeQ_ram__21 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              31K Bit         RAMs := 1     
Module FracNet_out_buf_aDeQ_ram__22 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              31K Bit         RAMs := 1     
Module FracNet_out_buf_aDeQ_ram__23 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              31K Bit         RAMs := 1     
Module FracNet_out_buf_aDeQ_ram__24 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              31K Bit         RAMs := 1     
Module FracNet_out_buf_aDeQ_ram__25 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              31K Bit         RAMs := 1     
Module FracNet_out_buf_aDeQ_ram__26 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              31K Bit         RAMs := 1     
Module FracNet_out_buf_aDeQ_ram__27 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              31K Bit         RAMs := 1     
Module FracNet_out_buf_aDeQ_ram__28 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              31K Bit         RAMs := 1     
Module FracNet_out_buf_aDeQ_ram__29 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              31K Bit         RAMs := 1     
Module FracNet_out_buf_aDeQ_ram__30 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              31K Bit         RAMs := 1     
Module FracNet_out_buf_aDeQ_ram__31 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              31K Bit         RAMs := 1     
Module FracNet_out_buf_aDeQ_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              31K Bit         RAMs := 1     
Module load_layer_1D_weight_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 8     
	   2 Input     12 Bit       Adders := 7     
	   3 Input     12 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 8     
	               26 Bit    Registers := 1     
	               16 Bit    Registers := 225   
	               12 Bit    Registers := 6     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module load_layer_1D_weight 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 8     
	   3 Input     12 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	               27 Bit    Registers := 8     
	               26 Bit    Registers := 1     
	               16 Bit    Registers := 225   
	               12 Bit    Registers := 5     
	                6 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module FracNet_urem_5ns_bkb_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 5     
+---Registers : 
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 5     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
Module FracNet_urem_5ns_bkb_div 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
Module load_conv3x3_weights 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 3     
	   3 Input     15 Bit       Adders := 2     
	   2 Input     15 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               28 Bit    Registers := 8     
	               26 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               15 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 37    
	                1 Bit    Registers := 284   
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 39    
Module FracNet_BUS32_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FracNet_BUS32_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module FracNet_BUS32_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module FracNet_BUS32_m_axi_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module FracNet_BUS32_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               36 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               9K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module FracNet_BUS32_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module FracNet_BUS32_m_axi_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module FracNet_BUS32_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
Module FracNet_BUS32_m_axi_reg_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module FracNet_BUS32_m_axi_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module FracNet_BUS32_m_axi_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               35 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module FracNet_BUS32_m_axi_reg_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module FracNet_BUS32_m_axi_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module FracNet_BUS32_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module FracNet 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     19 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 6     
	   3 Input      6 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 27    
	   3 Input      5 Bit       Adders := 12    
	   2 Input      4 Bit       Adders := 14    
	   2 Input      3 Bit       Adders := 12    
	   2 Input      2 Bit       Adders := 17    
+---Registers : 
	               32 Bit    Registers := 642   
	               30 Bit    Registers := 2     
	               26 Bit    Registers := 4     
	               18 Bit    Registers := 3     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1577  
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 10    
	                7 Bit    Registers := 12    
	                6 Bit    Registers := 24    
	                5 Bit    Registers := 115   
	                4 Bit    Registers := 46    
	                3 Bit    Registers := 37    
	                2 Bit    Registers := 44    
	                1 Bit    Registers := 36    
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input    346 Bit        Muxes := 1     
	   2 Input    345 Bit        Muxes := 1     
	   2 Input    344 Bit        Muxes := 1     
	   2 Input    343 Bit        Muxes := 1     
	   2 Input    342 Bit        Muxes := 1     
	   2 Input    341 Bit        Muxes := 1     
	   2 Input    338 Bit        Muxes := 1     
	   2 Input    337 Bit        Muxes := 1     
	   2 Input    336 Bit        Muxes := 1     
	   2 Input    335 Bit        Muxes := 1     
	   2 Input    334 Bit        Muxes := 1     
	   2 Input    333 Bit        Muxes := 1     
	   2 Input    332 Bit        Muxes := 1     
	   2 Input    331 Bit        Muxes := 1     
	   2 Input    329 Bit        Muxes := 1     
	   2 Input    326 Bit        Muxes := 1     
	   2 Input    324 Bit        Muxes := 1     
	   2 Input    323 Bit        Muxes := 1     
	   2 Input    322 Bit        Muxes := 1     
	   2 Input    321 Bit        Muxes := 1     
	   2 Input    320 Bit        Muxes := 1     
	   2 Input    319 Bit        Muxes := 1     
	   2 Input    318 Bit        Muxes := 1     
	   2 Input    315 Bit        Muxes := 1     
	   2 Input    313 Bit        Muxes := 1     
	   2 Input    312 Bit        Muxes := 1     
	   2 Input    311 Bit        Muxes := 1     
	   2 Input    309 Bit        Muxes := 1     
	   2 Input    308 Bit        Muxes := 1     
	   2 Input    307 Bit        Muxes := 1     
	   2 Input    306 Bit        Muxes := 1     
	   2 Input    304 Bit        Muxes := 1     
	   2 Input    302 Bit        Muxes := 1     
	   2 Input    300 Bit        Muxes := 1     
	   2 Input    298 Bit        Muxes := 1     
	   2 Input    297 Bit        Muxes := 1     
	   2 Input    296 Bit        Muxes := 1     
	   2 Input    295 Bit        Muxes := 1     
	   2 Input    294 Bit        Muxes := 1     
	   2 Input    293 Bit        Muxes := 1     
	   2 Input    292 Bit        Muxes := 1     
	   2 Input    290 Bit        Muxes := 1     
	   2 Input    288 Bit        Muxes := 1     
	   2 Input    286 Bit        Muxes := 1     
	   2 Input    285 Bit        Muxes := 1     
	   2 Input    284 Bit        Muxes := 1     
	   2 Input    283 Bit        Muxes := 1     
	   2 Input    282 Bit        Muxes := 1     
	   2 Input    281 Bit        Muxes := 1     
	   2 Input    279 Bit        Muxes := 1     
	   2 Input    277 Bit        Muxes := 1     
	   2 Input    275 Bit        Muxes := 1     
	   2 Input    273 Bit        Muxes := 1     
	   2 Input    272 Bit        Muxes := 1     
	   2 Input    271 Bit        Muxes := 1     
	   2 Input    270 Bit        Muxes := 1     
	   2 Input    269 Bit        Muxes := 1     
	   2 Input    268 Bit        Muxes := 1     
	   2 Input    267 Bit        Muxes := 1     
	   2 Input    265 Bit        Muxes := 1     
	   2 Input    263 Bit        Muxes := 1     
	   2 Input    261 Bit        Muxes := 1     
	   2 Input    260 Bit        Muxes := 1     
	   2 Input    259 Bit        Muxes := 1     
	   2 Input    258 Bit        Muxes := 1     
	   2 Input    257 Bit        Muxes := 1     
	   2 Input    256 Bit        Muxes := 1     
	   2 Input    254 Bit        Muxes := 1     
	   2 Input    252 Bit        Muxes := 1     
	   2 Input    250 Bit        Muxes := 1     
	   2 Input    248 Bit        Muxes := 1     
	   2 Input    247 Bit        Muxes := 1     
	   2 Input    246 Bit        Muxes := 1     
	   2 Input    245 Bit        Muxes := 1     
	   2 Input    244 Bit        Muxes := 1     
	   2 Input    243 Bit        Muxes := 1     
	   2 Input    242 Bit        Muxes := 1     
	   2 Input    240 Bit        Muxes := 1     
	   2 Input    238 Bit        Muxes := 1     
	   2 Input    236 Bit        Muxes := 1     
	   2 Input    235 Bit        Muxes := 1     
	   2 Input    234 Bit        Muxes := 1     
	   2 Input    233 Bit        Muxes := 1     
	   2 Input    232 Bit        Muxes := 1     
	   2 Input    231 Bit        Muxes := 1     
	   2 Input    229 Bit        Muxes := 1     
	   2 Input    227 Bit        Muxes := 1     
	   2 Input    225 Bit        Muxes := 1     
	   2 Input    223 Bit        Muxes := 1     
	   2 Input    222 Bit        Muxes := 1     
	   2 Input    221 Bit        Muxes := 1     
	   2 Input    220 Bit        Muxes := 1     
	   2 Input    219 Bit        Muxes := 1     
	   2 Input    218 Bit        Muxes := 1     
	   2 Input    217 Bit        Muxes := 1     
	   2 Input    215 Bit        Muxes := 1     
	   2 Input    213 Bit        Muxes := 1     
	   2 Input    211 Bit        Muxes := 1     
	   2 Input    210 Bit        Muxes := 1     
	   2 Input    209 Bit        Muxes := 1     
	   2 Input    208 Bit        Muxes := 1     
	   2 Input    207 Bit        Muxes := 1     
	   2 Input    206 Bit        Muxes := 1     
	   2 Input    204 Bit        Muxes := 1     
	   2 Input    202 Bit        Muxes := 1     
	   2 Input    200 Bit        Muxes := 1     
	   2 Input    198 Bit        Muxes := 1     
	   2 Input    197 Bit        Muxes := 1     
	   2 Input    196 Bit        Muxes := 1     
	   2 Input    195 Bit        Muxes := 1     
	   2 Input    194 Bit        Muxes := 1     
	   2 Input    193 Bit        Muxes := 1     
	   2 Input    192 Bit        Muxes := 1     
	   2 Input    190 Bit        Muxes := 1     
	   2 Input    188 Bit        Muxes := 1     
	   2 Input    186 Bit        Muxes := 1     
	   2 Input    185 Bit        Muxes := 1     
	   2 Input    184 Bit        Muxes := 1     
	   2 Input    183 Bit        Muxes := 1     
	   2 Input    182 Bit        Muxes := 1     
	   2 Input    181 Bit        Muxes := 1     
	   2 Input    179 Bit        Muxes := 1     
	   2 Input    177 Bit        Muxes := 1     
	   2 Input    175 Bit        Muxes := 1     
	   2 Input    173 Bit        Muxes := 1     
	   2 Input    172 Bit        Muxes := 1     
	   2 Input    171 Bit        Muxes := 1     
	   2 Input    170 Bit        Muxes := 1     
	   2 Input    169 Bit        Muxes := 1     
	   2 Input    168 Bit        Muxes := 1     
	   2 Input    167 Bit        Muxes := 1     
	   2 Input    165 Bit        Muxes := 1     
	   2 Input    163 Bit        Muxes := 1     
	   2 Input    161 Bit        Muxes := 1     
	   2 Input    160 Bit        Muxes := 1     
	   2 Input    159 Bit        Muxes := 1     
	   2 Input    157 Bit        Muxes := 1     
	   2 Input    156 Bit        Muxes := 1     
	   2 Input    155 Bit        Muxes := 1     
	   2 Input    154 Bit        Muxes := 1     
	   2 Input    152 Bit        Muxes := 1     
	   2 Input    150 Bit        Muxes := 1     
	   2 Input    148 Bit        Muxes := 1     
	   2 Input    146 Bit        Muxes := 1     
	   2 Input    145 Bit        Muxes := 1     
	   2 Input    144 Bit        Muxes := 1     
	   2 Input    143 Bit        Muxes := 1     
	   2 Input    142 Bit        Muxes := 1     
	   2 Input    141 Bit        Muxes := 1     
	   2 Input    140 Bit        Muxes := 1     
	   2 Input    138 Bit        Muxes := 1     
	   2 Input    136 Bit        Muxes := 1     
	   2 Input    134 Bit        Muxes := 1     
	   2 Input    133 Bit        Muxes := 1     
	   2 Input    132 Bit        Muxes := 1     
	   2 Input    131 Bit        Muxes := 1     
	   2 Input    130 Bit        Muxes := 1     
	   2 Input    129 Bit        Muxes := 1     
	   2 Input    127 Bit        Muxes := 1     
	   2 Input    125 Bit        Muxes := 1     
	   2 Input    123 Bit        Muxes := 1     
	   2 Input    121 Bit        Muxes := 1     
	   2 Input    120 Bit        Muxes := 1     
	   2 Input    119 Bit        Muxes := 1     
	   2 Input    118 Bit        Muxes := 1     
	   2 Input    117 Bit        Muxes := 1     
	   2 Input    116 Bit        Muxes := 1     
	   2 Input    115 Bit        Muxes := 1     
	   2 Input    113 Bit        Muxes := 1     
	   2 Input    111 Bit        Muxes := 1     
	   2 Input    109 Bit        Muxes := 1     
	   2 Input    108 Bit        Muxes := 1     
	   2 Input    107 Bit        Muxes := 1     
	   2 Input    105 Bit        Muxes := 1     
	   2 Input    104 Bit        Muxes := 1     
	   2 Input    103 Bit        Muxes := 1     
	   2 Input    102 Bit        Muxes := 1     
	   2 Input    100 Bit        Muxes := 1     
	   2 Input     98 Bit        Muxes := 1     
	   2 Input     96 Bit        Muxes := 1     
	   2 Input     94 Bit        Muxes := 1     
	   2 Input     93 Bit        Muxes := 1     
	   2 Input     92 Bit        Muxes := 1     
	   2 Input     91 Bit        Muxes := 1     
	   2 Input     90 Bit        Muxes := 1     
	   2 Input     89 Bit        Muxes := 1     
	   2 Input     88 Bit        Muxes := 1     
	   2 Input     86 Bit        Muxes := 1     
	   2 Input     84 Bit        Muxes := 1     
	   2 Input     82 Bit        Muxes := 1     
	   2 Input     81 Bit        Muxes := 1     
	   2 Input     80 Bit        Muxes := 1     
	   2 Input     79 Bit        Muxes := 1     
	   2 Input     78 Bit        Muxes := 1     
	   2 Input     77 Bit        Muxes := 1     
	   2 Input     75 Bit        Muxes := 1     
	   2 Input     73 Bit        Muxes := 1     
	   2 Input     71 Bit        Muxes := 1     
	   2 Input     69 Bit        Muxes := 1     
	   2 Input     68 Bit        Muxes := 1     
	   2 Input     67 Bit        Muxes := 1     
	   2 Input     66 Bit        Muxes := 1     
	   2 Input     65 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     63 Bit        Muxes := 1     
	   2 Input     61 Bit        Muxes := 1     
	   2 Input     59 Bit        Muxes := 1     
	   2 Input     57 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     55 Bit        Muxes := 1     
	   2 Input     53 Bit        Muxes := 1     
	   2 Input     52 Bit        Muxes := 1     
	   2 Input     51 Bit        Muxes := 1     
	   2 Input     50 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     46 Bit        Muxes := 1     
	   2 Input     44 Bit        Muxes := 1     
	   2 Input     42 Bit        Muxes := 1     
	   2 Input     41 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     38 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 42    
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 3     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 387   
	  14 Input     15 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	  13 Input     12 Bit        Muxes := 3     
	   6 Input     11 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 161   
	   5 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 66    
	   6 Input     10 Bit        Muxes := 2     
	   6 Input      8 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 404   
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Debug: swapped A/B pins for adder 000001ADFD895740
DSP Debug: swapped A/B pins for adder 000001ADFD8976C0
DSP Debug: swapped A/B pins for adder 000001ADFD89B140
DSP Debug: swapped A/B pins for adder 000001ADFD8A5D00
DSP Debug: swapped A/B pins for adder 000001ADFD891720
DSP Debug: swapped A/B pins for adder 000001AD9DB54210
DSP Report: Generating DSP FracNet_mul_mul_1kbM_U943/FracNet_mul_mul_1kbM_DSP48_4_U/p, operation Mode is: A*B.
DSP Report: operator FracNet_mul_mul_1kbM_U943/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP FracNet_mul_mul_1kbM_U943/FracNet_mul_mul_1kbM_DSP48_4_U/p.
DSP Report: Generating DSP FracNet_mul_mul_1kbM_U948/FracNet_mul_mul_1kbM_DSP48_4_U/p, operation Mode is: A*B.
DSP Report: operator FracNet_mul_mul_1kbM_U948/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP FracNet_mul_mul_1kbM_U948/FracNet_mul_mul_1kbM_DSP48_4_U/p.
DSP Report: Generating DSP FracNet_mul_mul_1kbM_U934/FracNet_mul_mul_1kbM_DSP48_4_U/p, operation Mode is: A*B.
DSP Report: operator FracNet_mul_mul_1kbM_U934/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP FracNet_mul_mul_1kbM_U934/FracNet_mul_mul_1kbM_DSP48_4_U/p.
DSP Report: Generating DSP mul_ln1118_172_reg_90923_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln1118_172_reg_90923_reg is absorbed into DSP mul_ln1118_172_reg_90923_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U975/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_172_reg_90923_reg.
DSP Report: Generating DSP mul_ln1118_169_reg_90905_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln1118_169_reg_90905_reg is absorbed into DSP mul_ln1118_169_reg_90905_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U972/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_169_reg_90905_reg.
DSP Report: Generating DSP mul_ln1118_166_reg_90887_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln1118_166_reg_90887_reg is absorbed into DSP mul_ln1118_166_reg_90887_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U969/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_166_reg_90887_reg.
DSP Report: Generating DSP FracNet_mul_mul_1kbM_U958/FracNet_mul_mul_1kbM_DSP48_4_U/p, operation Mode is: A*B.
DSP Report: operator FracNet_mul_mul_1kbM_U958/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP FracNet_mul_mul_1kbM_U958/FracNet_mul_mul_1kbM_DSP48_4_U/p.
DSP Report: Generating DSP mul_ln1118_187_reg_91013_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln1118_187_reg_91013_reg is absorbed into DSP mul_ln1118_187_reg_91013_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U990/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_187_reg_91013_reg.
DSP Report: Generating DSP mul_ln1118_179_reg_90965_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln1118_179_reg_90965_reg is absorbed into DSP mul_ln1118_179_reg_90965_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U982/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_179_reg_90965_reg.
DSP Report: Generating DSP mul_ln1118_164_reg_90875_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln1118_164_reg_90875_reg is absorbed into DSP mul_ln1118_164_reg_90875_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U967/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_164_reg_90875_reg.
DSP Report: Generating DSP FracNet_mul_mul_1xdS_U858/FracNet_mul_mul_1xdS_DSP48_10_U/p, operation Mode is: A*(B:0x555).
DSP Report: operator FracNet_mul_mul_1xdS_U858/FracNet_mul_mul_1xdS_DSP48_10_U/p is absorbed into DSP FracNet_mul_mul_1xdS_U858/FracNet_mul_mul_1xdS_DSP48_10_U/p.
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/select_ln340_569_reg_87050_reg[15]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/tmp_1481_reg_87055_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/tmp_1482_reg_87067_reg[0]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/p_Result_197_12_reg_87088_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/mul_ln1118_140_reg_87061_reg[31]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/p_Result_197_12_reg_87088_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/p_Result_196_12_reg_87083_reg[2]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/p_Result_197_12_reg_87088_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/mul_ln1118_140_reg_87061_reg[30]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/p_Result_197_12_reg_87088_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/p_Result_196_12_reg_87083_reg[3]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/p_Result_197_12_reg_87088_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/p_Result_196_12_reg_87083_reg[1]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/p_Result_197_12_reg_87088_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/mul_ln1118_140_reg_87061_reg[29]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/p_Result_197_12_reg_87088_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/p_Result_196_12_reg_87083_reg[0]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/p_Result_197_12_reg_87088_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/mul_ln1118_140_reg_87061_reg[28]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/p_Result_197_12_reg_87088_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/mul_ln1118_140_reg_87061_reg[27]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/p_Result_197_12_reg_87088_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/mul_ln1118_140_reg_87061_reg[26]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/trunc_ln708_197_reg_87073_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/mul_ln1118_140_reg_87061_reg[11]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/trunc_ln708_197_reg_87073_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/mul_ln1118_140_reg_87061_reg[10]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/tmp_1484_reg_87078_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/mul_ln1118_140_reg_87061_reg[12]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/trunc_ln708_197_reg_87073_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/mul_ln1118_140_reg_87061_reg[13]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/trunc_ln708_197_reg_87073_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/mul_ln1118_140_reg_87061_reg[14]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/trunc_ln708_197_reg_87073_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/mul_ln1118_140_reg_87061_reg[15]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/trunc_ln708_197_reg_87073_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/mul_ln1118_140_reg_87061_reg[16]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/trunc_ln708_197_reg_87073_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/mul_ln1118_140_reg_87061_reg[17]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/trunc_ln708_197_reg_87073_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/mul_ln1118_140_reg_87061_reg[18]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/trunc_ln708_197_reg_87073_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/mul_ln1118_140_reg_87061_reg[19]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/trunc_ln708_197_reg_87073_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/mul_ln1118_140_reg_87061_reg[20]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/trunc_ln708_197_reg_87073_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/mul_ln1118_140_reg_87061_reg[21]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/trunc_ln708_197_reg_87073_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/mul_ln1118_140_reg_87061_reg[22]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/trunc_ln708_197_reg_87073_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/mul_ln1118_140_reg_87061_reg[23]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/trunc_ln708_197_reg_87073_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/mul_ln1118_140_reg_87061_reg[24]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/trunc_ln708_197_reg_87073_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/mul_ln1118_140_reg_87061_reg[25]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/trunc_ln708_197_reg_87073_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/select_ln340_644_reg_87710_reg[15]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/tmp_1736_reg_87715_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/tmp_1737_reg_87727_reg[0]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/p_Result_197_27_reg_87748_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/mul_ln1118_155_reg_87721_reg[31]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/p_Result_197_27_reg_87748_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/p_Result_196_27_reg_87743_reg[2]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/p_Result_197_27_reg_87748_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/mul_ln1118_155_reg_87721_reg[30]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/p_Result_197_27_reg_87748_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/p_Result_196_27_reg_87743_reg[3]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/p_Result_197_27_reg_87748_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/p_Result_196_27_reg_87743_reg[1]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/p_Result_197_27_reg_87748_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/mul_ln1118_155_reg_87721_reg[29]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/p_Result_197_27_reg_87748_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/p_Result_196_27_reg_87743_reg[0]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/p_Result_197_27_reg_87748_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/mul_ln1118_155_reg_87721_reg[28]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/p_Result_197_27_reg_87748_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/mul_ln1118_155_reg_87721_reg[27]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/p_Result_197_27_reg_87748_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/mul_ln1118_155_reg_87721_reg[26]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/trunc_ln708_242_reg_87733_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/mul_ln1118_155_reg_87721_reg[11]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/trunc_ln708_242_reg_87733_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/mul_ln1118_155_reg_87721_reg[10]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/tmp_1739_reg_87738_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/mul_ln1118_155_reg_87721_reg[12]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/trunc_ln708_242_reg_87733_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/mul_ln1118_155_reg_87721_reg[13]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/trunc_ln708_242_reg_87733_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/mul_ln1118_155_reg_87721_reg[14]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/trunc_ln708_242_reg_87733_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/mul_ln1118_155_reg_87721_reg[15]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/trunc_ln708_242_reg_87733_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/mul_ln1118_155_reg_87721_reg[16]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/trunc_ln708_242_reg_87733_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/mul_ln1118_155_reg_87721_reg[17]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/trunc_ln708_242_reg_87733_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/mul_ln1118_155_reg_87721_reg[18]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/trunc_ln708_242_reg_87733_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/mul_ln1118_155_reg_87721_reg[19]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/trunc_ln708_242_reg_87733_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/mul_ln1118_155_reg_87721_reg[20]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/trunc_ln708_242_reg_87733_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/mul_ln1118_155_reg_87721_reg[21]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/trunc_ln708_242_reg_87733_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/mul_ln1118_155_reg_87721_reg[22]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/trunc_ln708_242_reg_87733_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/mul_ln1118_155_reg_87721_reg[23]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/trunc_ln708_242_reg_87733_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/mul_ln1118_155_reg_87721_reg[24]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/trunc_ln708_242_reg_87733_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/mul_ln1118_155_reg_87721_reg[25]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/trunc_ln708_242_reg_87733_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/sext_ln703_11_reg_79151_reg[20]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/sext_ln703_11_reg_79151_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/sext_ln703_11_reg_79151_reg[15]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/sext_ln703_11_reg_79151_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/sext_ln703_11_reg_79151_reg[16]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/sext_ln703_11_reg_79151_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/sext_ln703_11_reg_79151_reg[17]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/sext_ln703_11_reg_79151_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/sext_ln703_11_reg_79151_reg[18]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/sext_ln703_11_reg_79151_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/sext_ln703_21_reg_79226_reg[20]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/sext_ln703_21_reg_79226_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/sext_ln703_21_reg_79226_reg[15]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/sext_ln703_21_reg_79226_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/sext_ln703_21_reg_79226_reg[16]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/sext_ln703_21_reg_79226_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/sext_ln703_21_reg_79226_reg[17]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/sext_ln703_21_reg_79226_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/sext_ln703_21_reg_79226_reg[18]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/sext_ln703_21_reg_79226_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/sext_ln703_27_reg_79271_reg[20]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/sext_ln703_27_reg_79271_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/sext_ln703_27_reg_79271_reg[15]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/sext_ln703_27_reg_79271_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/sext_ln703_27_reg_79271_reg[16]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/sext_ln703_27_reg_79271_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/sext_ln703_27_reg_79271_reg[17]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/sext_ln703_27_reg_79271_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/sext_ln703_27_reg_79271_reg[18]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/sext_ln703_27_reg_79271_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/sext_ln703_41_reg_79376_reg[20]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/sext_ln703_41_reg_79376_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/sext_ln703_41_reg_79376_reg[15]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/sext_ln703_41_reg_79376_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/sext_ln703_41_reg_79376_reg[16]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/sext_ln703_41_reg_79376_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/sext_ln703_41_reg_79376_reg[17]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/sext_ln703_41_reg_79376_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/sext_ln703_41_reg_79376_reg[18]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/sext_ln703_41_reg_79376_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/sext_ln703_57_reg_79496_reg[20]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/sext_ln703_57_reg_79496_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/sext_ln703_57_reg_79496_reg[15]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/sext_ln703_57_reg_79496_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/sext_ln703_57_reg_79496_reg[16]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/sext_ln703_57_reg_79496_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/sext_ln703_57_reg_79496_reg[17]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/sext_ln703_57_reg_79496_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/sext_ln703_57_reg_79496_reg[18]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/sext_ln703_57_reg_79496_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/sext_ln703_15_reg_79181_reg[20]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/sext_ln703_15_reg_79181_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/sext_ln703_15_reg_79181_reg[15]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/sext_ln703_15_reg_79181_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/sext_ln703_15_reg_79181_reg[16]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/sext_ln703_15_reg_79181_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/sext_ln703_15_reg_79181_reg[17]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/sext_ln703_15_reg_79181_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/sext_ln703_15_reg_79181_reg[18]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/sext_ln703_15_reg_79181_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/tmp_1356_reg_88738_reg[0]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/out_feature_t1_5_V_8_reg_88726_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/tmp_1441_reg_88933_reg[0]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/out_feature_t1_10_V_8_reg_88921_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/tmp_1492_reg_89050_reg[0]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/out_feature_t1_13_V_8_reg_89038_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/tmp_1611_reg_89323_reg[0]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/out_feature_t1_20_V_8_reg_89311_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/select_ln340_594_reg_87270_reg[15]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/tmp_1566_reg_87275_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/tmp_1567_reg_87287_reg[0]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/p_Result_197_17_reg_87308_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/mul_ln1118_145_reg_87281_reg[31]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/p_Result_197_17_reg_87308_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/p_Result_196_17_reg_87303_reg[2]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/p_Result_197_17_reg_87308_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/mul_ln1118_145_reg_87281_reg[30]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/p_Result_197_17_reg_87308_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/p_Result_196_17_reg_87303_reg[3]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/p_Result_197_17_reg_87308_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/p_Result_196_17_reg_87303_reg[1]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/p_Result_197_17_reg_87308_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/mul_ln1118_145_reg_87281_reg[29]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/p_Result_197_17_reg_87308_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/p_Result_196_17_reg_87303_reg[0]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/p_Result_197_17_reg_87308_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/mul_ln1118_145_reg_87281_reg[28]' (FDE) to 'inst/grp_bn_relu_sc_relu_fu_4278i_1_17/p_Result_197_17_reg_87308_reg[1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_bn_relu_sc_relu_fu_4278i_1_17/\zext_ln1192_68_reg_79631_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_bn_relu_sc_relu_fu_4278i_1_17/\zext_ln1192_68_reg_79631_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_bn_relu_sc_relu_fu_4278i_1_17/\zext_ln1192_68_reg_79631_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_bn_relu_sc_relu_fu_4278i_1_17/\zext_ln1192_68_reg_79631_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_bn_relu_sc_relu_fu_4278i_1_17/\zext_ln1192_68_reg_79631_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_bn_relu_sc_relu_fu_4278i_1_17/\zext_ln1192_68_reg_79631_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_bn_relu_sc_relu_fu_4278i_1_17/\zext_ln1192_68_reg_79631_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_bn_relu_sc_relu_fu_4278i_1_17/\zext_ln1192_73_reg_79706_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_bn_relu_sc_relu_fu_4278i_1_17/\zext_ln1192_73_reg_79706_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_bn_relu_sc_relu_fu_4278i_1_17/\zext_ln1192_73_reg_79706_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_bn_relu_sc_relu_fu_4278i_1_17/\zext_ln1192_73_reg_79706_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_bn_relu_sc_relu_fu_4278i_1_17/\zext_ln1192_73_reg_79706_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_bn_relu_sc_relu_fu_4278i_1_17/\zext_ln1192_73_reg_79706_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_bn_relu_sc_relu_fu_4278i_1_17/\zext_ln1192_73_reg_79706_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_bn_relu_sc_relu_fu_4278i_1_17/\zext_ln1192_76_reg_79751_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_bn_relu_sc_relu_fu_4278i_1_17/\zext_ln1192_76_reg_79751_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_bn_relu_sc_relu_fu_4278i_1_17/\zext_ln1192_76_reg_79751_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_bn_relu_sc_relu_fu_4278i_1_17/\zext_ln1192_76_reg_79751_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_bn_relu_sc_relu_fu_4278i_1_17/\zext_ln1192_76_reg_79751_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_bn_relu_sc_relu_fu_4278i_1_17/\zext_ln1192_76_reg_79751_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_bn_relu_sc_relu_fu_4278i_1_17/\zext_ln1192_76_reg_79751_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_bn_relu_sc_relu_fu_4278i_1_17/\zext_ln1192_83_reg_79856_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_bn_relu_sc_relu_fu_4278i_1_17/\zext_ln1192_83_reg_79856_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_bn_relu_sc_relu_fu_4278i_1_17/\zext_ln1192_83_reg_79856_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_bn_relu_sc_relu_fu_4278i_1_17/\zext_ln1192_83_reg_79856_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_bn_relu_sc_relu_fu_4278i_1_17/\zext_ln1192_83_reg_79856_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_bn_relu_sc_relu_fu_4278i_1_17/\zext_ln1192_83_reg_79856_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_bn_relu_sc_relu_fu_4278i_1_17/\zext_ln1192_83_reg_79856_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_bn_relu_sc_relu_fu_4278i_1_17/\zext_ln1192_91_reg_79976_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_bn_relu_sc_relu_fu_4278i_1_17/\zext_ln1192_91_reg_79976_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_bn_relu_sc_relu_fu_4278i_1_17/\zext_ln1192_91_reg_79976_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_bn_relu_sc_relu_fu_4278i_1_17/\zext_ln1192_91_reg_79976_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_bn_relu_sc_relu_fu_4278i_1_17/\zext_ln1192_91_reg_79976_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_bn_relu_sc_relu_fu_4278i_1_17/\zext_ln1192_91_reg_79976_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_bn_relu_sc_relu_fu_4278i_1_17/\zext_ln1192_91_reg_79976_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_bn_relu_sc_relu_fu_4278i_1_17/\zext_ln1192_70_reg_79661_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_bn_relu_sc_relu_fu_4278i_1_17/\zext_ln1192_70_reg_79661_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_bn_relu_sc_relu_fu_4278i_1_17/\zext_ln1192_70_reg_79661_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_bn_relu_sc_relu_fu_4278i_1_17/\zext_ln1192_70_reg_79661_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_bn_relu_sc_relu_fu_4278i_1_17/\zext_ln1192_70_reg_79661_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_bn_relu_sc_relu_fu_4278i_1_17/\zext_ln1192_70_reg_79661_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_bn_relu_sc_relu_fu_4278i_1_17/\zext_ln1192_70_reg_79661_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_p_062_2_0_2_0_reg_5544_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_p_062_2_0_2_0_reg_5544_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_p_062_2_0_2_0_reg_5544_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_p_062_2_0_2_0_reg_5544_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_p_062_2_0_2_0_reg_5544_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_p_062_2_0_2_0_reg_5544_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_p_062_2_0_2_0_reg_5544_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_p_062_2_0_2_0_reg_5544_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_p_062_2_0_2_0_reg_5544_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_p_062_2_0_2_0_reg_5544_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_p_062_2_0_2_0_reg_5544_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_p_062_2_0_0_2_reg_3944_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_p_062_2_0_0_2_reg_3944_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_p_062_2_0_0_2_reg_3944_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_p_062_2_0_0_2_reg_3944_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_p_062_2_0_0_2_reg_3944_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_p_062_2_0_0_2_reg_3944_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_p_062_2_0_0_2_reg_3944_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_p_062_2_0_0_2_reg_3944_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_p_062_2_0_0_2_reg_3944_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_p_062_2_0_0_2_reg_3944_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_p_062_2_0_0_1_reg_3592_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_p_062_2_0_0_1_reg_3592_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_p_062_2_0_0_1_reg_3592_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_p_062_2_0_0_1_reg_3592_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_p_062_2_0_0_1_reg_3592_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_p_062_2_0_0_1_reg_3592_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_p_062_2_0_0_1_reg_3592_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_p_062_2_0_0_1_reg_3592_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_p_062_2_0_0_1_reg_3592_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter3_p_062_2_0_2_0_reg_5544_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter4_p_062_2_0_1_1_reg_4744_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter5_p_062_2_0_2_0_reg_5544_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter6_p_062_2_0_2_2_reg_6408_reg[10] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP msb_output_index_reg_24291_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register msb_output_index_reg_24291_reg is absorbed into DSP msb_output_index_reg_24291_reg.
DSP Report: register msb_output_index_reg_24291_reg is absorbed into DSP msb_output_index_reg_24291_reg.
DSP Report: register msb_output_index_reg_24291_reg is absorbed into DSP msb_output_index_reg_24291_reg.
DSP Report: operator FracNet_mac_muladfYi_U301/FracNet_mac_muladfYi_DSP48_1_U/p is absorbed into DSP msb_output_index_reg_24291_reg.
DSP Report: operator FracNet_mac_muladfYi_U301/FracNet_mac_muladfYi_DSP48_1_U/m is absorbed into DSP msb_output_index_reg_24291_reg.
DSP Report: Generating DSP mul_ln120_reg_23445_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln120_reg_23445_reg is absorbed into DSP mul_ln120_reg_23445_reg.
DSP Report: operator mul_ln120_fu_8586_p2 is absorbed into DSP mul_ln120_reg_23445_reg.
DSP Report: Generating DSP read_index_reg_24213_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register read_index_reg_24213_reg is absorbed into DSP read_index_reg_24213_reg.
DSP Report: register select_ln110_2_reg_23541_reg is absorbed into DSP read_index_reg_24213_reg.
DSP Report: register read_index_reg_24213_reg is absorbed into DSP read_index_reg_24213_reg.
DSP Report: operator FracNet_mac_muladg8j_U302/FracNet_mac_muladg8j_DSP48_2_U/p is absorbed into DSP read_index_reg_24213_reg.
DSP Report: operator FracNet_mac_muladg8j_U302/FracNet_mac_muladg8j_DSP48_2_U/m is absorbed into DSP read_index_reg_24213_reg.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln111_3_reg_23437_reg[8] )
DSP Debug: swapped A/B pins for adder 00000209F67C4050
DSP Debug: swapped A/B pins for adder 00000209F67C9F30
DSP Debug: swapped A/B pins for adder 00000209F67CC570
DSP Debug: swapped A/B pins for adder 00000209FB11E8B0
DSP Debug: swapped A/B pins for adder 00000209FB120590
DSP Debug: swapped A/B pins for adder 00000209FB1266B0
DSP Debug: swapped A/B pins for adder 00000209FB130FD0
DSP Debug: swapped A/B pins for adder 00000209DD7380D0
DSP Debug: swapped A/B pins for adder 00000209DD734AD0
DSP Debug: swapped A/B pins for adder 00000209D9000180
DSP Report: Generating DSP FracNet_mul_mul_1kbM_U933/FracNet_mul_mul_1kbM_DSP48_4_U/p, operation Mode is: A*B.
DSP Report: operator FracNet_mul_mul_1kbM_U933/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP FracNet_mul_mul_1kbM_U933/FracNet_mul_mul_1kbM_DSP48_4_U/p.
DSP Report: Generating DSP FracNet_mul_mul_1kbM_U941/FracNet_mul_mul_1kbM_DSP48_4_U/p, operation Mode is: A*B.
DSP Report: operator FracNet_mul_mul_1kbM_U941/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP FracNet_mul_mul_1kbM_U941/FracNet_mul_mul_1kbM_DSP48_4_U/p.
DSP Report: Generating DSP FracNet_mul_mul_1kbM_U951/FracNet_mul_mul_1kbM_DSP48_4_U/p, operation Mode is: A*B.
DSP Report: operator FracNet_mul_mul_1kbM_U951/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP FracNet_mul_mul_1kbM_U951/FracNet_mul_mul_1kbM_DSP48_4_U/p.
DSP Report: Generating DSP FracNet_mul_mul_1kbM_U939/FracNet_mul_mul_1kbM_DSP48_4_U/p, operation Mode is: A*B.
DSP Report: operator FracNet_mul_mul_1kbM_U939/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP FracNet_mul_mul_1kbM_U939/FracNet_mul_mul_1kbM_DSP48_4_U/p.
DSP Report: Generating DSP FracNet_mul_mul_1kbM_U957/FracNet_mul_mul_1kbM_DSP48_4_U/p, operation Mode is: A*B.
DSP Report: operator FracNet_mul_mul_1kbM_U957/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP FracNet_mul_mul_1kbM_U957/FracNet_mul_mul_1kbM_DSP48_4_U/p.
DSP Report: Generating DSP FracNet_mul_mul_1xdS_U839/FracNet_mul_mul_1xdS_DSP48_10_U/p, operation Mode is: A*(B:0x555).
DSP Report: operator FracNet_mul_mul_1xdS_U839/FracNet_mul_mul_1xdS_DSP48_10_U/p is absorbed into DSP FracNet_mul_mul_1xdS_U839/FracNet_mul_mul_1xdS_DSP48_10_U/p.
DSP Report: Generating DSP FracNet_mul_mul_1kbM_U938/FracNet_mul_mul_1kbM_DSP48_4_U/p, operation Mode is: A*B.
DSP Report: operator FracNet_mul_mul_1kbM_U938/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP FracNet_mul_mul_1kbM_U938/FracNet_mul_mul_1kbM_DSP48_4_U/p.
DSP Report: Generating DSP FracNet_mul_mul_1kbM_U931/FracNet_mul_mul_1kbM_DSP48_4_U/p, operation Mode is: A*B.
DSP Report: operator FracNet_mul_mul_1kbM_U931/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP FracNet_mul_mul_1kbM_U931/FracNet_mul_mul_1kbM_DSP48_4_U/p.
DSP Report: Generating DSP mul_ln1118_160_reg_90851_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln1118_160_reg_90851_reg is absorbed into DSP mul_ln1118_160_reg_90851_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U963/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_160_reg_90851_reg.
DSP Report: Generating DSP mul_ln1118_162_reg_90863_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln1118_162_reg_90863_reg is absorbed into DSP mul_ln1118_162_reg_90863_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U965/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_162_reg_90863_reg.
DSP Report: Generating DSP mul_ln1118_163_reg_90869_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln1118_163_reg_90869_reg is absorbed into DSP mul_ln1118_163_reg_90869_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U966/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_163_reg_90869_reg.
DSP Report: Generating DSP mul_ln1118_167_reg_90893_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln1118_167_reg_90893_reg is absorbed into DSP mul_ln1118_167_reg_90893_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U970/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_167_reg_90893_reg.
DSP Report: Generating DSP mul_ln1118_168_reg_90899_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln1118_168_reg_90899_reg is absorbed into DSP mul_ln1118_168_reg_90899_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U971/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_168_reg_90899_reg.
DSP Report: Generating DSP mul_ln1118_170_reg_90911_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln1118_170_reg_90911_reg is absorbed into DSP mul_ln1118_170_reg_90911_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U973/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_170_reg_90911_reg.
DSP Report: Generating DSP FracNet_mul_mul_1kbM_U944/FracNet_mul_mul_1kbM_DSP48_4_U/p, operation Mode is: A*B.
DSP Report: operator FracNet_mul_mul_1kbM_U944/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP FracNet_mul_mul_1kbM_U944/FracNet_mul_mul_1kbM_DSP48_4_U/p.
DSP Report: Generating DSP mul_ln1118_173_reg_90929_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln1118_173_reg_90929_reg is absorbed into DSP mul_ln1118_173_reg_90929_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U976/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_173_reg_90929_reg.
DSP Report: Generating DSP mul_ln1118_177_reg_90953_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln1118_177_reg_90953_reg is absorbed into DSP mul_ln1118_177_reg_90953_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U980/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_177_reg_90953_reg.
DSP Report: Generating DSP FracNet_mul_mul_1xdS_U850/FracNet_mul_mul_1xdS_DSP48_10_U/p, operation Mode is: A*(B:0x555).
DSP Report: operator FracNet_mul_mul_1xdS_U850/FracNet_mul_mul_1xdS_DSP48_10_U/p is absorbed into DSP FracNet_mul_mul_1xdS_U850/FracNet_mul_mul_1xdS_DSP48_10_U/p.
DSP Report: Generating DSP FracNet_mul_mul_1yd2_U882/FracNet_mul_mul_1yd2_DSP48_11_U/p, operation Mode is: A*(B:0x2ab).
DSP Report: operator FracNet_mul_mul_1yd2_U882/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP FracNet_mul_mul_1yd2_U882/FracNet_mul_mul_1yd2_DSP48_11_U/p.
DSP Report: Generating DSP add_ln1192_79_fu_20917_p2, operation Mode is: C+(A*(B:0x2ab))'.
DSP Report: register trunc_ln1192_32_reg_82564_reg is absorbed into DSP add_ln1192_79_fu_20917_p2.
DSP Report: operator add_ln1192_79_fu_20917_p2 is absorbed into DSP add_ln1192_79_fu_20917_p2.
DSP Report: operator FracNet_mul_mul_1yd2_U882/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP add_ln1192_79_fu_20917_p2.
DSP Report: Generating DSP mul_ln1118_111_reg_83982_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln1118_111_reg_83982_reg is absorbed into DSP mul_ln1118_111_reg_83982_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U914/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_111_reg_83982_reg.
DSP Report: Generating DSP FracNet_mul_mul_1kbM_U946/FracNet_mul_mul_1kbM_DSP48_4_U/p, operation Mode is: A*B.
DSP Report: operator FracNet_mul_mul_1kbM_U946/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP FracNet_mul_mul_1kbM_U946/FracNet_mul_mul_1kbM_DSP48_4_U/p.
DSP Report: Generating DSP FracNet_mul_mul_1kbM_U953/FracNet_mul_mul_1kbM_DSP48_4_U/p, operation Mode is: A*B.
DSP Report: operator FracNet_mul_mul_1kbM_U953/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP FracNet_mul_mul_1kbM_U953/FracNet_mul_mul_1kbM_DSP48_4_U/p.
DSP Report: Generating DSP mul_ln1118_185_reg_91001_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln1118_185_reg_91001_reg is absorbed into DSP mul_ln1118_185_reg_91001_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U988/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_185_reg_91001_reg.
DSP Report: Generating DSP add_ln1192_303_fu_20922_p2, operation Mode is: C+(A*(B:0x2ab))'.
DSP Report: register trunc_ln1192_33_reg_82569_reg is absorbed into DSP add_ln1192_303_fu_20922_p2.
DSP Report: operator add_ln1192_303_fu_20922_p2 is absorbed into DSP add_ln1192_303_fu_20922_p2.
DSP Report: operator FracNet_mul_mul_1yd2_U882/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP add_ln1192_303_fu_20922_p2.
DSP Debug: swapped A/B pins for adder 0000026ED6A9D5B0
DSP Debug: swapped A/B pins for adder 0000026ED6A9F110
DSP Debug: swapped A/B pins for adder 0000026EDF3A4CB0
DSP Debug: swapped A/B pins for adder 0000026EDF3863B0
DSP Debug: swapped A/B pins for adder 0000026EDF3A5850
DSP Debug: swapped A/B pins for adder 0000026EDF39A570
DSP Debug: swapped A/B pins for adder 0000026EEFC1FC80
DSP Report: Generating DSP add_ln1192_87_fu_22877_p2, operation Mode is: C+(A*(B:0x2ab))'.
DSP Report: register trunc_ln1192_48_reg_82732_reg is absorbed into DSP add_ln1192_87_fu_22877_p2.
DSP Report: operator add_ln1192_87_fu_22877_p2 is absorbed into DSP add_ln1192_87_fu_22877_p2.
DSP Report: operator FracNet_mul_mul_1yd2_U890/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP add_ln1192_87_fu_22877_p2.
DSP Report: Generating DSP FracNet_mul_mul_1yd2_U890/FracNet_mul_mul_1yd2_DSP48_11_U/p, operation Mode is: A*(B:0x2ab).
DSP Report: operator FracNet_mul_mul_1yd2_U890/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP FracNet_mul_mul_1yd2_U890/FracNet_mul_mul_1yd2_DSP48_11_U/p.
DSP Report: Generating DSP add_ln1192_311_fu_22882_p2, operation Mode is: C+(A*(B:0x2ab))'.
DSP Report: register trunc_ln1192_49_reg_82737_reg is absorbed into DSP add_ln1192_311_fu_22882_p2.
DSP Report: operator add_ln1192_311_fu_22882_p2 is absorbed into DSP add_ln1192_311_fu_22882_p2.
DSP Report: operator FracNet_mul_mul_1yd2_U890/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP add_ln1192_311_fu_22882_p2.
DSP Report: Generating DSP FracNet_mul_mul_1xdS_U835/FracNet_mul_mul_1xdS_DSP48_10_U/p, operation Mode is: A*(B:0x555).
DSP Report: operator FracNet_mul_mul_1xdS_U835/FracNet_mul_mul_1xdS_DSP48_10_U/p is absorbed into DSP FracNet_mul_mul_1xdS_U835/FracNet_mul_mul_1xdS_DSP48_10_U/p.
DSP Report: Generating DSP FracNet_mul_mul_1yd2_U867/FracNet_mul_mul_1yd2_DSP48_11_U/p, operation Mode is: A*(B:0x2ab).
DSP Report: operator FracNet_mul_mul_1yd2_U867/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP FracNet_mul_mul_1yd2_U867/FracNet_mul_mul_1yd2_DSP48_11_U/p.
DSP Report: Generating DSP add_ln1192_64_fu_17242_p2, operation Mode is: C+(A*(B:0x2ab))'.
DSP Report: register trunc_ln1192_2_reg_82249_reg is absorbed into DSP add_ln1192_64_fu_17242_p2.
DSP Report: operator add_ln1192_64_fu_17242_p2 is absorbed into DSP add_ln1192_64_fu_17242_p2.
DSP Report: operator FracNet_mul_mul_1yd2_U867/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP add_ln1192_64_fu_17242_p2.
DSP Report: Generating DSP mul_ln1118_96_reg_83892_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln1118_96_reg_83892_reg is absorbed into DSP mul_ln1118_96_reg_83892_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U899/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_96_reg_83892_reg.
DSP Report: Generating DSP mul_ln1118_119_reg_84030_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln1118_119_reg_84030_reg is absorbed into DSP mul_ln1118_119_reg_84030_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U922/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_119_reg_84030_reg.
DSP Report: Generating DSP FracNet_mul_mul_1kbM_U954/FracNet_mul_mul_1kbM_DSP48_4_U/p, operation Mode is: A*B.
DSP Report: operator FracNet_mul_mul_1kbM_U954/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP FracNet_mul_mul_1kbM_U954/FracNet_mul_mul_1kbM_DSP48_4_U/p.
DSP Report: Generating DSP FracNet_mul_mul_1kbM_U959/FracNet_mul_mul_1kbM_DSP48_4_U/p, operation Mode is: A*B.
DSP Report: operator FracNet_mul_mul_1kbM_U959/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP FracNet_mul_mul_1kbM_U959/FracNet_mul_mul_1kbM_DSP48_4_U/p.
DSP Report: Generating DSP mul_ln1118_188_reg_91019_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln1118_188_reg_91019_reg is absorbed into DSP mul_ln1118_188_reg_91019_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U991/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_188_reg_91019_reg.
DSP Report: Generating DSP mul_ln1118_186_reg_91007_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln1118_186_reg_91007_reg is absorbed into DSP mul_ln1118_186_reg_91007_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U989/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_186_reg_91007_reg.
DSP Report: Generating DSP FracNet_mul_mul_1xdS_U842/FracNet_mul_mul_1xdS_DSP48_10_U/p, operation Mode is: A*(B:0x555).
DSP Report: operator FracNet_mul_mul_1xdS_U842/FracNet_mul_mul_1xdS_DSP48_10_U/p is absorbed into DSP FracNet_mul_mul_1xdS_U842/FracNet_mul_mul_1xdS_DSP48_10_U/p.
DSP Report: Generating DSP FracNet_mul_mul_1yd2_U874/FracNet_mul_mul_1yd2_DSP48_11_U/p, operation Mode is: A*(B:0x2ab).
DSP Report: operator FracNet_mul_mul_1yd2_U874/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP FracNet_mul_mul_1yd2_U874/FracNet_mul_mul_1yd2_DSP48_11_U/p.
DSP Report: Generating DSP add_ln1192_71_fu_18957_p2, operation Mode is: C+(A*(B:0x2ab))'.
DSP Report: register trunc_ln1192_16_reg_82396_reg is absorbed into DSP add_ln1192_71_fu_18957_p2.
DSP Report: operator add_ln1192_71_fu_18957_p2 is absorbed into DSP add_ln1192_71_fu_18957_p2.
DSP Report: operator FracNet_mul_mul_1yd2_U874/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP add_ln1192_71_fu_18957_p2.
DSP Report: Generating DSP FracNet_mul_mul_1xdS_U849/FracNet_mul_mul_1xdS_DSP48_10_U/p, operation Mode is: A*(B:0x555).
DSP Report: operator FracNet_mul_mul_1xdS_U849/FracNet_mul_mul_1xdS_DSP48_10_U/p is absorbed into DSP FracNet_mul_mul_1xdS_U849/FracNet_mul_mul_1xdS_DSP48_10_U/p.
DSP Report: Generating DSP FracNet_mul_mul_1yd2_U881/FracNet_mul_mul_1yd2_DSP48_11_U/p, operation Mode is: A*(B:0x2ab).
DSP Report: operator FracNet_mul_mul_1yd2_U881/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP FracNet_mul_mul_1yd2_U881/FracNet_mul_mul_1yd2_DSP48_11_U/p.
DSP Report: Generating DSP add_ln1192_78_fu_20672_p2, operation Mode is: C+(A*(B:0x2ab))'.
DSP Report: register trunc_ln1192_30_reg_82543_reg is absorbed into DSP add_ln1192_78_fu_20672_p2.
DSP Report: operator add_ln1192_78_fu_20672_p2 is absorbed into DSP add_ln1192_78_fu_20672_p2.
DSP Report: operator FracNet_mul_mul_1yd2_U881/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP add_ln1192_78_fu_20672_p2.
DSP Report: Generating DSP mul_ln1118_110_reg_83976_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln1118_110_reg_83976_reg is absorbed into DSP mul_ln1118_110_reg_83976_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U913/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_110_reg_83976_reg.
DSP Report: Generating DSP FracNet_mul_mul_1kbM_U945/FracNet_mul_mul_1kbM_DSP48_4_U/p, operation Mode is: A*B.
DSP Report: operator FracNet_mul_mul_1kbM_U945/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP FracNet_mul_mul_1kbM_U945/FracNet_mul_mul_1kbM_DSP48_4_U/p.
DSP Report: Generating DSP FracNet_mul_mul_1yd2_U871/FracNet_mul_mul_1yd2_DSP48_11_U/p, operation Mode is: A*(B:0x2ab).
DSP Report: operator FracNet_mul_mul_1yd2_U871/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP FracNet_mul_mul_1yd2_U871/FracNet_mul_mul_1yd2_DSP48_11_U/p.
DSP Report: Generating DSP add_ln1192_68_fu_18222_p2, operation Mode is: C+(A*(B:0x2ab))'.
DSP Report: register trunc_ln1192_10_reg_82333_reg is absorbed into DSP add_ln1192_68_fu_18222_p2.
DSP Report: operator add_ln1192_68_fu_18222_p2 is absorbed into DSP add_ln1192_68_fu_18222_p2.
DSP Report: operator FracNet_mul_mul_1yd2_U871/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP add_ln1192_68_fu_18222_p2.
DSP Report: Generating DSP mul_ln1118_100_reg_83916_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln1118_100_reg_83916_reg is absorbed into DSP mul_ln1118_100_reg_83916_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U903/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_100_reg_83916_reg.
DSP Report: Generating DSP FracNet_mul_mul_1kbM_U935/FracNet_mul_mul_1kbM_DSP48_4_U/p, operation Mode is: A*B.
DSP Report: operator FracNet_mul_mul_1kbM_U935/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP FracNet_mul_mul_1kbM_U935/FracNet_mul_mul_1kbM_DSP48_4_U/p.
DSP Report: Generating DSP mul_ln1118_182_reg_90983_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln1118_182_reg_90983_reg is absorbed into DSP mul_ln1118_182_reg_90983_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U985/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_182_reg_90983_reg.
DSP Report: Generating DSP add_ln1192_302_fu_20677_p2, operation Mode is: C+(A*(B:0x2ab))'.
DSP Report: register trunc_ln1192_31_reg_82548_reg is absorbed into DSP add_ln1192_302_fu_20677_p2.
DSP Report: operator add_ln1192_302_fu_20677_p2 is absorbed into DSP add_ln1192_302_fu_20677_p2.
DSP Report: operator FracNet_mul_mul_1yd2_U881/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP add_ln1192_302_fu_20677_p2.
DSP Report: Generating DSP mul_ln1118_183_reg_90989_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln1118_183_reg_90989_reg is absorbed into DSP mul_ln1118_183_reg_90989_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U986/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_183_reg_90989_reg.
DSP Report: Generating DSP FracNet_mul_mul_1kbM_U937/FracNet_mul_mul_1kbM_DSP48_4_U/p, operation Mode is: A*B.
DSP Report: operator FracNet_mul_mul_1kbM_U937/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP FracNet_mul_mul_1kbM_U937/FracNet_mul_mul_1kbM_DSP48_4_U/p.
DSP Report: Generating DSP add_ln1192_295_fu_18962_p2, operation Mode is: C+(A*(B:0x2ab))'.
DSP Report: register trunc_ln1192_17_reg_82401_reg is absorbed into DSP add_ln1192_295_fu_18962_p2.
DSP Report: operator add_ln1192_295_fu_18962_p2 is absorbed into DSP add_ln1192_295_fu_18962_p2.
DSP Report: operator FracNet_mul_mul_1yd2_U874/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP add_ln1192_295_fu_18962_p2.
DSP Report: Generating DSP mul_ln1118_103_reg_83934_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln1118_103_reg_83934_reg is absorbed into DSP mul_ln1118_103_reg_83934_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U906/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_103_reg_83934_reg.
DSP Report: Generating DSP mul_ln1118_175_reg_90941_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln1118_175_reg_90941_reg is absorbed into DSP mul_ln1118_175_reg_90941_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U978/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_175_reg_90941_reg.
DSP Report: Generating DSP mul_ln1118_174_reg_90935_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln1118_174_reg_90935_reg is absorbed into DSP mul_ln1118_174_reg_90935_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U977/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_174_reg_90935_reg.
DSP Report: Generating DSP add_ln1192_288_fu_17247_p2, operation Mode is: C+(A*(B:0x2ab))'.
DSP Report: register trunc_ln1192_3_reg_82254_reg is absorbed into DSP add_ln1192_288_fu_17247_p2.
DSP Report: operator add_ln1192_288_fu_17247_p2 is absorbed into DSP add_ln1192_288_fu_17247_p2.
DSP Report: operator FracNet_mul_mul_1yd2_U867/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP add_ln1192_288_fu_17247_p2.
DSP Report: Generating DSP add_ln1192_292_fu_18227_p2, operation Mode is: C+(A*(B:0x2ab))'.
DSP Report: register trunc_ln1192_11_reg_82338_reg is absorbed into DSP add_ln1192_292_fu_18227_p2.
DSP Report: operator add_ln1192_292_fu_18227_p2 is absorbed into DSP add_ln1192_292_fu_18227_p2.
DSP Report: operator FracNet_mul_mul_1yd2_U871/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP add_ln1192_292_fu_18227_p2.
DSP Debug: swapped A/B pins for adder 00000209DADE9180
DSP Debug: swapped A/B pins for adder 00000209DA366770
DSP Debug: swapped A/B pins for adder 00000209DA36B0F0
DSP Debug: swapped A/B pins for adder 00000209DE3EE650
DSP Debug: swapped A/B pins for adder 00000209DE3FCB10
DSP Debug: swapped A/B pins for adder 00000209D9F85560
DSP Debug: swapped A/B pins for adder 00000209DE3EC010
DSP Debug: swapped A/B pins for adder 00000209DE3FF630
DSP Report: Generating DSP FracNet_mul_mul_1xdS_U846/FracNet_mul_mul_1xdS_DSP48_10_U/p, operation Mode is: A*(B:0x555).
DSP Report: operator FracNet_mul_mul_1xdS_U846/FracNet_mul_mul_1xdS_DSP48_10_U/p is absorbed into DSP FracNet_mul_mul_1xdS_U846/FracNet_mul_mul_1xdS_DSP48_10_U/p.
DSP Report: Generating DSP FracNet_mul_mul_1yd2_U878/FracNet_mul_mul_1yd2_DSP48_11_U/p, operation Mode is: A*(B:0x2ab).
DSP Report: operator FracNet_mul_mul_1yd2_U878/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP FracNet_mul_mul_1yd2_U878/FracNet_mul_mul_1yd2_DSP48_11_U/p.
DSP Report: Generating DSP add_ln1192_75_fu_19937_p2, operation Mode is: C+(A*(B:0x2ab))'.
DSP Report: register trunc_ln1192_24_reg_82480_reg is absorbed into DSP add_ln1192_75_fu_19937_p2.
DSP Report: operator add_ln1192_75_fu_19937_p2 is absorbed into DSP add_ln1192_75_fu_19937_p2.
DSP Report: operator FracNet_mul_mul_1yd2_U878/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP add_ln1192_75_fu_19937_p2.
DSP Report: Generating DSP FracNet_mul_mul_1kbM_U936/FracNet_mul_mul_1kbM_DSP48_4_U/p, operation Mode is: A*B.
DSP Report: operator FracNet_mul_mul_1kbM_U936/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP FracNet_mul_mul_1kbM_U936/FracNet_mul_mul_1kbM_DSP48_4_U/p.
DSP Report: Generating DSP add_ln1192_299_fu_19942_p2, operation Mode is: C+(A*(B:0x2ab))'.
DSP Report: register trunc_ln1192_25_reg_82485_reg is absorbed into DSP add_ln1192_299_fu_19942_p2.
DSP Report: operator add_ln1192_299_fu_19942_p2 is absorbed into DSP add_ln1192_299_fu_19942_p2.
DSP Report: operator FracNet_mul_mul_1yd2_U878/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP add_ln1192_299_fu_19942_p2.
DSP Report: Generating DSP FracNet_mul_mul_1kbM_U940/FracNet_mul_mul_1kbM_DSP48_4_U/p, operation Mode is: A*B.
DSP Report: operator FracNet_mul_mul_1kbM_U940/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP FracNet_mul_mul_1kbM_U940/FracNet_mul_mul_1kbM_DSP48_4_U/p.
DSP Report: Generating DSP FracNet_mul_mul_1xdS_U857/FracNet_mul_mul_1xdS_DSP48_10_U/p, operation Mode is: A*(B:0x555).
DSP Report: operator FracNet_mul_mul_1xdS_U857/FracNet_mul_mul_1xdS_DSP48_10_U/p is absorbed into DSP FracNet_mul_mul_1xdS_U857/FracNet_mul_mul_1xdS_DSP48_10_U/p.
DSP Report: Generating DSP FracNet_mul_mul_1yd2_U889/FracNet_mul_mul_1yd2_DSP48_11_U/p, operation Mode is: A*(B:0x2ab).
DSP Report: operator FracNet_mul_mul_1yd2_U889/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP FracNet_mul_mul_1yd2_U889/FracNet_mul_mul_1yd2_DSP48_11_U/p.
DSP Report: Generating DSP add_ln1192_86_fu_22632_p2, operation Mode is: C+(A*(B:0x2ab))'.
DSP Report: register trunc_ln1192_46_reg_82711_reg is absorbed into DSP add_ln1192_86_fu_22632_p2.
DSP Report: operator add_ln1192_86_fu_22632_p2 is absorbed into DSP add_ln1192_86_fu_22632_p2.
DSP Report: operator FracNet_mul_mul_1yd2_U889/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP add_ln1192_86_fu_22632_p2.
DSP Report: Generating DSP mul_ln1118_118_reg_84024_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln1118_118_reg_84024_reg is absorbed into DSP mul_ln1118_118_reg_84024_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U921/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_118_reg_84024_reg.
DSP Report: Generating DSP FracNet_mul_mul_1xdS_U855/FracNet_mul_mul_1xdS_DSP48_10_U/p, operation Mode is: A*(B:0x555).
DSP Report: operator FracNet_mul_mul_1xdS_U855/FracNet_mul_mul_1xdS_DSP48_10_U/p is absorbed into DSP FracNet_mul_mul_1xdS_U855/FracNet_mul_mul_1xdS_DSP48_10_U/p.
DSP Report: Generating DSP add_ln1192_84_fu_22142_p2, operation Mode is: C+(A*(B:0x2ab))'.
DSP Report: register trunc_ln1192_42_reg_82669_reg is absorbed into DSP add_ln1192_84_fu_22142_p2.
DSP Report: operator add_ln1192_84_fu_22142_p2 is absorbed into DSP add_ln1192_84_fu_22142_p2.
DSP Report: operator FracNet_mul_mul_1yd2_U887/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP add_ln1192_84_fu_22142_p2.
DSP Report: Generating DSP FracNet_mul_mul_1yd2_U887/FracNet_mul_mul_1yd2_DSP48_11_U/p, operation Mode is: A*(B:0x2ab).
DSP Report: operator FracNet_mul_mul_1yd2_U887/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP FracNet_mul_mul_1yd2_U887/FracNet_mul_mul_1yd2_DSP48_11_U/p.
DSP Report: Generating DSP add_ln1192_308_fu_22147_p2, operation Mode is: C+(A*(B:0x2ab))'.
DSP Report: register trunc_ln1192_43_reg_82674_reg is absorbed into DSP add_ln1192_308_fu_22147_p2.
DSP Report: operator add_ln1192_308_fu_22147_p2 is absorbed into DSP add_ln1192_308_fu_22147_p2.
DSP Report: operator FracNet_mul_mul_1yd2_U887/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP add_ln1192_308_fu_22147_p2.
DSP Report: Generating DSP mul_ln1118_116_reg_84012_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln1118_116_reg_84012_reg is absorbed into DSP mul_ln1118_116_reg_84012_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U919/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_116_reg_84012_reg.
DSP Report: Generating DSP add_ln1192_310_fu_22637_p2, operation Mode is: C+(A*(B:0x2ab))'.
DSP Report: register trunc_ln1192_47_reg_82716_reg is absorbed into DSP add_ln1192_310_fu_22637_p2.
DSP Report: operator add_ln1192_310_fu_22637_p2 is absorbed into DSP add_ln1192_310_fu_22637_p2.
DSP Report: operator FracNet_mul_mul_1yd2_U889/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP add_ln1192_310_fu_22637_p2.
DSP Report: Generating DSP mul_ln1118_107_reg_83958_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln1118_107_reg_83958_reg is absorbed into DSP mul_ln1118_107_reg_83958_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U910/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_107_reg_83958_reg.
DSP Report: Generating DSP FracNet_mul_mul_1kbM_U942/FracNet_mul_mul_1kbM_DSP48_4_U/p, operation Mode is: A*B.
DSP Report: operator FracNet_mul_mul_1kbM_U942/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP FracNet_mul_mul_1kbM_U942/FracNet_mul_mul_1kbM_DSP48_4_U/p.
DSP Report: Generating DSP FracNet_mul_mul_1xdS_U860/FracNet_mul_mul_1xdS_DSP48_10_U/p, operation Mode is: A*(B:0x555).
DSP Report: operator FracNet_mul_mul_1xdS_U860/FracNet_mul_mul_1xdS_DSP48_10_U/p is absorbed into DSP FracNet_mul_mul_1xdS_U860/FracNet_mul_mul_1xdS_DSP48_10_U/p.
DSP Report: Generating DSP FracNet_mul_mul_1kbM_U955/FracNet_mul_mul_1kbM_DSP48_4_U/p, operation Mode is: A*B.
DSP Report: operator FracNet_mul_mul_1kbM_U955/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP FracNet_mul_mul_1kbM_U955/FracNet_mul_mul_1kbM_DSP48_4_U/p.
DSP Report: Generating DSP mul_ln1118_184_reg_90995_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln1118_184_reg_90995_reg is absorbed into DSP mul_ln1118_184_reg_90995_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U987/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_184_reg_90995_reg.
DSP Report: Generating DSP add_ln1192_89_fu_23367_p2, operation Mode is: C+(A*(B:0x2ab))'.
DSP Report: register trunc_ln1192_52_reg_82774_reg is absorbed into DSP add_ln1192_89_fu_23367_p2.
DSP Report: operator add_ln1192_89_fu_23367_p2 is absorbed into DSP add_ln1192_89_fu_23367_p2.
DSP Report: operator FracNet_mul_mul_1yd2_U892/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP add_ln1192_89_fu_23367_p2.
DSP Report: Generating DSP FracNet_mul_mul_1yd2_U892/FracNet_mul_mul_1yd2_DSP48_11_U/p, operation Mode is: A*(B:0x2ab).
DSP Report: operator FracNet_mul_mul_1yd2_U892/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP FracNet_mul_mul_1yd2_U892/FracNet_mul_mul_1yd2_DSP48_11_U/p.
DSP Report: Generating DSP add_ln1192_313_fu_23372_p2, operation Mode is: C+(A*(B:0x2ab))'.
DSP Report: register trunc_ln1192_53_reg_82779_reg is absorbed into DSP add_ln1192_313_fu_23372_p2.
DSP Report: operator add_ln1192_313_fu_23372_p2 is absorbed into DSP add_ln1192_313_fu_23372_p2.
DSP Report: operator FracNet_mul_mul_1yd2_U892/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP add_ln1192_313_fu_23372_p2.
DSP Report: Generating DSP mul_ln1118_171_reg_90917_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln1118_171_reg_90917_reg is absorbed into DSP mul_ln1118_171_reg_90917_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U974/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_171_reg_90917_reg.
DSP Report: Generating DSP mul_ln1118_159_reg_90845_reg, operation Mode is: (A2*B)'.
DSP Report: register sext_ln1116_64_reg_79546_reg is absorbed into DSP mul_ln1118_159_reg_90845_reg.
DSP Report: register mul_ln1118_159_reg_90845_reg is absorbed into DSP mul_ln1118_159_reg_90845_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U962/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_159_reg_90845_reg.
DSP Report: Generating DSP mul_ln1118_121_reg_84042_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln1118_121_reg_84042_reg is absorbed into DSP mul_ln1118_121_reg_84042_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U924/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_121_reg_84042_reg.
DSP Report: Generating DSP FracNet_mul_mul_1kbM_U956/FracNet_mul_mul_1kbM_DSP48_4_U/p, operation Mode is: A*B.
DSP Report: operator FracNet_mul_mul_1kbM_U956/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP FracNet_mul_mul_1kbM_U956/FracNet_mul_mul_1kbM_DSP48_4_U/p.
DSP Report: Generating DSP mul_ln1118_165_reg_90881_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln1118_165_reg_90881_reg is absorbed into DSP mul_ln1118_165_reg_90881_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U968/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_165_reg_90881_reg.
DSP Debug: swapped A/B pins for adder 0000026E8387A6B0
DSP Debug: swapped A/B pins for adder 0000026E83887F10
DSP Debug: swapped A/B pins for adder 0000026ED71EF370
DSP Debug: swapped A/B pins for adder 0000026E8388CDD0
DSP Debug: swapped A/B pins for adder 0000026ED71E0C10
DSP Debug: swapped A/B pins for adder 0000026ED71F3810
DSP Debug: swapped A/B pins for adder 0000026EF01C4310
DSP Debug: swapped A/B pins for adder 0000026EF01DDD50
DSP Debug: swapped A/B pins for adder 0000026E81250090
DSP Debug: swapped A/B pins for adder 0000026E81255A30
DSP Debug: swapped A/B pins for adder 0000026EF01D48D0
DSP Debug: swapped A/B pins for adder 0000026E83AD8670
DSP Report: Generating DSP FracNet_mul_mul_1xdS_U841/FracNet_mul_mul_1xdS_DSP48_10_U/p, operation Mode is: A*(B:0x555).
DSP Report: operator FracNet_mul_mul_1xdS_U841/FracNet_mul_mul_1xdS_DSP48_10_U/p is absorbed into DSP FracNet_mul_mul_1xdS_U841/FracNet_mul_mul_1xdS_DSP48_10_U/p.
DSP Report: Generating DSP add_ln1192_70_fu_18712_p2, operation Mode is: C+(A''*(B:0x2ab))'.
DSP Report: register out_buf_all_7_V_loa_1_reg_81009_reg is absorbed into DSP add_ln1192_70_fu_18712_p2.
DSP Report: register out_buf_all_7_V_loa_1_reg_81009_pp0_iter6_reg_reg is absorbed into DSP add_ln1192_70_fu_18712_p2.
DSP Report: register trunc_ln1192_14_reg_82375_reg is absorbed into DSP add_ln1192_70_fu_18712_p2.
DSP Report: operator add_ln1192_70_fu_18712_p2 is absorbed into DSP add_ln1192_70_fu_18712_p2.
DSP Report: operator FracNet_mul_mul_1yd2_U873/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP add_ln1192_70_fu_18712_p2.
DSP Report: Generating DSP FracNet_mul_mul_1yd2_U873/FracNet_mul_mul_1yd2_DSP48_11_U/p, operation Mode is: A''*(B:0x2ab).
DSP Report: register out_buf_all_7_V_loa_1_reg_81009_reg is absorbed into DSP FracNet_mul_mul_1yd2_U873/FracNet_mul_mul_1yd2_DSP48_11_U/p.
DSP Report: register out_buf_all_7_V_loa_1_reg_81009_pp0_iter6_reg_reg is absorbed into DSP FracNet_mul_mul_1yd2_U873/FracNet_mul_mul_1yd2_DSP48_11_U/p.
DSP Report: operator FracNet_mul_mul_1yd2_U873/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP FracNet_mul_mul_1yd2_U873/FracNet_mul_mul_1yd2_DSP48_11_U/p.
DSP Report: Generating DSP add_ln1192_294_fu_18717_p2, operation Mode is: C+(A''*(B:0x2ab))'.
DSP Report: register out_buf_all_7_V_loa_1_reg_81009_reg is absorbed into DSP add_ln1192_294_fu_18717_p2.
DSP Report: register out_buf_all_7_V_loa_1_reg_81009_pp0_iter6_reg_reg is absorbed into DSP add_ln1192_294_fu_18717_p2.
DSP Report: register trunc_ln1192_15_reg_82380_reg is absorbed into DSP add_ln1192_294_fu_18717_p2.
DSP Report: operator add_ln1192_294_fu_18717_p2 is absorbed into DSP add_ln1192_294_fu_18717_p2.
DSP Report: operator FracNet_mul_mul_1yd2_U873/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP add_ln1192_294_fu_18717_p2.
DSP Report: Generating DSP FracNet_mul_mul_1xdS_U848/FracNet_mul_mul_1xdS_DSP48_10_U/p, operation Mode is: A*(B:0x555).
DSP Report: operator FracNet_mul_mul_1xdS_U848/FracNet_mul_mul_1xdS_DSP48_10_U/p is absorbed into DSP FracNet_mul_mul_1xdS_U848/FracNet_mul_mul_1xdS_DSP48_10_U/p.
DSP Report: Generating DSP FracNet_mul_mul_1yd2_U880/FracNet_mul_mul_1yd2_DSP48_11_U/p, operation Mode is: A''*(B:0x2ab).
DSP Report: register out_buf_all_14_V_lo_1_reg_81044_reg is absorbed into DSP FracNet_mul_mul_1yd2_U880/FracNet_mul_mul_1yd2_DSP48_11_U/p.
DSP Report: register out_buf_all_14_V_lo_1_reg_81044_pp0_iter6_reg_reg is absorbed into DSP FracNet_mul_mul_1yd2_U880/FracNet_mul_mul_1yd2_DSP48_11_U/p.
DSP Report: operator FracNet_mul_mul_1yd2_U880/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP FracNet_mul_mul_1yd2_U880/FracNet_mul_mul_1yd2_DSP48_11_U/p.
DSP Report: Generating DSP add_ln1192_77_fu_20427_p2, operation Mode is: C+(A''*(B:0x2ab))'.
DSP Report: register out_buf_all_14_V_lo_1_reg_81044_reg is absorbed into DSP add_ln1192_77_fu_20427_p2.
DSP Report: register out_buf_all_14_V_lo_1_reg_81044_pp0_iter6_reg_reg is absorbed into DSP add_ln1192_77_fu_20427_p2.
DSP Report: register trunc_ln1192_28_reg_82522_reg is absorbed into DSP add_ln1192_77_fu_20427_p2.
DSP Report: operator add_ln1192_77_fu_20427_p2 is absorbed into DSP add_ln1192_77_fu_20427_p2.
DSP Report: operator FracNet_mul_mul_1yd2_U880/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP add_ln1192_77_fu_20427_p2.
DSP Report: Generating DSP mul_ln1118_109_reg_83970_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln1118_109_reg_83970_reg is absorbed into DSP mul_ln1118_109_reg_83970_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U912/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_109_reg_83970_reg.
DSP Report: Generating DSP FracNet_mul_mul_1xdS_U834/FracNet_mul_mul_1xdS_DSP48_10_U/p, operation Mode is: A*(B:0x555).
DSP Report: operator FracNet_mul_mul_1xdS_U834/FracNet_mul_mul_1xdS_DSP48_10_U/p is absorbed into DSP FracNet_mul_mul_1xdS_U834/FracNet_mul_mul_1xdS_DSP48_10_U/p.
DSP Report: Generating DSP FracNet_mul_mul_1yd2_U866/FracNet_mul_mul_1yd2_DSP48_11_U/p, operation Mode is: A*(B:0x2ab).
DSP Report: operator FracNet_mul_mul_1yd2_U866/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP FracNet_mul_mul_1yd2_U866/FracNet_mul_mul_1yd2_DSP48_11_U/p.
DSP Report: Generating DSP add_ln1192_fu_16997_p2, operation Mode is: C+(A*(B:0x2ab))'.
DSP Report: register trunc_ln1192_reg_82228_reg is absorbed into DSP add_ln1192_fu_16997_p2.
DSP Report: operator add_ln1192_fu_16997_p2 is absorbed into DSP add_ln1192_fu_16997_p2.
DSP Report: operator FracNet_mul_mul_1yd2_U866/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP add_ln1192_fu_16997_p2.
DSP Report: Generating DSP add_ln1192_287_fu_17002_p2, operation Mode is: C+(A*(B:0x2ab))'.
DSP Report: register trunc_ln1192_1_reg_82233_reg is absorbed into DSP add_ln1192_287_fu_17002_p2.
DSP Report: operator add_ln1192_287_fu_17002_p2 is absorbed into DSP add_ln1192_287_fu_17002_p2.
DSP Report: operator FracNet_mul_mul_1yd2_U866/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP add_ln1192_287_fu_17002_p2.
DSP Report: Generating DSP FracNet_mul_mul_1xdS_U844/FracNet_mul_mul_1xdS_DSP48_10_U/p, operation Mode is: A*(B:0x555).
DSP Report: operator FracNet_mul_mul_1xdS_U844/FracNet_mul_mul_1xdS_DSP48_10_U/p is absorbed into DSP FracNet_mul_mul_1xdS_U844/FracNet_mul_mul_1xdS_DSP48_10_U/p.
DSP Report: Generating DSP add_ln1192_73_fu_19447_p2, operation Mode is: C+(A''*(B:0x2ab))'.
DSP Report: register out_buf_all_10_V_lo_1_reg_81024_reg is absorbed into DSP add_ln1192_73_fu_19447_p2.
DSP Report: register out_buf_all_10_V_lo_1_reg_81024_pp0_iter6_reg_reg is absorbed into DSP add_ln1192_73_fu_19447_p2.
DSP Report: register trunc_ln1192_20_reg_82438_reg is absorbed into DSP add_ln1192_73_fu_19447_p2.
DSP Report: operator add_ln1192_73_fu_19447_p2 is absorbed into DSP add_ln1192_73_fu_19447_p2.
DSP Report: operator FracNet_mul_mul_1yd2_U876/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP add_ln1192_73_fu_19447_p2.
DSP Report: Generating DSP FracNet_mul_mul_1yd2_U876/FracNet_mul_mul_1yd2_DSP48_11_U/p, operation Mode is: A''*(B:0x2ab).
DSP Report: register out_buf_all_10_V_lo_1_reg_81024_reg is absorbed into DSP FracNet_mul_mul_1yd2_U876/FracNet_mul_mul_1yd2_DSP48_11_U/p.
DSP Report: register out_buf_all_10_V_lo_1_reg_81024_pp0_iter6_reg_reg is absorbed into DSP FracNet_mul_mul_1yd2_U876/FracNet_mul_mul_1yd2_DSP48_11_U/p.
DSP Report: operator FracNet_mul_mul_1yd2_U876/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP FracNet_mul_mul_1yd2_U876/FracNet_mul_mul_1yd2_DSP48_11_U/p.
DSP Report: Generating DSP add_ln1192_297_fu_19452_p2, operation Mode is: C+(A''*(B:0x2ab))'.
DSP Report: register out_buf_all_10_V_lo_1_reg_81024_reg is absorbed into DSP add_ln1192_297_fu_19452_p2.
DSP Report: register out_buf_all_10_V_lo_1_reg_81024_pp0_iter6_reg_reg is absorbed into DSP add_ln1192_297_fu_19452_p2.
DSP Report: register trunc_ln1192_21_reg_82443_reg is absorbed into DSP add_ln1192_297_fu_19452_p2.
DSP Report: operator add_ln1192_297_fu_19452_p2 is absorbed into DSP add_ln1192_297_fu_19452_p2.
DSP Report: operator FracNet_mul_mul_1yd2_U876/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP add_ln1192_297_fu_19452_p2.
DSP Report: Generating DSP FracNet_mul_mul_1xdS_U865/FracNet_mul_mul_1xdS_DSP48_10_U/p, operation Mode is: A*(B:0x555).
DSP Report: operator FracNet_mul_mul_1xdS_U865/FracNet_mul_mul_1xdS_DSP48_10_U/p is absorbed into DSP FracNet_mul_mul_1xdS_U865/FracNet_mul_mul_1xdS_DSP48_10_U/p.
DSP Report: Generating DSP FracNet_mul_mul_1yd2_U897/FracNet_mul_mul_1yd2_DSP48_11_U/p, operation Mode is: A''*(B:0x2ab).
DSP Report: register out_buf_all_31_V_lo_1_reg_81129_reg is absorbed into DSP FracNet_mul_mul_1yd2_U897/FracNet_mul_mul_1yd2_DSP48_11_U/p.
DSP Report: register out_buf_all_31_V_lo_1_reg_81129_pp0_iter6_reg_reg is absorbed into DSP FracNet_mul_mul_1yd2_U897/FracNet_mul_mul_1yd2_DSP48_11_U/p.
DSP Report: operator FracNet_mul_mul_1yd2_U897/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP FracNet_mul_mul_1yd2_U897/FracNet_mul_mul_1yd2_DSP48_11_U/p.
DSP Report: Generating DSP add_ln1192_94_fu_24592_p2, operation Mode is: C+(A''*(B:0x2ab))'.
DSP Report: register out_buf_all_31_V_lo_1_reg_81129_reg is absorbed into DSP add_ln1192_94_fu_24592_p2.
DSP Report: register out_buf_all_31_V_lo_1_reg_81129_pp0_iter6_reg_reg is absorbed into DSP add_ln1192_94_fu_24592_p2.
DSP Report: register trunc_ln1192_62_reg_82879_reg is absorbed into DSP add_ln1192_94_fu_24592_p2.
DSP Report: operator add_ln1192_94_fu_24592_p2 is absorbed into DSP add_ln1192_94_fu_24592_p2.
DSP Report: operator FracNet_mul_mul_1yd2_U897/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP add_ln1192_94_fu_24592_p2.
DSP Report: Generating DSP mul_ln1118_126_reg_84072_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln1118_126_reg_84072_reg is absorbed into DSP mul_ln1118_126_reg_84072_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U929/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_126_reg_84072_reg.
DSP Report: Generating DSP FracNet_mul_mul_1kbM_U961/FracNet_mul_mul_1kbM_DSP48_4_U/p, operation Mode is: A*B.
DSP Report: operator FracNet_mul_mul_1kbM_U961/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP FracNet_mul_mul_1kbM_U961/FracNet_mul_mul_1kbM_DSP48_4_U/p.
DSP Report: Generating DSP FracNet_mul_mul_1xdS_U864/FracNet_mul_mul_1xdS_DSP48_10_U/p, operation Mode is: A*(B:0x555).
DSP Report: operator FracNet_mul_mul_1xdS_U864/FracNet_mul_mul_1xdS_DSP48_10_U/p is absorbed into DSP FracNet_mul_mul_1xdS_U864/FracNet_mul_mul_1xdS_DSP48_10_U/p.
DSP Report: Generating DSP FracNet_mul_mul_1yd2_U896/FracNet_mul_mul_1yd2_DSP48_11_U/p, operation Mode is: A*(B:0x2ab).
DSP Report: operator FracNet_mul_mul_1yd2_U896/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP FracNet_mul_mul_1yd2_U896/FracNet_mul_mul_1yd2_DSP48_11_U/p.
DSP Report: Generating DSP add_ln1192_93_fu_24347_p2, operation Mode is: C+(A*(B:0x2ab))'.
DSP Report: register trunc_ln1192_60_reg_82858_reg is absorbed into DSP add_ln1192_93_fu_24347_p2.
DSP Report: operator add_ln1192_93_fu_24347_p2 is absorbed into DSP add_ln1192_93_fu_24347_p2.
DSP Report: operator FracNet_mul_mul_1yd2_U896/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP add_ln1192_93_fu_24347_p2.
DSP Report: Generating DSP mul_ln1118_125_reg_84066_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln1118_125_reg_84066_reg is absorbed into DSP mul_ln1118_125_reg_84066_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U928/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_125_reg_84066_reg.
DSP Report: Generating DSP FracNet_mul_mul_1kbM_U960/FracNet_mul_mul_1kbM_DSP48_4_U/p, operation Mode is: A*B.
DSP Report: operator FracNet_mul_mul_1kbM_U960/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP FracNet_mul_mul_1kbM_U960/FracNet_mul_mul_1kbM_DSP48_4_U/p.
DSP Report: Generating DSP FracNet_mul_mul_1xdS_U854/FracNet_mul_mul_1xdS_DSP48_10_U/p, operation Mode is: A*(B:0x555).
DSP Report: operator FracNet_mul_mul_1xdS_U854/FracNet_mul_mul_1xdS_DSP48_10_U/p is absorbed into DSP FracNet_mul_mul_1xdS_U854/FracNet_mul_mul_1xdS_DSP48_10_U/p.
DSP Report: Generating DSP FracNet_mul_mul_1yd2_U886/FracNet_mul_mul_1yd2_DSP48_11_U/p, operation Mode is: A*(B:0x2ab).
DSP Report: operator FracNet_mul_mul_1yd2_U886/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP FracNet_mul_mul_1yd2_U886/FracNet_mul_mul_1yd2_DSP48_11_U/p.
DSP Report: Generating DSP add_ln1192_83_fu_21897_p2, operation Mode is: C+(A*(B:0x2ab))'.
DSP Report: register trunc_ln1192_40_reg_82648_reg is absorbed into DSP add_ln1192_83_fu_21897_p2.
DSP Report: operator add_ln1192_83_fu_21897_p2 is absorbed into DSP add_ln1192_83_fu_21897_p2.
DSP Report: operator FracNet_mul_mul_1yd2_U886/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP add_ln1192_83_fu_21897_p2.
DSP Report: Generating DSP mul_ln1118_115_reg_84006_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln1118_115_reg_84006_reg is absorbed into DSP mul_ln1118_115_reg_84006_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U918/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_115_reg_84006_reg.
DSP Report: Generating DSP FracNet_mul_mul_1kbM_U950/FracNet_mul_mul_1kbM_DSP48_4_U/p, operation Mode is: A*B.
DSP Report: operator FracNet_mul_mul_1kbM_U950/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP FracNet_mul_mul_1kbM_U950/FracNet_mul_mul_1kbM_DSP48_4_U/p.
DSP Report: Generating DSP FracNet_mul_mul_1xdS_U845/FracNet_mul_mul_1xdS_DSP48_10_U/p, operation Mode is: A*(B:0x555).
DSP Report: operator FracNet_mul_mul_1xdS_U845/FracNet_mul_mul_1xdS_DSP48_10_U/p is absorbed into DSP FracNet_mul_mul_1xdS_U845/FracNet_mul_mul_1xdS_DSP48_10_U/p.
DSP Report: Generating DSP add_ln1192_74_fu_19692_p2, operation Mode is: C+(A''*(B:0x2ab))'.
DSP Report: register out_buf_all_11_V_lo_1_reg_81029_reg is absorbed into DSP add_ln1192_74_fu_19692_p2.
DSP Report: register out_buf_all_11_V_lo_1_reg_81029_pp0_iter6_reg_reg is absorbed into DSP add_ln1192_74_fu_19692_p2.
DSP Report: register trunc_ln1192_22_reg_82459_reg is absorbed into DSP add_ln1192_74_fu_19692_p2.
DSP Report: operator add_ln1192_74_fu_19692_p2 is absorbed into DSP add_ln1192_74_fu_19692_p2.
DSP Report: operator FracNet_mul_mul_1yd2_U877/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP add_ln1192_74_fu_19692_p2.
DSP Report: Generating DSP FracNet_mul_mul_1yd2_U877/FracNet_mul_mul_1yd2_DSP48_11_U/p, operation Mode is: A''*(B:0x2ab).
DSP Report: register out_buf_all_11_V_lo_1_reg_81029_reg is absorbed into DSP FracNet_mul_mul_1yd2_U877/FracNet_mul_mul_1yd2_DSP48_11_U/p.
DSP Report: register out_buf_all_11_V_lo_1_reg_81029_pp0_iter6_reg_reg is absorbed into DSP FracNet_mul_mul_1yd2_U877/FracNet_mul_mul_1yd2_DSP48_11_U/p.
DSP Report: operator FracNet_mul_mul_1yd2_U877/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP FracNet_mul_mul_1yd2_U877/FracNet_mul_mul_1yd2_DSP48_11_U/p.
DSP Report: Generating DSP add_ln1192_298_fu_19697_p2, operation Mode is: C+(A''*(B:0x2ab))'.
DSP Report: register out_buf_all_11_V_lo_1_reg_81029_reg is absorbed into DSP add_ln1192_298_fu_19697_p2.
DSP Report: register out_buf_all_11_V_lo_1_reg_81029_pp0_iter6_reg_reg is absorbed into DSP add_ln1192_298_fu_19697_p2.
DSP Report: register trunc_ln1192_23_reg_82464_reg is absorbed into DSP add_ln1192_298_fu_19697_p2.
DSP Report: operator add_ln1192_298_fu_19697_p2 is absorbed into DSP add_ln1192_298_fu_19697_p2.
DSP Report: operator FracNet_mul_mul_1yd2_U877/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP add_ln1192_298_fu_19697_p2.
DSP Report: Generating DSP mul_ln1118_106_reg_83952_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln1118_106_reg_83952_reg is absorbed into DSP mul_ln1118_106_reg_83952_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U909/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_106_reg_83952_reg.
DSP Report: Generating DSP mul_ln1118_105_reg_83946_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln1118_105_reg_83946_reg is absorbed into DSP mul_ln1118_105_reg_83946_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U908/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_105_reg_83946_reg.
DSP Report: Generating DSP add_ln1192_301_fu_20432_p2, operation Mode is: C+(A''*(B:0x2ab))'.
DSP Report: register out_buf_all_14_V_lo_1_reg_81044_reg is absorbed into DSP add_ln1192_301_fu_20432_p2.
DSP Report: register out_buf_all_14_V_lo_1_reg_81044_pp0_iter6_reg_reg is absorbed into DSP add_ln1192_301_fu_20432_p2.
DSP Report: register trunc_ln1192_29_reg_82527_reg is absorbed into DSP add_ln1192_301_fu_20432_p2.
DSP Report: operator add_ln1192_301_fu_20432_p2 is absorbed into DSP add_ln1192_301_fu_20432_p2.
DSP Report: operator FracNet_mul_mul_1yd2_U880/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP add_ln1192_301_fu_20432_p2.
DSP Report: Generating DSP mul_ln1118_102_reg_83928_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln1118_102_reg_83928_reg is absorbed into DSP mul_ln1118_102_reg_83928_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U905/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_102_reg_83928_reg.
DSP Report: Generating DSP add_ln1192_307_fu_21902_p2, operation Mode is: C+(A*(B:0x2ab))'.
DSP Report: register trunc_ln1192_41_reg_82653_reg is absorbed into DSP add_ln1192_307_fu_21902_p2.
DSP Report: operator add_ln1192_307_fu_21902_p2 is absorbed into DSP add_ln1192_307_fu_21902_p2.
DSP Report: operator FracNet_mul_mul_1yd2_U886/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP add_ln1192_307_fu_21902_p2.
DSP Report: Generating DSP FracNet_mul_mul_1xdS_U859/FracNet_mul_mul_1xdS_DSP48_10_U/p, operation Mode is: A*(B:0x555).
DSP Report: operator FracNet_mul_mul_1xdS_U859/FracNet_mul_mul_1xdS_DSP48_10_U/p is absorbed into DSP FracNet_mul_mul_1xdS_U859/FracNet_mul_mul_1xdS_DSP48_10_U/p.
DSP Report: Generating DSP mul_ln1118_95_reg_83886_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln1118_95_reg_83886_reg is absorbed into DSP mul_ln1118_95_reg_83886_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U898/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_95_reg_83886_reg.
DSP Report: Generating DSP FracNet_mul_mul_1kbM_U930/FracNet_mul_mul_1kbM_DSP48_4_U/p, operation Mode is: A*B.
DSP Report: operator FracNet_mul_mul_1kbM_U930/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP FracNet_mul_mul_1kbM_U930/FracNet_mul_mul_1kbM_DSP48_4_U/p.
DSP Report: Generating DSP add_ln1192_88_fu_23122_p2, operation Mode is: C+(A*(B:0x2ab))'.
DSP Report: register trunc_ln1192_50_reg_82753_reg is absorbed into DSP add_ln1192_88_fu_23122_p2.
DSP Report: operator add_ln1192_88_fu_23122_p2 is absorbed into DSP add_ln1192_88_fu_23122_p2.
DSP Report: operator FracNet_mul_mul_1yd2_U891/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP add_ln1192_88_fu_23122_p2.
DSP Report: Generating DSP FracNet_mul_mul_1yd2_U891/FracNet_mul_mul_1yd2_DSP48_11_U/p, operation Mode is: A*(B:0x2ab).
DSP Report: operator FracNet_mul_mul_1yd2_U891/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP FracNet_mul_mul_1yd2_U891/FracNet_mul_mul_1yd2_DSP48_11_U/p.
DSP Report: Generating DSP add_ln1192_312_fu_23127_p2, operation Mode is: C+(A*(B:0x2ab))'.
DSP Report: register trunc_ln1192_51_reg_82758_reg is absorbed into DSP add_ln1192_312_fu_23127_p2.
DSP Report: operator add_ln1192_312_fu_23127_p2 is absorbed into DSP add_ln1192_312_fu_23127_p2.
DSP Report: operator FracNet_mul_mul_1yd2_U891/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP add_ln1192_312_fu_23127_p2.
DSP Report: Generating DSP mul_ln1118_190_reg_91031_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln1118_190_reg_91031_reg is absorbed into DSP mul_ln1118_190_reg_91031_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U993/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_190_reg_91031_reg.
DSP Report: Generating DSP mul_ln1118_189_reg_91025_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln1118_189_reg_91025_reg is absorbed into DSP mul_ln1118_189_reg_91025_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U992/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_189_reg_91025_reg.
DSP Report: Generating DSP mul_ln1118_180_reg_90971_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln1118_180_reg_90971_reg is absorbed into DSP mul_ln1118_180_reg_90971_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U983/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_180_reg_90971_reg.
DSP Report: Generating DSP FracNet_mul_mul_1xdS_U862/FracNet_mul_mul_1xdS_DSP48_10_U/p, operation Mode is: A*(B:0x555).
DSP Report: operator FracNet_mul_mul_1xdS_U862/FracNet_mul_mul_1xdS_DSP48_10_U/p is absorbed into DSP FracNet_mul_mul_1xdS_U862/FracNet_mul_mul_1xdS_DSP48_10_U/p.
DSP Report: Generating DSP add_ln1192_91_fu_23857_p2, operation Mode is: C+(A*(B:0x2ab))'.
DSP Report: register trunc_ln1192_56_reg_82816_reg is absorbed into DSP add_ln1192_91_fu_23857_p2.
DSP Report: operator add_ln1192_91_fu_23857_p2 is absorbed into DSP add_ln1192_91_fu_23857_p2.
DSP Report: operator FracNet_mul_mul_1yd2_U894/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP add_ln1192_91_fu_23857_p2.
DSP Report: Generating DSP FracNet_mul_mul_1yd2_U894/FracNet_mul_mul_1yd2_DSP48_11_U/p, operation Mode is: A*(B:0x2ab).
DSP Report: operator FracNet_mul_mul_1yd2_U894/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP FracNet_mul_mul_1yd2_U894/FracNet_mul_mul_1yd2_DSP48_11_U/p.
DSP Report: Generating DSP add_ln1192_315_fu_23862_p2, operation Mode is: C+(A*(B:0x2ab))'.
DSP Report: register trunc_ln1192_57_reg_82821_reg is absorbed into DSP add_ln1192_315_fu_23862_p2.
DSP Report: operator add_ln1192_315_fu_23862_p2 is absorbed into DSP add_ln1192_315_fu_23862_p2.
DSP Report: operator FracNet_mul_mul_1yd2_U894/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP add_ln1192_315_fu_23862_p2.
DSP Report: Generating DSP FracNet_mul_mul_1xdS_U863/FracNet_mul_mul_1xdS_DSP48_10_U/p, operation Mode is: A*(B:0x555).
DSP Report: operator FracNet_mul_mul_1xdS_U863/FracNet_mul_mul_1xdS_DSP48_10_U/p is absorbed into DSP FracNet_mul_mul_1xdS_U863/FracNet_mul_mul_1xdS_DSP48_10_U/p.
DSP Report: Generating DSP mul_ln1118_120_reg_84036_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln1118_120_reg_84036_reg is absorbed into DSP mul_ln1118_120_reg_84036_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U923/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_120_reg_84036_reg.
DSP Report: Generating DSP add_ln1192_92_fu_24102_p2, operation Mode is: C+(A*(B:0x2ab))'.
DSP Report: register trunc_ln1192_58_reg_82837_reg is absorbed into DSP add_ln1192_92_fu_24102_p2.
DSP Report: operator add_ln1192_92_fu_24102_p2 is absorbed into DSP add_ln1192_92_fu_24102_p2.
DSP Report: operator FracNet_mul_mul_1yd2_U895/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP add_ln1192_92_fu_24102_p2.
DSP Report: Generating DSP FracNet_mul_mul_1yd2_U895/FracNet_mul_mul_1yd2_DSP48_11_U/p, operation Mode is: A*(B:0x2ab).
DSP Report: operator FracNet_mul_mul_1yd2_U895/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP FracNet_mul_mul_1yd2_U895/FracNet_mul_mul_1yd2_DSP48_11_U/p.
DSP Report: Generating DSP add_ln1192_316_fu_24107_p2, operation Mode is: C+(A*(B:0x2ab))'.
DSP Report: register trunc_ln1192_59_reg_82842_reg is absorbed into DSP add_ln1192_316_fu_24107_p2.
DSP Report: operator add_ln1192_316_fu_24107_p2 is absorbed into DSP add_ln1192_316_fu_24107_p2.
DSP Report: operator FracNet_mul_mul_1yd2_U895/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP add_ln1192_316_fu_24107_p2.
DSP Report: Generating DSP mul_ln1118_124_reg_84060_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln1118_124_reg_84060_reg is absorbed into DSP mul_ln1118_124_reg_84060_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U927/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_124_reg_84060_reg.
DSP Report: Generating DSP add_ln1192_317_fu_24352_p2, operation Mode is: C+(A*(B:0x2ab))'.
DSP Report: register trunc_ln1192_61_reg_82863_reg is absorbed into DSP add_ln1192_317_fu_24352_p2.
DSP Report: operator add_ln1192_317_fu_24352_p2 is absorbed into DSP add_ln1192_317_fu_24352_p2.
DSP Report: operator FracNet_mul_mul_1yd2_U896/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP add_ln1192_317_fu_24352_p2.
DSP Report: Generating DSP add_ln1192_318_fu_24597_p2, operation Mode is: C+(A''*(B:0x2ab))'.
DSP Report: register out_buf_all_31_V_lo_1_reg_81129_reg is absorbed into DSP add_ln1192_318_fu_24597_p2.
DSP Report: register out_buf_all_31_V_lo_1_reg_81129_pp0_iter6_reg_reg is absorbed into DSP add_ln1192_318_fu_24597_p2.
DSP Report: register trunc_ln1192_63_reg_82884_reg is absorbed into DSP add_ln1192_318_fu_24597_p2.
DSP Report: operator add_ln1192_318_fu_24597_p2 is absorbed into DSP add_ln1192_318_fu_24597_p2.
DSP Report: operator FracNet_mul_mul_1yd2_U897/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP add_ln1192_318_fu_24597_p2.
DSP Report: Generating DSP mul_ln1118_123_reg_84054_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln1118_123_reg_84054_reg is absorbed into DSP mul_ln1118_123_reg_84054_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U926/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_123_reg_84054_reg.
DSP Debug: swapped A/B pins for adder 00000209FBA694E0
DSP Debug: swapped A/B pins for adder 00000209F611E990
DSP Debug: swapped A/B pins for adder 00000209FBA6D500
DSP Debug: swapped A/B pins for adder 00000209FBA75EA0
DSP Debug: swapped A/B pins for adder 00000209F6119A70
DSP Debug: swapped A/B pins for adder 00000209FB119750
DSP Debug: swapped A/B pins for adder 00000209FB1249D0
DSP Debug: swapped A/B pins for adder 00000209FB5B6430
DSP Report: Generating DSP FracNet_mul_mul_1kbM_U952/FracNet_mul_mul_1kbM_DSP48_4_U/p, operation Mode is: A*B2.
DSP Report: register sext_ln1118_85_reg_79401_reg is absorbed into DSP FracNet_mul_mul_1kbM_U952/FracNet_mul_mul_1kbM_DSP48_4_U/p.
DSP Report: operator FracNet_mul_mul_1kbM_U952/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP FracNet_mul_mul_1kbM_U952/FracNet_mul_mul_1kbM_DSP48_4_U/p.
DSP Report: Generating DSP FracNet_mul_mul_1xdS_U853/FracNet_mul_mul_1xdS_DSP48_10_U/p, operation Mode is: A*(B:0x555).
DSP Report: operator FracNet_mul_mul_1xdS_U853/FracNet_mul_mul_1xdS_DSP48_10_U/p is absorbed into DSP FracNet_mul_mul_1xdS_U853/FracNet_mul_mul_1xdS_DSP48_10_U/p.
DSP Report: Generating DSP FracNet_mul_mul_1yd2_U885/FracNet_mul_mul_1yd2_DSP48_11_U/p, operation Mode is: A''*(B:0x2ab).
DSP Report: register out_buf_all_19_V_lo_1_reg_81069_reg is absorbed into DSP FracNet_mul_mul_1yd2_U885/FracNet_mul_mul_1yd2_DSP48_11_U/p.
DSP Report: register out_buf_all_19_V_lo_1_reg_81069_pp0_iter6_reg_reg is absorbed into DSP FracNet_mul_mul_1yd2_U885/FracNet_mul_mul_1yd2_DSP48_11_U/p.
DSP Report: operator FracNet_mul_mul_1yd2_U885/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP FracNet_mul_mul_1yd2_U885/FracNet_mul_mul_1yd2_DSP48_11_U/p.
DSP Report: Generating DSP add_ln1192_82_fu_21652_p2, operation Mode is: C+(A''*(B:0x2ab))'.
DSP Report: register out_buf_all_19_V_lo_1_reg_81069_reg is absorbed into DSP add_ln1192_82_fu_21652_p2.
DSP Report: register out_buf_all_19_V_lo_1_reg_81069_pp0_iter6_reg_reg is absorbed into DSP add_ln1192_82_fu_21652_p2.
DSP Report: register trunc_ln1192_38_reg_82627_reg is absorbed into DSP add_ln1192_82_fu_21652_p2.
DSP Report: operator add_ln1192_82_fu_21652_p2 is absorbed into DSP add_ln1192_82_fu_21652_p2.
DSP Report: operator FracNet_mul_mul_1yd2_U885/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP add_ln1192_82_fu_21652_p2.
DSP Report: Generating DSP mul_ln1118_114_reg_84000_reg, operation Mode is: (A2*B)'.
DSP Report: register sext_ln1116_51_reg_78871_reg is absorbed into DSP mul_ln1118_114_reg_84000_reg.
DSP Report: register mul_ln1118_114_reg_84000_reg is absorbed into DSP mul_ln1118_114_reg_84000_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U917/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_114_reg_84000_reg.
DSP Report: Generating DSP FracNet_mul_mul_1kbM_U949/FracNet_mul_mul_1kbM_DSP48_4_U/p, operation Mode is: A*B2.
DSP Report: register sext_ln1118_82_reg_79356_reg is absorbed into DSP FracNet_mul_mul_1kbM_U949/FracNet_mul_mul_1kbM_DSP48_4_U/p.
DSP Report: operator FracNet_mul_mul_1kbM_U949/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP FracNet_mul_mul_1kbM_U949/FracNet_mul_mul_1kbM_DSP48_4_U/p.
DSP Report: Generating DSP mul_ln1118_112_reg_83988_reg, operation Mode is: (A2*B)'.
DSP Report: register sext_ln1116_49_reg_78841_reg is absorbed into DSP mul_ln1118_112_reg_83988_reg.
DSP Report: register mul_ln1118_112_reg_83988_reg is absorbed into DSP mul_ln1118_112_reg_83988_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U915/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_112_reg_83988_reg.
DSP Report: Generating DSP FracNet_mul_mul_1kbM_U947/FracNet_mul_mul_1kbM_DSP48_4_U/p, operation Mode is: A*B2.
DSP Report: register sext_ln1118_80_reg_79326_reg is absorbed into DSP FracNet_mul_mul_1kbM_U947/FracNet_mul_mul_1kbM_DSP48_4_U/p.
DSP Report: operator FracNet_mul_mul_1kbM_U947/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP FracNet_mul_mul_1kbM_U947/FracNet_mul_mul_1kbM_DSP48_4_U/p.
DSP Report: Generating DSP mul_ln1118_176_reg_90947_reg, operation Mode is: (A2*B)'.
DSP Report: register sext_ln1116_81_reg_79801_reg is absorbed into DSP mul_ln1118_176_reg_90947_reg.
DSP Report: register mul_ln1118_176_reg_90947_reg is absorbed into DSP mul_ln1118_176_reg_90947_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U979/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_176_reg_90947_reg.
DSP Report: Generating DSP FracNet_mul_mul_1xdS_U852/FracNet_mul_mul_1xdS_DSP48_10_U/p, operation Mode is: A*(B:0x555).
DSP Report: operator FracNet_mul_mul_1xdS_U852/FracNet_mul_mul_1xdS_DSP48_10_U/p is absorbed into DSP FracNet_mul_mul_1xdS_U852/FracNet_mul_mul_1xdS_DSP48_10_U/p.
DSP Report: Generating DSP FracNet_mul_mul_1yd2_U884/FracNet_mul_mul_1yd2_DSP48_11_U/p, operation Mode is: A''*(B:0x2ab).
DSP Report: register out_buf_all_18_V_lo_1_reg_81064_reg is absorbed into DSP FracNet_mul_mul_1yd2_U884/FracNet_mul_mul_1yd2_DSP48_11_U/p.
DSP Report: register out_buf_all_18_V_lo_1_reg_81064_pp0_iter6_reg_reg is absorbed into DSP FracNet_mul_mul_1yd2_U884/FracNet_mul_mul_1yd2_DSP48_11_U/p.
DSP Report: operator FracNet_mul_mul_1yd2_U884/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP FracNet_mul_mul_1yd2_U884/FracNet_mul_mul_1yd2_DSP48_11_U/p.
DSP Report: Generating DSP add_ln1192_81_fu_21407_p2, operation Mode is: C+(A''*(B:0x2ab))'.
DSP Report: register out_buf_all_18_V_lo_1_reg_81064_reg is absorbed into DSP add_ln1192_81_fu_21407_p2.
DSP Report: register out_buf_all_18_V_lo_1_reg_81064_pp0_iter6_reg_reg is absorbed into DSP add_ln1192_81_fu_21407_p2.
DSP Report: register trunc_ln1192_36_reg_82606_reg is absorbed into DSP add_ln1192_81_fu_21407_p2.
DSP Report: operator add_ln1192_81_fu_21407_p2 is absorbed into DSP add_ln1192_81_fu_21407_p2.
DSP Report: operator FracNet_mul_mul_1yd2_U884/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP add_ln1192_81_fu_21407_p2.
DSP Report: Generating DSP mul_ln1118_113_reg_83994_reg, operation Mode is: (A2*B)'.
DSP Report: register sext_ln1116_50_reg_78856_reg is absorbed into DSP mul_ln1118_113_reg_83994_reg.
DSP Report: register mul_ln1118_113_reg_83994_reg is absorbed into DSP mul_ln1118_113_reg_83994_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U916/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_113_reg_83994_reg.
DSP Report: Generating DSP FracNet_mul_mul_1xdS_U836/FracNet_mul_mul_1xdS_DSP48_10_U/p, operation Mode is: A*(B:0x555).
DSP Report: operator FracNet_mul_mul_1xdS_U836/FracNet_mul_mul_1xdS_DSP48_10_U/p is absorbed into DSP FracNet_mul_mul_1xdS_U836/FracNet_mul_mul_1xdS_DSP48_10_U/p.
DSP Report: Generating DSP add_ln1192_65_fu_17487_p2, operation Mode is: C+(A*(B:0x2ab))'.
DSP Report: register trunc_ln1192_4_reg_82270_reg is absorbed into DSP add_ln1192_65_fu_17487_p2.
DSP Report: operator add_ln1192_65_fu_17487_p2 is absorbed into DSP add_ln1192_65_fu_17487_p2.
DSP Report: operator FracNet_mul_mul_1yd2_U868/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP add_ln1192_65_fu_17487_p2.
DSP Report: Generating DSP FracNet_mul_mul_1yd2_U868/FracNet_mul_mul_1yd2_DSP48_11_U/p, operation Mode is: A*(B:0x2ab).
DSP Report: operator FracNet_mul_mul_1yd2_U868/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP FracNet_mul_mul_1yd2_U868/FracNet_mul_mul_1yd2_DSP48_11_U/p.
DSP Report: Generating DSP add_ln1192_289_fu_17492_p2, operation Mode is: C+(A*(B:0x2ab))'.
DSP Report: register trunc_ln1192_5_reg_82275_reg is absorbed into DSP add_ln1192_289_fu_17492_p2.
DSP Report: operator add_ln1192_289_fu_17492_p2 is absorbed into DSP add_ln1192_289_fu_17492_p2.
DSP Report: operator FracNet_mul_mul_1yd2_U868/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP add_ln1192_289_fu_17492_p2.
DSP Report: Generating DSP FracNet_mul_mul_1xdS_U837/FracNet_mul_mul_1xdS_DSP48_10_U/p, operation Mode is: A*(B:0x555).
DSP Report: operator FracNet_mul_mul_1xdS_U837/FracNet_mul_mul_1xdS_DSP48_10_U/p is absorbed into DSP FracNet_mul_mul_1xdS_U837/FracNet_mul_mul_1xdS_DSP48_10_U/p.
DSP Report: Generating DSP add_ln1192_66_fu_17732_p2, operation Mode is: C+(A*(B:0x2ab))'.
DSP Report: register trunc_ln1192_6_reg_82291_reg is absorbed into DSP add_ln1192_66_fu_17732_p2.
DSP Report: operator add_ln1192_66_fu_17732_p2 is absorbed into DSP add_ln1192_66_fu_17732_p2.
DSP Report: operator FracNet_mul_mul_1yd2_U869/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP add_ln1192_66_fu_17732_p2.
DSP Report: Generating DSP FracNet_mul_mul_1yd2_U869/FracNet_mul_mul_1yd2_DSP48_11_U/p, operation Mode is: A*(B:0x2ab).
DSP Report: operator FracNet_mul_mul_1yd2_U869/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP FracNet_mul_mul_1yd2_U869/FracNet_mul_mul_1yd2_DSP48_11_U/p.
DSP Report: Generating DSP add_ln1192_290_fu_17737_p2, operation Mode is: C+(A*(B:0x2ab))'.
DSP Report: register trunc_ln1192_7_reg_82296_reg is absorbed into DSP add_ln1192_290_fu_17737_p2.
DSP Report: operator add_ln1192_290_fu_17737_p2 is absorbed into DSP add_ln1192_290_fu_17737_p2.
DSP Report: operator FracNet_mul_mul_1yd2_U869/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP add_ln1192_290_fu_17737_p2.
DSP Report: Generating DSP FracNet_mul_mul_1xdS_U838/FracNet_mul_mul_1xdS_DSP48_10_U/p, operation Mode is: A*(B:0x555).
DSP Report: operator FracNet_mul_mul_1xdS_U838/FracNet_mul_mul_1xdS_DSP48_10_U/p is absorbed into DSP FracNet_mul_mul_1xdS_U838/FracNet_mul_mul_1xdS_DSP48_10_U/p.
DSP Report: Generating DSP add_ln1192_67_fu_17977_p2, operation Mode is: C+(A*(B:0x2ab))'.
DSP Report: register trunc_ln1192_8_reg_82312_reg is absorbed into DSP add_ln1192_67_fu_17977_p2.
DSP Report: operator add_ln1192_67_fu_17977_p2 is absorbed into DSP add_ln1192_67_fu_17977_p2.
DSP Report: operator FracNet_mul_mul_1yd2_U870/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP add_ln1192_67_fu_17977_p2.
DSP Report: Generating DSP FracNet_mul_mul_1yd2_U870/FracNet_mul_mul_1yd2_DSP48_11_U/p, operation Mode is: A*(B:0x2ab).
DSP Report: operator FracNet_mul_mul_1yd2_U870/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP FracNet_mul_mul_1yd2_U870/FracNet_mul_mul_1yd2_DSP48_11_U/p.
DSP Report: Generating DSP add_ln1192_291_fu_17982_p2, operation Mode is: C+(A*(B:0x2ab))'.
DSP Report: register trunc_ln1192_9_reg_82317_reg is absorbed into DSP add_ln1192_291_fu_17982_p2.
DSP Report: operator add_ln1192_291_fu_17982_p2 is absorbed into DSP add_ln1192_291_fu_17982_p2.
DSP Report: operator FracNet_mul_mul_1yd2_U870/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP add_ln1192_291_fu_17982_p2.
DSP Report: Generating DSP FracNet_mul_mul_1xdS_U840/FracNet_mul_mul_1xdS_DSP48_10_U/p, operation Mode is: A*(B:0x555).
DSP Report: operator FracNet_mul_mul_1xdS_U840/FracNet_mul_mul_1xdS_DSP48_10_U/p is absorbed into DSP FracNet_mul_mul_1xdS_U840/FracNet_mul_mul_1xdS_DSP48_10_U/p.
DSP Report: Generating DSP mul_ln1118_181_reg_90977_reg, operation Mode is: (A2*B)'.
DSP Report: register sext_ln1116_86_reg_79876_reg is absorbed into DSP mul_ln1118_181_reg_90977_reg.
DSP Report: register mul_ln1118_181_reg_90977_reg is absorbed into DSP mul_ln1118_181_reg_90977_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U984/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_181_reg_90977_reg.
DSP Report: Generating DSP mul_ln1118_178_reg_90959_reg, operation Mode is: (A2*B)'.
DSP Report: register sext_ln1116_83_reg_79831_reg is absorbed into DSP mul_ln1118_178_reg_90959_reg.
DSP Report: register mul_ln1118_178_reg_90959_reg is absorbed into DSP mul_ln1118_178_reg_90959_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U981/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_178_reg_90959_reg.
DSP Report: Generating DSP FracNet_mul_mul_1xdS_U843/FracNet_mul_mul_1xdS_DSP48_10_U/p, operation Mode is: A*(B:0x555).
DSP Report: operator FracNet_mul_mul_1xdS_U843/FracNet_mul_mul_1xdS_DSP48_10_U/p is absorbed into DSP FracNet_mul_mul_1xdS_U843/FracNet_mul_mul_1xdS_DSP48_10_U/p.
DSP Report: Generating DSP add_ln1192_72_fu_19202_p2, operation Mode is: C+(A*(B:0x2ab))'.
DSP Report: register trunc_ln1192_18_reg_82417_reg is absorbed into DSP add_ln1192_72_fu_19202_p2.
DSP Report: operator add_ln1192_72_fu_19202_p2 is absorbed into DSP add_ln1192_72_fu_19202_p2.
DSP Report: operator FracNet_mul_mul_1yd2_U875/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP add_ln1192_72_fu_19202_p2.
DSP Report: Generating DSP FracNet_mul_mul_1yd2_U875/FracNet_mul_mul_1yd2_DSP48_11_U/p, operation Mode is: A*(B:0x2ab).
DSP Report: operator FracNet_mul_mul_1yd2_U875/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP FracNet_mul_mul_1yd2_U875/FracNet_mul_mul_1yd2_DSP48_11_U/p.
DSP Report: Generating DSP add_ln1192_296_fu_19207_p2, operation Mode is: C+(A*(B:0x2ab))'.
DSP Report: register trunc_ln1192_19_reg_82422_reg is absorbed into DSP add_ln1192_296_fu_19207_p2.
DSP Report: operator add_ln1192_296_fu_19207_p2 is absorbed into DSP add_ln1192_296_fu_19207_p2.
DSP Report: operator FracNet_mul_mul_1yd2_U875/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP add_ln1192_296_fu_19207_p2.
DSP Report: Generating DSP mul_ln1118_104_reg_83940_reg, operation Mode is: (A2*B)'.
DSP Report: register sext_ln1116_41_reg_78721_reg is absorbed into DSP mul_ln1118_104_reg_83940_reg.
DSP Report: register mul_ln1118_104_reg_83940_reg is absorbed into DSP mul_ln1118_104_reg_83940_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U907/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_104_reg_83940_reg.
DSP Report: Generating DSP FracNet_mul_mul_1xdS_U847/FracNet_mul_mul_1xdS_DSP48_10_U/p, operation Mode is: A*(B:0x555).
DSP Report: operator FracNet_mul_mul_1xdS_U847/FracNet_mul_mul_1xdS_DSP48_10_U/p is absorbed into DSP FracNet_mul_mul_1xdS_U847/FracNet_mul_mul_1xdS_DSP48_10_U/p.
DSP Report: Generating DSP add_ln1192_76_fu_20182_p2, operation Mode is: C+(A*(B:0x2ab))'.
DSP Report: register trunc_ln1192_26_reg_82501_reg is absorbed into DSP add_ln1192_76_fu_20182_p2.
DSP Report: operator add_ln1192_76_fu_20182_p2 is absorbed into DSP add_ln1192_76_fu_20182_p2.
DSP Report: operator FracNet_mul_mul_1yd2_U879/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP add_ln1192_76_fu_20182_p2.
DSP Report: Generating DSP FracNet_mul_mul_1yd2_U879/FracNet_mul_mul_1yd2_DSP48_11_U/p, operation Mode is: A*(B:0x2ab).
DSP Report: operator FracNet_mul_mul_1yd2_U879/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP FracNet_mul_mul_1yd2_U879/FracNet_mul_mul_1yd2_DSP48_11_U/p.
DSP Report: Generating DSP add_ln1192_300_fu_20187_p2, operation Mode is: C+(A*(B:0x2ab))'.
DSP Report: register trunc_ln1192_27_reg_82506_reg is absorbed into DSP add_ln1192_300_fu_20187_p2.
DSP Report: operator add_ln1192_300_fu_20187_p2 is absorbed into DSP add_ln1192_300_fu_20187_p2.
DSP Report: operator FracNet_mul_mul_1yd2_U879/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP add_ln1192_300_fu_20187_p2.
DSP Report: Generating DSP mul_ln1118_101_reg_83922_reg, operation Mode is: (A2*B)'.
DSP Report: register sext_ln1116_38_reg_78676_reg is absorbed into DSP mul_ln1118_101_reg_83922_reg.
DSP Report: register mul_ln1118_101_reg_83922_reg is absorbed into DSP mul_ln1118_101_reg_83922_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U904/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_101_reg_83922_reg.
DSP Report: Generating DSP mul_ln1118_99_reg_83910_reg, operation Mode is: (A2*B)'.
DSP Report: register sext_ln1116_36_reg_78646_reg is absorbed into DSP mul_ln1118_99_reg_83910_reg.
DSP Report: register mul_ln1118_99_reg_83910_reg is absorbed into DSP mul_ln1118_99_reg_83910_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U902/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_99_reg_83910_reg.
DSP Report: Generating DSP FracNet_mul_mul_1xdS_U851/FracNet_mul_mul_1xdS_DSP48_10_U/p, operation Mode is: A*(B:0x555).
DSP Report: operator FracNet_mul_mul_1xdS_U851/FracNet_mul_mul_1xdS_DSP48_10_U/p is absorbed into DSP FracNet_mul_mul_1xdS_U851/FracNet_mul_mul_1xdS_DSP48_10_U/p.
DSP Report: Generating DSP add_ln1192_305_fu_21412_p2, operation Mode is: C+(A''*(B:0x2ab))'.
DSP Report: register out_buf_all_18_V_lo_1_reg_81064_reg is absorbed into DSP add_ln1192_305_fu_21412_p2.
DSP Report: register out_buf_all_18_V_lo_1_reg_81064_pp0_iter6_reg_reg is absorbed into DSP add_ln1192_305_fu_21412_p2.
DSP Report: register trunc_ln1192_37_reg_82611_reg is absorbed into DSP add_ln1192_305_fu_21412_p2.
DSP Report: operator add_ln1192_305_fu_21412_p2 is absorbed into DSP add_ln1192_305_fu_21412_p2.
DSP Report: operator FracNet_mul_mul_1yd2_U884/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP add_ln1192_305_fu_21412_p2.
DSP Report: Generating DSP add_ln1192_306_fu_21657_p2, operation Mode is: C+(A''*(B:0x2ab))'.
DSP Report: register out_buf_all_19_V_lo_1_reg_81069_reg is absorbed into DSP add_ln1192_306_fu_21657_p2.
DSP Report: register out_buf_all_19_V_lo_1_reg_81069_pp0_iter6_reg_reg is absorbed into DSP add_ln1192_306_fu_21657_p2.
DSP Report: register trunc_ln1192_39_reg_82632_reg is absorbed into DSP add_ln1192_306_fu_21657_p2.
DSP Report: operator add_ln1192_306_fu_21657_p2 is absorbed into DSP add_ln1192_306_fu_21657_p2.
DSP Report: operator FracNet_mul_mul_1yd2_U885/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP add_ln1192_306_fu_21657_p2.
DSP Report: Generating DSP mul_ln1118_98_reg_83904_reg, operation Mode is: (A2*B)'.
DSP Report: register sext_ln1116_35_reg_78631_reg is absorbed into DSP mul_ln1118_98_reg_83904_reg.
DSP Report: register mul_ln1118_98_reg_83904_reg is absorbed into DSP mul_ln1118_98_reg_83904_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U901/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_98_reg_83904_reg.
DSP Report: Generating DSP FracNet_mul_mul_1kbM_U932/FracNet_mul_mul_1kbM_DSP48_4_U/p, operation Mode is: A*B2.
DSP Report: register sext_ln1118_65_reg_79101_reg is absorbed into DSP FracNet_mul_mul_1kbM_U932/FracNet_mul_mul_1kbM_DSP48_4_U/p.
DSP Report: operator FracNet_mul_mul_1kbM_U932/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP FracNet_mul_mul_1kbM_U932/FracNet_mul_mul_1kbM_DSP48_4_U/p.
DSP Report: Generating DSP FracNet_mul_mul_1xdS_U856/FracNet_mul_mul_1xdS_DSP48_10_U/p, operation Mode is: A*(B:0x555).
DSP Report: operator FracNet_mul_mul_1xdS_U856/FracNet_mul_mul_1xdS_DSP48_10_U/p is absorbed into DSP FracNet_mul_mul_1xdS_U856/FracNet_mul_mul_1xdS_DSP48_10_U/p.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_mul_32s_8qcK.v:17]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_mul_7ns_3rcU.v:17]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_mul_32s_8qcK.v:17]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/7973/hdl/verilog/FracNet_mul_7ns_3rcU.v:17]
DSP Debug: swapped A/B pins for adder 00000209F6589FA0
DSP Debug: swapped A/B pins for adder 00000209DE3AB670
DSP Debug: swapped A/B pins for adder 00000209DA3798B0
DSP Debug: swapped A/B pins for adder 00000209DADE7F20
DSP Report: Generating DSP mul_ln1118_97_reg_83898_reg, operation Mode is: (A2*B)'.
DSP Report: register sext_ln1116_34_reg_78616_reg is absorbed into DSP mul_ln1118_97_reg_83898_reg.
DSP Report: register mul_ln1118_97_reg_83898_reg is absorbed into DSP mul_ln1118_97_reg_83898_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U900/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_97_reg_83898_reg.
DSP Report: Generating DSP FracNet_mul_mul_1yd2_U888/FracNet_mul_mul_1yd2_DSP48_11_U/p, operation Mode is: A''*(B:0x2ab).
DSP Report: register out_buf_all_22_V_lo_1_reg_81084_reg is absorbed into DSP FracNet_mul_mul_1yd2_U888/FracNet_mul_mul_1yd2_DSP48_11_U/p.
DSP Report: register out_buf_all_22_V_lo_1_reg_81084_pp0_iter6_reg_reg is absorbed into DSP FracNet_mul_mul_1yd2_U888/FracNet_mul_mul_1yd2_DSP48_11_U/p.
DSP Report: operator FracNet_mul_mul_1yd2_U888/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP FracNet_mul_mul_1yd2_U888/FracNet_mul_mul_1yd2_DSP48_11_U/p.
DSP Report: Generating DSP add_ln1192_85_fu_22387_p2, operation Mode is: C+(A''*(B:0x2ab))'.
DSP Report: register out_buf_all_22_V_lo_1_reg_81084_reg is absorbed into DSP add_ln1192_85_fu_22387_p2.
DSP Report: register out_buf_all_22_V_lo_1_reg_81084_pp0_iter6_reg_reg is absorbed into DSP add_ln1192_85_fu_22387_p2.
DSP Report: register trunc_ln1192_44_reg_82690_reg is absorbed into DSP add_ln1192_85_fu_22387_p2.
DSP Report: operator add_ln1192_85_fu_22387_p2 is absorbed into DSP add_ln1192_85_fu_22387_p2.
DSP Report: operator FracNet_mul_mul_1yd2_U888/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP add_ln1192_85_fu_22387_p2.
DSP Report: Generating DSP add_ln1192_309_fu_22392_p2, operation Mode is: C+(A''*(B:0x2ab))'.
DSP Report: register out_buf_all_22_V_lo_1_reg_81084_reg is absorbed into DSP add_ln1192_309_fu_22392_p2.
DSP Report: register out_buf_all_22_V_lo_1_reg_81084_pp0_iter6_reg_reg is absorbed into DSP add_ln1192_309_fu_22392_p2.
DSP Report: register trunc_ln1192_45_reg_82695_reg is absorbed into DSP add_ln1192_309_fu_22392_p2.
DSP Report: operator add_ln1192_309_fu_22392_p2 is absorbed into DSP add_ln1192_309_fu_22392_p2.
DSP Report: operator FracNet_mul_mul_1yd2_U888/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP add_ln1192_309_fu_22392_p2.
DSP Report: Generating DSP FracNet_mul_mul_1yd2_U883/FracNet_mul_mul_1yd2_DSP48_11_U/p, operation Mode is: A''*(B:0x2ab).
DSP Report: register out_buf_all_17_V_lo_1_reg_81059_reg is absorbed into DSP FracNet_mul_mul_1yd2_U883/FracNet_mul_mul_1yd2_DSP48_11_U/p.
DSP Report: register out_buf_all_17_V_lo_1_reg_81059_pp0_iter6_reg_reg is absorbed into DSP FracNet_mul_mul_1yd2_U883/FracNet_mul_mul_1yd2_DSP48_11_U/p.
DSP Report: operator FracNet_mul_mul_1yd2_U883/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP FracNet_mul_mul_1yd2_U883/FracNet_mul_mul_1yd2_DSP48_11_U/p.
DSP Report: Generating DSP add_ln1192_80_fu_21162_p2, operation Mode is: C+(A''*(B:0x2ab))'.
DSP Report: register out_buf_all_17_V_lo_1_reg_81059_reg is absorbed into DSP add_ln1192_80_fu_21162_p2.
DSP Report: register out_buf_all_17_V_lo_1_reg_81059_pp0_iter6_reg_reg is absorbed into DSP add_ln1192_80_fu_21162_p2.
DSP Report: register trunc_ln1192_34_reg_82585_reg is absorbed into DSP add_ln1192_80_fu_21162_p2.
DSP Report: operator add_ln1192_80_fu_21162_p2 is absorbed into DSP add_ln1192_80_fu_21162_p2.
DSP Report: operator FracNet_mul_mul_1yd2_U883/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP add_ln1192_80_fu_21162_p2.
DSP Report: Generating DSP add_ln1192_304_fu_21167_p2, operation Mode is: C+(A''*(B:0x2ab))'.
DSP Report: register out_buf_all_17_V_lo_1_reg_81059_reg is absorbed into DSP add_ln1192_304_fu_21167_p2.
DSP Report: register out_buf_all_17_V_lo_1_reg_81059_pp0_iter6_reg_reg is absorbed into DSP add_ln1192_304_fu_21167_p2.
DSP Report: register trunc_ln1192_35_reg_82590_reg is absorbed into DSP add_ln1192_304_fu_21167_p2.
DSP Report: operator add_ln1192_304_fu_21167_p2 is absorbed into DSP add_ln1192_304_fu_21167_p2.
DSP Report: operator FracNet_mul_mul_1yd2_U883/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP add_ln1192_304_fu_21167_p2.
DSP Report: Generating DSP FracNet_mul_mul_1xdS_U861/FracNet_mul_mul_1xdS_DSP48_10_U/p, operation Mode is: A*(B:0x555).
DSP Report: operator FracNet_mul_mul_1xdS_U861/FracNet_mul_mul_1xdS_DSP48_10_U/p is absorbed into DSP FracNet_mul_mul_1xdS_U861/FracNet_mul_mul_1xdS_DSP48_10_U/p.
DSP Report: Generating DSP add_ln1192_90_fu_23612_p2, operation Mode is: C+(A''*(B:0x2ab))'.
DSP Report: register out_buf_all_27_V_lo_1_reg_81109_reg is absorbed into DSP add_ln1192_90_fu_23612_p2.
DSP Report: register out_buf_all_27_V_lo_1_reg_81109_pp0_iter6_reg_reg is absorbed into DSP add_ln1192_90_fu_23612_p2.
DSP Report: register trunc_ln1192_54_reg_82795_reg is absorbed into DSP add_ln1192_90_fu_23612_p2.
DSP Report: operator add_ln1192_90_fu_23612_p2 is absorbed into DSP add_ln1192_90_fu_23612_p2.
DSP Report: operator FracNet_mul_mul_1yd2_U893/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP add_ln1192_90_fu_23612_p2.
DSP Report: Generating DSP FracNet_mul_mul_1yd2_U893/FracNet_mul_mul_1yd2_DSP48_11_U/p, operation Mode is: A''*(B:0x2ab).
DSP Report: register out_buf_all_27_V_lo_1_reg_81109_reg is absorbed into DSP FracNet_mul_mul_1yd2_U893/FracNet_mul_mul_1yd2_DSP48_11_U/p.
DSP Report: register out_buf_all_27_V_lo_1_reg_81109_pp0_iter6_reg_reg is absorbed into DSP FracNet_mul_mul_1yd2_U893/FracNet_mul_mul_1yd2_DSP48_11_U/p.
DSP Report: operator FracNet_mul_mul_1yd2_U893/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP FracNet_mul_mul_1yd2_U893/FracNet_mul_mul_1yd2_DSP48_11_U/p.
DSP Report: Generating DSP add_ln1192_314_fu_23617_p2, operation Mode is: C+(A''*(B:0x2ab))'.
DSP Report: register out_buf_all_27_V_lo_1_reg_81109_reg is absorbed into DSP add_ln1192_314_fu_23617_p2.
DSP Report: register out_buf_all_27_V_lo_1_reg_81109_pp0_iter6_reg_reg is absorbed into DSP add_ln1192_314_fu_23617_p2.
DSP Report: register trunc_ln1192_55_reg_82800_reg is absorbed into DSP add_ln1192_314_fu_23617_p2.
DSP Report: operator add_ln1192_314_fu_23617_p2 is absorbed into DSP add_ln1192_314_fu_23617_p2.
DSP Report: operator FracNet_mul_mul_1yd2_U893/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP add_ln1192_314_fu_23617_p2.
DSP Report: Generating DSP mul_ln1118_108_reg_83964_reg, operation Mode is: (A2*B)'.
DSP Report: register sext_ln1116_45_reg_78781_reg is absorbed into DSP mul_ln1118_108_reg_83964_reg.
DSP Report: register mul_ln1118_108_reg_83964_reg is absorbed into DSP mul_ln1118_108_reg_83964_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U911/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_108_reg_83964_reg.
DSP Report: Generating DSP add_ln365_3_fu_5887_p2, operation Mode is: C'+(A*B)'.
DSP Report: register row_reg_80062_reg is absorbed into DSP add_ln365_3_fu_5887_p2.
DSP Report: register mul_ln354_reg_78404_reg is absorbed into DSP add_ln365_3_fu_5887_p2.
DSP Report: operator mul_ln354_fu_3918_p2 is absorbed into DSP add_ln365_3_fu_5887_p2.
DSP Report: operator add_ln365_3_fu_5887_p2 is absorbed into DSP add_ln365_3_fu_5887_p2.
DSP Report: Generating DSP FracNet_mul_32s_8qcK_U826/FracNet_mul_32s_8qcK_MulnS_4_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register FracNet_mul_32s_8qcK_U826/FracNet_mul_32s_8qcK_MulnS_4_U/tmp_product is absorbed into DSP FracNet_mul_32s_8qcK_U826/FracNet_mul_32s_8qcK_MulnS_4_U/tmp_product.
DSP Report: register FracNet_mul_32s_8qcK_U826/FracNet_mul_32s_8qcK_MulnS_4_U/tmp_product is absorbed into DSP FracNet_mul_32s_8qcK_U826/FracNet_mul_32s_8qcK_MulnS_4_U/tmp_product.
DSP Report: operator FracNet_mul_32s_8qcK_U826/FracNet_mul_32s_8qcK_MulnS_4_U/tmp_product is absorbed into DSP FracNet_mul_32s_8qcK_U826/FracNet_mul_32s_8qcK_MulnS_4_U/tmp_product.
DSP Report: operator FracNet_mul_32s_8qcK_U826/FracNet_mul_32s_8qcK_MulnS_4_U/tmp_product is absorbed into DSP FracNet_mul_32s_8qcK_U826/FracNet_mul_32s_8qcK_MulnS_4_U/tmp_product.
DSP Report: Generating DSP FracNet_mul_32s_8qcK_U826/FracNet_mul_32s_8qcK_MulnS_4_U/p_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register FracNet_mul_32s_8qcK_U826/FracNet_mul_32s_8qcK_MulnS_4_U/p_reg is absorbed into DSP FracNet_mul_32s_8qcK_U826/FracNet_mul_32s_8qcK_MulnS_4_U/p_reg.
DSP Report: register add_ln365_4_reg_80113_reg is absorbed into DSP FracNet_mul_32s_8qcK_U826/FracNet_mul_32s_8qcK_MulnS_4_U/p_reg.
DSP Report: register FracNet_mul_32s_8qcK_U826/FracNet_mul_32s_8qcK_MulnS_4_U/p_reg is absorbed into DSP FracNet_mul_32s_8qcK_U826/FracNet_mul_32s_8qcK_MulnS_4_U/p_reg.
DSP Report: operator FracNet_mul_32s_8qcK_U826/FracNet_mul_32s_8qcK_MulnS_4_U/tmp_product is absorbed into DSP FracNet_mul_32s_8qcK_U826/FracNet_mul_32s_8qcK_MulnS_4_U/p_reg.
DSP Report: operator FracNet_mul_32s_8qcK_U826/FracNet_mul_32s_8qcK_MulnS_4_U/tmp_product is absorbed into DSP FracNet_mul_32s_8qcK_U826/FracNet_mul_32s_8qcK_MulnS_4_U/p_reg.
DSP Report: Generating DSP add_ln369_reg_80026_reg, operation Mode is: (C'+A2*B)'.
DSP Report: register add_ln369_reg_80026_reg is absorbed into DSP add_ln369_reg_80026_reg.
DSP Report: register row_tile_offset_reg_78379_reg is absorbed into DSP add_ln369_reg_80026_reg.
DSP Report: register add_ln369_reg_80026_reg is absorbed into DSP add_ln369_reg_80026_reg.
DSP Report: operator FracNet_mac_muladtde_U829/FracNet_mac_muladtde_DSP48_6_U/p is absorbed into DSP add_ln369_reg_80026_reg.
DSP Report: operator FracNet_mac_muladtde_U829/FracNet_mac_muladtde_DSP48_6_U/m is absorbed into DSP add_ln369_reg_80026_reg.
DSP Report: Generating DSP FracNet_mul_7ns_3rcU_U827/FracNet_mul_7ns_3rcU_MulnS_5_U/tmp_product, operation Mode is: A2*B''.
DSP Report: register FracNet_mul_7ns_3rcU_U827/FracNet_mul_7ns_3rcU_MulnS_5_U/tmp_product is absorbed into DSP FracNet_mul_7ns_3rcU_U827/FracNet_mul_7ns_3rcU_MulnS_5_U/tmp_product.
DSP Report: register FracNet_mul_7ns_3rcU_U827/FracNet_mul_7ns_3rcU_MulnS_5_U/tmp_product is absorbed into DSP FracNet_mul_7ns_3rcU_U827/FracNet_mul_7ns_3rcU_MulnS_5_U/tmp_product.
DSP Report: register FracNet_mul_7ns_3rcU_U827/FracNet_mul_7ns_3rcU_MulnS_5_U/tmp_product is absorbed into DSP FracNet_mul_7ns_3rcU_U827/FracNet_mul_7ns_3rcU_MulnS_5_U/tmp_product.
DSP Report: operator FracNet_mul_7ns_3rcU_U827/FracNet_mul_7ns_3rcU_MulnS_5_U/tmp_product is absorbed into DSP FracNet_mul_7ns_3rcU_U827/FracNet_mul_7ns_3rcU_MulnS_5_U/tmp_product.
DSP Report: operator FracNet_mul_7ns_3rcU_U827/FracNet_mul_7ns_3rcU_MulnS_5_U/tmp_product is absorbed into DSP FracNet_mul_7ns_3rcU_U827/FracNet_mul_7ns_3rcU_MulnS_5_U/tmp_product.
DSP Report: Generating DSP FracNet_mul_7ns_3rcU_U827/FracNet_mul_7ns_3rcU_MulnS_5_U/p_reg, operation Mode is: (PCIN>>17)+A2*B''.
DSP Report: register FracNet_mul_7ns_3rcU_U827/FracNet_mul_7ns_3rcU_MulnS_5_U/p_reg is absorbed into DSP FracNet_mul_7ns_3rcU_U827/FracNet_mul_7ns_3rcU_MulnS_5_U/p_reg.
DSP Report: register FracNet_mul_7ns_3rcU_U827/FracNet_mul_7ns_3rcU_MulnS_5_U/p_reg is absorbed into DSP FracNet_mul_7ns_3rcU_U827/FracNet_mul_7ns_3rcU_MulnS_5_U/p_reg.
DSP Report: register add_ln369_4_reg_80118_reg is absorbed into DSP FracNet_mul_7ns_3rcU_U827/FracNet_mul_7ns_3rcU_MulnS_5_U/p_reg.
DSP Report: register FracNet_mul_7ns_3rcU_U827/FracNet_mul_7ns_3rcU_MulnS_5_U/p_reg is absorbed into DSP FracNet_mul_7ns_3rcU_U827/FracNet_mul_7ns_3rcU_MulnS_5_U/p_reg.
DSP Report: operator FracNet_mul_7ns_3rcU_U827/FracNet_mul_7ns_3rcU_MulnS_5_U/tmp_product is absorbed into DSP FracNet_mul_7ns_3rcU_U827/FracNet_mul_7ns_3rcU_MulnS_5_U/p_reg.
DSP Report: operator FracNet_mul_7ns_3rcU_U827/FracNet_mul_7ns_3rcU_MulnS_5_U/tmp_product is absorbed into DSP FracNet_mul_7ns_3rcU_U827/FracNet_mul_7ns_3rcU_MulnS_5_U/p_reg.
DSP Report: Generating DSP FracNet_mul_7ns_3rcU_U825/FracNet_mul_7ns_3rcU_MulnS_5_U/tmp_product, operation Mode is: A2*B''.
DSP Report: register FracNet_mul_7ns_3rcU_U825/FracNet_mul_7ns_3rcU_MulnS_5_U/tmp_product is absorbed into DSP FracNet_mul_7ns_3rcU_U825/FracNet_mul_7ns_3rcU_MulnS_5_U/tmp_product.
DSP Report: register FracNet_mul_7ns_3rcU_U825/FracNet_mul_7ns_3rcU_MulnS_5_U/tmp_product is absorbed into DSP FracNet_mul_7ns_3rcU_U825/FracNet_mul_7ns_3rcU_MulnS_5_U/tmp_product.
DSP Report: register FracNet_mul_7ns_3rcU_U825/FracNet_mul_7ns_3rcU_MulnS_5_U/tmp_product is absorbed into DSP FracNet_mul_7ns_3rcU_U825/FracNet_mul_7ns_3rcU_MulnS_5_U/tmp_product.
DSP Report: operator FracNet_mul_7ns_3rcU_U825/FracNet_mul_7ns_3rcU_MulnS_5_U/tmp_product is absorbed into DSP FracNet_mul_7ns_3rcU_U825/FracNet_mul_7ns_3rcU_MulnS_5_U/tmp_product.
DSP Report: operator FracNet_mul_7ns_3rcU_U825/FracNet_mul_7ns_3rcU_MulnS_5_U/tmp_product is absorbed into DSP FracNet_mul_7ns_3rcU_U825/FracNet_mul_7ns_3rcU_MulnS_5_U/tmp_product.
DSP Report: Generating DSP FracNet_mul_7ns_3rcU_U825/FracNet_mul_7ns_3rcU_MulnS_5_U/p_reg, operation Mode is: (PCIN>>17)+A2*B''.
DSP Report: register FracNet_mul_7ns_3rcU_U825/FracNet_mul_7ns_3rcU_MulnS_5_U/p_reg is absorbed into DSP FracNet_mul_7ns_3rcU_U825/FracNet_mul_7ns_3rcU_MulnS_5_U/p_reg.
DSP Report: register FracNet_mul_7ns_3rcU_U825/FracNet_mul_7ns_3rcU_MulnS_5_U/p_reg is absorbed into DSP FracNet_mul_7ns_3rcU_U825/FracNet_mul_7ns_3rcU_MulnS_5_U/p_reg.
DSP Report: register add_ln369_2_reg_80108_reg is absorbed into DSP FracNet_mul_7ns_3rcU_U825/FracNet_mul_7ns_3rcU_MulnS_5_U/p_reg.
DSP Report: register FracNet_mul_7ns_3rcU_U825/FracNet_mul_7ns_3rcU_MulnS_5_U/p_reg is absorbed into DSP FracNet_mul_7ns_3rcU_U825/FracNet_mul_7ns_3rcU_MulnS_5_U/p_reg.
DSP Report: operator FracNet_mul_7ns_3rcU_U825/FracNet_mul_7ns_3rcU_MulnS_5_U/tmp_product is absorbed into DSP FracNet_mul_7ns_3rcU_U825/FracNet_mul_7ns_3rcU_MulnS_5_U/p_reg.
DSP Report: operator FracNet_mul_7ns_3rcU_U825/FracNet_mul_7ns_3rcU_MulnS_5_U/tmp_product is absorbed into DSP FracNet_mul_7ns_3rcU_U825/FracNet_mul_7ns_3rcU_MulnS_5_U/p_reg.
DSP Report: Generating DSP add_ln365_fu_5804_p2, operation Mode is: C+(A*B)'.
DSP Report: register mul_ln354_reg_78404_reg is absorbed into DSP add_ln365_fu_5804_p2.
DSP Report: operator mul_ln354_fu_3918_p2 is absorbed into DSP add_ln365_fu_5804_p2.
DSP Report: operator add_ln365_fu_5804_p2 is absorbed into DSP add_ln365_fu_5804_p2.
DSP Report: Generating DSP FracNet_mul_32s_8qcK_U824/FracNet_mul_32s_8qcK_MulnS_4_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register FracNet_mul_32s_8qcK_U824/FracNet_mul_32s_8qcK_MulnS_4_U/tmp_product is absorbed into DSP FracNet_mul_32s_8qcK_U824/FracNet_mul_32s_8qcK_MulnS_4_U/tmp_product.
DSP Report: register FracNet_mul_32s_8qcK_U824/FracNet_mul_32s_8qcK_MulnS_4_U/tmp_product is absorbed into DSP FracNet_mul_32s_8qcK_U824/FracNet_mul_32s_8qcK_MulnS_4_U/tmp_product.
DSP Report: operator FracNet_mul_32s_8qcK_U824/FracNet_mul_32s_8qcK_MulnS_4_U/tmp_product is absorbed into DSP FracNet_mul_32s_8qcK_U824/FracNet_mul_32s_8qcK_MulnS_4_U/tmp_product.
DSP Report: operator FracNet_mul_32s_8qcK_U824/FracNet_mul_32s_8qcK_MulnS_4_U/tmp_product is absorbed into DSP FracNet_mul_32s_8qcK_U824/FracNet_mul_32s_8qcK_MulnS_4_U/tmp_product.
DSP Report: Generating DSP FracNet_mul_32s_8qcK_U824/FracNet_mul_32s_8qcK_MulnS_4_U/p_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register FracNet_mul_32s_8qcK_U824/FracNet_mul_32s_8qcK_MulnS_4_U/p_reg is absorbed into DSP FracNet_mul_32s_8qcK_U824/FracNet_mul_32s_8qcK_MulnS_4_U/p_reg.
DSP Report: register add_ln365_1_reg_80057_reg is absorbed into DSP FracNet_mul_32s_8qcK_U824/FracNet_mul_32s_8qcK_MulnS_4_U/p_reg.
DSP Report: register FracNet_mul_32s_8qcK_U824/FracNet_mul_32s_8qcK_MulnS_4_U/p_reg is absorbed into DSP FracNet_mul_32s_8qcK_U824/FracNet_mul_32s_8qcK_MulnS_4_U/p_reg.
DSP Report: operator FracNet_mul_32s_8qcK_U824/FracNet_mul_32s_8qcK_MulnS_4_U/tmp_product is absorbed into DSP FracNet_mul_32s_8qcK_U824/FracNet_mul_32s_8qcK_MulnS_4_U/p_reg.
DSP Report: operator FracNet_mul_32s_8qcK_U824/FracNet_mul_32s_8qcK_MulnS_4_U/tmp_product is absorbed into DSP FracNet_mul_32s_8qcK_U824/FracNet_mul_32s_8qcK_MulnS_4_U/p_reg.
DSP Report: Generating DSP add_ln1265_reg_80128_reg, operation Mode is: (C'+(A:0x71)*B2)'.
DSP Report: register add_ln1265_reg_80128_reg is absorbed into DSP add_ln1265_reg_80128_reg.
DSP Report: register add_ln1265_reg_80128_reg is absorbed into DSP add_ln1265_reg_80128_reg.
DSP Report: register add_ln1265_reg_80128_reg is absorbed into DSP add_ln1265_reg_80128_reg.
DSP Report: operator FracNet_mac_muladncg_U831/FracNet_mac_muladncg_DSP48_5_U/p is absorbed into DSP add_ln1265_reg_80128_reg.
DSP Report: operator FracNet_mac_muladncg_U831/FracNet_mac_muladncg_DSP48_5_U/m is absorbed into DSP add_ln1265_reg_80128_reg.
DSP Report: Generating DSP add_ln371_3_reg_80143_reg, operation Mode is: (A''*B2+1)'.
DSP Report: register add_ln371_3_reg_80143_reg is absorbed into DSP add_ln371_3_reg_80143_reg.
DSP Report: register add_ln371_3_reg_80143_reg is absorbed into DSP add_ln371_3_reg_80143_reg.
DSP Report: register add_ln371_3_reg_80143_reg is absorbed into DSP add_ln371_3_reg_80143_reg.
DSP Report: register add_ln371_3_reg_80143_reg is absorbed into DSP add_ln371_3_reg_80143_reg.
DSP Report: operator FracNet_mac_muladvdy_U832/FracNet_mac_muladvdy_DSP48_8_U/p is absorbed into DSP add_ln371_3_reg_80143_reg.
DSP Report: operator FracNet_mac_muladvdy_U832/FracNet_mac_muladvdy_DSP48_8_U/m is absorbed into DSP add_ln371_3_reg_80143_reg.
DSP Report: Generating DSP add_ln371_1_reg_80123_reg, operation Mode is: (C:0x2)+A2*B2.
DSP Report: register zext_ln371_reg_80032_reg is absorbed into DSP add_ln371_1_reg_80123_reg.
DSP Report: register select_ln371_1_reg_80095_reg is absorbed into DSP add_ln371_1_reg_80123_reg.
DSP Report: register add_ln371_1_reg_80123_reg is absorbed into DSP add_ln371_1_reg_80123_reg.
DSP Report: operator FracNet_mac_muladudo_U830/FracNet_mac_muladudo_DSP48_7_U/p is absorbed into DSP add_ln371_1_reg_80123_reg.
DSP Report: operator FracNet_mac_muladudo_U830/FracNet_mac_muladudo_DSP48_7_U/m is absorbed into DSP add_ln371_1_reg_80123_reg.
DSP Report: Generating DSP out_buf_index_reg_80323_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register out_buf_index_reg_80323_reg is absorbed into DSP out_buf_index_reg_80323_reg.
DSP Report: register out_buf_index_reg_80323_reg is absorbed into DSP out_buf_index_reg_80323_reg.
DSP Report: register out_buf_index_reg_80323_reg is absorbed into DSP out_buf_index_reg_80323_reg.
DSP Report: operator FracNet_mac_muladwdI_U833/FracNet_mac_muladwdI_DSP48_9_U/p is absorbed into DSP out_buf_index_reg_80323_reg.
DSP Report: operator FracNet_mac_muladwdI_U833/FracNet_mac_muladwdI_DSP48_9_U/m is absorbed into DSP out_buf_index_reg_80323_reg.
DSP Report: Generating DSP FracNet_mul_mul_1yd2_U872/FracNet_mul_mul_1yd2_DSP48_11_U/p, operation Mode is: A*(B:0x2ab).
DSP Report: operator FracNet_mul_mul_1yd2_U872/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP FracNet_mul_mul_1yd2_U872/FracNet_mul_mul_1yd2_DSP48_11_U/p.
DSP Report: Generating DSP add_ln1192_69_fu_18467_p2, operation Mode is: C+(A*(B:0x2ab))'.
DSP Report: register trunc_ln1192_12_reg_82354_reg is absorbed into DSP add_ln1192_69_fu_18467_p2.
DSP Report: operator add_ln1192_69_fu_18467_p2 is absorbed into DSP add_ln1192_69_fu_18467_p2.
DSP Report: operator FracNet_mul_mul_1yd2_U872/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP add_ln1192_69_fu_18467_p2.
DSP Report: Generating DSP add_ln1192_293_fu_18472_p2, operation Mode is: C+(A*(B:0x2ab))'.
DSP Report: register trunc_ln1192_13_reg_82359_reg is absorbed into DSP add_ln1192_293_fu_18472_p2.
DSP Report: operator add_ln1192_293_fu_18472_p2 is absorbed into DSP add_ln1192_293_fu_18472_p2.
DSP Report: operator FracNet_mul_mul_1yd2_U872/FracNet_mul_mul_1yd2_DSP48_11_U/p is absorbed into DSP add_ln1192_293_fu_18472_p2.
DSP Report: Generating DSP mul_ln1118_161_reg_90857_reg, operation Mode is: (A2*B)'.
DSP Report: register sext_ln1116_66_reg_79576_reg is absorbed into DSP mul_ln1118_161_reg_90857_reg.
DSP Report: register mul_ln1118_161_reg_90857_reg is absorbed into DSP mul_ln1118_161_reg_90857_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U964/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_161_reg_90857_reg.
DSP Report: Generating DSP mul_ln414_fu_3966_p2, operation Mode is: (A:0xe2)*B.
DSP Report: operator mul_ln414_fu_3966_p2 is absorbed into DSP mul_ln414_fu_3966_p2.
DSP Report: Generating DSP mul_ln1118_117_reg_84018_reg, operation Mode is: (A2*B)'.
DSP Report: register sext_ln1116_54_reg_78916_reg is absorbed into DSP mul_ln1118_117_reg_84018_reg.
DSP Report: register mul_ln1118_117_reg_84018_reg is absorbed into DSP mul_ln1118_117_reg_84018_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U920/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_117_reg_84018_reg.
DSP Report: Generating DSP mul_ln1118_122_reg_84048_reg, operation Mode is: (A2*B)'.
DSP Report: register sext_ln1116_59_reg_78991_reg is absorbed into DSP mul_ln1118_122_reg_84048_reg.
DSP Report: register mul_ln1118_122_reg_84048_reg is absorbed into DSP mul_ln1118_122_reg_84048_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U925/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_122_reg_84048_reg.
DSP Debug: swapped A/B pins for adder 00000209F9E77BB0
DSP Debug: swapped A/B pins for adder 00000209F9E7B8D0
DSP Debug: swapped A/B pins for adder 00000209F9E7DAF0
DSP Debug: swapped A/B pins for adder 00000209DAB2C8A0
DSP Debug: swapped A/B pins for adder 00000209DAB2FBA0
DSP Debug: swapped A/B pins for adder 00000209DAB30B60
DSP Debug: swapped A/B pins for adder 00000209DAB34280
DSP Debug: swapped A/B pins for adder 00000209DAB36440
DSP Debug: swapped A/B pins for adder 00000209DAB39C80
DSP Debug: swapped A/B pins for adder 00000209DAB3CCE0
DSP Debug: swapped A/B pins for adder 00000209DAB40880
DSP Debug: swapped A/B pins for adder 00000209DAB43820
DSP Debug: swapped A/B pins for adder 00000209DAB46340
DSP Debug: swapped A/B pins for adder 00000209DAB47000
DSP Debug: swapped A/B pins for adder 00000209DAB4A9C0
DSP Debug: swapped A/B pins for adder 00000209D9BF8780
DSP Debug: swapped A/B pins for adder 00000209D9BFC6E0
DSP Debug: swapped A/B pins for adder 00000209D9BFF620
DSP Debug: swapped A/B pins for adder 00000209D9C02200
DSP Debug: swapped A/B pins for adder 00000209D9C056E0
DSP Debug: swapped A/B pins for adder 00000209D9C08500
DSP Debug: swapped A/B pins for adder 00000209D9C0B740
DSP Debug: swapped A/B pins for adder 00000209D9C0BE00
DSP Debug: swapped A/B pins for adder 00000209D9C0EA40
DSP Debug: swapped A/B pins for adder 00000209D9C12340
DSP Debug: swapped A/B pins for adder 00000209D9C15640
DSP Debug: swapped A/B pins for adder 00000209D9C185E0
DSP Debug: swapped A/B pins for adder 00000209D8A29F90
DSP Debug: swapped A/B pins for adder 00000209D8A2D050
DSP Debug: swapped A/B pins for adder 00000209D8A2FE70
DSP Debug: swapped A/B pins for adder 00000209D8A314F0
DSP Debug: swapped A/B pins for adder 00000209D8A33950
DSP Report: Generating DSP mul_ln1118_reg_25799_reg, operation Mode is: (A2*B)'.
DSP Report: register sext_ln1116_reg_24936_reg is absorbed into DSP mul_ln1118_reg_25799_reg.
DSP Report: register mul_ln1118_reg_25799_reg is absorbed into DSP mul_ln1118_reg_25799_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U634/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_reg_25799_reg.
DSP Report: Generating DSP mul_ln1118_1_reg_25805_reg, operation Mode is: (A2*B)'.
DSP Report: register sext_ln1116_1_reg_24951_reg is absorbed into DSP mul_ln1118_1_reg_25805_reg.
DSP Report: register mul_ln1118_1_reg_25805_reg is absorbed into DSP mul_ln1118_1_reg_25805_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U635/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_1_reg_25805_reg.
DSP Report: Generating DSP mul_ln1118_2_reg_25811_reg, operation Mode is: (A2*B)'.
DSP Report: register sext_ln1116_2_reg_24966_reg is absorbed into DSP mul_ln1118_2_reg_25811_reg.
DSP Report: register mul_ln1118_2_reg_25811_reg is absorbed into DSP mul_ln1118_2_reg_25811_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U636/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_2_reg_25811_reg.
DSP Report: Generating DSP mul_ln1118_3_reg_25817_reg, operation Mode is: (A2*B)'.
DSP Report: register sext_ln1116_3_reg_24981_reg is absorbed into DSP mul_ln1118_3_reg_25817_reg.
DSP Report: register mul_ln1118_3_reg_25817_reg is absorbed into DSP mul_ln1118_3_reg_25817_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U637/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_3_reg_25817_reg.
DSP Report: Generating DSP mul_ln1118_4_reg_25823_reg, operation Mode is: (A2*B)'.
DSP Report: register sext_ln1116_4_reg_24996_reg is absorbed into DSP mul_ln1118_4_reg_25823_reg.
DSP Report: register mul_ln1118_4_reg_25823_reg is absorbed into DSP mul_ln1118_4_reg_25823_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U638/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_4_reg_25823_reg.
DSP Report: Generating DSP mul_ln1118_5_reg_25829_reg, operation Mode is: (A2*B)'.
DSP Report: register sext_ln1116_5_reg_25011_reg is absorbed into DSP mul_ln1118_5_reg_25829_reg.
DSP Report: register mul_ln1118_5_reg_25829_reg is absorbed into DSP mul_ln1118_5_reg_25829_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U639/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_5_reg_25829_reg.
DSP Report: Generating DSP mul_ln1118_6_reg_25835_reg, operation Mode is: (A2*B)'.
DSP Report: register sext_ln1116_6_reg_25026_reg is absorbed into DSP mul_ln1118_6_reg_25835_reg.
DSP Report: register mul_ln1118_6_reg_25835_reg is absorbed into DSP mul_ln1118_6_reg_25835_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U640/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_6_reg_25835_reg.
DSP Report: Generating DSP mul_ln1118_7_reg_25841_reg, operation Mode is: (A2*B)'.
DSP Report: register sext_ln1116_7_reg_25041_reg is absorbed into DSP mul_ln1118_7_reg_25841_reg.
DSP Report: register mul_ln1118_7_reg_25841_reg is absorbed into DSP mul_ln1118_7_reg_25841_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U641/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_7_reg_25841_reg.
DSP Report: Generating DSP mul_ln1118_8_reg_25847_reg, operation Mode is: (A2*B)'.
DSP Report: register sext_ln1116_8_reg_25056_reg is absorbed into DSP mul_ln1118_8_reg_25847_reg.
DSP Report: register mul_ln1118_8_reg_25847_reg is absorbed into DSP mul_ln1118_8_reg_25847_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U642/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_8_reg_25847_reg.
DSP Report: Generating DSP mul_ln1118_9_reg_25853_reg, operation Mode is: (A2*B)'.
DSP Report: register sext_ln1116_9_reg_25071_reg is absorbed into DSP mul_ln1118_9_reg_25853_reg.
DSP Report: register mul_ln1118_9_reg_25853_reg is absorbed into DSP mul_ln1118_9_reg_25853_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U643/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_9_reg_25853_reg.
DSP Report: Generating DSP mul_ln1118_10_reg_25859_reg, operation Mode is: (A2*B)'.
DSP Report: register sext_ln1116_10_reg_25086_reg is absorbed into DSP mul_ln1118_10_reg_25859_reg.
DSP Report: register mul_ln1118_10_reg_25859_reg is absorbed into DSP mul_ln1118_10_reg_25859_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U644/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_10_reg_25859_reg.
DSP Report: Generating DSP mul_ln1118_11_reg_25865_reg, operation Mode is: (A2*B)'.
DSP Report: register sext_ln1116_11_reg_25101_reg is absorbed into DSP mul_ln1118_11_reg_25865_reg.
DSP Report: register mul_ln1118_11_reg_25865_reg is absorbed into DSP mul_ln1118_11_reg_25865_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U645/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_11_reg_25865_reg.
DSP Report: Generating DSP mul_ln1118_12_reg_25871_reg, operation Mode is: (A2*B)'.
DSP Report: register sext_ln1116_12_reg_25116_reg is absorbed into DSP mul_ln1118_12_reg_25871_reg.
DSP Report: register mul_ln1118_12_reg_25871_reg is absorbed into DSP mul_ln1118_12_reg_25871_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U646/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_12_reg_25871_reg.
DSP Report: Generating DSP mul_ln1118_13_reg_25877_reg, operation Mode is: (A2*B)'.
DSP Report: register sext_ln1116_13_reg_25131_reg is absorbed into DSP mul_ln1118_13_reg_25877_reg.
DSP Report: register mul_ln1118_13_reg_25877_reg is absorbed into DSP mul_ln1118_13_reg_25877_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U647/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_13_reg_25877_reg.
DSP Report: Generating DSP mul_ln1118_14_reg_25883_reg, operation Mode is: (A2*B)'.
DSP Report: register sext_ln1116_14_reg_25146_reg is absorbed into DSP mul_ln1118_14_reg_25883_reg.
DSP Report: register mul_ln1118_14_reg_25883_reg is absorbed into DSP mul_ln1118_14_reg_25883_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U648/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_14_reg_25883_reg.
DSP Report: Generating DSP mul_ln1118_15_reg_25889_reg, operation Mode is: (A2*B)'.
DSP Report: register sext_ln1116_15_reg_25161_reg is absorbed into DSP mul_ln1118_15_reg_25889_reg.
DSP Report: register mul_ln1118_15_reg_25889_reg is absorbed into DSP mul_ln1118_15_reg_25889_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U649/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_15_reg_25889_reg.
DSP Report: Generating DSP mul_ln1118_16_reg_25895_reg, operation Mode is: (A2*B)'.
DSP Report: register sext_ln1116_16_reg_25176_reg is absorbed into DSP mul_ln1118_16_reg_25895_reg.
DSP Report: register mul_ln1118_16_reg_25895_reg is absorbed into DSP mul_ln1118_16_reg_25895_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U650/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_16_reg_25895_reg.
DSP Report: Generating DSP mul_ln1118_17_reg_25901_reg, operation Mode is: (A2*B)'.
DSP Report: register sext_ln1116_17_reg_25191_reg is absorbed into DSP mul_ln1118_17_reg_25901_reg.
DSP Report: register mul_ln1118_17_reg_25901_reg is absorbed into DSP mul_ln1118_17_reg_25901_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U651/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_17_reg_25901_reg.
DSP Report: Generating DSP mul_ln1118_18_reg_25907_reg, operation Mode is: (A2*B)'.
DSP Report: register sext_ln1116_18_reg_25206_reg is absorbed into DSP mul_ln1118_18_reg_25907_reg.
DSP Report: register mul_ln1118_18_reg_25907_reg is absorbed into DSP mul_ln1118_18_reg_25907_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U652/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_18_reg_25907_reg.
DSP Report: Generating DSP mul_ln1118_19_reg_25913_reg, operation Mode is: (A2*B)'.
DSP Report: register sext_ln1116_19_reg_25221_reg is absorbed into DSP mul_ln1118_19_reg_25913_reg.
DSP Report: register mul_ln1118_19_reg_25913_reg is absorbed into DSP mul_ln1118_19_reg_25913_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U653/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_19_reg_25913_reg.
DSP Report: Generating DSP mul_ln1118_20_reg_25919_reg, operation Mode is: (A2*B)'.
DSP Report: register sext_ln1116_20_reg_25236_reg is absorbed into DSP mul_ln1118_20_reg_25919_reg.
DSP Report: register mul_ln1118_20_reg_25919_reg is absorbed into DSP mul_ln1118_20_reg_25919_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U654/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_20_reg_25919_reg.
DSP Report: Generating DSP mul_ln1118_21_reg_25925_reg, operation Mode is: (A2*B)'.
DSP Report: register sext_ln1116_21_reg_25251_reg is absorbed into DSP mul_ln1118_21_reg_25925_reg.
DSP Report: register mul_ln1118_21_reg_25925_reg is absorbed into DSP mul_ln1118_21_reg_25925_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U655/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_21_reg_25925_reg.
DSP Report: Generating DSP mul_ln1118_22_reg_25931_reg, operation Mode is: (A2*B)'.
DSP Report: register sext_ln1116_22_reg_25266_reg is absorbed into DSP mul_ln1118_22_reg_25931_reg.
DSP Report: register mul_ln1118_22_reg_25931_reg is absorbed into DSP mul_ln1118_22_reg_25931_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U656/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_22_reg_25931_reg.
DSP Report: Generating DSP mul_ln1118_23_reg_25937_reg, operation Mode is: (A2*B)'.
DSP Report: register sext_ln1116_23_reg_25281_reg is absorbed into DSP mul_ln1118_23_reg_25937_reg.
DSP Report: register mul_ln1118_23_reg_25937_reg is absorbed into DSP mul_ln1118_23_reg_25937_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U657/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_23_reg_25937_reg.
DSP Report: Generating DSP mul_ln1118_24_reg_25943_reg, operation Mode is: (A2*B)'.
DSP Report: register sext_ln1116_24_reg_25296_reg is absorbed into DSP mul_ln1118_24_reg_25943_reg.
DSP Report: register mul_ln1118_24_reg_25943_reg is absorbed into DSP mul_ln1118_24_reg_25943_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U658/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_24_reg_25943_reg.
DSP Report: Generating DSP mul_ln1118_25_reg_25949_reg, operation Mode is: (A2*B)'.
DSP Report: register sext_ln1116_25_reg_25311_reg is absorbed into DSP mul_ln1118_25_reg_25949_reg.
DSP Report: register mul_ln1118_25_reg_25949_reg is absorbed into DSP mul_ln1118_25_reg_25949_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U659/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_25_reg_25949_reg.
DSP Report: Generating DSP mul_ln1118_26_reg_25955_reg, operation Mode is: (A2*B)'.
DSP Report: register sext_ln1116_26_reg_25326_reg is absorbed into DSP mul_ln1118_26_reg_25955_reg.
DSP Report: register mul_ln1118_26_reg_25955_reg is absorbed into DSP mul_ln1118_26_reg_25955_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U660/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_26_reg_25955_reg.
DSP Report: Generating DSP mul_ln1118_27_reg_25961_reg, operation Mode is: (A2*B)'.
DSP Report: register sext_ln1116_27_reg_25341_reg is absorbed into DSP mul_ln1118_27_reg_25961_reg.
DSP Report: register mul_ln1118_27_reg_25961_reg is absorbed into DSP mul_ln1118_27_reg_25961_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U661/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_27_reg_25961_reg.
DSP Report: Generating DSP mul_ln1118_28_reg_25967_reg, operation Mode is: (A2*B)'.
DSP Report: register sext_ln1116_28_reg_25356_reg is absorbed into DSP mul_ln1118_28_reg_25967_reg.
DSP Report: register mul_ln1118_28_reg_25967_reg is absorbed into DSP mul_ln1118_28_reg_25967_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U662/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_28_reg_25967_reg.
DSP Report: Generating DSP mul_ln1118_29_reg_25973_reg, operation Mode is: (A2*B)'.
DSP Report: register sext_ln1116_29_reg_25371_reg is absorbed into DSP mul_ln1118_29_reg_25973_reg.
DSP Report: register mul_ln1118_29_reg_25973_reg is absorbed into DSP mul_ln1118_29_reg_25973_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U663/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_29_reg_25973_reg.
DSP Report: Generating DSP mul_ln1118_30_reg_25979_reg, operation Mode is: (A2*B)'.
DSP Report: register sext_ln1116_30_reg_25386_reg is absorbed into DSP mul_ln1118_30_reg_25979_reg.
DSP Report: register mul_ln1118_30_reg_25979_reg is absorbed into DSP mul_ln1118_30_reg_25979_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U664/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_30_reg_25979_reg.
DSP Report: Generating DSP mul_ln1118_31_reg_25985_reg, operation Mode is: (A2*B)'.
DSP Report: register sext_ln1116_31_reg_25401_reg is absorbed into DSP mul_ln1118_31_reg_25985_reg.
DSP Report: register mul_ln1118_31_reg_25985_reg is absorbed into DSP mul_ln1118_31_reg_25985_reg.
DSP Report: operator FracNet_mul_mul_1kbM_U665/FracNet_mul_mul_1kbM_DSP48_4_U/p is absorbed into DSP mul_ln1118_31_reg_25985_reg.
DSP Report: Generating DSP add_ln295_1_reg_25458_reg, operation Mode is: (C+(A:0xe1)*B2)'.
DSP Report: register mul_ln295_mid2_v_v_reg_25448_reg is absorbed into DSP add_ln295_1_reg_25458_reg.
DSP Report: register add_ln295_1_reg_25458_reg is absorbed into DSP add_ln295_1_reg_25458_reg.
DSP Report: operator FracNet_mac_muladjbC_U633/FracNet_mac_muladjbC_DSP48_3_U/p is absorbed into DSP add_ln295_1_reg_25458_reg.
DSP Report: operator FracNet_mac_muladjbC_U633/FracNet_mac_muladjbC_DSP48_3_U/m is absorbed into DSP add_ln295_1_reg_25458_reg.
INFO: [Synth 8-5779] Default cascade height of 8 will be used for BRAM '"FracNet__GCB0/feat_buf_all_0_V_U/FracNet_feat_buf_CeG_ram_U/ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "FracNet__GCB0/feat_buf_all_0_V_U/FracNet_feat_buf_CeG_ram_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "FracNet__GCB0/feat_buf_all_0_V_U/FracNet_feat_buf_CeG_ram_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "FracNet__GCB0/feat_buf_all_0_V_U/FracNet_feat_buf_CeG_ram_U/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 1 because memory depth for RAM "FracNet__GCB0/feat_buf_all_0_V_U/FracNet_feat_buf_CeG_ram_U/ram_reg" is not power of 2. 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "FracNet__GCB0/feat_buf_all_0_V_U/FracNet_feat_buf_CeG_ram_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 9 for RAM "FracNet__GCB0/feat_buf_all_0_V_U/FracNet_feat_buf_CeG_ram_U/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 5 because memory depth for RAM "FracNet__GCB0/feat_buf_all_0_V_U/FracNet_feat_buf_CeG_ram_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 5 and width 9 for RAM "FracNet__GCB0/feat_buf_all_0_V_U/FracNet_feat_buf_CeG_ram_U/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 7 because memory depth for RAM "FracNet__GCB0/feat_buf_all_0_V_U/FracNet_feat_buf_CeG_ram_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 7 and width 4 for RAM "FracNet__GCB0/feat_buf_all_0_V_U/FracNet_feat_buf_CeG_ram_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 1 for RAM "FracNet__GCB0/feat_buf_all_0_V_U/FracNet_feat_buf_CeG_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "FracNet__GCB0/feat_buf_all_0_V_U/FracNet_feat_buf_CeG_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 8 will be used for BRAM '"FracNet__GCB0/feat_buf_all_1_V_U/FracNet_feat_buf_9j0_ram_U/ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "FracNet__GCB0/feat_buf_all_1_V_U/FracNet_feat_buf_9j0_ram_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "FracNet__GCB0/feat_buf_all_1_V_U/FracNet_feat_buf_9j0_ram_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "FracNet__GCB0/feat_buf_all_1_V_U/FracNet_feat_buf_9j0_ram_U/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 1 because memory depth for RAM "FracNet__GCB0/feat_buf_all_1_V_U/FracNet_feat_buf_9j0_ram_U/ram_reg" is not power of 2. 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "FracNet__GCB0/feat_buf_all_1_V_U/FracNet_feat_buf_9j0_ram_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 9 for RAM "FracNet__GCB0/feat_buf_all_1_V_U/FracNet_feat_buf_9j0_ram_U/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 5 because memory depth for RAM "FracNet__GCB0/feat_buf_all_1_V_U/FracNet_feat_buf_9j0_ram_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 5 and width 9 for RAM "FracNet__GCB0/feat_buf_all_1_V_U/FracNet_feat_buf_9j0_ram_U/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 7 because memory depth for RAM "FracNet__GCB0/feat_buf_all_1_V_U/FracNet_feat_buf_9j0_ram_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 7 and width 4 for RAM "FracNet__GCB0/feat_buf_all_1_V_U/FracNet_feat_buf_9j0_ram_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 1 for RAM "FracNet__GCB0/feat_buf_all_1_V_U/FracNet_feat_buf_9j0_ram_U/ram_reg"
DSP Report: Generating DSP add_ln339_reg_1449_reg, operation Mode is: (C'+(A:0x71)*B2)'.
DSP Report: register add_ln339_reg_1449_reg is absorbed into DSP add_ln339_reg_1449_reg.
DSP Report: register add_ln339_reg_1449_reg is absorbed into DSP add_ln339_reg_1449_reg.
DSP Report: register add_ln339_reg_1449_reg is absorbed into DSP add_ln339_reg_1449_reg.
DSP Report: operator FracNet_mac_muladncg_U779/FracNet_mac_muladncg_DSP48_5_U/p is absorbed into DSP add_ln339_reg_1449_reg.
DSP Report: operator FracNet_mac_muladncg_U779/FracNet_mac_muladncg_DSP48_5_U/m is absorbed into DSP add_ln339_reg_1449_reg.
DSP Report: Generating DSP FracNet_mul_29s_9lbW_U777/FracNet_mul_29s_9lbW_MulnS_2_U/p_reg, operation Mode is: (A2*(B:0xe2))'.
DSP Report: register FracNet_mul_29s_9lbW_U777/FracNet_mul_29s_9lbW_MulnS_2_U/p_reg is absorbed into DSP FracNet_mul_29s_9lbW_U777/FracNet_mul_29s_9lbW_MulnS_2_U/p_reg.
DSP Report: register FracNet_mul_29s_9lbW_U777/FracNet_mul_29s_9lbW_MulnS_2_U/p_reg is absorbed into DSP FracNet_mul_29s_9lbW_U777/FracNet_mul_29s_9lbW_MulnS_2_U/p_reg.
DSP Report: operator FracNet_mul_29s_9lbW_U777/FracNet_mul_29s_9lbW_MulnS_2_U/tmp_product is absorbed into DSP FracNet_mul_29s_9lbW_U777/FracNet_mul_29s_9lbW_MulnS_2_U/p_reg.
DSP Report: operator FracNet_mul_29s_9lbW_U777/FracNet_mul_29s_9lbW_MulnS_2_U/tmp_product is absorbed into DSP FracNet_mul_29s_9lbW_U777/FracNet_mul_29s_9lbW_MulnS_2_U/p_reg.
DSP Report: Generating DSP add_ln1265_reg_15415_reg, operation Mode is: (C+(A:0x71)*B2)'.
DSP Report: register add_ln521_1_reg_15368_reg is absorbed into DSP add_ln1265_reg_15415_reg.
DSP Report: register add_ln1265_reg_15415_reg is absorbed into DSP add_ln1265_reg_15415_reg.
DSP Report: operator FracNet_mac_muladBew_U1421/FracNet_mac_muladBew_DSP48_14_U/p is absorbed into DSP add_ln1265_reg_15415_reg.
DSP Report: operator FracNet_mac_muladBew_U1421/FracNet_mac_muladBew_DSP48_14_U/m is absorbed into DSP add_ln1265_reg_15415_reg.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
warning: Removed RAM buff_wdata/mem_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element buff_wdata/mem_reg was removed. 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"FracNet__GCB2/out_buf_sc_V_31_U/FracNet_out_buf_sbak_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "FracNet__GCB2/out_buf_sc_V_31_U/FracNet_out_buf_sbak_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"FracNet__GCB2/out_buf_sc_V_30_U/FracNet_out_buf_sbak_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "FracNet__GCB2/out_buf_sc_V_30_U/FracNet_out_buf_sbak_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"FracNet__GCB2/out_buf_sc_V_29_U/FracNet_out_buf_sbak_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "FracNet__GCB2/out_buf_sc_V_29_U/FracNet_out_buf_sbak_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"FracNet__GCB2/out_buf_sc_V_28_U/FracNet_out_buf_sbak_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "FracNet__GCB2/out_buf_sc_V_28_U/FracNet_out_buf_sbak_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"FracNet__GCB2/out_buf_sc_V_27_U/FracNet_out_buf_sbak_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "FracNet__GCB2/out_buf_sc_V_27_U/FracNet_out_buf_sbak_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"FracNet__GCB2/out_buf_sc_V_26_U/FracNet_out_buf_sbak_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "FracNet__GCB2/out_buf_sc_V_26_U/FracNet_out_buf_sbak_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"FracNet__GCB2/out_buf_sc_V_25_U/FracNet_out_buf_sbak_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "FracNet__GCB2/out_buf_sc_V_25_U/FracNet_out_buf_sbak_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"FracNet__GCB2/out_buf_sc_V_24_U/FracNet_out_buf_sbak_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "FracNet__GCB2/out_buf_sc_V_24_U/FracNet_out_buf_sbak_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"FracNet__GCB2/out_buf_sc_V_23_U/FracNet_out_buf_sbak_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "FracNet__GCB2/out_buf_sc_V_23_U/FracNet_out_buf_sbak_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"FracNet__GCB2/out_buf_sc_V_22_U/FracNet_out_buf_sbak_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "FracNet__GCB2/out_buf_sc_V_22_U/FracNet_out_buf_sbak_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"FracNet__GCB2/out_buf_sc_V_21_U/FracNet_out_buf_sbak_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "FracNet__GCB2/out_buf_sc_V_21_U/FracNet_out_buf_sbak_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"FracNet__GCB2/out_buf_sc_V_20_U/FracNet_out_buf_sbak_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "FracNet__GCB2/out_buf_sc_V_20_U/FracNet_out_buf_sbak_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"FracNet__GCB2/out_buf_sc_V_19_U/FracNet_out_buf_sbak_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "FracNet__GCB2/out_buf_sc_V_19_U/FracNet_out_buf_sbak_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"FracNet__GCB2/out_buf_sc_V_18_U/FracNet_out_buf_sbak_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "FracNet__GCB2/out_buf_sc_V_18_U/FracNet_out_buf_sbak_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"FracNet__GCB2/out_buf_sc_V_17_U/FracNet_out_buf_sbak_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "FracNet__GCB2/out_buf_sc_V_17_U/FracNet_out_buf_sbak_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"FracNet__GCB2/out_buf_sc_V_16_U/FracNet_out_buf_sbak_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "FracNet__GCB2/out_buf_sc_V_16_U/FracNet_out_buf_sbak_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"FracNet__GCB2/out_buf_sc_V_15_U/FracNet_out_buf_sbak_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "FracNet__GCB2/out_buf_sc_V_15_U/FracNet_out_buf_sbak_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"FracNet__GCB2/out_buf_sc_V_14_U/FracNet_out_buf_sbak_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "FracNet__GCB2/out_buf_sc_V_14_U/FracNet_out_buf_sbak_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"FracNet__GCB2/out_buf_sc_V_13_U/FracNet_out_buf_sbak_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "FracNet__GCB2/out_buf_sc_V_13_U/FracNet_out_buf_sbak_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"FracNet__GCB2/out_buf_sc_V_12_U/FracNet_out_buf_sbak_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "FracNet__GCB2/out_buf_sc_V_12_U/FracNet_out_buf_sbak_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"FracNet__GCB2/out_buf_sc_V_11_U/FracNet_out_buf_sbak_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "FracNet__GCB2/out_buf_sc_V_11_U/FracNet_out_buf_sbak_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"FracNet__GCB2/out_buf_sc_V_10_U/FracNet_out_buf_sbak_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "FracNet__GCB2/out_buf_sc_V_10_U/FracNet_out_buf_sbak_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"FracNet__GCB2/out_buf_sc_V_9_U/FracNet_out_buf_sbak_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "FracNet__GCB2/out_buf_sc_V_9_U/FracNet_out_buf_sbak_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"FracNet__GCB2/out_buf_sc_V_8_U/FracNet_out_buf_sbak_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "FracNet__GCB2/out_buf_sc_V_8_U/FracNet_out_buf_sbak_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"FracNet__GCB2/out_buf_sc_V_7_U/FracNet_out_buf_sbak_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "FracNet__GCB2/out_buf_sc_V_7_U/FracNet_out_buf_sbak_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"FracNet__GCB2/out_buf_sc_V_6_U/FracNet_out_buf_sbak_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "FracNet__GCB2/out_buf_sc_V_6_U/FracNet_out_buf_sbak_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"FracNet__GCB2/out_buf_sc_V_5_U/FracNet_out_buf_sbak_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "FracNet__GCB2/out_buf_sc_V_5_U/FracNet_out_buf_sbak_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"FracNet__GCB2/out_buf_sc_V_4_U/FracNet_out_buf_sbak_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "FracNet__GCB2/out_buf_sc_V_4_U/FracNet_out_buf_sbak_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"FracNet__GCB2/out_buf_sc_V_3_U/FracNet_out_buf_sbak_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "FracNet__GCB2/out_buf_sc_V_3_U/FracNet_out_buf_sbak_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"FracNet__GCB2/out_buf_sc_V_2_U/FracNet_out_buf_sbak_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "FracNet__GCB2/out_buf_sc_V_2_U/FracNet_out_buf_sbak_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"FracNet__GCB2/out_buf_sc_V_1_U/FracNet_out_buf_sbak_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "FracNet__GCB2/out_buf_sc_V_1_U/FracNet_out_buf_sbak_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"FracNet__GCB2/out_buf_sc_V_0_U/FracNet_out_buf_sbak_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "FracNet__GCB2/out_buf_sc_V_0_U/FracNet_out_buf_sbak_ram_U/ram_reg"
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FracNet_BUS512_m_axi_U/bus_write/\rs_wreq/data_p2_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FracNet_BUS512_m_axi_U/bus_write/\rs_wreq/data_p2_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FracNet_BUS512_m_axi_U/bus_write/\rs_wreq/data_p2_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FracNet_BUS512_m_axi_U/bus_write/\rs_wreq/data_p2_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FracNet_BUS512_m_axi_U/bus_write/\rs_wreq/data_p2_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FracNet_BUS512_m_axi_U/bus_write/\rs_wreq/data_p2_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FracNet_BUS512_m_axi_U/bus_write/\rs_wreq/data_p2_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FracNet_BUS512_m_axi_U/bus_write/\rs_wreq/data_p2_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FracNet_BUS512_m_axi_U/bus_write/\rs_wreq/data_p2_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FracNet_BUS512_m_axi_U/bus_write/\rs_wreq/data_p2_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FracNet_BUS512_m_axi_U/bus_write/\rs_wreq/data_p2_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FracNet_BUS512_m_axi_U/bus_write/\rs_wreq/data_p2_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FracNet_BUS512_m_axi_U/bus_write/\rs_wreq/data_p2_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FracNet_BUS512_m_axi_U/bus_write/\rs_wreq/data_p2_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FracNet_BUS512_m_axi_U/bus_write/\rs_wreq/data_p2_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FracNet_BUS512_m_axi_U/bus_write/\rs_wreq/data_p2_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FracNet_BUS512_m_axi_U/bus_write/\rs_wreq/data_p2_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FracNet_BUS512_m_axi_U/bus_write/\rs_wreq/data_p2_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FracNet_BUS512_m_axi_U/bus_write/\rs_wreq/data_p2_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FracNet_BUS512_m_axi_U/bus_write/\rs_wreq/data_p2_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FracNet_BUS512_m_axi_U/bus_write/\rs_wreq/data_p2_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FracNet_BUS512_m_axi_U/bus_write/\rs_wreq/data_p2_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FracNet_BUS512_m_axi_U/bus_write/\rs_wreq/data_p2_reg[40] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (rs_wreq/FSM_sequential_state_reg[1]) is unused and will be removed from module FracNet_BUS512_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (rs_wreq/FSM_sequential_state_reg[0]) is unused and will be removed from module FracNet_BUS512_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module FracNet_CTRL_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module FracNet_CTRL_s_axi.
DSP Report: Generating DSP tmp_reg_1455_reg, operation Mode is: (C+A*B)'.
DSP Report: register tmp_reg_1455_reg is absorbed into DSP tmp_reg_1455_reg.
DSP Report: operator FracNet_mac_muladcud_U1341/FracNet_mac_muladcud_DSP48_0_U/p is absorbed into DSP tmp_reg_1455_reg.
DSP Report: operator FracNet_mac_muladcud_U1341/FracNet_mac_muladcud_DSP48_0_U/m is absorbed into DSP tmp_reg_1455_reg.
DSP Report: Generating DSP add_ln184_1_reg_2591_reg, operation Mode is: (C+(A*B)')'.
DSP Report: register add_ln184_1_reg_2591_reg is absorbed into DSP add_ln184_1_reg_2591_reg.
DSP Report: register mul_ln200_reg_2515_reg is absorbed into DSP add_ln184_1_reg_2591_reg.
DSP Report: operator add_ln184_1_fu_1315_p2 is absorbed into DSP add_ln184_1_reg_2591_reg.
DSP Report: operator mul_ln200_fu_1222_p2 is absorbed into DSP add_ln184_1_reg_2591_reg.
DSP Report: Generating DSP read_index_reg_2607_reg, operation Mode is: (C+A*B2)'.
DSP Report: register read_index_reg_2607_reg is absorbed into DSP read_index_reg_2607_reg.
DSP Report: register read_index_reg_2607_reg is absorbed into DSP read_index_reg_2607_reg.
DSP Report: operator FracNet_mac_muladzec_U1348/FracNet_mac_muladzec_DSP48_12_U/p is absorbed into DSP read_index_reg_2607_reg.
DSP Report: operator FracNet_mac_muladzec_U1348/FracNet_mac_muladzec_DSP48_12_U/m is absorbed into DSP read_index_reg_2607_reg.
DSP Report: Generating DSP add_ln184_3_reg_2602_reg, operation Mode is: (C'+((D:0x2)+A2)*B2)'.
DSP Report: register add_ln184_3_reg_2602_reg is absorbed into DSP add_ln184_3_reg_2602_reg.
DSP Report: register add_ln184_3_reg_2602_reg is absorbed into DSP add_ln184_3_reg_2602_reg.
DSP Report: register trunc_ln189_1_reg_2561_reg is absorbed into DSP add_ln184_3_reg_2602_reg.
DSP Report: register add_ln184_3_reg_2602_reg is absorbed into DSP add_ln184_3_reg_2602_reg.
DSP Report: operator FracNet_ama_addmuAem_U1349/FracNet_ama_addmuAem_DSP48_13_U/p is absorbed into DSP add_ln184_3_reg_2602_reg.
DSP Report: operator FracNet_ama_addmuAem_U1349/FracNet_ama_addmuAem_DSP48_13_U/m is absorbed into DSP add_ln184_3_reg_2602_reg.
DSP Report: operator FracNet_ama_addmuAem_U1349/FracNet_ama_addmuAem_DSP48_13_U/ad is absorbed into DSP add_ln184_3_reg_2602_reg.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"FracNet__GCB3/out_buf_all_V_31_U/FracNet_out_buf_aDeQ_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "FracNet__GCB3/out_buf_all_V_31_U/FracNet_out_buf_aDeQ_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"FracNet__GCB3/out_buf_all_V_30_U/FracNet_out_buf_aDeQ_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "FracNet__GCB3/out_buf_all_V_30_U/FracNet_out_buf_aDeQ_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"FracNet__GCB3/out_buf_all_V_29_U/FracNet_out_buf_aDeQ_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "FracNet__GCB3/out_buf_all_V_29_U/FracNet_out_buf_aDeQ_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"FracNet__GCB3/out_buf_all_V_28_U/FracNet_out_buf_aDeQ_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "FracNet__GCB3/out_buf_all_V_28_U/FracNet_out_buf_aDeQ_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"FracNet__GCB3/out_buf_all_V_27_U/FracNet_out_buf_aDeQ_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "FracNet__GCB3/out_buf_all_V_27_U/FracNet_out_buf_aDeQ_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"FracNet__GCB3/out_buf_all_V_26_U/FracNet_out_buf_aDeQ_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "FracNet__GCB3/out_buf_all_V_26_U/FracNet_out_buf_aDeQ_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"FracNet__GCB3/out_buf_all_V_25_U/FracNet_out_buf_aDeQ_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "FracNet__GCB3/out_buf_all_V_25_U/FracNet_out_buf_aDeQ_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"FracNet__GCB3/out_buf_all_V_24_U/FracNet_out_buf_aDeQ_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "FracNet__GCB3/out_buf_all_V_24_U/FracNet_out_buf_aDeQ_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"FracNet__GCB3/out_buf_all_V_23_U/FracNet_out_buf_aDeQ_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "FracNet__GCB3/out_buf_all_V_23_U/FracNet_out_buf_aDeQ_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"FracNet__GCB3/out_buf_all_V_22_U/FracNet_out_buf_aDeQ_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "FracNet__GCB3/out_buf_all_V_22_U/FracNet_out_buf_aDeQ_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"FracNet__GCB3/out_buf_all_V_21_U/FracNet_out_buf_aDeQ_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "FracNet__GCB3/out_buf_all_V_21_U/FracNet_out_buf_aDeQ_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"FracNet__GCB3/out_buf_all_V_20_U/FracNet_out_buf_aDeQ_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "FracNet__GCB3/out_buf_all_V_20_U/FracNet_out_buf_aDeQ_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"FracNet__GCB3/out_buf_all_V_19_U/FracNet_out_buf_aDeQ_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "FracNet__GCB3/out_buf_all_V_19_U/FracNet_out_buf_aDeQ_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"FracNet__GCB3/out_buf_all_V_18_U/FracNet_out_buf_aDeQ_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "FracNet__GCB3/out_buf_all_V_18_U/FracNet_out_buf_aDeQ_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"FracNet__GCB3/out_buf_all_V_17_U/FracNet_out_buf_aDeQ_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "FracNet__GCB3/out_buf_all_V_17_U/FracNet_out_buf_aDeQ_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"FracNet__GCB3/out_buf_all_V_16_U/FracNet_out_buf_aDeQ_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "FracNet__GCB3/out_buf_all_V_16_U/FracNet_out_buf_aDeQ_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"FracNet__GCB3/out_buf_all_V_15_U/FracNet_out_buf_aDeQ_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "FracNet__GCB3/out_buf_all_V_15_U/FracNet_out_buf_aDeQ_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"FracNet__GCB3/out_buf_all_V_14_U/FracNet_out_buf_aDeQ_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "FracNet__GCB3/out_buf_all_V_14_U/FracNet_out_buf_aDeQ_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"FracNet__GCB3/out_buf_all_V_13_U/FracNet_out_buf_aDeQ_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "FracNet__GCB3/out_buf_all_V_13_U/FracNet_out_buf_aDeQ_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"FracNet__GCB3/out_buf_all_V_12_U/FracNet_out_buf_aDeQ_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "FracNet__GCB3/out_buf_all_V_12_U/FracNet_out_buf_aDeQ_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"FracNet__GCB3/out_buf_all_V_11_U/FracNet_out_buf_aDeQ_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "FracNet__GCB3/out_buf_all_V_11_U/FracNet_out_buf_aDeQ_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"FracNet__GCB3/out_buf_all_V_10_U/FracNet_out_buf_aDeQ_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "FracNet__GCB3/out_buf_all_V_10_U/FracNet_out_buf_aDeQ_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"FracNet__GCB3/out_buf_all_V_9_U/FracNet_out_buf_aDeQ_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "FracNet__GCB3/out_buf_all_V_9_U/FracNet_out_buf_aDeQ_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"FracNet__GCB3/out_buf_all_V_8_U/FracNet_out_buf_aDeQ_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "FracNet__GCB3/out_buf_all_V_8_U/FracNet_out_buf_aDeQ_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"FracNet__GCB3/out_buf_all_V_7_U/FracNet_out_buf_aDeQ_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "FracNet__GCB3/out_buf_all_V_7_U/FracNet_out_buf_aDeQ_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"FracNet__GCB3/out_buf_all_V_6_U/FracNet_out_buf_aDeQ_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "FracNet__GCB3/out_buf_all_V_6_U/FracNet_out_buf_aDeQ_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"FracNet__GCB3/out_buf_all_V_5_U/FracNet_out_buf_aDeQ_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "FracNet__GCB3/out_buf_all_V_5_U/FracNet_out_buf_aDeQ_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"FracNet__GCB3/out_buf_all_V_4_U/FracNet_out_buf_aDeQ_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "FracNet__GCB3/out_buf_all_V_4_U/FracNet_out_buf_aDeQ_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"FracNet__GCB3/out_buf_all_V_3_U/FracNet_out_buf_aDeQ_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "FracNet__GCB3/out_buf_all_V_3_U/FracNet_out_buf_aDeQ_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"FracNet__GCB3/out_buf_all_V_2_U/FracNet_out_buf_aDeQ_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "FracNet__GCB3/out_buf_all_V_2_U/FracNet_out_buf_aDeQ_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"FracNet__GCB3/out_buf_all_V_1_U/FracNet_out_buf_aDeQ_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "FracNet__GCB3/out_buf_all_V_1_U/FracNet_out_buf_aDeQ_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"FracNet__GCB3/out_buf_all_V_0_U/FracNet_out_buf_aDeQ_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "FracNet__GCB3/out_buf_all_V_0_U/FracNet_out_buf_aDeQ_ram_U/ram_reg"
DSP Report: Generating DSP index_feature_reg_26709_reg, operation Mode is: C'+A2*(B:0xe1).
DSP Report: register select_ln412_1_reg_26685_reg is absorbed into DSP index_feature_reg_26709_reg.
DSP Report: register index_feature_reg_26709_reg is absorbed into DSP index_feature_reg_26709_reg.
DSP Report: register index_feature_reg_26709_reg is absorbed into DSP index_feature_reg_26709_reg.
DSP Report: operator FracNet_mac_muladbGp_U1457/FracNet_mac_muladbGp_DSP48_15_U/p is absorbed into DSP index_feature_reg_26709_reg.
DSP Report: operator FracNet_mac_muladbGp_U1457/FracNet_mac_muladbGp_DSP48_15_U/m is absorbed into DSP index_feature_reg_26709_reg.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP grp_load_conv3x3_weights_fu_6000/tmp_reg_3630_reg, operation Mode is: (C+A*B)'.
DSP Report: register grp_load_conv3x3_weights_fu_6000/tmp_reg_3630_reg is absorbed into DSP grp_load_conv3x3_weights_fu_6000/tmp_reg_3630_reg.
DSP Report: operator grp_load_conv3x3_weights_fu_6000/FracNet_mac_muladcud_U2/FracNet_mac_muladcud_DSP48_0_U/p is absorbed into DSP grp_load_conv3x3_weights_fu_6000/tmp_reg_3630_reg.
DSP Report: operator grp_load_conv3x3_weights_fu_6000/FracNet_mac_muladcud_U2/FracNet_mac_muladcud_DSP48_0_U/m is absorbed into DSP grp_load_conv3x3_weights_fu_6000/tmp_reg_3630_reg.
WARNING: [Synth 8-3917] design FracNet__GCB7 has port m_axi_conv_weight_3x3_all_V_ARID[0] driven by constant 0
WARNING: [Synth 8-3917] design FracNet__GCB7 has port m_axi_conv_weight_3x3_all_V_ARLEN[31] driven by constant 0
WARNING: [Synth 8-3917] design FracNet__GCB7 has port m_axi_conv_weight_3x3_all_V_ARLEN[30] driven by constant 0
WARNING: [Synth 8-3917] design FracNet__GCB7 has port m_axi_conv_weight_3x3_all_V_ARLEN[29] driven by constant 0
WARNING: [Synth 8-3917] design FracNet__GCB7 has port m_axi_conv_weight_3x3_all_V_ARLEN[28] driven by constant 0
WARNING: [Synth 8-3917] design FracNet__GCB7 has port m_axi_conv_weight_3x3_all_V_ARLEN[27] driven by constant 0
WARNING: [Synth 8-3917] design FracNet__GCB7 has port m_axi_conv_weight_3x3_all_V_ARLEN[26] driven by constant 0
WARNING: [Synth 8-3917] design FracNet__GCB7 has port m_axi_conv_weight_3x3_all_V_ARLEN[25] driven by constant 0
WARNING: [Synth 8-3917] design FracNet__GCB7 has port m_axi_conv_weight_3x3_all_V_ARLEN[24] driven by constant 0
WARNING: [Synth 8-3917] design FracNet__GCB7 has port m_axi_conv_weight_3x3_all_V_ARLEN[23] driven by constant 0
WARNING: [Synth 8-3917] design FracNet__GCB7 has port m_axi_conv_weight_3x3_all_V_ARLEN[22] driven by constant 0
WARNING: [Synth 8-3917] design FracNet__GCB7 has port m_axi_conv_weight_3x3_all_V_ARLEN[21] driven by constant 0
WARNING: [Synth 8-3917] design FracNet__GCB7 has port m_axi_conv_weight_3x3_all_V_ARLEN[20] driven by constant 0
WARNING: [Synth 8-3917] design FracNet__GCB7 has port m_axi_conv_weight_3x3_all_V_ARLEN[19] driven by constant 0
WARNING: [Synth 8-3917] design FracNet__GCB7 has port m_axi_conv_weight_3x3_all_V_ARLEN[18] driven by constant 0
WARNING: [Synth 8-3917] design FracNet__GCB7 has port m_axi_conv_weight_3x3_all_V_ARLEN[17] driven by constant 0
WARNING: [Synth 8-3917] design FracNet__GCB7 has port m_axi_conv_weight_3x3_all_V_ARLEN[16] driven by constant 0
WARNING: [Synth 8-3917] design FracNet__GCB7 has port m_axi_conv_weight_3x3_all_V_ARLEN[15] driven by constant 0
WARNING: [Synth 8-3917] design FracNet__GCB7 has port m_axi_conv_weight_3x3_all_V_ARLEN[14] driven by constant 0
WARNING: [Synth 8-3917] design FracNet__GCB7 has port m_axi_conv_weight_3x3_all_V_ARLEN[13] driven by constant 0
WARNING: [Synth 8-3917] design FracNet__GCB7 has port m_axi_conv_weight_3x3_all_V_ARLEN[12] driven by constant 0
WARNING: [Synth 8-3917] design FracNet__GCB7 has port m_axi_conv_weight_3x3_all_V_ARLEN[11] driven by constant 0
WARNING: [Synth 8-3917] design FracNet__GCB7 has port m_axi_conv_weight_3x3_all_V_ARLEN[10] driven by constant 0
WARNING: [Synth 8-3917] design FracNet__GCB7 has port m_axi_conv_weight_3x3_all_V_ARLEN[9] driven by constant 0
WARNING: [Synth 8-3917] design FracNet__GCB7 has port m_axi_conv_weight_3x3_all_V_ARLEN[8] driven by constant 0
WARNING: [Synth 8-3917] design FracNet__GCB7 has port m_axi_conv_weight_3x3_all_V_ARLEN[7] driven by constant 0
WARNING: [Synth 8-3917] design FracNet__GCB7 has port m_axi_conv_weight_3x3_all_V_ARLEN[6] driven by constant 0
WARNING: [Synth 8-3917] design FracNet__GCB7 has port m_axi_conv_weight_3x3_all_V_ARLEN[5] driven by constant 0
WARNING: [Synth 8-3917] design FracNet__GCB7 has port m_axi_conv_weight_3x3_all_V_ARLEN[4] driven by constant 0
WARNING: [Synth 8-3917] design FracNet__GCB7 has port m_axi_conv_weight_3x3_all_V_ARLEN[3] driven by constant 0
WARNING: [Synth 8-3917] design FracNet__GCB7 has port m_axi_conv_weight_3x3_all_V_ARLEN[2] driven by constant 0
WARNING: [Synth 8-3917] design FracNet__GCB7 has port m_axi_conv_weight_3x3_all_V_ARLEN[1] driven by constant 1
WARNING: [Synth 8-3917] design FracNet__GCB7 has port m_axi_conv_weight_3x3_all_V_ARLEN[0] driven by constant 1
WARNING: [Synth 8-3917] design FracNet__GCB7 has port m_axi_conv_weight_3x3_all_V_ARSIZE[2] driven by constant 0
WARNING: [Synth 8-3917] design FracNet__GCB7 has port m_axi_conv_weight_3x3_all_V_ARSIZE[1] driven by constant 0
WARNING: [Synth 8-3917] design FracNet__GCB7 has port m_axi_conv_weight_3x3_all_V_ARSIZE[0] driven by constant 0
WARNING: [Synth 8-3917] design FracNet__GCB7 has port m_axi_conv_weight_3x3_all_V_ARBURST[1] driven by constant 0
WARNING: [Synth 8-3917] design FracNet__GCB7 has port m_axi_conv_weight_3x3_all_V_ARBURST[0] driven by constant 0
WARNING: [Synth 8-3917] design FracNet__GCB7 has port m_axi_conv_weight_3x3_all_V_ARLOCK[1] driven by constant 0
WARNING: [Synth 8-3917] design FracNet__GCB7 has port m_axi_conv_weight_3x3_all_V_ARLOCK[0] driven by constant 0
WARNING: [Synth 8-3917] design FracNet__GCB7 has port m_axi_conv_weight_3x3_all_V_ARCACHE[3] driven by constant 0
WARNING: [Synth 8-3917] design FracNet__GCB7 has port m_axi_conv_weight_3x3_all_V_ARCACHE[2] driven by constant 0
WARNING: [Synth 8-3917] design FracNet__GCB7 has port m_axi_conv_weight_3x3_all_V_ARCACHE[1] driven by constant 0
WARNING: [Synth 8-3917] design FracNet__GCB7 has port m_axi_conv_weight_3x3_all_V_ARCACHE[0] driven by constant 0
WARNING: [Synth 8-3917] design FracNet__GCB7 has port m_axi_conv_weight_3x3_all_V_ARPROT[2] driven by constant 0
WARNING: [Synth 8-3917] design FracNet__GCB7 has port m_axi_conv_weight_3x3_all_V_ARPROT[1] driven by constant 0
WARNING: [Synth 8-3917] design FracNet__GCB7 has port m_axi_conv_weight_3x3_all_V_ARPROT[0] driven by constant 0
WARNING: [Synth 8-3917] design FracNet__GCB7 has port m_axi_conv_weight_3x3_all_V_ARQOS[3] driven by constant 0
WARNING: [Synth 8-3917] design FracNet__GCB7 has port m_axi_conv_weight_3x3_all_V_ARQOS[2] driven by constant 0
WARNING: [Synth 8-3917] design FracNet__GCB7 has port m_axi_conv_weight_3x3_all_V_ARQOS[1] driven by constant 0
WARNING: [Synth 8-3917] design FracNet__GCB7 has port m_axi_conv_weight_3x3_all_V_ARQOS[0] driven by constant 0
WARNING: [Synth 8-3917] design FracNet__GCB7 has port m_axi_conv_weight_3x3_all_V_ARREGION[3] driven by constant 0
WARNING: [Synth 8-3917] design FracNet__GCB7 has port m_axi_conv_weight_3x3_all_V_ARREGION[2] driven by constant 0
WARNING: [Synth 8-3917] design FracNet__GCB7 has port m_axi_conv_weight_3x3_all_V_ARREGION[1] driven by constant 0
WARNING: [Synth 8-3917] design FracNet__GCB7 has port m_axi_conv_weight_3x3_all_V_ARREGION[0] driven by constant 0
WARNING: [Synth 8-3917] design FracNet__GCB7 has port m_axi_conv_weight_3x3_all_V_ARUSER[0] driven by constant 0
warning: Removed RAM bus_write/buff_wdata/mem_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element bus_write/buff_wdata/mem_reg was removed. 
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[1]) is unused and will be removed from module FracNet_BUS32_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[0]) is unused and will be removed from module FracNet_BUS32_m_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:05:29 ; elapsed = 00:05:39 . Memory (MB): peak = 3295.133 ; gain = 1889.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+---------------------------------+----------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                      | RTL Object                                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+---------------------------------+----------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|pg_conv3x3_tile__GB3             | msb_line_buffer_1_V_U/pg_conv3x3_tile_mdEe_ram_U/ram_reg | 256 x 32(READ_FIRST)   | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|pg_conv3x3_tile__GB3             | msb_line_buffer_0_V_U/pg_conv3x3_tile_mdEe_ram_U/ram_reg | 256 x 32(READ_FIRST)   | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|FracNet__GCB0                    | feat_buf_all_0_V_U/FracNet_feat_buf_CeG_ram_U/ram_reg    | 64 K x 32(NO_CHANGE)   | W |   | 64 K x 32(READ_FIRST)  | W | R | Port A and B     | 0      | 47     | 8,8,8,1,8,5,7,2 | 
|FracNet__GCB0                    | feat_buf_all_1_V_U/FracNet_feat_buf_9j0_ram_U/ram_reg    | 64 K x 32(READ_FIRST)  | W | R |                        |   |   | Port A           | 0      | 47     | 8,8,8,1,8,5,7,2 | 
|FracNet_DDR512_m_axi_U/bus_write | buff_wdata/mem_reg                                       | 256 x 576(READ_FIRST)  | W |   | 256 x 576(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      |                 | 
|FracNet_DDR512_m_axi_U/bus_read  | buff_rdata/mem_reg                                       | 256 x 515(READ_FIRST)  | W |   | 256 x 515(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      |                 | 
|FracNet_BUS512_m_axi_U/bus_read  | buff_rdata/mem_reg                                       | 256 x 515(READ_FIRST)  | W |   | 256 x 515(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      |                 | 
|FracNet__GCB2                    | out_buf_sc_V_31_U/FracNet_out_buf_sbak_ram_U/ram_reg     | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|FracNet__GCB2                    | out_buf_sc_V_30_U/FracNet_out_buf_sbak_ram_U/ram_reg     | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|FracNet__GCB2                    | out_buf_sc_V_29_U/FracNet_out_buf_sbak_ram_U/ram_reg     | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|FracNet__GCB2                    | out_buf_sc_V_28_U/FracNet_out_buf_sbak_ram_U/ram_reg     | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|FracNet__GCB2                    | out_buf_sc_V_27_U/FracNet_out_buf_sbak_ram_U/ram_reg     | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|FracNet__GCB2                    | out_buf_sc_V_26_U/FracNet_out_buf_sbak_ram_U/ram_reg     | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|FracNet__GCB2                    | out_buf_sc_V_25_U/FracNet_out_buf_sbak_ram_U/ram_reg     | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|FracNet__GCB2                    | out_buf_sc_V_24_U/FracNet_out_buf_sbak_ram_U/ram_reg     | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|FracNet__GCB2                    | out_buf_sc_V_23_U/FracNet_out_buf_sbak_ram_U/ram_reg     | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|FracNet__GCB2                    | out_buf_sc_V_22_U/FracNet_out_buf_sbak_ram_U/ram_reg     | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|FracNet__GCB2                    | out_buf_sc_V_21_U/FracNet_out_buf_sbak_ram_U/ram_reg     | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|FracNet__GCB2                    | out_buf_sc_V_20_U/FracNet_out_buf_sbak_ram_U/ram_reg     | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|FracNet__GCB2                    | out_buf_sc_V_19_U/FracNet_out_buf_sbak_ram_U/ram_reg     | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|FracNet__GCB2                    | out_buf_sc_V_18_U/FracNet_out_buf_sbak_ram_U/ram_reg     | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|FracNet__GCB2                    | out_buf_sc_V_17_U/FracNet_out_buf_sbak_ram_U/ram_reg     | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|FracNet__GCB2                    | out_buf_sc_V_16_U/FracNet_out_buf_sbak_ram_U/ram_reg     | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|FracNet__GCB2                    | out_buf_sc_V_15_U/FracNet_out_buf_sbak_ram_U/ram_reg     | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|FracNet__GCB2                    | out_buf_sc_V_14_U/FracNet_out_buf_sbak_ram_U/ram_reg     | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|FracNet__GCB2                    | out_buf_sc_V_13_U/FracNet_out_buf_sbak_ram_U/ram_reg     | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|FracNet__GCB2                    | out_buf_sc_V_12_U/FracNet_out_buf_sbak_ram_U/ram_reg     | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|FracNet__GCB2                    | out_buf_sc_V_11_U/FracNet_out_buf_sbak_ram_U/ram_reg     | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|FracNet__GCB2                    | out_buf_sc_V_10_U/FracNet_out_buf_sbak_ram_U/ram_reg     | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|FracNet__GCB2                    | out_buf_sc_V_9_U/FracNet_out_buf_sbak_ram_U/ram_reg      | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|FracNet__GCB2                    | out_buf_sc_V_8_U/FracNet_out_buf_sbak_ram_U/ram_reg      | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|FracNet__GCB2                    | out_buf_sc_V_7_U/FracNet_out_buf_sbak_ram_U/ram_reg      | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|FracNet__GCB2                    | out_buf_sc_V_6_U/FracNet_out_buf_sbak_ram_U/ram_reg      | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|FracNet__GCB2                    | out_buf_sc_V_5_U/FracNet_out_buf_sbak_ram_U/ram_reg      | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|FracNet__GCB2                    | out_buf_sc_V_4_U/FracNet_out_buf_sbak_ram_U/ram_reg      | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|FracNet__GCB2                    | out_buf_sc_V_3_U/FracNet_out_buf_sbak_ram_U/ram_reg      | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|FracNet__GCB2                    | out_buf_sc_V_2_U/FracNet_out_buf_sbak_ram_U/ram_reg      | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|FracNet__GCB2                    | out_buf_sc_V_1_U/FracNet_out_buf_sbak_ram_U/ram_reg      | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|FracNet__GCB2                    | out_buf_sc_V_0_U/FracNet_out_buf_sbak_ram_U/ram_reg      | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|FracNet__GCB3                    | out_buf_all_V_31_U/FracNet_out_buf_aDeQ_ram_U/ram_reg    | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|FracNet__GCB3                    | out_buf_all_V_30_U/FracNet_out_buf_aDeQ_ram_U/ram_reg    | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|FracNet__GCB3                    | out_buf_all_V_29_U/FracNet_out_buf_aDeQ_ram_U/ram_reg    | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|FracNet__GCB3                    | out_buf_all_V_28_U/FracNet_out_buf_aDeQ_ram_U/ram_reg    | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|FracNet__GCB3                    | out_buf_all_V_27_U/FracNet_out_buf_aDeQ_ram_U/ram_reg    | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|FracNet__GCB3                    | out_buf_all_V_26_U/FracNet_out_buf_aDeQ_ram_U/ram_reg    | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|FracNet__GCB3                    | out_buf_all_V_25_U/FracNet_out_buf_aDeQ_ram_U/ram_reg    | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|FracNet__GCB3                    | out_buf_all_V_24_U/FracNet_out_buf_aDeQ_ram_U/ram_reg    | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|FracNet__GCB3                    | out_buf_all_V_23_U/FracNet_out_buf_aDeQ_ram_U/ram_reg    | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|FracNet__GCB3                    | out_buf_all_V_22_U/FracNet_out_buf_aDeQ_ram_U/ram_reg    | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|FracNet__GCB3                    | out_buf_all_V_21_U/FracNet_out_buf_aDeQ_ram_U/ram_reg    | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|FracNet__GCB3                    | out_buf_all_V_20_U/FracNet_out_buf_aDeQ_ram_U/ram_reg    | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|FracNet__GCB3                    | out_buf_all_V_19_U/FracNet_out_buf_aDeQ_ram_U/ram_reg    | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|FracNet__GCB3                    | out_buf_all_V_18_U/FracNet_out_buf_aDeQ_ram_U/ram_reg    | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|FracNet__GCB3                    | out_buf_all_V_17_U/FracNet_out_buf_aDeQ_ram_U/ram_reg    | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|FracNet__GCB3                    | out_buf_all_V_16_U/FracNet_out_buf_aDeQ_ram_U/ram_reg    | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|FracNet__GCB3                    | out_buf_all_V_15_U/FracNet_out_buf_aDeQ_ram_U/ram_reg    | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|FracNet__GCB3                    | out_buf_all_V_14_U/FracNet_out_buf_aDeQ_ram_U/ram_reg    | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|FracNet__GCB3                    | out_buf_all_V_13_U/FracNet_out_buf_aDeQ_ram_U/ram_reg    | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|FracNet__GCB3                    | out_buf_all_V_12_U/FracNet_out_buf_aDeQ_ram_U/ram_reg    | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|FracNet__GCB3                    | out_buf_all_V_11_U/FracNet_out_buf_aDeQ_ram_U/ram_reg    | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|FracNet__GCB3                    | out_buf_all_V_10_U/FracNet_out_buf_aDeQ_ram_U/ram_reg    | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|FracNet__GCB3                    | out_buf_all_V_9_U/FracNet_out_buf_aDeQ_ram_U/ram_reg     | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|FracNet__GCB3                    | out_buf_all_V_8_U/FracNet_out_buf_aDeQ_ram_U/ram_reg     | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|FracNet__GCB3                    | out_buf_all_V_7_U/FracNet_out_buf_aDeQ_ram_U/ram_reg     | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|FracNet__GCB3                    | out_buf_all_V_6_U/FracNet_out_buf_aDeQ_ram_U/ram_reg     | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|FracNet__GCB3                    | out_buf_all_V_5_U/FracNet_out_buf_aDeQ_ram_U/ram_reg     | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|FracNet__GCB3                    | out_buf_all_V_4_U/FracNet_out_buf_aDeQ_ram_U/ram_reg     | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|FracNet__GCB3                    | out_buf_all_V_3_U/FracNet_out_buf_aDeQ_ram_U/ram_reg     | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|FracNet__GCB3                    | out_buf_all_V_2_U/FracNet_out_buf_aDeQ_ram_U/ram_reg     | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|FracNet__GCB3                    | out_buf_all_V_1_U/FracNet_out_buf_aDeQ_ram_U/ram_reg     | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|FracNet__GCB3                    | out_buf_all_V_0_U/FracNet_out_buf_aDeQ_ram_U/ram_reg     | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|FracNet_BUS32_m_axi_U            | bus_read/buff_rdata/mem_reg                              | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
+---------------------------------+----------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping	Report (see note below)
+------------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                   | DSP Mapping           | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|FracNet_mul_mul_1kbM_DSP48_4  | A*B                   | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FracNet_mul_mul_1kbM_DSP48_4  | A*B                   | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FracNet_mul_mul_1kbM_DSP48_4  | A*B                   | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FracNet                       | (A*B)'                | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|FracNet                       | (A*B)'                | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|FracNet                       | (A*B)'                | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|FracNet_mul_mul_1kbM_DSP48_4  | A*B                   | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FracNet                       | (A*B)'                | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|FracNet                       | (A*B)'                | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|FracNet                       | (A*B)'                | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|FracNet_mul_mul_1xdS_DSP48_10 | A*(B:0x555)           | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pg_conv3x3_tile__GB5          | (C+A2*B2)'            | 9      | 5      | 11     | -      | 11     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|pg_conv3x3_tile               | (A*B)'                | 8      | 6      | -      | -      | 14     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|pg_conv3x3_tile__GB5          | (C+A2*B2)'            | 14     | 9      | 9      | -      | 22     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|FracNet_mul_mul_1kbM_DSP48_4  | A*B                   | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FracNet_mul_mul_1kbM_DSP48_4  | A*B                   | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FracNet_mul_mul_1kbM_DSP48_4  | A*B                   | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FracNet_mul_mul_1kbM_DSP48_4  | A*B                   | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FracNet_mul_mul_1kbM_DSP48_4  | A*B                   | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FracNet_mul_mul_1xdS_DSP48_10 | A*(B:0x555)           | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FracNet_mul_mul_1kbM_DSP48_4  | A*B                   | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FracNet_mul_mul_1kbM_DSP48_4  | A*B                   | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|bn_relu_sc_relu__GB0          | (A*B)'                | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|bn_relu_sc_relu__GB0          | (A*B)'                | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|bn_relu_sc_relu__GB0          | (A*B)'                | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|bn_relu_sc_relu__GB0          | (A*B)'                | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|bn_relu_sc_relu__GB0          | (A*B)'                | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|bn_relu_sc_relu__GB0          | (A*B)'                | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|FracNet_mul_mul_1kbM_DSP48_4  | A*B                   | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|bn_relu_sc_relu__GB0          | (A*B)'                | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|bn_relu_sc_relu__GB0          | (A*B)'                | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|FracNet_mul_mul_1xdS_DSP48_10 | A*(B:0x555)           | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FracNet_mul_mul_1yd2_DSP48_11 | A*(B:0x2ab)           | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|bn_relu_sc_relu__GB0          | C+(A*(B:0x2ab))'      | 16     | 11     | 20     | -      | 26     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|bn_relu_sc_relu__GB0          | (A*B)'                | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|FracNet_mul_mul_1kbM_DSP48_4  | A*B                   | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FracNet_mul_mul_1kbM_DSP48_4  | A*B                   | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|bn_relu_sc_relu__GB0          | (A*B)'                | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|bn_relu_sc_relu__GB0          | C+(A*(B:0x2ab))'      | 16     | 11     | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|bn_relu_sc_relu__GB2          | C+(A*(B:0x2ab))'      | 16     | 11     | 20     | -      | 26     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|FracNet_mul_mul_1yd2_DSP48_11 | A*(B:0x2ab)           | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|bn_relu_sc_relu__GB2          | C+(A*(B:0x2ab))'      | 16     | 11     | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|FracNet_mul_mul_1xdS_DSP48_10 | A*(B:0x555)           | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FracNet_mul_mul_1yd2_DSP48_11 | A*(B:0x2ab)           | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|bn_relu_sc_relu__GB2          | C+(A*(B:0x2ab))'      | 16     | 11     | 20     | -      | 26     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|bn_relu_sc_relu__GB2          | (A*B)'                | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|bn_relu_sc_relu__GB2          | (A*B)'                | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|FracNet_mul_mul_1kbM_DSP48_4  | A*B                   | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FracNet_mul_mul_1kbM_DSP48_4  | A*B                   | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|bn_relu_sc_relu__GB2          | (A*B)'                | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|bn_relu_sc_relu__GB2          | (A*B)'                | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|FracNet_mul_mul_1xdS_DSP48_10 | A*(B:0x555)           | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FracNet_mul_mul_1yd2_DSP48_11 | A*(B:0x2ab)           | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|bn_relu_sc_relu__GB2          | C+(A*(B:0x2ab))'      | 16     | 11     | 20     | -      | 26     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|FracNet_mul_mul_1xdS_DSP48_10 | A*(B:0x555)           | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FracNet_mul_mul_1yd2_DSP48_11 | A*(B:0x2ab)           | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|bn_relu_sc_relu__GB2          | C+(A*(B:0x2ab))'      | 16     | 11     | 20     | -      | 26     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|bn_relu_sc_relu__GB2          | (A*B)'                | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|FracNet_mul_mul_1kbM_DSP48_4  | A*B                   | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FracNet_mul_mul_1yd2_DSP48_11 | A*(B:0x2ab)           | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|bn_relu_sc_relu__GB2          | C+(A*(B:0x2ab))'      | 16     | 11     | 20     | -      | 26     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|bn_relu_sc_relu__GB2          | (A*B)'                | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|FracNet_mul_mul_1kbM_DSP48_4  | A*B                   | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|bn_relu_sc_relu__GB2          | (A*B)'                | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|bn_relu_sc_relu__GB2          | C+(A*(B:0x2ab))'      | 16     | 11     | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|bn_relu_sc_relu__GB2          | (A*B)'                | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|FracNet_mul_mul_1kbM_DSP48_4  | A*B                   | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|bn_relu_sc_relu__GB2          | C+(A*(B:0x2ab))'      | 16     | 11     | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|bn_relu_sc_relu__GB2          | (A*B)'                | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|bn_relu_sc_relu__GB2          | (A*B)'                | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|bn_relu_sc_relu__GB2          | (A*B)'                | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|bn_relu_sc_relu__GB2          | C+(A*(B:0x2ab))'      | 16     | 11     | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|bn_relu_sc_relu__GB2          | C+(A*(B:0x2ab))'      | 16     | 11     | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|FracNet_mul_mul_1xdS_DSP48_10 | A*(B:0x555)           | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FracNet_mul_mul_1yd2_DSP48_11 | A*(B:0x2ab)           | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|bn_relu_sc_relu__GB3          | C+(A*(B:0x2ab))'      | 16     | 11     | 20     | -      | 26     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|FracNet_mul_mul_1kbM_DSP48_4  | A*B                   | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|bn_relu_sc_relu__GB3          | C+(A*(B:0x2ab))'      | 16     | 11     | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|FracNet_mul_mul_1kbM_DSP48_4  | A*B                   | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FracNet_mul_mul_1xdS_DSP48_10 | A*(B:0x555)           | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FracNet_mul_mul_1yd2_DSP48_11 | A*(B:0x2ab)           | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|bn_relu_sc_relu__GB3          | C+(A*(B:0x2ab))'      | 16     | 11     | 20     | -      | 26     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|bn_relu_sc_relu__GB3          | (A*B)'                | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|FracNet_mul_mul_1xdS_DSP48_10 | A*(B:0x555)           | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|bn_relu_sc_relu__GB3          | C+(A*(B:0x2ab))'      | 16     | 11     | 20     | -      | 26     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|FracNet_mul_mul_1yd2_DSP48_11 | A*(B:0x2ab)           | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|bn_relu_sc_relu__GB3          | C+(A*(B:0x2ab))'      | 16     | 11     | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|bn_relu_sc_relu__GB3          | (A*B)'                | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|bn_relu_sc_relu__GB3          | C+(A*(B:0x2ab))'      | 16     | 11     | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|bn_relu_sc_relu__GB3          | (A*B)'                | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|FracNet_mul_mul_1kbM_DSP48_4  | A*B                   | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FracNet_mul_mul_1xdS_DSP48_10 | A*(B:0x555)           | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FracNet_mul_mul_1kbM_DSP48_4  | A*B                   | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|bn_relu_sc_relu__GB3          | (A*B)'                | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|bn_relu_sc_relu__GB3          | C+(A*(B:0x2ab))'      | 16     | 11     | 20     | -      | 26     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|FracNet_mul_mul_1yd2_DSP48_11 | A*(B:0x2ab)           | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|bn_relu_sc_relu__GB3          | C+(A*(B:0x2ab))'      | 16     | 11     | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|bn_relu_sc_relu__GB3          | (A*B)'                | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|bn_relu_sc_relu__GB3          | (A2*B)'               | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|bn_relu_sc_relu__GB3          | (A*B)'                | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|FracNet_mul_mul_1kbM_DSP48_4  | A*B                   | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|bn_relu_sc_relu__GB3          | (A*B)'                | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|FracNet_mul_mul_1xdS_DSP48_10 | A*(B:0x555)           | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|bn_relu_sc_relu__GB4          | C+(A''*(B:0x2ab))'    | 16     | 11     | 20     | -      | 26     | 2    | 0    | 0    | -    | -     | 1    | 0    | 
|bn_relu_sc_relu__GB4          | A''*(B:0x2ab)         | 16     | 11     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|bn_relu_sc_relu__GB4          | C+(A''*(B:0x2ab))'    | 16     | 11     | 20     | -      | 21     | 2    | 0    | 0    | -    | -     | 1    | 0    | 
|FracNet_mul_mul_1xdS_DSP48_10 | A*(B:0x555)           | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|bn_relu_sc_relu__GB4          | A''*(B:0x2ab)         | 16     | 11     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|bn_relu_sc_relu__GB4          | C+(A''*(B:0x2ab))'    | 16     | 11     | 20     | -      | 26     | 2    | 0    | 0    | -    | -     | 1    | 0    | 
|bn_relu_sc_relu__GB4          | (A*B)'                | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|FracNet_mul_mul_1xdS_DSP48_10 | A*(B:0x555)           | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FracNet_mul_mul_1yd2_DSP48_11 | A*(B:0x2ab)           | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|bn_relu_sc_relu__GB4          | C+(A*(B:0x2ab))'      | 16     | 11     | 20     | -      | 26     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|bn_relu_sc_relu__GB4          | C+(A*(B:0x2ab))'      | 16     | 11     | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|FracNet_mul_mul_1xdS_DSP48_10 | A*(B:0x555)           | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|bn_relu_sc_relu__GB4          | C+(A''*(B:0x2ab))'    | 16     | 11     | 20     | -      | 26     | 2    | 0    | 0    | -    | -     | 1    | 0    | 
|bn_relu_sc_relu__GB4          | A''*(B:0x2ab)         | 16     | 11     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|bn_relu_sc_relu__GB4          | C+(A''*(B:0x2ab))'    | 16     | 11     | 20     | -      | 21     | 2    | 0    | 0    | -    | -     | 1    | 0    | 
|FracNet_mul_mul_1xdS_DSP48_10 | A*(B:0x555)           | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|bn_relu_sc_relu__GB4          | A''*(B:0x2ab)         | 16     | 11     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|bn_relu_sc_relu__GB4          | C+(A''*(B:0x2ab))'    | 16     | 11     | 20     | -      | 26     | 2    | 0    | 0    | -    | -     | 1    | 0    | 
|bn_relu_sc_relu__GB4          | (A*B)'                | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|FracNet_mul_mul_1kbM_DSP48_4  | A*B                   | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FracNet_mul_mul_1xdS_DSP48_10 | A*(B:0x555)           | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FracNet_mul_mul_1yd2_DSP48_11 | A*(B:0x2ab)           | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|bn_relu_sc_relu__GB4          | C+(A*(B:0x2ab))'      | 16     | 11     | 20     | -      | 26     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|bn_relu_sc_relu__GB4          | (A*B)'                | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|FracNet_mul_mul_1kbM_DSP48_4  | A*B                   | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FracNet_mul_mul_1xdS_DSP48_10 | A*(B:0x555)           | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FracNet_mul_mul_1yd2_DSP48_11 | A*(B:0x2ab)           | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|bn_relu_sc_relu__GB4          | C+(A*(B:0x2ab))'      | 16     | 11     | 20     | -      | 26     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|bn_relu_sc_relu__GB4          | (A*B)'                | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|FracNet_mul_mul_1kbM_DSP48_4  | A*B                   | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FracNet_mul_mul_1xdS_DSP48_10 | A*(B:0x555)           | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|bn_relu_sc_relu__GB4          | C+(A''*(B:0x2ab))'    | 16     | 11     | 20     | -      | 26     | 2    | 0    | 0    | -    | -     | 1    | 0    | 
|bn_relu_sc_relu__GB4          | A''*(B:0x2ab)         | 16     | 11     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|bn_relu_sc_relu__GB4          | C+(A''*(B:0x2ab))'    | 16     | 11     | 20     | -      | 21     | 2    | 0    | 0    | -    | -     | 1    | 0    | 
|bn_relu_sc_relu__GB4          | (A*B)'                | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|bn_relu_sc_relu__GB4          | (A*B)'                | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|bn_relu_sc_relu__GB4          | C+(A''*(B:0x2ab))'    | 16     | 11     | 20     | -      | 21     | 2    | 0    | 0    | -    | -     | 1    | 0    | 
|bn_relu_sc_relu__GB4          | (A*B)'                | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|bn_relu_sc_relu__GB4          | C+(A*(B:0x2ab))'      | 16     | 11     | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|FracNet_mul_mul_1xdS_DSP48_10 | A*(B:0x555)           | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|bn_relu_sc_relu__GB4          | (A*B)'                | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|FracNet_mul_mul_1kbM_DSP48_4  | A*B                   | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|bn_relu_sc_relu__GB4          | C+(A*(B:0x2ab))'      | 16     | 11     | 20     | -      | 26     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|FracNet_mul_mul_1yd2_DSP48_11 | A*(B:0x2ab)           | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|bn_relu_sc_relu__GB4          | C+(A*(B:0x2ab))'      | 16     | 11     | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|bn_relu_sc_relu__GB4          | (A*B)'                | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|bn_relu_sc_relu__GB4          | (A*B)'                | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|bn_relu_sc_relu__GB4          | (A*B)'                | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|FracNet_mul_mul_1xdS_DSP48_10 | A*(B:0x555)           | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|bn_relu_sc_relu__GB4          | C+(A*(B:0x2ab))'      | 16     | 11     | 20     | -      | 26     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|FracNet_mul_mul_1yd2_DSP48_11 | A*(B:0x2ab)           | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|bn_relu_sc_relu__GB4          | C+(A*(B:0x2ab))'      | 16     | 11     | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|FracNet_mul_mul_1xdS_DSP48_10 | A*(B:0x555)           | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|bn_relu_sc_relu__GB4          | (A*B)'                | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|bn_relu_sc_relu__GB4          | C+(A*(B:0x2ab))'      | 16     | 11     | 20     | -      | 26     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|FracNet_mul_mul_1yd2_DSP48_11 | A*(B:0x2ab)           | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|bn_relu_sc_relu__GB4          | C+(A*(B:0x2ab))'      | 16     | 11     | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|bn_relu_sc_relu__GB4          | (A*B)'                | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|bn_relu_sc_relu__GB4          | C+(A*(B:0x2ab))'      | 16     | 11     | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|bn_relu_sc_relu__GB4          | C+(A''*(B:0x2ab))'    | 16     | 11     | 20     | -      | 21     | 2    | 0    | 0    | -    | -     | 1    | 0    | 
|bn_relu_sc_relu__GB4          | (A*B)'                | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|bn_relu_sc_relu__GB5          | A*B2                  | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|FracNet_mul_mul_1xdS_DSP48_10 | A*(B:0x555)           | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|bn_relu_sc_relu__GB5          | A''*(B:0x2ab)         | 16     | 11     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|bn_relu_sc_relu__GB5          | C+(A''*(B:0x2ab))'    | 16     | 11     | 20     | -      | 26     | 2    | 0    | 0    | -    | -     | 1    | 0    | 
|bn_relu_sc_relu__GB5          | (A2*B)'               | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|bn_relu_sc_relu__GB5          | A*B2                  | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|bn_relu_sc_relu__GB5          | (A2*B)'               | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|bn_relu_sc_relu__GB5          | A*B2                  | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|bn_relu_sc_relu__GB5          | (A2*B)'               | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|FracNet_mul_mul_1xdS_DSP48_10 | A*(B:0x555)           | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|bn_relu_sc_relu__GB5          | A''*(B:0x2ab)         | 16     | 11     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|bn_relu_sc_relu__GB5          | C+(A''*(B:0x2ab))'    | 16     | 11     | 20     | -      | 26     | 2    | 0    | 0    | -    | -     | 1    | 0    | 
|bn_relu_sc_relu__GB5          | (A2*B)'               | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|FracNet_mul_mul_1xdS_DSP48_10 | A*(B:0x555)           | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|bn_relu_sc_relu__GB5          | C+(A*(B:0x2ab))'      | 16     | 11     | 20     | -      | 26     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|FracNet_mul_mul_1yd2_DSP48_11 | A*(B:0x2ab)           | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|bn_relu_sc_relu__GB5          | C+(A*(B:0x2ab))'      | 16     | 11     | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|FracNet_mul_mul_1xdS_DSP48_10 | A*(B:0x555)           | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|bn_relu_sc_relu__GB5          | C+(A*(B:0x2ab))'      | 16     | 11     | 20     | -      | 26     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|FracNet_mul_mul_1yd2_DSP48_11 | A*(B:0x2ab)           | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|bn_relu_sc_relu__GB5          | C+(A*(B:0x2ab))'      | 16     | 11     | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|FracNet_mul_mul_1xdS_DSP48_10 | A*(B:0x555)           | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|bn_relu_sc_relu__GB5          | C+(A*(B:0x2ab))'      | 16     | 11     | 20     | -      | 26     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|FracNet_mul_mul_1yd2_DSP48_11 | A*(B:0x2ab)           | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|bn_relu_sc_relu__GB5          | C+(A*(B:0x2ab))'      | 16     | 11     | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|FracNet_mul_mul_1xdS_DSP48_10 | A*(B:0x555)           | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|bn_relu_sc_relu__GB5          | (A2*B)'               | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|bn_relu_sc_relu__GB5          | (A2*B)'               | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|FracNet_mul_mul_1xdS_DSP48_10 | A*(B:0x555)           | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|bn_relu_sc_relu__GB5          | C+(A*(B:0x2ab))'      | 16     | 11     | 20     | -      | 26     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|FracNet_mul_mul_1yd2_DSP48_11 | A*(B:0x2ab)           | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|bn_relu_sc_relu__GB5          | C+(A*(B:0x2ab))'      | 16     | 11     | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|bn_relu_sc_relu__GB5          | (A2*B)'               | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|FracNet_mul_mul_1xdS_DSP48_10 | A*(B:0x555)           | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|bn_relu_sc_relu__GB5          | C+(A*(B:0x2ab))'      | 16     | 11     | 20     | -      | 26     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|FracNet_mul_mul_1yd2_DSP48_11 | A*(B:0x2ab)           | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|bn_relu_sc_relu__GB5          | C+(A*(B:0x2ab))'      | 16     | 11     | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|bn_relu_sc_relu__GB5          | (A2*B)'               | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|bn_relu_sc_relu__GB5          | (A2*B)'               | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|FracNet_mul_mul_1xdS_DSP48_10 | A*(B:0x555)           | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|bn_relu_sc_relu__GB5          | C+(A''*(B:0x2ab))'    | 16     | 11     | 20     | -      | 21     | 2    | 0    | 0    | -    | -     | 1    | 0    | 
|bn_relu_sc_relu__GB5          | C+(A''*(B:0x2ab))'    | 16     | 11     | 20     | -      | 21     | 2    | 0    | 0    | -    | -     | 1    | 0    | 
|bn_relu_sc_relu__GB5          | (A2*B)'               | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|bn_relu_sc_relu__GB5          | A*B2                  | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|FracNet_mul_mul_1xdS_DSP48_10 | A*(B:0x555)           | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|bn_relu_sc_relu__GB6          | (A2*B)'               | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|bn_relu_sc_relu__GB6          | A''*(B:0x2ab)         | 16     | 11     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|bn_relu_sc_relu__GB6          | C+(A''*(B:0x2ab))'    | 16     | 11     | 20     | -      | 26     | 2    | 0    | 0    | -    | -     | 1    | 0    | 
|bn_relu_sc_relu__GB6          | C+(A''*(B:0x2ab))'    | 16     | 11     | 20     | -      | 21     | 2    | 0    | 0    | -    | -     | 1    | 0    | 
|bn_relu_sc_relu__GB6          | A''*(B:0x2ab)         | 16     | 11     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|bn_relu_sc_relu__GB6          | C+(A''*(B:0x2ab))'    | 16     | 11     | 20     | -      | 26     | 2    | 0    | 0    | -    | -     | 1    | 0    | 
|bn_relu_sc_relu__GB6          | C+(A''*(B:0x2ab))'    | 16     | 11     | 20     | -      | 21     | 2    | 0    | 0    | -    | -     | 1    | 0    | 
|FracNet_mul_mul_1xdS_DSP48_10 | A*(B:0x555)           | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|bn_relu_sc_relu__GB6          | C+(A''*(B:0x2ab))'    | 16     | 11     | 20     | -      | 26     | 2    | 0    | 0    | -    | -     | 1    | 0    | 
|bn_relu_sc_relu__GB6          | A''*(B:0x2ab)         | 16     | 11     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|bn_relu_sc_relu__GB6          | C+(A''*(B:0x2ab))'    | 16     | 11     | 20     | -      | 21     | 2    | 0    | 0    | -    | -     | 1    | 0    | 
|bn_relu_sc_relu__GB6          | (A2*B)'               | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|bn_relu_sc_relu__GB6          | C'+(A*B)'             | 8      | 6      | 4      | -      | 12     | 0    | 0    | 1    | -    | -     | 1    | 0    | 
|bn_relu_sc_relu__GB6          | A2*B2                 | 18     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|bn_relu_sc_relu__GB6          | (PCIN>>17)+A2*B2      | 15     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|bn_relu_sc_relu__GB6          | (C'+A2*B)'            | 8      | 7      | 32     | -      | 32     | 1    | 0    | 1    | -    | -     | 0    | 1    | 
|bn_relu_sc_relu__GB6          | A2*B''                | 18     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|bn_relu_sc_relu__GB6          | (PCIN>>17)+A2*B''     | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|bn_relu_sc_relu__GB6          | A2*B''                | 18     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|bn_relu_sc_relu__GB6          | (PCIN>>17)+A2*B''     | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|bn_relu_sc_relu               | C+(A*B)'              | 8      | 6      | 4      | -      | 12     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|bn_relu_sc_relu__GB6          | A2*B2                 | 18     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|bn_relu_sc_relu__GB6          | (PCIN>>17)+A2*B2      | 15     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|bn_relu_sc_relu__GB6          | (C'+(A:0x71)*B2)'     | 5      | 8      | 8      | -      | 10     | 1    | 0    | 1    | -    | -     | 0    | 1    | 
|bn_relu_sc_relu__GB6          | (A''*B2+1)'           | 8      | 5      | -      | -      | 8      | 2    | 1    | -    | -    | -     | 0    | 1    | 
|bn_relu_sc_relu__GB6          | (C:0x2)+A2*B2         | 4      | 4      | 3      | -      | 5      | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|bn_relu_sc_relu__GB6          | (C+A2*B2)'            | 8      | 6      | 9      | -      | 11     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|FracNet_mul_mul_1yd2_DSP48_11 | A*(B:0x2ab)           | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|bn_relu_sc_relu__GB6          | C+(A*(B:0x2ab))'      | 16     | 11     | 20     | -      | 26     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|bn_relu_sc_relu__GB6          | C+(A*(B:0x2ab))'      | 16     | 11     | 20     | -      | 21     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|bn_relu_sc_relu__GB6          | (A2*B)'               | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|bn_relu_sc_relu               | (A:0xe2)*B            | 7      | 8      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|bn_relu_sc_relu__GB6          | (A2*B)'               | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|bn_relu_sc_relu__GB6          | (A2*B)'               | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|bn_relu_small                 | (A2*B)'               | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|bn_relu_small                 | (A2*B)'               | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|bn_relu_small                 | (A2*B)'               | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|bn_relu_small                 | (A2*B)'               | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|bn_relu_small                 | (A2*B)'               | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|bn_relu_small                 | (A2*B)'               | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|bn_relu_small                 | (A2*B)'               | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|bn_relu_small                 | (A2*B)'               | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|bn_relu_small                 | (A2*B)'               | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|bn_relu_small                 | (A2*B)'               | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|bn_relu_small                 | (A2*B)'               | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|bn_relu_small                 | (A2*B)'               | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|bn_relu_small                 | (A2*B)'               | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|bn_relu_small                 | (A2*B)'               | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|bn_relu_small                 | (A2*B)'               | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|bn_relu_small                 | (A2*B)'               | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|bn_relu_small                 | (A2*B)'               | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|bn_relu_small                 | (A2*B)'               | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|bn_relu_small                 | (A2*B)'               | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|bn_relu_small                 | (A2*B)'               | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|bn_relu_small                 | (A2*B)'               | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|bn_relu_small                 | (A2*B)'               | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|bn_relu_small                 | (A2*B)'               | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|bn_relu_small                 | (A2*B)'               | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|bn_relu_small                 | (A2*B)'               | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|bn_relu_small                 | (A2*B)'               | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|bn_relu_small                 | (A2*B)'               | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|bn_relu_small                 | (A2*B)'               | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|bn_relu_small                 | (A2*B)'               | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|bn_relu_small                 | (A2*B)'               | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|bn_relu_small                 | (A2*B)'               | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|bn_relu_small                 | (A2*B)'               | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|bn_relu_small                 | (C+(A:0xe1)*B2)'      | 4      | 9      | 11     | -      | 12     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|load_shortcut                 | (C'+(A:0x71)*B2)'     | 5      | 8      | 8      | -      | 10     | 1    | 0    | 1    | -    | -     | 0    | 1    | 
|load_shortcut                 | (A2*(B:0xe2))'        | 27     | 9      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|avgpool                       | (C+(A:0x71)*B2)'      | 5      | 8      | 8      | -      | 11     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|load_conv1x1_weights          | (C+A*B)'              | 8      | 7      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|pg_conv1x1_tile               | (C+(A*B)')'           | 8      | 6      | 8      | -      | 13     | 0    | 0    | 0    | -    | -     | 1    | 1    | 
|pg_conv1x1_tile               | (C+A*B2)'             | 13     | 9      | 16     | -      | 20     | 0    | 1    | 0    | -    | -     | 0    | 1    | 
|pg_conv1x1_tile               | (C'+((D:0x2)+A2)*B2)' | 4      | 8      | 11     | 3      | 11     | 1    | 1    | 1    | 0    | 0     | 0    | 1    | 
|FracNet__GCB4                 | C'+A2*(B:0xe1)        | 10     | 9      | 9      | -      | 17     | 1    | 0    | 1    | -    | -     | 0    | 1    | 
|FracNet__GCB7                 | (C+A*B)'              | 7      | 7      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
+------------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |pg_conv3x3_tile__GB0 |           1|     30456|
|2     |pg_conv3x3_tile__GB1 |           1|      8784|
|3     |pg_conv3x3_tile__GB2 |           1|     10980|
|4     |pg_conv3x3_tile__GB3 |           1|     15289|
|5     |pg_conv3x3_tile__GB4 |           1|     19436|
|6     |pg_conv3x3_tile__GB5 |           1|     20431|
|7     |pg_conv3x3_tile__GB6 |           1|     26928|
|8     |bn_relu_sc_relu__GB0 |           1|     10411|
|9     |bn_relu_sc_relu__GB1 |           1|      4148|
|10    |bn_relu_sc_relu__GB2 |           1|      4817|
|11    |bn_relu_sc_relu__GB3 |           1|      6342|
|12    |bn_relu_sc_relu__GB4 |           1|      8762|
|13    |bn_relu_sc_relu__GB5 |           1|     13720|
|14    |bn_relu_sc_relu__GB6 |           1|      6320|
|15    |FracNet__GCB0        |           1|     15357|
|16    |FracNet__GCB1        |           1|     15840|
|17    |FracNet__GCB2        |           1|     24819|
|18    |FracNet__GCB3        |           1|     24093|
|19    |FracNet__GCB4        |           1|     12237|
|20    |FracNet__GCB5        |           1|     23332|
|21    |FracNet__GCB6        |           1|     15931|
|22    |FracNet__GCB7        |           1|     13049|
|23    |FracNet__GCB8        |           1|     10128|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:05:49 ; elapsed = 00:06:00 . Memory (MB): peak = 3295.133 ; gain = 1889.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
info: optimization accepted worst group hill climbing move (-3255.0/oG. 140.0ps)
INFO: [Synth 8-5582] The block RAM "inst/feat_buf_all_0_V_U/FracNet_feat_buf_CeG_ram_U/ram_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-3971] The signal "inst/feat_buf_all_0_V_U/FracNet_feat_buf_CeG_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5582] The block RAM "inst/feat_buf_all_1_V_U/FracNet_feat_buf_9j0_ram_U/ram_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:07:59 ; elapsed = 00:08:11 . Memory (MB): peak = 3490.672 ; gain = 2084.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+---------------------------------+----------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                      | RTL Object                                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+---------------------------------+----------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|pg_conv3x3_tile__GB3             | msb_line_buffer_1_V_U/pg_conv3x3_tile_mdEe_ram_U/ram_reg | 256 x 32(READ_FIRST)   | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|pg_conv3x3_tile__GB3             | msb_line_buffer_0_V_U/pg_conv3x3_tile_mdEe_ram_U/ram_reg | 256 x 32(READ_FIRST)   | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst                             | feat_buf_all_0_V_U/FracNet_feat_buf_CeG_ram_U/ram_reg    | 64 K x 32(NO_CHANGE)   | W |   | 64 K x 32(READ_FIRST)  | W | R | Port A and B     | 0      | 64     |                 | 
|inst                             | feat_buf_all_1_V_U/FracNet_feat_buf_9j0_ram_U/ram_reg    | 64 K x 32(READ_FIRST)  | W | R |                        |   |   | Port A           | 0      | 64     |                 | 
|FracNet_DDR512_m_axi_U/bus_write | buff_wdata/mem_reg                                       | 256 x 576(READ_FIRST)  | W |   | 256 x 576(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      |                 | 
|FracNet_DDR512_m_axi_U/bus_read  | buff_rdata/mem_reg                                       | 256 x 515(READ_FIRST)  | W |   | 256 x 515(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      |                 | 
|FracNet_BUS512_m_axi_U/bus_read  | buff_rdata/mem_reg                                       | 256 x 515(READ_FIRST)  | W |   | 256 x 515(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      |                 | 
|FracNet__GCB2                    | out_buf_sc_V_31_U/FracNet_out_buf_sbak_ram_U/ram_reg     | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|FracNet__GCB2                    | out_buf_sc_V_30_U/FracNet_out_buf_sbak_ram_U/ram_reg     | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|FracNet__GCB2                    | out_buf_sc_V_29_U/FracNet_out_buf_sbak_ram_U/ram_reg     | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|FracNet__GCB2                    | out_buf_sc_V_28_U/FracNet_out_buf_sbak_ram_U/ram_reg     | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|FracNet__GCB2                    | out_buf_sc_V_27_U/FracNet_out_buf_sbak_ram_U/ram_reg     | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|FracNet__GCB2                    | out_buf_sc_V_26_U/FracNet_out_buf_sbak_ram_U/ram_reg     | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|FracNet__GCB2                    | out_buf_sc_V_25_U/FracNet_out_buf_sbak_ram_U/ram_reg     | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|FracNet__GCB2                    | out_buf_sc_V_24_U/FracNet_out_buf_sbak_ram_U/ram_reg     | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|FracNet__GCB2                    | out_buf_sc_V_23_U/FracNet_out_buf_sbak_ram_U/ram_reg     | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|FracNet__GCB2                    | out_buf_sc_V_22_U/FracNet_out_buf_sbak_ram_U/ram_reg     | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|FracNet__GCB2                    | out_buf_sc_V_21_U/FracNet_out_buf_sbak_ram_U/ram_reg     | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|FracNet__GCB2                    | out_buf_sc_V_20_U/FracNet_out_buf_sbak_ram_U/ram_reg     | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|FracNet__GCB2                    | out_buf_sc_V_19_U/FracNet_out_buf_sbak_ram_U/ram_reg     | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|FracNet__GCB2                    | out_buf_sc_V_18_U/FracNet_out_buf_sbak_ram_U/ram_reg     | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|FracNet__GCB2                    | out_buf_sc_V_17_U/FracNet_out_buf_sbak_ram_U/ram_reg     | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|FracNet__GCB2                    | out_buf_sc_V_16_U/FracNet_out_buf_sbak_ram_U/ram_reg     | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|FracNet__GCB2                    | out_buf_sc_V_15_U/FracNet_out_buf_sbak_ram_U/ram_reg     | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|FracNet__GCB2                    | out_buf_sc_V_14_U/FracNet_out_buf_sbak_ram_U/ram_reg     | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|FracNet__GCB2                    | out_buf_sc_V_13_U/FracNet_out_buf_sbak_ram_U/ram_reg     | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|FracNet__GCB2                    | out_buf_sc_V_12_U/FracNet_out_buf_sbak_ram_U/ram_reg     | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|FracNet__GCB2                    | out_buf_sc_V_11_U/FracNet_out_buf_sbak_ram_U/ram_reg     | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|FracNet__GCB2                    | out_buf_sc_V_10_U/FracNet_out_buf_sbak_ram_U/ram_reg     | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|FracNet__GCB2                    | out_buf_sc_V_9_U/FracNet_out_buf_sbak_ram_U/ram_reg      | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|FracNet__GCB2                    | out_buf_sc_V_8_U/FracNet_out_buf_sbak_ram_U/ram_reg      | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|FracNet__GCB2                    | out_buf_sc_V_7_U/FracNet_out_buf_sbak_ram_U/ram_reg      | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|FracNet__GCB2                    | out_buf_sc_V_6_U/FracNet_out_buf_sbak_ram_U/ram_reg      | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|FracNet__GCB2                    | out_buf_sc_V_5_U/FracNet_out_buf_sbak_ram_U/ram_reg      | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|FracNet__GCB2                    | out_buf_sc_V_4_U/FracNet_out_buf_sbak_ram_U/ram_reg      | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|FracNet__GCB2                    | out_buf_sc_V_3_U/FracNet_out_buf_sbak_ram_U/ram_reg      | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|FracNet__GCB2                    | out_buf_sc_V_2_U/FracNet_out_buf_sbak_ram_U/ram_reg      | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|FracNet__GCB2                    | out_buf_sc_V_1_U/FracNet_out_buf_sbak_ram_U/ram_reg      | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|FracNet__GCB2                    | out_buf_sc_V_0_U/FracNet_out_buf_sbak_ram_U/ram_reg      | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|FracNet_BUS32_m_axi_U            | bus_read/buff_rdata/mem_reg                              | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|FracNet__GCB3                    | out_buf_all_V_31_U/FracNet_out_buf_aDeQ_ram_U/ram_reg    | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|FracNet__GCB3                    | out_buf_all_V_30_U/FracNet_out_buf_aDeQ_ram_U/ram_reg    | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|FracNet__GCB3                    | out_buf_all_V_29_U/FracNet_out_buf_aDeQ_ram_U/ram_reg    | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|FracNet__GCB3                    | out_buf_all_V_28_U/FracNet_out_buf_aDeQ_ram_U/ram_reg    | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|FracNet__GCB3                    | out_buf_all_V_27_U/FracNet_out_buf_aDeQ_ram_U/ram_reg    | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|FracNet__GCB3                    | out_buf_all_V_26_U/FracNet_out_buf_aDeQ_ram_U/ram_reg    | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|FracNet__GCB3                    | out_buf_all_V_25_U/FracNet_out_buf_aDeQ_ram_U/ram_reg    | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|FracNet__GCB3                    | out_buf_all_V_24_U/FracNet_out_buf_aDeQ_ram_U/ram_reg    | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|FracNet__GCB3                    | out_buf_all_V_23_U/FracNet_out_buf_aDeQ_ram_U/ram_reg    | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|FracNet__GCB3                    | out_buf_all_V_22_U/FracNet_out_buf_aDeQ_ram_U/ram_reg    | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|FracNet__GCB3                    | out_buf_all_V_21_U/FracNet_out_buf_aDeQ_ram_U/ram_reg    | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|FracNet__GCB3                    | out_buf_all_V_20_U/FracNet_out_buf_aDeQ_ram_U/ram_reg    | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|FracNet__GCB3                    | out_buf_all_V_19_U/FracNet_out_buf_aDeQ_ram_U/ram_reg    | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|FracNet__GCB3                    | out_buf_all_V_18_U/FracNet_out_buf_aDeQ_ram_U/ram_reg    | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|FracNet__GCB3                    | out_buf_all_V_17_U/FracNet_out_buf_aDeQ_ram_U/ram_reg    | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|FracNet__GCB3                    | out_buf_all_V_16_U/FracNet_out_buf_aDeQ_ram_U/ram_reg    | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|FracNet__GCB3                    | out_buf_all_V_15_U/FracNet_out_buf_aDeQ_ram_U/ram_reg    | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|FracNet__GCB3                    | out_buf_all_V_14_U/FracNet_out_buf_aDeQ_ram_U/ram_reg    | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|FracNet__GCB3                    | out_buf_all_V_13_U/FracNet_out_buf_aDeQ_ram_U/ram_reg    | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|FracNet__GCB3                    | out_buf_all_V_12_U/FracNet_out_buf_aDeQ_ram_U/ram_reg    | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|FracNet__GCB3                    | out_buf_all_V_11_U/FracNet_out_buf_aDeQ_ram_U/ram_reg    | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|FracNet__GCB3                    | out_buf_all_V_10_U/FracNet_out_buf_aDeQ_ram_U/ram_reg    | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|FracNet__GCB3                    | out_buf_all_V_9_U/FracNet_out_buf_aDeQ_ram_U/ram_reg     | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|FracNet__GCB3                    | out_buf_all_V_8_U/FracNet_out_buf_aDeQ_ram_U/ram_reg     | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|FracNet__GCB3                    | out_buf_all_V_7_U/FracNet_out_buf_aDeQ_ram_U/ram_reg     | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|FracNet__GCB3                    | out_buf_all_V_6_U/FracNet_out_buf_aDeQ_ram_U/ram_reg     | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|FracNet__GCB3                    | out_buf_all_V_5_U/FracNet_out_buf_aDeQ_ram_U/ram_reg     | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|FracNet__GCB3                    | out_buf_all_V_4_U/FracNet_out_buf_aDeQ_ram_U/ram_reg     | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|FracNet__GCB3                    | out_buf_all_V_3_U/FracNet_out_buf_aDeQ_ram_U/ram_reg     | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|FracNet__GCB3                    | out_buf_all_V_2_U/FracNet_out_buf_aDeQ_ram_U/ram_reg     | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|FracNet__GCB3                    | out_buf_all_V_1_U/FracNet_out_buf_aDeQ_ram_U/ram_reg     | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|FracNet__GCB3                    | out_buf_all_V_0_U/FracNet_out_buf_aDeQ_ram_U/ram_reg     | 2 K x 16(READ_FIRST)   | W | R | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
+---------------------------------+----------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |pg_conv3x3_tile__GB0 |           1|     30398|
|2     |pg_conv3x3_tile__GB1 |           1|      8784|
|3     |pg_conv3x3_tile__GB2 |           1|     10980|
|4     |pg_conv3x3_tile__GB3 |           1|     15289|
|5     |pg_conv3x3_tile__GB4 |           1|     19381|
|6     |pg_conv3x3_tile__GB5 |           1|     20412|
|7     |pg_conv3x3_tile__GB6 |           1|     26896|
|8     |bn_relu_sc_relu__GB0 |           1|     10193|
|9     |bn_relu_sc_relu__GB1 |           1|      4073|
|10    |bn_relu_sc_relu__GB2 |           1|      4821|
|11    |bn_relu_sc_relu__GB3 |           1|      6255|
|12    |bn_relu_sc_relu__GB4 |           1|      8791|
|13    |bn_relu_sc_relu__GB5 |           1|     12304|
|14    |bn_relu_sc_relu__GB6 |           1|      6178|
|15    |FracNet__GCB0        |           1|     15582|
|16    |FracNet__GCB1        |           1|     14559|
|17    |FracNet__GCB2        |           1|     23339|
|18    |FracNet__GCB5        |           1|     22305|
|19    |FracNet__GCB6        |           1|     14313|
|20    |FracNet__GCB7        |           1|     13039|
|21    |FracNet__GCB8        |           1|      8961|
|22    |FracNet_GT0          |           1|     32029|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance inst/i_1_8/FracNet_BUS32_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1/FracNet_DDR512_m_axi_U/bus_write/buff_wdata/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1/FracNet_DDR512_m_axi_U/bus_write/buff_wdata/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1/FracNet_DDR512_m_axi_U/bus_write/buff_wdata/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1/FracNet_DDR512_m_axi_U/bus_write/buff_wdata/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1/FracNet_DDR512_m_axi_U/bus_write/buff_wdata/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1/FracNet_DDR512_m_axi_U/bus_write/buff_wdata/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1/FracNet_DDR512_m_axi_U/bus_write/buff_wdata/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1/FracNet_DDR512_m_axi_U/bus_write/buff_wdata/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1/FracNet_DDR512_m_axi_U/bus_read/buff_rdata/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1/FracNet_DDR512_m_axi_U/bus_read/buff_rdata/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1/FracNet_DDR512_m_axi_U/bus_read/buff_rdata/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1/FracNet_DDR512_m_axi_U/bus_read/buff_rdata/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1/FracNet_DDR512_m_axi_U/bus_read/buff_rdata/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1/FracNet_DDR512_m_axi_U/bus_read/buff_rdata/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1/FracNet_DDR512_m_axi_U/bus_read/buff_rdata/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1/FracNet_DDR512_m_axi_U/bus_read/buff_rdata/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_2/FracNet_BUS512_m_axi_U/bus_read/buff_rdata/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_2/FracNet_BUS512_m_axi_U/bus_read/buff_rdata/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_2/FracNet_BUS512_m_axi_U/bus_read/buff_rdata/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_2/FracNet_BUS512_m_axi_U/bus_read/buff_rdata/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_2/FracNet_BUS512_m_axi_U/bus_read/buff_rdata/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_2/FracNet_BUS512_m_axi_U/bus_read/buff_rdata/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_2/FracNet_BUS512_m_axi_U/bus_read/buff_rdata/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_2/FracNet_BUS512_m_axi_U/bus_read/buff_rdata/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_2/out_buf_sc_V_31_U/FracNet_out_buf_sbak_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_2/out_buf_sc_V_30_U/FracNet_out_buf_sbak_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_2/out_buf_sc_V_29_U/FracNet_out_buf_sbak_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_2/out_buf_sc_V_28_U/FracNet_out_buf_sbak_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_2/out_buf_sc_V_27_U/FracNet_out_buf_sbak_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_2/out_buf_sc_V_26_U/FracNet_out_buf_sbak_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_2/out_buf_sc_V_25_U/FracNet_out_buf_sbak_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_2/out_buf_sc_V_24_U/FracNet_out_buf_sbak_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_2/out_buf_sc_V_23_U/FracNet_out_buf_sbak_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_2/out_buf_sc_V_22_U/FracNet_out_buf_sbak_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_2/out_buf_sc_V_21_U/FracNet_out_buf_sbak_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_2/out_buf_sc_V_20_U/FracNet_out_buf_sbak_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_2/out_buf_sc_V_19_U/FracNet_out_buf_sbak_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_2/out_buf_sc_V_18_U/FracNet_out_buf_sbak_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_2/out_buf_sc_V_17_U/FracNet_out_buf_sbak_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_2/out_buf_sc_V_16_U/FracNet_out_buf_sbak_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_2/out_buf_sc_V_15_U/FracNet_out_buf_sbak_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_2/out_buf_sc_V_14_U/FracNet_out_buf_sbak_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_2/out_buf_sc_V_13_U/FracNet_out_buf_sbak_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_2/out_buf_sc_V_12_U/FracNet_out_buf_sbak_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_2/out_buf_sc_V_11_U/FracNet_out_buf_sbak_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_2/out_buf_sc_V_10_U/FracNet_out_buf_sbak_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_2/out_buf_sc_V_9_U/FracNet_out_buf_sbak_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_2/out_buf_sc_V_8_U/FracNet_out_buf_sbak_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_2/out_buf_sc_V_7_U/FracNet_out_buf_sbak_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_2/out_buf_sc_V_6_U/FracNet_out_buf_sbak_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_2/out_buf_sc_V_5_U/FracNet_out_buf_sbak_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_2/out_buf_sc_V_4_U/FracNet_out_buf_sbak_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7053' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_3/out_buf_all_V_31_U/FracNet_out_buf_aDeQ_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_3/out_buf_all_V_31_U/FracNet_out_buf_aDeQ_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_3/out_buf_all_V_30_U/FracNet_out_buf_aDeQ_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_3/out_buf_all_V_30_U/FracNet_out_buf_aDeQ_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_3/out_buf_all_V_29_U/FracNet_out_buf_aDeQ_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_3/out_buf_all_V_29_U/FracNet_out_buf_aDeQ_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_3/out_buf_all_V_28_U/FracNet_out_buf_aDeQ_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_3/out_buf_all_V_28_U/FracNet_out_buf_aDeQ_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_3/out_buf_all_V_27_U/FracNet_out_buf_aDeQ_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_3/out_buf_all_V_27_U/FracNet_out_buf_aDeQ_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_3/out_buf_all_V_26_U/FracNet_out_buf_aDeQ_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_3/out_buf_all_V_26_U/FracNet_out_buf_aDeQ_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_3/out_buf_all_V_25_U/FracNet_out_buf_aDeQ_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_3/out_buf_all_V_25_U/FracNet_out_buf_aDeQ_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_3/out_buf_all_V_24_U/FracNet_out_buf_aDeQ_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_3/out_buf_all_V_24_U/FracNet_out_buf_aDeQ_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_3/out_buf_all_V_23_U/FracNet_out_buf_aDeQ_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_3/out_buf_all_V_23_U/FracNet_out_buf_aDeQ_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_3/out_buf_all_V_22_U/FracNet_out_buf_aDeQ_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_3/out_buf_all_V_22_U/FracNet_out_buf_aDeQ_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_3/out_buf_all_V_21_U/FracNet_out_buf_aDeQ_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_3/out_buf_all_V_21_U/FracNet_out_buf_aDeQ_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_3/out_buf_all_V_20_U/FracNet_out_buf_aDeQ_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_3/out_buf_all_V_20_U/FracNet_out_buf_aDeQ_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_3/out_buf_all_V_19_U/FracNet_out_buf_aDeQ_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_3/out_buf_all_V_19_U/FracNet_out_buf_aDeQ_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_3/out_buf_all_V_18_U/FracNet_out_buf_aDeQ_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_3/out_buf_all_V_18_U/FracNet_out_buf_aDeQ_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_3/out_buf_all_V_17_U/FracNet_out_buf_aDeQ_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_3/out_buf_all_V_17_U/FracNet_out_buf_aDeQ_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_3/out_buf_all_V_16_U/FracNet_out_buf_aDeQ_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_3/out_buf_all_V_16_U/FracNet_out_buf_aDeQ_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_3/out_buf_all_V_15_U/FracNet_out_buf_aDeQ_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_3/out_buf_all_V_15_U/FracNet_out_buf_aDeQ_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_3/out_buf_all_V_14_U/FracNet_out_buf_aDeQ_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_3/out_buf_all_V_14_U/FracNet_out_buf_aDeQ_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_3/out_buf_all_V_13_U/FracNet_out_buf_aDeQ_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_3/out_buf_all_V_13_U/FracNet_out_buf_aDeQ_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_3/out_buf_all_V_12_U/FracNet_out_buf_aDeQ_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_3/out_buf_all_V_12_U/FracNet_out_buf_aDeQ_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_3/out_buf_all_V_11_U/FracNet_out_buf_aDeQ_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_3/out_buf_all_V_11_U/FracNet_out_buf_aDeQ_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_3/out_buf_all_V_10_U/FracNet_out_buf_aDeQ_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_3/out_buf_all_V_10_U/FracNet_out_buf_aDeQ_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_3/out_buf_all_V_9_U/FracNet_out_buf_aDeQ_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_3/out_buf_all_V_9_U/FracNet_out_buf_aDeQ_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_3/out_buf_all_V_8_U/FracNet_out_buf_aDeQ_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7053' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:09:47 ; elapsed = 00:10:08 . Memory (MB): peak = 3497.977 ; gain = 2092.176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |pg_conv3x3_tile__GB0 |           1|      8472|
|2     |pg_conv3x3_tile__GB1 |           1|      1656|
|3     |pg_conv3x3_tile__GB2 |           1|      2070|
|4     |pg_conv3x3_tile__GB3 |           1|      3016|
|5     |pg_conv3x3_tile__GB4 |           1|      5013|
|6     |pg_conv3x3_tile__GB5 |           1|      5521|
|7     |pg_conv3x3_tile__GB6 |           1|      6076|
|8     |bn_relu_sc_relu__GB0 |           1|      6518|
|9     |bn_relu_sc_relu__GB1 |           1|      2559|
|10    |bn_relu_sc_relu__GB2 |           1|      3046|
|11    |bn_relu_sc_relu__GB3 |           1|      3927|
|12    |bn_relu_sc_relu__GB4 |           1|      5421|
|13    |bn_relu_sc_relu__GB5 |           1|      9483|
|14    |bn_relu_sc_relu__GB6 |           1|      4774|
|15    |FracNet__GCB0        |           1|      9174|
|16    |FracNet__GCB1        |           1|     10646|
|17    |FracNet__GCB2        |           1|     12641|
|18    |FracNet__GCB5        |           1|     18065|
|19    |FracNet__GCB6        |           1|     10187|
|20    |FracNet__GCB7        |           1|     12248|
|21    |FracNet__GCB8        |           1|      7472|
|22    |FracNet_GT0          |           1|     17643|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net out_buf_all_V_0_we1 is driving 128 big block pins (URAM, BRAM and DSP loads). Created 32 replicas of its driver. 
INFO: [Synth 8-6064] Net DDR512_WVALID is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_1_41969 is driving 128 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
INFO: [Synth 8-6064] Net n_1_41944 is driving 128 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
INFO: [Synth 8-6064] Net feat_buf_all_1_V_address0[0] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net feat_buf_all_1_V_address0[1] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net feat_buf_all_1_V_address0[2] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net feat_buf_all_1_V_address0[3] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net feat_buf_all_1_V_address0[4] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net feat_buf_all_1_V_address0[5] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net feat_buf_all_1_V_address0[6] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net feat_buf_all_1_V_address0[7] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net feat_buf_all_1_V_address0[8] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net feat_buf_all_1_V_address0[9] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net feat_buf_all_1_V_address0[10] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net feat_buf_all_1_V_address0[11] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net feat_buf_all_1_V_address0[12] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net feat_buf_all_1_V_address0[13] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net feat_buf_all_1_V_address0[14] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_1_44141 is driving 128 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
INFO: [Synth 8-6064] Net n_1_37361 is driving 128 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
INFO: [Synth 8-6064] Net n_1_44142 is driving 128 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
INFO: [Synth 8-6064] Net n_1_41942 is driving 128 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
INFO: [Synth 8-6064] Net \zext_ln418_reg_26720_pp0_iter9_reg_reg[0]__0_n_1  is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net \zext_ln418_reg_26720_pp0_iter9_reg_reg[1]__0_n_1  is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net \zext_ln418_reg_26720_pp0_iter9_reg_reg[2]__0_n_1  is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net \zext_ln418_reg_26720_pp0_iter9_reg_reg[3]__0_n_1  is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net \zext_ln418_reg_26720_pp0_iter9_reg_reg[4]__0_n_1  is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net \zext_ln418_reg_26720_pp0_iter9_reg_reg[5]__0_n_1  is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net \zext_ln418_reg_26720_pp0_iter9_reg_reg[6]__0_n_1  is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net \zext_ln418_reg_26720_pp0_iter9_reg_reg[7]__0_n_1  is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net \zext_ln418_reg_26720_pp0_iter9_reg_reg[8]__0_n_1  is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net \zext_ln418_reg_26720_pp0_iter9_reg_reg[9]__0_n_1  is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net \zext_ln418_reg_26720_pp0_iter9_reg_reg[10]__0_n_1  is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net \zext_ln418_reg_26720_pp0_iter9_reg_reg[11]__0_n_1  is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net \zext_ln418_reg_26720_pp0_iter9_reg_reg[12]__0_n_1  is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net \zext_ln418_reg_26720_pp0_iter9_reg_reg[13]__0_n_1  is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net \zext_ln418_reg_26720_pp0_iter9_reg_reg[14]__0_n_1  is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_1_40648 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_1_40650 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_1_40652 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_1_40654 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_1_40656 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_1_40658 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_1_40660 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_1_40662 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_1_40664 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_1_40666 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_1_40668 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_1_40670 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_1_40672 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_1_40674 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_1_40676 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin i_1_3427:I2 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_3429:I2 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_3430:I3 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_3431:I3 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_3434:I2 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_3436:I2 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_3437:I3 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_3438:I3 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_3441:I2 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_3443:I2 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_3444:I3 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_3445:I3 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_3448:I2 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_3450:I2 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_3451:I3 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_3452:I3 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_3455:I2 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_3457:I2 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_3458:I3 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_3459:I3 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_3462:I2 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_3464:I2 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_3465:I3 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_3466:I3 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_3469:I2 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_3471:I2 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_3472:I3 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_3473:I3 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_3476:I2 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_3478:I2 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_3479:I3 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_3480:I3 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_3483:I2 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_3485:I2 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_3486:I3 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_3487:I3 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_3490:I2 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_3492:I2 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_3493:I3 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_3494:I3 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_3497:I2 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_3499:I2 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_3500:I3 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_3501:I3 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_3503:I0 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_3504:I3 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_3505:I3 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_3506:I2 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_3508:I2 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_3511:I3 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_3512:I3 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_3513:I2 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_3515:I2 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_3518:I3 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_3519:I3 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_3520:I2 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_3522:I2 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_3525:I3 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_3526:I3 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_3527:I2 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_3529:I2 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_3532:I3 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_3533:I3 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_3534:I2 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_3536:I2 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_3539:I3 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_3540:I3 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_3541:I2 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_3543:I2 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_3546:I3 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_3547:I3 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_3548:I2 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_3550:I2 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_3553:I3 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_3554:I3 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_3555:I2 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_3557:I2 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_3560:I3 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_3561:I3 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_3562:I2 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_3564:I2 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_3567:I3 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_3568:I3 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_3569:I2 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_3571:I2 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_3574:I3 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_3575:I3 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_3576:I2 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_3578:I2 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_30954:I3 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_30955:I4 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_30956:I5 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_30957:I3 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_30958:I4 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_30959:I5 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_30960:I3 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_30961:I4 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_30962:I5 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_30963:I3 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_1_30964:I4 to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:10:45 ; elapsed = 00:11:07 . Memory (MB): peak = 3573.520 ; gain = 2167.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:10:45 ; elapsed = 00:11:07 . Memory (MB): peak = 3573.520 ; gain = 2167.719
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:11:25 ; elapsed = 00:11:48 . Memory (MB): peak = 3573.520 ; gain = 2167.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:11:26 ; elapsed = 00:11:49 . Memory (MB): peak = 3573.520 ; gain = 2167.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:11:34 ; elapsed = 00:11:56 . Memory (MB): peak = 3573.520 ; gain = 2167.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:11:34 ; elapsed = 00:11:57 . Memory (MB): peak = 3573.520 ; gain = 2167.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                                        | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|FracNet     | grp_pg_conv3x3_tile_fu_3442/select_ln129_10_reg_25683_pp0_iter6_reg_reg[15]                                                                     | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|FracNet     | grp_pg_conv3x3_tile_fu_3442/msb_partial_out_feat_41_reg_25678_pp0_iter6_reg_reg[15]                                                             | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|FracNet     | grp_pg_conv3x3_tile_fu_3442/msb_partial_out_feat_63_reg_25788_pp0_iter6_reg_reg[15]                                                             | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|FracNet     | grp_pg_conv3x3_tile_fu_3442/msb_partial_out_feat_47_reg_25708_pp0_iter6_reg_reg[15]                                                             | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|FracNet     | grp_pg_conv3x3_tile_fu_3442/msb_partial_out_feat_35_reg_25648_pp0_iter6_reg_reg[15]                                                             | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|FracNet     | grp_pg_conv3x3_tile_fu_3442/msb_partial_out_feat_39_reg_25668_pp0_iter6_reg_reg[15]                                                             | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|FracNet     | grp_pg_conv3x3_tile_fu_3442/select_ln129_28_reg_25773_pp0_iter6_reg_reg[15]                                                                     | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|FracNet     | grp_pg_conv3x3_tile_fu_3442/select_ln129_4_reg_25653_pp0_iter6_reg_reg[15]                                                                      | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|FracNet     | grp_pg_conv3x3_tile_fu_3442/msb_partial_out_feat_59_reg_25768_pp0_iter6_reg_reg[15]                                                             | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|FracNet     | grp_pg_conv3x3_tile_fu_3442/msb_partial_out_feat_45_reg_25698_pp0_iter6_reg_reg[15]                                                             | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|FracNet     | grp_pg_conv3x3_tile_fu_3442/msb_partial_out_feat_51_reg_25728_pp0_iter6_reg_reg[15]                                                             | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|FracNet     | grp_pg_conv3x3_tile_fu_3442/select_ln129_30_reg_25783_pp0_iter6_reg_reg[15]                                                                     | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|FracNet     | grp_pg_conv3x3_tile_fu_3442/select_ln129_16_reg_25713_pp0_iter6_reg_reg[15]                                                                     | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|FracNet     | grp_pg_conv3x3_tile_fu_3442/select_ln129_14_reg_25703_pp0_iter6_reg_reg[15]                                                                     | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|FracNet     | grp_pg_conv3x3_tile_fu_3442/select_ln129_26_reg_25763_pp0_iter6_reg_reg[15]                                                                     | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|FracNet     | grp_pg_conv3x3_tile_fu_3442/select_ln129_12_reg_25693_pp0_iter6_reg_reg[15]                                                                     | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|FracNet     | grp_pg_conv3x3_tile_fu_3442/msb_partial_out_feat_57_reg_25758_pp0_iter6_reg_reg[15]                                                             | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|FracNet     | grp_pg_conv3x3_tile_fu_3442/msb_partial_out_feat_43_reg_25688_pp0_iter6_reg_reg[15]                                                             | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|FracNet     | grp_pg_conv3x3_tile_fu_3442/select_ln129_18_reg_25723_pp0_iter6_reg_reg[15]                                                                     | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|FracNet     | grp_pg_conv3x3_tile_fu_3442/select_ln129_8_reg_25673_pp0_iter6_reg_reg[15]                                                                      | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|FracNet     | grp_pg_conv3x3_tile_fu_3442/msb_partial_out_feat_37_reg_25658_pp0_iter6_reg_reg[15]                                                             | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|FracNet     | grp_pg_conv3x3_tile_fu_3442/select_ln129_2_reg_25643_pp0_iter6_reg_reg[15]                                                                      | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|FracNet     | grp_pg_conv3x3_tile_fu_3442/msb_partial_out_feat_33_reg_25638_pp0_iter6_reg_reg[15]                                                             | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|FracNet     | grp_pg_conv3x3_tile_fu_3442/select_ln129_20_reg_25733_pp0_iter6_reg_reg[15]                                                                     | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|FracNet     | grp_pg_conv3x3_tile_fu_3442/msb_partial_out_feat_61_reg_25778_pp0_iter6_reg_reg[15]                                                             | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|FracNet     | grp_pg_conv3x3_tile_fu_3442/msb_partial_out_feat_53_reg_25738_pp0_iter6_reg_reg[15]                                                             | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|FracNet     | grp_pg_conv3x3_tile_fu_3442/select_ln129_22_reg_25743_pp0_iter6_reg_reg[15]                                                                     | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|FracNet     | grp_pg_conv3x3_tile_fu_3442/msb_outputs_0_V_add_reg_24761_pp0_iter6_reg_reg[10]                                                                 | 4      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|FracNet     | grp_pg_conv3x3_tile_fu_3442/msb_partial_out_feat_55_reg_25748_pp0_iter6_reg_reg[15]                                                             | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|FracNet     | grp_pg_conv3x3_tile_fu_3442/select_ln129_24_reg_25753_pp0_iter6_reg_reg[15]                                                                     | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|FracNet     | grp_pg_conv3x3_tile_fu_3442/msb_partial_out_feat_49_reg_25718_pp0_iter6_reg_reg[15]                                                             | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|FracNet     | grp_pg_conv3x3_tile_fu_3442/select_ln129_6_reg_25663_pp0_iter6_reg_reg[15]                                                                      | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|FracNet     | grp_pg_conv3x3_tile_fu_3442/select_ln129_reg_25633_pp0_iter6_reg_reg[15]                                                                        | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|FracNet     | grp_bn_relu_sc_relu_fu_4278/out_buf_sc_27_V_loa_reg_80464_pp0_iter16_reg_reg[15]                                                                | 13     | 12    | NO           | NO                 | YES               | 12     | 0       | 
|FracNet     | grp_bn_relu_sc_relu_fu_4278/out_buf_sc_26_V_loa_reg_80459_pp0_iter16_reg_reg[15]                                                                | 13     | 12    | NO           | NO                 | YES               | 12     | 0       | 
|FracNet     | grp_bn_relu_sc_relu_fu_4278/out_buf_sc_25_V_loa_reg_80454_pp0_iter16_reg_reg[15]                                                                | 13     | 12    | NO           | NO                 | YES               | 12     | 0       | 
|FracNet     | grp_bn_relu_sc_relu_fu_4278/out_buf_sc_24_V_loa_reg_80449_pp0_iter16_reg_reg[15]                                                                | 13     | 12    | NO           | NO                 | YES               | 12     | 0       | 
|FracNet     | grp_bn_relu_sc_relu_fu_4278/out_buf_sc_23_V_loa_reg_80444_pp0_iter16_reg_reg[15]                                                                | 13     | 12    | NO           | NO                 | YES               | 12     | 0       | 
|FracNet     | grp_bn_relu_sc_relu_fu_4278/out_buf_sc_22_V_loa_reg_80439_pp0_iter16_reg_reg[15]                                                                | 13     | 12    | NO           | NO                 | YES               | 12     | 0       | 
|FracNet     | grp_bn_relu_sc_relu_fu_4278/out_buf_sc_29_V_loa_reg_80474_pp0_iter16_reg_reg[15]                                                                | 13     | 12    | NO           | NO                 | YES               | 12     | 0       | 
|FracNet     | grp_bn_relu_sc_relu_fu_4278/out_buf_sc_21_V_loa_reg_80434_pp0_iter16_reg_reg[15]                                                                | 13     | 12    | NO           | NO                 | YES               | 12     | 0       | 
|FracNet     | grp_bn_relu_sc_relu_fu_4278/out_buf_sc_30_V_loa_reg_80479_pp0_iter16_reg_reg[15]                                                                | 13     | 12    | NO           | NO                 | YES               | 12     | 0       | 
|FracNet     | grp_bn_relu_sc_relu_fu_4278/out_buf_sc_19_V_loa_reg_80424_pp0_iter16_reg_reg[15]                                                                | 13     | 12    | NO           | NO                 | YES               | 12     | 0       | 
|FracNet     | grp_bn_relu_sc_relu_fu_4278/out_buf_sc_31_V_loa_reg_80484_pp0_iter16_reg_reg[15]                                                                | 13     | 12    | NO           | NO                 | YES               | 12     | 0       | 
|FracNet     | grp_bn_relu_sc_relu_fu_4278/out_buf_sc_17_V_loa_reg_80414_pp0_iter16_reg_reg[15]                                                                | 13     | 12    | NO           | NO                 | YES               | 12     | 0       | 
|FracNet     | grp_bn_relu_sc_relu_fu_4278/out_buf_sc_18_V_loa_reg_80419_pp0_iter16_reg_reg[15]                                                                | 13     | 12    | NO           | NO                 | YES               | 12     | 0       | 
|FracNet     | grp_bn_relu_sc_relu_fu_4278/out_buf_sc_16_V_loa_reg_80409_pp0_iter16_reg_reg[15]                                                                | 13     | 12    | NO           | NO                 | YES               | 12     | 0       | 
|FracNet     | grp_bn_relu_sc_relu_fu_4278/out_buf_sc_15_V_loa_reg_80404_pp0_iter16_reg_reg[15]                                                                | 13     | 12    | NO           | NO                 | YES               | 12     | 0       | 
|FracNet     | grp_bn_relu_sc_relu_fu_4278/out_buf_sc_14_V_loa_reg_80399_pp0_iter16_reg_reg[15]                                                                | 13     | 12    | NO           | NO                 | YES               | 12     | 0       | 
|FracNet     | grp_bn_relu_sc_relu_fu_4278/out_buf_sc_13_V_loa_reg_80394_pp0_iter16_reg_reg[15]                                                                | 13     | 12    | NO           | NO                 | YES               | 12     | 0       | 
|FracNet     | grp_bn_relu_sc_relu_fu_4278/out_buf_sc_12_V_loa_reg_80389_pp0_iter16_reg_reg[15]                                                                | 13     | 12    | NO           | NO                 | YES               | 12     | 0       | 
|FracNet     | grp_bn_relu_sc_relu_fu_4278/out_buf_sc_11_V_loa_reg_80384_pp0_iter16_reg_reg[15]                                                                | 13     | 12    | NO           | NO                 | YES               | 12     | 0       | 
|FracNet     | grp_bn_relu_sc_relu_fu_4278/out_buf_sc_10_V_loa_reg_80379_pp0_iter16_reg_reg[15]                                                                | 13     | 12    | NO           | NO                 | YES               | 12     | 0       | 
|FracNet     | grp_bn_relu_sc_relu_fu_4278/out_buf_sc_9_V_load_reg_80374_pp0_iter16_reg_reg[15]                                                                | 13     | 12    | NO           | NO                 | YES               | 12     | 0       | 
|FracNet     | grp_bn_relu_sc_relu_fu_4278/out_buf_sc_8_V_load_reg_80369_pp0_iter16_reg_reg[15]                                                                | 13     | 12    | NO           | NO                 | YES               | 12     | 0       | 
|FracNet     | grp_bn_relu_sc_relu_fu_4278/out_buf_sc_7_V_load_reg_80364_pp0_iter16_reg_reg[15]                                                                | 13     | 12    | NO           | NO                 | YES               | 12     | 0       | 
|FracNet     | grp_bn_relu_sc_relu_fu_4278/out_buf_sc_6_V_load_reg_80359_pp0_iter16_reg_reg[15]                                                                | 13     | 12    | NO           | NO                 | YES               | 12     | 0       | 
|FracNet     | grp_bn_relu_sc_relu_fu_4278/out_buf_sc_5_V_load_reg_80354_pp0_iter16_reg_reg[15]                                                                | 13     | 12    | NO           | NO                 | YES               | 12     | 0       | 
|FracNet     | grp_bn_relu_sc_relu_fu_4278/out_buf_sc_4_V_load_reg_80349_pp0_iter16_reg_reg[15]                                                                | 13     | 12    | NO           | NO                 | YES               | 12     | 0       | 
|FracNet     | grp_bn_relu_sc_relu_fu_4278/out_buf_sc_2_V_load_reg_80339_pp0_iter16_reg_reg[15]                                                                | 13     | 12    | NO           | NO                 | YES               | 12     | 0       | 
|FracNet     | grp_bn_relu_sc_relu_fu_4278/out_buf_sc_0_V_load_reg_80329_pp0_iter16_reg_reg[15]                                                                | 13     | 12    | NO           | NO                 | YES               | 12     | 0       | 
|FracNet     | grp_bn_relu_sc_relu_fu_4278/out_buf_sc_1_V_load_reg_80334_pp0_iter16_reg_reg[15]                                                                | 13     | 12    | NO           | NO                 | YES               | 12     | 0       | 
|FracNet     | grp_bn_relu_sc_relu_fu_4278/out_buf_sc_3_V_load_reg_80344_pp0_iter16_reg_reg[15]                                                                | 13     | 12    | NO           | NO                 | YES               | 12     | 0       | 
|FracNet     | grp_bn_relu_sc_relu_fu_4278/add_ln366_reg_80489_pp0_iter21_reg_reg[15]                                                                          | 17     | 16    | NO           | NO                 | YES               | 16     | 0       | 
|FracNet     | grp_bn_relu_sc_relu_fu_4278/select_ln371_reg_80082_pp0_iter19_reg_reg[6]                                                                        | 16     | 7     | NO           | NO                 | YES               | 7      | 0       | 
|FracNet     | grp_bn_relu_sc_relu_fu_4278/select_ln371_1_reg_80095_pp0_iter16_reg_reg[3]                                                                      | 15     | 4     | NO           | NO                 | YES               | 4      | 0       | 
|FracNet     | grp_bn_relu_sc_relu_fu_4278/icmp_ln362_reg_80073_pp0_iter26_reg_reg[0]                                                                          | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|FracNet     | grp_bn_relu_sc_relu_fu_4278/out_buf_sc_20_V_loa_reg_80429_pp0_iter16_reg_reg[15]                                                                | 13     | 12    | NO           | NO                 | YES               | 12     | 0       | 
|FracNet     | grp_bn_relu_sc_relu_fu_4278/out_buf_sc_28_V_loa_reg_80469_pp0_iter16_reg_reg[15]                                                                | 13     | 12    | NO           | NO                 | YES               | 12     | 0       | 
|FracNet     | grp_bn_relu_small_fu_5625/icmp_ln291_reg_25426_pp0_iter11_reg_reg[0]                                                                            | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|FracNet     | grp_bn_relu_small_fu_5625/col_0_mid2_reg_25435_pp0_iter4_reg_reg[6]                                                                             | 3      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|FracNet     | zext_ln418_reg_26720_pp0_iter9_reg_reg[15]                                                                                                      | 7      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|FracNet     | grp_load_shortcut_fu_5910/icmp_ln258_reg_1417_pp0_iter11_reg_reg[0]                                                                             | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|FracNet     | grp_load_shortcut_fu_5910/add_ln339_reg_1449_pp0_iter12_reg_reg[9]                                                                              | 11     | 10    | NO           | NO                 | YES               | 10     | 0       | 
|FracNet     | grp_load_conv3x3_weights_fu_6000/FracNet_urem_5ns_bkb_U1/FracNet_urem_5ns_bkb_div_U/FracNet_urem_5ns_bkb_div_u_0/loop[0].dividend_tmp_reg[1][4] | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|FracNet     | grp_load_conv3x3_weights_fu_6000/FracNet_urem_5ns_bkb_U1/FracNet_urem_5ns_bkb_div_U/FracNet_urem_5ns_bkb_div_u_0/loop[1].dividend_tmp_reg[2][4] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|FracNet     | grp_load_conv3x3_weights_fu_6000/FracNet_urem_5ns_bkb_U1/FracNet_urem_5ns_bkb_div_U/FracNet_urem_5ns_bkb_div_u_0/loop[2].dividend_tmp_reg[3][4] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|FracNet     | grp_load_conv3x3_weights_fu_6000/FracNet_urem_5ns_bkb_U1/FracNet_urem_5ns_bkb_div_U/FracNet_urem_5ns_bkb_div_u_0/loop[3].dividend_tmp_reg[4][4] | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|FracNet     | grp_load_conv3x3_weights_fu_6000/icmp_ln180_reg_3664_pp0_iter7_reg_reg[0]                                                                       | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|FracNet     | grp_load_conv3x3_weights_fu_6000/add_ln185_reg_3787_pp0_iter8_reg_reg[25]                                                                       | 7      | 26    | NO           | NO                 | YES               | 26     | 0       | 
|FracNet     | grp_load_conv3x3_weights_fu_6000/select_ln181_2_reg_3772_pp0_iter15_reg_reg[1]                                                                  | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|FracNet     | grp_load_conv3x3_weights_fu_6000/select_ln181_reg_3763_pp0_iter15_reg_reg[1]                                                                    | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|FracNet     | grp_load_conv3x3_weights_fu_6000/select_ln180_1_reg_3689_pp0_iter15_reg_reg[0]                                                                  | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|FracNet     | and_ln417_1_reg_26700_pp0_iter8_reg_reg[0]                                                                                                      | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|FracNet     | grp_bn_relu_sc_relu_fu_4278/FracNet_udiv_4ns_pcA_U823/FracNet_udiv_4ns_pcA_div_U/FracNet_udiv_4ns_pcA_div_u_0/r_stage_reg[4]                    | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|FracNet     | grp_bn_relu_sc_relu_fu_4278/FracNet_sdiv_32nsocq_U822/FracNet_sdiv_32nsocq_div_U/FracNet_sdiv_32nsocq_div_u_0/r_stage_reg[32]                   | 32     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|FracNet     | ap_CS_fsm_reg[7]                                                                                                                                | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|FracNet     | grp_bn_relu_sc_relu_fu_4278/ap_enable_reg_pp0_iter21_reg                                                                                        | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|FracNet     | grp_bn_relu_sc_relu_fu_4278/ap_enable_reg_pp0_iter26_reg                                                                                        | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|FracNet     | grp_bn_relu_small_fu_5625/ap_enable_reg_pp0_iter6_reg                                                                                           | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|FracNet     | grp_bn_relu_small_fu_5625/ap_enable_reg_pp0_iter11_reg                                                                                          | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|FracNet     | grp_load_shortcut_fu_5910/ap_enable_reg_pp0_iter5_reg                                                                                           | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|FracNet     | grp_load_shortcut_fu_5910/ap_enable_reg_pp0_iter12_reg                                                                                          | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|FracNet     | grp_load_conv3x3_weights_fu_6000/ap_enable_reg_pp0_iter9_reg                                                                                    | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|FracNet     | grp_load_conv3x3_weights_fu_6000/ap_enable_reg_pp0_iter15_reg                                                                                   | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[4]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[4]  | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[14] | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[4]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__4     | mem_reg[4]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[4]  | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__6     | mem_reg[14] | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__7     | mem_reg[4]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__8     | mem_reg[4]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__9     | mem_reg[4]  | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__10    | mem_reg[14] | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__11    | mem_reg[4]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------------+------+
|      |Cell              |Count |
+------+------------------+------+
|1     |CARRY8            |  2713|
|2     |DSP_ALU           |   214|
|3     |DSP_ALU_1         |    35|
|4     |DSP_A_B_DATA      |     7|
|5     |DSP_A_B_DATA_1    |    39|
|6     |DSP_A_B_DATA_2    |    71|
|7     |DSP_A_B_DATA_3    |    96|
|8     |DSP_A_B_DATA_4    |    33|
|9     |DSP_A_B_DATA_5    |     2|
|10    |DSP_A_B_DATA_6    |     1|
|11    |DSP_C_DATA        |   140|
|12    |DSP_C_DATA_1      |   109|
|13    |DSP_MULTIPLIER    |   248|
|14    |DSP_MULTIPLIER_1  |     1|
|15    |DSP_M_DATA        |   214|
|16    |DSP_M_DATA_1      |    35|
|17    |DSP_OUTPUT        |   214|
|18    |DSP_OUTPUT_1      |    35|
|19    |DSP_PREADD        |   249|
|20    |DSP_PREADD_DATA   |   248|
|21    |DSP_PREADD_DATA_1 |     1|
|22    |LUT1              |   526|
|23    |LUT2              |  9291|
|24    |LUT3              | 15192|
|25    |LUT4              |  8756|
|26    |LUT5              |  8098|
|27    |LUT6              | 19234|
|28    |MUXF7             |    19|
|29    |RAMB18E2          |     5|
|30    |RAMB18E2_1        |    32|
|31    |RAMB36E2_24       |    22|
|32    |RAMB36E2_25       |    32|
|33    |RAMB36E2_26       |    64|
|34    |RAMB36E2_27       |    64|
|35    |SRL16E            |  1229|
|36    |SRLC32E           |     1|
|37    |FDRE              | 87208|
|38    |FDSE              |  3731|
+------+------------------+------+

Report Instance Areas: 
+------+----------------------------------------+-----------------------------------------------------------------------------------------------------+-------+
|      |Instance                                |Module                                                                                               |Cells  |
+------+----------------------------------------+-----------------------------------------------------------------------------------------------------+-------+
|1     |top                                     |                                                                                                     | 158209|
|2     |  inst                                  |FracNet                                                                                              | 158209|
|3     |    index_feature_reg_26709_reg         |index_feature_reg_26709_reg_funnel                                                                   |      8|
|4     |    FracNet_BUS32_m_axi_U               |FracNet_BUS32_m_axi                                                                                  |    974|
|5     |      bus_read                          |FracNet_BUS32_m_axi_read                                                                             |    974|
|6     |        buff_rdata                      |FracNet_BUS32_m_axi_buffer__parameterized0                                                           |    172|
|7     |        fifo_rctl                       |FracNet_BUS32_m_axi_fifo__parameterized1                                                             |     67|
|8     |        fifo_rreq                       |FracNet_BUS32_m_axi_fifo__parameterized0                                                             |     90|
|9     |        rs_rdata                        |FracNet_BUS32_m_axi_reg_slice__parameterized0                                                        |    154|
|10    |        rs_rreq                         |FracNet_BUS32_m_axi_reg_slice                                                                        |    132|
|11    |    FracNet_BUS512_m_axi_U              |FracNet_BUS512_m_axi                                                                                 |   4439|
|12    |      bus_read                          |FracNet_BUS512_m_axi_read                                                                            |   4439|
|13    |        buff_rdata                      |FracNet_BUS512_m_axi_buffer__parameterized0                                                          |   1618|
|14    |        fifo_rctl                       |FracNet_BUS512_m_axi_fifo__parameterized1                                                            |     56|
|15    |        fifo_rreq                       |FracNet_BUS512_m_axi_fifo__parameterized0                                                            |    182|
|16    |        rs_rdata                        |FracNet_BUS512_m_axi_reg_slice__parameterized0                                                       |   1588|
|17    |        rs_rreq                         |FracNet_BUS512_m_axi_reg_slice                                                                       |    172|
|18    |    FracNet_CTRL_s_axi_U                |FracNet_CTRL_s_axi                                                                                   |    476|
|19    |    FracNet_DDR512_m_axi_U              |FracNet_DDR512_m_axi                                                                                 |   7287|
|20    |      bus_read                          |FracNet_DDR512_m_axi_read                                                                            |   4349|
|21    |        buff_rdata                      |FracNet_DDR512_m_axi_buffer__parameterized0                                                          |   1619|
|22    |        fifo_rctl                       |FracNet_DDR512_m_axi_fifo__parameterized1_635                                                        |     56|
|23    |        fifo_rreq                       |FracNet_DDR512_m_axi_fifo__parameterized0_636                                                        |    182|
|24    |        rs_rdata                        |FracNet_DDR512_m_axi_reg_slice__parameterized0                                                       |   1550|
|25    |        rs_rreq                         |FracNet_DDR512_m_axi_reg_slice_637                                                                   |    119|
|26    |      bus_write                         |FracNet_DDR512_m_axi_write                                                                           |   2920|
|27    |        buff_wdata                      |FracNet_DDR512_m_axi_buffer                                                                          |   1624|
|28    |        \bus_equal_gen.fifo_burst       |FracNet_DDR512_m_axi_fifo                                                                            |     33|
|29    |        fifo_resp                       |FracNet_DDR512_m_axi_fifo__parameterized1                                                            |     62|
|30    |        fifo_resp_to_user               |FracNet_DDR512_m_axi_fifo__parameterized2                                                            |     16|
|31    |        fifo_wreq                       |FracNet_DDR512_m_axi_fifo__parameterized0                                                            |    183|
|32    |        rs_wreq                         |FracNet_DDR512_m_axi_reg_slice                                                                       |     89|
|33    |      wreq_throttl                      |FracNet_DDR512_m_axi_throttl                                                                         |     18|
|34    |    feat_buf_all_0_V_U                  |FracNet_feat_buf_CeG                                                                                 |    129|
|35    |      FracNet_feat_buf_CeG_ram_U        |FracNet_feat_buf_CeG_ram                                                                             |    129|
|36    |    feat_buf_all_1_V_U                  |FracNet_feat_buf_9j0                                                                                 |    135|
|37    |      FracNet_feat_buf_9j0_ram_U        |FracNet_feat_buf_9j0_ram                                                                             |    135|
|38    |    grp_avgpool_fu_5765                 |avgpool                                                                                              |   6100|
|39    |      add_ln1265_reg_15415_reg          |\grp_avgpool_fu_5765/add_ln1265_reg_15415_reg_funnel                                                 |      8|
|40    |    grp_bn_relu_sc_relu_fu_4278         |bn_relu_sc_relu                                                                                      |  32865|
|41    |      mul_ln1118_160_reg_90851_reg      |\grp_bn_relu_sc_relu_fu_4278/mul_ln1118_125_reg_84066_reg_funnel__27                                 |      8|
|42    |      mul_ln1118_162_reg_90863_reg      |\grp_bn_relu_sc_relu_fu_4278/mul_ln1118_125_reg_84066_reg_funnel__42                                 |      8|
|43    |      mul_ln1118_163_reg_90869_reg      |\grp_bn_relu_sc_relu_fu_4278/mul_ln1118_125_reg_84066_reg_funnel__17                                 |      8|
|44    |      mul_ln1118_167_reg_90893_reg      |\grp_bn_relu_sc_relu_fu_4278/mul_ln1118_125_reg_84066_reg_funnel__45                                 |      8|
|45    |      mul_ln1118_168_reg_90899_reg      |\grp_bn_relu_sc_relu_fu_4278/mul_ln1118_125_reg_84066_reg_funnel__39                                 |      8|
|46    |      mul_ln1118_170_reg_90911_reg      |\grp_bn_relu_sc_relu_fu_4278/mul_ln1118_125_reg_84066_reg_funnel__3                                  |      8|
|47    |      mul_ln1118_173_reg_90929_reg      |\grp_bn_relu_sc_relu_fu_4278/mul_ln1118_125_reg_84066_reg_funnel__44                                 |      8|
|48    |      mul_ln1118_177_reg_90953_reg      |\grp_bn_relu_sc_relu_fu_4278/mul_ln1118_125_reg_84066_reg_funnel__35                                 |      8|
|49    |      add_ln1192_79_fu_20917_p2         |\grp_bn_relu_sc_relu_fu_4278/add_ln1192_66_fu_17732_p2_funnel__24                                    |      8|
|50    |      mul_ln1118_111_reg_83982_reg      |\grp_bn_relu_sc_relu_fu_4278/mul_ln1118_125_reg_84066_reg_funnel__22                                 |      8|
|51    |      mul_ln1118_185_reg_91001_reg      |\grp_bn_relu_sc_relu_fu_4278/mul_ln1118_125_reg_84066_reg_funnel__25                                 |      8|
|52    |      mul_ln1118_172_reg_90923_reg      |\grp_bn_relu_sc_relu_fu_4278/mul_ln1118_125_reg_84066_reg_funnel__30                                 |      8|
|53    |      mul_ln1118_169_reg_90905_reg      |\grp_bn_relu_sc_relu_fu_4278/mul_ln1118_125_reg_84066_reg_funnel__34                                 |      8|
|54    |      mul_ln1118_166_reg_90887_reg      |\grp_bn_relu_sc_relu_fu_4278/mul_ln1118_125_reg_84066_reg_funnel__4                                  |      8|
|55    |      mul_ln1118_187_reg_91013_reg      |\grp_bn_relu_sc_relu_fu_4278/mul_ln1118_125_reg_84066_reg_funnel__6                                  |      8|
|56    |      mul_ln1118_179_reg_90965_reg      |\grp_bn_relu_sc_relu_fu_4278/mul_ln1118_125_reg_84066_reg_funnel__43                                 |      8|
|57    |      mul_ln1118_164_reg_90875_reg      |\grp_bn_relu_sc_relu_fu_4278/mul_ln1118_125_reg_84066_reg_funnel__32                                 |      8|
|58    |      add_ln1192_87_fu_22877_p2         |\grp_bn_relu_sc_relu_fu_4278/add_ln1192_66_fu_17732_p2_funnel__22                                    |      8|
|59    |      add_ln1192_64_fu_17242_p2         |\grp_bn_relu_sc_relu_fu_4278/add_ln1192_66_fu_17732_p2_funnel__12                                    |      8|
|60    |      mul_ln1118_96_reg_83892_reg       |\grp_bn_relu_sc_relu_fu_4278/mul_ln1118_125_reg_84066_reg_funnel__28                                 |      8|
|61    |      mul_ln1118_119_reg_84030_reg      |\grp_bn_relu_sc_relu_fu_4278/mul_ln1118_125_reg_84066_reg_funnel__5                                  |      8|
|62    |      mul_ln1118_188_reg_91019_reg      |\grp_bn_relu_sc_relu_fu_4278/mul_ln1118_125_reg_84066_reg_funnel__18                                 |      8|
|63    |      mul_ln1118_186_reg_91007_reg      |\grp_bn_relu_sc_relu_fu_4278/mul_ln1118_125_reg_84066_reg_funnel__11                                 |      8|
|64    |      add_ln1192_71_fu_18957_p2         |\grp_bn_relu_sc_relu_fu_4278/add_ln1192_66_fu_17732_p2_funnel__3                                     |      8|
|65    |      add_ln1192_78_fu_20672_p2         |\grp_bn_relu_sc_relu_fu_4278/add_ln1192_66_fu_17732_p2_funnel__19                                    |      8|
|66    |      mul_ln1118_110_reg_83976_reg      |\grp_bn_relu_sc_relu_fu_4278/mul_ln1118_125_reg_84066_reg_funnel__15                                 |      8|
|67    |      add_ln1192_68_fu_18222_p2         |\grp_bn_relu_sc_relu_fu_4278/add_ln1192_66_fu_17732_p2_funnel__15                                    |      8|
|68    |      mul_ln1118_100_reg_83916_reg      |\grp_bn_relu_sc_relu_fu_4278/mul_ln1118_125_reg_84066_reg_funnel__19                                 |      8|
|69    |      mul_ln1118_182_reg_90983_reg      |\grp_bn_relu_sc_relu_fu_4278/mul_ln1118_125_reg_84066_reg_funnel__8                                  |      8|
|70    |      mul_ln1118_183_reg_90989_reg      |\grp_bn_relu_sc_relu_fu_4278/mul_ln1118_125_reg_84066_reg_funnel__21                                 |      8|
|71    |      mul_ln1118_103_reg_83934_reg      |\grp_bn_relu_sc_relu_fu_4278/mul_ln1118_125_reg_84066_reg_funnel__10                                 |      8|
|72    |      mul_ln1118_175_reg_90941_reg      |\grp_bn_relu_sc_relu_fu_4278/mul_ln1118_125_reg_84066_reg_funnel__24                                 |      8|
|73    |      mul_ln1118_174_reg_90935_reg      |\grp_bn_relu_sc_relu_fu_4278/mul_ln1118_125_reg_84066_reg_funnel__37                                 |      8|
|74    |      add_ln1192_75_fu_19937_p2         |\grp_bn_relu_sc_relu_fu_4278/add_ln1192_66_fu_17732_p2_funnel__7                                     |      8|
|75    |      add_ln1192_86_fu_22632_p2         |\grp_bn_relu_sc_relu_fu_4278/add_ln1192_66_fu_17732_p2_funnel__9                                     |      8|
|76    |      mul_ln1118_118_reg_84024_reg      |\grp_bn_relu_sc_relu_fu_4278/mul_ln1118_125_reg_84066_reg_funnel__26                                 |      8|
|77    |      add_ln1192_84_fu_22142_p2         |\grp_bn_relu_sc_relu_fu_4278/add_ln1192_66_fu_17732_p2_funnel__5                                     |      8|
|78    |      mul_ln1118_116_reg_84012_reg      |\grp_bn_relu_sc_relu_fu_4278/mul_ln1118_125_reg_84066_reg_funnel__2                                  |      8|
|79    |      mul_ln1118_107_reg_83958_reg      |\grp_bn_relu_sc_relu_fu_4278/mul_ln1118_125_reg_84066_reg_funnel__46                                 |      8|
|80    |      mul_ln1118_184_reg_90995_reg      |\grp_bn_relu_sc_relu_fu_4278/mul_ln1118_125_reg_84066_reg_funnel__13                                 |      8|
|81    |      add_ln1192_89_fu_23367_p2         |\grp_bn_relu_sc_relu_fu_4278/add_ln1192_66_fu_17732_p2_funnel__2                                     |      8|
|82    |      mul_ln1118_171_reg_90917_reg      |\grp_bn_relu_sc_relu_fu_4278/mul_ln1118_125_reg_84066_reg_funnel__41                                 |      8|
|83    |      mul_ln1118_159_reg_90845_reg      |mul_ln1118_159_reg_90845_reg_funnel__1                                                               |      8|
|84    |      mul_ln1118_121_reg_84042_reg      |\grp_bn_relu_sc_relu_fu_4278/mul_ln1118_125_reg_84066_reg_funnel__29                                 |      8|
|85    |      mul_ln1118_165_reg_90881_reg      |\grp_bn_relu_sc_relu_fu_4278/mul_ln1118_125_reg_84066_reg_funnel__9                                  |      8|
|86    |      add_ln1192_70_fu_18712_p2         |\grp_bn_relu_sc_relu_fu_4278/add_ln1192_66_fu_17732_p2_funnel__21                                    |      8|
|87    |      add_ln1192_77_fu_20427_p2         |\grp_bn_relu_sc_relu_fu_4278/add_ln1192_66_fu_17732_p2_funnel__17                                    |      8|
|88    |      mul_ln1118_109_reg_83970_reg      |\grp_bn_relu_sc_relu_fu_4278/mul_ln1118_125_reg_84066_reg_funnel__14                                 |      8|
|89    |      add_ln1192_fu_16997_p2            |\grp_bn_relu_sc_relu_fu_4278/add_ln1192_66_fu_17732_p2_funnel__26                                    |      8|
|90    |      add_ln1192_73_fu_19447_p2         |\grp_bn_relu_sc_relu_fu_4278/add_ln1192_66_fu_17732_p2_funnel__31                                    |      8|
|91    |      add_ln1192_94_fu_24592_p2         |\grp_bn_relu_sc_relu_fu_4278/add_ln1192_66_fu_17732_p2_funnel__4                                     |      8|
|92    |      mul_ln1118_126_reg_84072_reg      |\grp_bn_relu_sc_relu_fu_4278/mul_ln1118_125_reg_84066_reg_funnel__47                                 |      8|
|93    |      add_ln1192_93_fu_24347_p2         |\grp_bn_relu_sc_relu_fu_4278/add_ln1192_66_fu_17732_p2_funnel__30                                    |      8|
|94    |      mul_ln1118_125_reg_84066_reg      |\grp_bn_relu_sc_relu_fu_4278/mul_ln1118_125_reg_84066_reg_funnel                                     |      8|
|95    |      add_ln1192_83_fu_21897_p2         |\grp_bn_relu_sc_relu_fu_4278/add_ln1192_66_fu_17732_p2_funnel__1                                     |      8|
|96    |      mul_ln1118_115_reg_84006_reg      |\grp_bn_relu_sc_relu_fu_4278/mul_ln1118_125_reg_84066_reg_funnel__38                                 |      8|
|97    |      add_ln1192_74_fu_19692_p2         |\grp_bn_relu_sc_relu_fu_4278/add_ln1192_66_fu_17732_p2_funnel__11                                    |      8|
|98    |      mul_ln1118_106_reg_83952_reg      |\grp_bn_relu_sc_relu_fu_4278/mul_ln1118_125_reg_84066_reg_funnel__16                                 |      8|
|99    |      mul_ln1118_105_reg_83946_reg      |\grp_bn_relu_sc_relu_fu_4278/mul_ln1118_125_reg_84066_reg_funnel__1                                  |      8|
|100   |      mul_ln1118_102_reg_83928_reg      |\grp_bn_relu_sc_relu_fu_4278/mul_ln1118_125_reg_84066_reg_funnel__23                                 |      8|
|101   |      mul_ln1118_95_reg_83886_reg       |\grp_bn_relu_sc_relu_fu_4278/mul_ln1118_125_reg_84066_reg_funnel__12                                 |      8|
|102   |      add_ln1192_88_fu_23122_p2         |\grp_bn_relu_sc_relu_fu_4278/add_ln1192_66_fu_17732_p2_funnel__27                                    |      8|
|103   |      mul_ln1118_190_reg_91031_reg      |\grp_bn_relu_sc_relu_fu_4278/mul_ln1118_125_reg_84066_reg_funnel__33                                 |      8|
|104   |      mul_ln1118_189_reg_91025_reg      |\grp_bn_relu_sc_relu_fu_4278/mul_ln1118_125_reg_84066_reg_funnel__7                                  |      8|
|105   |      mul_ln1118_180_reg_90971_reg      |\grp_bn_relu_sc_relu_fu_4278/mul_ln1118_125_reg_84066_reg_funnel__40                                 |      8|
|106   |      add_ln1192_91_fu_23857_p2         |\grp_bn_relu_sc_relu_fu_4278/add_ln1192_66_fu_17732_p2_funnel__20                                    |      8|
|107   |      mul_ln1118_120_reg_84036_reg      |\grp_bn_relu_sc_relu_fu_4278/mul_ln1118_125_reg_84066_reg_funnel__31                                 |      8|
|108   |      add_ln1192_92_fu_24102_p2         |\grp_bn_relu_sc_relu_fu_4278/add_ln1192_66_fu_17732_p2_funnel__16                                    |      8|
|109   |      mul_ln1118_124_reg_84060_reg      |\grp_bn_relu_sc_relu_fu_4278/mul_ln1118_125_reg_84066_reg_funnel__36                                 |      8|
|110   |      mul_ln1118_123_reg_84054_reg      |\grp_bn_relu_sc_relu_fu_4278/mul_ln1118_125_reg_84066_reg_funnel__20                                 |      8|
|111   |      add_ln1192_82_fu_21652_p2         |\grp_bn_relu_sc_relu_fu_4278/add_ln1192_66_fu_17732_p2_funnel__25                                    |      8|
|112   |      mul_ln1118_114_reg_84000_reg      |\grp_bn_relu_sc_relu_fu_4278/mul_ln1118_112_reg_83988_reg_funnel__3                                  |      8|
|113   |      mul_ln1118_112_reg_83988_reg      |\grp_bn_relu_sc_relu_fu_4278/mul_ln1118_112_reg_83988_reg_funnel                                     |      8|
|114   |      mul_ln1118_176_reg_90947_reg      |\grp_bn_relu_sc_relu_fu_4278/mul_ln1118_112_reg_83988_reg_funnel__4                                  |      8|
|115   |      add_ln1192_81_fu_21407_p2         |\grp_bn_relu_sc_relu_fu_4278/add_ln1192_66_fu_17732_p2_funnel__13                                    |      8|
|116   |      mul_ln1118_113_reg_83994_reg      |\grp_bn_relu_sc_relu_fu_4278/mul_ln1118_112_reg_83988_reg_funnel__5                                  |      8|
|117   |      add_ln1192_65_fu_17487_p2         |\grp_bn_relu_sc_relu_fu_4278/add_ln1192_66_fu_17732_p2_funnel__18                                    |      8|
|118   |      add_ln1192_66_fu_17732_p2         |\grp_bn_relu_sc_relu_fu_4278/add_ln1192_66_fu_17732_p2_funnel                                        |      8|
|119   |      add_ln1192_67_fu_17977_p2         |\grp_bn_relu_sc_relu_fu_4278/add_ln1192_66_fu_17732_p2_funnel__23                                    |      8|
|120   |      mul_ln1118_181_reg_90977_reg      |\grp_bn_relu_sc_relu_fu_4278/mul_ln1118_112_reg_83988_reg_funnel__7                                  |      8|
|121   |      mul_ln1118_178_reg_90959_reg      |\grp_bn_relu_sc_relu_fu_4278/mul_ln1118_112_reg_83988_reg_funnel__6                                  |      8|
|122   |      add_ln1192_72_fu_19202_p2         |\grp_bn_relu_sc_relu_fu_4278/add_ln1192_66_fu_17732_p2_funnel__14                                    |      8|
|123   |      mul_ln1118_104_reg_83940_reg      |\grp_bn_relu_sc_relu_fu_4278/mul_ln1118_112_reg_83988_reg_funnel__8                                  |      8|
|124   |      add_ln1192_76_fu_20182_p2         |\grp_bn_relu_sc_relu_fu_4278/add_ln1192_66_fu_17732_p2_funnel__28                                    |      8|
|125   |      mul_ln1118_101_reg_83922_reg      |\grp_bn_relu_sc_relu_fu_4278/mul_ln1118_112_reg_83988_reg_funnel__2                                  |      8|
|126   |      mul_ln1118_99_reg_83910_reg       |\grp_bn_relu_sc_relu_fu_4278/mul_ln1118_112_reg_83988_reg_funnel__9                                  |      8|
|127   |      mul_ln1118_98_reg_83904_reg       |\grp_bn_relu_sc_relu_fu_4278/mul_ln1118_112_reg_83988_reg_funnel__1                                  |      8|
|128   |      mul_ln1118_97_reg_83898_reg       |mul_ln1118_117_reg_84018_reg_funnel__1                                                               |      8|
|129   |      add_ln1192_85_fu_22387_p2         |\grp_bn_relu_sc_relu_fu_4278/add_ln1192_66_fu_17732_p2_funnel__29                                    |      8|
|130   |      add_ln1192_80_fu_21162_p2         |\grp_bn_relu_sc_relu_fu_4278/add_ln1192_66_fu_17732_p2_funnel__8                                     |      8|
|131   |      add_ln1192_90_fu_23612_p2         |\grp_bn_relu_sc_relu_fu_4278/add_ln1192_66_fu_17732_p2_funnel__6                                     |      8|
|132   |      mul_ln1118_108_reg_83964_reg      |mul_ln1118_117_reg_84018_reg_funnel__2                                                               |      8|
|133   |      add_ln365_3_fu_5887_p2            |add_ln365_3_fu_5887_p2_funnel                                                                        |      8|
|134   |      add_ln369_reg_80026_reg           |add_ln369_reg_80026_reg_funnel                                                                       |      8|
|135   |      add_ln365_fu_5804_p2              |add_ln365_fu_5804_p2_funnel                                                                          |      8|
|136   |      add_ln1265_reg_80128_reg          |add_ln369_reg_80026_reg_funnel__2                                                                    |      8|
|137   |      add_ln371_3_reg_80143_reg         |add_ln371_3_reg_80143_reg_funnel                                                                     |      8|
|138   |      add_ln371_1_reg_80123_reg         |add_ln371_1_reg_80123_reg_funnel                                                                     |      8|
|139   |      out_buf_index_reg_80323_reg       |add_ln371_1_reg_80123_reg_funnel__2                                                                  |      8|
|140   |      add_ln1192_69_fu_18467_p2         |\grp_bn_relu_sc_relu_fu_4278/add_ln1192_66_fu_17732_p2_funnel__10                                    |      8|
|141   |      mul_ln1118_161_reg_90857_reg      |mul_ln1118_117_reg_84018_reg_funnel__4                                                               |      8|
|142   |      mul_ln414_fu_3966_p2              |\FracNet_mul_mul_1xdS_U861/FracNet_mul_mul_1xdS_DSP48_10_U/p_funnel__4                               |      8|
|143   |      mul_ln1118_117_reg_84018_reg      |mul_ln1118_117_reg_84018_reg_funnel                                                                  |      8|
|144   |      mul_ln1118_122_reg_84048_reg      |mul_ln1118_117_reg_84018_reg_funnel__3                                                               |      8|
|145   |      FracNet_mul_32s_8qcK_U824         |FracNet_mul_32s_8qcK                                                                                 |     24|
|146   |        FracNet_mul_32s_8qcK_MulnS_4_U  |FracNet_mul_32s_8qcK_MulnS_4_634                                                                     |     24|
|147   |          tmp_product                   |\FracNet_mul_32s_8qcK_U826/FracNet_mul_32s_8qcK_MulnS_4_U/tmp_product_funnel__2                      |      8|
|148   |      FracNet_mul_32s_8qcK_U826         |FracNet_mul_32s_8qcK_445                                                                             |     26|
|149   |        FracNet_mul_32s_8qcK_MulnS_4_U  |FracNet_mul_32s_8qcK_MulnS_4                                                                         |     26|
|150   |          tmp_product                   |\FracNet_mul_32s_8qcK_U826/FracNet_mul_32s_8qcK_MulnS_4_U/tmp_product_funnel                         |      8|
|151   |      FracNet_mul_7ns_3rcU_U825         |FracNet_mul_7ns_3rcU                                                                                 |     52|
|152   |        FracNet_mul_7ns_3rcU_MulnS_5_U  |FracNet_mul_7ns_3rcU_MulnS_5_633                                                                     |     52|
|153   |          tmp_product                   |\FracNet_mul_7ns_3rcU_U827/FracNet_mul_7ns_3rcU_MulnS_5_U/tmp_product_funnel__2                      |      8|
|154   |      FracNet_mul_7ns_3rcU_U827         |FracNet_mul_7ns_3rcU_446                                                                             |     16|
|155   |        FracNet_mul_7ns_3rcU_MulnS_5_U  |FracNet_mul_7ns_3rcU_MulnS_5                                                                         |     16|
|156   |          tmp_product                   |\FracNet_mul_7ns_3rcU_U827/FracNet_mul_7ns_3rcU_MulnS_5_U/tmp_product_funnel                         |      8|
|157   |      FracNet_mul_9ns_3sc4_U828         |FracNet_mul_9ns_3sc4                                                                                 |    157|
|158   |        FracNet_mul_9ns_3sc4_MulnS_6_U  |FracNet_mul_9ns_3sc4_MulnS_6                                                                         |    157|
|159   |      FracNet_mul_mul_1kbM_U930         |FracNet_mul_mul_1kbM                                                                                 |     67|
|160   |        FracNet_mul_mul_1kbM_DSP48_4_U  |FracNet_mul_mul_1kbM_DSP48_4_632                                                                     |     67|
|161   |          p                             |\grp_bn_relu_sc_relu_fu_4278/FracNet_mul_mul_1kbM_U956/FracNet_mul_mul_1kbM_DSP48_4_U/p_funnel__20   |      8|
|162   |      FracNet_mul_mul_1kbM_U931         |FracNet_mul_mul_1kbM_447                                                                             |     67|
|163   |        FracNet_mul_mul_1kbM_DSP48_4_U  |FracNet_mul_mul_1kbM_DSP48_4_631                                                                     |     67|
|164   |          p                             |\grp_bn_relu_sc_relu_fu_4278/FracNet_mul_mul_1kbM_U956/FracNet_mul_mul_1kbM_DSP48_4_U/p_funnel__1    |      8|
|165   |      FracNet_mul_mul_1kbM_U932         |FracNet_mul_mul_1kbM_448                                                                             |     69|
|166   |        FracNet_mul_mul_1kbM_DSP48_4_U  |FracNet_mul_mul_1kbM_DSP48_4_630                                                                     |     69|
|167   |          p                             |\grp_bn_relu_sc_relu_fu_4278/FracNet_mul_mul_1kbM_U949/FracNet_mul_mul_1kbM_DSP48_4_U/p_funnel__2    |      8|
|168   |      FracNet_mul_mul_1kbM_U933         |FracNet_mul_mul_1kbM_449                                                                             |     68|
|169   |        FracNet_mul_mul_1kbM_DSP48_4_U  |FracNet_mul_mul_1kbM_DSP48_4_629                                                                     |     68|
|170   |          p                             |\grp_bn_relu_sc_relu_fu_4278/FracNet_mul_mul_1kbM_U956/FracNet_mul_mul_1kbM_DSP48_4_U/p_funnel__3    |      8|
|171   |      FracNet_mul_mul_1kbM_U934         |FracNet_mul_mul_1kbM_450                                                                             |     67|
|172   |        FracNet_mul_mul_1kbM_DSP48_4_U  |FracNet_mul_mul_1kbM_DSP48_4_628                                                                     |     67|
|173   |          p                             |\grp_bn_relu_sc_relu_fu_4278/FracNet_mul_mul_1kbM_U956/FracNet_mul_mul_1kbM_DSP48_4_U/p_funnel__8    |      8|
|174   |      FracNet_mul_mul_1kbM_U935         |FracNet_mul_mul_1kbM_451                                                                             |     67|
|175   |        FracNet_mul_mul_1kbM_DSP48_4_U  |FracNet_mul_mul_1kbM_DSP48_4_627                                                                     |     67|
|176   |          p                             |\grp_bn_relu_sc_relu_fu_4278/FracNet_mul_mul_1kbM_U956/FracNet_mul_mul_1kbM_DSP48_4_U/p_funnel__6    |      8|
|177   |      FracNet_mul_mul_1kbM_U936         |FracNet_mul_mul_1kbM_452                                                                             |     68|
|178   |        FracNet_mul_mul_1kbM_DSP48_4_U  |FracNet_mul_mul_1kbM_DSP48_4_626                                                                     |     68|
|179   |          p                             |\grp_bn_relu_sc_relu_fu_4278/FracNet_mul_mul_1kbM_U956/FracNet_mul_mul_1kbM_DSP48_4_U/p_funnel__14   |      8|
|180   |      FracNet_mul_mul_1kbM_U937         |FracNet_mul_mul_1kbM_453                                                                             |     67|
|181   |        FracNet_mul_mul_1kbM_DSP48_4_U  |FracNet_mul_mul_1kbM_DSP48_4_625                                                                     |     67|
|182   |          p                             |\grp_bn_relu_sc_relu_fu_4278/FracNet_mul_mul_1kbM_U956/FracNet_mul_mul_1kbM_DSP48_4_U/p_funnel__7    |      8|
|183   |      FracNet_mul_mul_1kbM_U938         |FracNet_mul_mul_1kbM_454                                                                             |     68|
|184   |        FracNet_mul_mul_1kbM_DSP48_4_U  |FracNet_mul_mul_1kbM_DSP48_4_624                                                                     |     68|
|185   |          p                             |\grp_bn_relu_sc_relu_fu_4278/FracNet_mul_mul_1kbM_U956/FracNet_mul_mul_1kbM_DSP48_4_U/p_funnel__19   |      8|
|186   |      FracNet_mul_mul_1kbM_U939         |FracNet_mul_mul_1kbM_455                                                                             |     67|
|187   |        FracNet_mul_mul_1kbM_DSP48_4_U  |FracNet_mul_mul_1kbM_DSP48_4_623                                                                     |     67|
|188   |          p                             |\grp_bn_relu_sc_relu_fu_4278/FracNet_mul_mul_1kbM_U956/FracNet_mul_mul_1kbM_DSP48_4_U/p_funnel__5    |      8|
|189   |      FracNet_mul_mul_1kbM_U940         |FracNet_mul_mul_1kbM_456                                                                             |     68|
|190   |        FracNet_mul_mul_1kbM_DSP48_4_U  |FracNet_mul_mul_1kbM_DSP48_4_622                                                                     |     68|
|191   |          p                             |\grp_bn_relu_sc_relu_fu_4278/FracNet_mul_mul_1kbM_U956/FracNet_mul_mul_1kbM_DSP48_4_U/p_funnel__13   |      8|
|192   |      FracNet_mul_mul_1kbM_U941         |FracNet_mul_mul_1kbM_457                                                                             |     67|
|193   |        FracNet_mul_mul_1kbM_DSP48_4_U  |FracNet_mul_mul_1kbM_DSP48_4_621                                                                     |     67|
|194   |          p                             |\grp_bn_relu_sc_relu_fu_4278/FracNet_mul_mul_1kbM_U956/FracNet_mul_mul_1kbM_DSP48_4_U/p_funnel__24   |      8|
|195   |      FracNet_mul_mul_1kbM_U942         |FracNet_mul_mul_1kbM_458                                                                             |     67|
|196   |        FracNet_mul_mul_1kbM_DSP48_4_U  |FracNet_mul_mul_1kbM_DSP48_4_620                                                                     |     67|
|197   |          p                             |\grp_bn_relu_sc_relu_fu_4278/FracNet_mul_mul_1kbM_U956/FracNet_mul_mul_1kbM_DSP48_4_U/p_funnel__9    |      8|
|198   |      FracNet_mul_mul_1kbM_U943         |FracNet_mul_mul_1kbM_459                                                                             |     68|
|199   |        FracNet_mul_mul_1kbM_DSP48_4_U  |FracNet_mul_mul_1kbM_DSP48_4_619                                                                     |     68|
|200   |          p                             |\grp_bn_relu_sc_relu_fu_4278/FracNet_mul_mul_1kbM_U956/FracNet_mul_mul_1kbM_DSP48_4_U/p_funnel__25   |      8|
|201   |      FracNet_mul_mul_1kbM_U944         |FracNet_mul_mul_1kbM_460                                                                             |     68|
|202   |        FracNet_mul_mul_1kbM_DSP48_4_U  |FracNet_mul_mul_1kbM_DSP48_4_618                                                                     |     68|
|203   |          p                             |\grp_bn_relu_sc_relu_fu_4278/FracNet_mul_mul_1kbM_U956/FracNet_mul_mul_1kbM_DSP48_4_U/p_funnel__2    |      8|
|204   |      FracNet_mul_mul_1kbM_U945         |FracNet_mul_mul_1kbM_461                                                                             |     67|
|205   |        FracNet_mul_mul_1kbM_DSP48_4_U  |FracNet_mul_mul_1kbM_DSP48_4_617                                                                     |     67|
|206   |          p                             |\grp_bn_relu_sc_relu_fu_4278/FracNet_mul_mul_1kbM_U956/FracNet_mul_mul_1kbM_DSP48_4_U/p_funnel__11   |      8|
|207   |      FracNet_mul_mul_1kbM_U946         |FracNet_mul_mul_1kbM_462                                                                             |     68|
|208   |        FracNet_mul_mul_1kbM_DSP48_4_U  |FracNet_mul_mul_1kbM_DSP48_4_616                                                                     |     68|
|209   |          p                             |\grp_bn_relu_sc_relu_fu_4278/FracNet_mul_mul_1kbM_U956/FracNet_mul_mul_1kbM_DSP48_4_U/p_funnel__17   |      8|
|210   |      FracNet_mul_mul_1kbM_U947         |FracNet_mul_mul_1kbM_463                                                                             |     67|
|211   |        FracNet_mul_mul_1kbM_DSP48_4_U  |FracNet_mul_mul_1kbM_DSP48_4_615                                                                     |     67|
|212   |          p                             |\grp_bn_relu_sc_relu_fu_4278/FracNet_mul_mul_1kbM_U949/FracNet_mul_mul_1kbM_DSP48_4_U/p_funnel__1    |      8|
|213   |      FracNet_mul_mul_1kbM_U948         |FracNet_mul_mul_1kbM_464                                                                             |     67|
|214   |        FracNet_mul_mul_1kbM_DSP48_4_U  |FracNet_mul_mul_1kbM_DSP48_4_614                                                                     |     67|
|215   |          p                             |\grp_bn_relu_sc_relu_fu_4278/FracNet_mul_mul_1kbM_U956/FracNet_mul_mul_1kbM_DSP48_4_U/p_funnel__15   |      8|
|216   |      FracNet_mul_mul_1kbM_U949         |FracNet_mul_mul_1kbM_465                                                                             |     67|
|217   |        FracNet_mul_mul_1kbM_DSP48_4_U  |FracNet_mul_mul_1kbM_DSP48_4_613                                                                     |     67|
|218   |          p                             |\grp_bn_relu_sc_relu_fu_4278/FracNet_mul_mul_1kbM_U949/FracNet_mul_mul_1kbM_DSP48_4_U/p_funnel       |      8|
|219   |      FracNet_mul_mul_1kbM_U950         |FracNet_mul_mul_1kbM_466                                                                             |     67|
|220   |        FracNet_mul_mul_1kbM_DSP48_4_U  |FracNet_mul_mul_1kbM_DSP48_4_612                                                                     |     67|
|221   |          p                             |\grp_bn_relu_sc_relu_fu_4278/FracNet_mul_mul_1kbM_U956/FracNet_mul_mul_1kbM_DSP48_4_U/p_funnel__4    |      8|
|222   |      FracNet_mul_mul_1kbM_U951         |FracNet_mul_mul_1kbM_467                                                                             |     68|
|223   |        FracNet_mul_mul_1kbM_DSP48_4_U  |FracNet_mul_mul_1kbM_DSP48_4_611                                                                     |     68|
|224   |          p                             |\grp_bn_relu_sc_relu_fu_4278/FracNet_mul_mul_1kbM_U956/FracNet_mul_mul_1kbM_DSP48_4_U/p_funnel__22   |      8|
|225   |      FracNet_mul_mul_1kbM_U952         |FracNet_mul_mul_1kbM_468                                                                             |     67|
|226   |        FracNet_mul_mul_1kbM_DSP48_4_U  |FracNet_mul_mul_1kbM_DSP48_4_610                                                                     |     67|
|227   |          p                             |\FracNet_mul_mul_1kbM_U952/FracNet_mul_mul_1kbM_DSP48_4_U/p_funnel                                   |      8|
|228   |      FracNet_mul_mul_1kbM_U953         |FracNet_mul_mul_1kbM_469                                                                             |     67|
|229   |        FracNet_mul_mul_1kbM_DSP48_4_U  |FracNet_mul_mul_1kbM_DSP48_4_609                                                                     |     67|
|230   |          p                             |\grp_bn_relu_sc_relu_fu_4278/FracNet_mul_mul_1kbM_U956/FracNet_mul_mul_1kbM_DSP48_4_U/p_funnel__26   |      8|
|231   |      FracNet_mul_mul_1kbM_U954         |FracNet_mul_mul_1kbM_470                                                                             |     68|
|232   |        FracNet_mul_mul_1kbM_DSP48_4_U  |FracNet_mul_mul_1kbM_DSP48_4_608                                                                     |     68|
|233   |          p                             |\grp_bn_relu_sc_relu_fu_4278/FracNet_mul_mul_1kbM_U956/FracNet_mul_mul_1kbM_DSP48_4_U/p_funnel__18   |      8|
|234   |      FracNet_mul_mul_1kbM_U955         |FracNet_mul_mul_1kbM_471                                                                             |     67|
|235   |        FracNet_mul_mul_1kbM_DSP48_4_U  |FracNet_mul_mul_1kbM_DSP48_4_607                                                                     |     67|
|236   |          p                             |\grp_bn_relu_sc_relu_fu_4278/FracNet_mul_mul_1kbM_U956/FracNet_mul_mul_1kbM_DSP48_4_U/p_funnel__16   |      8|
|237   |      FracNet_mul_mul_1kbM_U956         |FracNet_mul_mul_1kbM_472                                                                             |     67|
|238   |        FracNet_mul_mul_1kbM_DSP48_4_U  |FracNet_mul_mul_1kbM_DSP48_4_606                                                                     |     67|
|239   |          p                             |\grp_bn_relu_sc_relu_fu_4278/FracNet_mul_mul_1kbM_U956/FracNet_mul_mul_1kbM_DSP48_4_U/p_funnel       |      8|
|240   |      FracNet_mul_mul_1kbM_U957         |FracNet_mul_mul_1kbM_473                                                                             |     67|
|241   |        FracNet_mul_mul_1kbM_DSP48_4_U  |FracNet_mul_mul_1kbM_DSP48_4_605                                                                     |     67|
|242   |          p                             |\grp_bn_relu_sc_relu_fu_4278/FracNet_mul_mul_1kbM_U956/FracNet_mul_mul_1kbM_DSP48_4_U/p_funnel__12   |      8|
|243   |      FracNet_mul_mul_1kbM_U958         |FracNet_mul_mul_1kbM_474                                                                             |     68|
|244   |        FracNet_mul_mul_1kbM_DSP48_4_U  |FracNet_mul_mul_1kbM_DSP48_4_604                                                                     |     68|
|245   |          p                             |\grp_bn_relu_sc_relu_fu_4278/FracNet_mul_mul_1kbM_U956/FracNet_mul_mul_1kbM_DSP48_4_U/p_funnel__23   |      8|
|246   |      FracNet_mul_mul_1kbM_U959         |FracNet_mul_mul_1kbM_475                                                                             |     68|
|247   |        FracNet_mul_mul_1kbM_DSP48_4_U  |FracNet_mul_mul_1kbM_DSP48_4_603                                                                     |     68|
|248   |          p                             |\grp_bn_relu_sc_relu_fu_4278/FracNet_mul_mul_1kbM_U956/FracNet_mul_mul_1kbM_DSP48_4_U/p_funnel__21   |      8|
|249   |      FracNet_mul_mul_1kbM_U960         |FracNet_mul_mul_1kbM_476                                                                             |     67|
|250   |        FracNet_mul_mul_1kbM_DSP48_4_U  |FracNet_mul_mul_1kbM_DSP48_4_602                                                                     |     67|
|251   |          p                             |\grp_bn_relu_sc_relu_fu_4278/FracNet_mul_mul_1kbM_U956/FracNet_mul_mul_1kbM_DSP48_4_U/p_funnel__27   |      8|
|252   |      FracNet_mul_mul_1kbM_U961         |FracNet_mul_mul_1kbM_477                                                                             |     67|
|253   |        FracNet_mul_mul_1kbM_DSP48_4_U  |FracNet_mul_mul_1kbM_DSP48_4                                                                         |     67|
|254   |          p                             |\grp_bn_relu_sc_relu_fu_4278/FracNet_mul_mul_1kbM_U956/FracNet_mul_mul_1kbM_DSP48_4_U/p_funnel__10   |      8|
|255   |      FracNet_mul_mul_1xdS_U834         |FracNet_mul_mul_1xdS                                                                                 |     28|
|256   |        FracNet_mul_mul_1xdS_DSP48_10_U |FracNet_mul_mul_1xdS_DSP48_10_601                                                                    |     28|
|257   |          p                             |\grp_bn_relu_sc_relu_fu_4278/FracNet_mul_mul_1yd2_U891/FracNet_mul_mul_1yd2_DSP48_11_U/p_funnel__17  |      8|
|258   |      FracNet_mul_mul_1xdS_U835         |FracNet_mul_mul_1xdS_478                                                                             |     28|
|259   |        FracNet_mul_mul_1xdS_DSP48_10_U |FracNet_mul_mul_1xdS_DSP48_10_600                                                                    |     28|
|260   |          p                             |\FracNet_mul_mul_1yd2_U890/FracNet_mul_mul_1yd2_DSP48_11_U/p_funnel__1                               |      8|
|261   |      FracNet_mul_mul_1xdS_U836         |FracNet_mul_mul_1xdS_479                                                                             |     28|
|262   |        FracNet_mul_mul_1xdS_DSP48_10_U |FracNet_mul_mul_1xdS_DSP48_10_599                                                                    |     28|
|263   |          p                             |\grp_bn_relu_sc_relu_fu_4278/FracNet_mul_mul_1xdS_U840/FracNet_mul_mul_1xdS_DSP48_10_U/p_funnel__2   |      8|
|264   |      FracNet_mul_mul_1xdS_U837         |FracNet_mul_mul_1xdS_480                                                                             |     28|
|265   |        FracNet_mul_mul_1xdS_DSP48_10_U |FracNet_mul_mul_1xdS_DSP48_10_598                                                                    |     28|
|266   |          p                             |\grp_bn_relu_sc_relu_fu_4278/FracNet_mul_mul_1xdS_U840/FracNet_mul_mul_1xdS_DSP48_10_U/p_funnel__10  |      8|
|267   |      FracNet_mul_mul_1xdS_U838         |FracNet_mul_mul_1xdS_481                                                                             |     28|
|268   |        FracNet_mul_mul_1xdS_DSP48_10_U |FracNet_mul_mul_1xdS_DSP48_10_597                                                                    |     28|
|269   |          p                             |\grp_bn_relu_sc_relu_fu_4278/FracNet_mul_mul_1xdS_U840/FracNet_mul_mul_1xdS_DSP48_10_U/p_funnel__7   |      8|
|270   |      FracNet_mul_mul_1xdS_U839         |FracNet_mul_mul_1xdS_482                                                                             |     28|
|271   |        FracNet_mul_mul_1xdS_DSP48_10_U |FracNet_mul_mul_1xdS_DSP48_10_596                                                                    |     28|
|272   |          p                             |\FracNet_mul_mul_1kbM_U933/FracNet_mul_mul_1kbM_DSP48_4_U/p_funnel__5                                |      8|
|273   |      FracNet_mul_mul_1xdS_U840         |FracNet_mul_mul_1xdS_483                                                                             |     28|
|274   |        FracNet_mul_mul_1xdS_DSP48_10_U |FracNet_mul_mul_1xdS_DSP48_10_595                                                                    |     28|
|275   |          p                             |\grp_bn_relu_sc_relu_fu_4278/FracNet_mul_mul_1xdS_U840/FracNet_mul_mul_1xdS_DSP48_10_U/p_funnel      |      8|
|276   |      FracNet_mul_mul_1xdS_U841         |FracNet_mul_mul_1xdS_484                                                                             |     28|
|277   |        FracNet_mul_mul_1xdS_DSP48_10_U |FracNet_mul_mul_1xdS_DSP48_10_594                                                                    |     28|
|278   |          p                             |\FracNet_mul_mul_1xdS_U841/FracNet_mul_mul_1xdS_DSP48_10_U/p_funnel                                  |      8|
|279   |      FracNet_mul_mul_1xdS_U842         |FracNet_mul_mul_1xdS_485                                                                             |     28|
|280   |        FracNet_mul_mul_1xdS_DSP48_10_U |FracNet_mul_mul_1xdS_DSP48_10_593                                                                    |     28|
|281   |          p                             |\FracNet_mul_mul_1yd2_U890/FracNet_mul_mul_1yd2_DSP48_11_U/p_funnel__16                              |      8|
|282   |      FracNet_mul_mul_1xdS_U843         |FracNet_mul_mul_1xdS_486                                                                             |     28|
|283   |        FracNet_mul_mul_1xdS_DSP48_10_U |FracNet_mul_mul_1xdS_DSP48_10_592                                                                    |     28|
|284   |          p                             |\grp_bn_relu_sc_relu_fu_4278/FracNet_mul_mul_1xdS_U840/FracNet_mul_mul_1xdS_DSP48_10_U/p_funnel__6   |      8|
|285   |      FracNet_mul_mul_1xdS_U844         |FracNet_mul_mul_1xdS_487                                                                             |     28|
|286   |        FracNet_mul_mul_1xdS_DSP48_10_U |FracNet_mul_mul_1xdS_DSP48_10_591                                                                    |     28|
|287   |          p                             |\grp_bn_relu_sc_relu_fu_4278/FracNet_mul_mul_1yd2_U891/FracNet_mul_mul_1yd2_DSP48_11_U/p_funnel__5   |      8|
|288   |      FracNet_mul_mul_1xdS_U845         |FracNet_mul_mul_1xdS_488                                                                             |     28|
|289   |        FracNet_mul_mul_1xdS_DSP48_10_U |FracNet_mul_mul_1xdS_DSP48_10_590                                                                    |     28|
|290   |          p                             |\grp_bn_relu_sc_relu_fu_4278/FracNet_mul_mul_1yd2_U891/FracNet_mul_mul_1yd2_DSP48_11_U/p_funnel__2   |      8|
|291   |      FracNet_mul_mul_1xdS_U846         |FracNet_mul_mul_1xdS_489                                                                             |     28|
|292   |        FracNet_mul_mul_1xdS_DSP48_10_U |FracNet_mul_mul_1xdS_DSP48_10_589                                                                    |     28|
|293   |          p                             |\FracNet_mul_mul_1xdS_U846/FracNet_mul_mul_1xdS_DSP48_10_U/p_funnel                                  |      8|
|294   |      FracNet_mul_mul_1xdS_U847         |FracNet_mul_mul_1xdS_490                                                                             |     28|
|295   |        FracNet_mul_mul_1xdS_DSP48_10_U |FracNet_mul_mul_1xdS_DSP48_10_588                                                                    |     28|
|296   |          p                             |\grp_bn_relu_sc_relu_fu_4278/FracNet_mul_mul_1xdS_U840/FracNet_mul_mul_1xdS_DSP48_10_U/p_funnel__1   |      8|
|297   |      FracNet_mul_mul_1xdS_U848         |FracNet_mul_mul_1xdS_491                                                                             |     28|
|298   |        FracNet_mul_mul_1xdS_DSP48_10_U |FracNet_mul_mul_1xdS_DSP48_10_587                                                                    |     28|
|299   |          p                             |\FracNet_mul_mul_1xdS_U841/FracNet_mul_mul_1xdS_DSP48_10_U/p_funnel__1                               |      8|
|300   |      FracNet_mul_mul_1xdS_U849         |FracNet_mul_mul_1xdS_492                                                                             |     28|
|301   |        FracNet_mul_mul_1xdS_DSP48_10_U |FracNet_mul_mul_1xdS_DSP48_10_586                                                                    |     28|
|302   |          p                             |\FracNet_mul_mul_1yd2_U890/FracNet_mul_mul_1yd2_DSP48_11_U/p_funnel__20                              |      8|
|303   |      FracNet_mul_mul_1xdS_U850         |FracNet_mul_mul_1xdS_493                                                                             |     28|
|304   |        FracNet_mul_mul_1xdS_DSP48_10_U |FracNet_mul_mul_1xdS_DSP48_10_585                                                                    |     28|
|305   |          p                             |\grp_bn_relu_sc_relu_fu_4278/FracNet_mul_mul_1xdS_U850/FracNet_mul_mul_1xdS_DSP48_10_U/p_funnel      |      8|
|306   |      FracNet_mul_mul_1xdS_U851         |FracNet_mul_mul_1xdS_494                                                                             |     28|
|307   |        FracNet_mul_mul_1xdS_DSP48_10_U |FracNet_mul_mul_1xdS_DSP48_10_584                                                                    |     28|
|308   |          p                             |\grp_bn_relu_sc_relu_fu_4278/FracNet_mul_mul_1xdS_U840/FracNet_mul_mul_1xdS_DSP48_10_U/p_funnel__9   |      8|
|309   |      FracNet_mul_mul_1xdS_U852         |FracNet_mul_mul_1xdS_495                                                                             |     28|
|310   |        FracNet_mul_mul_1xdS_DSP48_10_U |FracNet_mul_mul_1xdS_DSP48_10_583                                                                    |     28|
|311   |          p                             |\grp_bn_relu_sc_relu_fu_4278/FracNet_mul_mul_1xdS_U840/FracNet_mul_mul_1xdS_DSP48_10_U/p_funnel__4   |      8|
|312   |      FracNet_mul_mul_1xdS_U853         |FracNet_mul_mul_1xdS_496                                                                             |     28|
|313   |        FracNet_mul_mul_1xdS_DSP48_10_U |FracNet_mul_mul_1xdS_DSP48_10_582                                                                    |     28|
|314   |          p                             |\FracNet_mul_mul_1xdS_U853/FracNet_mul_mul_1xdS_DSP48_10_U/p_funnel                                  |      8|
|315   |      FracNet_mul_mul_1xdS_U854         |FracNet_mul_mul_1xdS_497                                                                             |     28|
|316   |        FracNet_mul_mul_1xdS_DSP48_10_U |FracNet_mul_mul_1xdS_DSP48_10_581                                                                    |     28|
|317   |          p                             |\grp_bn_relu_sc_relu_fu_4278/FracNet_mul_mul_1yd2_U891/FracNet_mul_mul_1yd2_DSP48_11_U/p_funnel__16  |      8|
|318   |      FracNet_mul_mul_1xdS_U855         |FracNet_mul_mul_1xdS_498                                                                             |     28|
|319   |        FracNet_mul_mul_1xdS_DSP48_10_U |FracNet_mul_mul_1xdS_DSP48_10_580                                                                    |     28|
|320   |          p                             |\FracNet_mul_mul_1xdS_U846/FracNet_mul_mul_1xdS_DSP48_10_U/p_funnel__18                              |      8|
|321   |      FracNet_mul_mul_1xdS_U856         |FracNet_mul_mul_1xdS_499                                                                             |     28|
|322   |        FracNet_mul_mul_1xdS_DSP48_10_U |FracNet_mul_mul_1xdS_DSP48_10_579                                                                    |     28|
|323   |          p                             |\grp_bn_relu_sc_relu_fu_4278/FracNet_mul_mul_1xdS_U840/FracNet_mul_mul_1xdS_DSP48_10_U/p_funnel__12  |      8|
|324   |      FracNet_mul_mul_1xdS_U857         |FracNet_mul_mul_1xdS_500                                                                             |     28|
|325   |        FracNet_mul_mul_1xdS_DSP48_10_U |FracNet_mul_mul_1xdS_DSP48_10_578                                                                    |     28|
|326   |          p                             |\FracNet_mul_mul_1xdS_U846/FracNet_mul_mul_1xdS_DSP48_10_U/p_funnel__4                               |      8|
|327   |      FracNet_mul_mul_1xdS_U858         |FracNet_mul_mul_1xdS_501                                                                             |     28|
|328   |        FracNet_mul_mul_1xdS_DSP48_10_U |FracNet_mul_mul_1xdS_DSP48_10_577                                                                    |     28|
|329   |          p                             |\FracNet_mul_mul_1kbM_U943/FracNet_mul_mul_1kbM_DSP48_4_U/p_funnel__5                                |      8|
|330   |      FracNet_mul_mul_1xdS_U859         |FracNet_mul_mul_1xdS_502                                                                             |     28|
|331   |        FracNet_mul_mul_1xdS_DSP48_10_U |FracNet_mul_mul_1xdS_DSP48_10_576                                                                    |     28|
|332   |          p                             |\grp_bn_relu_sc_relu_fu_4278/FracNet_mul_mul_1yd2_U891/FracNet_mul_mul_1yd2_DSP48_11_U/p_funnel__10  |      8|
|333   |      FracNet_mul_mul_1xdS_U860         |FracNet_mul_mul_1xdS_503                                                                             |     28|
|334   |        FracNet_mul_mul_1xdS_DSP48_10_U |FracNet_mul_mul_1xdS_DSP48_10_575                                                                    |     28|
|335   |          p                             |\FracNet_mul_mul_1xdS_U846/FracNet_mul_mul_1xdS_DSP48_10_U/p_funnel__16                              |      8|
|336   |      FracNet_mul_mul_1xdS_U861         |FracNet_mul_mul_1xdS_504                                                                             |     29|
|337   |        FracNet_mul_mul_1xdS_DSP48_10_U |FracNet_mul_mul_1xdS_DSP48_10_574                                                                    |     29|
|338   |          p                             |\FracNet_mul_mul_1xdS_U861/FracNet_mul_mul_1xdS_DSP48_10_U/p_funnel                                  |      8|
|339   |      FracNet_mul_mul_1xdS_U862         |FracNet_mul_mul_1xdS_505                                                                             |     28|
|340   |        FracNet_mul_mul_1xdS_DSP48_10_U |FracNet_mul_mul_1xdS_DSP48_10_573                                                                    |     28|
|341   |          p                             |\grp_bn_relu_sc_relu_fu_4278/FracNet_mul_mul_1yd2_U891/FracNet_mul_mul_1yd2_DSP48_11_U/p_funnel__7   |      8|
|342   |      FracNet_mul_mul_1xdS_U863         |FracNet_mul_mul_1xdS_506                                                                             |     28|
|343   |        FracNet_mul_mul_1xdS_DSP48_10_U |FracNet_mul_mul_1xdS_DSP48_10_572                                                                    |     28|
|344   |          p                             |\grp_bn_relu_sc_relu_fu_4278/FracNet_mul_mul_1yd2_U891/FracNet_mul_mul_1yd2_DSP48_11_U/p_funnel__12  |      8|
|345   |      FracNet_mul_mul_1xdS_U864         |FracNet_mul_mul_1xdS_507                                                                             |     28|
|346   |        FracNet_mul_mul_1xdS_DSP48_10_U |FracNet_mul_mul_1xdS_DSP48_10_571                                                                    |     28|
|347   |          p                             |\grp_bn_relu_sc_relu_fu_4278/FracNet_mul_mul_1yd2_U891/FracNet_mul_mul_1yd2_DSP48_11_U/p_funnel__18  |      8|
|348   |      FracNet_mul_mul_1xdS_U865         |FracNet_mul_mul_1xdS_508                                                                             |     28|
|349   |        FracNet_mul_mul_1xdS_DSP48_10_U |FracNet_mul_mul_1xdS_DSP48_10                                                                        |     28|
|350   |          p                             |\grp_bn_relu_sc_relu_fu_4278/FracNet_mul_mul_1yd2_U891/FracNet_mul_mul_1yd2_DSP48_11_U/p_funnel__3   |      8|
|351   |      FracNet_mul_mul_1yd2_U866         |FracNet_mul_mul_1yd2                                                                                 |     14|
|352   |        FracNet_mul_mul_1yd2_DSP48_11_U |FracNet_mul_mul_1yd2_DSP48_11_570                                                                    |     14|
|353   |          p                             |\grp_bn_relu_sc_relu_fu_4278/FracNet_mul_mul_1yd2_U867/FracNet_mul_mul_1yd2_DSP48_11_U/p_funnel__17  |      8|
|354   |      FracNet_mul_mul_1yd2_U867         |FracNet_mul_mul_1yd2_509                                                                             |     14|
|355   |        FracNet_mul_mul_1yd2_DSP48_11_U |FracNet_mul_mul_1yd2_DSP48_11_569                                                                    |     14|
|356   |          p                             |\grp_bn_relu_sc_relu_fu_4278/FracNet_mul_mul_1yd2_U867/FracNet_mul_mul_1yd2_DSP48_11_U/p_funnel      |      8|
|357   |      FracNet_mul_mul_1yd2_U868         |FracNet_mul_mul_1yd2_510                                                                             |     14|
|358   |        FracNet_mul_mul_1yd2_DSP48_11_U |FracNet_mul_mul_1yd2_DSP48_11_568                                                                    |     14|
|359   |          p                             |\grp_bn_relu_sc_relu_fu_4278/FracNet_mul_mul_1yd2_U867/FracNet_mul_mul_1yd2_DSP48_11_U/p_funnel__8   |      8|
|360   |      FracNet_mul_mul_1yd2_U869         |FracNet_mul_mul_1yd2_511                                                                             |     14|
|361   |        FracNet_mul_mul_1yd2_DSP48_11_U |FracNet_mul_mul_1yd2_DSP48_11_567                                                                    |     14|
|362   |          p                             |\grp_bn_relu_sc_relu_fu_4278/FracNet_mul_mul_1yd2_U867/FracNet_mul_mul_1yd2_DSP48_11_U/p_funnel__28  |      8|
|363   |      FracNet_mul_mul_1yd2_U870         |FracNet_mul_mul_1yd2_512                                                                             |     14|
|364   |        FracNet_mul_mul_1yd2_DSP48_11_U |FracNet_mul_mul_1yd2_DSP48_11_566                                                                    |     14|
|365   |          p                             |\grp_bn_relu_sc_relu_fu_4278/FracNet_mul_mul_1yd2_U867/FracNet_mul_mul_1yd2_DSP48_11_U/p_funnel__2   |      8|
|366   |      FracNet_mul_mul_1yd2_U871         |FracNet_mul_mul_1yd2_513                                                                             |     14|
|367   |        FracNet_mul_mul_1yd2_DSP48_11_U |FracNet_mul_mul_1yd2_DSP48_11_565                                                                    |     14|
|368   |          p                             |\grp_bn_relu_sc_relu_fu_4278/FracNet_mul_mul_1yd2_U867/FracNet_mul_mul_1yd2_DSP48_11_U/p_funnel__4   |      8|
|369   |      FracNet_mul_mul_1yd2_U872         |FracNet_mul_mul_1yd2_514                                                                             |     18|
|370   |        FracNet_mul_mul_1yd2_DSP48_11_U |FracNet_mul_mul_1yd2_DSP48_11_564                                                                    |     18|
|371   |          p                             |\grp_bn_relu_sc_relu_fu_4278/FracNet_mul_mul_1yd2_U867/FracNet_mul_mul_1yd2_DSP48_11_U/p_funnel__21  |      8|
|372   |      FracNet_mul_mul_1yd2_U873         |FracNet_mul_mul_1yd2_515                                                                             |     14|
|373   |        FracNet_mul_mul_1yd2_DSP48_11_U |FracNet_mul_mul_1yd2_DSP48_11_563                                                                    |     14|
|374   |          p                             |\grp_bn_relu_sc_relu_fu_4278/FracNet_mul_mul_1yd2_U867/FracNet_mul_mul_1yd2_DSP48_11_U/p_funnel__16  |      8|
|375   |      FracNet_mul_mul_1yd2_U874         |FracNet_mul_mul_1yd2_516                                                                             |     14|
|376   |        FracNet_mul_mul_1yd2_DSP48_11_U |FracNet_mul_mul_1yd2_DSP48_11_562                                                                    |     14|
|377   |          p                             |\grp_bn_relu_sc_relu_fu_4278/FracNet_mul_mul_1yd2_U867/FracNet_mul_mul_1yd2_DSP48_11_U/p_funnel__9   |      8|
|378   |      FracNet_mul_mul_1yd2_U875         |FracNet_mul_mul_1yd2_517                                                                             |     14|
|379   |        FracNet_mul_mul_1yd2_DSP48_11_U |FracNet_mul_mul_1yd2_DSP48_11_561                                                                    |     14|
|380   |          p                             |\grp_bn_relu_sc_relu_fu_4278/FracNet_mul_mul_1yd2_U867/FracNet_mul_mul_1yd2_DSP48_11_U/p_funnel__5   |      8|
|381   |      FracNet_mul_mul_1yd2_U876         |FracNet_mul_mul_1yd2_518                                                                             |     14|
|382   |        FracNet_mul_mul_1yd2_DSP48_11_U |FracNet_mul_mul_1yd2_DSP48_11_560                                                                    |     14|
|383   |          p                             |\grp_bn_relu_sc_relu_fu_4278/FracNet_mul_mul_1yd2_U867/FracNet_mul_mul_1yd2_DSP48_11_U/p_funnel__30  |      8|
|384   |      FracNet_mul_mul_1yd2_U877         |FracNet_mul_mul_1yd2_519                                                                             |     14|
|385   |        FracNet_mul_mul_1yd2_DSP48_11_U |FracNet_mul_mul_1yd2_DSP48_11_559                                                                    |     14|
|386   |          p                             |\grp_bn_relu_sc_relu_fu_4278/FracNet_mul_mul_1yd2_U867/FracNet_mul_mul_1yd2_DSP48_11_U/p_funnel__3   |      8|
|387   |      FracNet_mul_mul_1yd2_U878         |FracNet_mul_mul_1yd2_520                                                                             |     14|
|388   |        FracNet_mul_mul_1yd2_DSP48_11_U |FracNet_mul_mul_1yd2_DSP48_11_558                                                                    |     14|
|389   |          p                             |\grp_bn_relu_sc_relu_fu_4278/FracNet_mul_mul_1yd2_U867/FracNet_mul_mul_1yd2_DSP48_11_U/p_funnel__25  |      8|
|390   |      FracNet_mul_mul_1yd2_U879         |FracNet_mul_mul_1yd2_521                                                                             |     14|
|391   |        FracNet_mul_mul_1yd2_DSP48_11_U |FracNet_mul_mul_1yd2_DSP48_11_557                                                                    |     14|
|392   |          p                             |\grp_bn_relu_sc_relu_fu_4278/FracNet_mul_mul_1yd2_U867/FracNet_mul_mul_1yd2_DSP48_11_U/p_funnel__11  |      8|
|393   |      FracNet_mul_mul_1yd2_U880         |FracNet_mul_mul_1yd2_522                                                                             |     14|
|394   |        FracNet_mul_mul_1yd2_DSP48_11_U |FracNet_mul_mul_1yd2_DSP48_11_556                                                                    |     14|
|395   |          p                             |\grp_bn_relu_sc_relu_fu_4278/FracNet_mul_mul_1yd2_U867/FracNet_mul_mul_1yd2_DSP48_11_U/p_funnel__18  |      8|
|396   |      FracNet_mul_mul_1yd2_U881         |FracNet_mul_mul_1yd2_523                                                                             |     14|
|397   |        FracNet_mul_mul_1yd2_DSP48_11_U |FracNet_mul_mul_1yd2_DSP48_11_555                                                                    |     14|
|398   |          p                             |\grp_bn_relu_sc_relu_fu_4278/FracNet_mul_mul_1yd2_U867/FracNet_mul_mul_1yd2_DSP48_11_U/p_funnel__20  |      8|
|399   |      FracNet_mul_mul_1yd2_U882         |FracNet_mul_mul_1yd2_524                                                                             |     10|
|400   |        FracNet_mul_mul_1yd2_DSP48_11_U |FracNet_mul_mul_1yd2_DSP48_11_554                                                                    |     10|
|401   |          p                             |\grp_bn_relu_sc_relu_fu_4278/FracNet_mul_mul_1yd2_U882/FracNet_mul_mul_1yd2_DSP48_11_U/p_funnel__1   |      8|
|402   |      FracNet_mul_mul_1yd2_U883         |FracNet_mul_mul_1yd2_525                                                                             |     14|
|403   |        FracNet_mul_mul_1yd2_DSP48_11_U |FracNet_mul_mul_1yd2_DSP48_11_553                                                                    |     14|
|404   |          p                             |\grp_bn_relu_sc_relu_fu_4278/FracNet_mul_mul_1yd2_U867/FracNet_mul_mul_1yd2_DSP48_11_U/p_funnel__22  |      8|
|405   |      FracNet_mul_mul_1yd2_U884         |FracNet_mul_mul_1yd2_526                                                                             |     14|
|406   |        FracNet_mul_mul_1yd2_DSP48_11_U |FracNet_mul_mul_1yd2_DSP48_11_552                                                                    |     14|
|407   |          p                             |\grp_bn_relu_sc_relu_fu_4278/FracNet_mul_mul_1yd2_U867/FracNet_mul_mul_1yd2_DSP48_11_U/p_funnel__26  |      8|
|408   |      FracNet_mul_mul_1yd2_U885         |FracNet_mul_mul_1yd2_527                                                                             |     14|
|409   |        FracNet_mul_mul_1yd2_DSP48_11_U |FracNet_mul_mul_1yd2_DSP48_11_551                                                                    |     14|
|410   |          p                             |\grp_bn_relu_sc_relu_fu_4278/FracNet_mul_mul_1yd2_U867/FracNet_mul_mul_1yd2_DSP48_11_U/p_funnel__7   |      8|
|411   |      FracNet_mul_mul_1yd2_U886         |FracNet_mul_mul_1yd2_528                                                                             |     14|
|412   |        FracNet_mul_mul_1yd2_DSP48_11_U |FracNet_mul_mul_1yd2_DSP48_11_550                                                                    |     14|
|413   |          p                             |\grp_bn_relu_sc_relu_fu_4278/FracNet_mul_mul_1yd2_U867/FracNet_mul_mul_1yd2_DSP48_11_U/p_funnel__1   |      8|
|414   |      FracNet_mul_mul_1yd2_U887         |FracNet_mul_mul_1yd2_529                                                                             |     14|
|415   |        FracNet_mul_mul_1yd2_DSP48_11_U |FracNet_mul_mul_1yd2_DSP48_11_549                                                                    |     14|
|416   |          p                             |\grp_bn_relu_sc_relu_fu_4278/FracNet_mul_mul_1yd2_U867/FracNet_mul_mul_1yd2_DSP48_11_U/p_funnel__15  |      8|
|417   |      FracNet_mul_mul_1yd2_U888         |FracNet_mul_mul_1yd2_530                                                                             |     14|
|418   |        FracNet_mul_mul_1yd2_DSP48_11_U |FracNet_mul_mul_1yd2_DSP48_11_548                                                                    |     14|
|419   |          p                             |\grp_bn_relu_sc_relu_fu_4278/FracNet_mul_mul_1yd2_U867/FracNet_mul_mul_1yd2_DSP48_11_U/p_funnel__13  |      8|
|420   |      FracNet_mul_mul_1yd2_U889         |FracNet_mul_mul_1yd2_531                                                                             |     14|
|421   |        FracNet_mul_mul_1yd2_DSP48_11_U |FracNet_mul_mul_1yd2_DSP48_11_547                                                                    |     14|
|422   |          p                             |\grp_bn_relu_sc_relu_fu_4278/FracNet_mul_mul_1yd2_U867/FracNet_mul_mul_1yd2_DSP48_11_U/p_funnel__12  |      8|
|423   |      FracNet_mul_mul_1yd2_U890         |FracNet_mul_mul_1yd2_532                                                                             |     14|
|424   |        FracNet_mul_mul_1yd2_DSP48_11_U |FracNet_mul_mul_1yd2_DSP48_11_546                                                                    |     14|
|425   |          p                             |\grp_bn_relu_sc_relu_fu_4278/FracNet_mul_mul_1yd2_U867/FracNet_mul_mul_1yd2_DSP48_11_U/p_funnel__10  |      8|
|426   |      FracNet_mul_mul_1yd2_U891         |FracNet_mul_mul_1yd2_533                                                                             |     14|
|427   |        FracNet_mul_mul_1yd2_DSP48_11_U |FracNet_mul_mul_1yd2_DSP48_11_545                                                                    |     14|
|428   |          p                             |\grp_bn_relu_sc_relu_fu_4278/FracNet_mul_mul_1yd2_U867/FracNet_mul_mul_1yd2_DSP48_11_U/p_funnel__6   |      8|
|429   |      FracNet_mul_mul_1yd2_U892         |FracNet_mul_mul_1yd2_534                                                                             |     14|
|430   |        FracNet_mul_mul_1yd2_DSP48_11_U |FracNet_mul_mul_1yd2_DSP48_11_544                                                                    |     14|
|431   |          p                             |\grp_bn_relu_sc_relu_fu_4278/FracNet_mul_mul_1yd2_U867/FracNet_mul_mul_1yd2_DSP48_11_U/p_funnel__14  |      8|
|432   |      FracNet_mul_mul_1yd2_U893         |FracNet_mul_mul_1yd2_535                                                                             |     14|
|433   |        FracNet_mul_mul_1yd2_DSP48_11_U |FracNet_mul_mul_1yd2_DSP48_11_543                                                                    |     14|
|434   |          p                             |\grp_bn_relu_sc_relu_fu_4278/FracNet_mul_mul_1yd2_U867/FracNet_mul_mul_1yd2_DSP48_11_U/p_funnel__19  |      8|
|435   |      FracNet_mul_mul_1yd2_U894         |FracNet_mul_mul_1yd2_536                                                                             |     14|
|436   |        FracNet_mul_mul_1yd2_DSP48_11_U |FracNet_mul_mul_1yd2_DSP48_11_542                                                                    |     14|
|437   |          p                             |\grp_bn_relu_sc_relu_fu_4278/FracNet_mul_mul_1yd2_U867/FracNet_mul_mul_1yd2_DSP48_11_U/p_funnel__27  |      8|
|438   |      FracNet_mul_mul_1yd2_U895         |FracNet_mul_mul_1yd2_537                                                                             |     14|
|439   |        FracNet_mul_mul_1yd2_DSP48_11_U |FracNet_mul_mul_1yd2_DSP48_11_541                                                                    |     14|
|440   |          p                             |\grp_bn_relu_sc_relu_fu_4278/FracNet_mul_mul_1yd2_U867/FracNet_mul_mul_1yd2_DSP48_11_U/p_funnel__23  |      8|
|441   |      FracNet_mul_mul_1yd2_U896         |FracNet_mul_mul_1yd2_538                                                                             |     14|
|442   |        FracNet_mul_mul_1yd2_DSP48_11_U |FracNet_mul_mul_1yd2_DSP48_11_540                                                                    |     14|
|443   |          p                             |\grp_bn_relu_sc_relu_fu_4278/FracNet_mul_mul_1yd2_U867/FracNet_mul_mul_1yd2_DSP48_11_U/p_funnel__24  |      8|
|444   |      FracNet_mul_mul_1yd2_U897         |FracNet_mul_mul_1yd2_539                                                                             |     14|
|445   |        FracNet_mul_mul_1yd2_DSP48_11_U |FracNet_mul_mul_1yd2_DSP48_11                                                                        |     14|
|446   |          p                             |\grp_bn_relu_sc_relu_fu_4278/FracNet_mul_mul_1yd2_U867/FracNet_mul_mul_1yd2_DSP48_11_U/p_funnel__29  |      8|
|447   |      FracNet_sdiv_32nsocq_U822         |FracNet_sdiv_32nsocq                                                                                 |    479|
|448   |        FracNet_sdiv_32nsocq_div_U      |FracNet_sdiv_32nsocq_div                                                                             |    479|
|449   |          FracNet_sdiv_32nsocq_div_u_0  |FracNet_sdiv_32nsocq_div_u                                                                           |    277|
|450   |      FracNet_udiv_4ns_pcA_U823         |FracNet_udiv_4ns_pcA                                                                                 |     44|
|451   |        FracNet_udiv_4ns_pcA_div_U      |FracNet_udiv_4ns_pcA_div                                                                             |     44|
|452   |          FracNet_udiv_4ns_pcA_div_u_0  |FracNet_udiv_4ns_pcA_div_u                                                                           |     27|
|453   |    grp_bn_relu_small_fu_5625           |bn_relu_small                                                                                        |   7872|
|454   |      mul_ln1118_reg_25799_reg          |\grp_bn_relu_small_fu_5625/mul_ln1118_28_reg_25967_reg_funnel__1                                     |      8|
|455   |      mul_ln1118_1_reg_25805_reg        |\grp_bn_relu_small_fu_5625/mul_ln1118_28_reg_25967_reg_funnel__27                                    |      8|
|456   |      mul_ln1118_2_reg_25811_reg        |\grp_bn_relu_small_fu_5625/mul_ln1118_28_reg_25967_reg_funnel__5                                     |      8|
|457   |      mul_ln1118_3_reg_25817_reg        |\grp_bn_relu_small_fu_5625/mul_ln1118_28_reg_25967_reg_funnel__29                                    |      8|
|458   |      mul_ln1118_4_reg_25823_reg        |\grp_bn_relu_small_fu_5625/mul_ln1118_28_reg_25967_reg_funnel__10                                    |      8|
|459   |      mul_ln1118_5_reg_25829_reg        |\grp_bn_relu_small_fu_5625/mul_ln1118_28_reg_25967_reg_funnel__13                                    |      8|
|460   |      mul_ln1118_6_reg_25835_reg        |\grp_bn_relu_small_fu_5625/mul_ln1118_28_reg_25967_reg_funnel__15                                    |      8|
|461   |      mul_ln1118_7_reg_25841_reg        |\grp_bn_relu_small_fu_5625/mul_ln1118_28_reg_25967_reg_funnel__14                                    |      8|
|462   |      mul_ln1118_8_reg_25847_reg        |\grp_bn_relu_small_fu_5625/mul_ln1118_28_reg_25967_reg_funnel__16                                    |      8|
|463   |      mul_ln1118_9_reg_25853_reg        |\grp_bn_relu_small_fu_5625/mul_ln1118_28_reg_25967_reg_funnel__24                                    |      8|
|464   |      mul_ln1118_10_reg_25859_reg       |\grp_bn_relu_small_fu_5625/mul_ln1118_28_reg_25967_reg_funnel__26                                    |      8|
|465   |      mul_ln1118_11_reg_25865_reg       |\grp_bn_relu_small_fu_5625/mul_ln1118_28_reg_25967_reg_funnel__4                                     |      8|
|466   |      mul_ln1118_12_reg_25871_reg       |\grp_bn_relu_small_fu_5625/mul_ln1118_28_reg_25967_reg_funnel__23                                    |      8|
|467   |      mul_ln1118_13_reg_25877_reg       |\grp_bn_relu_small_fu_5625/mul_ln1118_28_reg_25967_reg_funnel__30                                    |      8|
|468   |      mul_ln1118_14_reg_25883_reg       |\grp_bn_relu_small_fu_5625/mul_ln1118_28_reg_25967_reg_funnel__20                                    |      8|
|469   |      mul_ln1118_15_reg_25889_reg       |\grp_bn_relu_small_fu_5625/mul_ln1118_28_reg_25967_reg_funnel__22                                    |      8|
|470   |      mul_ln1118_16_reg_25895_reg       |\grp_bn_relu_small_fu_5625/mul_ln1118_28_reg_25967_reg_funnel__6                                     |      8|
|471   |      mul_ln1118_17_reg_25901_reg       |\grp_bn_relu_small_fu_5625/mul_ln1118_28_reg_25967_reg_funnel__18                                    |      8|
|472   |      mul_ln1118_18_reg_25907_reg       |\grp_bn_relu_small_fu_5625/mul_ln1118_28_reg_25967_reg_funnel__31                                    |      8|
|473   |      mul_ln1118_19_reg_25913_reg       |\grp_bn_relu_small_fu_5625/mul_ln1118_28_reg_25967_reg_funnel__3                                     |      8|
|474   |      mul_ln1118_20_reg_25919_reg       |\grp_bn_relu_small_fu_5625/mul_ln1118_28_reg_25967_reg_funnel__8                                     |      8|
|475   |      mul_ln1118_21_reg_25925_reg       |\grp_bn_relu_small_fu_5625/mul_ln1118_28_reg_25967_reg_funnel__21                                    |      8|
|476   |      mul_ln1118_22_reg_25931_reg       |\grp_bn_relu_small_fu_5625/mul_ln1118_28_reg_25967_reg_funnel__7                                     |      8|
|477   |      mul_ln1118_23_reg_25937_reg       |\grp_bn_relu_small_fu_5625/mul_ln1118_28_reg_25967_reg_funnel__25                                    |      8|
|478   |      mul_ln1118_24_reg_25943_reg       |\grp_bn_relu_small_fu_5625/mul_ln1118_28_reg_25967_reg_funnel__2                                     |      8|
|479   |      mul_ln1118_25_reg_25949_reg       |\grp_bn_relu_small_fu_5625/mul_ln1118_28_reg_25967_reg_funnel__12                                    |      8|
|480   |      mul_ln1118_26_reg_25955_reg       |\grp_bn_relu_small_fu_5625/mul_ln1118_28_reg_25967_reg_funnel__11                                    |      8|
|481   |      mul_ln1118_27_reg_25961_reg       |\grp_bn_relu_small_fu_5625/mul_ln1118_28_reg_25967_reg_funnel__28                                    |      8|
|482   |      mul_ln1118_28_reg_25967_reg       |\grp_bn_relu_small_fu_5625/mul_ln1118_28_reg_25967_reg_funnel                                        |      8|
|483   |      mul_ln1118_29_reg_25973_reg       |\grp_bn_relu_small_fu_5625/mul_ln1118_28_reg_25967_reg_funnel__19                                    |      8|
|484   |      mul_ln1118_30_reg_25979_reg       |\grp_bn_relu_small_fu_5625/mul_ln1118_28_reg_25967_reg_funnel__9                                     |      8|
|485   |      mul_ln1118_31_reg_25985_reg       |\grp_bn_relu_small_fu_5625/mul_ln1118_28_reg_25967_reg_funnel__17                                    |      8|
|486   |      add_ln295_1_reg_25458_reg         |\grp_bn_relu_small_fu_5625/mul_ln1118_7_reg_25841_reg_funnel__14                                     |      8|
|487   |      FracNet_mul_8ns_3ibs_U632         |FracNet_mul_8ns_3ibs                                                                                 |     52|
|488   |        FracNet_mul_8ns_3ibs_MulnS_1_U  |FracNet_mul_8ns_3ibs_MulnS_1                                                                         |     52|
|489   |      FracNet_mul_9ns_3hbi_U631         |FracNet_mul_9ns_3hbi                                                                                 |    103|
|490   |        FracNet_mul_9ns_3hbi_MulnS_0_U  |FracNet_mul_9ns_3hbi_MulnS_0                                                                         |    103|
|491   |    grp_load_conv1x1_weights_fu_5876    |load_conv1x1_weights                                                                                 |   1746|
|492   |      tmp_reg_1455_reg                  |tmp_reg_1455_reg_funnel                                                                              |      8|
|493   |    grp_load_conv3x3_weights_fu_6000    |load_conv3x3_weights                                                                                 |    663|
|494   |      tmp_reg_3630_reg                  |\grp_load_conv3x3_weights_fu_6000/tmp_reg_3630_reg_funnel                                            |      8|
|495   |      FracNet_urem_5ns_bkb_U1           |FracNet_urem_5ns_bkb                                                                                 |     52|
|496   |        FracNet_urem_5ns_bkb_div_U      |FracNet_urem_5ns_bkb_div                                                                             |     52|
|497   |          FracNet_urem_5ns_bkb_div_u_0  |FracNet_urem_5ns_bkb_div_u                                                                           |     45|
|498   |    grp_load_layer_1D_weight_1_fu_5839  |load_layer_1D_weight_1                                                                               |   4145|
|499   |    grp_load_layer_1D_weight_fu_5193    |load_layer_1D_weight                                                                                 |   4085|
|500   |    grp_load_shortcut_fu_5910           |load_shortcut                                                                                        |   1360|
|501   |      add_ln339_reg_1449_reg            |add_ln339_reg_1449_reg_funnel                                                                        |      8|
|502   |      FracNet_mul_29s_9lbW_U777         |FracNet_mul_29s_9lbW                                                                                 |     53|
|503   |        FracNet_mul_29s_9lbW_MulnS_2_U  |FracNet_mul_29s_9lbW_MulnS_2                                                                         |     53|
|504   |          p_reg                         |\grp_avgpool_fu_5765/add_ln1265_reg_15415_reg_funnel__1                                              |      8|
|505   |      FracNet_mul_9ns_3mb6_U778         |FracNet_mul_9ns_3mb6                                                                                 |    164|
|506   |        FracNet_mul_9ns_3mb6_MulnS_3_U  |FracNet_mul_9ns_3mb6_MulnS_3                                                                         |    164|
|507   |    grp_pg_conv1x1_tile_fu_5305         |pg_conv1x1_tile                                                                                      |   5133|
|508   |      add_ln184_1_reg_2591_reg          |add_ln184_1_reg_2591_reg_funnel                                                                      |      8|
|509   |      read_index_reg_2607_reg           |read_index_reg_2607_reg_funnel                                                                       |      8|
|510   |      add_ln184_3_reg_2602_reg          |add_ln184_3_reg_2602_reg_funnel                                                                      |      8|
|511   |      grp_compute_engine_32_1_fu_1008   |compute_engine_32_1_413                                                                              |    103|
|512   |      grp_compute_engine_32_1_fu_1014   |compute_engine_32_1_414                                                                              |    106|
|513   |      grp_compute_engine_32_1_fu_1020   |compute_engine_32_1_415                                                                              |    102|
|514   |      grp_compute_engine_32_1_fu_1026   |compute_engine_32_1_416                                                                              |    102|
|515   |      grp_compute_engine_32_1_fu_1032   |compute_engine_32_1_417                                                                              |    102|
|516   |      grp_compute_engine_32_1_fu_1038   |compute_engine_32_1_418                                                                              |    103|
|517   |      grp_compute_engine_32_1_fu_1044   |compute_engine_32_1_419                                                                              |    103|
|518   |      grp_compute_engine_32_1_fu_1050   |compute_engine_32_1_420                                                                              |    102|
|519   |      grp_compute_engine_32_1_fu_1056   |compute_engine_32_1_421                                                                              |    102|
|520   |      grp_compute_engine_32_1_fu_1062   |compute_engine_32_1_422                                                                              |    102|
|521   |      grp_compute_engine_32_1_fu_1068   |compute_engine_32_1_423                                                                              |    104|
|522   |      grp_compute_engine_32_1_fu_1074   |compute_engine_32_1_424                                                                              |    102|
|523   |      grp_compute_engine_32_1_fu_1080   |compute_engine_32_1_425                                                                              |    102|
|524   |      grp_compute_engine_32_1_fu_1086   |compute_engine_32_1_426                                                                              |    102|
|525   |      grp_compute_engine_32_1_fu_1092   |compute_engine_32_1_427                                                                              |    102|
|526   |      grp_compute_engine_32_1_fu_1098   |compute_engine_32_1_428                                                                              |    104|
|527   |      grp_compute_engine_32_1_fu_1104   |compute_engine_32_1_429                                                                              |    102|
|528   |      grp_compute_engine_32_1_fu_1110   |compute_engine_32_1_430                                                                              |    102|
|529   |      grp_compute_engine_32_1_fu_1116   |compute_engine_32_1_431                                                                              |    102|
|530   |      grp_compute_engine_32_1_fu_1122   |compute_engine_32_1_432                                                                              |    103|
|531   |      grp_compute_engine_32_1_fu_1128   |compute_engine_32_1_433                                                                              |    103|
|532   |      grp_compute_engine_32_1_fu_1134   |compute_engine_32_1_434                                                                              |    102|
|533   |      grp_compute_engine_32_1_fu_1140   |compute_engine_32_1_435                                                                              |    102|
|534   |      grp_compute_engine_32_1_fu_1146   |compute_engine_32_1_436                                                                              |    102|
|535   |      grp_compute_engine_32_1_fu_1152   |compute_engine_32_1_437                                                                              |    104|
|536   |      grp_compute_engine_32_1_fu_1158   |compute_engine_32_1_438                                                                              |    102|
|537   |      grp_compute_engine_32_1_fu_1164   |compute_engine_32_1_439                                                                              |    102|
|538   |      grp_compute_engine_32_1_fu_1170   |compute_engine_32_1_440                                                                              |    102|
|539   |      grp_compute_engine_32_1_fu_1176   |compute_engine_32_1_441                                                                              |    102|
|540   |      grp_compute_engine_32_1_fu_1182   |compute_engine_32_1_442                                                                              |    104|
|541   |      grp_compute_engine_32_1_fu_1188   |compute_engine_32_1_443                                                                              |    102|
|542   |      grp_compute_engine_32_1_fu_1194   |compute_engine_32_1_444                                                                              |    102|
|543   |    grp_pg_conv3x3_tile_fu_3442         |pg_conv3x3_tile                                                                                      |  31512|
|544   |      msb_output_index_reg_24291_reg    |msb_output_index_reg_24291_reg_funnel                                                                |      8|
|545   |      mul_ln120_reg_23445_reg           |\grp_pg_conv3x3_tile_fu_3442/mul_ln120_reg_23445_reg_funnel                                          |      8|
|546   |      read_index_reg_24213_reg          |\grp_pg_conv3x3_tile_fu_3442/read_index_reg_24213_reg_funnel__1                                      |      8|
|547   |      grp_compute_engine_32_1_fu_6824   |compute_engine_32_1                                                                                  |     71|
|548   |      grp_compute_engine_32_1_fu_6830   |compute_engine_32_1_124                                                                              |     73|
|549   |      grp_compute_engine_32_1_fu_6836   |compute_engine_32_1_125                                                                              |     73|
|550   |      grp_compute_engine_32_1_fu_6842   |compute_engine_32_1_126                                                                              |     73|
|551   |      grp_compute_engine_32_1_fu_6848   |compute_engine_32_1_127                                                                              |     73|
|552   |      grp_compute_engine_32_1_fu_6854   |compute_engine_32_1_128                                                                              |     73|
|553   |      grp_compute_engine_32_1_fu_6860   |compute_engine_32_1_129                                                                              |     71|
|554   |      grp_compute_engine_32_1_fu_6866   |compute_engine_32_1_130                                                                              |     73|
|555   |      grp_compute_engine_32_1_fu_6872   |compute_engine_32_1_131                                                                              |     71|
|556   |      grp_compute_engine_32_1_fu_6878   |compute_engine_32_1_132                                                                              |     73|
|557   |      grp_compute_engine_32_1_fu_6884   |compute_engine_32_1_133                                                                              |     71|
|558   |      grp_compute_engine_32_1_fu_6890   |compute_engine_32_1_134                                                                              |     73|
|559   |      grp_compute_engine_32_1_fu_6896   |compute_engine_32_1_135                                                                              |     73|
|560   |      grp_compute_engine_32_1_fu_6902   |compute_engine_32_1_136                                                                              |     73|
|561   |      grp_compute_engine_32_1_fu_6908   |compute_engine_32_1_137                                                                              |     71|
|562   |      grp_compute_engine_32_1_fu_6914   |compute_engine_32_1_138                                                                              |     73|
|563   |      grp_compute_engine_32_1_fu_6920   |compute_engine_32_1_139                                                                              |     73|
|564   |      grp_compute_engine_32_1_fu_6926   |compute_engine_32_1_140                                                                              |     73|
|565   |      grp_compute_engine_32_1_fu_6932   |compute_engine_32_1_141                                                                              |     71|
|566   |      grp_compute_engine_32_1_fu_6938   |compute_engine_32_1_142                                                                              |     73|
|567   |      grp_compute_engine_32_1_fu_6944   |compute_engine_32_1_143                                                                              |     71|
|568   |      grp_compute_engine_32_1_fu_6950   |compute_engine_32_1_144                                                                              |     73|
|569   |      grp_compute_engine_32_1_fu_6956   |compute_engine_32_1_145                                                                              |     73|
|570   |      grp_compute_engine_32_1_fu_6962   |compute_engine_32_1_146                                                                              |     73|
|571   |      grp_compute_engine_32_1_fu_6968   |compute_engine_32_1_147                                                                              |     73|
|572   |      grp_compute_engine_32_1_fu_6974   |compute_engine_32_1_148                                                                              |     73|
|573   |      grp_compute_engine_32_1_fu_6980   |compute_engine_32_1_149                                                                              |     73|
|574   |      grp_compute_engine_32_1_fu_6986   |compute_engine_32_1_150                                                                              |     71|
|575   |      grp_compute_engine_32_1_fu_6992   |compute_engine_32_1_151                                                                              |     73|
|576   |      grp_compute_engine_32_1_fu_6998   |compute_engine_32_1_152                                                                              |     73|
|577   |      grp_compute_engine_32_1_fu_7004   |compute_engine_32_1_153                                                                              |     71|
|578   |      grp_compute_engine_32_1_fu_7010   |compute_engine_32_1_154                                                                              |     71|
|579   |      grp_compute_engine_32_1_fu_7016   |compute_engine_32_1_155                                                                              |     85|
|580   |      grp_compute_engine_32_1_fu_7022   |compute_engine_32_1_156                                                                              |     82|
|581   |      grp_compute_engine_32_1_fu_7028   |compute_engine_32_1_157                                                                              |     82|
|582   |      grp_compute_engine_32_1_fu_7034   |compute_engine_32_1_158                                                                              |     82|
|583   |      grp_compute_engine_32_1_fu_7040   |compute_engine_32_1_159                                                                              |     82|
|584   |      grp_compute_engine_32_1_fu_7046   |compute_engine_32_1_160                                                                              |     82|
|585   |      grp_compute_engine_32_1_fu_7052   |compute_engine_32_1_161                                                                              |     85|
|586   |      grp_compute_engine_32_1_fu_7058   |compute_engine_32_1_162                                                                              |     82|
|587   |      grp_compute_engine_32_1_fu_7064   |compute_engine_32_1_163                                                                              |     85|
|588   |      grp_compute_engine_32_1_fu_7070   |compute_engine_32_1_164                                                                              |     82|
|589   |      grp_compute_engine_32_1_fu_7076   |compute_engine_32_1_165                                                                              |     85|
|590   |      grp_compute_engine_32_1_fu_7082   |compute_engine_32_1_166                                                                              |     82|
|591   |      grp_compute_engine_32_1_fu_7088   |compute_engine_32_1_167                                                                              |     82|
|592   |      grp_compute_engine_32_1_fu_7094   |compute_engine_32_1_168                                                                              |     82|
|593   |      grp_compute_engine_32_1_fu_7100   |compute_engine_32_1_169                                                                              |     85|
|594   |      grp_compute_engine_32_1_fu_7106   |compute_engine_32_1_170                                                                              |     82|
|595   |      grp_compute_engine_32_1_fu_7112   |compute_engine_32_1_171                                                                              |     82|
|596   |      grp_compute_engine_32_1_fu_7118   |compute_engine_32_1_172                                                                              |     82|
|597   |      grp_compute_engine_32_1_fu_7124   |compute_engine_32_1_173                                                                              |     85|
|598   |      grp_compute_engine_32_1_fu_7130   |compute_engine_32_1_174                                                                              |     82|
|599   |      grp_compute_engine_32_1_fu_7136   |compute_engine_32_1_175                                                                              |     85|
|600   |      grp_compute_engine_32_1_fu_7142   |compute_engine_32_1_176                                                                              |     82|
|601   |      grp_compute_engine_32_1_fu_7148   |compute_engine_32_1_177                                                                              |     82|
|602   |      grp_compute_engine_32_1_fu_7154   |compute_engine_32_1_178                                                                              |     82|
|603   |      grp_compute_engine_32_1_fu_7160   |compute_engine_32_1_179                                                                              |     82|
|604   |      grp_compute_engine_32_1_fu_7166   |compute_engine_32_1_180                                                                              |     82|
|605   |      grp_compute_engine_32_1_fu_7172   |compute_engine_32_1_181                                                                              |     82|
|606   |      grp_compute_engine_32_1_fu_7178   |compute_engine_32_1_182                                                                              |     85|
|607   |      grp_compute_engine_32_1_fu_7184   |compute_engine_32_1_183                                                                              |     82|
|608   |      grp_compute_engine_32_1_fu_7190   |compute_engine_32_1_184                                                                              |     82|
|609   |      grp_compute_engine_32_1_fu_7196   |compute_engine_32_1_185                                                                              |     85|
|610   |      grp_compute_engine_32_1_fu_7202   |compute_engine_32_1_186                                                                              |     85|
|611   |      grp_compute_engine_32_1_fu_7208   |compute_engine_32_1_187                                                                              |     84|
|612   |      grp_compute_engine_32_1_fu_7214   |compute_engine_32_1_188                                                                              |     70|
|613   |      grp_compute_engine_32_1_fu_7220   |compute_engine_32_1_189                                                                              |     86|
|614   |      grp_compute_engine_32_1_fu_7226   |compute_engine_32_1_190                                                                              |     70|
|615   |      grp_compute_engine_32_1_fu_7232   |compute_engine_32_1_191                                                                              |     75|
|616   |      grp_compute_engine_32_1_fu_7238   |compute_engine_32_1_192                                                                              |     70|
|617   |      grp_compute_engine_32_1_fu_7244   |compute_engine_32_1_193                                                                              |     75|
|618   |      grp_compute_engine_32_1_fu_7250   |compute_engine_32_1_194                                                                              |     70|
|619   |      grp_compute_engine_32_1_fu_7256   |compute_engine_32_1_195                                                                              |     75|
|620   |      grp_compute_engine_32_1_fu_7262   |compute_engine_32_1_196                                                                              |     70|
|621   |      grp_compute_engine_32_1_fu_7268   |compute_engine_32_1_197                                                                              |     75|
|622   |      grp_compute_engine_32_1_fu_7274   |compute_engine_32_1_198                                                                              |     70|
|623   |      grp_compute_engine_32_1_fu_7280   |compute_engine_32_1_199                                                                              |     84|
|624   |      grp_compute_engine_32_1_fu_7286   |compute_engine_32_1_200                                                                              |     70|
|625   |      grp_compute_engine_32_1_fu_7292   |compute_engine_32_1_201                                                                              |     75|
|626   |      grp_compute_engine_32_1_fu_7298   |compute_engine_32_1_202                                                                              |     70|
|627   |      grp_compute_engine_32_1_fu_7304   |compute_engine_32_1_203                                                                              |     84|
|628   |      grp_compute_engine_32_1_fu_7310   |compute_engine_32_1_204                                                                              |     70|
|629   |      grp_compute_engine_32_1_fu_7316   |compute_engine_32_1_205                                                                              |     75|
|630   |      grp_compute_engine_32_1_fu_7322   |compute_engine_32_1_206                                                                              |     70|
|631   |      grp_compute_engine_32_1_fu_7328   |compute_engine_32_1_207                                                                              |     84|
|632   |      grp_compute_engine_32_1_fu_7334   |compute_engine_32_1_208                                                                              |     70|
|633   |      grp_compute_engine_32_1_fu_7340   |compute_engine_32_1_209                                                                              |     75|
|634   |      grp_compute_engine_32_1_fu_7346   |compute_engine_32_1_210                                                                              |     70|
|635   |      grp_compute_engine_32_1_fu_7352   |compute_engine_32_1_211                                                                              |     75|
|636   |      grp_compute_engine_32_1_fu_7358   |compute_engine_32_1_212                                                                              |     70|
|637   |      grp_compute_engine_32_1_fu_7364   |compute_engine_32_1_213                                                                              |     75|
|638   |      grp_compute_engine_32_1_fu_7370   |compute_engine_32_1_214                                                                              |     70|
|639   |      grp_compute_engine_32_1_fu_7376   |compute_engine_32_1_215                                                                              |     84|
|640   |      grp_compute_engine_32_1_fu_7382   |compute_engine_32_1_216                                                                              |     70|
|641   |      grp_compute_engine_32_1_fu_7388   |compute_engine_32_1_217                                                                              |     75|
|642   |      grp_compute_engine_32_1_fu_7394   |compute_engine_32_1_218                                                                              |     70|
|643   |      grp_compute_engine_32_1_fu_7400   |compute_engine_32_1_219                                                                              |     75|
|644   |      grp_compute_engine_32_1_fu_7406   |compute_engine_32_1_220                                                                              |     70|
|645   |      grp_compute_engine_32_1_fu_7412   |compute_engine_32_1_221                                                                              |     75|
|646   |      grp_compute_engine_32_1_fu_7418   |compute_engine_32_1_222                                                                              |     70|
|647   |      grp_compute_engine_32_1_fu_7424   |compute_engine_32_1_223                                                                              |     75|
|648   |      grp_compute_engine_32_1_fu_7430   |compute_engine_32_1_224                                                                              |     70|
|649   |      grp_compute_engine_32_1_fu_7436   |compute_engine_32_1_225                                                                              |     75|
|650   |      grp_compute_engine_32_1_fu_7442   |compute_engine_32_1_226                                                                              |     70|
|651   |      grp_compute_engine_32_1_fu_7448   |compute_engine_32_1_227                                                                              |     85|
|652   |      grp_compute_engine_32_1_fu_7454   |compute_engine_32_1_228                                                                              |     70|
|653   |      grp_compute_engine_32_1_fu_7460   |compute_engine_32_1_229                                                                              |     75|
|654   |      grp_compute_engine_32_1_fu_7466   |compute_engine_32_1_230                                                                              |     70|
|655   |      grp_compute_engine_32_1_fu_7472   |compute_engine_32_1_231                                                                              |     75|
|656   |      grp_compute_engine_32_1_fu_7478   |compute_engine_32_1_232                                                                              |     70|
|657   |      grp_compute_engine_32_1_fu_7484   |compute_engine_32_1_233                                                                              |     75|
|658   |      grp_compute_engine_32_1_fu_7490   |compute_engine_32_1_234                                                                              |     70|
|659   |      grp_compute_engine_32_1_fu_7496   |compute_engine_32_1_235                                                                              |     75|
|660   |      grp_compute_engine_32_1_fu_7502   |compute_engine_32_1_236                                                                              |     70|
|661   |      grp_compute_engine_32_1_fu_7508   |compute_engine_32_1_237                                                                              |     75|
|662   |      grp_compute_engine_32_1_fu_7514   |compute_engine_32_1_238                                                                              |     70|
|663   |      grp_compute_engine_32_1_fu_7520   |compute_engine_32_1_239                                                                              |     75|
|664   |      grp_compute_engine_32_1_fu_7526   |compute_engine_32_1_240                                                                              |     70|
|665   |      grp_compute_engine_32_1_fu_7532   |compute_engine_32_1_241                                                                              |     84|
|666   |      grp_compute_engine_32_1_fu_7538   |compute_engine_32_1_242                                                                              |     70|
|667   |      grp_compute_engine_32_1_fu_7544   |compute_engine_32_1_243                                                                              |     86|
|668   |      grp_compute_engine_32_1_fu_7550   |compute_engine_32_1_244                                                                              |     70|
|669   |      grp_compute_engine_32_1_fu_7556   |compute_engine_32_1_245                                                                              |     86|
|670   |      grp_compute_engine_32_1_fu_7562   |compute_engine_32_1_246                                                                              |     70|
|671   |      grp_compute_engine_32_1_fu_7568   |compute_engine_32_1_247                                                                              |     84|
|672   |      grp_compute_engine_32_1_fu_7574   |compute_engine_32_1_248                                                                              |     70|
|673   |      grp_compute_engine_32_1_fu_7580   |compute_engine_32_1_249                                                                              |     87|
|674   |      grp_compute_engine_32_1_fu_7586   |compute_engine_32_1_250                                                                              |     70|
|675   |      grp_compute_engine_32_1_fu_7592   |compute_engine_32_1_251                                                                              |    102|
|676   |      grp_compute_engine_32_1_fu_7598   |compute_engine_32_1_252                                                                              |     70|
|677   |      grp_compute_engine_32_1_fu_7604   |compute_engine_32_1_253                                                                              |    100|
|678   |      grp_compute_engine_32_1_fu_7610   |compute_engine_32_1_254                                                                              |     70|
|679   |      grp_compute_engine_32_1_fu_7616   |compute_engine_32_1_255                                                                              |    100|
|680   |      grp_compute_engine_32_1_fu_7622   |compute_engine_32_1_256                                                                              |     70|
|681   |      grp_compute_engine_32_1_fu_7628   |compute_engine_32_1_257                                                                              |    100|
|682   |      grp_compute_engine_32_1_fu_7634   |compute_engine_32_1_258                                                                              |     70|
|683   |      grp_compute_engine_32_1_fu_7640   |compute_engine_32_1_259                                                                              |    102|
|684   |      grp_compute_engine_32_1_fu_7646   |compute_engine_32_1_260                                                                              |     70|
|685   |      grp_compute_engine_32_1_fu_7652   |compute_engine_32_1_261                                                                              |    100|
|686   |      grp_compute_engine_32_1_fu_7658   |compute_engine_32_1_262                                                                              |     70|
|687   |      grp_compute_engine_32_1_fu_7664   |compute_engine_32_1_263                                                                              |    102|
|688   |      grp_compute_engine_32_1_fu_7670   |compute_engine_32_1_264                                                                              |     70|
|689   |      grp_compute_engine_32_1_fu_7676   |compute_engine_32_1_265                                                                              |    100|
|690   |      grp_compute_engine_32_1_fu_7682   |compute_engine_32_1_266                                                                              |     70|
|691   |      grp_compute_engine_32_1_fu_7688   |compute_engine_32_1_267                                                                              |    102|
|692   |      grp_compute_engine_32_1_fu_7694   |compute_engine_32_1_268                                                                              |     70|
|693   |      grp_compute_engine_32_1_fu_7700   |compute_engine_32_1_269                                                                              |    100|
|694   |      grp_compute_engine_32_1_fu_7706   |compute_engine_32_1_270                                                                              |     70|
|695   |      grp_compute_engine_32_1_fu_7712   |compute_engine_32_1_271                                                                              |    102|
|696   |      grp_compute_engine_32_1_fu_7718   |compute_engine_32_1_272                                                                              |     70|
|697   |      grp_compute_engine_32_1_fu_7724   |compute_engine_32_1_273                                                                              |     90|
|698   |      grp_compute_engine_32_1_fu_7730   |compute_engine_32_1_274                                                                              |     70|
|699   |      grp_compute_engine_32_1_fu_7736   |compute_engine_32_1_275                                                                              |     90|
|700   |      grp_compute_engine_32_1_fu_7742   |compute_engine_32_1_276                                                                              |     70|
|701   |      grp_compute_engine_32_1_fu_7748   |compute_engine_32_1_277                                                                              |     90|
|702   |      grp_compute_engine_32_1_fu_7754   |compute_engine_32_1_278                                                                              |     70|
|703   |      grp_compute_engine_32_1_fu_7760   |compute_engine_32_1_279                                                                              |    102|
|704   |      grp_compute_engine_32_1_fu_7766   |compute_engine_32_1_280                                                                              |     70|
|705   |      grp_compute_engine_32_1_fu_7772   |compute_engine_32_1_281                                                                              |     90|
|706   |      grp_compute_engine_32_1_fu_7778   |compute_engine_32_1_282                                                                              |     70|
|707   |      grp_compute_engine_32_1_fu_7784   |compute_engine_32_1_283                                                                              |     90|
|708   |      grp_compute_engine_32_1_fu_7790   |compute_engine_32_1_284                                                                              |     70|
|709   |      grp_compute_engine_32_1_fu_7796   |compute_engine_32_1_285                                                                              |     90|
|710   |      grp_compute_engine_32_1_fu_7802   |compute_engine_32_1_286                                                                              |     70|
|711   |      grp_compute_engine_32_1_fu_7808   |compute_engine_32_1_287                                                                              |     90|
|712   |      grp_compute_engine_32_1_fu_7814   |compute_engine_32_1_288                                                                              |     70|
|713   |      grp_compute_engine_32_1_fu_7820   |compute_engine_32_1_289                                                                              |     90|
|714   |      grp_compute_engine_32_1_fu_7826   |compute_engine_32_1_290                                                                              |     70|
|715   |      grp_compute_engine_32_1_fu_7832   |compute_engine_32_1_291                                                                              |    102|
|716   |      grp_compute_engine_32_1_fu_7838   |compute_engine_32_1_292                                                                              |     70|
|717   |      grp_compute_engine_32_1_fu_7844   |compute_engine_32_1_293                                                                              |    102|
|718   |      grp_compute_engine_32_1_fu_7850   |compute_engine_32_1_294                                                                              |     70|
|719   |      grp_compute_engine_32_1_fu_7856   |compute_engine_32_1_295                                                                              |    100|
|720   |      grp_compute_engine_32_1_fu_7862   |compute_engine_32_1_296                                                                              |     70|
|721   |      grp_compute_engine_32_1_fu_7868   |compute_engine_32_1_297                                                                              |    100|
|722   |      grp_compute_engine_32_1_fu_7874   |compute_engine_32_1_298                                                                              |     70|
|723   |      grp_compute_engine_32_1_fu_7880   |compute_engine_32_1_299                                                                              |    100|
|724   |      grp_compute_engine_32_1_fu_7886   |compute_engine_32_1_300                                                                              |     70|
|725   |      grp_compute_engine_32_1_fu_7892   |compute_engine_32_1_301                                                                              |    102|
|726   |      grp_compute_engine_32_1_fu_7898   |compute_engine_32_1_302                                                                              |     70|
|727   |      grp_compute_engine_32_1_fu_7904   |compute_engine_32_1_303                                                                              |    100|
|728   |      grp_compute_engine_32_1_fu_7910   |compute_engine_32_1_304                                                                              |     70|
|729   |      grp_compute_engine_32_1_fu_7916   |compute_engine_32_1_305                                                                              |    102|
|730   |      grp_compute_engine_32_1_fu_7922   |compute_engine_32_1_306                                                                              |     70|
|731   |      grp_compute_engine_32_1_fu_7928   |compute_engine_32_1_307                                                                              |     90|
|732   |      grp_compute_engine_32_1_fu_7934   |compute_engine_32_1_308                                                                              |     70|
|733   |      grp_compute_engine_32_1_fu_7940   |compute_engine_32_1_309                                                                              |    102|
|734   |      grp_compute_engine_32_1_fu_7946   |compute_engine_32_1_310                                                                              |     70|
|735   |      grp_compute_engine_32_1_fu_7952   |compute_engine_32_1_311                                                                              |    102|
|736   |      grp_compute_engine_32_1_fu_7958   |compute_engine_32_1_312                                                                              |     70|
|737   |      grp_compute_engine_32_1_fu_7964   |compute_engine_32_1_313                                                                              |     90|
|738   |      grp_compute_engine_32_1_fu_7970   |compute_engine_32_1_314                                                                              |     70|
|739   |      grp_compute_engine_32_1_fu_7976   |compute_engine_32_1_315                                                                              |    104|
|740   |      grp_compute_engine_32_1_fu_7982   |compute_engine_32_1_316                                                                              |     70|
|741   |      grp_compute_engine_32_1_fu_7988   |compute_engine_32_1_317                                                                              |    102|
|742   |      grp_compute_engine_32_1_fu_7994   |compute_engine_32_1_318                                                                              |     70|
|743   |      grp_compute_engine_32_1_fu_8000   |compute_engine_32_1_319                                                                              |    102|
|744   |      grp_compute_engine_32_1_fu_8006   |compute_engine_32_1_320                                                                              |     70|
|745   |      grp_compute_engine_32_1_fu_8012   |compute_engine_32_1_321                                                                              |    102|
|746   |      grp_compute_engine_32_1_fu_8018   |compute_engine_32_1_322                                                                              |     70|
|747   |      grp_compute_engine_32_1_fu_8024   |compute_engine_32_1_323                                                                              |    104|
|748   |      grp_compute_engine_32_1_fu_8030   |compute_engine_32_1_324                                                                              |     70|
|749   |      grp_compute_engine_32_1_fu_8036   |compute_engine_32_1_325                                                                              |    102|
|750   |      grp_compute_engine_32_1_fu_8042   |compute_engine_32_1_326                                                                              |     70|
|751   |      grp_compute_engine_32_1_fu_8048   |compute_engine_32_1_327                                                                              |    104|
|752   |      grp_compute_engine_32_1_fu_8054   |compute_engine_32_1_328                                                                              |     70|
|753   |      grp_compute_engine_32_1_fu_8060   |compute_engine_32_1_329                                                                              |     89|
|754   |      grp_compute_engine_32_1_fu_8066   |compute_engine_32_1_330                                                                              |     70|
|755   |      grp_compute_engine_32_1_fu_8072   |compute_engine_32_1_331                                                                              |    104|
|756   |      grp_compute_engine_32_1_fu_8078   |compute_engine_32_1_332                                                                              |     70|
|757   |      grp_compute_engine_32_1_fu_8084   |compute_engine_32_1_333                                                                              |    102|
|758   |      grp_compute_engine_32_1_fu_8090   |compute_engine_32_1_334                                                                              |     70|
|759   |      grp_compute_engine_32_1_fu_8096   |compute_engine_32_1_335                                                                              |    102|
|760   |      grp_compute_engine_32_1_fu_8102   |compute_engine_32_1_336                                                                              |     70|
|761   |      grp_compute_engine_32_1_fu_8108   |compute_engine_32_1_337                                                                              |    102|
|762   |      grp_compute_engine_32_1_fu_8114   |compute_engine_32_1_338                                                                              |     70|
|763   |      grp_compute_engine_32_1_fu_8120   |compute_engine_32_1_339                                                                              |    102|
|764   |      grp_compute_engine_32_1_fu_8126   |compute_engine_32_1_340                                                                              |     70|
|765   |      grp_compute_engine_32_1_fu_8132   |compute_engine_32_1_341                                                                              |    104|
|766   |      grp_compute_engine_32_1_fu_8138   |compute_engine_32_1_342                                                                              |     70|
|767   |      grp_compute_engine_32_1_fu_8144   |compute_engine_32_1_343                                                                              |    101|
|768   |      grp_compute_engine_32_1_fu_8150   |compute_engine_32_1_344                                                                              |     70|
|769   |      grp_compute_engine_32_1_fu_8156   |compute_engine_32_1_345                                                                              |    102|
|770   |      grp_compute_engine_32_1_fu_8162   |compute_engine_32_1_346                                                                              |     70|
|771   |      grp_compute_engine_32_1_fu_8168   |compute_engine_32_1_347                                                                              |     89|
|772   |      grp_compute_engine_32_1_fu_8174   |compute_engine_32_1_348                                                                              |     70|
|773   |      grp_compute_engine_32_1_fu_8180   |compute_engine_32_1_349                                                                              |    104|
|774   |      grp_compute_engine_32_1_fu_8186   |compute_engine_32_1_350                                                                              |     70|
|775   |      grp_compute_engine_32_1_fu_8192   |compute_engine_32_1_351                                                                              |    102|
|776   |      grp_compute_engine_32_1_fu_8198   |compute_engine_32_1_352                                                                              |     70|
|777   |      grp_compute_engine_32_1_fu_8204   |compute_engine_32_1_353                                                                              |     89|
|778   |      grp_compute_engine_32_1_fu_8210   |compute_engine_32_1_354                                                                              |     70|
|779   |      grp_compute_engine_32_1_fu_8216   |compute_engine_32_1_355                                                                              |    104|
|780   |      grp_compute_engine_32_1_fu_8222   |compute_engine_32_1_356                                                                              |     70|
|781   |      grp_compute_engine_32_1_fu_8228   |compute_engine_32_1_357                                                                              |    104|
|782   |      grp_compute_engine_32_1_fu_8234   |compute_engine_32_1_358                                                                              |     70|
|783   |      grp_compute_engine_32_1_fu_8240   |compute_engine_32_1_359                                                                              |    102|
|784   |      grp_compute_engine_32_1_fu_8246   |compute_engine_32_1_360                                                                              |     70|
|785   |      grp_compute_engine_32_1_fu_8252   |compute_engine_32_1_361                                                                              |    102|
|786   |      grp_compute_engine_32_1_fu_8258   |compute_engine_32_1_362                                                                              |     70|
|787   |      grp_compute_engine_32_1_fu_8264   |compute_engine_32_1_363                                                                              |    102|
|788   |      grp_compute_engine_32_1_fu_8270   |compute_engine_32_1_364                                                                              |     70|
|789   |      grp_compute_engine_32_1_fu_8276   |compute_engine_32_1_365                                                                              |    104|
|790   |      grp_compute_engine_32_1_fu_8282   |compute_engine_32_1_366                                                                              |     70|
|791   |      grp_compute_engine_32_1_fu_8288   |compute_engine_32_1_367                                                                              |    102|
|792   |      grp_compute_engine_32_1_fu_8294   |compute_engine_32_1_368                                                                              |     70|
|793   |      grp_compute_engine_32_1_fu_8300   |compute_engine_32_1_369                                                                              |    104|
|794   |      grp_compute_engine_32_1_fu_8306   |compute_engine_32_1_370                                                                              |     70|
|795   |      grp_compute_engine_32_1_fu_8312   |compute_engine_32_1_371                                                                              |    104|
|796   |      grp_compute_engine_32_1_fu_8318   |compute_engine_32_1_372                                                                              |     70|
|797   |      grp_compute_engine_32_1_fu_8324   |compute_engine_32_1_373                                                                              |    104|
|798   |      grp_compute_engine_32_1_fu_8330   |compute_engine_32_1_374                                                                              |     70|
|799   |      grp_compute_engine_32_1_fu_8336   |compute_engine_32_1_375                                                                              |    104|
|800   |      grp_compute_engine_32_1_fu_8342   |compute_engine_32_1_376                                                                              |     70|
|801   |      grp_compute_engine_32_1_fu_8348   |compute_engine_32_1_377                                                                              |    102|
|802   |      grp_compute_engine_32_1_fu_8354   |compute_engine_32_1_378                                                                              |     70|
|803   |      grp_compute_engine_32_1_fu_8360   |compute_engine_32_1_379                                                                              |    104|
|804   |      grp_compute_engine_32_1_fu_8366   |compute_engine_32_1_380                                                                              |    104|
|805   |      grp_compute_engine_32_1_fu_8372   |compute_engine_32_1_381                                                                              |    104|
|806   |      grp_compute_engine_32_1_fu_8378   |compute_engine_32_1_382                                                                              |    102|
|807   |      grp_compute_engine_32_1_fu_8384   |compute_engine_32_1_383                                                                              |    104|
|808   |      grp_compute_engine_32_1_fu_8390   |compute_engine_32_1_384                                                                              |    104|
|809   |      grp_compute_engine_32_1_fu_8396   |compute_engine_32_1_385                                                                              |    104|
|810   |      grp_compute_engine_32_1_fu_8402   |compute_engine_32_1_386                                                                              |    102|
|811   |      grp_compute_engine_32_1_fu_8408   |compute_engine_32_1_387                                                                              |    104|
|812   |      grp_compute_engine_32_1_fu_8414   |compute_engine_32_1_388                                                                              |    102|
|813   |      grp_compute_engine_32_1_fu_8420   |compute_engine_32_1_389                                                                              |    102|
|814   |      grp_compute_engine_32_1_fu_8426   |compute_engine_32_1_390                                                                              |    104|
|815   |      grp_compute_engine_32_1_fu_8432   |compute_engine_32_1_391                                                                              |    104|
|816   |      grp_compute_engine_32_1_fu_8438   |compute_engine_32_1_392                                                                              |    104|
|817   |      grp_compute_engine_32_1_fu_8444   |compute_engine_32_1_393                                                                              |    104|
|818   |      grp_compute_engine_32_1_fu_8450   |compute_engine_32_1_394                                                                              |    102|
|819   |      grp_compute_engine_32_1_fu_8456   |compute_engine_32_1_395                                                                              |    104|
|820   |      grp_compute_engine_32_1_fu_8462   |compute_engine_32_1_396                                                                              |    104|
|821   |      grp_compute_engine_32_1_fu_8468   |compute_engine_32_1_397                                                                              |    104|
|822   |      grp_compute_engine_32_1_fu_8474   |compute_engine_32_1_398                                                                              |    104|
|823   |      grp_compute_engine_32_1_fu_8480   |compute_engine_32_1_399                                                                              |    104|
|824   |      grp_compute_engine_32_1_fu_8486   |compute_engine_32_1_400                                                                              |    104|
|825   |      grp_compute_engine_32_1_fu_8492   |compute_engine_32_1_401                                                                              |    104|
|826   |      grp_compute_engine_32_1_fu_8498   |compute_engine_32_1_402                                                                              |    102|
|827   |      grp_compute_engine_32_1_fu_8504   |compute_engine_32_1_403                                                                              |    104|
|828   |      grp_compute_engine_32_1_fu_8510   |compute_engine_32_1_404                                                                              |    104|
|829   |      grp_compute_engine_32_1_fu_8516   |compute_engine_32_1_405                                                                              |    104|
|830   |      grp_compute_engine_32_1_fu_8522   |compute_engine_32_1_406                                                                              |    104|
|831   |      grp_compute_engine_32_1_fu_8528   |compute_engine_32_1_407                                                                              |    102|
|832   |      grp_compute_engine_32_1_fu_8534   |compute_engine_32_1_408                                                                              |    104|
|833   |      grp_compute_engine_32_1_fu_8540   |compute_engine_32_1_409                                                                              |    104|
|834   |      grp_compute_engine_32_1_fu_8546   |compute_engine_32_1_410                                                                              |    102|
|835   |      msb_line_buffer_0_V_U             |pg_conv3x3_tile_mdEe                                                                                 |     48|
|836   |        pg_conv3x3_tile_mdEe_ram_U      |pg_conv3x3_tile_mdEe_ram_412                                                                         |     48|
|837   |      msb_line_buffer_1_V_U             |pg_conv3x3_tile_mdEe_411                                                                             |      3|
|838   |        pg_conv3x3_tile_mdEe_ram_U      |pg_conv3x3_tile_mdEe_ram                                                                             |      3|
|839   |    out_buf_all_V_0_U                   |FracNet_out_buf_aDeQ                                                                                 |     32|
|840   |      FracNet_out_buf_aDeQ_ram_U        |FracNet_out_buf_aDeQ_ram_123                                                                         |     32|
|841   |    out_buf_all_V_10_U                  |FracNet_out_buf_aDeQ_0                                                                               |     26|
|842   |      FracNet_out_buf_aDeQ_ram_U        |FracNet_out_buf_aDeQ_ram_122                                                                         |     26|
|843   |    out_buf_all_V_11_U                  |FracNet_out_buf_aDeQ_1                                                                               |     26|
|844   |      FracNet_out_buf_aDeQ_ram_U        |FracNet_out_buf_aDeQ_ram_121                                                                         |     26|
|845   |    out_buf_all_V_12_U                  |FracNet_out_buf_aDeQ_2                                                                               |     26|
|846   |      FracNet_out_buf_aDeQ_ram_U        |FracNet_out_buf_aDeQ_ram_120                                                                         |     26|
|847   |    out_buf_all_V_13_U                  |FracNet_out_buf_aDeQ_3                                                                               |     26|
|848   |      FracNet_out_buf_aDeQ_ram_U        |FracNet_out_buf_aDeQ_ram_119                                                                         |     26|
|849   |    out_buf_all_V_14_U                  |FracNet_out_buf_aDeQ_4                                                                               |     26|
|850   |      FracNet_out_buf_aDeQ_ram_U        |FracNet_out_buf_aDeQ_ram_118                                                                         |     26|
|851   |    out_buf_all_V_15_U                  |FracNet_out_buf_aDeQ_5                                                                               |     28|
|852   |      FracNet_out_buf_aDeQ_ram_U        |FracNet_out_buf_aDeQ_ram_117                                                                         |     28|
|853   |    out_buf_all_V_16_U                  |FracNet_out_buf_aDeQ_6                                                                               |     26|
|854   |      FracNet_out_buf_aDeQ_ram_U        |FracNet_out_buf_aDeQ_ram_116                                                                         |     26|
|855   |    out_buf_all_V_17_U                  |FracNet_out_buf_aDeQ_7                                                                               |     26|
|856   |      FracNet_out_buf_aDeQ_ram_U        |FracNet_out_buf_aDeQ_ram_115                                                                         |     26|
|857   |    out_buf_all_V_18_U                  |FracNet_out_buf_aDeQ_8                                                                               |     26|
|858   |      FracNet_out_buf_aDeQ_ram_U        |FracNet_out_buf_aDeQ_ram_114                                                                         |     26|
|859   |    out_buf_all_V_19_U                  |FracNet_out_buf_aDeQ_9                                                                               |     26|
|860   |      FracNet_out_buf_aDeQ_ram_U        |FracNet_out_buf_aDeQ_ram_113                                                                         |     26|
|861   |    out_buf_all_V_1_U                   |FracNet_out_buf_aDeQ_10                                                                              |     26|
|862   |      FracNet_out_buf_aDeQ_ram_U        |FracNet_out_buf_aDeQ_ram_112                                                                         |     26|
|863   |    out_buf_all_V_20_U                  |FracNet_out_buf_aDeQ_11                                                                              |     26|
|864   |      FracNet_out_buf_aDeQ_ram_U        |FracNet_out_buf_aDeQ_ram_111                                                                         |     26|
|865   |    out_buf_all_V_21_U                  |FracNet_out_buf_aDeQ_12                                                                              |     26|
|866   |      FracNet_out_buf_aDeQ_ram_U        |FracNet_out_buf_aDeQ_ram_110                                                                         |     26|
|867   |    out_buf_all_V_22_U                  |FracNet_out_buf_aDeQ_13                                                                              |     28|
|868   |      FracNet_out_buf_aDeQ_ram_U        |FracNet_out_buf_aDeQ_ram_109                                                                         |     28|
|869   |    out_buf_all_V_23_U                  |FracNet_out_buf_aDeQ_14                                                                              |     26|
|870   |      FracNet_out_buf_aDeQ_ram_U        |FracNet_out_buf_aDeQ_ram_108                                                                         |     26|
|871   |    out_buf_all_V_24_U                  |FracNet_out_buf_aDeQ_15                                                                              |     26|
|872   |      FracNet_out_buf_aDeQ_ram_U        |FracNet_out_buf_aDeQ_ram_107                                                                         |     26|
|873   |    out_buf_all_V_25_U                  |FracNet_out_buf_aDeQ_16                                                                              |     26|
|874   |      FracNet_out_buf_aDeQ_ram_U        |FracNet_out_buf_aDeQ_ram_106                                                                         |     26|
|875   |    out_buf_all_V_26_U                  |FracNet_out_buf_aDeQ_17                                                                              |     26|
|876   |      FracNet_out_buf_aDeQ_ram_U        |FracNet_out_buf_aDeQ_ram_105                                                                         |     26|
|877   |    out_buf_all_V_27_U                  |FracNet_out_buf_aDeQ_18                                                                              |     24|
|878   |      FracNet_out_buf_aDeQ_ram_U        |FracNet_out_buf_aDeQ_ram_104                                                                         |     24|
|879   |    out_buf_all_V_28_U                  |FracNet_out_buf_aDeQ_19                                                                              |     26|
|880   |      FracNet_out_buf_aDeQ_ram_U        |FracNet_out_buf_aDeQ_ram_103                                                                         |     26|
|881   |    out_buf_all_V_29_U                  |FracNet_out_buf_aDeQ_20                                                                              |     27|
|882   |      FracNet_out_buf_aDeQ_ram_U        |FracNet_out_buf_aDeQ_ram_102                                                                         |     27|
|883   |    out_buf_all_V_2_U                   |FracNet_out_buf_aDeQ_21                                                                              |     26|
|884   |      FracNet_out_buf_aDeQ_ram_U        |FracNet_out_buf_aDeQ_ram_101                                                                         |     26|
|885   |    out_buf_all_V_30_U                  |FracNet_out_buf_aDeQ_22                                                                              |     27|
|886   |      FracNet_out_buf_aDeQ_ram_U        |FracNet_out_buf_aDeQ_ram_100                                                                         |     27|
|887   |    out_buf_all_V_31_U                  |FracNet_out_buf_aDeQ_23                                                                              |     26|
|888   |      FracNet_out_buf_aDeQ_ram_U        |FracNet_out_buf_aDeQ_ram_99                                                                          |     26|
|889   |    out_buf_all_V_3_U                   |FracNet_out_buf_aDeQ_24                                                                              |     27|
|890   |      FracNet_out_buf_aDeQ_ram_U        |FracNet_out_buf_aDeQ_ram_98                                                                          |     27|
|891   |    out_buf_all_V_4_U                   |FracNet_out_buf_aDeQ_25                                                                              |     26|
|892   |      FracNet_out_buf_aDeQ_ram_U        |FracNet_out_buf_aDeQ_ram_97                                                                          |     26|
|893   |    out_buf_all_V_5_U                   |FracNet_out_buf_aDeQ_26                                                                              |     26|
|894   |      FracNet_out_buf_aDeQ_ram_U        |FracNet_out_buf_aDeQ_ram_96                                                                          |     26|
|895   |    out_buf_all_V_6_U                   |FracNet_out_buf_aDeQ_27                                                                              |     26|
|896   |      FracNet_out_buf_aDeQ_ram_U        |FracNet_out_buf_aDeQ_ram_95                                                                          |     26|
|897   |    out_buf_all_V_7_U                   |FracNet_out_buf_aDeQ_28                                                                              |     26|
|898   |      FracNet_out_buf_aDeQ_ram_U        |FracNet_out_buf_aDeQ_ram_94                                                                          |     26|
|899   |    out_buf_all_V_8_U                   |FracNet_out_buf_aDeQ_29                                                                              |     26|
|900   |      FracNet_out_buf_aDeQ_ram_U        |FracNet_out_buf_aDeQ_ram_93                                                                          |     26|
|901   |    out_buf_all_V_9_U                   |FracNet_out_buf_aDeQ_30                                                                              |     26|
|902   |      FracNet_out_buf_aDeQ_ram_U        |FracNet_out_buf_aDeQ_ram                                                                             |     26|
|903   |    out_buf_sc_V_0_U                    |FracNet_out_buf_sbak                                                                                 |     15|
|904   |      FracNet_out_buf_sbak_ram_U        |FracNet_out_buf_sbak_ram_92                                                                          |     15|
|905   |    out_buf_sc_V_10_U                   |FracNet_out_buf_sbak_31                                                                              |     10|
|906   |      FracNet_out_buf_sbak_ram_U        |FracNet_out_buf_sbak_ram_91                                                                          |     10|
|907   |    out_buf_sc_V_11_U                   |FracNet_out_buf_sbak_32                                                                              |     10|
|908   |      FracNet_out_buf_sbak_ram_U        |FracNet_out_buf_sbak_ram_90                                                                          |     10|
|909   |    out_buf_sc_V_12_U                   |FracNet_out_buf_sbak_33                                                                              |     10|
|910   |      FracNet_out_buf_sbak_ram_U        |FracNet_out_buf_sbak_ram_89                                                                          |     10|
|911   |    out_buf_sc_V_13_U                   |FracNet_out_buf_sbak_34                                                                              |     10|
|912   |      FracNet_out_buf_sbak_ram_U        |FracNet_out_buf_sbak_ram_88                                                                          |     10|
|913   |    out_buf_sc_V_14_U                   |FracNet_out_buf_sbak_35                                                                              |     10|
|914   |      FracNet_out_buf_sbak_ram_U        |FracNet_out_buf_sbak_ram_87                                                                          |     10|
|915   |    out_buf_sc_V_15_U                   |FracNet_out_buf_sbak_36                                                                              |     10|
|916   |      FracNet_out_buf_sbak_ram_U        |FracNet_out_buf_sbak_ram_86                                                                          |     10|
|917   |    out_buf_sc_V_16_U                   |FracNet_out_buf_sbak_37                                                                              |     10|
|918   |      FracNet_out_buf_sbak_ram_U        |FracNet_out_buf_sbak_ram_85                                                                          |     10|
|919   |    out_buf_sc_V_17_U                   |FracNet_out_buf_sbak_38                                                                              |     10|
|920   |      FracNet_out_buf_sbak_ram_U        |FracNet_out_buf_sbak_ram_84                                                                          |     10|
|921   |    out_buf_sc_V_18_U                   |FracNet_out_buf_sbak_39                                                                              |     10|
|922   |      FracNet_out_buf_sbak_ram_U        |FracNet_out_buf_sbak_ram_83                                                                          |     10|
|923   |    out_buf_sc_V_19_U                   |FracNet_out_buf_sbak_40                                                                              |     10|
|924   |      FracNet_out_buf_sbak_ram_U        |FracNet_out_buf_sbak_ram_82                                                                          |     10|
|925   |    out_buf_sc_V_1_U                    |FracNet_out_buf_sbak_41                                                                              |     10|
|926   |      FracNet_out_buf_sbak_ram_U        |FracNet_out_buf_sbak_ram_81                                                                          |     10|
|927   |    out_buf_sc_V_20_U                   |FracNet_out_buf_sbak_42                                                                              |     10|
|928   |      FracNet_out_buf_sbak_ram_U        |FracNet_out_buf_sbak_ram_80                                                                          |     10|
|929   |    out_buf_sc_V_21_U                   |FracNet_out_buf_sbak_43                                                                              |     10|
|930   |      FracNet_out_buf_sbak_ram_U        |FracNet_out_buf_sbak_ram_79                                                                          |     10|
|931   |    out_buf_sc_V_22_U                   |FracNet_out_buf_sbak_44                                                                              |     10|
|932   |      FracNet_out_buf_sbak_ram_U        |FracNet_out_buf_sbak_ram_78                                                                          |     10|
|933   |    out_buf_sc_V_23_U                   |FracNet_out_buf_sbak_45                                                                              |     10|
|934   |      FracNet_out_buf_sbak_ram_U        |FracNet_out_buf_sbak_ram_77                                                                          |     10|
|935   |    out_buf_sc_V_24_U                   |FracNet_out_buf_sbak_46                                                                              |     10|
|936   |      FracNet_out_buf_sbak_ram_U        |FracNet_out_buf_sbak_ram_76                                                                          |     10|
|937   |    out_buf_sc_V_25_U                   |FracNet_out_buf_sbak_47                                                                              |     10|
|938   |      FracNet_out_buf_sbak_ram_U        |FracNet_out_buf_sbak_ram_75                                                                          |     10|
|939   |    out_buf_sc_V_26_U                   |FracNet_out_buf_sbak_48                                                                              |     10|
|940   |      FracNet_out_buf_sbak_ram_U        |FracNet_out_buf_sbak_ram_74                                                                          |     10|
|941   |    out_buf_sc_V_27_U                   |FracNet_out_buf_sbak_49                                                                              |     10|
|942   |      FracNet_out_buf_sbak_ram_U        |FracNet_out_buf_sbak_ram_73                                                                          |     10|
|943   |    out_buf_sc_V_28_U                   |FracNet_out_buf_sbak_50                                                                              |     10|
|944   |      FracNet_out_buf_sbak_ram_U        |FracNet_out_buf_sbak_ram_72                                                                          |     10|
|945   |    out_buf_sc_V_29_U                   |FracNet_out_buf_sbak_51                                                                              |     10|
|946   |      FracNet_out_buf_sbak_ram_U        |FracNet_out_buf_sbak_ram_71                                                                          |     10|
|947   |    out_buf_sc_V_2_U                    |FracNet_out_buf_sbak_52                                                                              |     10|
|948   |      FracNet_out_buf_sbak_ram_U        |FracNet_out_buf_sbak_ram_70                                                                          |     10|
|949   |    out_buf_sc_V_30_U                   |FracNet_out_buf_sbak_53                                                                              |     10|
|950   |      FracNet_out_buf_sbak_ram_U        |FracNet_out_buf_sbak_ram_69                                                                          |     10|
|951   |    out_buf_sc_V_31_U                   |FracNet_out_buf_sbak_54                                                                              |     10|
|952   |      FracNet_out_buf_sbak_ram_U        |FracNet_out_buf_sbak_ram_68                                                                          |     10|
|953   |    out_buf_sc_V_3_U                    |FracNet_out_buf_sbak_55                                                                              |     10|
|954   |      FracNet_out_buf_sbak_ram_U        |FracNet_out_buf_sbak_ram_67                                                                          |     10|
|955   |    out_buf_sc_V_4_U                    |FracNet_out_buf_sbak_56                                                                              |     10|
|956   |      FracNet_out_buf_sbak_ram_U        |FracNet_out_buf_sbak_ram_66                                                                          |     10|
|957   |    out_buf_sc_V_5_U                    |FracNet_out_buf_sbak_57                                                                              |     10|
|958   |      FracNet_out_buf_sbak_ram_U        |FracNet_out_buf_sbak_ram_65                                                                          |     10|
|959   |    out_buf_sc_V_6_U                    |FracNet_out_buf_sbak_58                                                                              |     10|
|960   |      FracNet_out_buf_sbak_ram_U        |FracNet_out_buf_sbak_ram_64                                                                          |     10|
|961   |    out_buf_sc_V_7_U                    |FracNet_out_buf_sbak_59                                                                              |     10|
|962   |      FracNet_out_buf_sbak_ram_U        |FracNet_out_buf_sbak_ram_63                                                                          |     10|
|963   |    out_buf_sc_V_8_U                    |FracNet_out_buf_sbak_60                                                                              |     10|
|964   |      FracNet_out_buf_sbak_ram_U        |FracNet_out_buf_sbak_ram_62                                                                          |     10|
|965   |    out_buf_sc_V_9_U                    |FracNet_out_buf_sbak_61                                                                              |     10|
|966   |      FracNet_out_buf_sbak_ram_U        |FracNet_out_buf_sbak_ram                                                                             |     10|
+------+----------------------------------------+-----------------------------------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:11:35 ; elapsed = 00:11:57 . Memory (MB): peak = 3573.520 ; gain = 2167.719
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 451 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:09:25 ; elapsed = 00:11:03 . Memory (MB): peak = 3573.520 ; gain = 1370.199
Synthesis Optimization Complete : Time (s): cpu = 00:11:35 ; elapsed = 00:12:01 . Memory (MB): peak = 3573.520 ; gain = 2167.719
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3573.520 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2981 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 5 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 3573.520 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 249 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 249 instances

INFO: [Common 17-83] Releasing license: Synthesis
1126 Infos, 472 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:12:36 ; elapsed = 00:13:05 . Memory (MB): peak = 3573.520 ; gain = 3067.066
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 3573.520 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:32 ; elapsed = 00:00:24 . Memory (MB): peak = 3573.520 ; gain = 0.000
write_verilog: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3573.520 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3573.520 ; gain = 0.000
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = 6df050560a5e551d
INFO: [Coretcl 2-1174] Renamed 716 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.074 . Memory (MB): peak = 3573.520 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt-ddr-5/model/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 3573.520 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
write_verilog: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3573.520 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3573.520 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Dec 13 06:58:02 2020...
