$comment
	File created using the following command:
		vcd file restador.msim.vcd -direction
$end
$date
	Thu Feb 29 20:53:05 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module restador_vlg_vec_tst $end
$var reg 4 ! a [3:0] $end
$var reg 4 " b [3:0] $end
$var wire 1 # f [3] $end
$var wire 1 $ f [2] $end
$var wire 1 % f [1] $end
$var wire 1 & f [0] $end
$var wire 1 ' g $end
$var wire 1 ( sampler $end
$scope module i1 $end
$var wire 1 ) gnd $end
$var wire 1 * vcc $end
$var wire 1 + unknown $end
$var tri1 1 , devclrn $end
$var tri1 1 - devpor $end
$var tri1 1 . devoe $end
$var wire 1 / f[0]~output_o $end
$var wire 1 0 f[1]~output_o $end
$var wire 1 1 f[2]~output_o $end
$var wire 1 2 f[3]~output_o $end
$var wire 1 3 g~output_o $end
$var wire 1 4 b[2]~input_o $end
$var wire 1 5 a[2]~input_o $end
$var wire 1 6 a[3]~input_o $end
$var wire 1 7 b[3]~input_o $end
$var wire 1 8 Equal0~0_combout $end
$var wire 1 9 b[1]~input_o $end
$var wire 1 : a[1]~input_o $end
$var wire 1 ; b[0]~input_o $end
$var wire 1 < a[0]~input_o $end
$var wire 1 = Equal0~1_combout $end
$var wire 1 > Equal0~2_combout $end
$var wire 1 ? Add1~0_combout $end
$var wire 1 @ Add0~0_combout $end
$var wire 1 A LessThan0~1_combout $end
$var wire 1 B LessThan0~0_combout $end
$var wire 1 C LessThan0~2_combout $end
$var wire 1 D Add1~2_combout $end
$var wire 1 E LessThan1~0_combout $end
$var wire 1 F LessThan1~1_combout $end
$var wire 1 G LessThan1~2_combout $end
$var wire 1 H f[3]~4_combout $end
$var wire 1 I f[3]~4clkctrl_outclk $end
$var wire 1 J f[0]$latch~combout $end
$var wire 1 K Add0~1 $end
$var wire 1 L Add0~2_combout $end
$var wire 1 M Add1~1 $end
$var wire 1 N Add1~3_combout $end
$var wire 1 O Add1~5_combout $end
$var wire 1 P f[1]$latch~combout $end
$var wire 1 Q Add1~4 $end
$var wire 1 R Add1~6_combout $end
$var wire 1 S Add0~3 $end
$var wire 1 T Add0~4_combout $end
$var wire 1 U Add1~8_combout $end
$var wire 1 V f[2]$latch~combout $end
$var wire 1 W Add1~7 $end
$var wire 1 X Add1~9_combout $end
$var wire 1 Y Add0~5 $end
$var wire 1 Z Add0~6_combout $end
$var wire 1 [ Add1~11_combout $end
$var wire 1 \ f[3]$latch~combout $end
$var wire 1 ] comb~0_combout $end
$var wire 1 ^ g$latch~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1010 !
b1111 "
1&
0%
1$
0#
1'
x(
0)
1*
x+
1,
1-
1.
1/
00
11
02
13
14
05
16
17
08
19
1:
1;
0<
0=
0>
1?
1@
1A
1B
1C
1D
0E
0F
0G
1H
1I
1J
1K
0L
0M
1N
0O
0P
1Q
0R
0S
1T
1U
1V
0W
1X
1Y
0Z
0[
0\
0]
1^
$end
#1000000
