// Seed: 2627005530
module module_0;
  parameter id_1 = 1'b0;
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  logic [7:0] id_4, id_5, id_6;
  module_0 modCall_1 ();
  wire id_7;
  wire id_8, id_9;
  wire id_10 = id_5[1'b0];
  wire id_11;
endmodule
module module_2 (
    output logic id_0,
    output uwire void id_1,
    output supply0 id_2,
    input logic id_3
);
  wire id_5;
  wire id_7;
  wire id_8 = id_6;
  wire id_9;
  wire id_10;
  wire id_11;
  initial id_0 <= id_3;
  assign id_10 = id_7;
  wire id_12 = id_10;
  integer id_13 (
      1,
      id_1,
      -1
  );
  module_0 modCall_1 ();
  wire id_14;
endmodule
