0.6
2019.1
May 24 2019
14:51:52
/afs/ee.cooper.edu/user/d/david.yang/Hardware Design/Week 6/adder_8bit/adder_8bit.sim/sim_1/synth/timing/xsim/testbench_time_synth.v,1634164780,verilog,,/afs/ee.cooper.edu/user/d/david.yang/Hardware Design/Week 6/adder_8bit/adder_8bit.srcs/sim_1/new/adder_tb.v,,adder;glbl,,,,,,,,
/afs/ee.cooper.edu/user/d/david.yang/Hardware Design/Week 6/adder_8bit/adder_8bit.srcs/sim_1/new/adder_tb.v,1634164008,verilog,,,,testbench,,,,,,,,
