(_unit EDIF 1.0.4.38 (Counter 0 7 (Counter 0 7))
	(_version vf5)
	(_time 1738117677771 1 1)
	(_source(\./../synthesis/top.edn\))
	(_parameters tan)
	(_code cacec09fcd9c9bdc9fcdde909ecdc8cec9cc9ccdcf)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_ent (_time 1738117677771))
	(_object
		(_type (_ext ~extieee.std_logic_1164.std_logic (1 std_logic)))
		(_type (_int ~std_logic_vector{2~downto~0}~ 0 0 (_array -1((_dto i 2 i 0)))))
		(_sig (_int BUS14440 0 0 3933 (_arch (_uni))))
		(_type (_int ~std_logic_vector{0~to~0}~ 0 0 (_array -1((_to i 0 i 0)))))
		(_port (_int COUNT_reg 1 0 3861 (_ent (_out))))
		(_port (_int CE_IBUF -1 0 3848 (_ent (_in ))))
		(_port (_int CLK_IBUF_BUFG -1 0 3849 (_ent (_in ))))
		(_port (_int CLR_IBUF -1 0 3850 (_ent (_in ))))
		(_port (_int COUNT_reg[0]_0 -1 0 3851 (_ent (_out ))))
		(_port (_int COUNT_reg[0]_2 -1 0 3852 (_ent (_in ))))
		(_port (_int COUNT_reg[0]_3 -1 0 3853 (_ent (_in ))))
		(_port (_int COUNT_reg[0]_4 -1 0 3854 (_ent (_in ))))
		(_port (_int COUNT_reg[0]_5 -1 0 3855 (_ent (_in ))))
		(_port (_int COUNT_reg[2]_0 -1 0 3856 (_ent (_in ))))
		(_port (_int COUNT_reg[2]_1 -1 0 3857 (_ent (_in ))))
		(_port (_int COUNT_reg[2]_2 -1 0 3858 (_ent (_in ))))
		(_port (_int En2_reg -1 0 3860 (_ent (_out ))))
		(_port (_int ENABLE2 -1 0 3859 (_ent (_in ))))
		(_sig (_int <const1> -1 0 3926 (_arch (_uni))))
		(_sig (_int COUNT[0]_i_1_n_0 -1 0 4001 (_arch (_uni))))
		(_sig (_int COUNT[1]_i_1_n_0 -1 0 4006 (_arch (_uni))))
		(_sig (_int COUNT[1]_i_2__0_n_0 -1 0 4011 (_arch (_uni))))
		(_sig (_int COUNT[2]_i_1_n_0 -1 0 4016 (_arch (_uni))))
		(_sig (_int COUNT[2]_i_2__0_n_0 -1 0 4021 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_1[0] -1 0 4031 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_1[1] -1 0 4036 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_1[2] -1 0 4041 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_1[3] -1 0 4046 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_1[4] -1 0 4051 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_1[5] -1 0 4056 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_1[6] -1 0 4061 (_arch (_uni))))
		(_type (_int ~std_logic_vector{3~downto~0}~ 0 0 (_array -1((_dto i 3 i 0)))))
		(_type (_int ~std_logic_vector{6~downto~0}~ 0 0 (_array -1((_dto i 6 i 0)))))
		(_type (_int ~std_logic_vector{1~downto~0}~ 0 0 (_array -1((_dto i 1 i 0)))))
		(_type (_int ~std_logic_vector{26~downto~1}~ 0 0 (_array -1((_dto i 26 i 1)))))
		(_type (_int ~std_logic_vector{26~downto~0}~ 0 0 (_array -1((_dto i 26 i 0)))))
		(_type (_int ~std_logic_vector{2~to~2}~ 0 0 (_array -1((_to i 2 i 2)))))
		(_type (_int ~std_logic_vector{7~downto~4}~ 0 0 (_array -1((_dto i 7 i 4)))))
		(_type (_int ~std_logic_vector{7~downto~0}~ 0 0 (_array -1((_dto i 7 i 0)))))
		(_prcs
			(line_5(_arch -1 0 0 ((_alias((COUNT_reg(6)) (COUNT_reg[0]_1[0]))))))
			(line_6(_arch -1 0 0 ((_alias((COUNT_reg(5)) (COUNT_reg[0]_1[1]))))))
			(line_7(_arch -1 0 0 ((_alias((COUNT_reg(4)) (COUNT_reg[0]_1[2]))))))
			(line_8(_arch -1 0 0 ((_alias((COUNT_reg(3)) (COUNT_reg[0]_1[3]))))))
			(line_9(_arch -1 0 0 ((_alias((COUNT_reg(2)) (COUNT_reg[0]_1[4]))))))
			(line_10(_arch -1 0 0 ((_alias((COUNT_reg(1)) (COUNT_reg[0]_1[5]))))))
			(line_11(_arch -1 0 0 ((_alias((COUNT_reg(0)) (COUNT_reg[0]_1[6]))))))
		))
	(_comp
		(LUT6
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int I3 -1 0 7 (_ent (_in ))))
			(_port (_int I4 -1 0 7 (_ent (_in ))))
			(_port (_int I5 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(LUT3
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(LUT2
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(LUT5
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int I3 -1 0 7 (_ent (_in ))))
			(_port (_int I4 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(FDPE
			(_object
			(_port (_int C -1 0 7 (_ent (_in ))))
			(_port (_int CE -1 0 7 (_ent (_in ))))
			(_port (_int D -1 0 7 (_ent (_in ))))
			(_port (_int PRE -1 0 7 (_ent (_in ))))
			(_port (_int Q -1 0 7 (_ent (_out ))))))
		(FDCE
			(_object
			(_port (_int C -1 0 7 (_ent (_in ))))
			(_port (_int CE -1 0 7 (_ent (_in ))))
			(_port (_int CLR -1 0 7 (_ent (_in ))))
			(_port (_int D -1 0 7 (_ent (_in ))))
			(_port (_int Q -1 0 7 (_ent (_out ))))))
		(VCC
			(_object
			(_port (_int P -1 0 7 (_ent (_out )))))))
	(_inst COUNT[0]_i_1 0 3864 (_comp LUT6)
		(_port
			 ((I0) (COUNT_reg[2]_2))
			 ((I1) (COUNT_reg[0]_4))
			 ((I2) (COUNT_reg[0]_5))
			 ((I3) (COUNT_reg[2]_0))
			 ((I4) (CE_IBUF))
			 ((I5) (BUS14440(0)))
			 ((O) (COUNT[0]_i_1_n_0)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"feffffff01000000"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst COUNT[1]_i_1 0 3867 (_comp LUT6)
		(_port
			 ((I0) (COUNT[1]_i_2__0_n_0))
			 ((I1) (CE_IBUF))
			 ((I2) (COUNT_reg[2]_0))
			 ((I3) (COUNT_reg[2]_1))
			 ((I4) (COUNT_reg[2]_2))
			 ((I5) (BUS14440(1)))
			 ((O) (COUNT[1]_i_1_n_0)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"ffffffbf00000080"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst COUNT[1]_i_2__0 0 3870 (_comp LUT3)
		(_port
			 ((I0) (BUS14440(2)))
			 ((I1) (BUS14440(1)))
			 ((I2) (BUS14440(0)))
			 ((O) (COUNT[1]_i_2__0_n_0)))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"c2"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst COUNT[2]_i_1 0 3874 (_comp LUT6)
		(_port
			 ((I0) (COUNT[2]_i_2__0_n_0))
			 ((I1) (CE_IBUF))
			 ((I2) (COUNT_reg[2]_0))
			 ((I3) (COUNT_reg[2]_1))
			 ((I4) (COUNT_reg[2]_2))
			 ((I5) (BUS14440(2)))
			 ((O) (COUNT[2]_i_1_n_0)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"ffffff7f00000080"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst COUNT[2]_i_2__0 0 3877 (_comp LUT2)
		(_port
			 ((I0) (BUS14440(0)))
			 ((I1) (BUS14440(1)))
			 ((O) (COUNT[2]_i_2__0_n_0)))
		(_use (_ent hdi_primitives LUT2)
			(_gen
				((INIT) (_string \X"1"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((O) (O)))))
	(_inst COUNT[3]_i_3__2 0 3881 (_comp LUT6)
		(_port
			 ((I0) (COUNT_reg[0]_2))
			 ((I1) (BUS14440(0)))
			 ((I2) (BUS14440(2)))
			 ((I3) (BUS14440(1)))
			 ((I4) (ENABLE2))
			 ((I5) (COUNT_reg[0]_3))
			 ((O) (COUNT_reg[0]_0)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"fffffffffffeffff"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst COUNT[3]_i_3__3 0 3884 (_comp LUT5)
		(_port
			 ((I0) (COUNT_reg[0]_3))
			 ((I1) (ENABLE2))
			 ((I2) (BUS14440(1)))
			 ((I3) (BUS14440(2)))
			 ((I4) (BUS14440(0)))
			 ((O) (En2_reg)))
		(_use (_ent hdi_primitives LUT5)
			(_gen
				((INIT) (_string \X"00000004"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((O) (O)))))
	(_inst COUNT_reg[0] 0 3888 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (<const1>))
			 ((D) (COUNT[0]_i_1_n_0))
			 ((PRE) (CLR_IBUF))
			 ((Q) (BUS14440(0))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst COUNT_reg[1] 0 3891 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (<const1>))
			 ((CLR) (CLR_IBUF))
			 ((D) (COUNT[1]_i_1_n_0))
			 ((Q) (BUS14440(1))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst COUNT_reg[2] 0 3894 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (<const1>))
			 ((D) (COUNT[2]_i_1_n_0))
			 ((PRE) (CLR_IBUF))
			 ((Q) (BUS14440(2))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst seg1[0]_i_1__0 0 3898 (_comp LUT3)
		(_port
			 ((I0) (BUS14440(2)))
			 ((I1) (BUS14440(1)))
			 ((I2) (BUS14440(0)))
			 ((O) (COUNT_reg(6))))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"12"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst seg1[1]_i_1__0 0 3902 (_comp LUT3)
		(_port
			 ((I0) (BUS14440(1)))
			 ((I1) (BUS14440(0)))
			 ((I2) (BUS14440(2)))
			 ((O) (COUNT_reg(5))))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"60"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst seg1[2]_i_1__0 0 3906 (_comp LUT3)
		(_port
			 ((I0) (BUS14440(2)))
			 ((I1) (BUS14440(1)))
			 ((I2) (BUS14440(0)))
			 ((O) (COUNT_reg(4))))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"04"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst seg1[3]_i_1__0 0 3910 (_comp LUT3)
		(_port
			 ((I0) (BUS14440(0)))
			 ((I1) (BUS14440(1)))
			 ((I2) (BUS14440(2)))
			 ((O) (COUNT_reg(3))))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"92"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst seg1[4]_i_1 0 3914 (_comp LUT3)
		(_port
			 ((I0) (BUS14440(2)))
			 ((I1) (BUS14440(1)))
			 ((I2) (BUS14440(0)))
			 ((O) (COUNT_reg(2))))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"f2"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst seg1[5]_i_1__0 0 3918 (_comp LUT3)
		(_port
			 ((I0) (BUS14440(2)))
			 ((I1) (BUS14440(1)))
			 ((I2) (BUS14440(0)))
			 ((O) (COUNT_reg(1))))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"d4"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst seg1[6]_i_1__0 0 3922 (_comp LUT3)
		(_port
			 ((I0) (BUS14440(0)))
			 ((I1) (BUS14440(2)))
			 ((I2) (BUS14440(1)))
			 ((O) (COUNT_reg(0))))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"83"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst VCC 0 3897 (_comp VCC)
		(_port
			 ((P) (<const1>)))
		(_use (_ent hdi_primitives VCC)
			(_port
				((P) (P))))))
(_unit EDIF 1.0.4.38 (Counter_10 0 7 (Counter_10 0 7))
	(_version vf5)
	(_time 1738117677771 1 1)
	(_source(\./../synthesis/top.edn\))
	(_parameters tan)
	(_code cacec09fcd9c9bdc9fcdde909ecdc8cf9cc9cbc9ca)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_ent (_time 1738117677771))
	(_object
		(_type (_ext ~extieee.std_logic_1164.std_logic (1 std_logic)))
		(_type (_int ~std_logic_vector{3~downto~0}~ 0 0 (_array -1((_dto i 3 i 0)))))
		(_sig (_int BUS14402 0 0 2223 (_arch (_uni))))
		(_port (_int CLK_IBUF_BUFG -1 0 2156 (_ent (_in ))))
		(_port (_int CLR_IBUF -1 0 2157 (_ent (_in ))))
		(_port (_int COUNT_reg[0]_0 -1 0 2158 (_ent (_out ))))
		(_port (_int COUNT_reg[0]_1 -1 0 2159 (_ent (_in ))))
		(_sig (_int COUNT[0]_i_1_n_0 -1 0 2300 (_arch (_uni))))
		(_sig (_int COUNT[1]_i_1__0_n_0 -1 0 2305 (_arch (_uni))))
		(_sig (_int COUNT[2]_i_1__0_n_0 -1 0 2310 (_arch (_uni))))
		(_sig (_int COUNT[3]_i_2__0_n_0 -1 0 2315 (_arch (_uni))))
		(_sig (_int COUNT_reg[1]_0[0] -1 0 2333 (_arch (_uni))))
		(_sig (_int COUNT_reg[1]_0[1] -1 0 2338 (_arch (_uni))))
		(_sig (_int COUNT_reg[1]_0[2] -1 0 2343 (_arch (_uni))))
		(_sig (_int COUNT_reg[1]_0[3] -1 0 2348 (_arch (_uni))))
		(_sig (_int COUNT_reg[1]_0[4] -1 0 2353 (_arch (_uni))))
		(_sig (_int COUNT_reg[1]_0[5] -1 0 2358 (_arch (_uni))))
		(_sig (_int COUNT_reg[1]_0[6] -1 0 2363 (_arch (_uni))))
		(_type (_int ~std_logic_vector{2~downto~0}~ 0 0 (_array -1((_dto i 2 i 0)))))
		(_type (_int ~std_logic_vector{0~to~0}~ 0 0 (_array -1((_to i 0 i 0)))))
		(_type (_int ~std_logic_vector{6~downto~0}~ 0 0 (_array -1((_dto i 6 i 0)))))
		(_type (_int ~std_logic_vector{1~downto~0}~ 0 0 (_array -1((_dto i 1 i 0)))))
		(_type (_int ~std_logic_vector{26~downto~1}~ 0 0 (_array -1((_dto i 26 i 1)))))
		(_type (_int ~std_logic_vector{26~downto~0}~ 0 0 (_array -1((_dto i 26 i 0)))))
		(_type (_int ~std_logic_vector{2~to~2}~ 0 0 (_array -1((_to i 2 i 2)))))
		(_type (_int ~std_logic_vector{7~downto~4}~ 0 0 (_array -1((_dto i 7 i 4)))))
		(_type (_int ~std_logic_vector{7~downto~0}~ 0 0 (_array -1((_dto i 7 i 0)))))
		(_prcs
			(line_5(_arch -1 0 0 ((_alias((COUNT_reg(-5)) (COUNT_reg[1]_0[0]))))))
			(line_6(_arch -1 0 0 ((_alias((COUNT_reg(-4)) (COUNT_reg[1]_0[1]))))))
			(line_7(_arch -1 0 0 ((_alias((COUNT_reg(-3)) (COUNT_reg[1]_0[2]))))))
			(line_8(_arch -1 0 0 ((_alias((COUNT_reg(-2)) (COUNT_reg[1]_0[3]))))))
			(line_9(_arch -1 0 0 ((_alias((COUNT_reg(-1)) (COUNT_reg[1]_0[4]))))))
			(line_10(_arch -1 0 0 ((_alias((COUNT_reg(0)) (COUNT_reg[1]_0[5]))))))
			(line_11(_arch -1 0 0 ((_alias((COUNT_reg(1)) (COUNT_reg[1]_0[6]))))))
		))
	(_comp
		(LUT1
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(LUT4
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int I3 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(FDPE
			(_object
			(_port (_int C -1 0 7 (_ent (_in ))))
			(_port (_int CE -1 0 7 (_ent (_in ))))
			(_port (_int D -1 0 7 (_ent (_in ))))
			(_port (_int PRE -1 0 7 (_ent (_in ))))
			(_port (_int Q -1 0 7 (_ent (_out ))))))
		(FDCE
			(_object
			(_port (_int C -1 0 7 (_ent (_in ))))
			(_port (_int CE -1 0 7 (_ent (_in ))))
			(_port (_int CLR -1 0 7 (_ent (_in ))))
			(_port (_int D -1 0 7 (_ent (_in ))))
			(_port (_int Q -1 0 7 (_ent (_out )))))))
	(_inst COUNT[0]_i_1 0 2163 (_comp LUT1)
		(_port
			 ((I0) (BUS14402(0)))
			 ((O) (COUNT[0]_i_1_n_0)))
		(_use (_ent hdi_primitives LUT1)
			(_gen
				((INIT) (_string \"01"\)))
			(_port
				((I0) (I0))
				((O) (O)))))
	(_inst COUNT[1]_i_1__0 0 2167 (_comp LUT4)
		(_port
			 ((I0) (BUS14402(3)))
			 ((I1) (BUS14402(2)))
			 ((I2) (BUS14402(1)))
			 ((I3) (BUS14402(0)))
			 ((O) (COUNT[1]_i_1__0_n_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"f00e"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst COUNT[2]_i_1__0 0 2171 (_comp LUT4)
		(_port
			 ((I0) (BUS14402(3)))
			 ((I1) (BUS14402(0)))
			 ((I2) (BUS14402(1)))
			 ((I3) (BUS14402(2)))
			 ((O) (COUNT[2]_i_1__0_n_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"fc02"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst COUNT[3]_i_2__0 0 2175 (_comp LUT4)
		(_port
			 ((I0) (BUS14402(3)))
			 ((I1) (BUS14402(1)))
			 ((I2) (BUS14402(2)))
			 ((I3) (BUS14402(0)))
			 ((O) (COUNT[3]_i_2__0_n_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"aaa9"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst COUNT[3]_i_4__2 0 2179 (_comp LUT4)
		(_port
			 ((I0) (BUS14402(0)))
			 ((I1) (BUS14402(1)))
			 ((I2) (BUS14402(2)))
			 ((I3) (BUS14402(3)))
			 ((O) (COUNT_reg[0]_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"fffe"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst COUNT_reg[0] 0 2183 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (COUNT_reg[0]_1))
			 ((D) (COUNT[0]_i_1_n_0))
			 ((PRE) (CLR_IBUF))
			 ((Q) (BUS14402(0))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst COUNT_reg[1] 0 2186 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (COUNT_reg[0]_1))
			 ((CLR) (CLR_IBUF))
			 ((D) (COUNT[1]_i_1__0_n_0))
			 ((Q) (BUS14402(1))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst COUNT_reg[2] 0 2189 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (COUNT_reg[0]_1))
			 ((CLR) (CLR_IBUF))
			 ((D) (COUNT[2]_i_1__0_n_0))
			 ((Q) (BUS14402(2))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst COUNT_reg[3] 0 2192 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (COUNT_reg[0]_1))
			 ((D) (COUNT[3]_i_2__0_n_0))
			 ((PRE) (CLR_IBUF))
			 ((Q) (BUS14402(3))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst seg2[0]_i_1 0 2195 (_comp LUT4)
		(_port
			 ((I0) (BUS14402(2)))
			 ((I1) (BUS14402(0)))
			 ((I2) (BUS14402(1)))
			 ((I3) (BUS14402(3)))
			 ((O) (COUNT_reg[1]_0[6:0])))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"fa06"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg2[1]_i_1 0 2199 (_comp LUT4)
		(_port
			 ((I0) (BUS14402(3)))
			 ((I1) (BUS14402(2)))
			 ((I2) (BUS14402(0)))
			 ((I3) (BUS14402(1)))
			 ((O) (COUNT_reg[1]_0[6:0])))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"aec8"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg2[2]_i_1 0 2203 (_comp LUT4)
		(_port
			 ((I0) (BUS14402(3)))
			 ((I1) (BUS14402(0)))
			 ((I2) (BUS14402(1)))
			 ((I3) (BUS14402(2)))
			 ((O) (COUNT_reg[1]_0[6:0])))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"aab0"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg2[3]_i_1 0 2207 (_comp LUT4)
		(_port
			 ((I0) (BUS14402(3)))
			 ((I1) (BUS14402(1)))
			 ((I2) (BUS14402(0)))
			 ((I3) (BUS14402(2)))
			 ((O) (COUNT_reg[1]_0[6:0])))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"eb98"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg2[4]_i_1 0 2211 (_comp LUT4)
		(_port
			 ((I0) (BUS14402(2)))
			 ((I1) (BUS14402(0)))
			 ((I2) (BUS14402(1)))
			 ((I3) (BUS14402(3)))
			 ((O) (COUNT_reg[1]_0[6:0])))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"fece"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg2[5]_i_1 0 2215 (_comp LUT4)
		(_port
			 ((I0) (BUS14402(2)))
			 ((I1) (BUS14402(1)))
			 ((I2) (BUS14402(0)))
			 ((I3) (BUS14402(3)))
			 ((O) (COUNT_reg[1]_0[6:0])))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"eed4"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg2[6]_i_1 0 2219 (_comp LUT4)
		(_port
			 ((I0) (BUS14402(1)))
			 ((I1) (BUS14402(0)))
			 ((I2) (BUS14402(2)))
			 ((I3) (BUS14402(3)))
			 ((O) (COUNT_reg[1]_0[6:0])))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"fa85"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O))))))
(_unit EDIF 1.0.4.38 (Counter_2 0 7 (Counter_2 0 7))
	(_version vf5)
	(_time 1738117677771 1 1)
	(_source(\./../synthesis/top.edn\))
	(_parameters tan)
	(_code cacec09fcd9c9bdc9fcdde909ecdc8cf9cc9c8cec9)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_ent (_time 1738117677771))
	(_object
		(_type (_ext ~extieee.std_logic_1164.std_logic (1 std_logic)))
		(_type (_int ~std_logic_vector{3~downto~0}~ 0 0 (_array -1((_dto i 3 i 0)))))
		(_sig (_int BUS14448 0 0 4197 (_arch (_uni))))
		(_type (_int ~std_logic_vector{6~downto~0}~ 0 0 (_array -1((_dto i 6 i 0)))))
		(_port (_int D 1 0 4131 (_ent (_out))))
		(_port (_int CLK_IBUF_BUFG -1 0 4124 (_ent (_in ))))
		(_port (_int CLR_IBUF -1 0 4125 (_ent (_in ))))
		(_port (_int COUNT_reg[0]_0 -1 0 4126 (_ent (_in ))))
		(_port (_int COUNT_reg[2]_0 -1 0 4127 (_ent (_out ))))
		(_port (_int ENABLE2 -1 0 4128 (_ent (_in ))))
		(_port (_int NET7792 -1 0 4129 (_ent (_in ))))
		(_port (_int r_D6_reg -1 0 4130 (_ent (_out ))))
		(_sig (_int COUNT[0]_i_1__2_n_0 -1 0 4278 (_arch (_uni))))
		(_sig (_int COUNT[1]_i_1__1_n_0 -1 0 4283 (_arch (_uni))))
		(_sig (_int COUNT[2]_i_1__1_n_0 -1 0 4288 (_arch (_uni))))
		(_sig (_int COUNT[3]_i_2__1_n_0 -1 0 4293 (_arch (_uni))))
		(_sig (_int D[0] -1 0 4311 (_arch (_uni))))
		(_sig (_int D[1] -1 0 4316 (_arch (_uni))))
		(_sig (_int D[2] -1 0 4321 (_arch (_uni))))
		(_sig (_int D[3] -1 0 4326 (_arch (_uni))))
		(_sig (_int D[4] -1 0 4331 (_arch (_uni))))
		(_sig (_int D[5] -1 0 4336 (_arch (_uni))))
		(_sig (_int D[6] -1 0 4341 (_arch (_uni))))
		(_type (_int ~std_logic_vector{2~downto~0}~ 0 0 (_array -1((_dto i 2 i 0)))))
		(_type (_int ~std_logic_vector{0~to~0}~ 0 0 (_array -1((_to i 0 i 0)))))
		(_type (_int ~std_logic_vector{1~downto~0}~ 0 0 (_array -1((_dto i 1 i 0)))))
		(_type (_int ~std_logic_vector{26~downto~1}~ 0 0 (_array -1((_dto i 26 i 1)))))
		(_type (_int ~std_logic_vector{26~downto~0}~ 0 0 (_array -1((_dto i 26 i 0)))))
		(_type (_int ~std_logic_vector{2~to~2}~ 0 0 (_array -1((_to i 2 i 2)))))
		(_type (_int ~std_logic_vector{7~downto~4}~ 0 0 (_array -1((_dto i 7 i 4)))))
		(_type (_int ~std_logic_vector{7~downto~0}~ 0 0 (_array -1((_dto i 7 i 0)))))
	)
	(_comp
		(LUT1
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(LUT4
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int I3 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(LUT6
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int I3 -1 0 7 (_ent (_in ))))
			(_port (_int I4 -1 0 7 (_ent (_in ))))
			(_port (_int I5 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(FDPE
			(_object
			(_port (_int C -1 0 7 (_ent (_in ))))
			(_port (_int CE -1 0 7 (_ent (_in ))))
			(_port (_int D -1 0 7 (_ent (_in ))))
			(_port (_int PRE -1 0 7 (_ent (_in ))))
			(_port (_int Q -1 0 7 (_ent (_out ))))))
		(FDCE
			(_object
			(_port (_int C -1 0 7 (_ent (_in ))))
			(_port (_int CE -1 0 7 (_ent (_in ))))
			(_port (_int CLR -1 0 7 (_ent (_in ))))
			(_port (_int D -1 0 7 (_ent (_in ))))
			(_port (_int Q -1 0 7 (_ent (_out )))))))
	(_inst COUNT[0]_i_1__2 0 4134 (_comp LUT1)
		(_port
			 ((I0) (BUS14448(0)))
			 ((O) (COUNT[0]_i_1__2_n_0)))
		(_use (_ent hdi_primitives LUT1)
			(_gen
				((INIT) (_string \"01"\)))
			(_port
				((I0) (I0))
				((O) (O)))))
	(_inst COUNT[1]_i_1__1 0 4138 (_comp LUT4)
		(_port
			 ((I0) (BUS14448(3)))
			 ((I1) (BUS14448(2)))
			 ((I2) (BUS14448(1)))
			 ((I3) (BUS14448(0)))
			 ((O) (COUNT[1]_i_1__1_n_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"f00e"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst COUNT[2]_i_1__1 0 4142 (_comp LUT4)
		(_port
			 ((I0) (BUS14448(3)))
			 ((I1) (BUS14448(0)))
			 ((I2) (BUS14448(1)))
			 ((I3) (BUS14448(2)))
			 ((O) (COUNT[2]_i_1__1_n_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"fc02"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst COUNT[2]_i_3__0 0 4146 (_comp LUT6)
		(_port
			 ((I0) (NET7792))
			 ((I1) (BUS14448(2)))
			 ((I2) (BUS14448(1)))
			 ((I3) (BUS14448(3)))
			 ((I4) (BUS14448(0)))
			 ((I5) (ENABLE2))
			 ((O) (r_D6_reg)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"5555555455555555"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst COUNT[3]_i_2__1 0 4149 (_comp LUT4)
		(_port
			 ((I0) (BUS14448(3)))
			 ((I1) (BUS14448(1)))
			 ((I2) (BUS14448(2)))
			 ((I3) (BUS14448(0)))
			 ((O) (COUNT[3]_i_2__1_n_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"aaa9"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst COUNT[3]_i_4__1 0 4153 (_comp LUT4)
		(_port
			 ((I0) (BUS14448(2)))
			 ((I1) (BUS14448(1)))
			 ((I2) (BUS14448(3)))
			 ((I3) (BUS14448(0)))
			 ((O) (COUNT_reg[2]_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"fffe"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst COUNT_reg[0] 0 4157 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (COUNT_reg[0]_0))
			 ((D) (COUNT[0]_i_1__2_n_0))
			 ((PRE) (CLR_IBUF))
			 ((Q) (BUS14448(0))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst COUNT_reg[1] 0 4160 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (COUNT_reg[0]_0))
			 ((CLR) (CLR_IBUF))
			 ((D) (COUNT[1]_i_1__1_n_0))
			 ((Q) (BUS14448(1))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst COUNT_reg[2] 0 4163 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (COUNT_reg[0]_0))
			 ((CLR) (CLR_IBUF))
			 ((D) (COUNT[2]_i_1__1_n_0))
			 ((Q) (BUS14448(2))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst COUNT_reg[3] 0 4166 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (COUNT_reg[0]_0))
			 ((D) (COUNT[3]_i_2__1_n_0))
			 ((PRE) (CLR_IBUF))
			 ((Q) (BUS14448(3))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst seg0[0]_i_1__0 0 4169 (_comp LUT4)
		(_port
			 ((I0) (BUS14448(2)))
			 ((I1) (BUS14448(0)))
			 ((I2) (BUS14448(1)))
			 ((I3) (BUS14448(3)))
			 ((O) (D(0))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"fa06"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg0[1]_i_1__0 0 4173 (_comp LUT4)
		(_port
			 ((I0) (BUS14448(3)))
			 ((I1) (BUS14448(2)))
			 ((I2) (BUS14448(0)))
			 ((I3) (BUS14448(1)))
			 ((O) (D(1))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"aec8"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg0[2]_i_1__0 0 4177 (_comp LUT4)
		(_port
			 ((I0) (BUS14448(3)))
			 ((I1) (BUS14448(0)))
			 ((I2) (BUS14448(1)))
			 ((I3) (BUS14448(2)))
			 ((O) (D(2))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"aab0"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg0[3]_i_1__0 0 4181 (_comp LUT4)
		(_port
			 ((I0) (BUS14448(3)))
			 ((I1) (BUS14448(1)))
			 ((I2) (BUS14448(0)))
			 ((I3) (BUS14448(2)))
			 ((O) (D(3))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"eb98"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg0[4]_i_1__0 0 4185 (_comp LUT4)
		(_port
			 ((I0) (BUS14448(2)))
			 ((I1) (BUS14448(0)))
			 ((I2) (BUS14448(1)))
			 ((I3) (BUS14448(3)))
			 ((O) (D(4))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"fece"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg0[5]_i_1__0 0 4189 (_comp LUT4)
		(_port
			 ((I0) (BUS14448(2)))
			 ((I1) (BUS14448(1)))
			 ((I2) (BUS14448(0)))
			 ((I3) (BUS14448(3)))
			 ((O) (D(5))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"eed4"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg0[6]_i_1__0 0 4193 (_comp LUT4)
		(_port
			 ((I0) (BUS14448(0)))
			 ((I1) (BUS14448(1)))
			 ((I2) (BUS14448(2)))
			 ((I3) (BUS14448(3)))
			 ((O) (D(6))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"fc83"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O))))))
(_unit EDIF 1.0.4.38 (Counter_3 0 7 (Counter_3 0 7))
	(_version vf5)
	(_time 1738117677771 1 1)
	(_source(\./../synthesis/top.edn\))
	(_parameters tan)
	(_code cacec09fcd9c9bdc9fcdde909ecdc8cf9cc9c9cec9)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_ent (_time 1738117677771))
	(_object
		(_type (_ext ~extieee.std_logic_1164.std_logic (1 std_logic)))
		(_type (_int ~std_logic_vector{1~downto~0}~ 0 0 (_array -1((_dto i 1 i 0)))))
		(_port (_int BUS14456 0 0 3412 (_ent (_out))))
		(_port (_int CLK_IBUF_BUFG -1 0 3407 (_ent (_in ))))
		(_port (_int CLR_IBUF -1 0 3408 (_ent (_in ))))
		(_port (_int COUNT_reg[0]_0 -1 0 3409 (_ent (_out ))))
		(_port (_int COUNT_reg[0]_1 -1 0 3410 (_ent (_in ))))
		(_port (_int COUNT_reg[1]_0 -1 0 3411 (_ent (_out ))))
		(_sig (_int BUS14456[0] -1 0 3443 (_arch (_uni))))
		(_sig (_int BUS14456[1] -1 0 3451 (_arch (_uni))))
		(_sig (_int COUNT[0]_i_1__4_n_0 -1 0 3474 (_arch (_uni))))
		(_sig (_int COUNT[1]_i_1__4_n_0 -1 0 3479 (_arch (_uni))))
		(_sig (_int COUNT[2]_i_1__4_n_0 -1 0 3484 (_arch (_uni))))
		(_sig (_int COUNT[3]_i_2__4_n_0 -1 0 3489 (_arch (_uni))))
		(_type (_int ~std_logic_vector{3~downto~0}~ 0 0 (_array -1((_dto i 3 i 0)))))
		(_type (_int ~std_logic_vector{2~downto~0}~ 0 0 (_array -1((_dto i 2 i 0)))))
		(_type (_int ~std_logic_vector{0~to~0}~ 0 0 (_array -1((_to i 0 i 0)))))
		(_type (_int ~std_logic_vector{6~downto~0}~ 0 0 (_array -1((_dto i 6 i 0)))))
		(_type (_int ~std_logic_vector{26~downto~1}~ 0 0 (_array -1((_dto i 26 i 1)))))
		(_type (_int ~std_logic_vector{26~downto~0}~ 0 0 (_array -1((_dto i 26 i 0)))))
		(_type (_int ~std_logic_vector{2~to~2}~ 0 0 (_array -1((_to i 2 i 2)))))
		(_type (_int ~std_logic_vector{7~downto~4}~ 0 0 (_array -1((_dto i 7 i 4)))))
		(_type (_int ~std_logic_vector{7~downto~0}~ 0 0 (_array -1((_dto i 7 i 0)))))
	)
	(_comp
		(LUT1
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(LUT4
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int I3 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(LUT3
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(FDPE
			(_object
			(_port (_int C -1 0 7 (_ent (_in ))))
			(_port (_int CE -1 0 7 (_ent (_in ))))
			(_port (_int D -1 0 7 (_ent (_in ))))
			(_port (_int PRE -1 0 7 (_ent (_in ))))
			(_port (_int Q -1 0 7 (_ent (_out ))))))
		(FDCE
			(_object
			(_port (_int C -1 0 7 (_ent (_in ))))
			(_port (_int CE -1 0 7 (_ent (_in ))))
			(_port (_int CLR -1 0 7 (_ent (_in ))))
			(_port (_int D -1 0 7 (_ent (_in ))))
			(_port (_int Q -1 0 7 (_ent (_out )))))))
	(_inst COUNT[0]_i_1__4 0 3415 (_comp LUT1)
		(_port
			 ((I0) (COUNT_reg[0]_0))
			 ((O) (COUNT[0]_i_1__4_n_0)))
		(_use (_ent hdi_primitives LUT1)
			(_gen
				((INIT) (_string \"01"\)))
			(_port
				((I0) (I0))
				((O) (O)))))
	(_inst COUNT[1]_i_1__4 0 3419 (_comp LUT4)
		(_port
			 ((I0) (COUNT_reg[0]_0))
			 ((I1) (COUNT_reg[1]_0))
			 ((I2) (BUS14456(1)))
			 ((I3) (BUS14456(0)))
			 ((O) (COUNT[1]_i_1__4_n_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"9998"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst COUNT[2]_i_1__4 0 3423 (_comp LUT3)
		(_port
			 ((I0) (BUS14456(0)))
			 ((I1) (COUNT_reg[1]_0))
			 ((I2) (COUNT_reg[0]_0))
			 ((O) (COUNT[2]_i_1__4_n_0)))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"a9"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst COUNT[3]_i_2__4 0 3427 (_comp LUT4)
		(_port
			 ((I0) (COUNT_reg[0]_0))
			 ((I1) (COUNT_reg[1]_0))
			 ((I2) (BUS14456(1)))
			 ((I3) (BUS14456(0)))
			 ((O) (COUNT[3]_i_2__4_n_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"f0e0"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst COUNT_reg[0] 0 3431 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (COUNT_reg[0]_1))
			 ((D) (COUNT[0]_i_1__4_n_0))
			 ((PRE) (CLR_IBUF))
			 ((Q) (COUNT_reg[0]_0)))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst COUNT_reg[1] 0 3434 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (COUNT_reg[0]_1))
			 ((CLR) (CLR_IBUF))
			 ((D) (COUNT[1]_i_1__4_n_0))
			 ((Q) (COUNT_reg[1]_0)))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst COUNT_reg[2] 0 3437 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (COUNT_reg[0]_1))
			 ((D) (COUNT[2]_i_1__4_n_0))
			 ((PRE) (CLR_IBUF))
			 ((Q) (BUS14456(0))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst COUNT_reg[3] 0 3440 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (COUNT_reg[0]_1))
			 ((CLR) (CLR_IBUF))
			 ((D) (COUNT[3]_i_2__4_n_0))
			 ((Q) (BUS14456(1))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q))))))
(_unit EDIF 1.0.4.38 (Counter_4 0 7 (Counter_4 0 7))
	(_version vf5)
	(_time 1738117677771 1 1)
	(_source(\./../synthesis/top.edn\))
	(_parameters tan)
	(_code cacec09fcd9c9bdc9fcdde909ecdc8cf9cc9cecec9)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_ent (_time 1738117677771))
	(_object
		(_type (_ext ~extieee.std_logic_1164.std_logic (1 std_logic)))
		(_type (_int ~std_logic_vector{3~downto~0}~ 0 0 (_array -1((_dto i 3 i 0)))))
		(_sig (_int BUS14460 0 0 3594 (_arch (_uni))))
		(_port (_int CLK_IBUF_BUFG -1 0 3527 (_ent (_in ))))
		(_port (_int CLR_IBUF -1 0 3528 (_ent (_in ))))
		(_port (_int COUNT_reg[0]_0 -1 0 3529 (_ent (_out ))))
		(_port (_int COUNT_reg[0]_1 -1 0 3530 (_ent (_in ))))
		(_sig (_int COUNT[0]_i_1__0_n_0 -1 0 3671 (_arch (_uni))))
		(_sig (_int COUNT[1]_i_1__2_n_0 -1 0 3676 (_arch (_uni))))
		(_sig (_int COUNT[2]_i_1__2_n_0 -1 0 3681 (_arch (_uni))))
		(_sig (_int COUNT[3]_i_2__2_n_0 -1 0 3686 (_arch (_uni))))
		(_sig (_int COUNT_reg[1]_0[0] -1 0 3704 (_arch (_uni))))
		(_sig (_int COUNT_reg[1]_0[1] -1 0 3709 (_arch (_uni))))
		(_sig (_int COUNT_reg[1]_0[2] -1 0 3714 (_arch (_uni))))
		(_sig (_int COUNT_reg[1]_0[3] -1 0 3719 (_arch (_uni))))
		(_sig (_int COUNT_reg[1]_0[4] -1 0 3724 (_arch (_uni))))
		(_sig (_int COUNT_reg[1]_0[5] -1 0 3729 (_arch (_uni))))
		(_sig (_int COUNT_reg[1]_0[6] -1 0 3734 (_arch (_uni))))
		(_type (_int ~std_logic_vector{2~downto~0}~ 0 0 (_array -1((_dto i 2 i 0)))))
		(_type (_int ~std_logic_vector{0~to~0}~ 0 0 (_array -1((_to i 0 i 0)))))
		(_type (_int ~std_logic_vector{6~downto~0}~ 0 0 (_array -1((_dto i 6 i 0)))))
		(_type (_int ~std_logic_vector{1~downto~0}~ 0 0 (_array -1((_dto i 1 i 0)))))
		(_type (_int ~std_logic_vector{26~downto~1}~ 0 0 (_array -1((_dto i 26 i 1)))))
		(_type (_int ~std_logic_vector{26~downto~0}~ 0 0 (_array -1((_dto i 26 i 0)))))
		(_type (_int ~std_logic_vector{2~to~2}~ 0 0 (_array -1((_to i 2 i 2)))))
		(_type (_int ~std_logic_vector{7~downto~4}~ 0 0 (_array -1((_dto i 7 i 4)))))
		(_type (_int ~std_logic_vector{7~downto~0}~ 0 0 (_array -1((_dto i 7 i 0)))))
		(_prcs
			(line_5(_arch -1 0 0 ((_alias((COUNT_reg(-5)) (COUNT_reg[1]_0[0]))))))
			(line_6(_arch -1 0 0 ((_alias((COUNT_reg(-4)) (COUNT_reg[1]_0[1]))))))
			(line_7(_arch -1 0 0 ((_alias((COUNT_reg(-3)) (COUNT_reg[1]_0[2]))))))
			(line_8(_arch -1 0 0 ((_alias((COUNT_reg(-2)) (COUNT_reg[1]_0[3]))))))
			(line_9(_arch -1 0 0 ((_alias((COUNT_reg(-1)) (COUNT_reg[1]_0[4]))))))
			(line_10(_arch -1 0 0 ((_alias((COUNT_reg(0)) (COUNT_reg[1]_0[5]))))))
			(line_11(_arch -1 0 0 ((_alias((COUNT_reg(1)) (COUNT_reg[1]_0[6]))))))
		))
	(_comp
		(LUT1
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(LUT4
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int I3 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(FDPE
			(_object
			(_port (_int C -1 0 7 (_ent (_in ))))
			(_port (_int CE -1 0 7 (_ent (_in ))))
			(_port (_int D -1 0 7 (_ent (_in ))))
			(_port (_int PRE -1 0 7 (_ent (_in ))))
			(_port (_int Q -1 0 7 (_ent (_out ))))))
		(FDCE
			(_object
			(_port (_int C -1 0 7 (_ent (_in ))))
			(_port (_int CE -1 0 7 (_ent (_in ))))
			(_port (_int CLR -1 0 7 (_ent (_in ))))
			(_port (_int D -1 0 7 (_ent (_in ))))
			(_port (_int Q -1 0 7 (_ent (_out )))))))
	(_inst COUNT[0]_i_1__0 0 3534 (_comp LUT1)
		(_port
			 ((I0) (BUS14460(0)))
			 ((O) (COUNT[0]_i_1__0_n_0)))
		(_use (_ent hdi_primitives LUT1)
			(_gen
				((INIT) (_string \"01"\)))
			(_port
				((I0) (I0))
				((O) (O)))))
	(_inst COUNT[1]_i_1__2 0 3538 (_comp LUT4)
		(_port
			 ((I0) (BUS14460(3)))
			 ((I1) (BUS14460(2)))
			 ((I2) (BUS14460(1)))
			 ((I3) (BUS14460(0)))
			 ((O) (COUNT[1]_i_1__2_n_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"f00e"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst COUNT[2]_i_1__2 0 3542 (_comp LUT4)
		(_port
			 ((I0) (BUS14460(3)))
			 ((I1) (BUS14460(0)))
			 ((I2) (BUS14460(1)))
			 ((I3) (BUS14460(2)))
			 ((O) (COUNT[2]_i_1__2_n_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"fc02"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst COUNT[3]_i_2__2 0 3546 (_comp LUT4)
		(_port
			 ((I0) (BUS14460(3)))
			 ((I1) (BUS14460(1)))
			 ((I2) (BUS14460(2)))
			 ((I3) (BUS14460(0)))
			 ((O) (COUNT[3]_i_2__2_n_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"aaa9"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst COUNT[3]_i_4__3 0 3550 (_comp LUT4)
		(_port
			 ((I0) (BUS14460(0)))
			 ((I1) (BUS14460(1)))
			 ((I2) (BUS14460(2)))
			 ((I3) (BUS14460(3)))
			 ((O) (COUNT_reg[0]_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"fffe"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst COUNT_reg[0] 0 3554 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (COUNT_reg[0]_1))
			 ((D) (COUNT[0]_i_1__0_n_0))
			 ((PRE) (CLR_IBUF))
			 ((Q) (BUS14460(0))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst COUNT_reg[1] 0 3557 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (COUNT_reg[0]_1))
			 ((CLR) (CLR_IBUF))
			 ((D) (COUNT[1]_i_1__2_n_0))
			 ((Q) (BUS14460(1))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst COUNT_reg[2] 0 3560 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (COUNT_reg[0]_1))
			 ((CLR) (CLR_IBUF))
			 ((D) (COUNT[2]_i_1__2_n_0))
			 ((Q) (BUS14460(2))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst COUNT_reg[3] 0 3563 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (COUNT_reg[0]_1))
			 ((D) (COUNT[3]_i_2__2_n_0))
			 ((PRE) (CLR_IBUF))
			 ((Q) (BUS14460(3))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst seg2[0]_i_1__0 0 3566 (_comp LUT4)
		(_port
			 ((I0) (BUS14460(2)))
			 ((I1) (BUS14460(0)))
			 ((I2) (BUS14460(1)))
			 ((I3) (BUS14460(3)))
			 ((O) (COUNT_reg[1]_0[6:0])))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"fa06"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg2[1]_i_1__0 0 3570 (_comp LUT4)
		(_port
			 ((I0) (BUS14460(3)))
			 ((I1) (BUS14460(2)))
			 ((I2) (BUS14460(0)))
			 ((I3) (BUS14460(1)))
			 ((O) (COUNT_reg[1]_0[6:0])))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"aec8"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg2[2]_i_1__0 0 3574 (_comp LUT4)
		(_port
			 ((I0) (BUS14460(3)))
			 ((I1) (BUS14460(0)))
			 ((I2) (BUS14460(1)))
			 ((I3) (BUS14460(2)))
			 ((O) (COUNT_reg[1]_0[6:0])))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"aab0"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg2[3]_i_1__0 0 3578 (_comp LUT4)
		(_port
			 ((I0) (BUS14460(3)))
			 ((I1) (BUS14460(1)))
			 ((I2) (BUS14460(0)))
			 ((I3) (BUS14460(2)))
			 ((O) (COUNT_reg[1]_0[6:0])))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"eb98"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg2[4]_i_1__0 0 3582 (_comp LUT4)
		(_port
			 ((I0) (BUS14460(2)))
			 ((I1) (BUS14460(0)))
			 ((I2) (BUS14460(1)))
			 ((I3) (BUS14460(3)))
			 ((O) (COUNT_reg[1]_0[6:0])))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"fece"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg2[5]_i_1__0 0 3586 (_comp LUT4)
		(_port
			 ((I0) (BUS14460(2)))
			 ((I1) (BUS14460(1)))
			 ((I2) (BUS14460(0)))
			 ((I3) (BUS14460(3)))
			 ((O) (COUNT_reg[1]_0[6:0])))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"eed4"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg2[6]_i_1__0 0 3590 (_comp LUT4)
		(_port
			 ((I0) (BUS14460(1)))
			 ((I1) (BUS14460(0)))
			 ((I2) (BUS14460(2)))
			 ((I3) (BUS14460(3)))
			 ((O) (COUNT_reg[1]_0[6:0])))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"fa85"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O))))))
(_unit EDIF 1.0.4.38 (Counter_7 0 7 (Counter_7 0 7))
	(_version vf5)
	(_time 1738117677771 1 1)
	(_source(\./../synthesis/top.edn\))
	(_parameters tan)
	(_code cacec09fcd9c9bdc9fcdde909ecdc8cf9cc9cdcec9)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_ent (_time 1738117677771))
	(_object
		(_type (_ext ~extieee.std_logic_1164.std_logic (1 std_logic)))
		(_type (_int ~std_logic_vector{2~downto~0}~ 0 0 (_array -1((_dto i 2 i 0)))))
		(_sig (_int BUS14432 0 0 2564 (_arch (_uni))))
		(_type (_int ~std_logic_vector{0~to~0}~ 0 0 (_array -1((_to i 0 i 0)))))
		(_port (_int COUNT_reg 1 0 2492 (_ent (_out))))
		(_port (_int CE_IBUF -1 0 2479 (_ent (_in ))))
		(_port (_int CLK_IBUF_BUFG -1 0 2480 (_ent (_in ))))
		(_port (_int CLR_IBUF -1 0 2481 (_ent (_in ))))
		(_port (_int COUNT_reg[0]_1 -1 0 2482 (_ent (_in ))))
		(_port (_int COUNT_reg[0]_2 -1 0 2483 (_ent (_in ))))
		(_port (_int COUNT_reg[0]_3 -1 0 2484 (_ent (_in ))))
		(_port (_int COUNT_reg[0]_4 -1 0 2485 (_ent (_in ))))
		(_port (_int COUNT_reg[2]_0 -1 0 2486 (_ent (_out ))))
		(_port (_int COUNT_reg[2]_1 -1 0 2487 (_ent (_in ))))
		(_port (_int COUNT_reg[2]_2 -1 0 2488 (_ent (_in ))))
		(_port (_int COUNT_reg[2]_3 -1 0 2489 (_ent (_in ))))
		(_port (_int En1_reg -1 0 2491 (_ent (_out ))))
		(_port (_int ENABLE1 -1 0 2490 (_ent (_in ))))
		(_sig (_int <const1> -1 0 2557 (_arch (_uni))))
		(_sig (_int COUNT[0]_i_1_n_0 -1 0 2632 (_arch (_uni))))
		(_sig (_int COUNT[1]_i_1_n_0 -1 0 2637 (_arch (_uni))))
		(_sig (_int COUNT[1]_i_2_n_0 -1 0 2642 (_arch (_uni))))
		(_sig (_int COUNT[2]_i_1_n_0 -1 0 2647 (_arch (_uni))))
		(_sig (_int COUNT[2]_i_2_n_0 -1 0 2652 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_0[0] -1 0 2657 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_0[1] -1 0 2662 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_0[2] -1 0 2667 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_0[3] -1 0 2672 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_0[4] -1 0 2677 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_0[5] -1 0 2682 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_0[6] -1 0 2687 (_arch (_uni))))
		(_type (_int ~std_logic_vector{3~downto~0}~ 0 0 (_array -1((_dto i 3 i 0)))))
		(_type (_int ~std_logic_vector{6~downto~0}~ 0 0 (_array -1((_dto i 6 i 0)))))
		(_type (_int ~std_logic_vector{1~downto~0}~ 0 0 (_array -1((_dto i 1 i 0)))))
		(_type (_int ~std_logic_vector{26~downto~1}~ 0 0 (_array -1((_dto i 26 i 1)))))
		(_type (_int ~std_logic_vector{26~downto~0}~ 0 0 (_array -1((_dto i 26 i 0)))))
		(_type (_int ~std_logic_vector{2~to~2}~ 0 0 (_array -1((_to i 2 i 2)))))
		(_type (_int ~std_logic_vector{7~downto~4}~ 0 0 (_array -1((_dto i 7 i 4)))))
		(_type (_int ~std_logic_vector{7~downto~0}~ 0 0 (_array -1((_dto i 7 i 0)))))
		(_prcs
			(line_4(_arch -1 0 0 ((_alias((COUNT_reg(6)) (COUNT_reg[0]_0[0]))))))
			(line_5(_arch -1 0 0 ((_alias((COUNT_reg(5)) (COUNT_reg[0]_0[1]))))))
			(line_6(_arch -1 0 0 ((_alias((COUNT_reg(4)) (COUNT_reg[0]_0[2]))))))
			(line_7(_arch -1 0 0 ((_alias((COUNT_reg(3)) (COUNT_reg[0]_0[3]))))))
			(line_8(_arch -1 0 0 ((_alias((COUNT_reg(2)) (COUNT_reg[0]_0[4]))))))
			(line_9(_arch -1 0 0 ((_alias((COUNT_reg(1)) (COUNT_reg[0]_0[5]))))))
			(line_10(_arch -1 0 0 ((_alias((COUNT_reg(0)) (COUNT_reg[0]_0[6]))))))
		))
	(_comp
		(LUT6
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int I3 -1 0 7 (_ent (_in ))))
			(_port (_int I4 -1 0 7 (_ent (_in ))))
			(_port (_int I5 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(LUT3
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(LUT2
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(LUT5
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int I3 -1 0 7 (_ent (_in ))))
			(_port (_int I4 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(FDPE
			(_object
			(_port (_int C -1 0 7 (_ent (_in ))))
			(_port (_int CE -1 0 7 (_ent (_in ))))
			(_port (_int D -1 0 7 (_ent (_in ))))
			(_port (_int PRE -1 0 7 (_ent (_in ))))
			(_port (_int Q -1 0 7 (_ent (_out ))))))
		(FDCE
			(_object
			(_port (_int C -1 0 7 (_ent (_in ))))
			(_port (_int CE -1 0 7 (_ent (_in ))))
			(_port (_int CLR -1 0 7 (_ent (_in ))))
			(_port (_int D -1 0 7 (_ent (_in ))))
			(_port (_int Q -1 0 7 (_ent (_out ))))))
		(VCC
			(_object
			(_port (_int P -1 0 7 (_ent (_out )))))))
	(_inst COUNT[0]_i_1 0 2495 (_comp LUT6)
		(_port
			 ((I0) (COUNT_reg[2]_3))
			 ((I1) (COUNT_reg[0]_3))
			 ((I2) (COUNT_reg[0]_4))
			 ((I3) (COUNT_reg[2]_1))
			 ((I4) (CE_IBUF))
			 ((I5) (BUS14432(0)))
			 ((O) (COUNT[0]_i_1_n_0)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"feffffff01000000"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst COUNT[1]_i_1 0 2498 (_comp LUT6)
		(_port
			 ((I0) (COUNT[1]_i_2_n_0))
			 ((I1) (CE_IBUF))
			 ((I2) (COUNT_reg[2]_1))
			 ((I3) (COUNT_reg[2]_2))
			 ((I4) (COUNT_reg[2]_3))
			 ((I5) (BUS14432(1)))
			 ((O) (COUNT[1]_i_1_n_0)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"ffffffbf00000080"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst COUNT[1]_i_2 0 2501 (_comp LUT3)
		(_port
			 ((I0) (BUS14432(2)))
			 ((I1) (BUS14432(1)))
			 ((I2) (BUS14432(0)))
			 ((O) (COUNT[1]_i_2_n_0)))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"c2"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst COUNT[2]_i_1 0 2505 (_comp LUT6)
		(_port
			 ((I0) (COUNT[2]_i_2_n_0))
			 ((I1) (CE_IBUF))
			 ((I2) (COUNT_reg[2]_1))
			 ((I3) (COUNT_reg[2]_2))
			 ((I4) (COUNT_reg[2]_3))
			 ((I5) (BUS14432(2)))
			 ((O) (COUNT[2]_i_1_n_0)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"ffffff7f00000080"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst COUNT[2]_i_2 0 2508 (_comp LUT2)
		(_port
			 ((I0) (BUS14432(0)))
			 ((I1) (BUS14432(1)))
			 ((O) (COUNT[2]_i_2_n_0)))
		(_use (_ent hdi_primitives LUT2)
			(_gen
				((INIT) (_string \X"1"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((O) (O)))))
	(_inst COUNT[3]_i_3__0 0 2512 (_comp LUT6)
		(_port
			 ((I0) (COUNT_reg[0]_1))
			 ((I1) (BUS14432(2)))
			 ((I2) (BUS14432(1)))
			 ((I3) (BUS14432(0)))
			 ((I4) (ENABLE1))
			 ((I5) (COUNT_reg[0]_2))
			 ((O) (COUNT_reg[2]_0)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"fffffffffffeffff"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst COUNT[3]_i_3__1 0 2515 (_comp LUT5)
		(_port
			 ((I0) (COUNT_reg[0]_2))
			 ((I1) (ENABLE1))
			 ((I2) (BUS14432(0)))
			 ((I3) (BUS14432(1)))
			 ((I4) (BUS14432(2)))
			 ((O) (En1_reg)))
		(_use (_ent hdi_primitives LUT5)
			(_gen
				((INIT) (_string \X"00000004"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((O) (O)))))
	(_inst COUNT_reg[0] 0 2519 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (<const1>))
			 ((D) (COUNT[0]_i_1_n_0))
			 ((PRE) (CLR_IBUF))
			 ((Q) (BUS14432(0))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst COUNT_reg[1] 0 2522 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (<const1>))
			 ((CLR) (CLR_IBUF))
			 ((D) (COUNT[1]_i_1_n_0))
			 ((Q) (BUS14432(1))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst COUNT_reg[2] 0 2525 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (<const1>))
			 ((D) (COUNT[2]_i_1_n_0))
			 ((PRE) (CLR_IBUF))
			 ((Q) (BUS14432(2))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst seg1[0]_i_1 0 2529 (_comp LUT3)
		(_port
			 ((I0) (BUS14432(2)))
			 ((I1) (BUS14432(1)))
			 ((I2) (BUS14432(0)))
			 ((O) (COUNT_reg(6))))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"12"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst seg1[1]_i_1 0 2533 (_comp LUT3)
		(_port
			 ((I0) (BUS14432(1)))
			 ((I1) (BUS14432(0)))
			 ((I2) (BUS14432(2)))
			 ((O) (COUNT_reg(5))))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"60"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst seg1[2]_i_1 0 2537 (_comp LUT3)
		(_port
			 ((I0) (BUS14432(2)))
			 ((I1) (BUS14432(1)))
			 ((I2) (BUS14432(0)))
			 ((O) (COUNT_reg(4))))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"04"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst seg1[3]_i_1 0 2541 (_comp LUT3)
		(_port
			 ((I0) (BUS14432(0)))
			 ((I1) (BUS14432(1)))
			 ((I2) (BUS14432(2)))
			 ((O) (COUNT_reg(3))))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"92"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst seg1[4]_i_1__0 0 2545 (_comp LUT3)
		(_port
			 ((I0) (BUS14432(2)))
			 ((I1) (BUS14432(1)))
			 ((I2) (BUS14432(0)))
			 ((O) (COUNT_reg(2))))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"f2"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst seg1[5]_i_1 0 2549 (_comp LUT3)
		(_port
			 ((I0) (BUS14432(2)))
			 ((I1) (BUS14432(1)))
			 ((I2) (BUS14432(0)))
			 ((O) (COUNT_reg(1))))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"d4"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst seg1[6]_i_1 0 2553 (_comp LUT3)
		(_port
			 ((I0) (BUS14432(0)))
			 ((I1) (BUS14432(2)))
			 ((I2) (BUS14432(1)))
			 ((O) (COUNT_reg(0))))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"83"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst VCC 0 2528 (_comp VCC)
		(_port
			 ((P) (<const1>)))
		(_use (_ent hdi_primitives VCC)
			(_port
				((P) (P))))))
(_unit EDIF 1.0.4.38 (Counter_8 0 7 (Counter_8 0 7))
	(_version vf5)
	(_time 1738117677771 1 1)
	(_source(\./../synthesis/top.edn\))
	(_parameters tan)
	(_code cacec09fcd9c9bdc9fcdde909ecdc8cf9cc9c2cec9)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_ent (_time 1738117677771))
	(_object
		(_type (_ext ~extieee.std_logic_1164.std_logic (1 std_logic)))
		(_type (_int ~std_logic_vector{3~downto~0}~ 0 0 (_array -1((_dto i 3 i 0)))))
		(_sig (_int BUS14424 0 0 2830 (_arch (_uni))))
		(_type (_int ~std_logic_vector{6~downto~0}~ 0 0 (_array -1((_dto i 6 i 0)))))
		(_port (_int D 1 0 2764 (_ent (_out))))
		(_type (_int ~std_logic_vector{2~downto~0}~ 0 0 (_array -1((_dto i 2 i 0)))))
		(_sig (_int p_2_in 2 0 2974 (_arch (_uni))))
		(_port (_int CLK_IBUF_BUFG -1 0 2757 (_ent (_in ))))
		(_port (_int CLR_IBUF -1 0 2758 (_ent (_in ))))
		(_port (_int COUNT_reg[0]_0 -1 0 2759 (_ent (_in ))))
		(_port (_int COUNT_reg[2]_0 -1 0 2760 (_ent (_out ))))
		(_port (_int ENABLE1 -1 0 2761 (_ent (_in ))))
		(_port (_int NET7772 -1 0 2762 (_ent (_in ))))
		(_port (_int r_D2_reg -1 0 2763 (_ent (_out ))))
		(_sig (_int COUNT[3]_i_2_n_0 -1 0 2911 (_arch (_uni))))
		(_sig (_int D[0] -1 0 2929 (_arch (_uni))))
		(_sig (_int D[1] -1 0 2934 (_arch (_uni))))
		(_sig (_int D[2] -1 0 2939 (_arch (_uni))))
		(_sig (_int D[3] -1 0 2944 (_arch (_uni))))
		(_sig (_int D[4] -1 0 2949 (_arch (_uni))))
		(_sig (_int D[5] -1 0 2954 (_arch (_uni))))
		(_sig (_int D[6] -1 0 2959 (_arch (_uni))))
		(_type (_int ~std_logic_vector{0~to~0}~ 0 0 (_array -1((_to i 0 i 0)))))
		(_type (_int ~std_logic_vector{1~downto~0}~ 0 0 (_array -1((_dto i 1 i 0)))))
		(_type (_int ~std_logic_vector{26~downto~1}~ 0 0 (_array -1((_dto i 26 i 1)))))
		(_type (_int ~std_logic_vector{26~downto~0}~ 0 0 (_array -1((_dto i 26 i 0)))))
		(_type (_int ~std_logic_vector{2~to~2}~ 0 0 (_array -1((_to i 2 i 2)))))
		(_type (_int ~std_logic_vector{7~downto~4}~ 0 0 (_array -1((_dto i 7 i 4)))))
		(_type (_int ~std_logic_vector{7~downto~0}~ 0 0 (_array -1((_dto i 7 i 0)))))
	)
	(_comp
		(LUT1
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(LUT4
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int I3 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(LUT6
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int I3 -1 0 7 (_ent (_in ))))
			(_port (_int I4 -1 0 7 (_ent (_in ))))
			(_port (_int I5 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(FDPE
			(_object
			(_port (_int C -1 0 7 (_ent (_in ))))
			(_port (_int CE -1 0 7 (_ent (_in ))))
			(_port (_int D -1 0 7 (_ent (_in ))))
			(_port (_int PRE -1 0 7 (_ent (_in ))))
			(_port (_int Q -1 0 7 (_ent (_out ))))))
		(FDCE
			(_object
			(_port (_int C -1 0 7 (_ent (_in ))))
			(_port (_int CE -1 0 7 (_ent (_in ))))
			(_port (_int CLR -1 0 7 (_ent (_in ))))
			(_port (_int D -1 0 7 (_ent (_in ))))
			(_port (_int Q -1 0 7 (_ent (_out )))))))
	(_inst COUNT[0]_i_1__1 0 2767 (_comp LUT1)
		(_port
			 ((I0) (BUS14424(0)))
			 ((O) (p_2_in(0))))
		(_use (_ent hdi_primitives LUT1)
			(_gen
				((INIT) (_string \"01"\)))
			(_port
				((I0) (I0))
				((O) (O)))))
	(_inst COUNT[1]_i_1 0 2771 (_comp LUT4)
		(_port
			 ((I0) (BUS14424(3)))
			 ((I1) (BUS14424(2)))
			 ((I2) (BUS14424(1)))
			 ((I3) (BUS14424(0)))
			 ((O) (p_2_in(1))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"f00e"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst COUNT[2]_i_1 0 2775 (_comp LUT4)
		(_port
			 ((I0) (BUS14424(3)))
			 ((I1) (BUS14424(0)))
			 ((I2) (BUS14424(1)))
			 ((I3) (BUS14424(2)))
			 ((O) (p_2_in(2))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"fc02"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst COUNT[2]_i_4 0 2779 (_comp LUT6)
		(_port
			 ((I0) (NET7772))
			 ((I1) (BUS14424(2)))
			 ((I2) (BUS14424(1)))
			 ((I3) (BUS14424(3)))
			 ((I4) (BUS14424(0)))
			 ((I5) (ENABLE1))
			 ((O) (r_D2_reg)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"5555555455555555"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst COUNT[3]_i_2 0 2782 (_comp LUT4)
		(_port
			 ((I0) (BUS14424(3)))
			 ((I1) (BUS14424(1)))
			 ((I2) (BUS14424(2)))
			 ((I3) (BUS14424(0)))
			 ((O) (COUNT[3]_i_2_n_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"aaa9"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst COUNT[3]_i_4__0 0 2786 (_comp LUT4)
		(_port
			 ((I0) (BUS14424(2)))
			 ((I1) (BUS14424(1)))
			 ((I2) (BUS14424(3)))
			 ((I3) (BUS14424(0)))
			 ((O) (COUNT_reg[2]_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"fffe"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst COUNT_reg[0] 0 2790 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (COUNT_reg[0]_0))
			 ((D) (p_2_in(0)))
			 ((PRE) (CLR_IBUF))
			 ((Q) (BUS14424(0))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst COUNT_reg[1] 0 2793 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (COUNT_reg[0]_0))
			 ((CLR) (CLR_IBUF))
			 ((D) (p_2_in(1)))
			 ((Q) (BUS14424(1))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst COUNT_reg[2] 0 2796 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (COUNT_reg[0]_0))
			 ((CLR) (CLR_IBUF))
			 ((D) (p_2_in(2)))
			 ((Q) (BUS14424(2))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst COUNT_reg[3] 0 2799 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (COUNT_reg[0]_0))
			 ((D) (COUNT[3]_i_2_n_0))
			 ((PRE) (CLR_IBUF))
			 ((Q) (BUS14424(3))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst seg0[0]_i_1 0 2802 (_comp LUT4)
		(_port
			 ((I0) (BUS14424(2)))
			 ((I1) (BUS14424(0)))
			 ((I2) (BUS14424(1)))
			 ((I3) (BUS14424(3)))
			 ((O) (D(0))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"fa06"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg0[1]_i_1 0 2806 (_comp LUT4)
		(_port
			 ((I0) (BUS14424(3)))
			 ((I1) (BUS14424(2)))
			 ((I2) (BUS14424(0)))
			 ((I3) (BUS14424(1)))
			 ((O) (D(1))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"aec8"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg0[2]_i_1 0 2810 (_comp LUT4)
		(_port
			 ((I0) (BUS14424(3)))
			 ((I1) (BUS14424(0)))
			 ((I2) (BUS14424(1)))
			 ((I3) (BUS14424(2)))
			 ((O) (D(2))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"aab0"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg0[3]_i_1 0 2814 (_comp LUT4)
		(_port
			 ((I0) (BUS14424(3)))
			 ((I1) (BUS14424(1)))
			 ((I2) (BUS14424(0)))
			 ((I3) (BUS14424(2)))
			 ((O) (D(3))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"eb98"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg0[4]_i_1 0 2818 (_comp LUT4)
		(_port
			 ((I0) (BUS14424(2)))
			 ((I1) (BUS14424(0)))
			 ((I2) (BUS14424(1)))
			 ((I3) (BUS14424(3)))
			 ((O) (D(4))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"fece"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg0[5]_i_1 0 2822 (_comp LUT4)
		(_port
			 ((I0) (BUS14424(2)))
			 ((I1) (BUS14424(1)))
			 ((I2) (BUS14424(0)))
			 ((I3) (BUS14424(3)))
			 ((O) (D(5))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"eed4"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg0[6]_i_1 0 2826 (_comp LUT4)
		(_port
			 ((I0) (BUS14424(0)))
			 ((I1) (BUS14424(1)))
			 ((I2) (BUS14424(2)))
			 ((I3) (BUS14424(3)))
			 ((O) (D(6))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"fc83"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O))))))
(_unit EDIF 1.0.4.38 (Counter_9 0 7 (Counter_9 0 7))
	(_version vf5)
	(_time 1738117677771 1 1)
	(_source(\./../synthesis/top.edn\))
	(_parameters tan)
	(_code cacec09fcd9c9bdc9fcdde909ecdc8cf9cc9c3cec9)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_ent (_time 1738117677771))
	(_object
		(_type (_ext ~extieee.std_logic_1164.std_logic (1 std_logic)))
		(_type (_int ~std_logic_vector{1~downto~0}~ 0 0 (_array -1((_dto i 1 i 0)))))
		(_port (_int BUS14398 0 0 2041 (_ent (_out))))
		(_port (_int CLK_IBUF_BUFG -1 0 2036 (_ent (_in ))))
		(_port (_int CLR_IBUF -1 0 2037 (_ent (_in ))))
		(_port (_int COUNT_reg[0]_0 -1 0 2038 (_ent (_out ))))
		(_port (_int COUNT_reg[0]_1 -1 0 2039 (_ent (_in ))))
		(_port (_int COUNT_reg[1]_0 -1 0 2040 (_ent (_out ))))
		(_sig (_int BUS14398[0] -1 0 2072 (_arch (_uni))))
		(_sig (_int BUS14398[1] -1 0 2080 (_arch (_uni))))
		(_sig (_int COUNT[0]_i_1__3_n_0 -1 0 2103 (_arch (_uni))))
		(_sig (_int COUNT[1]_i_1__3_n_0 -1 0 2108 (_arch (_uni))))
		(_sig (_int COUNT[2]_i_1__3_n_0 -1 0 2113 (_arch (_uni))))
		(_sig (_int COUNT[3]_i_2__3_n_0 -1 0 2118 (_arch (_uni))))
		(_type (_int ~std_logic_vector{3~downto~0}~ 0 0 (_array -1((_dto i 3 i 0)))))
		(_type (_int ~std_logic_vector{2~downto~0}~ 0 0 (_array -1((_dto i 2 i 0)))))
		(_type (_int ~std_logic_vector{0~to~0}~ 0 0 (_array -1((_to i 0 i 0)))))
		(_type (_int ~std_logic_vector{6~downto~0}~ 0 0 (_array -1((_dto i 6 i 0)))))
		(_type (_int ~std_logic_vector{26~downto~1}~ 0 0 (_array -1((_dto i 26 i 1)))))
		(_type (_int ~std_logic_vector{26~downto~0}~ 0 0 (_array -1((_dto i 26 i 0)))))
		(_type (_int ~std_logic_vector{2~to~2}~ 0 0 (_array -1((_to i 2 i 2)))))
		(_type (_int ~std_logic_vector{7~downto~4}~ 0 0 (_array -1((_dto i 7 i 4)))))
		(_type (_int ~std_logic_vector{7~downto~0}~ 0 0 (_array -1((_dto i 7 i 0)))))
	)
	(_comp
		(LUT1
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(LUT4
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int I3 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(LUT3
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(FDPE
			(_object
			(_port (_int C -1 0 7 (_ent (_in ))))
			(_port (_int CE -1 0 7 (_ent (_in ))))
			(_port (_int D -1 0 7 (_ent (_in ))))
			(_port (_int PRE -1 0 7 (_ent (_in ))))
			(_port (_int Q -1 0 7 (_ent (_out ))))))
		(FDCE
			(_object
			(_port (_int C -1 0 7 (_ent (_in ))))
			(_port (_int CE -1 0 7 (_ent (_in ))))
			(_port (_int CLR -1 0 7 (_ent (_in ))))
			(_port (_int D -1 0 7 (_ent (_in ))))
			(_port (_int Q -1 0 7 (_ent (_out )))))))
	(_inst COUNT[0]_i_1__3 0 2044 (_comp LUT1)
		(_port
			 ((I0) (COUNT_reg[0]_0))
			 ((O) (COUNT[0]_i_1__3_n_0)))
		(_use (_ent hdi_primitives LUT1)
			(_gen
				((INIT) (_string \"01"\)))
			(_port
				((I0) (I0))
				((O) (O)))))
	(_inst COUNT[1]_i_1__3 0 2048 (_comp LUT4)
		(_port
			 ((I0) (COUNT_reg[0]_0))
			 ((I1) (COUNT_reg[1]_0))
			 ((I2) (BUS14398(1)))
			 ((I3) (BUS14398(0)))
			 ((O) (COUNT[1]_i_1__3_n_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"9998"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst COUNT[2]_i_1__3 0 2052 (_comp LUT3)
		(_port
			 ((I0) (BUS14398(0)))
			 ((I1) (COUNT_reg[1]_0))
			 ((I2) (COUNT_reg[0]_0))
			 ((O) (COUNT[2]_i_1__3_n_0)))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"a9"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst COUNT[3]_i_2__3 0 2056 (_comp LUT4)
		(_port
			 ((I0) (COUNT_reg[0]_0))
			 ((I1) (COUNT_reg[1]_0))
			 ((I2) (BUS14398(1)))
			 ((I3) (BUS14398(0)))
			 ((O) (COUNT[3]_i_2__3_n_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"f0e0"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst COUNT_reg[0] 0 2060 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (COUNT_reg[0]_1))
			 ((D) (COUNT[0]_i_1__3_n_0))
			 ((PRE) (CLR_IBUF))
			 ((Q) (COUNT_reg[0]_0)))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst COUNT_reg[1] 0 2063 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (COUNT_reg[0]_1))
			 ((CLR) (CLR_IBUF))
			 ((D) (COUNT[1]_i_1__3_n_0))
			 ((Q) (COUNT_reg[1]_0)))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst COUNT_reg[2] 0 2066 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (COUNT_reg[0]_1))
			 ((D) (COUNT[2]_i_1__3_n_0))
			 ((PRE) (CLR_IBUF))
			 ((Q) (BUS14398(0))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst COUNT_reg[3] 0 2069 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (COUNT_reg[0]_1))
			 ((CLR) (CLR_IBUF))
			 ((D) (COUNT[3]_i_2__3_n_0))
			 ((Q) (BUS14398(1))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q))))))
(_unit EDIF 1.0.4.38 (Decoder 0 7 (Decoder 0 7))
	(_version vf5)
	(_time 1738117677771 1 1)
	(_source(\./../synthesis/top.edn\))
	(_parameters tan)
	(_code cacec79f9e9d9ddc9cccde909ecdc8cececccfccc9)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_ent (_time 1738117677771))
	(_object
		(_type (_ext ~extieee.std_logic_1164.std_logic (1 std_logic)))
		(_type (_int ~std_logic_vector{3~downto~0}~ 0 0 (_array -1((_dto i 3 i 0)))))
		(_port (_int BUS14398 0 0 186 (_ent (_in))))
		(_type (_int ~std_logic_vector{1~downto~0}~ 0 0 (_array -1((_dto i 1 i 0)))))
		(_port (_int counter2 1 0 188 (_ent (_in))))
		(_type (_int ~std_logic_vector{6~downto~0}~ 0 0 (_array -1((_dto i 6 i 0)))))
		(_port (_int D 2 0 187 (_ent (_in))))
		(_sig (_int seg0 2 0 522 (_arch (_uni))))
		(_sig (_int seg1 2 0 557 (_arch (_uni))))
		(_port (_int seg1_reg 2 0 189 (_ent (_in))))
		(_sig (_int seg2 2 0 627 (_arch (_uni))))
		(_port (_int seg2_reg 2 0 190 (_ent (_in))))
		(_sig (_int seg3 2 0 697 (_arch (_uni))))
		(_port (_int CE_IBUF -1 0 176 (_ent (_in ))))
		(_port (_int CLK_IBUF_BUFG -1 0 177 (_ent (_in ))))
		(_port (_int CLR_IBUF -1 0 178 (_ent (_in ))))
		(_port (_int seg3_reg[0]_0 -1 0 179 (_ent (_out ))))
		(_port (_int seg3_reg[1]_0 -1 0 180 (_ent (_out ))))
		(_port (_int seg3_reg[2]_0 -1 0 181 (_ent (_out ))))
		(_port (_int seg3_reg[3]_0 -1 0 182 (_ent (_out ))))
		(_port (_int seg3_reg[4]_0 -1 0 183 (_ent (_out ))))
		(_port (_int seg3_reg[5]_0 -1 0 184 (_ent (_out ))))
		(_port (_int seg3_reg[6]_0 -1 0 185 (_ent (_out ))))
		(_sig (_int BUS14398[0] -1 0 325 (_arch (_uni))))
		(_sig (_int BUS14398[1] -1 0 336 (_arch (_uni))))
		(_sig (_int BUS14398[2] -1 0 347 (_arch (_uni))))
		(_sig (_int BUS14398[3] -1 0 358 (_arch (_uni))))
		(_sig (_int counter2[0] -1 0 500 (_arch (_uni))))
		(_sig (_int counter2[1] -1 0 511 (_arch (_uni))))
		(_sig (_int D[0] -1 0 465 (_arch (_uni))))
		(_sig (_int D[1] -1 0 470 (_arch (_uni))))
		(_sig (_int D[2] -1 0 475 (_arch (_uni))))
		(_sig (_int D[3] -1 0 480 (_arch (_uni))))
		(_sig (_int D[4] -1 0 485 (_arch (_uni))))
		(_sig (_int D[5] -1 0 490 (_arch (_uni))))
		(_sig (_int D[6] -1 0 495 (_arch (_uni))))
		(_sig (_int seg1_reg[6]_0[0] -1 0 592 (_arch (_uni))))
		(_sig (_int seg1_reg[6]_0[1] -1 0 597 (_arch (_uni))))
		(_sig (_int seg1_reg[6]_0[2] -1 0 602 (_arch (_uni))))
		(_sig (_int seg1_reg[6]_0[3] -1 0 607 (_arch (_uni))))
		(_sig (_int seg1_reg[6]_0[4] -1 0 612 (_arch (_uni))))
		(_sig (_int seg1_reg[6]_0[5] -1 0 617 (_arch (_uni))))
		(_sig (_int seg1_reg[6]_0[6] -1 0 622 (_arch (_uni))))
		(_sig (_int seg2_reg[6]_0[0] -1 0 662 (_arch (_uni))))
		(_sig (_int seg2_reg[6]_0[1] -1 0 667 (_arch (_uni))))
		(_sig (_int seg2_reg[6]_0[2] -1 0 672 (_arch (_uni))))
		(_sig (_int seg2_reg[6]_0[3] -1 0 677 (_arch (_uni))))
		(_sig (_int seg2_reg[6]_0[4] -1 0 682 (_arch (_uni))))
		(_sig (_int seg2_reg[6]_0[5] -1 0 687 (_arch (_uni))))
		(_sig (_int seg2_reg[6]_0[6] -1 0 692 (_arch (_uni))))
		(_sig (_int seg3[0]_i_1_n_0 -1 0 702 (_arch (_uni))))
		(_sig (_int seg3[1]_i_1_n_0 -1 0 712 (_arch (_uni))))
		(_sig (_int seg3[2]_i_1_n_0 -1 0 722 (_arch (_uni))))
		(_sig (_int seg3[3]_i_1_n_0 -1 0 732 (_arch (_uni))))
		(_sig (_int seg3[4]_i_1_n_0 -1 0 742 (_arch (_uni))))
		(_sig (_int seg3[5]_i_1_n_0 -1 0 752 (_arch (_uni))))
		(_sig (_int seg3[6]_i_1_n_0 -1 0 762 (_arch (_uni))))
		(_type (_int ~std_logic_vector{2~downto~0}~ 0 0 (_array -1((_dto i 2 i 0)))))
		(_type (_int ~std_logic_vector{0~to~0}~ 0 0 (_array -1((_to i 0 i 0)))))
		(_type (_int ~std_logic_vector{26~downto~1}~ 0 0 (_array -1((_dto i 26 i 1)))))
		(_type (_int ~std_logic_vector{26~downto~0}~ 0 0 (_array -1((_dto i 26 i 0)))))
		(_type (_int ~std_logic_vector{2~to~2}~ 0 0 (_array -1((_to i 2 i 2)))))
		(_type (_int ~std_logic_vector{7~downto~4}~ 0 0 (_array -1((_dto i 7 i 4)))))
		(_type (_int ~std_logic_vector{7~downto~0}~ 0 0 (_array -1((_dto i 7 i 0)))))
		(_prcs
			(line_17(_arch -1 0 0 ((_alias((seg1_reg[6]_0[0]) (seg1_reg(0)))))))
			(line_18(_arch -1 0 0 ((_alias((seg1_reg[6]_0[1]) (seg1_reg(1)))))))
			(line_19(_arch -1 0 0 ((_alias((seg1_reg[6]_0[2]) (seg1_reg(2)))))))
			(line_20(_arch -1 0 0 ((_alias((seg1_reg[6]_0[3]) (seg1_reg(3)))))))
			(line_21(_arch -1 0 0 ((_alias((seg1_reg[6]_0[4]) (seg1_reg(4)))))))
			(line_22(_arch -1 0 0 ((_alias((seg1_reg[6]_0[5]) (seg1_reg(5)))))))
			(line_23(_arch -1 0 0 ((_alias((seg1_reg[6]_0[6]) (seg1_reg(6)))))))
			(line_24(_arch -1 0 0 ((_alias((seg2_reg[6]_0[0]) (seg2_reg(0)))))))
			(line_25(_arch -1 0 0 ((_alias((seg2_reg[6]_0[1]) (seg2_reg(1)))))))
			(line_26(_arch -1 0 0 ((_alias((seg2_reg[6]_0[2]) (seg2_reg(2)))))))
			(line_27(_arch -1 0 0 ((_alias((seg2_reg[6]_0[3]) (seg2_reg(3)))))))
			(line_28(_arch -1 0 0 ((_alias((seg2_reg[6]_0[4]) (seg2_reg(4)))))))
			(line_29(_arch -1 0 0 ((_alias((seg2_reg[6]_0[5]) (seg2_reg(5)))))))
			(line_30(_arch -1 0 0 ((_alias((seg2_reg[6]_0[6]) (seg2_reg(6)))))))
		))
	(_comp
		(FDPE
			(_object
			(_port (_int C -1 0 7 (_ent (_in ))))
			(_port (_int CE -1 0 7 (_ent (_in ))))
			(_port (_int D -1 0 7 (_ent (_in ))))
			(_port (_int PRE -1 0 7 (_ent (_in ))))
			(_port (_int Q -1 0 7 (_ent (_out ))))))
		(LUT4
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int I3 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(LUT6
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int I3 -1 0 7 (_ent (_in ))))
			(_port (_int I4 -1 0 7 (_ent (_in ))))
			(_port (_int I5 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out )))))))
	(_inst seg0_reg[0] 0 193 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((D) (D(0)))
			 ((PRE) (CLR_IBUF))
			 ((Q) (seg0(0))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst seg0_reg[1] 0 196 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((D) (D(1)))
			 ((PRE) (CLR_IBUF))
			 ((Q) (seg0(1))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst seg0_reg[2] 0 199 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((D) (D(2)))
			 ((PRE) (CLR_IBUF))
			 ((Q) (seg0(2))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst seg0_reg[3] 0 202 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((D) (D(3)))
			 ((PRE) (CLR_IBUF))
			 ((Q) (seg0(3))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst seg0_reg[4] 0 205 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((D) (D(4)))
			 ((PRE) (CLR_IBUF))
			 ((Q) (seg0(4))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst seg0_reg[5] 0 208 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((D) (D(5)))
			 ((PRE) (CLR_IBUF))
			 ((Q) (seg0(5))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst seg0_reg[6] 0 211 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((D) (D(6)))
			 ((PRE) (CLR_IBUF))
			 ((Q) (seg0(6))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst seg1_reg[0] 0 214 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((D) (seg1_reg(0)))
			 ((PRE) (CLR_IBUF))
			 ((Q) (seg1(0))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst seg1_reg[1] 0 217 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((D) (seg1_reg(1)))
			 ((PRE) (CLR_IBUF))
			 ((Q) (seg1(1))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst seg1_reg[2] 0 220 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((D) (seg1_reg(2)))
			 ((PRE) (CLR_IBUF))
			 ((Q) (seg1(2))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst seg1_reg[3] 0 223 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((D) (seg1_reg(3)))
			 ((PRE) (CLR_IBUF))
			 ((Q) (seg1(3))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst seg1_reg[4] 0 226 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((D) (seg1_reg(4)))
			 ((PRE) (CLR_IBUF))
			 ((Q) (seg1(4))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst seg1_reg[5] 0 229 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((D) (seg1_reg(5)))
			 ((PRE) (CLR_IBUF))
			 ((Q) (seg1(5))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst seg1_reg[6] 0 232 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((D) (seg1_reg(6)))
			 ((PRE) (CLR_IBUF))
			 ((Q) (seg1(6))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst seg2_reg[0] 0 235 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((D) (seg2_reg(0)))
			 ((PRE) (CLR_IBUF))
			 ((Q) (seg2(0))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst seg2_reg[1] 0 238 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((D) (seg2_reg(1)))
			 ((PRE) (CLR_IBUF))
			 ((Q) (seg2(1))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst seg2_reg[2] 0 241 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((D) (seg2_reg(2)))
			 ((PRE) (CLR_IBUF))
			 ((Q) (seg2(2))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst seg2_reg[3] 0 244 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((D) (seg2_reg(3)))
			 ((PRE) (CLR_IBUF))
			 ((Q) (seg2(3))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst seg2_reg[4] 0 247 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((D) (seg2_reg(4)))
			 ((PRE) (CLR_IBUF))
			 ((Q) (seg2(4))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst seg2_reg[5] 0 250 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((D) (seg2_reg(5)))
			 ((PRE) (CLR_IBUF))
			 ((Q) (seg2(5))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst seg2_reg[6] 0 253 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((D) (seg2_reg(6)))
			 ((PRE) (CLR_IBUF))
			 ((Q) (seg2(6))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst seg3[0]_i_1 0 256 (_comp LUT4)
		(_port
			 ((I0) (BUS14398(3)))
			 ((I1) (BUS14398(2)))
			 ((I2) (BUS14398(0)))
			 ((I3) (BUS14398(1)))
			 ((O) (seg3[0]_i_1_n_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"aa9c"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg3[1]_i_1 0 260 (_comp LUT4)
		(_port
			 ((I0) (BUS14398(3)))
			 ((I1) (BUS14398(2)))
			 ((I2) (BUS14398(1)))
			 ((I3) (BUS14398(0)))
			 ((O) (seg3[1]_i_1_n_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"ace8"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg3[2]_i_1 0 264 (_comp LUT4)
		(_port
			 ((I0) (BUS14398(3)))
			 ((I1) (BUS14398(0)))
			 ((I2) (BUS14398(1)))
			 ((I3) (BUS14398(2)))
			 ((O) (seg3[2]_i_1_n_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"aab0"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg3[3]_i_1 0 268 (_comp LUT4)
		(_port
			 ((I0) (BUS14398(3)))
			 ((I1) (BUS14398(2)))
			 ((I2) (BUS14398(0)))
			 ((I3) (BUS14398(1)))
			 ((O) (seg3[3]_i_1_n_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"ea9c"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg3[4]_i_1 0 272 (_comp LUT4)
		(_port
			 ((I0) (BUS14398(3)))
			 ((I1) (BUS14398(1)))
			 ((I2) (BUS14398(2)))
			 ((I3) (BUS14398(0)))
			 ((O) (seg3[4]_i_1_n_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"ffb8"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg3[5]_i_1 0 276 (_comp LUT4)
		(_port
			 ((I0) (BUS14398(3)))
			 ((I1) (BUS14398(2)))
			 ((I2) (BUS14398(1)))
			 ((I3) (BUS14398(0)))
			 ((O) (seg3[5]_i_1_n_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"f9b8"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg3[6]_i_1 0 280 (_comp LUT4)
		(_port
			 ((I0) (BUS14398(3)))
			 ((I1) (BUS14398(0)))
			 ((I2) (BUS14398(2)))
			 ((I3) (BUS14398(1)))
			 ((O) (seg3[6]_i_1_n_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"eaa5"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg3_reg[0] 0 283 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((D) (seg3[0]_i_1_n_0))
			 ((PRE) (CLR_IBUF))
			 ((Q) (seg3(0))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst seg3_reg[1] 0 286 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((D) (seg3[1]_i_1_n_0))
			 ((PRE) (CLR_IBUF))
			 ((Q) (seg3(1))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst seg3_reg[2] 0 289 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((D) (seg3[2]_i_1_n_0))
			 ((PRE) (CLR_IBUF))
			 ((Q) (seg3(2))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst seg3_reg[3] 0 292 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((D) (seg3[3]_i_1_n_0))
			 ((PRE) (CLR_IBUF))
			 ((Q) (seg3(3))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst seg3_reg[4] 0 295 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((D) (seg3[4]_i_1_n_0))
			 ((PRE) (CLR_IBUF))
			 ((Q) (seg3(4))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst seg3_reg[5] 0 298 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((D) (seg3[5]_i_1_n_0))
			 ((PRE) (CLR_IBUF))
			 ((Q) (seg3(5))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst seg3_reg[6] 0 301 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((D) (seg3[6]_i_1_n_0))
			 ((PRE) (CLR_IBUF))
			 ((Q) (seg3(6))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst seg_out[0]_i_2 0 304 (_comp LUT6)
		(_port
			 ((I0) (seg3(0)))
			 ((I1) (seg2(0)))
			 ((I2) (counter2(1)))
			 ((I3) (seg1(0)))
			 ((I4) (counter2(0)))
			 ((I5) (seg0(0)))
			 ((O) (seg3_reg[0]_0)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"afa0cfcfafa0c0c0"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst seg_out[1]_i_2 0 307 (_comp LUT6)
		(_port
			 ((I0) (seg3(1)))
			 ((I1) (seg2(1)))
			 ((I2) (counter2(1)))
			 ((I3) (seg1(1)))
			 ((I4) (counter2(0)))
			 ((I5) (seg0(1)))
			 ((O) (seg3_reg[1]_0)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"afa0cfcfafa0c0c0"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst seg_out[2]_i_2 0 310 (_comp LUT6)
		(_port
			 ((I0) (seg3(2)))
			 ((I1) (seg2(2)))
			 ((I2) (counter2(1)))
			 ((I3) (seg1(2)))
			 ((I4) (counter2(0)))
			 ((I5) (seg0(2)))
			 ((O) (seg3_reg[2]_0)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"afa0cfcfafa0c0c0"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst seg_out[3]_i_2 0 313 (_comp LUT6)
		(_port
			 ((I0) (seg3(3)))
			 ((I1) (seg2(3)))
			 ((I2) (counter2(1)))
			 ((I3) (seg1(3)))
			 ((I4) (counter2(0)))
			 ((I5) (seg0(3)))
			 ((O) (seg3_reg[3]_0)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"afa0cfcfafa0c0c0"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst seg_out[4]_i_2 0 316 (_comp LUT6)
		(_port
			 ((I0) (seg3(4)))
			 ((I1) (seg2(4)))
			 ((I2) (counter2(1)))
			 ((I3) (seg1(4)))
			 ((I4) (counter2(0)))
			 ((I5) (seg0(4)))
			 ((O) (seg3_reg[4]_0)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"afa0cfcfafa0c0c0"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst seg_out[5]_i_2 0 319 (_comp LUT6)
		(_port
			 ((I0) (seg3(5)))
			 ((I1) (seg2(5)))
			 ((I2) (counter2(1)))
			 ((I3) (seg1(5)))
			 ((I4) (counter2(0)))
			 ((I5) (seg0(5)))
			 ((O) (seg3_reg[5]_0)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"afa0cfcfafa0c0c0"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst seg_out[6]_i_3 0 322 (_comp LUT6)
		(_port
			 ((I0) (seg3(6)))
			 ((I1) (seg2(6)))
			 ((I2) (counter2(1)))
			 ((I3) (seg1(6)))
			 ((I4) (counter2(0)))
			 ((I5) (seg0(6)))
			 ((O) (seg3_reg[6]_0)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"afa0cfcfafa0c0c0"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O))))))
(_unit EDIF 1.0.4.38 (Decoder_0 0 7 (Decoder_0 0 7))
	(_version vf5)
	(_time 1738117677771 1 1)
	(_source(\./../synthesis/top.edn\))
	(_parameters tan)
	(_code cacec79f9e9d9ddc9cccde909ecdc8cf9cc9cacece)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_ent (_time 1738117677771))
	(_object
		(_type (_ext ~extieee.std_logic_1164.std_logic (1 std_logic)))
		(_type (_int ~std_logic_vector{3~downto~0}~ 0 0 (_array -1((_dto i 3 i 0)))))
		(_port (_int BUS14456 0 0 818 (_ent (_in))))
		(_type (_int ~std_logic_vector{1~downto~0}~ 0 0 (_array -1((_dto i 1 i 0)))))
		(_port (_int counter2 1 0 820 (_ent (_in))))
		(_type (_int ~std_logic_vector{6~downto~0}~ 0 0 (_array -1((_dto i 6 i 0)))))
		(_port (_int D 2 0 819 (_ent (_in))))
		(_sig (_int seg0_reg_n_0_ 2 0 1154 (_arch (_uni))))
		(_port (_int seg1_reg 2 0 821 (_ent (_in))))
		(_sig (_int seg1_reg_n_0_ 2 0 1224 (_arch (_uni))))
		(_port (_int seg2_reg 2 0 822 (_ent (_in))))
		(_sig (_int seg2_reg_n_0_ 2 0 1294 (_arch (_uni))))
		(_sig (_int seg3_reg_n_0_ 2 0 1399 (_arch (_uni))))
		(_port (_int CE_IBUF -1 0 808 (_ent (_in ))))
		(_port (_int CLK_IBUF_BUFG -1 0 809 (_ent (_in ))))
		(_port (_int CLR_IBUF -1 0 810 (_ent (_in ))))
		(_port (_int seg3_reg[0]_0 -1 0 811 (_ent (_out ))))
		(_port (_int seg3_reg[1]_0 -1 0 812 (_ent (_out ))))
		(_port (_int seg3_reg[2]_0 -1 0 813 (_ent (_out ))))
		(_port (_int seg3_reg[3]_0 -1 0 814 (_ent (_out ))))
		(_port (_int seg3_reg[4]_0 -1 0 815 (_ent (_out ))))
		(_port (_int seg3_reg[5]_0 -1 0 816 (_ent (_out ))))
		(_port (_int seg3_reg[6]_0 -1 0 817 (_ent (_out ))))
		(_sig (_int BUS14456[0] -1 0 957 (_arch (_uni))))
		(_sig (_int BUS14456[1] -1 0 968 (_arch (_uni))))
		(_sig (_int BUS14456[2] -1 0 979 (_arch (_uni))))
		(_sig (_int BUS14456[3] -1 0 990 (_arch (_uni))))
		(_sig (_int counter2[0] -1 0 1132 (_arch (_uni))))
		(_sig (_int counter2[1] -1 0 1143 (_arch (_uni))))
		(_sig (_int D[0] -1 0 1097 (_arch (_uni))))
		(_sig (_int D[1] -1 0 1102 (_arch (_uni))))
		(_sig (_int D[2] -1 0 1107 (_arch (_uni))))
		(_sig (_int D[3] -1 0 1112 (_arch (_uni))))
		(_sig (_int D[4] -1 0 1117 (_arch (_uni))))
		(_sig (_int D[5] -1 0 1122 (_arch (_uni))))
		(_sig (_int D[6] -1 0 1127 (_arch (_uni))))
		(_sig (_int seg1_reg[6]_0[0] -1 0 1189 (_arch (_uni))))
		(_sig (_int seg1_reg[6]_0[1] -1 0 1194 (_arch (_uni))))
		(_sig (_int seg1_reg[6]_0[2] -1 0 1199 (_arch (_uni))))
		(_sig (_int seg1_reg[6]_0[3] -1 0 1204 (_arch (_uni))))
		(_sig (_int seg1_reg[6]_0[4] -1 0 1209 (_arch (_uni))))
		(_sig (_int seg1_reg[6]_0[5] -1 0 1214 (_arch (_uni))))
		(_sig (_int seg1_reg[6]_0[6] -1 0 1219 (_arch (_uni))))
		(_sig (_int seg2_reg[6]_0[0] -1 0 1259 (_arch (_uni))))
		(_sig (_int seg2_reg[6]_0[1] -1 0 1264 (_arch (_uni))))
		(_sig (_int seg2_reg[6]_0[2] -1 0 1269 (_arch (_uni))))
		(_sig (_int seg2_reg[6]_0[3] -1 0 1274 (_arch (_uni))))
		(_sig (_int seg2_reg[6]_0[4] -1 0 1279 (_arch (_uni))))
		(_sig (_int seg2_reg[6]_0[5] -1 0 1284 (_arch (_uni))))
		(_sig (_int seg2_reg[6]_0[6] -1 0 1289 (_arch (_uni))))
		(_sig (_int seg3[0]_i_1_n_0 -1 0 1329 (_arch (_uni))))
		(_sig (_int seg3[1]_i_1_n_0 -1 0 1334 (_arch (_uni))))
		(_sig (_int seg3[2]_i_1_n_0 -1 0 1339 (_arch (_uni))))
		(_sig (_int seg3[3]_i_1_n_0 -1 0 1344 (_arch (_uni))))
		(_sig (_int seg3[4]_i_1_n_0 -1 0 1349 (_arch (_uni))))
		(_sig (_int seg3[5]_i_1_n_0 -1 0 1354 (_arch (_uni))))
		(_sig (_int seg3[6]_i_1_n_0 -1 0 1359 (_arch (_uni))))
		(_type (_int ~std_logic_vector{2~downto~0}~ 0 0 (_array -1((_dto i 2 i 0)))))
		(_type (_int ~std_logic_vector{0~to~0}~ 0 0 (_array -1((_to i 0 i 0)))))
		(_type (_int ~std_logic_vector{26~downto~1}~ 0 0 (_array -1((_dto i 26 i 1)))))
		(_type (_int ~std_logic_vector{26~downto~0}~ 0 0 (_array -1((_dto i 26 i 0)))))
		(_type (_int ~std_logic_vector{2~to~2}~ 0 0 (_array -1((_to i 2 i 2)))))
		(_type (_int ~std_logic_vector{7~downto~4}~ 0 0 (_array -1((_dto i 7 i 4)))))
		(_type (_int ~std_logic_vector{7~downto~0}~ 0 0 (_array -1((_dto i 7 i 0)))))
		(_prcs
			(line_17(_arch -1 0 0 ((_alias((seg1_reg[6]_0[0]) (seg1_reg(0)))))))
			(line_18(_arch -1 0 0 ((_alias((seg1_reg[6]_0[1]) (seg1_reg(1)))))))
			(line_19(_arch -1 0 0 ((_alias((seg1_reg[6]_0[2]) (seg1_reg(2)))))))
			(line_20(_arch -1 0 0 ((_alias((seg1_reg[6]_0[3]) (seg1_reg(3)))))))
			(line_21(_arch -1 0 0 ((_alias((seg1_reg[6]_0[4]) (seg1_reg(4)))))))
			(line_22(_arch -1 0 0 ((_alias((seg1_reg[6]_0[5]) (seg1_reg(5)))))))
			(line_23(_arch -1 0 0 ((_alias((seg1_reg[6]_0[6]) (seg1_reg(6)))))))
			(line_24(_arch -1 0 0 ((_alias((seg2_reg[6]_0[0]) (seg2_reg(0)))))))
			(line_25(_arch -1 0 0 ((_alias((seg2_reg[6]_0[1]) (seg2_reg(1)))))))
			(line_26(_arch -1 0 0 ((_alias((seg2_reg[6]_0[2]) (seg2_reg(2)))))))
			(line_27(_arch -1 0 0 ((_alias((seg2_reg[6]_0[3]) (seg2_reg(3)))))))
			(line_28(_arch -1 0 0 ((_alias((seg2_reg[6]_0[4]) (seg2_reg(4)))))))
			(line_29(_arch -1 0 0 ((_alias((seg2_reg[6]_0[5]) (seg2_reg(5)))))))
			(line_30(_arch -1 0 0 ((_alias((seg2_reg[6]_0[6]) (seg2_reg(6)))))))
		))
	(_comp
		(FDPE
			(_object
			(_port (_int C -1 0 7 (_ent (_in ))))
			(_port (_int CE -1 0 7 (_ent (_in ))))
			(_port (_int D -1 0 7 (_ent (_in ))))
			(_port (_int PRE -1 0 7 (_ent (_in ))))
			(_port (_int Q -1 0 7 (_ent (_out ))))))
		(LUT4
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int I3 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(LUT6
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int I3 -1 0 7 (_ent (_in ))))
			(_port (_int I4 -1 0 7 (_ent (_in ))))
			(_port (_int I5 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out )))))))
	(_inst seg0_reg[0] 0 825 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((D) (D(0)))
			 ((PRE) (CLR_IBUF))
			 ((Q) (seg0_reg_n_0_(0))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst seg0_reg[1] 0 828 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((D) (D(1)))
			 ((PRE) (CLR_IBUF))
			 ((Q) (seg0_reg_n_0_(1))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst seg0_reg[2] 0 831 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((D) (D(2)))
			 ((PRE) (CLR_IBUF))
			 ((Q) (seg0_reg_n_0_(2))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst seg0_reg[3] 0 834 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((D) (D(3)))
			 ((PRE) (CLR_IBUF))
			 ((Q) (seg0_reg_n_0_(3))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst seg0_reg[4] 0 837 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((D) (D(4)))
			 ((PRE) (CLR_IBUF))
			 ((Q) (seg0_reg_n_0_(4))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst seg0_reg[5] 0 840 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((D) (D(5)))
			 ((PRE) (CLR_IBUF))
			 ((Q) (seg0_reg_n_0_(5))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst seg0_reg[6] 0 843 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((D) (D(6)))
			 ((PRE) (CLR_IBUF))
			 ((Q) (seg0_reg_n_0_(6))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst seg1_reg[0] 0 846 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((D) (seg1_reg(0)))
			 ((PRE) (CLR_IBUF))
			 ((Q) (seg1_reg_n_0_(0))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst seg1_reg[1] 0 849 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((D) (seg1_reg(1)))
			 ((PRE) (CLR_IBUF))
			 ((Q) (seg1_reg_n_0_(1))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst seg1_reg[2] 0 852 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((D) (seg1_reg(2)))
			 ((PRE) (CLR_IBUF))
			 ((Q) (seg1_reg_n_0_(2))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst seg1_reg[3] 0 855 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((D) (seg1_reg(3)))
			 ((PRE) (CLR_IBUF))
			 ((Q) (seg1_reg_n_0_(3))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst seg1_reg[4] 0 858 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((D) (seg1_reg(4)))
			 ((PRE) (CLR_IBUF))
			 ((Q) (seg1_reg_n_0_(4))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst seg1_reg[5] 0 861 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((D) (seg1_reg(5)))
			 ((PRE) (CLR_IBUF))
			 ((Q) (seg1_reg_n_0_(5))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst seg1_reg[6] 0 864 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((D) (seg1_reg(6)))
			 ((PRE) (CLR_IBUF))
			 ((Q) (seg1_reg_n_0_(6))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst seg2_reg[0] 0 867 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((D) (seg2_reg(0)))
			 ((PRE) (CLR_IBUF))
			 ((Q) (seg2_reg_n_0_(0))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst seg2_reg[1] 0 870 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((D) (seg2_reg(1)))
			 ((PRE) (CLR_IBUF))
			 ((Q) (seg2_reg_n_0_(1))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst seg2_reg[2] 0 873 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((D) (seg2_reg(2)))
			 ((PRE) (CLR_IBUF))
			 ((Q) (seg2_reg_n_0_(2))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst seg2_reg[3] 0 876 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((D) (seg2_reg(3)))
			 ((PRE) (CLR_IBUF))
			 ((Q) (seg2_reg_n_0_(3))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst seg2_reg[4] 0 879 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((D) (seg2_reg(4)))
			 ((PRE) (CLR_IBUF))
			 ((Q) (seg2_reg_n_0_(4))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst seg2_reg[5] 0 882 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((D) (seg2_reg(5)))
			 ((PRE) (CLR_IBUF))
			 ((Q) (seg2_reg_n_0_(5))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst seg2_reg[6] 0 885 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((D) (seg2_reg(6)))
			 ((PRE) (CLR_IBUF))
			 ((Q) (seg2_reg_n_0_(6))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst seg3[0]_i_1 0 888 (_comp LUT4)
		(_port
			 ((I0) (BUS14456(3)))
			 ((I1) (BUS14456(2)))
			 ((I2) (BUS14456(0)))
			 ((I3) (BUS14456(1)))
			 ((O) (seg3[0]_i_1_n_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"aa9c"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg3[1]_i_1 0 892 (_comp LUT4)
		(_port
			 ((I0) (BUS14456(3)))
			 ((I1) (BUS14456(2)))
			 ((I2) (BUS14456(1)))
			 ((I3) (BUS14456(0)))
			 ((O) (seg3[1]_i_1_n_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"ace8"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg3[2]_i_1 0 896 (_comp LUT4)
		(_port
			 ((I0) (BUS14456(3)))
			 ((I1) (BUS14456(0)))
			 ((I2) (BUS14456(1)))
			 ((I3) (BUS14456(2)))
			 ((O) (seg3[2]_i_1_n_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"aab0"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg3[3]_i_1 0 900 (_comp LUT4)
		(_port
			 ((I0) (BUS14456(3)))
			 ((I1) (BUS14456(2)))
			 ((I2) (BUS14456(0)))
			 ((I3) (BUS14456(1)))
			 ((O) (seg3[3]_i_1_n_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"ea9c"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg3[4]_i_1 0 904 (_comp LUT4)
		(_port
			 ((I0) (BUS14456(3)))
			 ((I1) (BUS14456(1)))
			 ((I2) (BUS14456(2)))
			 ((I3) (BUS14456(0)))
			 ((O) (seg3[4]_i_1_n_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"ffb8"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg3[5]_i_1 0 908 (_comp LUT4)
		(_port
			 ((I0) (BUS14456(3)))
			 ((I1) (BUS14456(2)))
			 ((I2) (BUS14456(1)))
			 ((I3) (BUS14456(0)))
			 ((O) (seg3[5]_i_1_n_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"f9b8"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg3[6]_i_1 0 912 (_comp LUT4)
		(_port
			 ((I0) (BUS14456(3)))
			 ((I1) (BUS14456(0)))
			 ((I2) (BUS14456(2)))
			 ((I3) (BUS14456(1)))
			 ((O) (seg3[6]_i_1_n_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"eaa5"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst seg3_reg[0] 0 915 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((D) (seg3[0]_i_1_n_0))
			 ((PRE) (CLR_IBUF))
			 ((Q) (seg3_reg_n_0_(0))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst seg3_reg[1] 0 918 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((D) (seg3[1]_i_1_n_0))
			 ((PRE) (CLR_IBUF))
			 ((Q) (seg3_reg_n_0_(1))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst seg3_reg[2] 0 921 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((D) (seg3[2]_i_1_n_0))
			 ((PRE) (CLR_IBUF))
			 ((Q) (seg3_reg_n_0_(2))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst seg3_reg[3] 0 924 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((D) (seg3[3]_i_1_n_0))
			 ((PRE) (CLR_IBUF))
			 ((Q) (seg3_reg_n_0_(3))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst seg3_reg[4] 0 927 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((D) (seg3[4]_i_1_n_0))
			 ((PRE) (CLR_IBUF))
			 ((Q) (seg3_reg_n_0_(4))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst seg3_reg[5] 0 930 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((D) (seg3[5]_i_1_n_0))
			 ((PRE) (CLR_IBUF))
			 ((Q) (seg3_reg_n_0_(5))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst seg3_reg[6] 0 933 (_comp FDPE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((D) (seg3[6]_i_1_n_0))
			 ((PRE) (CLR_IBUF))
			 ((Q) (seg3_reg_n_0_(6))))
		(_use (_ent hdi_primitives FDPE)
			(_gen
				((INIT) ((i 1))))
			(_port
				((C) (C))
				((CE) (CE))
				((D) (D))
				((PRE) (PRE))
				((Q) (Q)))))
	(_inst seg_out[0]_i_3 0 936 (_comp LUT6)
		(_port
			 ((I0) (seg3_reg_n_0_(0)))
			 ((I1) (seg2_reg_n_0_(0)))
			 ((I2) (counter2(1)))
			 ((I3) (seg1_reg_n_0_(0)))
			 ((I4) (counter2(0)))
			 ((I5) (seg0_reg_n_0_(0)))
			 ((O) (seg3_reg[0]_0)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"afa0cfcfafa0c0c0"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst seg_out[1]_i_3 0 939 (_comp LUT6)
		(_port
			 ((I0) (seg3_reg_n_0_(1)))
			 ((I1) (seg2_reg_n_0_(1)))
			 ((I2) (counter2(1)))
			 ((I3) (seg1_reg_n_0_(1)))
			 ((I4) (counter2(0)))
			 ((I5) (seg0_reg_n_0_(1)))
			 ((O) (seg3_reg[1]_0)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"afa0cfcfafa0c0c0"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst seg_out[2]_i_3 0 942 (_comp LUT6)
		(_port
			 ((I0) (seg3_reg_n_0_(2)))
			 ((I1) (seg2_reg_n_0_(2)))
			 ((I2) (counter2(1)))
			 ((I3) (seg1_reg_n_0_(2)))
			 ((I4) (counter2(0)))
			 ((I5) (seg0_reg_n_0_(2)))
			 ((O) (seg3_reg[2]_0)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"afa0cfcfafa0c0c0"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst seg_out[3]_i_3 0 945 (_comp LUT6)
		(_port
			 ((I0) (seg3_reg_n_0_(3)))
			 ((I1) (seg2_reg_n_0_(3)))
			 ((I2) (counter2(1)))
			 ((I3) (seg1_reg_n_0_(3)))
			 ((I4) (counter2(0)))
			 ((I5) (seg0_reg_n_0_(3)))
			 ((O) (seg3_reg[3]_0)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"afa0cfcfafa0c0c0"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst seg_out[4]_i_3 0 948 (_comp LUT6)
		(_port
			 ((I0) (seg3_reg_n_0_(4)))
			 ((I1) (seg2_reg_n_0_(4)))
			 ((I2) (counter2(1)))
			 ((I3) (seg1_reg_n_0_(4)))
			 ((I4) (counter2(0)))
			 ((I5) (seg0_reg_n_0_(4)))
			 ((O) (seg3_reg[4]_0)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"afa0cfcfafa0c0c0"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst seg_out[5]_i_3 0 951 (_comp LUT6)
		(_port
			 ((I0) (seg3_reg_n_0_(5)))
			 ((I1) (seg2_reg_n_0_(5)))
			 ((I2) (counter2(1)))
			 ((I3) (seg1_reg_n_0_(5)))
			 ((I4) (counter2(0)))
			 ((I5) (seg0_reg_n_0_(5)))
			 ((O) (seg3_reg[5]_0)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"afa0cfcfafa0c0c0"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst seg_out[6]_i_4 0 954 (_comp LUT6)
		(_port
			 ((I0) (seg3_reg_n_0_(6)))
			 ((I1) (seg2_reg_n_0_(6)))
			 ((I2) (counter2(1)))
			 ((I3) (seg1_reg_n_0_(6)))
			 ((I4) (counter2(0)))
			 ((I5) (seg0_reg_n_0_(6)))
			 ((O) (seg3_reg[6]_0)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"afa0cfcfafa0c0c0"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O))))))
(_unit EDIF 1.0.4.38 (Minute_counter 0 7 (Minute_counter 0 7))
	(_version vf5)
	(_time 1738117677771 1 1)
	(_source(\./../synthesis/top.edn\))
	(_parameters tan)
	(_code cace979f929dcbddcfcdde909ecf9cccc9cc9ccdcf)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_ent (_time 1738117677771))
	(_object
		(_type (_ext ~extieee.std_logic_1164.std_logic (1 std_logic)))
		(_type (_int ~std_logic_vector{1~downto~0}~ 0 0 (_array -1((_dto i 1 i 0)))))
		(_port (_int BUS14456 0 0 3754 (_ent (_out))))
		(_type (_int ~std_logic_vector{0~to~0}~ 0 0 (_array -1((_to i 0 i 0)))))
		(_port (_int COUNT_reg 1 0 3749 (_ent (_out))))
		(_port (_int CLK_IBUF_BUFG -1 0 3747 (_ent (_in ))))
		(_port (_int CLR_IBUF -1 0 3748 (_ent (_in ))))
		(_port (_int COUNT_reg[0]_0 -1 0 3750 (_ent (_out ))))
		(_port (_int COUNT_reg[0]_1 -1 0 3751 (_ent (_in ))))
		(_port (_int COUNT_reg[0]_2 -1 0 3752 (_ent (_in ))))
		(_port (_int COUNT_reg[1]_0 -1 0 3753 (_ent (_out ))))
		(_sig (_int BUS14456[0] -1 0 3760 (_arch (_uni))))
		(_sig (_int BUS14456[1] -1 0 3765 (_arch (_uni))))
		(_sig (_int COUNT_reg[1][0] -1 0 3802 (_arch (_uni))))
		(_sig (_int COUNT_reg[1][1] -1 0 3807 (_arch (_uni))))
		(_sig (_int COUNT_reg[1][2] -1 0 3812 (_arch (_uni))))
		(_sig (_int COUNT_reg[1][3] -1 0 3817 (_arch (_uni))))
		(_sig (_int COUNT_reg[1][4] -1 0 3822 (_arch (_uni))))
		(_sig (_int COUNT_reg[1][5] -1 0 3827 (_arch (_uni))))
		(_sig (_int COUNT_reg[1][6] -1 0 3832 (_arch (_uni))))
		(_type (_int ~std_logic_vector{3~downto~0}~ 0 0 (_array -1((_dto i 3 i 0)))))
		(_type (_int ~std_logic_vector{2~downto~0}~ 0 0 (_array -1((_dto i 2 i 0)))))
		(_type (_int ~std_logic_vector{6~downto~0}~ 0 0 (_array -1((_dto i 6 i 0)))))
		(_type (_int ~std_logic_vector{26~downto~1}~ 0 0 (_array -1((_dto i 26 i 1)))))
		(_type (_int ~std_logic_vector{26~downto~0}~ 0 0 (_array -1((_dto i 26 i 0)))))
		(_type (_int ~std_logic_vector{2~to~2}~ 0 0 (_array -1((_to i 2 i 2)))))
		(_type (_int ~std_logic_vector{7~downto~4}~ 0 0 (_array -1((_dto i 7 i 4)))))
		(_type (_int ~std_logic_vector{7~downto~0}~ 0 0 (_array -1((_dto i 7 i 0)))))
		(_prcs
			(line_9(_arch -1 0 0 ((_alias((COUNT_reg(-5)) (COUNT_reg[1][0]))))))
			(line_10(_arch -1 0 0 ((_alias((COUNT_reg(-4)) (COUNT_reg[1][1]))))))
			(line_11(_arch -1 0 0 ((_alias((COUNT_reg(-3)) (COUNT_reg[1][2]))))))
			(line_12(_arch -1 0 0 ((_alias((COUNT_reg(-2)) (COUNT_reg[1][3]))))))
			(line_13(_arch -1 0 0 ((_alias((COUNT_reg(-1)) (COUNT_reg[1][4]))))))
			(line_14(_arch -1 0 0 ((_alias((COUNT_reg(0)) (COUNT_reg[1][5]))))))
			(line_15(_arch -1 0 0 ((_alias((COUNT_reg(1)) (COUNT_reg[1][6]))))))
		))
	(_comp
		(Counter_3
			(_object
			(_port (_int BUS14456 0 0 0 (_ent (_out))))
			(_port (_int CLK_IBUF_BUFG -1 0 7 (_ent (_in ))))
			(_port (_int CLR_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[0]_0 -1 0 7 (_ent (_out ))))
			(_port (_int COUNT_reg[0]_1 -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[1]_0 -1 0 7 (_ent (_out ))))))
		(Counter_4
			(_object
			(_port (_int CLK_IBUF_BUFG -1 0 7 (_ent (_in ))))
			(_port (_int CLR_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[0]_0 -1 0 7 (_ent (_out ))))
			(_port (_int COUNT_reg[0]_1 -1 0 7 (_ent (_in )))))))
	(_inst tens_min 0 3758 (_comp Counter_3)
		(_port
			 ((BUS14456(0)) (BUS14456(0)))
			 ((BUS14456(1)) (BUS14456(1)))
			 ((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
			 ((CLR_IBUF) (CLR_IBUF))
			 ((COUNT_reg[0]_0) (COUNT_reg[0]_0))
			 ((COUNT_reg[0]_1) (COUNT_reg[0]_2))
			 ((COUNT_reg[1]_0) (COUNT_reg[1]_0)))
		(_use (_ent . Counter_3)
			(_port
				((BUS14456) (BUS14456))
				((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
				((CLR_IBUF) (CLR_IBUF))
				((COUNT_reg[0]_0) (COUNT_reg[0]_0))
				((COUNT_reg[0]_1) (COUNT_reg[0]_1))
				((COUNT_reg[1]_0) (COUNT_reg[1]_0)))))
	(_inst unit_min 0 3759 (_comp Counter_4)
		(_port
			 ((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
			 ((CLR_IBUF) (CLR_IBUF))
			 ((COUNT_reg[0]_0) (COUNT_reg(0)))
			 ((COUNT_reg[0]_1) (COUNT_reg[0]_1))
			 ((COUNT_reg[1]_0[6:0]) (COUNT_reg[1][6:0]))
			 ((COUNT_reg[1]_0[6:0]) (COUNT_reg[1][6:0]))
			 ((COUNT_reg[1]_0[6:0]) (COUNT_reg[1][6:0]))
			 ((COUNT_reg[1]_0[6:0]) (COUNT_reg[1][6:0]))
			 ((COUNT_reg[1]_0[6:0]) (COUNT_reg[1][6:0]))
			 ((COUNT_reg[1]_0[6:0]) (COUNT_reg[1][6:0]))
			 ((COUNT_reg[1]_0[6:0]) (COUNT_reg[1][6:0])))
		(_use (_ent . Counter_4)
			(_port
				((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
				((CLR_IBUF) (CLR_IBUF))
				((COUNT_reg[0]_0) (COUNT_reg[0]_0))
				((COUNT_reg[0]_1) (COUNT_reg[0]_1))))))
(_unit EDIF 1.0.4.38 (Minute_counter_5 0 7 (Minute_counter_5 0 7))
	(_version vf5)
	(_time 1738117677771 1 1)
	(_source(\./../synthesis/top.edn\))
	(_parameters tan)
	(_code cace979f929dcbddcfcdde909ecf9cccc9cc9ccdcf)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_ent (_time 1738117677771))
	(_object
		(_type (_ext ~extieee.std_logic_1164.std_logic (1 std_logic)))
		(_type (_int ~std_logic_vector{1~downto~0}~ 0 0 (_array -1((_dto i 1 i 0)))))
		(_port (_int BUS14398 0 0 2383 (_ent (_out))))
		(_type (_int ~std_logic_vector{0~to~0}~ 0 0 (_array -1((_to i 0 i 0)))))
		(_port (_int COUNT_reg 1 0 2378 (_ent (_out))))
		(_port (_int CLK_IBUF_BUFG -1 0 2376 (_ent (_in ))))
		(_port (_int CLR_IBUF -1 0 2377 (_ent (_in ))))
		(_port (_int COUNT_reg[0]_0 -1 0 2379 (_ent (_out ))))
		(_port (_int COUNT_reg[0]_1 -1 0 2380 (_ent (_in ))))
		(_port (_int COUNT_reg[0]_2 -1 0 2381 (_ent (_in ))))
		(_port (_int COUNT_reg[1]_0 -1 0 2382 (_ent (_out ))))
		(_sig (_int BUS14398[0] -1 0 2389 (_arch (_uni))))
		(_sig (_int BUS14398[1] -1 0 2394 (_arch (_uni))))
		(_sig (_int COUNT_reg[1][0] -1 0 2431 (_arch (_uni))))
		(_sig (_int COUNT_reg[1][1] -1 0 2436 (_arch (_uni))))
		(_sig (_int COUNT_reg[1][2] -1 0 2441 (_arch (_uni))))
		(_sig (_int COUNT_reg[1][3] -1 0 2446 (_arch (_uni))))
		(_sig (_int COUNT_reg[1][4] -1 0 2451 (_arch (_uni))))
		(_sig (_int COUNT_reg[1][5] -1 0 2456 (_arch (_uni))))
		(_sig (_int COUNT_reg[1][6] -1 0 2461 (_arch (_uni))))
		(_type (_int ~std_logic_vector{3~downto~0}~ 0 0 (_array -1((_dto i 3 i 0)))))
		(_type (_int ~std_logic_vector{2~downto~0}~ 0 0 (_array -1((_dto i 2 i 0)))))
		(_type (_int ~std_logic_vector{6~downto~0}~ 0 0 (_array -1((_dto i 6 i 0)))))
		(_type (_int ~std_logic_vector{26~downto~1}~ 0 0 (_array -1((_dto i 26 i 1)))))
		(_type (_int ~std_logic_vector{26~downto~0}~ 0 0 (_array -1((_dto i 26 i 0)))))
		(_type (_int ~std_logic_vector{2~to~2}~ 0 0 (_array -1((_to i 2 i 2)))))
		(_type (_int ~std_logic_vector{7~downto~4}~ 0 0 (_array -1((_dto i 7 i 4)))))
		(_type (_int ~std_logic_vector{7~downto~0}~ 0 0 (_array -1((_dto i 7 i 0)))))
		(_prcs
			(line_9(_arch -1 0 0 ((_alias((COUNT_reg(-5)) (COUNT_reg[1][0]))))))
			(line_10(_arch -1 0 0 ((_alias((COUNT_reg(-4)) (COUNT_reg[1][1]))))))
			(line_11(_arch -1 0 0 ((_alias((COUNT_reg(-3)) (COUNT_reg[1][2]))))))
			(line_12(_arch -1 0 0 ((_alias((COUNT_reg(-2)) (COUNT_reg[1][3]))))))
			(line_13(_arch -1 0 0 ((_alias((COUNT_reg(-1)) (COUNT_reg[1][4]))))))
			(line_14(_arch -1 0 0 ((_alias((COUNT_reg(0)) (COUNT_reg[1][5]))))))
			(line_15(_arch -1 0 0 ((_alias((COUNT_reg(1)) (COUNT_reg[1][6]))))))
		))
	(_comp
		(Counter_9
			(_object
			(_port (_int BUS14398 0 0 0 (_ent (_out))))
			(_port (_int CLK_IBUF_BUFG -1 0 7 (_ent (_in ))))
			(_port (_int CLR_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[0]_0 -1 0 7 (_ent (_out ))))
			(_port (_int COUNT_reg[0]_1 -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[1]_0 -1 0 7 (_ent (_out ))))))
		(Counter_10
			(_object
			(_port (_int CLK_IBUF_BUFG -1 0 7 (_ent (_in ))))
			(_port (_int CLR_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[0]_0 -1 0 7 (_ent (_out ))))
			(_port (_int COUNT_reg[0]_1 -1 0 7 (_ent (_in )))))))
	(_inst tens_min 0 2387 (_comp Counter_9)
		(_port
			 ((BUS14398(0)) (BUS14398(0)))
			 ((BUS14398(1)) (BUS14398(1)))
			 ((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
			 ((CLR_IBUF) (CLR_IBUF))
			 ((COUNT_reg[0]_0) (COUNT_reg[0]_0))
			 ((COUNT_reg[0]_1) (COUNT_reg[0]_2))
			 ((COUNT_reg[1]_0) (COUNT_reg[1]_0)))
		(_use (_ent . Counter_9)
			(_port
				((BUS14398) (BUS14398))
				((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
				((CLR_IBUF) (CLR_IBUF))
				((COUNT_reg[0]_0) (COUNT_reg[0]_0))
				((COUNT_reg[0]_1) (COUNT_reg[0]_1))
				((COUNT_reg[1]_0) (COUNT_reg[1]_0)))))
	(_inst unit_min 0 2388 (_comp Counter_10)
		(_port
			 ((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
			 ((CLR_IBUF) (CLR_IBUF))
			 ((COUNT_reg[0]_0) (COUNT_reg(0)))
			 ((COUNT_reg[0]_1) (COUNT_reg[0]_1))
			 ((COUNT_reg[1]_0[6:0]) (COUNT_reg[1][6:0]))
			 ((COUNT_reg[1]_0[6:0]) (COUNT_reg[1][6:0]))
			 ((COUNT_reg[1]_0[6:0]) (COUNT_reg[1][6:0]))
			 ((COUNT_reg[1]_0[6:0]) (COUNT_reg[1][6:0]))
			 ((COUNT_reg[1]_0[6:0]) (COUNT_reg[1][6:0]))
			 ((COUNT_reg[1]_0[6:0]) (COUNT_reg[1][6:0]))
			 ((COUNT_reg[1]_0[6:0]) (COUNT_reg[1][6:0])))
		(_use (_ent . Counter_10)
			(_port
				((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
				((CLR_IBUF) (CLR_IBUF))
				((COUNT_reg[0]_0) (COUNT_reg[0]_0))
				((COUNT_reg[0]_1) (COUNT_reg[0]_1))))))
(_unit EDIF 1.0.4.38 (Prescaler 0 7 (Prescaler 0 7))
	(_version vf5)
	(_time 1738117677771 1 1)
	(_source(\./../synthesis/top.edn\))
	(_parameters tan)
	(_code cacfc39e999d9bddc9ccd9909acc99cccfcdc8cfca)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_ent (_time 1738117677771))
	(_object
		(_type (_ext ~extieee.std_logic_1164.std_logic (1 std_logic)))
		(_type (_int ~std_logic_vector{0~to~0}~ 0 0 (_array -1((_to i 0 i 0)))))
		(_port (_int COUNT_reg 0 0 4863 (_ent (_in))))
		(_type (_int ~std_logic_vector{26~downto~1}~ 0 0 (_array -1((_dto i 26 i 1)))))
		(_sig (_int data0 1 0 5917 (_arch (_uni))))
		(_type (_int ~std_logic_vector{26~downto~0}~ 0 0 (_array -1((_dto i 26 i 0)))))
		(_sig (_int Divider 2 0 5445 (_arch (_uni))))
		(_sig (_int Divider_reg_n_0_ 2 0 5696 (_arch (_uni))))
		(_port (_int CE_IBUF -1 0 4860 (_ent (_in ))))
		(_port (_int CLK_IBUF_BUFG -1 0 4861 (_ent (_in ))))
		(_port (_int CLR_IBUF -1 0 4862 (_ent (_in ))))
		(_port (_int COUNT_reg[0]_0 -1 0 4864 (_ent (_in ))))
		(_port (_int COUNT_reg[0]_1 -1 0 4865 (_ent (_in ))))
		(_port (_int COUNT_reg[0]_2 -1 0 4866 (_ent (_in ))))
		(_port (_int Divider_reg[10]_0 -1 0 4867 (_ent (_out ))))
		(_port (_int Divider_reg[14]_0 -1 0 4868 (_ent (_out ))))
		(_port (_int Divider_reg[6]_0 -1 0 4869 (_ent (_out ))))
		(_port (_int Divider_reg[7]_0 -1 0 4870 (_ent (_out ))))
		(_port (_int En1_reg -1 0 4873 (_ent (_out ))))
		(_port (_int En2_reg -1 0 4874 (_ent (_out ))))
		(_port (_int ENABLE1 -1 0 4871 (_ent (_in ))))
		(_port (_int ENABLE2 -1 0 4872 (_ent (_in ))))
		(_port (_int NET7768 -1 0 4875 (_ent (_in ))))
		(_port (_int NET7776 -1 0 4876 (_ent (_in ))))
		(_port (_int NET7780 -1 0 4877 (_ent (_in ))))
		(_port (_int NET7784 -1 0 4878 (_ent (_in ))))
		(_port (_int NET7800 -1 0 4879 (_ent (_in ))))
		(_port (_int NET7808 -1 0 4880 (_ent (_in ))))
		(_port (_int r_D3_reg -1 0 4881 (_ent (_out ))))
		(_port (_int r_D4_reg -1 0 4882 (_ent (_out ))))
		(_port (_int r_D7_reg -1 0 4883 (_ent (_out ))))
		(_port (_int r_D8_reg -1 0 4884 (_ent (_out ))))
		(_sig (_int <const0> -1 0 5147 (_arch (_uni))))
		(_sig (_int COUNT[2]_i_5_n_0 -1 0 5287 (_arch (_uni))))
		(_sig (_int COUNT[2]_i_6_n_0 -1 0 5292 (_arch (_uni))))
		(_sig (_int COUNT[3]_i_6_n_0 -1 0 5297 (_arch (_uni))))
		(_sig (_int COUNT[3]_i_7_n_0 -1 0 5302 (_arch (_uni))))
		(_sig (_int COUNT[3]_i_8_n_0 -1 0 5307 (_arch (_uni))))
		(_sig (_int COUNT[3]_i_9_n_0 -1 0 5313 (_arch (_uni))))
		(_sig (_int Divider0_carry__0_n_0 -1 0 5339 (_arch (_uni))))
		(_sig (_int Divider0_carry__0_n_1 -1 0 5344 (_arch (_uni))))
		(_sig (_int Divider0_carry__0_n_2 -1 0 5348 (_arch (_uni))))
		(_sig (_int Divider0_carry__0_n_3 -1 0 5352 (_arch (_uni))))
		(_sig (_int Divider0_carry__1_n_0 -1 0 5356 (_arch (_uni))))
		(_sig (_int Divider0_carry__1_n_1 -1 0 5361 (_arch (_uni))))
		(_sig (_int Divider0_carry__1_n_2 -1 0 5365 (_arch (_uni))))
		(_sig (_int Divider0_carry__1_n_3 -1 0 5369 (_arch (_uni))))
		(_sig (_int Divider0_carry__2_n_0 -1 0 5373 (_arch (_uni))))
		(_sig (_int Divider0_carry__2_n_1 -1 0 5378 (_arch (_uni))))
		(_sig (_int Divider0_carry__2_n_2 -1 0 5382 (_arch (_uni))))
		(_sig (_int Divider0_carry__2_n_3 -1 0 5386 (_arch (_uni))))
		(_sig (_int Divider0_carry__3_n_0 -1 0 5390 (_arch (_uni))))
		(_sig (_int Divider0_carry__3_n_1 -1 0 5395 (_arch (_uni))))
		(_sig (_int Divider0_carry__3_n_2 -1 0 5399 (_arch (_uni))))
		(_sig (_int Divider0_carry__3_n_3 -1 0 5403 (_arch (_uni))))
		(_sig (_int Divider0_carry__4_n_0 -1 0 5407 (_arch (_uni))))
		(_sig (_int Divider0_carry__4_n_1 -1 0 5412 (_arch (_uni))))
		(_sig (_int Divider0_carry__4_n_2 -1 0 5416 (_arch (_uni))))
		(_sig (_int Divider0_carry__4_n_3 -1 0 5420 (_arch (_uni))))
		(_sig (_int Divider0_carry__5_n_3 -1 0 5424 (_arch (_uni))))
		(_sig (_int Divider0_carry_n_0 -1 0 5428 (_arch (_uni))))
		(_sig (_int Divider0_carry_n_1 -1 0 5433 (_arch (_uni))))
		(_sig (_int Divider0_carry_n_2 -1 0 5437 (_arch (_uni))))
		(_sig (_int Divider0_carry_n_3 -1 0 5441 (_arch (_uni))))
		(_type (_int ~std_logic_vector{3~downto~0}~ 0 0 (_array -1((_dto i 3 i 0)))))
		(_type (_int ~std_logic_vector{2~downto~0}~ 0 0 (_array -1((_dto i 2 i 0)))))
		(_type (_int ~std_logic_vector{6~downto~0}~ 0 0 (_array -1((_dto i 6 i 0)))))
		(_type (_int ~std_logic_vector{1~downto~0}~ 0 0 (_array -1((_dto i 1 i 0)))))
		(_type (_int ~std_logic_vector{2~to~2}~ 0 0 (_array -1((_to i 2 i 2)))))
		(_type (_int ~std_logic_vector{7~downto~4}~ 0 0 (_array -1((_dto i 7 i 4)))))
		(_type (_int ~std_logic_vector{7~downto~0}~ 0 0 (_array -1((_dto i 7 i 0)))))
	)
	(_comp
		(LUT4
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int I3 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(LUT6
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int I3 -1 0 7 (_ent (_in ))))
			(_port (_int I4 -1 0 7 (_ent (_in ))))
			(_port (_int I5 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(LUT5
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int I3 -1 0 7 (_ent (_in ))))
			(_port (_int I4 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(CARRY4
			(_object
			(_port (_int CO 3 0 0 (_ent (_out))))
			(_port (_int DI 3 0 0 (_ent (_in))))
			(_port (_int O 3 0 0 (_ent (_out))))
			(_port (_int S 3 0 0 (_ent (_in))))
			(_port (_int CI -1 0 7 (_ent (_in ))))
			(_port (_int CYINIT -1 0 7 (_ent (_in ))))))
		(LUT1
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(FDCE
			(_object
			(_port (_int C -1 0 7 (_ent (_in ))))
			(_port (_int CE -1 0 7 (_ent (_in ))))
			(_port (_int CLR -1 0 7 (_ent (_in ))))
			(_port (_int D -1 0 7 (_ent (_in ))))
			(_port (_int Q -1 0 7 (_ent (_out ))))))
		(GND
			(_object
			(_port (_int G -1 0 7 (_ent (_out )))))))
	(_inst COUNT[2]_i_3 0 4887 (_comp LUT4)
		(_port
			 ((I0) (COUNT[3]_i_9_n_0))
			 ((I1) (COUNT[2]_i_5_n_0))
			 ((I2) (COUNT[3]_i_8_n_0))
			 ((I3) (COUNT[2]_i_6_n_0))
			 ((O) (Divider_reg[14]_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"fffe"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst COUNT[2]_i_5 0 4890 (_comp LUT4)
		(_port
			 ((I0) (Divider_reg_n_0_(17)))
			 ((I1) (Divider_reg_n_0_(25)))
			 ((I2) (Divider_reg_n_0_(16)))
			 ((I3) (Divider_reg_n_0_(7)))
			 ((O) (COUNT[2]_i_5_n_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"efff"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst COUNT[2]_i_6 0 4893 (_comp LUT4)
		(_port
			 ((I0) (Divider_reg_n_0_(26)))
			 ((I1) (Divider_reg_n_0_(2)))
			 ((I2) (Divider_reg_n_0_(11)))
			 ((I3) (Divider_reg_n_0_(10)))
			 ((O) (COUNT[2]_i_6_n_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"fff7"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst COUNT[3]_i_1 0 4896 (_comp LUT6)
		(_port
			 ((I0) (ENABLE1))
			 ((I1) (NET7768))
			 ((I2) (CE_IBUF))
			 ((I3) (Divider_reg[6]_0))
			 ((I4) (Divider_reg[10]_0))
			 ((I5) (Divider_reg[7]_0))
			 ((O) (En1_reg)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"000000000000e000"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst COUNT[3]_i_1__0 0 4899 (_comp LUT6)
		(_port
			 ((I0) (CE_IBUF))
			 ((I1) (Divider_reg[6]_0))
			 ((I2) (Divider_reg[10]_0))
			 ((I3) (Divider_reg[7]_0))
			 ((I4) (COUNT_reg(0)))
			 ((I5) (NET7776))
			 ((O) (r_D3_reg)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"0008000800080000"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst COUNT[3]_i_1__1 0 4902 (_comp LUT6)
		(_port
			 ((I0) (CE_IBUF))
			 ((I1) (Divider_reg[6]_0))
			 ((I2) (Divider_reg[10]_0))
			 ((I3) (Divider_reg[7]_0))
			 ((I4) (NET7780))
			 ((I5) (COUNT_reg[0]_0))
			 ((O) (r_D4_reg)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"0008000000080008"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst COUNT[3]_i_1__2 0 4905 (_comp LUT6)
		(_port
			 ((I0) (CE_IBUF))
			 ((I1) (Divider_reg[6]_0))
			 ((I2) (Divider_reg[10]_0))
			 ((I3) (Divider_reg[7]_0))
			 ((I4) (ENABLE2))
			 ((I5) (NET7784))
			 ((O) (En2_reg)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"0008000800080000"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst COUNT[3]_i_1__3 0 4908 (_comp LUT6)
		(_port
			 ((I0) (CE_IBUF))
			 ((I1) (Divider_reg[6]_0))
			 ((I2) (Divider_reg[10]_0))
			 ((I3) (Divider_reg[7]_0))
			 ((I4) (COUNT_reg[0]_1))
			 ((I5) (NET7800))
			 ((O) (r_D7_reg)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"0008000800080000"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst COUNT[3]_i_1__4 0 4911 (_comp LUT6)
		(_port
			 ((I0) (CE_IBUF))
			 ((I1) (Divider_reg[6]_0))
			 ((I2) (Divider_reg[10]_0))
			 ((I3) (Divider_reg[7]_0))
			 ((I4) (NET7808))
			 ((I5) (COUNT_reg[0]_2))
			 ((O) (r_D8_reg)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"0008000000080008"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst COUNT[3]_i_3 0 4914 (_comp LUT5)
		(_port
			 ((I0) (Divider_reg_n_0_(6)))
			 ((I1) (Divider_reg_n_0_(21)))
			 ((I2) (Divider_reg_n_0_(13)))
			 ((I3) (COUNT[3]_i_6_n_0))
			 ((I4) (COUNT[3]_i_7_n_0))
			 ((O) (Divider_reg[6]_0)))
		(_use (_ent hdi_primitives LUT5)
			(_gen
				((INIT) (_string \X"00000080"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((O) (O)))))
	(_inst COUNT[3]_i_4 0 4917 (_comp LUT5)
		(_port
			 ((I0) (Divider_reg_n_0_(10)))
			 ((I1) (Divider_reg_n_0_(11)))
			 ((I2) (Divider_reg_n_0_(2)))
			 ((I3) (Divider_reg_n_0_(26)))
			 ((I4) (COUNT[3]_i_8_n_0))
			 ((O) (Divider_reg[10]_0)))
		(_use (_ent hdi_primitives LUT5)
			(_gen
				((INIT) (_string \X"ffffefff"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((O) (O)))))
	(_inst COUNT[3]_i_5 0 4920 (_comp LUT5)
		(_port
			 ((I0) (Divider_reg_n_0_(7)))
			 ((I1) (Divider_reg_n_0_(16)))
			 ((I2) (Divider_reg_n_0_(25)))
			 ((I3) (Divider_reg_n_0_(17)))
			 ((I4) (COUNT[3]_i_9_n_0))
			 ((O) (Divider_reg[7]_0)))
		(_use (_ent hdi_primitives LUT5)
			(_gen
				((INIT) (_string \X"fffffff7"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((O) (O)))))
	(_inst COUNT[3]_i_6 0 4923 (_comp LUT4)
		(_port
			 ((I0) (Divider_reg_n_0_(23)))
			 ((I1) (Divider_reg_n_0_(4)))
			 ((I2) (Divider_reg_n_0_(15)))
			 ((I3) (Divider_reg_n_0_(20)))
			 ((O) (COUNT[3]_i_6_n_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"7fff"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst COUNT[3]_i_7 0 4926 (_comp LUT4)
		(_port
			 ((I0) (Divider_reg_n_0_(18)))
			 ((I1) (Divider_reg_n_0_(9)))
			 ((I2) (Divider_reg_n_0_(3)))
			 ((I3) (Divider_reg_n_0_(0)))
			 ((O) (COUNT[3]_i_7_n_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"dfff"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst COUNT[3]_i_8 0 4930 (_comp LUT4)
		(_port
			 ((I0) (Divider_reg_n_0_(19)))
			 ((I1) (Divider_reg_n_0_(12)))
			 ((I2) (Divider_reg_n_0_(22)))
			 ((I3) (Divider_reg_n_0_(8)))
			 ((O) (COUNT[3]_i_8_n_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"ffef"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst COUNT[3]_i_9 0 4933 (_comp LUT4)
		(_port
			 ((I0) (Divider_reg_n_0_(14)))
			 ((I1) (Divider_reg_n_0_(1)))
			 ((I2) (Divider_reg_n_0_(24)))
			 ((I3) (Divider_reg_n_0_(5)))
			 ((O) (COUNT[3]_i_9_n_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"7fff"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst Divider0_carry 0 4936 (_comp CARRY4)
		(_port
			 ((CI) (<const0>))
			 ((CO(0)) (Divider0_carry_n_3))
			 ((CO(1)) (Divider0_carry_n_2))
			 ((CO(2)) (Divider0_carry_n_1))
			 ((CO(3)) (Divider0_carry_n_0))
			 ((CYINIT) (Divider_reg_n_0_(0)))
			 ((DI(0)) (<const0>))
			 ((DI(1)) (<const0>))
			 ((DI(2)) (<const0>))
			 ((DI(3)) (<const0>))
			 ((O(0)) (data0(1)))
			 ((O(1)) (data0(2)))
			 ((O(2)) (data0(3)))
			 ((O(3)) (data0(4)))
			 ((S(0)) (Divider_reg_n_0_(1)))
			 ((S(1)) (Divider_reg_n_0_(2)))
			 ((S(2)) (Divider_reg_n_0_(3)))
			 ((S(3)) (Divider_reg_n_0_(4))))
		(_use (_ent hdi_primitives CARRY4)
			(_port
				((CO) (CO))
				((DI) (DI))
				((O) (O))
				((S) (S))
				((CI) (CI))
				((CYINIT) (CYINIT)))))
	(_inst Divider0_carry__0 0 4939 (_comp CARRY4)
		(_port
			 ((CI) (Divider0_carry_n_0))
			 ((CO(0)) (Divider0_carry__0_n_3))
			 ((CO(1)) (Divider0_carry__0_n_2))
			 ((CO(2)) (Divider0_carry__0_n_1))
			 ((CO(3)) (Divider0_carry__0_n_0))
			 ((CYINIT) (<const0>))
			 ((DI(0)) (<const0>))
			 ((DI(1)) (<const0>))
			 ((DI(2)) (<const0>))
			 ((DI(3)) (<const0>))
			 ((O(0)) (data0(5)))
			 ((O(1)) (data0(6)))
			 ((O(2)) (data0(7)))
			 ((O(3)) (data0(8)))
			 ((S(0)) (Divider_reg_n_0_(5)))
			 ((S(1)) (Divider_reg_n_0_(6)))
			 ((S(2)) (Divider_reg_n_0_(7)))
			 ((S(3)) (Divider_reg_n_0_(8))))
		(_use (_ent hdi_primitives CARRY4)
			(_port
				((CO) (CO))
				((DI) (DI))
				((O) (O))
				((S) (S))
				((CI) (CI))
				((CYINIT) (CYINIT)))))
	(_inst Divider0_carry__1 0 4942 (_comp CARRY4)
		(_port
			 ((CI) (Divider0_carry__0_n_0))
			 ((CO(0)) (Divider0_carry__1_n_3))
			 ((CO(1)) (Divider0_carry__1_n_2))
			 ((CO(2)) (Divider0_carry__1_n_1))
			 ((CO(3)) (Divider0_carry__1_n_0))
			 ((CYINIT) (<const0>))
			 ((DI(0)) (<const0>))
			 ((DI(1)) (<const0>))
			 ((DI(2)) (<const0>))
			 ((DI(3)) (<const0>))
			 ((O(0)) (data0(9)))
			 ((O(1)) (data0(10)))
			 ((O(2)) (data0(11)))
			 ((O(3)) (data0(12)))
			 ((S(0)) (Divider_reg_n_0_(9)))
			 ((S(1)) (Divider_reg_n_0_(10)))
			 ((S(2)) (Divider_reg_n_0_(11)))
			 ((S(3)) (Divider_reg_n_0_(12))))
		(_use (_ent hdi_primitives CARRY4)
			(_port
				((CO) (CO))
				((DI) (DI))
				((O) (O))
				((S) (S))
				((CI) (CI))
				((CYINIT) (CYINIT)))))
	(_inst Divider0_carry__2 0 4945 (_comp CARRY4)
		(_port
			 ((CI) (Divider0_carry__1_n_0))
			 ((CO(0)) (Divider0_carry__2_n_3))
			 ((CO(1)) (Divider0_carry__2_n_2))
			 ((CO(2)) (Divider0_carry__2_n_1))
			 ((CO(3)) (Divider0_carry__2_n_0))
			 ((CYINIT) (<const0>))
			 ((DI(0)) (<const0>))
			 ((DI(1)) (<const0>))
			 ((DI(2)) (<const0>))
			 ((DI(3)) (<const0>))
			 ((O(0)) (data0(13)))
			 ((O(1)) (data0(14)))
			 ((O(2)) (data0(15)))
			 ((O(3)) (data0(16)))
			 ((S(0)) (Divider_reg_n_0_(13)))
			 ((S(1)) (Divider_reg_n_0_(14)))
			 ((S(2)) (Divider_reg_n_0_(15)))
			 ((S(3)) (Divider_reg_n_0_(16))))
		(_use (_ent hdi_primitives CARRY4)
			(_port
				((CO) (CO))
				((DI) (DI))
				((O) (O))
				((S) (S))
				((CI) (CI))
				((CYINIT) (CYINIT)))))
	(_inst Divider0_carry__3 0 4948 (_comp CARRY4)
		(_port
			 ((CI) (Divider0_carry__2_n_0))
			 ((CO(0)) (Divider0_carry__3_n_3))
			 ((CO(1)) (Divider0_carry__3_n_2))
			 ((CO(2)) (Divider0_carry__3_n_1))
			 ((CO(3)) (Divider0_carry__3_n_0))
			 ((CYINIT) (<const0>))
			 ((DI(0)) (<const0>))
			 ((DI(1)) (<const0>))
			 ((DI(2)) (<const0>))
			 ((DI(3)) (<const0>))
			 ((O(0)) (data0(17)))
			 ((O(1)) (data0(18)))
			 ((O(2)) (data0(19)))
			 ((O(3)) (data0(20)))
			 ((S(0)) (Divider_reg_n_0_(17)))
			 ((S(1)) (Divider_reg_n_0_(18)))
			 ((S(2)) (Divider_reg_n_0_(19)))
			 ((S(3)) (Divider_reg_n_0_(20))))
		(_use (_ent hdi_primitives CARRY4)
			(_port
				((CO) (CO))
				((DI) (DI))
				((O) (O))
				((S) (S))
				((CI) (CI))
				((CYINIT) (CYINIT)))))
	(_inst Divider0_carry__4 0 4951 (_comp CARRY4)
		(_port
			 ((CI) (Divider0_carry__3_n_0))
			 ((CO(0)) (Divider0_carry__4_n_3))
			 ((CO(1)) (Divider0_carry__4_n_2))
			 ((CO(2)) (Divider0_carry__4_n_1))
			 ((CO(3)) (Divider0_carry__4_n_0))
			 ((CYINIT) (<const0>))
			 ((DI(0)) (<const0>))
			 ((DI(1)) (<const0>))
			 ((DI(2)) (<const0>))
			 ((DI(3)) (<const0>))
			 ((O(0)) (data0(21)))
			 ((O(1)) (data0(22)))
			 ((O(2)) (data0(23)))
			 ((O(3)) (data0(24)))
			 ((S(0)) (Divider_reg_n_0_(21)))
			 ((S(1)) (Divider_reg_n_0_(22)))
			 ((S(2)) (Divider_reg_n_0_(23)))
			 ((S(3)) (Divider_reg_n_0_(24))))
		(_use (_ent hdi_primitives CARRY4)
			(_port
				((CO) (CO))
				((DI) (DI))
				((O) (O))
				((S) (S))
				((CI) (CI))
				((CYINIT) (CYINIT)))))
	(_inst Divider0_carry__5 0 4954 (_comp CARRY4)
		(_port
			 ((CI) (Divider0_carry__4_n_0))
			 ((CO(0)) (Divider0_carry__5_n_3))
			 ((CO(1)) (_string \"Z"\))
			 ((CO(2)) (_string \"Z"\))
			 ((CO(3)) (_string \"Z"\))
			 ((CYINIT) (<const0>))
			 ((DI(0)) (<const0>))
			 ((DI(1)) (<const0>))
			 ((DI(2)) (<const0>))
			 ((DI(3)) (<const0>))
			 ((O(0)) (data0(25)))
			 ((O(1)) (data0(26)))
			 ((O(2)) (_string \"Z"\))
			 ((O(3)) (_string \"Z"\))
			 ((S(0)) (Divider_reg_n_0_(25)))
			 ((S(1)) (Divider_reg_n_0_(26)))
			 ((S(2)) (<const0>))
			 ((S(3)) (<const0>)))
		(_use (_ent hdi_primitives CARRY4)
			(_port
				((CO) (CO))
				((DI) (DI))
				((O) (O))
				((S) (S))
				((CI) (CI))
				((CYINIT) (CYINIT)))))
	(_inst Divider[0]_i_1 0 4957 (_comp LUT1)
		(_port
			 ((I0) (Divider_reg_n_0_(0)))
			 ((O) (Divider(0))))
		(_use (_ent hdi_primitives LUT1)
			(_gen
				((INIT) (_string \"01"\)))
			(_port
				((I0) (I0))
				((O) (O)))))
	(_inst Divider[10]_i_1 0 4961 (_comp LUT4)
		(_port
			 ((I0) (data0(10)))
			 ((I1) (Divider_reg[7]_0))
			 ((I2) (Divider_reg[10]_0))
			 ((I3) (Divider_reg[6]_0))
			 ((O) (Divider(10))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"a8aa"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst Divider[11]_i_1 0 4965 (_comp LUT4)
		(_port
			 ((I0) (data0(11)))
			 ((I1) (Divider_reg[7]_0))
			 ((I2) (Divider_reg[10]_0))
			 ((I3) (Divider_reg[6]_0))
			 ((O) (Divider(11))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"a8aa"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst Divider[12]_i_1 0 4969 (_comp LUT4)
		(_port
			 ((I0) (data0(12)))
			 ((I1) (Divider_reg[7]_0))
			 ((I2) (Divider_reg[10]_0))
			 ((I3) (Divider_reg[6]_0))
			 ((O) (Divider(12))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"a8aa"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst Divider[13]_i_1 0 4973 (_comp LUT4)
		(_port
			 ((I0) (data0(13)))
			 ((I1) (Divider_reg[7]_0))
			 ((I2) (Divider_reg[10]_0))
			 ((I3) (Divider_reg[6]_0))
			 ((O) (Divider(13))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"a8aa"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst Divider[14]_i_1 0 4977 (_comp LUT4)
		(_port
			 ((I0) (data0(14)))
			 ((I1) (Divider_reg[7]_0))
			 ((I2) (Divider_reg[10]_0))
			 ((I3) (Divider_reg[6]_0))
			 ((O) (Divider(14))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"a8aa"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst Divider[15]_i_1 0 4981 (_comp LUT4)
		(_port
			 ((I0) (data0(15)))
			 ((I1) (Divider_reg[7]_0))
			 ((I2) (Divider_reg[10]_0))
			 ((I3) (Divider_reg[6]_0))
			 ((O) (Divider(15))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"a8aa"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst Divider[16]_i_1 0 4985 (_comp LUT4)
		(_port
			 ((I0) (data0(16)))
			 ((I1) (Divider_reg[7]_0))
			 ((I2) (Divider_reg[10]_0))
			 ((I3) (Divider_reg[6]_0))
			 ((O) (Divider(16))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"a8aa"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst Divider[17]_i_1 0 4989 (_comp LUT4)
		(_port
			 ((I0) (data0(17)))
			 ((I1) (Divider_reg[7]_0))
			 ((I2) (Divider_reg[10]_0))
			 ((I3) (Divider_reg[6]_0))
			 ((O) (Divider(17))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"a8aa"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst Divider[18]_i_1 0 4993 (_comp LUT4)
		(_port
			 ((I0) (data0(18)))
			 ((I1) (Divider_reg[7]_0))
			 ((I2) (Divider_reg[10]_0))
			 ((I3) (Divider_reg[6]_0))
			 ((O) (Divider(18))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"a8aa"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst Divider[19]_i_1 0 4997 (_comp LUT4)
		(_port
			 ((I0) (data0(19)))
			 ((I1) (Divider_reg[7]_0))
			 ((I2) (Divider_reg[10]_0))
			 ((I3) (Divider_reg[6]_0))
			 ((O) (Divider(19))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"a8aa"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst Divider[1]_i_1 0 5001 (_comp LUT4)
		(_port
			 ((I0) (data0(1)))
			 ((I1) (Divider_reg[7]_0))
			 ((I2) (Divider_reg[10]_0))
			 ((I3) (Divider_reg[6]_0))
			 ((O) (Divider(1))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"a8aa"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst Divider[20]_i_1 0 5005 (_comp LUT4)
		(_port
			 ((I0) (data0(20)))
			 ((I1) (Divider_reg[7]_0))
			 ((I2) (Divider_reg[10]_0))
			 ((I3) (Divider_reg[6]_0))
			 ((O) (Divider(20))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"a8aa"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst Divider[21]_i_1 0 5009 (_comp LUT4)
		(_port
			 ((I0) (data0(21)))
			 ((I1) (Divider_reg[7]_0))
			 ((I2) (Divider_reg[10]_0))
			 ((I3) (Divider_reg[6]_0))
			 ((O) (Divider(21))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"a8aa"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst Divider[22]_i_1 0 5013 (_comp LUT4)
		(_port
			 ((I0) (data0(22)))
			 ((I1) (Divider_reg[7]_0))
			 ((I2) (Divider_reg[10]_0))
			 ((I3) (Divider_reg[6]_0))
			 ((O) (Divider(22))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"a8aa"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst Divider[23]_i_1 0 5017 (_comp LUT4)
		(_port
			 ((I0) (data0(23)))
			 ((I1) (Divider_reg[7]_0))
			 ((I2) (Divider_reg[10]_0))
			 ((I3) (Divider_reg[6]_0))
			 ((O) (Divider(23))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"a8aa"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst Divider[24]_i_1 0 5021 (_comp LUT4)
		(_port
			 ((I0) (data0(24)))
			 ((I1) (Divider_reg[7]_0))
			 ((I2) (Divider_reg[10]_0))
			 ((I3) (Divider_reg[6]_0))
			 ((O) (Divider(24))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"a8aa"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst Divider[25]_i_1 0 5025 (_comp LUT4)
		(_port
			 ((I0) (data0(25)))
			 ((I1) (Divider_reg[7]_0))
			 ((I2) (Divider_reg[10]_0))
			 ((I3) (Divider_reg[6]_0))
			 ((O) (Divider(25))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"a8aa"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst Divider[26]_i_1 0 5029 (_comp LUT4)
		(_port
			 ((I0) (data0(26)))
			 ((I1) (Divider_reg[7]_0))
			 ((I2) (Divider_reg[10]_0))
			 ((I3) (Divider_reg[6]_0))
			 ((O) (Divider(26))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"a8aa"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst Divider[2]_i_1 0 5033 (_comp LUT4)
		(_port
			 ((I0) (data0(2)))
			 ((I1) (Divider_reg[7]_0))
			 ((I2) (Divider_reg[10]_0))
			 ((I3) (Divider_reg[6]_0))
			 ((O) (Divider(2))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"a8aa"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst Divider[3]_i_1 0 5037 (_comp LUT4)
		(_port
			 ((I0) (data0(3)))
			 ((I1) (Divider_reg[7]_0))
			 ((I2) (Divider_reg[10]_0))
			 ((I3) (Divider_reg[6]_0))
			 ((O) (Divider(3))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"a8aa"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst Divider[4]_i_1 0 5041 (_comp LUT4)
		(_port
			 ((I0) (data0(4)))
			 ((I1) (Divider_reg[7]_0))
			 ((I2) (Divider_reg[10]_0))
			 ((I3) (Divider_reg[6]_0))
			 ((O) (Divider(4))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"a8aa"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst Divider[5]_i_1 0 5045 (_comp LUT4)
		(_port
			 ((I0) (data0(5)))
			 ((I1) (Divider_reg[7]_0))
			 ((I2) (Divider_reg[10]_0))
			 ((I3) (Divider_reg[6]_0))
			 ((O) (Divider(5))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"a8aa"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst Divider[6]_i_1 0 5049 (_comp LUT4)
		(_port
			 ((I0) (data0(6)))
			 ((I1) (Divider_reg[7]_0))
			 ((I2) (Divider_reg[10]_0))
			 ((I3) (Divider_reg[6]_0))
			 ((O) (Divider(6))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"a8aa"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst Divider[7]_i_1 0 5053 (_comp LUT4)
		(_port
			 ((I0) (data0(7)))
			 ((I1) (Divider_reg[7]_0))
			 ((I2) (Divider_reg[10]_0))
			 ((I3) (Divider_reg[6]_0))
			 ((O) (Divider(7))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"a8aa"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst Divider[8]_i_1 0 5057 (_comp LUT4)
		(_port
			 ((I0) (data0(8)))
			 ((I1) (Divider_reg[7]_0))
			 ((I2) (Divider_reg[10]_0))
			 ((I3) (Divider_reg[6]_0))
			 ((O) (Divider(8))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"a8aa"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst Divider[9]_i_1 0 5061 (_comp LUT4)
		(_port
			 ((I0) (data0(9)))
			 ((I1) (Divider_reg[7]_0))
			 ((I2) (Divider_reg[10]_0))
			 ((I3) (Divider_reg[6]_0))
			 ((O) (Divider(9))))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"a8aa"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst Divider_reg[0] 0 5065 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (Divider(0)))
			 ((Q) (Divider_reg_n_0_(0))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst Divider_reg[10] 0 5068 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (Divider(10)))
			 ((Q) (Divider_reg_n_0_(10))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst Divider_reg[11] 0 5071 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (Divider(11)))
			 ((Q) (Divider_reg_n_0_(11))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst Divider_reg[12] 0 5074 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (Divider(12)))
			 ((Q) (Divider_reg_n_0_(12))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst Divider_reg[13] 0 5077 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (Divider(13)))
			 ((Q) (Divider_reg_n_0_(13))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst Divider_reg[14] 0 5080 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (Divider(14)))
			 ((Q) (Divider_reg_n_0_(14))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst Divider_reg[15] 0 5083 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (Divider(15)))
			 ((Q) (Divider_reg_n_0_(15))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst Divider_reg[16] 0 5086 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (Divider(16)))
			 ((Q) (Divider_reg_n_0_(16))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst Divider_reg[17] 0 5089 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (Divider(17)))
			 ((Q) (Divider_reg_n_0_(17))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst Divider_reg[18] 0 5092 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (Divider(18)))
			 ((Q) (Divider_reg_n_0_(18))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst Divider_reg[19] 0 5095 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (Divider(19)))
			 ((Q) (Divider_reg_n_0_(19))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst Divider_reg[1] 0 5098 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (Divider(1)))
			 ((Q) (Divider_reg_n_0_(1))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst Divider_reg[20] 0 5101 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (Divider(20)))
			 ((Q) (Divider_reg_n_0_(20))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst Divider_reg[21] 0 5104 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (Divider(21)))
			 ((Q) (Divider_reg_n_0_(21))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst Divider_reg[22] 0 5107 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (Divider(22)))
			 ((Q) (Divider_reg_n_0_(22))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst Divider_reg[23] 0 5110 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (Divider(23)))
			 ((Q) (Divider_reg_n_0_(23))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst Divider_reg[24] 0 5113 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (Divider(24)))
			 ((Q) (Divider_reg_n_0_(24))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst Divider_reg[25] 0 5116 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (Divider(25)))
			 ((Q) (Divider_reg_n_0_(25))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst Divider_reg[26] 0 5119 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (Divider(26)))
			 ((Q) (Divider_reg_n_0_(26))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst Divider_reg[2] 0 5122 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (Divider(2)))
			 ((Q) (Divider_reg_n_0_(2))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst Divider_reg[3] 0 5125 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (Divider(3)))
			 ((Q) (Divider_reg_n_0_(3))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst Divider_reg[4] 0 5128 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (Divider(4)))
			 ((Q) (Divider_reg_n_0_(4))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst Divider_reg[5] 0 5131 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (Divider(5)))
			 ((Q) (Divider_reg_n_0_(5))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst Divider_reg[6] 0 5134 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (Divider(6)))
			 ((Q) (Divider_reg_n_0_(6))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst Divider_reg[7] 0 5137 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (Divider(7)))
			 ((Q) (Divider_reg_n_0_(7))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst Divider_reg[8] 0 5140 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (Divider(8)))
			 ((Q) (Divider_reg_n_0_(8))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst Divider_reg[9] 0 5143 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (Divider(9)))
			 ((Q) (Divider_reg_n_0_(9))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst GND 0 5146 (_comp GND)
		(_port
			 ((G) (<const0>)))
		(_use (_ent hdi_primitives GND)
			(_port
				((G) (G))))))
(_unit EDIF 1.0.4.38 (Second_counter 0 7 (Second_counter 0 7))
	(_version vf5)
	(_time 1738117677771 1 1)
	(_source(\./../synthesis/top.edn\))
	(_parameters tan)
	(_code cacfc09f9e9d9ddc9ccc8f909fcf9cccc9cc9ccdcf)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_ent (_time 1738117677771))
	(_object
		(_type (_ext ~extieee.std_logic_1164.std_logic (1 std_logic)))
		(_type (_int ~std_logic_vector{0~to~0}~ 0 0 (_array -1((_to i 0 i 0)))))
		(_port (_int COUNT_reg 0 0 4372 (_ent (_out))))
		(_port (_int COUNT_reg 0 0 4382 (_ent (_inout))))
		(_type (_int ~std_logic_vector{6~downto~0}~ 0 0 (_array -1((_dto i 6 i 0)))))
		(_port (_int D 1 0 4383 (_ent (_out))))
		(_port (_int CE_IBUF -1 0 4369 (_ent (_in ))))
		(_port (_int CLK_IBUF_BUFG -1 0 4370 (_ent (_in ))))
		(_port (_int CLR_IBUF -1 0 4371 (_ent (_in ))))
		(_port (_int COUNT_reg[0]_1 -1 0 4373 (_ent (_in ))))
		(_port (_int COUNT_reg[0]_2 -1 0 4374 (_ent (_in ))))
		(_port (_int COUNT_reg[0]_3 -1 0 4375 (_ent (_in ))))
		(_port (_int COUNT_reg[0]_4 -1 0 4376 (_ent (_in ))))
		(_port (_int COUNT_reg[2] -1 0 4377 (_ent (_in ))))
		(_port (_int COUNT_reg[2]_0 -1 0 4378 (_ent (_in ))))
		(_port (_int En2_reg -1 0 4380 (_ent (_out ))))
		(_port (_int ENABLE2 -1 0 4379 (_ent (_in ))))
		(_port (_int NET7792 -1 0 4381 (_ent (_in ))))
		(_sig (_int COUNT_reg[0]_0[0] -1 0 4410 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_0[1] -1 0 4415 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_0[2] -1 0 4420 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_0[3] -1 0 4425 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_0[4] -1 0 4430 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_0[5] -1 0 4435 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_0[6] -1 0 4440 (_arch (_uni))))
		(_sig (_int D[0] -1 0 4475 (_arch (_uni))))
		(_sig (_int D[1] -1 0 4480 (_arch (_uni))))
		(_sig (_int D[2] -1 0 4485 (_arch (_uni))))
		(_sig (_int D[3] -1 0 4490 (_arch (_uni))))
		(_sig (_int D[4] -1 0 4495 (_arch (_uni))))
		(_sig (_int D[5] -1 0 4500 (_arch (_uni))))
		(_sig (_int D[6] -1 0 4505 (_arch (_uni))))
		(_sig (_int unit_sec_n_0 -1 0 4526 (_arch (_uni))))
		(_sig (_int unit_sec_n_1 -1 0 4531 (_arch (_uni))))
		(_type (_int ~std_logic_vector{3~downto~0}~ 0 0 (_array -1((_dto i 3 i 0)))))
		(_type (_int ~std_logic_vector{2~downto~0}~ 0 0 (_array -1((_dto i 2 i 0)))))
		(_type (_int ~std_logic_vector{1~downto~0}~ 0 0 (_array -1((_dto i 1 i 0)))))
		(_type (_int ~std_logic_vector{26~downto~1}~ 0 0 (_array -1((_dto i 26 i 1)))))
		(_type (_int ~std_logic_vector{26~downto~0}~ 0 0 (_array -1((_dto i 26 i 0)))))
		(_type (_int ~std_logic_vector{2~to~2}~ 0 0 (_array -1((_to i 2 i 2)))))
		(_type (_int ~std_logic_vector{7~downto~4}~ 0 0 (_array -1((_dto i 7 i 4)))))
		(_type (_int ~std_logic_vector{7~downto~0}~ 0 0 (_array -1((_dto i 7 i 0)))))
		(_prcs
			(line_5(_arch -1 0 0 ((_alias((COUNT_reg(6)) (COUNT_reg[0]_0[0]))))))
			(line_6(_arch -1 0 0 ((_alias((COUNT_reg(5)) (COUNT_reg[0]_0[1]))))))
			(line_7(_arch -1 0 0 ((_alias((COUNT_reg(4)) (COUNT_reg[0]_0[2]))))))
			(line_8(_arch -1 0 0 ((_alias((COUNT_reg(3)) (COUNT_reg[0]_0[3]))))))
			(line_9(_arch -1 0 0 ((_alias((COUNT_reg(2)) (COUNT_reg[0]_0[4]))))))
			(line_10(_arch -1 0 0 ((_alias((COUNT_reg(1)) (COUNT_reg[0]_0[5]))))))
			(line_11(_arch -1 0 0 ((_alias((COUNT_reg(0)) (COUNT_reg[0]_0[6]))))))
		))
	(_comp
		(Counter
			(_object
			(_port (_int COUNT_reg 0 0 0 (_ent (_out))))
			(_port (_int CE_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int CLK_IBUF_BUFG -1 0 7 (_ent (_in ))))
			(_port (_int CLR_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[0]_0 -1 0 7 (_ent (_out ))))
			(_port (_int COUNT_reg[0]_2 -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[0]_3 -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[0]_4 -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[0]_5 -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[2]_0 -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[2]_1 -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[2]_2 -1 0 7 (_ent (_in ))))
			(_port (_int En2_reg -1 0 7 (_ent (_out ))))
			(_port (_int ENABLE2 -1 0 7 (_ent (_in ))))))
		(Counter_2
			(_object
			(_port (_int D 1 0 0 (_ent (_out))))
			(_port (_int CLK_IBUF_BUFG -1 0 7 (_ent (_in ))))
			(_port (_int CLR_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[0]_0 -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[2]_0 -1 0 7 (_ent (_out ))))
			(_port (_int ENABLE2 -1 0 7 (_ent (_in ))))
			(_port (_int NET7792 -1 0 7 (_ent (_in ))))
			(_port (_int r_D6_reg -1 0 7 (_ent (_out )))))))
	(_inst tens_sec 0 4386 (_comp Counter)
		(_port
			 ((CE_IBUF) (CE_IBUF))
			 ((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
			 ((CLR_IBUF) (CLR_IBUF))
			 ((COUNT_reg[0]_0) (COUNT_reg(0)))
			 ((COUNT_reg(6)) (COUNT_reg(6)))
			 ((COUNT_reg(5)) (COUNT_reg(5)))
			 ((COUNT_reg(4)) (COUNT_reg(4)))
			 ((COUNT_reg(3)) (COUNT_reg(3)))
			 ((COUNT_reg(2)) (COUNT_reg(2)))
			 ((COUNT_reg(1)) (COUNT_reg(1)))
			 ((COUNT_reg(0)) (COUNT_reg(0)))
			 ((COUNT_reg[0]_2) (COUNT_reg[0]_1))
			 ((COUNT_reg[0]_3) (unit_sec_n_1))
			 ((COUNT_reg[0]_4) (COUNT_reg[0]_3))
			 ((COUNT_reg[0]_5) (COUNT_reg[0]_4))
			 ((COUNT_reg[2]_0) (COUNT_reg[2]))
			 ((COUNT_reg[2]_1) (COUNT_reg[2]_0))
			 ((COUNT_reg[2]_2) (unit_sec_n_0))
			 ((En2_reg) (En2_reg))
			 ((ENABLE2) (ENABLE2)))
		(_use (_ent . Counter)
			(_port
				((COUNT_reg) (COUNT_reg))
				((CE_IBUF) (CE_IBUF))
				((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
				((CLR_IBUF) (CLR_IBUF))
				((COUNT_reg[0]_0) (COUNT_reg[0]_0))
				((COUNT_reg[0]_2) (COUNT_reg[0]_2))
				((COUNT_reg[0]_3) (COUNT_reg[0]_3))
				((COUNT_reg[0]_4) (COUNT_reg[0]_4))
				((COUNT_reg[0]_5) (COUNT_reg[0]_5))
				((COUNT_reg[2]_0) (COUNT_reg[2]_0))
				((COUNT_reg[2]_1) (COUNT_reg[2]_1))
				((COUNT_reg[2]_2) (COUNT_reg[2]_2))
				((En2_reg) (En2_reg))
				((ENABLE2) (ENABLE2)))))
	(_inst unit_sec 0 4387 (_comp Counter_2)
		(_port
			 ((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
			 ((CLR_IBUF) (CLR_IBUF))
			 ((COUNT_reg[0]_0) (COUNT_reg[0]_2))
			 ((COUNT_reg[2]_0) (unit_sec_n_1))
			 ((D(0)) (D(0)))
			 ((D(1)) (D(1)))
			 ((D(2)) (D(2)))
			 ((D(3)) (D(3)))
			 ((D(4)) (D(4)))
			 ((D(5)) (D(5)))
			 ((D(6)) (D(6)))
			 ((ENABLE2) (ENABLE2))
			 ((NET7792) (NET7792))
			 ((r_D6_reg) (unit_sec_n_0)))
		(_use (_ent . Counter_2)
			(_port
				((D) (D))
				((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
				((CLR_IBUF) (CLR_IBUF))
				((COUNT_reg[0]_0) (COUNT_reg[0]_0))
				((COUNT_reg[2]_0) (COUNT_reg[2]_0))
				((ENABLE2) (ENABLE2))
				((NET7792) (NET7792))
				((r_D6_reg) (r_D6_reg))))))
(_unit EDIF 1.0.4.38 (Second_counter_6 0 7 (Second_counter_6 0 7))
	(_version vf5)
	(_time 1738117677771 1 1)
	(_source(\./../synthesis/top.edn\))
	(_parameters tan)
	(_code cacfc09f9e9d9ddc9ccc8f909fcf9cccc9cc9ccdcf)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_ent (_time 1738117677771))
	(_object
		(_type (_ext ~extieee.std_logic_1164.std_logic (1 std_logic)))
		(_type (_int ~std_logic_vector{2~to~2}~ 0 0 (_array -1((_to i 2 i 2)))))
		(_port (_int COUNT_reg 0 0 3009 (_ent (_out))))
		(_type (_int ~std_logic_vector{0~to~0}~ 0 0 (_array -1((_to i 0 i 0)))))
		(_port (_int COUNT_reg 1 0 3015 (_ent (_out))))
		(_type (_int ~std_logic_vector{6~downto~0}~ 0 0 (_array -1((_dto i 6 i 0)))))
		(_port (_int D 2 0 3016 (_ent (_out))))
		(_port (_int CE_IBUF -1 0 3002 (_ent (_in ))))
		(_port (_int CLK_IBUF_BUFG -1 0 3003 (_ent (_in ))))
		(_port (_int CLR_IBUF -1 0 3004 (_ent (_in ))))
		(_port (_int COUNT_reg[0]_0 -1 0 3005 (_ent (_in ))))
		(_port (_int COUNT_reg[0]_1 -1 0 3006 (_ent (_in ))))
		(_port (_int COUNT_reg[0]_2 -1 0 3007 (_ent (_in ))))
		(_port (_int COUNT_reg[0]_3 -1 0 3008 (_ent (_in ))))
		(_port (_int COUNT_reg[2]_0 -1 0 3010 (_ent (_in ))))
		(_port (_int COUNT_reg[2]_1 -1 0 3011 (_ent (_in ))))
		(_port (_int En1_reg -1 0 3013 (_ent (_out ))))
		(_port (_int ENABLE1 -1 0 3012 (_ent (_in ))))
		(_port (_int NET7772 -1 0 3014 (_ent (_in ))))
		(_sig (_int COUNT_reg[0][0] -1 0 3038 (_arch (_uni))))
		(_sig (_int COUNT_reg[0][1] -1 0 3043 (_arch (_uni))))
		(_sig (_int COUNT_reg[0][2] -1 0 3048 (_arch (_uni))))
		(_sig (_int COUNT_reg[0][3] -1 0 3053 (_arch (_uni))))
		(_sig (_int COUNT_reg[0][4] -1 0 3058 (_arch (_uni))))
		(_sig (_int COUNT_reg[0][5] -1 0 3063 (_arch (_uni))))
		(_sig (_int COUNT_reg[0][6] -1 0 3068 (_arch (_uni))))
		(_sig (_int D[0] -1 0 3108 (_arch (_uni))))
		(_sig (_int D[1] -1 0 3113 (_arch (_uni))))
		(_sig (_int D[2] -1 0 3118 (_arch (_uni))))
		(_sig (_int D[3] -1 0 3123 (_arch (_uni))))
		(_sig (_int D[4] -1 0 3128 (_arch (_uni))))
		(_sig (_int D[5] -1 0 3133 (_arch (_uni))))
		(_sig (_int D[6] -1 0 3138 (_arch (_uni))))
		(_sig (_int unit_sec_n_0 -1 0 3159 (_arch (_uni))))
		(_sig (_int unit_sec_n_1 -1 0 3164 (_arch (_uni))))
		(_type (_int ~std_logic_vector{3~downto~0}~ 0 0 (_array -1((_dto i 3 i 0)))))
		(_type (_int ~std_logic_vector{2~downto~0}~ 0 0 (_array -1((_dto i 2 i 0)))))
		(_type (_int ~std_logic_vector{1~downto~0}~ 0 0 (_array -1((_dto i 1 i 0)))))
		(_type (_int ~std_logic_vector{26~downto~1}~ 0 0 (_array -1((_dto i 26 i 1)))))
		(_type (_int ~std_logic_vector{26~downto~0}~ 0 0 (_array -1((_dto i 26 i 0)))))
		(_type (_int ~std_logic_vector{7~downto~4}~ 0 0 (_array -1((_dto i 7 i 4)))))
		(_type (_int ~std_logic_vector{7~downto~0}~ 0 0 (_array -1((_dto i 7 i 0)))))
		(_prcs
			(line_4(_arch -1 0 0 ((_alias((COUNT_reg(6)) (COUNT_reg[0][0]))))))
			(line_5(_arch -1 0 0 ((_alias((COUNT_reg(5)) (COUNT_reg[0][1]))))))
			(line_6(_arch -1 0 0 ((_alias((COUNT_reg(4)) (COUNT_reg[0][2]))))))
			(line_7(_arch -1 0 0 ((_alias((COUNT_reg(3)) (COUNT_reg[0][3]))))))
			(line_8(_arch -1 0 0 ((_alias((COUNT_reg(2)) (COUNT_reg[0][4]))))))
			(line_9(_arch -1 0 0 ((_alias((COUNT_reg(1)) (COUNT_reg[0][5]))))))
			(line_10(_arch -1 0 0 ((_alias((COUNT_reg(0)) (COUNT_reg[0][6]))))))
		))
	(_comp
		(Counter_7
			(_object
			(_port (_int COUNT_reg 1 0 0 (_ent (_out))))
			(_port (_int CE_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int CLK_IBUF_BUFG -1 0 7 (_ent (_in ))))
			(_port (_int CLR_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[0]_1 -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[0]_2 -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[0]_3 -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[0]_4 -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[2]_0 -1 0 7 (_ent (_out ))))
			(_port (_int COUNT_reg[2]_1 -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[2]_2 -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[2]_3 -1 0 7 (_ent (_in ))))
			(_port (_int En1_reg -1 0 7 (_ent (_out ))))
			(_port (_int ENABLE1 -1 0 7 (_ent (_in ))))))
		(Counter_8
			(_object
			(_port (_int D 2 0 0 (_ent (_out))))
			(_port (_int CLK_IBUF_BUFG -1 0 7 (_ent (_in ))))
			(_port (_int CLR_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[0]_0 -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[2]_0 -1 0 7 (_ent (_out ))))
			(_port (_int ENABLE1 -1 0 7 (_ent (_in ))))
			(_port (_int NET7772 -1 0 7 (_ent (_in ))))
			(_port (_int r_D2_reg -1 0 7 (_ent (_out )))))))
	(_inst tens_sec 0 3019 (_comp Counter_7)
		(_port
			 ((CE_IBUF) (CE_IBUF))
			 ((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
			 ((CLR_IBUF) (CLR_IBUF))
			 ((COUNT_reg(6)) (COUNT_reg(6)))
			 ((COUNT_reg(5)) (COUNT_reg(5)))
			 ((COUNT_reg(4)) (COUNT_reg(4)))
			 ((COUNT_reg(3)) (COUNT_reg(3)))
			 ((COUNT_reg(2)) (COUNT_reg(2)))
			 ((COUNT_reg(1)) (COUNT_reg(1)))
			 ((COUNT_reg(0)) (COUNT_reg(0)))
			 ((COUNT_reg[0]_1) (COUNT_reg[0]_0))
			 ((COUNT_reg[0]_2) (unit_sec_n_1))
			 ((COUNT_reg[0]_3) (COUNT_reg[0]_2))
			 ((COUNT_reg[0]_4) (COUNT_reg[0]_3))
			 ((COUNT_reg[2]_0) (COUNT_reg(2)))
			 ((COUNT_reg[2]_1) (COUNT_reg[2]_0))
			 ((COUNT_reg[2]_2) (COUNT_reg[2]_1))
			 ((COUNT_reg[2]_3) (unit_sec_n_0))
			 ((En1_reg) (En1_reg))
			 ((ENABLE1) (ENABLE1)))
		(_use (_ent . Counter_7)
			(_port
				((COUNT_reg) (COUNT_reg))
				((CE_IBUF) (CE_IBUF))
				((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
				((CLR_IBUF) (CLR_IBUF))
				((COUNT_reg[0]_1) (COUNT_reg[0]_1))
				((COUNT_reg[0]_2) (COUNT_reg[0]_2))
				((COUNT_reg[0]_3) (COUNT_reg[0]_3))
				((COUNT_reg[0]_4) (COUNT_reg[0]_4))
				((COUNT_reg[2]_0) (COUNT_reg[2]_0))
				((COUNT_reg[2]_1) (COUNT_reg[2]_1))
				((COUNT_reg[2]_2) (COUNT_reg[2]_2))
				((COUNT_reg[2]_3) (COUNT_reg[2]_3))
				((En1_reg) (En1_reg))
				((ENABLE1) (ENABLE1)))))
	(_inst unit_sec 0 3020 (_comp Counter_8)
		(_port
			 ((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
			 ((CLR_IBUF) (CLR_IBUF))
			 ((COUNT_reg[0]_0) (COUNT_reg[0]_1))
			 ((COUNT_reg[2]_0) (unit_sec_n_1))
			 ((D(0)) (D(0)))
			 ((D(1)) (D(1)))
			 ((D(2)) (D(2)))
			 ((D(3)) (D(3)))
			 ((D(4)) (D(4)))
			 ((D(5)) (D(5)))
			 ((D(6)) (D(6)))
			 ((ENABLE1) (ENABLE1))
			 ((NET7772) (NET7772))
			 ((r_D2_reg) (unit_sec_n_0)))
		(_use (_ent . Counter_8)
			(_port
				((D) (D))
				((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
				((CLR_IBUF) (CLR_IBUF))
				((COUNT_reg[0]_0) (COUNT_reg[0]_0))
				((COUNT_reg[2]_0) (COUNT_reg[2]_0))
				((ENABLE1) (ENABLE1))
				((NET7772) (NET7772))
				((r_D2_reg) (r_D2_reg))))))
(_unit EDIF 1.0.4.38 (Seven_seg_driver 0 7 (Seven_seg_driver 0 7))
	(_version vf5)
	(_time 1738117677771 1 1)
	(_source(\./../synthesis/top.edn\))
	(_parameters tan)
	(_code cacfc09f9e9c98dccfcc8f93cdcdc9cccfcccdcf9c)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_ent (_time 1738117677771))
	(_object
		(_type (_ext ~extieee.std_logic_1164.std_logic (1 std_logic)))
		(_type (_int ~std_logic_vector{3~downto~0}~ 0 0 (_array -1((_dto i 3 i 0)))))
		(_sig (_int counter1_reg_n_0_ 0 0 1724 (_arch (_uni))))
		(_type (_int ~std_logic_vector{2~to~2}~ 0 0 (_array -1((_to i 2 i 2)))))
		(_sig (_int counter2 1 0 1768 (_arch (_uni))))
		(_type (_int ~std_logic_vector{1~downto~0}~ 0 0 (_array -1((_dto i 1 i 0)))))
		(_port (_int counter2_reg 2 0 1460 (_ent (_out))))
		(_type (_int ~std_logic_vector{7~downto~4}~ 0 0 (_array -1((_dto i 7 i 4)))))
		(_sig (_int p_0_in 3 0 1824 (_arch (_uni))))
		(_type (_int ~std_logic_vector{6~downto~0}~ 0 0 (_array -1((_dto i 6 i 0)))))
		(_port (_int Q 4 0 1459 (_ent (_out))))
		(_sig (_int seg_out 4 0 1844 (_arch (_uni))))
		(_type (_int ~std_logic_vector{7~downto~0}~ 0 0 (_array -1((_dto i 7 i 0)))))
		(_port (_int seg_select_reg 5 0 1461 (_ent (_out))))
		(_port (_int CE_IBUF -1 0 1442 (_ent (_in ))))
		(_port (_int CLK_IBUF_BUFG -1 0 1443 (_ent (_in ))))
		(_port (_int CLR_IBUF -1 0 1444 (_ent (_in ))))
		(_port (_int seg_out_reg[0]_0 -1 0 1445 (_ent (_in ))))
		(_port (_int seg_out_reg[0]_1 -1 0 1446 (_ent (_in ))))
		(_port (_int seg_out_reg[1]_0 -1 0 1447 (_ent (_in ))))
		(_port (_int seg_out_reg[1]_1 -1 0 1448 (_ent (_in ))))
		(_port (_int seg_out_reg[2]_0 -1 0 1449 (_ent (_in ))))
		(_port (_int seg_out_reg[2]_1 -1 0 1450 (_ent (_in ))))
		(_port (_int seg_out_reg[3]_0 -1 0 1451 (_ent (_in ))))
		(_port (_int seg_out_reg[3]_1 -1 0 1452 (_ent (_in ))))
		(_port (_int seg_out_reg[4]_0 -1 0 1453 (_ent (_in ))))
		(_port (_int seg_out_reg[4]_1 -1 0 1454 (_ent (_in ))))
		(_port (_int seg_out_reg[5]_0 -1 0 1455 (_ent (_in ))))
		(_port (_int seg_out_reg[5]_1 -1 0 1456 (_ent (_in ))))
		(_port (_int seg_out_reg[6]_0 -1 0 1457 (_ent (_in ))))
		(_port (_int seg_out_reg[6]_1 -1 0 1458 (_ent (_in ))))
		(_sig (_int <const1> -1 0 1600 (_arch (_uni))))
		(_sig (_int counter1[0]_i_1_n_0 -1 0 1704 (_arch (_uni))))
		(_sig (_int counter1[1]_i_1_n_0 -1 0 1709 (_arch (_uni))))
		(_sig (_int counter1[2]_i_1_n_0 -1 0 1714 (_arch (_uni))))
		(_sig (_int counter1[3]_i_1_n_0 -1 0 1719 (_arch (_uni))))
		(_sig (_int counter2[0]_i_1_n_0 -1 0 1758 (_arch (_uni))))
		(_sig (_int counter2[1]_i_1_n_0 -1 0 1763 (_arch (_uni))))
		(_sig (_int counter2[2]_i_1_n_0 -1 0 1788 (_arch (_uni))))
		(_sig (_int counter2_reg[1]_0[0] -1 0 1793 (_arch (_uni))))
		(_sig (_int counter2_reg[1]_0[1] -1 0 1809 (_arch (_uni))))
		(_sig (_int Q[0] -1 0 1669 (_arch (_uni))))
		(_sig (_int Q[1] -1 0 1674 (_arch (_uni))))
		(_sig (_int Q[2] -1 0 1679 (_arch (_uni))))
		(_sig (_int Q[3] -1 0 1684 (_arch (_uni))))
		(_sig (_int Q[4] -1 0 1689 (_arch (_uni))))
		(_sig (_int Q[5] -1 0 1694 (_arch (_uni))))
		(_sig (_int Q[6] -1 0 1699 (_arch (_uni))))
		(_sig (_int seg_out[6]_i_1_n_0 -1 0 1879 (_arch (_uni))))
		(_sig (_int seg_select[0]_i_1_n_0 -1 0 1970 (_arch (_uni))))
		(_sig (_int seg_select[1]_i_1_n_0 -1 0 1975 (_arch (_uni))))
		(_sig (_int seg_select[2]_i_1_n_0 -1 0 1980 (_arch (_uni))))
		(_sig (_int seg_select[3]_i_1_n_0 -1 0 1985 (_arch (_uni))))
		(_sig (_int seg_select_reg[7]_0[0] -1 0 1990 (_arch (_uni))))
		(_sig (_int seg_select_reg[7]_0[1] -1 0 1995 (_arch (_uni))))
		(_sig (_int seg_select_reg[7]_0[2] -1 0 2000 (_arch (_uni))))
		(_sig (_int seg_select_reg[7]_0[3] -1 0 2005 (_arch (_uni))))
		(_sig (_int seg_select_reg[7]_0[4] -1 0 2010 (_arch (_uni))))
		(_sig (_int seg_select_reg[7]_0[5] -1 0 2015 (_arch (_uni))))
		(_sig (_int seg_select_reg[7]_0[6] -1 0 2020 (_arch (_uni))))
		(_sig (_int seg_select_reg[7]_0[7] -1 0 2025 (_arch (_uni))))
		(_type (_int ~std_logic_vector{2~downto~0}~ 0 0 (_array -1((_dto i 2 i 0)))))
		(_type (_int ~std_logic_vector{0~to~0}~ 0 0 (_array -1((_to i 0 i 0)))))
		(_type (_int ~std_logic_vector{26~downto~1}~ 0 0 (_array -1((_dto i 26 i 1)))))
		(_type (_int ~std_logic_vector{26~downto~0}~ 0 0 (_array -1((_dto i 26 i 0)))))
		(_prcs
			(line_4(_arch -1 0 0 ((_alias((counter2_reg(0)) (counter2_reg[1]_0[0]))))))
			(line_5(_arch -1 0 0 ((_alias((counter2_reg(1)) (counter2_reg[1]_0[1]))))))
			(line_27(_arch -1 0 0 ((_alias((seg_select_reg(0)) (seg_select_reg[7]_0[0]))))))
			(line_28(_arch -1 0 0 ((_alias((seg_select_reg(1)) (seg_select_reg[7]_0[1]))))))
			(line_29(_arch -1 0 0 ((_alias((seg_select_reg(2)) (seg_select_reg[7]_0[2]))))))
			(line_30(_arch -1 0 0 ((_alias((seg_select_reg(3)) (seg_select_reg[7]_0[3]))))))
			(line_31(_arch -1 0 0 ((_alias((seg_select_reg(4)) (seg_select_reg[7]_0[4]))))))
			(line_32(_arch -1 0 0 ((_alias((seg_select_reg(5)) (seg_select_reg[7]_0[5]))))))
			(line_33(_arch -1 0 0 ((_alias((seg_select_reg(6)) (seg_select_reg[7]_0[6]))))))
			(line_34(_arch -1 0 0 ((_alias((seg_select_reg(7)) (seg_select_reg[7]_0[7]))))))
		))
	(_comp
		(LUT1
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(LUT2
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(LUT3
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(LUT4
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int I3 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(FDCE
			(_object
			(_port (_int C -1 0 7 (_ent (_in ))))
			(_port (_int CE -1 0 7 (_ent (_in ))))
			(_port (_int CLR -1 0 7 (_ent (_in ))))
			(_port (_int D -1 0 7 (_ent (_in ))))
			(_port (_int Q -1 0 7 (_ent (_out ))))))
		(LUT6
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int I3 -1 0 7 (_ent (_in ))))
			(_port (_int I4 -1 0 7 (_ent (_in ))))
			(_port (_int I5 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(LUT5
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int I3 -1 0 7 (_ent (_in ))))
			(_port (_int I4 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(MUXF7
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))
			(_port (_int S -1 0 7 (_ent (_in ))))))
		(VCC
			(_object
			(_port (_int P -1 0 7 (_ent (_out )))))))
	(_inst counter1[0]_i_1 0 1465 (_comp LUT1)
		(_port
			 ((I0) (counter1_reg_n_0_(0)))
			 ((O) (counter1[0]_i_1_n_0)))
		(_use (_ent hdi_primitives LUT1)
			(_gen
				((INIT) (_string \"01"\)))
			(_port
				((I0) (I0))
				((O) (O)))))
	(_inst counter1[1]_i_1 0 1469 (_comp LUT2)
		(_port
			 ((I0) (counter1_reg_n_0_(0)))
			 ((I1) (counter1_reg_n_0_(1)))
			 ((O) (counter1[1]_i_1_n_0)))
		(_use (_ent hdi_primitives LUT2)
			(_gen
				((INIT) (_string \X"6"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((O) (O)))))
	(_inst counter1[2]_i_1 0 1473 (_comp LUT3)
		(_port
			 ((I0) (counter1_reg_n_0_(1)))
			 ((I1) (counter1_reg_n_0_(0)))
			 ((I2) (counter1_reg_n_0_(2)))
			 ((O) (counter1[2]_i_1_n_0)))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"78"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst counter1[3]_i_1 0 1477 (_comp LUT4)
		(_port
			 ((I0) (counter1_reg_n_0_(2)))
			 ((I1) (counter1_reg_n_0_(0)))
			 ((I2) (counter1_reg_n_0_(1)))
			 ((I3) (counter1_reg_n_0_(3)))
			 ((O) (counter1[3]_i_1_n_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"7f80"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst counter1_reg[0] 0 1481 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (counter1[0]_i_1_n_0))
			 ((Q) (counter1_reg_n_0_(0))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst counter1_reg[1] 0 1484 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (counter1[1]_i_1_n_0))
			 ((Q) (counter1_reg_n_0_(1))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst counter1_reg[2] 0 1487 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (counter1[2]_i_1_n_0))
			 ((Q) (counter1_reg_n_0_(2))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst counter1_reg[3] 0 1490 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (counter1[3]_i_1_n_0))
			 ((Q) (counter1_reg_n_0_(3))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst counter2[0]_i_1 0 1493 (_comp LUT6)
		(_port
			 ((I0) (CE_IBUF))
			 ((I1) (counter1_reg_n_0_(2)))
			 ((I2) (counter1_reg_n_0_(0)))
			 ((I3) (counter1_reg_n_0_(1)))
			 ((I4) (counter1_reg_n_0_(3)))
			 ((I5) (counter2_reg(0)))
			 ((O) (counter2[0]_i_1_n_0)))
		(_use (_ent hdi_primitives LUT6)
			(_gen
				((INIT) (_string \X"7fffffff80000000"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((I5) (I5))
				((O) (O)))))
	(_inst counter2[1]_i_1 0 1496 (_comp LUT3)
		(_port
			 ((I0) (counter2_reg(0)))
			 ((I1) (seg_out[6]_i_1_n_0))
			 ((I2) (counter2_reg(1)))
			 ((O) (counter2[1]_i_1_n_0)))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"78"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst counter2[2]_i_1 0 1500 (_comp LUT4)
		(_port
			 ((I0) (counter2_reg(0)))
			 ((I1) (counter2_reg(1)))
			 ((I2) (seg_out[6]_i_1_n_0))
			 ((I3) (counter2(2)))
			 ((O) (counter2[2]_i_1_n_0)))
		(_use (_ent hdi_primitives LUT4)
			(_gen
				((INIT) (_string \X"7f80"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((O) (O)))))
	(_inst counter2_reg[0] 0 1504 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (<const1>))
			 ((CLR) (CLR_IBUF))
			 ((D) (counter2[0]_i_1_n_0))
			 ((Q) (counter2_reg(0))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst counter2_reg[1] 0 1507 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (<const1>))
			 ((CLR) (CLR_IBUF))
			 ((D) (counter2[1]_i_1_n_0))
			 ((Q) (counter2_reg(1))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst counter2_reg[2] 0 1510 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (<const1>))
			 ((CLR) (CLR_IBUF))
			 ((D) (counter2[2]_i_1_n_0))
			 ((Q) (counter2(2))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg_out[6]_i_1 0 1513 (_comp LUT5)
		(_port
			 ((I0) (CE_IBUF))
			 ((I1) (counter1_reg_n_0_(2)))
			 ((I2) (counter1_reg_n_0_(0)))
			 ((I3) (counter1_reg_n_0_(1)))
			 ((I4) (counter1_reg_n_0_(3)))
			 ((O) (seg_out[6]_i_1_n_0)))
		(_use (_ent hdi_primitives LUT5)
			(_gen
				((INIT) (_string \X"80000000"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((I3) (I3))
				((I4) (I4))
				((O) (O)))))
	(_inst seg_out_reg[0] 0 1516 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (seg_out[6]_i_1_n_0))
			 ((CLR) (CLR_IBUF))
			 ((D) (seg_out(0)))
			 ((Q) (Q(0))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg_out_reg[0]_i_1 0 1519 (_comp MUXF7)
		(_port
			 ((I0) (seg_out_reg[0]_0))
			 ((I1) (seg_out_reg[0]_1))
			 ((O) (seg_out(0)))
			 ((S) (counter2(2))))
		(_use (_ent hdi_primitives MUXF7)
			(_port
				((I0) (I0))
				((I1) (I1))
				((O) (O))
				((S) (S)))))
	(_inst seg_out_reg[1] 0 1520 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (seg_out[6]_i_1_n_0))
			 ((CLR) (CLR_IBUF))
			 ((D) (seg_out(1)))
			 ((Q) (Q(1))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg_out_reg[1]_i_1 0 1523 (_comp MUXF7)
		(_port
			 ((I0) (seg_out_reg[1]_0))
			 ((I1) (seg_out_reg[1]_1))
			 ((O) (seg_out(1)))
			 ((S) (counter2(2))))
		(_use (_ent hdi_primitives MUXF7)
			(_port
				((I0) (I0))
				((I1) (I1))
				((O) (O))
				((S) (S)))))
	(_inst seg_out_reg[2] 0 1524 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (seg_out[6]_i_1_n_0))
			 ((CLR) (CLR_IBUF))
			 ((D) (seg_out(2)))
			 ((Q) (Q(2))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg_out_reg[2]_i_1 0 1527 (_comp MUXF7)
		(_port
			 ((I0) (seg_out_reg[2]_0))
			 ((I1) (seg_out_reg[2]_1))
			 ((O) (seg_out(2)))
			 ((S) (counter2(2))))
		(_use (_ent hdi_primitives MUXF7)
			(_port
				((I0) (I0))
				((I1) (I1))
				((O) (O))
				((S) (S)))))
	(_inst seg_out_reg[3] 0 1528 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (seg_out[6]_i_1_n_0))
			 ((CLR) (CLR_IBUF))
			 ((D) (seg_out(3)))
			 ((Q) (Q(3))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg_out_reg[3]_i_1 0 1531 (_comp MUXF7)
		(_port
			 ((I0) (seg_out_reg[3]_0))
			 ((I1) (seg_out_reg[3]_1))
			 ((O) (seg_out(3)))
			 ((S) (counter2(2))))
		(_use (_ent hdi_primitives MUXF7)
			(_port
				((I0) (I0))
				((I1) (I1))
				((O) (O))
				((S) (S)))))
	(_inst seg_out_reg[4] 0 1532 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (seg_out[6]_i_1_n_0))
			 ((CLR) (CLR_IBUF))
			 ((D) (seg_out(4)))
			 ((Q) (Q(4))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg_out_reg[4]_i_1 0 1535 (_comp MUXF7)
		(_port
			 ((I0) (seg_out_reg[4]_0))
			 ((I1) (seg_out_reg[4]_1))
			 ((O) (seg_out(4)))
			 ((S) (counter2(2))))
		(_use (_ent hdi_primitives MUXF7)
			(_port
				((I0) (I0))
				((I1) (I1))
				((O) (O))
				((S) (S)))))
	(_inst seg_out_reg[5] 0 1536 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (seg_out[6]_i_1_n_0))
			 ((CLR) (CLR_IBUF))
			 ((D) (seg_out(5)))
			 ((Q) (Q(5))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg_out_reg[5]_i_1 0 1539 (_comp MUXF7)
		(_port
			 ((I0) (seg_out_reg[5]_0))
			 ((I1) (seg_out_reg[5]_1))
			 ((O) (seg_out(5)))
			 ((S) (counter2(2))))
		(_use (_ent hdi_primitives MUXF7)
			(_port
				((I0) (I0))
				((I1) (I1))
				((O) (O))
				((S) (S)))))
	(_inst seg_out_reg[6] 0 1540 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (seg_out[6]_i_1_n_0))
			 ((CLR) (CLR_IBUF))
			 ((D) (seg_out(6)))
			 ((Q) (Q(6))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg_out_reg[6]_i_2 0 1543 (_comp MUXF7)
		(_port
			 ((I0) (seg_out_reg[6]_0))
			 ((I1) (seg_out_reg[6]_1))
			 ((O) (seg_out(6)))
			 ((S) (counter2(2))))
		(_use (_ent hdi_primitives MUXF7)
			(_port
				((I0) (I0))
				((I1) (I1))
				((O) (O))
				((S) (S)))))
	(_inst seg_select[0]_i_1 0 1544 (_comp LUT3)
		(_port
			 ((I0) (counter2(2)))
			 ((I1) (counter2_reg(1)))
			 ((I2) (counter2_reg(0)))
			 ((O) (seg_select[0]_i_1_n_0)))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"01"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst seg_select[1]_i_1 0 1548 (_comp LUT3)
		(_port
			 ((I0) (counter2(2)))
			 ((I1) (counter2_reg(0)))
			 ((I2) (counter2_reg(1)))
			 ((O) (seg_select[1]_i_1_n_0)))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"04"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst seg_select[2]_i_1 0 1552 (_comp LUT3)
		(_port
			 ((I0) (counter2(2)))
			 ((I1) (counter2_reg(1)))
			 ((I2) (counter2_reg(0)))
			 ((O) (seg_select[2]_i_1_n_0)))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"04"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst seg_select[3]_i_1 0 1556 (_comp LUT3)
		(_port
			 ((I0) (counter2(2)))
			 ((I1) (counter2_reg(1)))
			 ((I2) (counter2_reg(0)))
			 ((O) (seg_select[3]_i_1_n_0)))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"40"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst seg_select[4]_i_1 0 1560 (_comp LUT3)
		(_port
			 ((I0) (counter2(2)))
			 ((I1) (counter2_reg(1)))
			 ((I2) (counter2_reg(0)))
			 ((O) (p_0_in(4))))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"02"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst seg_select[5]_i_1 0 1564 (_comp LUT3)
		(_port
			 ((I0) (counter2(2)))
			 ((I1) (counter2_reg(0)))
			 ((I2) (counter2_reg(1)))
			 ((O) (p_0_in(5))))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"08"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst seg_select[6]_i_1 0 1568 (_comp LUT3)
		(_port
			 ((I0) (counter2(2)))
			 ((I1) (counter2_reg(1)))
			 ((I2) (counter2_reg(0)))
			 ((O) (p_0_in(6))))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"08"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst seg_select[7]_i_1 0 1572 (_comp LUT3)
		(_port
			 ((I0) (counter2(2)))
			 ((I1) (counter2_reg(1)))
			 ((I2) (counter2_reg(0)))
			 ((O) (p_0_in(7))))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"80"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst seg_select_reg[0] 0 1576 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (seg_out[6]_i_1_n_0))
			 ((CLR) (CLR_IBUF))
			 ((D) (seg_select[0]_i_1_n_0))
			 ((Q) (seg_select_reg(0))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg_select_reg[1] 0 1579 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (seg_out[6]_i_1_n_0))
			 ((CLR) (CLR_IBUF))
			 ((D) (seg_select[1]_i_1_n_0))
			 ((Q) (seg_select_reg(1))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg_select_reg[2] 0 1582 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (seg_out[6]_i_1_n_0))
			 ((CLR) (CLR_IBUF))
			 ((D) (seg_select[2]_i_1_n_0))
			 ((Q) (seg_select_reg(2))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg_select_reg[3] 0 1585 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (seg_out[6]_i_1_n_0))
			 ((CLR) (CLR_IBUF))
			 ((D) (seg_select[3]_i_1_n_0))
			 ((Q) (seg_select_reg(3))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg_select_reg[4] 0 1588 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (seg_out[6]_i_1_n_0))
			 ((CLR) (CLR_IBUF))
			 ((D) (p_0_in(4)))
			 ((Q) (seg_select_reg(4))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg_select_reg[5] 0 1591 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (seg_out[6]_i_1_n_0))
			 ((CLR) (CLR_IBUF))
			 ((D) (p_0_in(5)))
			 ((Q) (seg_select_reg(5))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg_select_reg[6] 0 1594 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (seg_out[6]_i_1_n_0))
			 ((CLR) (CLR_IBUF))
			 ((D) (p_0_in(6)))
			 ((Q) (seg_select_reg(6))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst seg_select_reg[7] 0 1597 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (seg_out[6]_i_1_n_0))
			 ((CLR) (CLR_IBUF))
			 ((D) (p_0_in(7)))
			 ((Q) (seg_select_reg(7))))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst VCC 0 1464 (_comp VCC)
		(_port
			 ((P) (<const1>)))
		(_use (_ent hdi_primitives VCC)
			(_port
				((P) (P))))))
(_unit EDIF 1.0.4.38 (Switch 0 7 (Switch 0 7))
	(_version vf5)
	(_time 1738117677771 1 1)
	(_source(\./../synthesis/top.edn\))
	(_parameters tan)
	(_code cacfc09e9c9d97ddceccd99093cfc9cdcdccc3cdce)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_ent (_time 1738117677771))
	(_object
		(_type (_ext ~extieee.std_logic_1164.std_logic (1 std_logic)))
		(_port (_int CE_IBUF -1 0 4774 (_ent (_in ))))
		(_port (_int CLK_IBUF_BUFG -1 0 4775 (_ent (_in ))))
		(_port (_int CLR_IBUF -1 0 4776 (_ent (_in ))))
		(_port (_int ENABLE1 -1 0 4777 (_ent (_out ))))
		(_port (_int ENABLE2 -1 0 4778 (_ent (_out ))))
		(_port (_int SELECT_IBUF -1 0 4779 (_ent (_in ))))
		(_port (_int STOP_IBUF -1 0 4780 (_ent (_in ))))
		(_sig (_int <const1> -1 0 4798 (_arch (_uni))))
		(_sig (_int En1 -1 0 4832 (_arch (_uni))))
		(_sig (_int En2 -1 0 4837 (_arch (_uni))))
		(_type (_int ~std_logic_vector{3~downto~0}~ 0 0 (_array -1((_dto i 3 i 0)))))
		(_type (_int ~std_logic_vector{2~downto~0}~ 0 0 (_array -1((_dto i 2 i 0)))))
		(_type (_int ~std_logic_vector{0~to~0}~ 0 0 (_array -1((_to i 0 i 0)))))
		(_type (_int ~std_logic_vector{6~downto~0}~ 0 0 (_array -1((_dto i 6 i 0)))))
		(_type (_int ~std_logic_vector{1~downto~0}~ 0 0 (_array -1((_dto i 1 i 0)))))
		(_type (_int ~std_logic_vector{26~downto~1}~ 0 0 (_array -1((_dto i 26 i 1)))))
		(_type (_int ~std_logic_vector{26~downto~0}~ 0 0 (_array -1((_dto i 26 i 0)))))
		(_type (_int ~std_logic_vector{2~to~2}~ 0 0 (_array -1((_to i 2 i 2)))))
		(_type (_int ~std_logic_vector{7~downto~4}~ 0 0 (_array -1((_dto i 7 i 4)))))
		(_type (_int ~std_logic_vector{7~downto~0}~ 0 0 (_array -1((_dto i 7 i 0)))))
	)
	(_comp
		(LUT3
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(FDCE
			(_object
			(_port (_int C -1 0 7 (_ent (_in ))))
			(_port (_int CE -1 0 7 (_ent (_in ))))
			(_port (_int CLR -1 0 7 (_ent (_in ))))
			(_port (_int D -1 0 7 (_ent (_in ))))
			(_port (_int Q -1 0 7 (_ent (_out ))))))
		(VCC
			(_object
			(_port (_int P -1 0 7 (_ent (_out )))))))
	(_inst En1_i_1 0 4783 (_comp LUT3)
		(_port
			 ((I0) (SELECT_IBUF))
			 ((I1) (CE_IBUF))
			 ((I2) (STOP_IBUF))
			 ((O) (En1)))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"04"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst En1_reg 0 4787 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (<const1>))
			 ((CLR) (CLR_IBUF))
			 ((D) (En1))
			 ((Q) (ENABLE1)))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst En2_i_1 0 4790 (_comp LUT3)
		(_port
			 ((I0) (SELECT_IBUF))
			 ((I1) (CE_IBUF))
			 ((I2) (STOP_IBUF))
			 ((O) (En2)))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"08"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst En2_reg 0 4794 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (<const1>))
			 ((CLR) (CLR_IBUF))
			 ((D) (En2))
			 ((Q) (ENABLE2)))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst VCC 0 4797 (_comp VCC)
		(_port
			 ((P) (<const1>)))
		(_use (_ent hdi_primitives VCC)
			(_port
				((P) (P))))))
(_unit EDIF 1.0.4.38 (Timer_Clock 0 7 (Timer_Clock 0 7))
	(_version vf5)
	(_time 1738117677771 1 1)
	(_source(\./../synthesis/top.edn\))
	(_parameters tan)
	(_code cacfc79f929dcadccfcdd893cdcec9cc99cc9cccc9)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_ent (_time 1738117677771))
	(_object
		(_type (_ext ~extieee.std_logic_1164.std_logic (1 std_logic)))
		(_type (_int ~std_logic_vector{3~downto~0}~ 0 0 (_array -1((_dto i 3 i 0)))))
		(_port (_int BUS14398 0 0 3191 (_ent (_out))))
		(_type (_int ~std_logic_vector{2~to~2}~ 0 0 (_array -1((_to i 2 i 2)))))
		(_port (_int COUNT_reg 1 0 3185 (_ent (_out))))
		(_type (_int ~std_logic_vector{0~to~0}~ 0 0 (_array -1((_to i 0 i 0)))))
		(_port (_int COUNT_reg 2 0 3192 (_ent (_out))))
		(_type (_int ~std_logic_vector{6~downto~0}~ 0 0 (_array -1((_dto i 6 i 0)))))
		(_port (_int D 3 0 3194 (_ent (_out))))
		(_port (_int CE_IBUF -1 0 3177 (_ent (_in ))))
		(_port (_int CLK_IBUF_BUFG -1 0 3178 (_ent (_in ))))
		(_port (_int CLR_IBUF -1 0 3179 (_ent (_in ))))
		(_port (_int COUNT_reg[0]_0 -1 0 3180 (_ent (_in ))))
		(_port (_int COUNT_reg[0]_1 -1 0 3181 (_ent (_in ))))
		(_port (_int COUNT_reg[0]_2 -1 0 3182 (_ent (_in ))))
		(_port (_int COUNT_reg[0]_3 -1 0 3183 (_ent (_in ))))
		(_port (_int COUNT_reg[0]_4 -1 0 3184 (_ent (_in ))))
		(_port (_int COUNT_reg[2]_0 -1 0 3186 (_ent (_in ))))
		(_port (_int COUNT_reg[2]_1 -1 0 3187 (_ent (_in ))))
		(_port (_int En1_reg -1 0 3189 (_ent (_out ))))
		(_port (_int ENABLE1 -1 0 3188 (_ent (_in ))))
		(_port (_int NET7772 -1 0 3190 (_ent (_in ))))
		(_sig (_int BUS14398[0] -1 0 3199 (_arch (_uni))))
		(_sig (_int BUS14398[1] -1 0 3204 (_arch (_uni))))
		(_sig (_int BUS14398[2] -1 0 3209 (_arch (_uni))))
		(_sig (_int BUS14398[3] -1 0 3214 (_arch (_uni))))
		(_sig (_int COUNT_reg[0][0] -1 0 3236 (_arch (_uni))))
		(_sig (_int COUNT_reg[0][1] -1 0 3241 (_arch (_uni))))
		(_sig (_int COUNT_reg[0][2] -1 0 3246 (_arch (_uni))))
		(_sig (_int COUNT_reg[0][3] -1 0 3251 (_arch (_uni))))
		(_sig (_int COUNT_reg[0][4] -1 0 3256 (_arch (_uni))))
		(_sig (_int COUNT_reg[0][5] -1 0 3261 (_arch (_uni))))
		(_sig (_int COUNT_reg[0][6] -1 0 3266 (_arch (_uni))))
		(_sig (_int COUNT_reg[1][0] -1 0 3296 (_arch (_uni))))
		(_sig (_int COUNT_reg[1][1] -1 0 3301 (_arch (_uni))))
		(_sig (_int COUNT_reg[1][2] -1 0 3306 (_arch (_uni))))
		(_sig (_int COUNT_reg[1][3] -1 0 3311 (_arch (_uni))))
		(_sig (_int COUNT_reg[1][4] -1 0 3316 (_arch (_uni))))
		(_sig (_int COUNT_reg[1][5] -1 0 3321 (_arch (_uni))))
		(_sig (_int COUNT_reg[1][6] -1 0 3326 (_arch (_uni))))
		(_sig (_int D[0] -1 0 3346 (_arch (_uni))))
		(_sig (_int D[1] -1 0 3351 (_arch (_uni))))
		(_sig (_int D[2] -1 0 3356 (_arch (_uni))))
		(_sig (_int D[3] -1 0 3361 (_arch (_uni))))
		(_sig (_int D[4] -1 0 3366 (_arch (_uni))))
		(_sig (_int D[5] -1 0 3371 (_arch (_uni))))
		(_sig (_int D[6] -1 0 3376 (_arch (_uni))))
		(_sig (_int E_II_190 -1 0 0 (_arch (_uni))))
		(_sig (_int min_n_7 -1 0 3396 (_arch (_uni))))
		(_type (_int ~std_logic_vector{2~downto~0}~ 0 0 (_array -1((_dto i 2 i 0)))))
		(_type (_int ~std_logic_vector{1~downto~0}~ 0 0 (_array -1((_dto i 1 i 0)))))
		(_type (_int ~std_logic_vector{26~downto~1}~ 0 0 (_array -1((_dto i 26 i 1)))))
		(_type (_int ~std_logic_vector{26~downto~0}~ 0 0 (_array -1((_dto i 26 i 0)))))
		(_type (_int ~std_logic_vector{7~downto~4}~ 0 0 (_array -1((_dto i 7 i 4)))))
		(_type (_int ~std_logic_vector{7~downto~0}~ 0 0 (_array -1((_dto i 7 i 0)))))
		(_prcs
			(line_8(_arch -1 0 0 ((_alias((COUNT_reg(6)) (COUNT_reg[0][0]))))))
			(line_9(_arch -1 0 0 ((_alias((COUNT_reg(5)) (COUNT_reg[0][1]))))))
			(line_10(_arch -1 0 0 ((_alias((COUNT_reg(4)) (COUNT_reg[0][2]))))))
			(line_11(_arch -1 0 0 ((_alias((COUNT_reg(3)) (COUNT_reg[0][3]))))))
			(line_12(_arch -1 0 0 ((_alias((COUNT_reg(2)) (COUNT_reg[0][4]))))))
			(line_13(_arch -1 0 0 ((_alias((COUNT_reg(1)) (COUNT_reg[0][5]))))))
			(line_14(_arch -1 0 0 ((_alias((COUNT_reg(0)) (COUNT_reg[0][6]))))))
			(line_20(_arch -1 0 0 ((_alias((COUNT_reg(-5)) (COUNT_reg[1][0]))))))
			(line_21(_arch -1 0 0 ((_alias((COUNT_reg(-4)) (COUNT_reg[1][1]))))))
			(line_22(_arch -1 0 0 ((_alias((COUNT_reg(-3)) (COUNT_reg[1][2]))))))
			(line_23(_arch -1 0 0 ((_alias((COUNT_reg(-2)) (COUNT_reg[1][3]))))))
			(line_24(_arch -1 0 0 ((_alias((COUNT_reg(-1)) (COUNT_reg[1][4]))))))
			(line_25(_arch -1 0 0 ((_alias((COUNT_reg(0)) (COUNT_reg[1][5]))))))
			(line_26(_arch -1 0 0 ((_alias((COUNT_reg(1)) (COUNT_reg[1][6]))))))
		))
	(_comp
		(Minute_counter_5
			(_object
			(_port (_int BUS14398 5 0 0 (_ent (_out))))
			(_port (_int COUNT_reg 2 0 0 (_ent (_out))))
			(_port (_int CLK_IBUF_BUFG -1 0 7 (_ent (_in ))))
			(_port (_int CLR_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[0]_0 -1 0 7 (_ent (_out ))))
			(_port (_int COUNT_reg[0]_1 -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[0]_2 -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[1]_0 -1 0 7 (_ent (_out ))))))
		(Second_counter_6
			(_object
			(_port (_int COUNT_reg 1 0 0 (_ent (_out))))
			(_port (_int COUNT_reg 2 0 0 (_ent (_out))))
			(_port (_int D 3 0 0 (_ent (_out))))
			(_port (_int CE_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int CLK_IBUF_BUFG -1 0 7 (_ent (_in ))))
			(_port (_int CLR_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[0]_0 -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[0]_1 -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[0]_2 -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[0]_3 -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[2]_0 -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[2]_1 -1 0 7 (_ent (_in ))))
			(_port (_int En1_reg -1 0 7 (_ent (_out ))))
			(_port (_int ENABLE1 -1 0 7 (_ent (_in ))))
			(_port (_int NET7772 -1 0 7 (_ent (_in )))))))
	(_inst min 0 3197 (_comp Minute_counter_5)
		(_port
			 ((BUS14398(0)) (BUS14398(2)))
			 ((BUS14398(1)) (BUS14398(3)))
			 ((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
			 ((CLR_IBUF) (CLR_IBUF))
			 ((COUNT_reg(0)) (min_n_7))
			 ((COUNT_reg[0]_0) (BUS14398(0)))
			 ((COUNT_reg[0]_1) (COUNT_reg[0]_3))
			 ((COUNT_reg[0]_2) (COUNT_reg[0]_4))
			 ((COUNT_reg[1][6:0]) (COUNT_reg[1][6:0]))
			 ((COUNT_reg[1][6:0]) (COUNT_reg[1][6:0]))
			 ((COUNT_reg[1][6:0]) (COUNT_reg[1][6:0]))
			 ((COUNT_reg[1][6:0]) (COUNT_reg[1][6:0]))
			 ((COUNT_reg[1][6:0]) (COUNT_reg[1][6:0]))
			 ((COUNT_reg[1][6:0]) (COUNT_reg[1][6:0]))
			 ((COUNT_reg[1][6:0]) (COUNT_reg[1][6:0]))
			 ((COUNT_reg[1]_0) (BUS14398(1))))
		(_use (_ent . Minute_counter_5)
			(_port
				((BUS14398) (BUS14398))
				((COUNT_reg) (COUNT_reg))
				((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
				((CLR_IBUF) (CLR_IBUF))
				((COUNT_reg[0]_0) (COUNT_reg[0]_0))
				((COUNT_reg[0]_1) (COUNT_reg[0]_1))
				((COUNT_reg[0]_2) (COUNT_reg[0]_2))
				((COUNT_reg[1]_0) (COUNT_reg[1]_0)))))
	(_inst sec 0 3198 (_comp Second_counter_6)
		(_port
			 ((CE_IBUF) (CE_IBUF))
			 ((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
			 ((CLR_IBUF) (CLR_IBUF))
			 ((COUNT_reg(6)) (COUNT_reg(6)))
			 ((COUNT_reg(5)) (COUNT_reg(5)))
			 ((COUNT_reg(4)) (COUNT_reg(4)))
			 ((COUNT_reg(3)) (COUNT_reg(3)))
			 ((COUNT_reg(2)) (COUNT_reg(2)))
			 ((COUNT_reg(1)) (COUNT_reg(1)))
			 ((COUNT_reg(0)) (COUNT_reg(0)))
			 ((COUNT_reg[0]_0) (min_n_7))
			 ((COUNT_reg[0]_1) (COUNT_reg[0]_0))
			 ((COUNT_reg[0]_2) (COUNT_reg[0]_1))
			 ((COUNT_reg[0]_3) (COUNT_reg[0]_2))
			 ((COUNT_reg(0)) (E_II_190))
			 ((COUNT_reg(2)) (COUNT_reg(2)))
			 ((COUNT_reg[2]_0) (COUNT_reg[2]_0))
			 ((COUNT_reg[2]_1) (COUNT_reg[2]_1))
			 ((D(0)) (D(0)))
			 ((D(1)) (D(1)))
			 ((D(2)) (D(2)))
			 ((D(3)) (D(3)))
			 ((D(4)) (D(4)))
			 ((D(5)) (D(5)))
			 ((D(6)) (D(6)))
			 ((En1_reg) (En1_reg))
			 ((ENABLE1) (ENABLE1))
			 ((NET7772) (NET7772)))
		(_use (_ent . Second_counter_6)
			(_port
				((COUNT_reg) (COUNT_reg))
				((COUNT_reg) (COUNT_reg))
				((D) (D))
				((CE_IBUF) (CE_IBUF))
				((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
				((CLR_IBUF) (CLR_IBUF))
				((COUNT_reg[0]_0) (COUNT_reg[0]_0))
				((COUNT_reg[0]_1) (COUNT_reg[0]_1))
				((COUNT_reg[0]_2) (COUNT_reg[0]_2))
				((COUNT_reg[0]_3) (COUNT_reg[0]_3))
				((COUNT_reg[2]_0) (COUNT_reg[2]_0))
				((COUNT_reg[2]_1) (COUNT_reg[2]_1))
				((En1_reg) (En1_reg))
				((ENABLE1) (ENABLE1))
				((NET7772) (NET7772))))))
(_unit EDIF 1.0.4.38 (Timer_Clock_1 0 7 (Timer_Clock_1 0 7))
	(_version vf5)
	(_time 1738117677771 1 1)
	(_source(\./../synthesis/top.edn\))
	(_parameters tan)
	(_code cacfc79f929dcadccfcdd893cdcec9cc99cc9cccc9)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_ent (_time 1738117677771))
	(_object
		(_type (_ext ~extieee.std_logic_1164.std_logic (1 std_logic)))
		(_type (_int ~std_logic_vector{3~downto~0}~ 0 0 (_array -1((_dto i 3 i 0)))))
		(_port (_int BUS14456 0 0 4556 (_ent (_out))))
		(_type (_int ~std_logic_vector{0~to~0}~ 0 0 (_array -1((_to i 0 i 0)))))
		(_port (_int COUNT_reg 1 0 4545 (_ent (_inout))))
		(_port (_int COUNT_reg 1 0 4557 (_ent (_out))))
		(_type (_int ~std_logic_vector{6~downto~0}~ 0 0 (_array -1((_dto i 6 i 0)))))
		(_port (_int D 2 0 4559 (_ent (_out))))
		(_port (_int CE_IBUF -1 0 4542 (_ent (_in ))))
		(_port (_int CLK_IBUF_BUFG -1 0 4543 (_ent (_in ))))
		(_port (_int CLR_IBUF -1 0 4544 (_ent (_in ))))
		(_port (_int COUNT_reg[0]_1 -1 0 4546 (_ent (_in ))))
		(_port (_int COUNT_reg[0]_2 -1 0 4547 (_ent (_in ))))
		(_port (_int COUNT_reg[0]_3 -1 0 4548 (_ent (_in ))))
		(_port (_int COUNT_reg[0]_4 -1 0 4549 (_ent (_in ))))
		(_port (_int COUNT_reg[0]_5 -1 0 4550 (_ent (_in ))))
		(_port (_int COUNT_reg[2] -1 0 4551 (_ent (_in ))))
		(_port (_int COUNT_reg[2]_0 -1 0 4552 (_ent (_in ))))
		(_port (_int En2_reg -1 0 4554 (_ent (_out ))))
		(_port (_int ENABLE2 -1 0 4553 (_ent (_in ))))
		(_port (_int NET7792 -1 0 4555 (_ent (_in ))))
		(_sig (_int BUS14456[0] -1 0 4564 (_arch (_uni))))
		(_sig (_int BUS14456[1] -1 0 4569 (_arch (_uni))))
		(_sig (_int BUS14456[2] -1 0 4574 (_arch (_uni))))
		(_sig (_int BUS14456[3] -1 0 4579 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_0[0] -1 0 4606 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_0[1] -1 0 4611 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_0[2] -1 0 4616 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_0[3] -1 0 4621 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_0[4] -1 0 4626 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_0[5] -1 0 4631 (_arch (_uni))))
		(_sig (_int COUNT_reg[0]_0[6] -1 0 4636 (_arch (_uni))))
		(_sig (_int COUNT_reg[1][0] -1 0 4666 (_arch (_uni))))
		(_sig (_int COUNT_reg[1][1] -1 0 4671 (_arch (_uni))))
		(_sig (_int COUNT_reg[1][2] -1 0 4676 (_arch (_uni))))
		(_sig (_int COUNT_reg[1][3] -1 0 4681 (_arch (_uni))))
		(_sig (_int COUNT_reg[1][4] -1 0 4686 (_arch (_uni))))
		(_sig (_int COUNT_reg[1][5] -1 0 4691 (_arch (_uni))))
		(_sig (_int COUNT_reg[1][6] -1 0 4696 (_arch (_uni))))
		(_sig (_int D[0] -1 0 4711 (_arch (_uni))))
		(_sig (_int D[1] -1 0 4716 (_arch (_uni))))
		(_sig (_int D[2] -1 0 4721 (_arch (_uni))))
		(_sig (_int D[3] -1 0 4726 (_arch (_uni))))
		(_sig (_int D[4] -1 0 4731 (_arch (_uni))))
		(_sig (_int D[5] -1 0 4736 (_arch (_uni))))
		(_sig (_int D[6] -1 0 4741 (_arch (_uni))))
		(_sig (_int min_n_7 -1 0 4761 (_arch (_uni))))
		(_type (_int ~std_logic_vector{2~downto~0}~ 0 0 (_array -1((_dto i 2 i 0)))))
		(_type (_int ~std_logic_vector{1~downto~0}~ 0 0 (_array -1((_dto i 1 i 0)))))
		(_type (_int ~std_logic_vector{26~downto~1}~ 0 0 (_array -1((_dto i 26 i 1)))))
		(_type (_int ~std_logic_vector{26~downto~0}~ 0 0 (_array -1((_dto i 26 i 0)))))
		(_type (_int ~std_logic_vector{2~to~2}~ 0 0 (_array -1((_to i 2 i 2)))))
		(_type (_int ~std_logic_vector{7~downto~4}~ 0 0 (_array -1((_dto i 7 i 4)))))
		(_type (_int ~std_logic_vector{7~downto~0}~ 0 0 (_array -1((_dto i 7 i 0)))))
		(_prcs
			(line_9(_arch -1 0 0 ((_alias((COUNT_reg(6)) (COUNT_reg[0]_0[0]))))))
			(line_10(_arch -1 0 0 ((_alias((COUNT_reg(5)) (COUNT_reg[0]_0[1]))))))
			(line_11(_arch -1 0 0 ((_alias((COUNT_reg(4)) (COUNT_reg[0]_0[2]))))))
			(line_12(_arch -1 0 0 ((_alias((COUNT_reg(3)) (COUNT_reg[0]_0[3]))))))
			(line_13(_arch -1 0 0 ((_alias((COUNT_reg(2)) (COUNT_reg[0]_0[4]))))))
			(line_14(_arch -1 0 0 ((_alias((COUNT_reg(1)) (COUNT_reg[0]_0[5]))))))
			(line_15(_arch -1 0 0 ((_alias((COUNT_reg(0)) (COUNT_reg[0]_0[6]))))))
			(line_21(_arch -1 0 0 ((_alias((COUNT_reg(-5)) (COUNT_reg[1][0]))))))
			(line_22(_arch -1 0 0 ((_alias((COUNT_reg(-4)) (COUNT_reg[1][1]))))))
			(line_23(_arch -1 0 0 ((_alias((COUNT_reg(-3)) (COUNT_reg[1][2]))))))
			(line_24(_arch -1 0 0 ((_alias((COUNT_reg(-2)) (COUNT_reg[1][3]))))))
			(line_25(_arch -1 0 0 ((_alias((COUNT_reg(-1)) (COUNT_reg[1][4]))))))
			(line_26(_arch -1 0 0 ((_alias((COUNT_reg(0)) (COUNT_reg[1][5]))))))
			(line_27(_arch -1 0 0 ((_alias((COUNT_reg(1)) (COUNT_reg[1][6]))))))
		))
	(_comp
		(Minute_counter
			(_object
			(_port (_int BUS14456 4 0 0 (_ent (_out))))
			(_port (_int COUNT_reg 1 0 0 (_ent (_out))))
			(_port (_int CLK_IBUF_BUFG -1 0 7 (_ent (_in ))))
			(_port (_int CLR_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[0]_0 -1 0 7 (_ent (_out ))))
			(_port (_int COUNT_reg[0]_1 -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[0]_2 -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[1]_0 -1 0 7 (_ent (_out ))))))
		(Second_counter
			(_object
			(_port (_int COUNT_reg 1 0 0 (_ent (_out))))
			(_port (_int COUNT_reg 1 0 0 (_ent (_inout))))
			(_port (_int D 2 0 0 (_ent (_out))))
			(_port (_int CE_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int CLK_IBUF_BUFG -1 0 7 (_ent (_in ))))
			(_port (_int CLR_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[0]_1 -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[0]_2 -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[0]_3 -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[0]_4 -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[2] -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[2]_0 -1 0 7 (_ent (_in ))))
			(_port (_int En2_reg -1 0 7 (_ent (_out ))))
			(_port (_int ENABLE2 -1 0 7 (_ent (_in ))))
			(_port (_int NET7792 -1 0 7 (_ent (_in )))))))
	(_inst min 0 4562 (_comp Minute_counter)
		(_port
			 ((BUS14456(0)) (BUS14456(2)))
			 ((BUS14456(1)) (BUS14456(3)))
			 ((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
			 ((CLR_IBUF) (CLR_IBUF))
			 ((COUNT_reg(0)) (min_n_7))
			 ((COUNT_reg[0]_0) (BUS14456(0)))
			 ((COUNT_reg[0]_1) (COUNT_reg[0]_4))
			 ((COUNT_reg[0]_2) (COUNT_reg[0]_5))
			 ((COUNT_reg[1][6:0]) (COUNT_reg[1][6:0]))
			 ((COUNT_reg[1][6:0]) (COUNT_reg[1][6:0]))
			 ((COUNT_reg[1][6:0]) (COUNT_reg[1][6:0]))
			 ((COUNT_reg[1][6:0]) (COUNT_reg[1][6:0]))
			 ((COUNT_reg[1][6:0]) (COUNT_reg[1][6:0]))
			 ((COUNT_reg[1][6:0]) (COUNT_reg[1][6:0]))
			 ((COUNT_reg[1][6:0]) (COUNT_reg[1][6:0]))
			 ((COUNT_reg[1]_0) (BUS14456(1))))
		(_use (_ent . Minute_counter)
			(_port
				((BUS14456) (BUS14456))
				((COUNT_reg) (COUNT_reg))
				((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
				((CLR_IBUF) (CLR_IBUF))
				((COUNT_reg[0]_0) (COUNT_reg[0]_0))
				((COUNT_reg[0]_1) (COUNT_reg[0]_1))
				((COUNT_reg[0]_2) (COUNT_reg[0]_2))
				((COUNT_reg[1]_0) (COUNT_reg[1]_0)))))
	(_inst sec 0 4563 (_comp Second_counter)
		(_port
			 ((CE_IBUF) (CE_IBUF))
			 ((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
			 ((CLR_IBUF) (CLR_IBUF))
			 ((COUNT_reg(6)) (COUNT_reg(6)))
			 ((COUNT_reg(5)) (COUNT_reg(5)))
			 ((COUNT_reg(4)) (COUNT_reg(4)))
			 ((COUNT_reg(3)) (COUNT_reg(3)))
			 ((COUNT_reg(2)) (COUNT_reg(2)))
			 ((COUNT_reg(1)) (COUNT_reg(1)))
			 ((COUNT_reg(0)) (COUNT_reg(0)))
			 ((COUNT_reg(0)) (COUNT_reg(0)))
			 ((COUNT_reg[0]_1) (min_n_7))
			 ((COUNT_reg[0]_2) (COUNT_reg[0]_1))
			 ((COUNT_reg[0]_3) (COUNT_reg[0]_2))
			 ((COUNT_reg[0]_4) (COUNT_reg[0]_3))
			 ((COUNT_reg[2]) (COUNT_reg[2]))
			 ((COUNT_reg[2]_0) (COUNT_reg[2]_0))
			 ((D(0)) (D(0)))
			 ((D(1)) (D(1)))
			 ((D(2)) (D(2)))
			 ((D(3)) (D(3)))
			 ((D(4)) (D(4)))
			 ((D(5)) (D(5)))
			 ((D(6)) (D(6)))
			 ((En2_reg) (En2_reg))
			 ((ENABLE2) (ENABLE2))
			 ((NET7792) (NET7792)))
		(_use (_ent . Second_counter)
			(_port
				((COUNT_reg) (COUNT_reg))
				((COUNT_reg) (COUNT_reg))
				((D) (D))
				((CE_IBUF) (CE_IBUF))
				((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
				((CLR_IBUF) (CLR_IBUF))
				((COUNT_reg[0]_1) (COUNT_reg[0]_1))
				((COUNT_reg[0]_2) (COUNT_reg[0]_2))
				((COUNT_reg[0]_3) (COUNT_reg[0]_3))
				((COUNT_reg[0]_4) (COUNT_reg[0]_4))
				((COUNT_reg[2]) (COUNT_reg[2]))
				((COUNT_reg[2]_0) (COUNT_reg[2]_0))
				((En2_reg) (En2_reg))
				((ENABLE2) (ENABLE2))
				((NET7792) (NET7792))))))
(_unit EDIF 1.0.4.38 (Timer_Setter 0 7 (Timer_Setter 0 7))
	(_version vf5)
	(_time 1738117677771 1 1)
	(_source(\./../synthesis/top.edn\))
	(_parameters tan)
	(_code cacfc79f929dcadccfcdd893cdcfc9cccfcdcecdce)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_ent (_time 1738117677771))
	(_object
		(_type (_ext ~extieee.std_logic_1164.std_logic (1 std_logic)))
		(_port (_int CE_IBUF -1 0 6073 (_ent (_in ))))
		(_port (_int CLK_IBUF_BUFG -1 0 6074 (_ent (_in ))))
		(_port (_int CLR_IBUF -1 0 6075 (_ent (_in ))))
		(_port (_int D1_IBUF -1 0 6076 (_ent (_in ))))
		(_port (_int D2_IBUF -1 0 6077 (_ent (_in ))))
		(_port (_int D3_IBUF -1 0 6078 (_ent (_in ))))
		(_port (_int D4_IBUF -1 0 6079 (_ent (_in ))))
		(_port (_int D5_IBUF -1 0 6080 (_ent (_in ))))
		(_port (_int D6_IBUF -1 0 6081 (_ent (_in ))))
		(_port (_int D7_IBUF -1 0 6082 (_ent (_in ))))
		(_port (_int D8_IBUF -1 0 6083 (_ent (_in ))))
		(_port (_int NET7768 -1 0 6084 (_ent (_out ))))
		(_port (_int NET7772 -1 0 6085 (_ent (_out ))))
		(_port (_int NET7776 -1 0 6086 (_ent (_out ))))
		(_port (_int NET7780 -1 0 6087 (_ent (_out ))))
		(_port (_int NET7784 -1 0 6088 (_ent (_out ))))
		(_port (_int NET7792 -1 0 6089 (_ent (_out ))))
		(_port (_int NET7800 -1 0 6090 (_ent (_out ))))
		(_port (_int NET7808 -1 0 6091 (_ent (_out ))))
		(_port (_int Set_Impulse_IBUF -1 0 6093 (_ent (_in ))))
		(_port (_int STOP_IBUF -1 0 6092 (_ent (_in ))))
		(_sig (_int r_D1 -1 0 6292 (_arch (_uni))))
		(_sig (_int r_D2 -1 0 6297 (_arch (_uni))))
		(_sig (_int r_D3 -1 0 6302 (_arch (_uni))))
		(_sig (_int r_D4 -1 0 6307 (_arch (_uni))))
		(_sig (_int r_D5 -1 0 6312 (_arch (_uni))))
		(_sig (_int r_D6 -1 0 6317 (_arch (_uni))))
		(_sig (_int r_D7 -1 0 6322 (_arch (_uni))))
		(_sig (_int r_D8 -1 0 6327 (_arch (_uni))))
		(_type (_int ~std_logic_vector{3~downto~0}~ 0 0 (_array -1((_dto i 3 i 0)))))
		(_type (_int ~std_logic_vector{2~downto~0}~ 0 0 (_array -1((_dto i 2 i 0)))))
		(_type (_int ~std_logic_vector{0~to~0}~ 0 0 (_array -1((_to i 0 i 0)))))
		(_type (_int ~std_logic_vector{6~downto~0}~ 0 0 (_array -1((_dto i 6 i 0)))))
		(_type (_int ~std_logic_vector{1~downto~0}~ 0 0 (_array -1((_dto i 1 i 0)))))
		(_type (_int ~std_logic_vector{26~downto~1}~ 0 0 (_array -1((_dto i 26 i 1)))))
		(_type (_int ~std_logic_vector{26~downto~0}~ 0 0 (_array -1((_dto i 26 i 0)))))
		(_type (_int ~std_logic_vector{2~to~2}~ 0 0 (_array -1((_to i 2 i 2)))))
		(_type (_int ~std_logic_vector{7~downto~4}~ 0 0 (_array -1((_dto i 7 i 4)))))
		(_type (_int ~std_logic_vector{7~downto~0}~ 0 0 (_array -1((_dto i 7 i 0)))))
	)
	(_comp
		(LUT3
			(_object
			(_port (_int I0 -1 0 7 (_ent (_in ))))
			(_port (_int I1 -1 0 7 (_ent (_in ))))
			(_port (_int I2 -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(FDCE
			(_object
			(_port (_int C -1 0 7 (_ent (_in ))))
			(_port (_int CE -1 0 7 (_ent (_in ))))
			(_port (_int CLR -1 0 7 (_ent (_in ))))
			(_port (_int D -1 0 7 (_ent (_in ))))
			(_port (_int Q -1 0 7 (_ent (_out )))))))
	(_inst r_D1_i_1 0 6096 (_comp LUT3)
		(_port
			 ((I0) (D1_IBUF))
			 ((I1) (Set_Impulse_IBUF))
			 ((I2) (STOP_IBUF))
			 ((O) (r_D1)))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"80"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst r_D1_reg 0 6100 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (r_D1))
			 ((Q) (NET7768)))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst r_D2_i_1 0 6103 (_comp LUT3)
		(_port
			 ((I0) (D2_IBUF))
			 ((I1) (Set_Impulse_IBUF))
			 ((I2) (STOP_IBUF))
			 ((O) (r_D2)))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"80"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst r_D2_reg 0 6107 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (r_D2))
			 ((Q) (NET7772)))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst r_D3_i_1 0 6110 (_comp LUT3)
		(_port
			 ((I0) (D3_IBUF))
			 ((I1) (Set_Impulse_IBUF))
			 ((I2) (STOP_IBUF))
			 ((O) (r_D3)))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"80"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst r_D3_reg 0 6114 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (r_D3))
			 ((Q) (NET7776)))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst r_D4_i_1 0 6117 (_comp LUT3)
		(_port
			 ((I0) (D4_IBUF))
			 ((I1) (Set_Impulse_IBUF))
			 ((I2) (STOP_IBUF))
			 ((O) (r_D4)))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"80"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst r_D4_reg 0 6121 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (r_D4))
			 ((Q) (NET7780)))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst r_D5_i_1 0 6124 (_comp LUT3)
		(_port
			 ((I0) (D5_IBUF))
			 ((I1) (Set_Impulse_IBUF))
			 ((I2) (STOP_IBUF))
			 ((O) (r_D5)))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"80"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst r_D5_reg 0 6128 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (r_D5))
			 ((Q) (NET7784)))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst r_D6_i_1 0 6131 (_comp LUT3)
		(_port
			 ((I0) (D6_IBUF))
			 ((I1) (Set_Impulse_IBUF))
			 ((I2) (STOP_IBUF))
			 ((O) (r_D6)))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"80"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst r_D6_reg 0 6135 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (r_D6))
			 ((Q) (NET7792)))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst r_D7_i_1 0 6138 (_comp LUT3)
		(_port
			 ((I0) (D7_IBUF))
			 ((I1) (Set_Impulse_IBUF))
			 ((I2) (STOP_IBUF))
			 ((O) (r_D7)))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"80"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst r_D7_reg 0 6142 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (r_D7))
			 ((Q) (NET7800)))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q)))))
	(_inst r_D8_i_1 0 6145 (_comp LUT3)
		(_port
			 ((I0) (D8_IBUF))
			 ((I1) (Set_Impulse_IBUF))
			 ((I2) (STOP_IBUF))
			 ((O) (r_D8)))
		(_use (_ent hdi_primitives LUT3)
			(_gen
				((INIT) (_string \X"80"\)))
			(_port
				((I0) (I0))
				((I1) (I1))
				((I2) (I2))
				((O) (O)))))
	(_inst r_D8_reg 0 6149 (_comp FDCE)
		(_port
			 ((C) (CLK_IBUF_BUFG))
			 ((CE) (CE_IBUF))
			 ((CLR) (CLR_IBUF))
			 ((D) (r_D8))
			 ((Q) (NET7808)))
		(_use (_ent hdi_primitives FDCE)
			(_gen
				((INIT) ((i 0))))
			(_port
				((C) (C))
				((CE) (CE))
				((CLR) (CLR))
				((D) (D))
				((Q) (Q))))))
(_unit EDIF 1.0.4.38 (Top 0 7 (Top 0 7))
	(_version vf5)
	(_time 1738117677771 1 1)
	(_source(\./../synthesis/top.edn\))
	(_parameters tan)
	(_code cacfc79fcd9c9edfcecc8c919bcfcecc9ccdcacfce)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_ent (_time 1738117677771))
	(_object
		(_type (_ext ~extieee.std_logic_1164.std_logic (1 std_logic)))
		(_type (_int ~std_logic_vector{3~downto~0}~ 0 0 (_array -1((_dto i 3 i 0)))))
		(_sig (_int BUS14398 0 0 6394 (_arch (_uni))))
		(_sig (_int BUS14456 0 0 6414 (_arch (_uni))))
		(_type (_int ~std_logic_vector{1~downto~0}~ 0 0 (_array -1((_dto i 1 i 0)))))
		(_sig (_int counter2 1 0 6937 (_arch (_uni))))
		(_type (_int ~std_logic_vector{6~downto~0}~ 0 0 (_array -1((_dto i 6 i 0)))))
		(_sig (_int digit_to_7seg 2 0 6949 (_arch (_uni))))
		(_sig (_int digit_to_7seg_0 2 0 6984 (_arch (_uni))))
		(_port (_int seg_out 2 0 6352 (_ent (_out))))
		(_sig (_int seg_out_OBUF 2 0 7054 (_arch (_uni))))
		(_type (_int ~std_logic_vector{7~downto~0}~ 0 0 (_array -1((_dto i 7 i 0)))))
		(_port (_int seg_select 3 0 6353 (_ent (_out))))
		(_sig (_int seg_select_OBUF 3 0 7129 (_arch (_uni))))
		(_port (_int CE -1 0 6338 (_ent (_in ))))
		(_port (_int CLK -1 0 6339 (_ent (_in ))))
		(_port (_int CLR -1 0 6340 (_ent (_in ))))
		(_port (_int D1 -1 0 6341 (_ent (_in ))))
		(_port (_int D2 -1 0 6342 (_ent (_in ))))
		(_port (_int D3 -1 0 6343 (_ent (_in ))))
		(_port (_int D4 -1 0 6344 (_ent (_in ))))
		(_port (_int D5 -1 0 6345 (_ent (_in ))))
		(_port (_int D6 -1 0 6346 (_ent (_in ))))
		(_port (_int D7 -1 0 6347 (_ent (_in ))))
		(_port (_int D8 -1 0 6348 (_ent (_in ))))
		(_port (_int SELECT -1 0 6349 (_ent (_in ))))
		(_port (_int Set_Impulse -1 0 6351 (_ent (_in ))))
		(_port (_int STOP -1 0 6350 (_ent (_in ))))
		(_sig (_int CE_IBUF -1 0 6439 (_arch (_uni))))
		(_sig (_int CLK_IBUF -1 0 6456 (_arch (_uni))))
		(_sig (_int CLK_IBUF_BUFG -1 0 6461 (_arch (_uni))))
		(_sig (_int CLR_IBUF -1 0 6478 (_arch (_uni))))
		(_sig (_int D1_IBUF -1 0 6495 (_arch (_uni))))
		(_sig (_int D2_IBUF -1 0 6505 (_arch (_uni))))
		(_sig (_int D3_IBUF -1 0 6515 (_arch (_uni))))
		(_sig (_int D4_IBUF -1 0 6525 (_arch (_uni))))
		(_sig (_int D5_IBUF -1 0 6535 (_arch (_uni))))
		(_sig (_int D6_IBUF -1 0 6545 (_arch (_uni))))
		(_sig (_int D7_IBUF -1 0 6555 (_arch (_uni))))
		(_sig (_int D8_IBUF -1 0 6565 (_arch (_uni))))
		(_sig (_int ENABLE1 -1 0 6570 (_arch (_uni))))
		(_sig (_int ENABLE2 -1 0 6576 (_arch (_uni))))
		(_sig (_int NET7768 -1 0 6582 (_arch (_uni))))
		(_sig (_int NET7772 -1 0 6587 (_arch (_uni))))
		(_sig (_int NET7776 -1 0 6592 (_arch (_uni))))
		(_sig (_int NET7780 -1 0 6597 (_arch (_uni))))
		(_sig (_int NET7784 -1 0 6602 (_arch (_uni))))
		(_sig (_int NET7792 -1 0 6607 (_arch (_uni))))
		(_sig (_int NET7800 -1 0 6612 (_arch (_uni))))
		(_sig (_int NET7808 -1 0 6617 (_arch (_uni))))
		(_sig (_int seg_out[0] -1 0 7019 (_arch (_uni))))
		(_sig (_int seg_out[1] -1 0 7024 (_arch (_uni))))
		(_sig (_int seg_out[2] -1 0 7029 (_arch (_uni))))
		(_sig (_int seg_out[3] -1 0 7034 (_arch (_uni))))
		(_sig (_int seg_out[4] -1 0 7039 (_arch (_uni))))
		(_sig (_int seg_out[5] -1 0 7044 (_arch (_uni))))
		(_sig (_int seg_out[6] -1 0 7049 (_arch (_uni))))
		(_sig (_int seg_select[0] -1 0 7089 (_arch (_uni))))
		(_sig (_int seg_select[1] -1 0 7094 (_arch (_uni))))
		(_sig (_int seg_select[2] -1 0 7099 (_arch (_uni))))
		(_sig (_int seg_select[3] -1 0 7104 (_arch (_uni))))
		(_sig (_int seg_select[4] -1 0 7109 (_arch (_uni))))
		(_sig (_int seg_select[5] -1 0 7114 (_arch (_uni))))
		(_sig (_int seg_select[6] -1 0 7119 (_arch (_uni))))
		(_sig (_int seg_select[7] -1 0 7124 (_arch (_uni))))
		(_sig (_int SELECT_IBUF -1 0 6627 (_arch (_uni))))
		(_sig (_int Set_Impulse_IBUF -1 0 6648 (_arch (_uni))))
		(_sig (_int STOP_IBUF -1 0 6637 (_arch (_uni))))
		(_sig (_int U13_n_0 -1 0 6653 (_arch (_uni))))
		(_sig (_int U13_n_1 -1 0 6658 (_arch (_uni))))
		(_sig (_int U13_n_2 -1 0 6663 (_arch (_uni))))
		(_sig (_int U13_n_3 -1 0 6668 (_arch (_uni))))
		(_sig (_int U13_n_4 -1 0 6673 (_arch (_uni))))
		(_sig (_int U13_n_5 -1 0 6678 (_arch (_uni))))
		(_sig (_int U13_n_6 -1 0 6683 (_arch (_uni))))
		(_sig (_int U14_n_0 -1 0 6688 (_arch (_uni))))
		(_sig (_int U14_n_1 -1 0 6693 (_arch (_uni))))
		(_sig (_int U14_n_2 -1 0 6698 (_arch (_uni))))
		(_sig (_int U14_n_3 -1 0 6703 (_arch (_uni))))
		(_sig (_int U14_n_4 -1 0 6708 (_arch (_uni))))
		(_sig (_int U14_n_5 -1 0 6713 (_arch (_uni))))
		(_sig (_int U14_n_6 -1 0 6718 (_arch (_uni))))
		(_sig (_int U3_n_0 -1 0 6723 (_arch (_uni))))
		(_sig (_int U3_n_1 -1 0 6728 (_arch (_uni))))
		(_sig (_int U3_n_10 -1 0 6733 (_arch (_uni))))
		(_sig (_int U3_n_11 -1 0 6738 (_arch (_uni))))
		(_sig (_int U3_n_12 -1 0 6743 (_arch (_uni))))
		(_sig (_int U3_n_13 -1 0 6748 (_arch (_uni))))
		(_sig (_int U3_n_14 -1 0 6753 (_arch (_uni))))
		(_sig (_int U3_n_15 -1 0 6758 (_arch (_uni))))
		(_sig (_int U3_n_16 -1 0 6763 (_arch (_uni))))
		(_sig (_int U3_n_17 -1 0 6768 (_arch (_uni))))
		(_sig (_int U3_n_18 -1 0 6773 (_arch (_uni))))
		(_sig (_int U3_n_19 -1 0 6778 (_arch (_uni))))
		(_sig (_int U3_n_20 -1 0 6783 (_arch (_uni))))
		(_sig (_int U3_n_21 -1 0 6788 (_arch (_uni))))
		(_sig (_int U3_n_22 -1 0 6793 (_arch (_uni))))
		(_sig (_int U3_n_9 -1 0 6798 (_arch (_uni))))
		(_sig (_int U4_n_0 -1 0 6803 (_arch (_uni))))
		(_sig (_int U4_n_1 -1 0 6808 (_arch (_uni))))
		(_sig (_int U4_n_10 -1 0 6813 (_arch (_uni))))
		(_sig (_int U4_n_11 -1 0 6818 (_arch (_uni))))
		(_sig (_int U4_n_12 -1 0 6823 (_arch (_uni))))
		(_sig (_int U4_n_13 -1 0 6828 (_arch (_uni))))
		(_sig (_int U4_n_14 -1 0 6833 (_arch (_uni))))
		(_sig (_int U4_n_15 -1 0 6838 (_arch (_uni))))
		(_sig (_int U4_n_16 -1 0 6843 (_arch (_uni))))
		(_sig (_int U4_n_17 -1 0 6848 (_arch (_uni))))
		(_sig (_int U4_n_18 -1 0 6853 (_arch (_uni))))
		(_sig (_int U4_n_19 -1 0 6858 (_arch (_uni))))
		(_sig (_int U4_n_20 -1 0 6863 (_arch (_uni))))
		(_sig (_int U4_n_21 -1 0 6868 (_arch (_uni))))
		(_sig (_int U4_n_22 -1 0 6873 (_arch (_uni))))
		(_sig (_int U4_n_9 -1 0 6878 (_arch (_uni))))
		(_sig (_int U6_n_0 -1 0 6883 (_arch (_uni))))
		(_sig (_int U6_n_1 -1 0 6888 (_arch (_uni))))
		(_sig (_int U6_n_2 -1 0 6894 (_arch (_uni))))
		(_sig (_int U6_n_3 -1 0 6900 (_arch (_uni))))
		(_sig (_int U6_n_4 -1 0 6906 (_arch (_uni))))
		(_sig (_int U6_n_5 -1 0 6911 (_arch (_uni))))
		(_sig (_int U6_n_6 -1 0 6916 (_arch (_uni))))
		(_sig (_int U6_n_7 -1 0 6921 (_arch (_uni))))
		(_sig (_int U6_n_8 -1 0 6926 (_arch (_uni))))
		(_sig (_int U6_n_9 -1 0 6931 (_arch (_uni))))
		(_type (_int ~std_logic_vector{2~downto~0}~ 0 0 (_array -1((_dto i 2 i 0)))))
		(_type (_int ~std_logic_vector{0~to~0}~ 0 0 (_array -1((_to i 0 i 0)))))
		(_type (_int ~std_logic_vector{26~downto~1}~ 0 0 (_array -1((_dto i 26 i 1)))))
		(_type (_int ~std_logic_vector{26~downto~0}~ 0 0 (_array -1((_dto i 26 i 0)))))
		(_type (_int ~std_logic_vector{2~to~2}~ 0 0 (_array -1((_to i 2 i 2)))))
		(_type (_int ~std_logic_vector{7~downto~4}~ 0 0 (_array -1((_dto i 7 i 4)))))
	)
	(_comp
		(IBUF
			(_object
			(_port (_int I -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(BUFG
			(_object
			(_port (_int I -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(OBUF
			(_object
			(_port (_int I -1 0 7 (_ent (_in ))))
			(_port (_int O -1 0 7 (_ent (_out ))))))
		(Decoder
			(_object
			(_port (_int BUS14398 0 0 0 (_ent (_in))))
			(_port (_int counter2 1 0 0 (_ent (_in))))
			(_port (_int D 2 0 0 (_ent (_in))))
			(_port (_int seg1_reg 2 0 0 (_ent (_in))))
			(_port (_int seg2_reg 2 0 0 (_ent (_in))))
			(_port (_int CE_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int CLK_IBUF_BUFG -1 0 7 (_ent (_in ))))
			(_port (_int CLR_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int seg3_reg[0]_0 -1 0 7 (_ent (_out ))))
			(_port (_int seg3_reg[1]_0 -1 0 7 (_ent (_out ))))
			(_port (_int seg3_reg[2]_0 -1 0 7 (_ent (_out ))))
			(_port (_int seg3_reg[3]_0 -1 0 7 (_ent (_out ))))
			(_port (_int seg3_reg[4]_0 -1 0 7 (_ent (_out ))))
			(_port (_int seg3_reg[5]_0 -1 0 7 (_ent (_out ))))
			(_port (_int seg3_reg[6]_0 -1 0 7 (_ent (_out ))))))
		(Decoder_0
			(_object
			(_port (_int BUS14456 0 0 0 (_ent (_in))))
			(_port (_int counter2 1 0 0 (_ent (_in))))
			(_port (_int D 2 0 0 (_ent (_in))))
			(_port (_int seg1_reg 2 0 0 (_ent (_in))))
			(_port (_int seg2_reg 2 0 0 (_ent (_in))))
			(_port (_int CE_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int CLK_IBUF_BUFG -1 0 7 (_ent (_in ))))
			(_port (_int CLR_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int seg3_reg[0]_0 -1 0 7 (_ent (_out ))))
			(_port (_int seg3_reg[1]_0 -1 0 7 (_ent (_out ))))
			(_port (_int seg3_reg[2]_0 -1 0 7 (_ent (_out ))))
			(_port (_int seg3_reg[3]_0 -1 0 7 (_ent (_out ))))
			(_port (_int seg3_reg[4]_0 -1 0 7 (_ent (_out ))))
			(_port (_int seg3_reg[5]_0 -1 0 7 (_ent (_out ))))
			(_port (_int seg3_reg[6]_0 -1 0 7 (_ent (_out ))))))
		(Seven_seg_driver
			(_object
			(_port (_int counter2_reg 1 0 0 (_ent (_out))))
			(_port (_int Q 2 0 0 (_ent (_out))))
			(_port (_int seg_select_reg 3 0 0 (_ent (_out))))
			(_port (_int CE_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int CLK_IBUF_BUFG -1 0 7 (_ent (_in ))))
			(_port (_int CLR_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int seg_out_reg[0]_0 -1 0 7 (_ent (_in ))))
			(_port (_int seg_out_reg[0]_1 -1 0 7 (_ent (_in ))))
			(_port (_int seg_out_reg[1]_0 -1 0 7 (_ent (_in ))))
			(_port (_int seg_out_reg[1]_1 -1 0 7 (_ent (_in ))))
			(_port (_int seg_out_reg[2]_0 -1 0 7 (_ent (_in ))))
			(_port (_int seg_out_reg[2]_1 -1 0 7 (_ent (_in ))))
			(_port (_int seg_out_reg[3]_0 -1 0 7 (_ent (_in ))))
			(_port (_int seg_out_reg[3]_1 -1 0 7 (_ent (_in ))))
			(_port (_int seg_out_reg[4]_0 -1 0 7 (_ent (_in ))))
			(_port (_int seg_out_reg[4]_1 -1 0 7 (_ent (_in ))))
			(_port (_int seg_out_reg[5]_0 -1 0 7 (_ent (_in ))))
			(_port (_int seg_out_reg[5]_1 -1 0 7 (_ent (_in ))))
			(_port (_int seg_out_reg[6]_0 -1 0 7 (_ent (_in ))))
			(_port (_int seg_out_reg[6]_1 -1 0 7 (_ent (_in ))))))
		(Timer_Clock
			(_object
			(_port (_int BUS14398 0 0 0 (_ent (_out))))
			(_port (_int COUNT_reg 8 0 0 (_ent (_out))))
			(_port (_int COUNT_reg 5 0 0 (_ent (_out))))
			(_port (_int D 2 0 0 (_ent (_out))))
			(_port (_int CE_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int CLK_IBUF_BUFG -1 0 7 (_ent (_in ))))
			(_port (_int CLR_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[0]_0 -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[0]_1 -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[0]_2 -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[0]_3 -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[0]_4 -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[2]_0 -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[2]_1 -1 0 7 (_ent (_in ))))
			(_port (_int En1_reg -1 0 7 (_ent (_out ))))
			(_port (_int ENABLE1 -1 0 7 (_ent (_in ))))
			(_port (_int NET7772 -1 0 7 (_ent (_in ))))))
		(Timer_Clock_1
			(_object
			(_port (_int BUS14456 0 0 0 (_ent (_out))))
			(_port (_int COUNT_reg 5 0 0 (_ent (_inout))))
			(_port (_int COUNT_reg 5 0 0 (_ent (_out))))
			(_port (_int D 2 0 0 (_ent (_out))))
			(_port (_int CE_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int CLK_IBUF_BUFG -1 0 7 (_ent (_in ))))
			(_port (_int CLR_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[0]_1 -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[0]_2 -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[0]_3 -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[0]_4 -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[0]_5 -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[2] -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[2]_0 -1 0 7 (_ent (_in ))))
			(_port (_int En2_reg -1 0 7 (_ent (_out ))))
			(_port (_int ENABLE2 -1 0 7 (_ent (_in ))))
			(_port (_int NET7792 -1 0 7 (_ent (_in ))))))
		(Switch
			(_object
			(_port (_int CE_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int CLK_IBUF_BUFG -1 0 7 (_ent (_in ))))
			(_port (_int CLR_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int ENABLE1 -1 0 7 (_ent (_out ))))
			(_port (_int ENABLE2 -1 0 7 (_ent (_out ))))
			(_port (_int SELECT_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int STOP_IBUF -1 0 7 (_ent (_in ))))))
		(Prescaler
			(_object
			(_port (_int COUNT_reg 5 0 0 (_ent (_in))))
			(_port (_int CE_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int CLK_IBUF_BUFG -1 0 7 (_ent (_in ))))
			(_port (_int CLR_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[0]_0 -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[0]_1 -1 0 7 (_ent (_in ))))
			(_port (_int COUNT_reg[0]_2 -1 0 7 (_ent (_in ))))
			(_port (_int Divider_reg[10]_0 -1 0 7 (_ent (_out ))))
			(_port (_int Divider_reg[14]_0 -1 0 7 (_ent (_out ))))
			(_port (_int Divider_reg[6]_0 -1 0 7 (_ent (_out ))))
			(_port (_int Divider_reg[7]_0 -1 0 7 (_ent (_out ))))
			(_port (_int En1_reg -1 0 7 (_ent (_out ))))
			(_port (_int En2_reg -1 0 7 (_ent (_out ))))
			(_port (_int ENABLE1 -1 0 7 (_ent (_in ))))
			(_port (_int ENABLE2 -1 0 7 (_ent (_in ))))
			(_port (_int NET7768 -1 0 7 (_ent (_in ))))
			(_port (_int NET7776 -1 0 7 (_ent (_in ))))
			(_port (_int NET7780 -1 0 7 (_ent (_in ))))
			(_port (_int NET7784 -1 0 7 (_ent (_in ))))
			(_port (_int NET7800 -1 0 7 (_ent (_in ))))
			(_port (_int NET7808 -1 0 7 (_ent (_in ))))
			(_port (_int r_D3_reg -1 0 7 (_ent (_out ))))
			(_port (_int r_D4_reg -1 0 7 (_ent (_out ))))
			(_port (_int r_D7_reg -1 0 7 (_ent (_out ))))
			(_port (_int r_D8_reg -1 0 7 (_ent (_out ))))))
		(Timer_Setter
			(_object
			(_port (_int CE_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int CLK_IBUF_BUFG -1 0 7 (_ent (_in ))))
			(_port (_int CLR_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int D1_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int D2_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int D3_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int D4_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int D5_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int D6_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int D7_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int D8_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int NET7768 -1 0 7 (_ent (_out ))))
			(_port (_int NET7772 -1 0 7 (_ent (_out ))))
			(_port (_int NET7776 -1 0 7 (_ent (_out ))))
			(_port (_int NET7780 -1 0 7 (_ent (_out ))))
			(_port (_int NET7784 -1 0 7 (_ent (_out ))))
			(_port (_int NET7792 -1 0 7 (_ent (_out ))))
			(_port (_int NET7800 -1 0 7 (_ent (_out ))))
			(_port (_int NET7808 -1 0 7 (_ent (_out ))))
			(_port (_int Set_Impulse_IBUF -1 0 7 (_ent (_in ))))
			(_port (_int STOP_IBUF -1 0 7 (_ent (_in )))))))
	(_inst CE_IBUF_inst 0 6356 (_comp IBUF)
		(_port
			 ((I) (CE))
			 ((O) (CE_IBUF)))
		(_use (_ent hdi_primitives IBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst CLK_IBUF_BUFG_inst 0 6357 (_comp BUFG)
		(_port
			 ((I) (CLK_IBUF))
			 ((O) (CLK_IBUF_BUFG)))
		(_use (_ent hdi_primitives BUFG)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst CLK_IBUF_inst 0 6358 (_comp IBUF)
		(_port
			 ((I) (CLK))
			 ((O) (CLK_IBUF)))
		(_use (_ent hdi_primitives IBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst CLR_IBUF_inst 0 6359 (_comp IBUF)
		(_port
			 ((I) (CLR))
			 ((O) (CLR_IBUF)))
		(_use (_ent hdi_primitives IBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst D1_IBUF_inst 0 6360 (_comp IBUF)
		(_port
			 ((I) (D1))
			 ((O) (D1_IBUF)))
		(_use (_ent hdi_primitives IBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst D2_IBUF_inst 0 6361 (_comp IBUF)
		(_port
			 ((I) (D2))
			 ((O) (D2_IBUF)))
		(_use (_ent hdi_primitives IBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst D3_IBUF_inst 0 6362 (_comp IBUF)
		(_port
			 ((I) (D3))
			 ((O) (D3_IBUF)))
		(_use (_ent hdi_primitives IBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst D4_IBUF_inst 0 6363 (_comp IBUF)
		(_port
			 ((I) (D4))
			 ((O) (D4_IBUF)))
		(_use (_ent hdi_primitives IBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst D5_IBUF_inst 0 6364 (_comp IBUF)
		(_port
			 ((I) (D5))
			 ((O) (D5_IBUF)))
		(_use (_ent hdi_primitives IBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst D6_IBUF_inst 0 6365 (_comp IBUF)
		(_port
			 ((I) (D6))
			 ((O) (D6_IBUF)))
		(_use (_ent hdi_primitives IBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst D7_IBUF_inst 0 6366 (_comp IBUF)
		(_port
			 ((I) (D7))
			 ((O) (D7_IBUF)))
		(_use (_ent hdi_primitives IBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst D8_IBUF_inst 0 6367 (_comp IBUF)
		(_port
			 ((I) (D8))
			 ((O) (D8_IBUF)))
		(_use (_ent hdi_primitives IBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst seg_out_OBUF[0]_inst 0 6379 (_comp OBUF)
		(_port
			 ((I) (seg_out_OBUF(0)))
			 ((O) (seg_out(0))))
		(_use (_ent hdi_primitives OBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst seg_out_OBUF[1]_inst 0 6380 (_comp OBUF)
		(_port
			 ((I) (seg_out_OBUF(1)))
			 ((O) (seg_out(1))))
		(_use (_ent hdi_primitives OBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst seg_out_OBUF[2]_inst 0 6381 (_comp OBUF)
		(_port
			 ((I) (seg_out_OBUF(2)))
			 ((O) (seg_out(2))))
		(_use (_ent hdi_primitives OBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst seg_out_OBUF[3]_inst 0 6382 (_comp OBUF)
		(_port
			 ((I) (seg_out_OBUF(3)))
			 ((O) (seg_out(3))))
		(_use (_ent hdi_primitives OBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst seg_out_OBUF[4]_inst 0 6383 (_comp OBUF)
		(_port
			 ((I) (seg_out_OBUF(4)))
			 ((O) (seg_out(4))))
		(_use (_ent hdi_primitives OBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst seg_out_OBUF[5]_inst 0 6384 (_comp OBUF)
		(_port
			 ((I) (seg_out_OBUF(5)))
			 ((O) (seg_out(5))))
		(_use (_ent hdi_primitives OBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst seg_out_OBUF[6]_inst 0 6385 (_comp OBUF)
		(_port
			 ((I) (seg_out_OBUF(6)))
			 ((O) (seg_out(6))))
		(_use (_ent hdi_primitives OBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst seg_select_OBUF[0]_inst 0 6386 (_comp OBUF)
		(_port
			 ((I) (seg_select_OBUF(0)))
			 ((O) (seg_select(0))))
		(_use (_ent hdi_primitives OBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst seg_select_OBUF[1]_inst 0 6387 (_comp OBUF)
		(_port
			 ((I) (seg_select_OBUF(1)))
			 ((O) (seg_select(1))))
		(_use (_ent hdi_primitives OBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst seg_select_OBUF[2]_inst 0 6388 (_comp OBUF)
		(_port
			 ((I) (seg_select_OBUF(2)))
			 ((O) (seg_select(2))))
		(_use (_ent hdi_primitives OBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst seg_select_OBUF[3]_inst 0 6389 (_comp OBUF)
		(_port
			 ((I) (seg_select_OBUF(3)))
			 ((O) (seg_select(3))))
		(_use (_ent hdi_primitives OBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst seg_select_OBUF[4]_inst 0 6390 (_comp OBUF)
		(_port
			 ((I) (seg_select_OBUF(4)))
			 ((O) (seg_select(4))))
		(_use (_ent hdi_primitives OBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst seg_select_OBUF[5]_inst 0 6391 (_comp OBUF)
		(_port
			 ((I) (seg_select_OBUF(5)))
			 ((O) (seg_select(5))))
		(_use (_ent hdi_primitives OBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst seg_select_OBUF[6]_inst 0 6392 (_comp OBUF)
		(_port
			 ((I) (seg_select_OBUF(6)))
			 ((O) (seg_select(6))))
		(_use (_ent hdi_primitives OBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst seg_select_OBUF[7]_inst 0 6393 (_comp OBUF)
		(_port
			 ((I) (seg_select_OBUF(7)))
			 ((O) (seg_select(7))))
		(_use (_ent hdi_primitives OBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst SELECT_IBUF_inst 0 6368 (_comp IBUF)
		(_port
			 ((I) (SELECT))
			 ((O) (SELECT_IBUF)))
		(_use (_ent hdi_primitives IBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst Set_Impulse_IBUF_inst 0 6370 (_comp IBUF)
		(_port
			 ((I) (Set_Impulse))
			 ((O) (Set_Impulse_IBUF)))
		(_use (_ent hdi_primitives IBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst STOP_IBUF_inst 0 6369 (_comp IBUF)
		(_port
			 ((I) (STOP))
			 ((O) (STOP_IBUF)))
		(_use (_ent hdi_primitives IBUF)
			(_port
				((I) (I))
				((O) (O)))))
	(_inst U13 0 6371 (_comp Decoder)
		(_port
			 ((BUS14398(0)) (BUS14398(0)))
			 ((BUS14398(1)) (BUS14398(1)))
			 ((BUS14398(2)) (BUS14398(2)))
			 ((BUS14398(3)) (BUS14398(3)))
			 ((CE_IBUF) (CE_IBUF))
			 ((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
			 ((CLR_IBUF) (CLR_IBUF))
			 ((counter2(0)) (counter2(0)))
			 ((counter2(1)) (counter2(1)))
			 ((D(0)) (digit_to_7seg(0)))
			 ((D(1)) (digit_to_7seg(1)))
			 ((D(2)) (digit_to_7seg(2)))
			 ((D(3)) (digit_to_7seg(3)))
			 ((D(4)) (digit_to_7seg(4)))
			 ((D(5)) (digit_to_7seg(5)))
			 ((D(6)) (digit_to_7seg(6)))
			 ((seg1_reg(0)) (U3_n_15))
			 ((seg1_reg(1)) (U3_n_14))
			 ((seg1_reg(2)) (U3_n_13))
			 ((seg1_reg(3)) (U3_n_12))
			 ((seg1_reg(4)) (U3_n_11))
			 ((seg1_reg(5)) (U3_n_10))
			 ((seg1_reg(6)) (U3_n_9))
			 ((seg2_reg(0)) (U3_n_22))
			 ((seg2_reg(1)) (U3_n_21))
			 ((seg2_reg(2)) (U3_n_20))
			 ((seg2_reg(3)) (U3_n_19))
			 ((seg2_reg(4)) (U3_n_18))
			 ((seg2_reg(5)) (U3_n_17))
			 ((seg2_reg(6)) (U3_n_16))
			 ((seg3_reg[0]_0) (U13_n_6))
			 ((seg3_reg[1]_0) (U13_n_5))
			 ((seg3_reg[2]_0) (U13_n_4))
			 ((seg3_reg[3]_0) (U13_n_3))
			 ((seg3_reg[4]_0) (U13_n_2))
			 ((seg3_reg[5]_0) (U13_n_1))
			 ((seg3_reg[6]_0) (U13_n_0)))
		(_use (_ent . Decoder)
			(_port
				((BUS14398) (BUS14398))
				((counter2) (counter2))
				((D) (D))
				((seg1_reg) (seg1_reg))
				((seg2_reg) (seg2_reg))
				((CE_IBUF) (CE_IBUF))
				((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
				((CLR_IBUF) (CLR_IBUF))
				((seg3_reg[0]_0) (seg3_reg[0]_0))
				((seg3_reg[1]_0) (seg3_reg[1]_0))
				((seg3_reg[2]_0) (seg3_reg[2]_0))
				((seg3_reg[3]_0) (seg3_reg[3]_0))
				((seg3_reg[4]_0) (seg3_reg[4]_0))
				((seg3_reg[5]_0) (seg3_reg[5]_0))
				((seg3_reg[6]_0) (seg3_reg[6]_0)))))
	(_inst U14 0 6372 (_comp Decoder_0)
		(_port
			 ((BUS14456(0)) (BUS14456(0)))
			 ((BUS14456(1)) (BUS14456(1)))
			 ((BUS14456(2)) (BUS14456(2)))
			 ((BUS14456(3)) (BUS14456(3)))
			 ((CE_IBUF) (CE_IBUF))
			 ((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
			 ((CLR_IBUF) (CLR_IBUF))
			 ((counter2(0)) (counter2(0)))
			 ((counter2(1)) (counter2(1)))
			 ((D(0)) (digit_to_7seg_0(0)))
			 ((D(1)) (digit_to_7seg_0(1)))
			 ((D(2)) (digit_to_7seg_0(2)))
			 ((D(3)) (digit_to_7seg_0(3)))
			 ((D(4)) (digit_to_7seg_0(4)))
			 ((D(5)) (digit_to_7seg_0(5)))
			 ((D(6)) (digit_to_7seg_0(6)))
			 ((seg1_reg(0)) (U4_n_15))
			 ((seg1_reg(1)) (U4_n_14))
			 ((seg1_reg(2)) (U4_n_13))
			 ((seg1_reg(3)) (U4_n_12))
			 ((seg1_reg(4)) (U4_n_11))
			 ((seg1_reg(5)) (U4_n_10))
			 ((seg1_reg(6)) (U4_n_9))
			 ((seg2_reg(0)) (U4_n_22))
			 ((seg2_reg(1)) (U4_n_21))
			 ((seg2_reg(2)) (U4_n_20))
			 ((seg2_reg(3)) (U4_n_19))
			 ((seg2_reg(4)) (U4_n_18))
			 ((seg2_reg(5)) (U4_n_17))
			 ((seg2_reg(6)) (U4_n_16))
			 ((seg3_reg[0]_0) (U14_n_6))
			 ((seg3_reg[1]_0) (U14_n_5))
			 ((seg3_reg[2]_0) (U14_n_4))
			 ((seg3_reg[3]_0) (U14_n_3))
			 ((seg3_reg[4]_0) (U14_n_2))
			 ((seg3_reg[5]_0) (U14_n_1))
			 ((seg3_reg[6]_0) (U14_n_0)))
		(_use (_ent . Decoder_0)
			(_port
				((BUS14456) (BUS14456))
				((counter2) (counter2))
				((D) (D))
				((seg1_reg) (seg1_reg))
				((seg2_reg) (seg2_reg))
				((CE_IBUF) (CE_IBUF))
				((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
				((CLR_IBUF) (CLR_IBUF))
				((seg3_reg[0]_0) (seg3_reg[0]_0))
				((seg3_reg[1]_0) (seg3_reg[1]_0))
				((seg3_reg[2]_0) (seg3_reg[2]_0))
				((seg3_reg[3]_0) (seg3_reg[3]_0))
				((seg3_reg[4]_0) (seg3_reg[4]_0))
				((seg3_reg[5]_0) (seg3_reg[5]_0))
				((seg3_reg[6]_0) (seg3_reg[6]_0)))))
	(_inst U15 0 6373 (_comp Seven_seg_driver)
		(_port
			 ((CE_IBUF) (CE_IBUF))
			 ((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
			 ((CLR_IBUF) (CLR_IBUF))
			 ((counter2_reg(0)) (counter2(0)))
			 ((counter2_reg(1)) (counter2(1)))
			 ((Q(0)) (seg_out_OBUF(0)))
			 ((Q(1)) (seg_out_OBUF(1)))
			 ((Q(2)) (seg_out_OBUF(2)))
			 ((Q(3)) (seg_out_OBUF(3)))
			 ((Q(4)) (seg_out_OBUF(4)))
			 ((Q(5)) (seg_out_OBUF(5)))
			 ((Q(6)) (seg_out_OBUF(6)))
			 ((seg_out_reg[0]_0) (U13_n_6))
			 ((seg_out_reg[0]_1) (U14_n_6))
			 ((seg_out_reg[1]_0) (U13_n_5))
			 ((seg_out_reg[1]_1) (U14_n_5))
			 ((seg_out_reg[2]_0) (U13_n_4))
			 ((seg_out_reg[2]_1) (U14_n_4))
			 ((seg_out_reg[3]_0) (U13_n_3))
			 ((seg_out_reg[3]_1) (U14_n_3))
			 ((seg_out_reg[4]_0) (U13_n_2))
			 ((seg_out_reg[4]_1) (U14_n_2))
			 ((seg_out_reg[5]_0) (U13_n_1))
			 ((seg_out_reg[5]_1) (U14_n_1))
			 ((seg_out_reg[6]_0) (U13_n_0))
			 ((seg_out_reg[6]_1) (U14_n_0))
			 ((seg_select_reg(0)) (seg_select_OBUF(0)))
			 ((seg_select_reg(1)) (seg_select_OBUF(1)))
			 ((seg_select_reg(2)) (seg_select_OBUF(2)))
			 ((seg_select_reg(3)) (seg_select_OBUF(3)))
			 ((seg_select_reg(4)) (seg_select_OBUF(4)))
			 ((seg_select_reg(5)) (seg_select_OBUF(5)))
			 ((seg_select_reg(6)) (seg_select_OBUF(6)))
			 ((seg_select_reg(7)) (seg_select_OBUF(7))))
		(_use (_ent . Seven_seg_driver)
			(_port
				((counter2_reg) (counter2_reg))
				((Q) (Q))
				((seg_select_reg) (seg_select_reg))
				((CE_IBUF) (CE_IBUF))
				((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
				((CLR_IBUF) (CLR_IBUF))
				((seg_out_reg[0]_0) (seg_out_reg[0]_0))
				((seg_out_reg[0]_1) (seg_out_reg[0]_1))
				((seg_out_reg[1]_0) (seg_out_reg[1]_0))
				((seg_out_reg[1]_1) (seg_out_reg[1]_1))
				((seg_out_reg[2]_0) (seg_out_reg[2]_0))
				((seg_out_reg[2]_1) (seg_out_reg[2]_1))
				((seg_out_reg[3]_0) (seg_out_reg[3]_0))
				((seg_out_reg[3]_1) (seg_out_reg[3]_1))
				((seg_out_reg[4]_0) (seg_out_reg[4]_0))
				((seg_out_reg[4]_1) (seg_out_reg[4]_1))
				((seg_out_reg[5]_0) (seg_out_reg[5]_0))
				((seg_out_reg[5]_1) (seg_out_reg[5]_1))
				((seg_out_reg[6]_0) (seg_out_reg[6]_0))
				((seg_out_reg[6]_1) (seg_out_reg[6]_1)))))
	(_inst U3 0 6374 (_comp Timer_Clock)
		(_port
			 ((BUS14398(0)) (BUS14398(0)))
			 ((BUS14398(1)) (BUS14398(1)))
			 ((BUS14398(2)) (BUS14398(2)))
			 ((BUS14398(3)) (BUS14398(3)))
			 ((CE_IBUF) (CE_IBUF))
			 ((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
			 ((CLR_IBUF) (CLR_IBUF))
			 ((COUNT_reg(6)) (U3_n_15))
			 ((COUNT_reg(5)) (U3_n_14))
			 ((COUNT_reg(4)) (U3_n_13))
			 ((COUNT_reg(3)) (U3_n_12))
			 ((COUNT_reg(2)) (U3_n_11))
			 ((COUNT_reg(1)) (U3_n_10))
			 ((COUNT_reg(0)) (U3_n_9))
			 ((COUNT_reg[0]_0) (U6_n_0))
			 ((COUNT_reg[0]_1) (U6_n_3))
			 ((COUNT_reg[0]_2) (U6_n_2))
			 ((COUNT_reg[0]_3) (U6_n_4))
			 ((COUNT_reg[0]_4) (U6_n_5))
			 ((COUNT_reg[1][6:0]) (U3_n_22))
			 ((COUNT_reg[1][6:0]) (U3_n_21))
			 ((COUNT_reg[1][6:0]) (U3_n_20))
			 ((COUNT_reg[1][6:0]) (U3_n_19))
			 ((COUNT_reg[1][6:0]) (U3_n_18))
			 ((COUNT_reg[1][6:0]) (U3_n_17))
			 ((COUNT_reg[1][6:0]) (U3_n_16))
			 ((COUNT_reg(2)) (U3_n_0))
			 ((COUNT_reg[2]_0) (U6_n_1))
			 ((COUNT_reg[2]_1) (U6_n_9))
			 ((D(0)) (digit_to_7seg(0)))
			 ((D(1)) (digit_to_7seg(1)))
			 ((D(2)) (digit_to_7seg(2)))
			 ((D(3)) (digit_to_7seg(3)))
			 ((D(4)) (digit_to_7seg(4)))
			 ((D(5)) (digit_to_7seg(5)))
			 ((D(6)) (digit_to_7seg(6)))
			 ((En1_reg) (U3_n_1))
			 ((ENABLE1) (ENABLE1))
			 ((NET7772) (NET7772)))
		(_use (_ent . Timer_Clock)
			(_port
				((BUS14398) (BUS14398))
				((COUNT_reg) (COUNT_reg))
				((COUNT_reg) (COUNT_reg))
				((D) (D))
				((CE_IBUF) (CE_IBUF))
				((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
				((CLR_IBUF) (CLR_IBUF))
				((COUNT_reg[0]_0) (COUNT_reg[0]_0))
				((COUNT_reg[0]_1) (COUNT_reg[0]_1))
				((COUNT_reg[0]_2) (COUNT_reg[0]_2))
				((COUNT_reg[0]_3) (COUNT_reg[0]_3))
				((COUNT_reg[0]_4) (COUNT_reg[0]_4))
				((COUNT_reg[2]_0) (COUNT_reg[2]_0))
				((COUNT_reg[2]_1) (COUNT_reg[2]_1))
				((En1_reg) (En1_reg))
				((ENABLE1) (ENABLE1))
				((NET7772) (NET7772)))))
	(_inst U4 0 6375 (_comp Timer_Clock_1)
		(_port
			 ((BUS14456(0)) (BUS14456(0)))
			 ((BUS14456(1)) (BUS14456(1)))
			 ((BUS14456(2)) (BUS14456(2)))
			 ((BUS14456(3)) (BUS14456(3)))
			 ((CE_IBUF) (CE_IBUF))
			 ((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
			 ((CLR_IBUF) (CLR_IBUF))
			 ((COUNT_reg(0)) (U4_n_0))
			 ((COUNT_reg(6)) (U4_n_15))
			 ((COUNT_reg(5)) (U4_n_14))
			 ((COUNT_reg(4)) (U4_n_13))
			 ((COUNT_reg(3)) (U4_n_12))
			 ((COUNT_reg(2)) (U4_n_11))
			 ((COUNT_reg(1)) (U4_n_10))
			 ((COUNT_reg(0)) (U4_n_9))
			 ((COUNT_reg[0]_1) (U6_n_6))
			 ((COUNT_reg[0]_2) (U6_n_3))
			 ((COUNT_reg[0]_3) (U6_n_2))
			 ((COUNT_reg[0]_4) (U6_n_7))
			 ((COUNT_reg[0]_5) (U6_n_8))
			 ((COUNT_reg[1][6:0]) (U4_n_22))
			 ((COUNT_reg[1][6:0]) (U4_n_21))
			 ((COUNT_reg[1][6:0]) (U4_n_20))
			 ((COUNT_reg[1][6:0]) (U4_n_19))
			 ((COUNT_reg[1][6:0]) (U4_n_18))
			 ((COUNT_reg[1][6:0]) (U4_n_17))
			 ((COUNT_reg[1][6:0]) (U4_n_16))
			 ((COUNT_reg[2]) (U6_n_1))
			 ((COUNT_reg[2]_0) (U6_n_9))
			 ((D(0)) (digit_to_7seg_0(0)))
			 ((D(1)) (digit_to_7seg_0(1)))
			 ((D(2)) (digit_to_7seg_0(2)))
			 ((D(3)) (digit_to_7seg_0(3)))
			 ((D(4)) (digit_to_7seg_0(4)))
			 ((D(5)) (digit_to_7seg_0(5)))
			 ((D(6)) (digit_to_7seg_0(6)))
			 ((En2_reg) (U4_n_1))
			 ((ENABLE2) (ENABLE2))
			 ((NET7792) (NET7792)))
		(_use (_ent . Timer_Clock_1)
			(_port
				((BUS14456) (BUS14456))
				((COUNT_reg) (COUNT_reg))
				((COUNT_reg) (COUNT_reg))
				((D) (D))
				((CE_IBUF) (CE_IBUF))
				((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
				((CLR_IBUF) (CLR_IBUF))
				((COUNT_reg[0]_1) (COUNT_reg[0]_1))
				((COUNT_reg[0]_2) (COUNT_reg[0]_2))
				((COUNT_reg[0]_3) (COUNT_reg[0]_3))
				((COUNT_reg[0]_4) (COUNT_reg[0]_4))
				((COUNT_reg[0]_5) (COUNT_reg[0]_5))
				((COUNT_reg[2]) (COUNT_reg[2]))
				((COUNT_reg[2]_0) (COUNT_reg[2]_0))
				((En2_reg) (En2_reg))
				((ENABLE2) (ENABLE2))
				((NET7792) (NET7792)))))
	(_inst U5 0 6376 (_comp Switch)
		(_port
			 ((CE_IBUF) (CE_IBUF))
			 ((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
			 ((CLR_IBUF) (CLR_IBUF))
			 ((ENABLE1) (ENABLE1))
			 ((ENABLE2) (ENABLE2))
			 ((SELECT_IBUF) (SELECT_IBUF))
			 ((STOP_IBUF) (STOP_IBUF)))
		(_use (_ent . Switch)
			(_port
				((CE_IBUF) (CE_IBUF))
				((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
				((CLR_IBUF) (CLR_IBUF))
				((ENABLE1) (ENABLE1))
				((ENABLE2) (ENABLE2))
				((SELECT_IBUF) (SELECT_IBUF))
				((STOP_IBUF) (STOP_IBUF)))))
	(_inst U6 0 6377 (_comp Prescaler)
		(_port
			 ((CE_IBUF) (CE_IBUF))
			 ((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
			 ((CLR_IBUF) (CLR_IBUF))
			 ((COUNT_reg(0)) (U3_n_1))
			 ((COUNT_reg[0]_0) (U3_n_0))
			 ((COUNT_reg[0]_1) (U4_n_1))
			 ((COUNT_reg[0]_2) (U4_n_0))
			 ((Divider_reg[10]_0) (U6_n_2))
			 ((Divider_reg[14]_0) (U6_n_9))
			 ((Divider_reg[6]_0) (U6_n_1))
			 ((Divider_reg[7]_0) (U6_n_3))
			 ((En1_reg) (U6_n_0))
			 ((En2_reg) (U6_n_6))
			 ((ENABLE1) (ENABLE1))
			 ((ENABLE2) (ENABLE2))
			 ((NET7768) (NET7768))
			 ((NET7776) (NET7776))
			 ((NET7780) (NET7780))
			 ((NET7784) (NET7784))
			 ((NET7800) (NET7800))
			 ((NET7808) (NET7808))
			 ((r_D3_reg) (U6_n_4))
			 ((r_D4_reg) (U6_n_5))
			 ((r_D7_reg) (U6_n_7))
			 ((r_D8_reg) (U6_n_8)))
		(_use (_ent . Prescaler)
			(_port
				((COUNT_reg) (COUNT_reg))
				((CE_IBUF) (CE_IBUF))
				((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
				((CLR_IBUF) (CLR_IBUF))
				((COUNT_reg[0]_0) (COUNT_reg[0]_0))
				((COUNT_reg[0]_1) (COUNT_reg[0]_1))
				((COUNT_reg[0]_2) (COUNT_reg[0]_2))
				((Divider_reg[10]_0) (Divider_reg[10]_0))
				((Divider_reg[14]_0) (Divider_reg[14]_0))
				((Divider_reg[6]_0) (Divider_reg[6]_0))
				((Divider_reg[7]_0) (Divider_reg[7]_0))
				((En1_reg) (En1_reg))
				((En2_reg) (En2_reg))
				((ENABLE1) (ENABLE1))
				((ENABLE2) (ENABLE2))
				((NET7768) (NET7768))
				((NET7776) (NET7776))
				((NET7780) (NET7780))
				((NET7784) (NET7784))
				((NET7800) (NET7800))
				((NET7808) (NET7808))
				((r_D3_reg) (r_D3_reg))
				((r_D4_reg) (r_D4_reg))
				((r_D7_reg) (r_D7_reg))
				((r_D8_reg) (r_D8_reg)))))
	(_inst U8 0 6378 (_comp Timer_Setter)
		(_port
			 ((CE_IBUF) (CE_IBUF))
			 ((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
			 ((CLR_IBUF) (CLR_IBUF))
			 ((D1_IBUF) (D1_IBUF))
			 ((D2_IBUF) (D2_IBUF))
			 ((D3_IBUF) (D3_IBUF))
			 ((D4_IBUF) (D4_IBUF))
			 ((D5_IBUF) (D5_IBUF))
			 ((D6_IBUF) (D6_IBUF))
			 ((D7_IBUF) (D7_IBUF))
			 ((D8_IBUF) (D8_IBUF))
			 ((NET7768) (NET7768))
			 ((NET7772) (NET7772))
			 ((NET7776) (NET7776))
			 ((NET7780) (NET7780))
			 ((NET7784) (NET7784))
			 ((NET7792) (NET7792))
			 ((NET7800) (NET7800))
			 ((NET7808) (NET7808))
			 ((Set_Impulse_IBUF) (Set_Impulse_IBUF))
			 ((STOP_IBUF) (STOP_IBUF)))
		(_use (_ent . Timer_Setter)
			(_port
				((CE_IBUF) (CE_IBUF))
				((CLK_IBUF_BUFG) (CLK_IBUF_BUFG))
				((CLR_IBUF) (CLR_IBUF))
				((D1_IBUF) (D1_IBUF))
				((D2_IBUF) (D2_IBUF))
				((D3_IBUF) (D3_IBUF))
				((D4_IBUF) (D4_IBUF))
				((D5_IBUF) (D5_IBUF))
				((D6_IBUF) (D6_IBUF))
				((D7_IBUF) (D7_IBUF))
				((D8_IBUF) (D8_IBUF))
				((NET7768) (NET7768))
				((NET7772) (NET7772))
				((NET7776) (NET7776))
				((NET7780) (NET7780))
				((NET7784) (NET7784))
				((NET7792) (NET7792))
				((NET7800) (NET7800))
				((NET7808) (NET7808))
				((Set_Impulse_IBUF) (Set_Impulse_IBUF))
				((STOP_IBUF) (STOP_IBUF))))))
