Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: There is no defined clock in the design. (PWR-80)
Warning: Design has unannotated primary inputs. (PWR-414)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : vbw_adder_nci
Version: K-2015.06-SP4
Date   : Fri Apr 21 16:54:17 2017
****************************************


Library(s) Used:

    saed32rvt_tt1p05v25c (File: /usr/local/packages/synopsys_2015/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_tt1p05v25c.db)


Operating Conditions: tt1p05v25c   Library: saed32rvt_tt1p05v25c
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
vbw_adder_nci          8000              saed32rvt_tt1p05v25c
adder_nci_WIDTH8_7     ForQA             saed32rvt_tt1p05v25c
MFA_nci_7              ForQA             saed32rvt_tt1p05v25c
adder_WIDTH7_7         ForQA             saed32rvt_tt1p05v25c
adder_nci_WIDTH8_0     ForQA             saed32rvt_tt1p05v25c
adder_nci_WIDTH8_1     ForQA             saed32rvt_tt1p05v25c
adder_nci_WIDTH8_2     ForQA             saed32rvt_tt1p05v25c
adder_nci_WIDTH8_3     ForQA             saed32rvt_tt1p05v25c
adder_nci_WIDTH8_4     ForQA             saed32rvt_tt1p05v25c
adder_nci_WIDTH8_5     ForQA             saed32rvt_tt1p05v25c
adder_nci_WIDTH8_6     ForQA             saed32rvt_tt1p05v25c
adder_WIDTH7_0         ForQA             saed32rvt_tt1p05v25c
adder_WIDTH7_1         ForQA             saed32rvt_tt1p05v25c
adder_WIDTH7_2         ForQA             saed32rvt_tt1p05v25c
adder_WIDTH7_3         ForQA             saed32rvt_tt1p05v25c
adder_WIDTH7_4         ForQA             saed32rvt_tt1p05v25c
adder_WIDTH7_5         ForQA             saed32rvt_tt1p05v25c
adder_WIDTH7_6         ForQA             saed32rvt_tt1p05v25c
MFA_nci_0              ForQA             saed32rvt_tt1p05v25c
MFA_nci_1              ForQA             saed32rvt_tt1p05v25c
MFA_nci_2              ForQA             saed32rvt_tt1p05v25c
MFA_nci_3              ForQA             saed32rvt_tt1p05v25c
MFA_nci_4              ForQA             saed32rvt_tt1p05v25c
MFA_nci_5              ForQA             saed32rvt_tt1p05v25c
MFA_nci_6              ForQA             saed32rvt_tt1p05v25c


Global Operating Voltage = 1.05 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
vbw_adder_nci                            11.477   37.510 3.47e+07   83.642 100.0
  genblk1_7__adder_inst (adder_nci_WIDTH8_0)    1.444    4.778 4.25e+06   10.471  12.5
    adder_inst (adder_WIDTH7_0)           1.056    3.871 3.55e+06    8.480  10.1
    mfa_inst (MFA_nci_0)                  0.388    0.907 6.97e+05    1.992   2.4
  genblk1_6__adder_inst (adder_nci_WIDTH8_1)    1.353    4.543 4.23e+06   10.125  12.1
    adder_inst (adder_WIDTH7_1)           1.036    3.785 3.54e+06    8.361  10.0
    mfa_inst (MFA_nci_1)                  0.317    0.758 6.89e+05    1.764   2.1
  genblk1_5__adder_inst (adder_nci_WIDTH8_2)    1.436    4.760 4.25e+06   10.446  12.5
    adder_inst (adder_WIDTH7_2)           1.054    3.853 3.55e+06    8.457  10.1
    mfa_inst (MFA_nci_2)                  0.382    0.907 7.00e+05    1.989   2.4
  genblk1_4__adder_inst (adder_nci_WIDTH8_3)    1.267    4.361 4.21e+06    9.837  11.8
    adder_inst (adder_WIDTH7_3)           1.020    3.745 3.53e+06    8.298   9.9
    mfa_inst (MFA_nci_3)                  0.246    0.616 6.77e+05    1.539   1.8
  genblk1_3__adder_inst (adder_nci_WIDTH8_4)    1.433    4.774 4.25e+06   10.453  12.5
    adder_inst (adder_WIDTH7_4)           1.050    3.867 3.55e+06    8.465  10.1
    mfa_inst (MFA_nci_4)                  0.383    0.906 6.98e+05    1.987   2.4
  genblk1_2__adder_inst (adder_nci_WIDTH8_5)    1.348    4.558 4.23e+06   10.134  12.1
    adder_inst (adder_WIDTH7_5)           1.027    3.787 3.54e+06    8.354  10.0
    mfa_inst (MFA_nci_5)                  0.321    0.771 6.88e+05    1.780   2.1
  genblk1_1__adder_inst (adder_nci_WIDTH8_6)    1.457    4.819 4.25e+06   10.524  12.6
    adder_inst (adder_WIDTH7_6)           1.072    3.912 3.55e+06    8.534  10.2
    mfa_inst (MFA_nci_6)                  0.385    0.907 6.99e+05    1.991   2.4
  genblk1_0__adder_inst (adder_nci_WIDTH8_7)    1.243    4.300 4.14e+06    9.686  11.6
    adder_inst (adder_WIDTH7_7)           1.019    3.739 3.53e+06    8.290   9.9
    mfa_inst (MFA_nci_7)                  0.225    0.561 6.10e+05    1.396   1.7
1
