
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: rst (input port clocked by clk)
Endpoint: _298_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004365    0.018158    0.003162    5.003162 v rst (in)
                                                         rst (net)
                      0.018158    0.000000    5.003162 v input1/A (sg13g2_buf_1)
     2    0.012743    0.047817    0.080817    5.083979 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.047842    0.001002    5.084981 v fanout78/A (sg13g2_buf_8)
     8    0.033113    0.028069    0.087669    5.172650 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.028189    0.001951    5.174602 v _289_/A (sg13g2_inv_1)
     1    0.007599    0.039178    0.042416    5.217017 ^ _289_/Y (sg13g2_inv_1)
                                                         _005_ (net)
                      0.039193    0.000616    5.217633 ^ _298_/RESET_B (sg13g2_dfrbpq_1)
                                              5.217633   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013236    0.029353    0.011278   25.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000   25.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068752   25.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001352   25.081381 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065603   25.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023168    0.001226   25.148209 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.898211   clock uncertainty
                                  0.000000   24.898211   clock reconvergence pessimism
                                 -0.125458   24.772751   library recovery time
                                             24.772751   data required time
---------------------------------------------------------------------------------------------
                                             24.772751   data required time
                                             -5.217633   data arrival time
---------------------------------------------------------------------------------------------
                                             19.555119   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023665    0.001038    0.148529 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003660    0.021521    0.163163    0.311692 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021521    0.000258    0.311949 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009388    0.055324    0.389394    0.701343 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.055324    0.000761    0.702105 v fanout75/A (sg13g2_buf_8)
     6    0.034068    0.028605    0.091256    0.793360 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.029074    0.003312    0.796672 v fanout73/A (sg13g2_buf_8)
     8    0.031953    0.027077    0.078508    0.875180 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.027087    0.000840    0.876020 v _146_/A1 (sg13g2_o21ai_1)
     4    0.020085    0.224933    0.203354    1.079373 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.224937    0.000726    1.080099 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.007665    0.084854    0.137271    1.217370 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.084854    0.000235    1.217605 v _267_/A1 (sg13g2_o21ai_1)
     1    0.005342    0.090735    0.121964    1.339568 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.090735    0.000411    1.339979 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.004325    0.056271    0.082190    1.422169 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.056272    0.000325    1.422494 v _273_/A (sg13g2_nor2_1)
     1    0.005628    0.071033    0.081023    1.503517 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.071034    0.000407    1.503924 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.004316    0.058147    0.071505    1.575428 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.058148    0.000278    1.575706 v output15/A (sg13g2_buf_1)
     1    0.010768    0.042801    0.093466    1.669172 v output15/X (sg13g2_buf_1)
                                                         sine_out[1] (net)
                      0.042805    0.000432    1.669604 v sine_out[1] (out)
                                              1.669604   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.669604   data arrival time
---------------------------------------------------------------------------------------------
                                             18.080395   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
Writing metric design__max_slew_violation__count__corner:nom_typ_1p20V_25C: 0
max fanout violation count 0
Writing metric design__max_fanout_violation__count__corner:nom_typ_1p20V_25C: 0
max cap violation count 0
Writing metric design__max_cap_violation__count__corner:nom_typ_1p20V_25C: 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
