// Seed: 1194307108
module module_0 (
    input wand id_0,
    output wor id_1,
    input supply0 id_2,
    output wor id_3,
    input wor id_4,
    input wire void id_5,
    output tri1 id_6,
    output tri1 id_7,
    output tri1 id_8
);
  if (1) wire id_10;
  wire id_11;
  tri1 id_12 = 1'b0;
  wire id_13, id_14;
endmodule
module module_1 (
    output logic id_0,
    input  wor   id_1,
    input  uwire id_2,
    output wor   id_3,
    output wor   id_4,
    input  logic id_5,
    output uwire id_6,
    output wire  id_7,
    input  uwire id_8,
    input  tri   id_9,
    input  wire  id_10,
    input  logic id_11,
    output logic id_12
);
  assign id_0 = id_5;
  always begin : id_14
    id_0 <= 'b0;
  end
  always id_12 <= id_11;
  logic id_15 = id_11;
  assign id_4 = id_2;
  logic [7:0][1] id_16;
  module_0(
      id_8, id_6, id_9, id_4, id_9, id_2, id_7, id_4, id_4
  );
  wire id_17;
endmodule
