Release 14.1 - xst P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: vgacore.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "vgacore.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "vgacore"
Output Format                      : NGC
Target Device                      : xc3s1000-5-ft256

---- Source Options
Top Module Name                    : vgacore
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/hlocal/arcanoid/divisor.vhd" in Library work.
Architecture divisor_arch of Entity divisor is up to date.
Compiling vhdl file "C:/hlocal/arcanoid/vga.vhd" in Library work.
Entity <vgacore> compiled.
Entity <vgacore> (Architecture <vgacore_arch>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <vgacore> in library <work> (architecture <vgacore_arch>).

Analyzing hierarchy for entity <divisor> in library <work> (architecture <divisor_arch>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <vgacore> in library <work> (Architecture <vgacore_arch>).
Entity <vgacore> analyzed. Unit <vgacore> generated.

Analyzing Entity <divisor> in library <work> (Architecture <divisor_arch>).
Entity <divisor> analyzed. Unit <divisor> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <divisor>.
    Related source file is "C:/hlocal/arcanoid/divisor.vhd".
    Found 1-bit register for signal <clk_aux>.
    Found 4-bit up counter for signal <cuenta>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <divisor> synthesized.


Synthesizing Unit <vgacore>.
    Related source file is "C:/hlocal/arcanoid/vga.vhd".
WARNING:Xst:1780 - Signal <py> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <px> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bola> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <hsyncb>.
    Found 1-bit register for signal <vsyncb>.
    Found 9-bit up counter for signal <hcnt>.
    Found 10-bit comparator less for signal <hcnt$cmp_lt0000> created at line 48.
    Found 10-bit comparator greatequal for signal <hsyncb$cmp_ge0000> created at line 80.
    Found 10-bit comparator less for signal <hsyncb$cmp_lt0000> created at line 80.
    Found 10-bit comparator greater for signal <rectangulo$cmp_gt0000> created at line 124.
    Found 11-bit comparator greater for signal <rectangulo$cmp_gt0001> created at line 125.
    Found 10-bit comparator less for signal <rectangulo$cmp_lt0000> created at line 124.
    Found 11-bit comparator less for signal <rectangulo$cmp_lt0001> created at line 125.
    Found 10-bit up counter for signal <vcnt>.
    Found 11-bit comparator less for signal <vcnt$cmp_lt0000> created at line 64.
    Found 11-bit comparator greatequal for signal <vsyncb$cmp_ge0000> created at line 96.
    Found 11-bit comparator less for signal <vsyncb$cmp_lt0000> created at line 96.
    Summary:
	inferred   2 Counter(s).
	inferred   2 D-type flip-flop(s).
	inferred  10 Comparator(s).
Unit <vgacore> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 3
 10-bit up counter                                     : 1
 4-bit up counter                                      : 1
 9-bit up counter                                      : 1
# Registers                                            : 3
 1-bit register                                        : 3
# Comparators                                          : 10
 10-bit comparator greatequal                          : 1
 10-bit comparator greater                             : 1
 10-bit comparator less                                : 3
 11-bit comparator greatequal                          : 1
 11-bit comparator greater                             : 1
 11-bit comparator less                                : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 3
 10-bit up counter                                     : 1
 4-bit up counter                                      : 1
 9-bit up counter                                      : 1
# Registers                                            : 3
 Flip-Flops                                            : 3
# Comparators                                          : 10
 10-bit comparator greatequal                          : 1
 10-bit comparator greater                             : 1
 10-bit comparator less                                : 3
 11-bit comparator greatequal                          : 1
 11-bit comparator greater                             : 1
 11-bit comparator less                                : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <vgacore> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block vgacore, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 26
 Flip-Flops                                            : 26

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : vgacore.ngr
Top Level Output File Name         : vgacore
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 13

Cell Usage :
# BELS                             : 115
#      GND                         : 1
#      INV                         : 3
#      LUT2                        : 15
#      LUT2_D                      : 1
#      LUT2_L                      : 1
#      LUT3                        : 6
#      LUT4                        : 42
#      LUT4_L                      : 5
#      MUXCY                       : 17
#      MUXF5                       : 4
#      VCC                         : 1
#      XORCY                       : 19
# FlipFlops/Latches                : 26
#      FDC                         : 23
#      FDE                         : 1
#      FDP                         : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 12
#      IBUF                        : 1
#      OBUF                        : 11
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1000ft256-5 

 Number of Slices:                       39  out of   7680     0%  
 Number of Slice Flip Flops:             26  out of  15360     0%  
 Number of 4 input LUTs:                 73  out of  15360     0%  
 Number of IOs:                          13
 Number of bonded IOBs:                  13  out of    173     7%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Nuevo_reloj/clk_aux                | NONE(hsyncb)           | 10    |
hsyncb_OBUF                        | NONE(vsyncb)           | 11    |
clock                              | BUFGP                  | 5     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 25    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.815ns (Maximum Frequency: 171.966MHz)
   Minimum input arrival time before clock: 4.842ns
   Maximum output required time after clock: 11.839ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Nuevo_reloj/clk_aux'
  Clock period: 5.431ns (frequency: 184.133MHz)
  Total number of paths / destination ports: 435 / 10
-------------------------------------------------------------------------
Delay:               5.431ns (Levels of Logic = 11)
  Source:            hcnt_4 (FF)
  Destination:       hcnt_8 (FF)
  Source Clock:      Nuevo_reloj/clk_aux rising
  Destination Clock: Nuevo_reloj/clk_aux rising

  Data Path: hcnt_4 to hcnt_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.626   1.259  hcnt_4 (hcnt_4)
     LUT4:I0->O            4   0.479   0.802  hcnt_not0001_SW0 (N6)
     LUT4:I3->O            1   0.479   0.000  Mcount_hcnt_lut<0> (Mcount_hcnt_lut<0>)
     MUXCY:S->O            1   0.435   0.000  Mcount_hcnt_cy<0> (Mcount_hcnt_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  Mcount_hcnt_cy<1> (Mcount_hcnt_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  Mcount_hcnt_cy<2> (Mcount_hcnt_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  Mcount_hcnt_cy<3> (Mcount_hcnt_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  Mcount_hcnt_cy<4> (Mcount_hcnt_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  Mcount_hcnt_cy<5> (Mcount_hcnt_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  Mcount_hcnt_cy<6> (Mcount_hcnt_cy<6>)
     MUXCY:CI->O           0   0.056   0.000  Mcount_hcnt_cy<7> (Mcount_hcnt_cy<7>)
     XORCY:CI->O           1   0.786   0.000  Mcount_hcnt_xor<8> (Mcount_hcnt8)
     FDC:D                     0.176          hcnt_8
    ----------------------------------------
    Total                      5.431ns (3.370ns logic, 2.061ns route)
                                       (62.0% logic, 38.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'hsyncb_OBUF'
  Clock period: 5.815ns (frequency: 171.966MHz)
  Total number of paths / destination ports: 634 / 11
-------------------------------------------------------------------------
Delay:               5.815ns (Levels of Logic = 11)
  Source:            vcnt_9 (FF)
  Destination:       vcnt_9 (FF)
  Source Clock:      hsyncb_OBUF rising
  Destination Clock: hsyncb_OBUF rising

  Data Path: vcnt_9 to vcnt_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             20   0.626   1.483  vcnt_9 (vcnt_9)
     LUT2:I1->O            1   0.479   0.000  vcnt_not000111_SW5_G (N84)
     MUXF5:I1->O           1   0.314   0.704  vcnt_not000111_SW5 (N50)
     LUT4:I3->O            1   0.479   0.000  Mcount_vcnt_lut<2> (Mcount_vcnt_lut<2>)
     MUXCY:S->O            1   0.435   0.000  Mcount_vcnt_cy<2> (Mcount_vcnt_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  Mcount_vcnt_cy<3> (Mcount_vcnt_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  Mcount_vcnt_cy<4> (Mcount_vcnt_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  Mcount_vcnt_cy<5> (Mcount_vcnt_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  Mcount_vcnt_cy<6> (Mcount_vcnt_cy<6>)
     MUXCY:CI->O           1   0.056   0.000  Mcount_vcnt_cy<7> (Mcount_vcnt_cy<7>)
     MUXCY:CI->O           0   0.056   0.000  Mcount_vcnt_cy<8> (Mcount_vcnt_cy<8>)
     XORCY:CI->O           1   0.786   0.000  Mcount_vcnt_xor<9> (Mcount_vcnt9)
     FDC:D                     0.176          vcnt_9
    ----------------------------------------
    Total                      5.815ns (3.628ns logic, 2.187ns route)
                                       (62.4% logic, 37.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 3.865ns (frequency: 258.752MHz)
  Total number of paths / destination ports: 16 / 6
-------------------------------------------------------------------------
Delay:               3.865ns (Levels of Logic = 2)
  Source:            Nuevo_reloj/cuenta_0 (FF)
  Destination:       Nuevo_reloj/clk_aux (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: Nuevo_reloj/cuenta_0 to Nuevo_reloj/clk_aux
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.626   0.953  Nuevo_reloj/cuenta_0 (Nuevo_reloj/cuenta_0)
     LUT2_L:I1->LO         1   0.479   0.123  Nuevo_reloj/clk_aux_and0000_SW0 (N0)
     LUT4:I3->O            1   0.479   0.681  Nuevo_reloj/clk_aux_and0000 (Nuevo_reloj/clk_aux_and0000)
     FDE:CE                    0.524          Nuevo_reloj/clk_aux
    ----------------------------------------
    Total                      3.865ns (2.108ns logic, 1.757ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.842ns (Levels of Logic = 3)
  Source:            reset (PAD)
  Destination:       Nuevo_reloj/clk_aux (FF)
  Destination Clock: clock rising

  Data Path: reset to Nuevo_reloj/clk_aux
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            26   0.715   1.841  reset_IBUF (reset_IBUF)
     LUT2_L:I0->LO         1   0.479   0.123  Nuevo_reloj/clk_aux_and0000_SW0 (N0)
     LUT4:I3->O            1   0.479   0.681  Nuevo_reloj/clk_aux_and0000 (Nuevo_reloj/clk_aux_and0000)
     FDE:CE                    0.524          Nuevo_reloj/clk_aux
    ----------------------------------------
    Total                      4.842ns (2.197ns logic, 2.645ns route)
                                       (45.4% logic, 54.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Nuevo_reloj/clk_aux'
  Total number of paths / destination ports: 61 / 5
-------------------------------------------------------------------------
Offset:              10.632ns (Levels of Logic = 4)
  Source:            hcnt_5 (FF)
  Destination:       rgb<8> (PAD)
  Source Clock:      Nuevo_reloj/clk_aux rising

  Data Path: hcnt_5 to rgb<8>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             13   0.626   1.165  hcnt_5 (hcnt_5)
     LUT4:I1->O            1   0.479   0.740  rectangulo16_SW0 (N87)
     LUT4:I2->O            1   0.479   0.976  rectangulo16 (rectangulo16)
     LUT4:I0->O            4   0.479   0.779  rectangulo138 (rgb_4_OBUF)
     OBUF:I->O                 4.909          rgb_8_OBUF (rgb<8>)
    ----------------------------------------
    Total                     10.632ns (6.972ns logic, 3.660ns route)
                                       (65.6% logic, 34.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hsyncb_OBUF'
  Total number of paths / destination ports: 81 / 5
-------------------------------------------------------------------------
Offset:              11.839ns (Levels of Logic = 5)
  Source:            vcnt_4 (FF)
  Destination:       rgb<8> (PAD)
  Source Clock:      hsyncb_OBUF rising

  Data Path: vcnt_4 to rgb<8>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.626   1.078  vcnt_4 (vcnt_4)
     LUT3:I0->O            1   0.479   0.976  rectangulo86 (rectangulo86)
     LUT4:I0->O            1   0.479   0.704  rectangulo112_SW0 (N93)
     LUT4:I3->O            1   0.479   0.851  rectangulo112 (rectangulo112)
     LUT4:I1->O            4   0.479   0.779  rectangulo138 (rgb_4_OBUF)
     OBUF:I->O                 4.909          rgb_8_OBUF (rgb<8>)
    ----------------------------------------
    Total                     11.839ns (7.451ns logic, 4.388ns route)
                                       (62.9% logic, 37.1% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.33 secs
 
--> 

Total memory usage is 255128 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    1 (   0 filtered)

