ARM GAS  /var/folders/rc/0d0zc53s24vb6g9df7lnfxl40000gp/T//ccTlTAaU.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_MspInit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_MspInit:
  27              	.LFB130:
  28              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * File Name          : stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * Description        : This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *                      and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * <h2><center>&copy; Copyright (c) 2020 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.</center></h2>
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  14:Core/Src/stm32f4xx_hal_msp.c ****   * the "License"; You may not use this file except in compliance with the
  15:Core/Src/stm32f4xx_hal_msp.c ****   * License. You may obtain a copy of the License at:
  16:Core/Src/stm32f4xx_hal_msp.c ****   *                        opensource.org/licenses/BSD-3-Clause
  17:Core/Src/stm32f4xx_hal_msp.c ****   *
  18:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32f4xx_hal_msp.c ****   */
  20:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32f4xx_hal_msp.c **** 
  22:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f4xx_hal_msp.c **** 
  26:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f4xx_hal_msp.c **** 
  28:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /var/folders/rc/0d0zc53s24vb6g9df7lnfxl40000gp/T//ccTlTAaU.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f4xx_hal_msp.c **** 
  33:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f4xx_hal_msp.c **** 
  36:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f4xx_hal_msp.c **** 
  38:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f4xx_hal_msp.c **** 
  41:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f4xx_hal_msp.c **** 
  43:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f4xx_hal_msp.c **** 
  46:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f4xx_hal_msp.c **** 
  48:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f4xx_hal_msp.c **** 
  51:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f4xx_hal_msp.c **** 
  53:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f4xx_hal_msp.c **** 
  56:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f4xx_hal_msp.c **** 
  58:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f4xx_hal_msp.c **** 
  60:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f4xx_hal_msp.c **** /**
  62:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Core/Src/stm32f4xx_hal_msp.c ****   */
  64:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 65 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 83B0     		sub	sp, sp, #12
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 16
  66:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32f4xx_hal_msp.c **** 
  68:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32f4xx_hal_msp.c **** 
  70:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  40              		.loc 1 70 3 view .LVU1
  41              	.LBB2:
  42              		.loc 1 70 3 view .LVU2
  43 0004 0021     		movs	r1, #0
  44 0006 0091     		str	r1, [sp]
  45              		.loc 1 70 3 view .LVU3
ARM GAS  /var/folders/rc/0d0zc53s24vb6g9df7lnfxl40000gp/T//ccTlTAaU.s 			page 3


  46 0008 0C4B     		ldr	r3, .L3
  47 000a 5A6C     		ldr	r2, [r3, #68]
  48 000c 42F48042 		orr	r2, r2, #16384
  49 0010 5A64     		str	r2, [r3, #68]
  50              		.loc 1 70 3 view .LVU4
  51 0012 5A6C     		ldr	r2, [r3, #68]
  52 0014 02F48042 		and	r2, r2, #16384
  53 0018 0092     		str	r2, [sp]
  54              		.loc 1 70 3 view .LVU5
  55 001a 009A     		ldr	r2, [sp]
  56              	.LBE2:
  57              		.loc 1 70 3 view .LVU6
  71:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  58              		.loc 1 71 3 view .LVU7
  59              	.LBB3:
  60              		.loc 1 71 3 view .LVU8
  61 001c 0191     		str	r1, [sp, #4]
  62              		.loc 1 71 3 view .LVU9
  63 001e 1A6C     		ldr	r2, [r3, #64]
  64 0020 42F08052 		orr	r2, r2, #268435456
  65 0024 1A64     		str	r2, [r3, #64]
  66              		.loc 1 71 3 view .LVU10
  67 0026 1B6C     		ldr	r3, [r3, #64]
  68 0028 03F08053 		and	r3, r3, #268435456
  69 002c 0193     		str	r3, [sp, #4]
  70              		.loc 1 71 3 view .LVU11
  71 002e 019B     		ldr	r3, [sp, #4]
  72              	.LBE3:
  73              		.loc 1 71 3 view .LVU12
  72:Core/Src/stm32f4xx_hal_msp.c **** 
  73:Core/Src/stm32f4xx_hal_msp.c ****   HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
  74              		.loc 1 73 3 view .LVU13
  75 0030 0720     		movs	r0, #7
  76 0032 FFF7FEFF 		bl	HAL_NVIC_SetPriorityGrouping
  77              	.LVL0:
  74:Core/Src/stm32f4xx_hal_msp.c **** 
  75:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  76:Core/Src/stm32f4xx_hal_msp.c **** 
  77:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  78:Core/Src/stm32f4xx_hal_msp.c **** 
  79:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  80:Core/Src/stm32f4xx_hal_msp.c **** }
  78              		.loc 1 80 1 is_stmt 0 view .LVU14
  79 0036 03B0     		add	sp, sp, #12
  80              	.LCFI2:
  81              		.cfi_def_cfa_offset 4
  82              		@ sp needed
  83 0038 5DF804FB 		ldr	pc, [sp], #4
  84              	.L4:
  85              		.align	2
  86              	.L3:
  87 003c 00380240 		.word	1073887232
  88              		.cfi_endproc
  89              	.LFE130:
  91              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
  92              		.align	1
  93              		.global	HAL_SPI_MspInit
ARM GAS  /var/folders/rc/0d0zc53s24vb6g9df7lnfxl40000gp/T//ccTlTAaU.s 			page 4


  94              		.syntax unified
  95              		.thumb
  96              		.thumb_func
  97              		.fpu fpv4-sp-d16
  99              	HAL_SPI_MspInit:
 100              	.LVL1:
 101              	.LFB131:
  81:Core/Src/stm32f4xx_hal_msp.c **** 
  82:Core/Src/stm32f4xx_hal_msp.c **** /**
  83:Core/Src/stm32f4xx_hal_msp.c **** * @brief SPI MSP Initialization
  84:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  85:Core/Src/stm32f4xx_hal_msp.c **** * @param hspi: SPI handle pointer
  86:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  87:Core/Src/stm32f4xx_hal_msp.c **** */
  88:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
  89:Core/Src/stm32f4xx_hal_msp.c **** {
 102              		.loc 1 89 1 is_stmt 1 view -0
 103              		.cfi_startproc
 104              		@ args = 0, pretend = 0, frame = 32
 105              		@ frame_needed = 0, uses_anonymous_args = 0
 106              		.loc 1 89 1 is_stmt 0 view .LVU16
 107 0000 00B5     		push	{lr}
 108              	.LCFI3:
 109              		.cfi_def_cfa_offset 4
 110              		.cfi_offset 14, -4
 111 0002 89B0     		sub	sp, sp, #36
 112              	.LCFI4:
 113              		.cfi_def_cfa_offset 40
  90:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 114              		.loc 1 90 3 is_stmt 1 view .LVU17
 115              		.loc 1 90 20 is_stmt 0 view .LVU18
 116 0004 0023     		movs	r3, #0
 117 0006 0393     		str	r3, [sp, #12]
 118 0008 0493     		str	r3, [sp, #16]
 119 000a 0593     		str	r3, [sp, #20]
 120 000c 0693     		str	r3, [sp, #24]
 121 000e 0793     		str	r3, [sp, #28]
  91:Core/Src/stm32f4xx_hal_msp.c ****   if(hspi->Instance==SPI2)
 122              		.loc 1 91 3 is_stmt 1 view .LVU19
 123              		.loc 1 91 10 is_stmt 0 view .LVU20
 124 0010 0268     		ldr	r2, [r0]
 125              		.loc 1 91 5 view .LVU21
 126 0012 164B     		ldr	r3, .L9
 127 0014 9A42     		cmp	r2, r3
 128 0016 02D0     		beq	.L8
 129              	.LVL2:
 130              	.L5:
  92:Core/Src/stm32f4xx_hal_msp.c ****   {
  93:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspInit 0 */
  94:Core/Src/stm32f4xx_hal_msp.c **** 
  95:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI2_MspInit 0 */
  96:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
  97:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI2_CLK_ENABLE();
  98:Core/Src/stm32f4xx_hal_msp.c **** 
  99:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 100:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 101:Core/Src/stm32f4xx_hal_msp.c ****     PB13     ------> SPI2_SCK
ARM GAS  /var/folders/rc/0d0zc53s24vb6g9df7lnfxl40000gp/T//ccTlTAaU.s 			page 5


 102:Core/Src/stm32f4xx_hal_msp.c ****     PB15     ------> SPI2_MOSI
 103:Core/Src/stm32f4xx_hal_msp.c ****     */
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 106:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 107:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 108:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 109:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 110:Core/Src/stm32f4xx_hal_msp.c **** 
 111:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspInit 1 */
 112:Core/Src/stm32f4xx_hal_msp.c **** 
 113:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI2_MspInit 1 */
 114:Core/Src/stm32f4xx_hal_msp.c ****   }
 115:Core/Src/stm32f4xx_hal_msp.c **** 
 116:Core/Src/stm32f4xx_hal_msp.c **** }
 131              		.loc 1 116 1 view .LVU22
 132 0018 09B0     		add	sp, sp, #36
 133              	.LCFI5:
 134              		.cfi_remember_state
 135              		.cfi_def_cfa_offset 4
 136              		@ sp needed
 137 001a 5DF804FB 		ldr	pc, [sp], #4
 138              	.LVL3:
 139              	.L8:
 140              	.LCFI6:
 141              		.cfi_restore_state
  97:Core/Src/stm32f4xx_hal_msp.c **** 
 142              		.loc 1 97 5 is_stmt 1 view .LVU23
 143              	.LBB4:
  97:Core/Src/stm32f4xx_hal_msp.c **** 
 144              		.loc 1 97 5 view .LVU24
 145 001e 0022     		movs	r2, #0
 146 0020 0192     		str	r2, [sp, #4]
  97:Core/Src/stm32f4xx_hal_msp.c **** 
 147              		.loc 1 97 5 view .LVU25
 148 0022 03F50033 		add	r3, r3, #131072
 149 0026 196C     		ldr	r1, [r3, #64]
 150 0028 41F48041 		orr	r1, r1, #16384
 151 002c 1964     		str	r1, [r3, #64]
  97:Core/Src/stm32f4xx_hal_msp.c **** 
 152              		.loc 1 97 5 view .LVU26
 153 002e 196C     		ldr	r1, [r3, #64]
 154 0030 01F48041 		and	r1, r1, #16384
 155 0034 0191     		str	r1, [sp, #4]
  97:Core/Src/stm32f4xx_hal_msp.c **** 
 156              		.loc 1 97 5 view .LVU27
 157 0036 0199     		ldr	r1, [sp, #4]
 158              	.LBE4:
  97:Core/Src/stm32f4xx_hal_msp.c **** 
 159              		.loc 1 97 5 view .LVU28
  99:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 160              		.loc 1 99 5 view .LVU29
 161              	.LBB5:
  99:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 162              		.loc 1 99 5 view .LVU30
 163 0038 0292     		str	r2, [sp, #8]
  99:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
ARM GAS  /var/folders/rc/0d0zc53s24vb6g9df7lnfxl40000gp/T//ccTlTAaU.s 			page 6


 164              		.loc 1 99 5 view .LVU31
 165 003a 196B     		ldr	r1, [r3, #48]
 166 003c 41F00201 		orr	r1, r1, #2
 167 0040 1963     		str	r1, [r3, #48]
  99:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 168              		.loc 1 99 5 view .LVU32
 169 0042 1B6B     		ldr	r3, [r3, #48]
 170 0044 03F00203 		and	r3, r3, #2
 171 0048 0293     		str	r3, [sp, #8]
  99:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 172              		.loc 1 99 5 view .LVU33
 173 004a 029B     		ldr	r3, [sp, #8]
 174              	.LBE5:
  99:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 175              		.loc 1 99 5 view .LVU34
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 176              		.loc 1 104 5 view .LVU35
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 177              		.loc 1 104 25 is_stmt 0 view .LVU36
 178 004c 4FF42043 		mov	r3, #40960
 179 0050 0393     		str	r3, [sp, #12]
 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 180              		.loc 1 105 5 is_stmt 1 view .LVU37
 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 181              		.loc 1 105 26 is_stmt 0 view .LVU38
 182 0052 0223     		movs	r3, #2
 183 0054 0493     		str	r3, [sp, #16]
 106:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 184              		.loc 1 106 5 is_stmt 1 view .LVU39
 106:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 185              		.loc 1 106 26 is_stmt 0 view .LVU40
 186 0056 0592     		str	r2, [sp, #20]
 107:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 187              		.loc 1 107 5 is_stmt 1 view .LVU41
 107:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 188              		.loc 1 107 27 is_stmt 0 view .LVU42
 189 0058 0323     		movs	r3, #3
 190 005a 0693     		str	r3, [sp, #24]
 108:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 191              		.loc 1 108 5 is_stmt 1 view .LVU43
 108:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 192              		.loc 1 108 31 is_stmt 0 view .LVU44
 193 005c 0523     		movs	r3, #5
 194 005e 0793     		str	r3, [sp, #28]
 109:Core/Src/stm32f4xx_hal_msp.c **** 
 195              		.loc 1 109 5 is_stmt 1 view .LVU45
 196 0060 03A9     		add	r1, sp, #12
 197 0062 0348     		ldr	r0, .L9+4
 198              	.LVL4:
 109:Core/Src/stm32f4xx_hal_msp.c **** 
 199              		.loc 1 109 5 is_stmt 0 view .LVU46
 200 0064 FFF7FEFF 		bl	HAL_GPIO_Init
 201              	.LVL5:
 202              		.loc 1 116 1 view .LVU47
 203 0068 D6E7     		b	.L5
 204              	.L10:
 205 006a 00BF     		.align	2
ARM GAS  /var/folders/rc/0d0zc53s24vb6g9df7lnfxl40000gp/T//ccTlTAaU.s 			page 7


 206              	.L9:
 207 006c 00380040 		.word	1073756160
 208 0070 00040240 		.word	1073873920
 209              		.cfi_endproc
 210              	.LFE131:
 212              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 213              		.align	1
 214              		.global	HAL_SPI_MspDeInit
 215              		.syntax unified
 216              		.thumb
 217              		.thumb_func
 218              		.fpu fpv4-sp-d16
 220              	HAL_SPI_MspDeInit:
 221              	.LVL6:
 222              	.LFB132:
 117:Core/Src/stm32f4xx_hal_msp.c **** 
 118:Core/Src/stm32f4xx_hal_msp.c **** /**
 119:Core/Src/stm32f4xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 120:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 121:Core/Src/stm32f4xx_hal_msp.c **** * @param hspi: SPI handle pointer
 122:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 123:Core/Src/stm32f4xx_hal_msp.c **** */
 124:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 125:Core/Src/stm32f4xx_hal_msp.c **** {
 223              		.loc 1 125 1 is_stmt 1 view -0
 224              		.cfi_startproc
 225              		@ args = 0, pretend = 0, frame = 0
 226              		@ frame_needed = 0, uses_anonymous_args = 0
 227              		.loc 1 125 1 is_stmt 0 view .LVU49
 228 0000 08B5     		push	{r3, lr}
 229              	.LCFI7:
 230              		.cfi_def_cfa_offset 8
 231              		.cfi_offset 3, -8
 232              		.cfi_offset 14, -4
 126:Core/Src/stm32f4xx_hal_msp.c ****   if(hspi->Instance==SPI2)
 233              		.loc 1 126 3 is_stmt 1 view .LVU50
 234              		.loc 1 126 10 is_stmt 0 view .LVU51
 235 0002 0268     		ldr	r2, [r0]
 236              		.loc 1 126 5 view .LVU52
 237 0004 074B     		ldr	r3, .L15
 238 0006 9A42     		cmp	r2, r3
 239 0008 00D0     		beq	.L14
 240              	.LVL7:
 241              	.L11:
 127:Core/Src/stm32f4xx_hal_msp.c ****   {
 128:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspDeInit 0 */
 129:Core/Src/stm32f4xx_hal_msp.c **** 
 130:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI2_MspDeInit 0 */
 131:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 132:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI2_CLK_DISABLE();
 133:Core/Src/stm32f4xx_hal_msp.c **** 
 134:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 135:Core/Src/stm32f4xx_hal_msp.c ****     PB13     ------> SPI2_SCK
 136:Core/Src/stm32f4xx_hal_msp.c ****     PB15     ------> SPI2_MOSI
 137:Core/Src/stm32f4xx_hal_msp.c ****     */
 138:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_13|GPIO_PIN_15);
 139:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /var/folders/rc/0d0zc53s24vb6g9df7lnfxl40000gp/T//ccTlTAaU.s 			page 8


 140:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspDeInit 1 */
 141:Core/Src/stm32f4xx_hal_msp.c **** 
 142:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI2_MspDeInit 1 */
 143:Core/Src/stm32f4xx_hal_msp.c ****   }
 144:Core/Src/stm32f4xx_hal_msp.c **** 
 145:Core/Src/stm32f4xx_hal_msp.c **** }
 242              		.loc 1 145 1 view .LVU53
 243 000a 08BD     		pop	{r3, pc}
 244              	.LVL8:
 245              	.L14:
 132:Core/Src/stm32f4xx_hal_msp.c **** 
 246              		.loc 1 132 5 is_stmt 1 view .LVU54
 247 000c 064A     		ldr	r2, .L15+4
 248 000e 136C     		ldr	r3, [r2, #64]
 249 0010 23F48043 		bic	r3, r3, #16384
 250 0014 1364     		str	r3, [r2, #64]
 138:Core/Src/stm32f4xx_hal_msp.c **** 
 251              		.loc 1 138 5 view .LVU55
 252 0016 4FF42041 		mov	r1, #40960
 253 001a 0448     		ldr	r0, .L15+8
 254              	.LVL9:
 138:Core/Src/stm32f4xx_hal_msp.c **** 
 255              		.loc 1 138 5 is_stmt 0 view .LVU56
 256 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 257              	.LVL10:
 258              		.loc 1 145 1 view .LVU57
 259 0020 F3E7     		b	.L11
 260              	.L16:
 261 0022 00BF     		.align	2
 262              	.L15:
 263 0024 00380040 		.word	1073756160
 264 0028 00380240 		.word	1073887232
 265 002c 00040240 		.word	1073873920
 266              		.cfi_endproc
 267              	.LFE132:
 269              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 270              		.align	1
 271              		.global	HAL_UART_MspInit
 272              		.syntax unified
 273              		.thumb
 274              		.thumb_func
 275              		.fpu fpv4-sp-d16
 277              	HAL_UART_MspInit:
 278              	.LVL11:
 279              	.LFB133:
 146:Core/Src/stm32f4xx_hal_msp.c **** 
 147:Core/Src/stm32f4xx_hal_msp.c **** /**
 148:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP Initialization
 149:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 150:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 151:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 152:Core/Src/stm32f4xx_hal_msp.c **** */
 153:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 154:Core/Src/stm32f4xx_hal_msp.c **** {
 280              		.loc 1 154 1 is_stmt 1 view -0
 281              		.cfi_startproc
 282              		@ args = 0, pretend = 0, frame = 32
ARM GAS  /var/folders/rc/0d0zc53s24vb6g9df7lnfxl40000gp/T//ccTlTAaU.s 			page 9


 283              		@ frame_needed = 0, uses_anonymous_args = 0
 284              		.loc 1 154 1 is_stmt 0 view .LVU59
 285 0000 00B5     		push	{lr}
 286              	.LCFI8:
 287              		.cfi_def_cfa_offset 4
 288              		.cfi_offset 14, -4
 289 0002 89B0     		sub	sp, sp, #36
 290              	.LCFI9:
 291              		.cfi_def_cfa_offset 40
 155:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 292              		.loc 1 155 3 is_stmt 1 view .LVU60
 293              		.loc 1 155 20 is_stmt 0 view .LVU61
 294 0004 0023     		movs	r3, #0
 295 0006 0393     		str	r3, [sp, #12]
 296 0008 0493     		str	r3, [sp, #16]
 297 000a 0593     		str	r3, [sp, #20]
 298 000c 0693     		str	r3, [sp, #24]
 299 000e 0793     		str	r3, [sp, #28]
 156:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART2)
 300              		.loc 1 156 3 is_stmt 1 view .LVU62
 301              		.loc 1 156 11 is_stmt 0 view .LVU63
 302 0010 0268     		ldr	r2, [r0]
 303              		.loc 1 156 5 view .LVU64
 304 0012 154B     		ldr	r3, .L21
 305 0014 9A42     		cmp	r2, r3
 306 0016 02D0     		beq	.L20
 307              	.LVL12:
 308              	.L17:
 157:Core/Src/stm32f4xx_hal_msp.c ****   {
 158:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 159:Core/Src/stm32f4xx_hal_msp.c **** 
 160:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 161:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 162:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 163:Core/Src/stm32f4xx_hal_msp.c **** 
 164:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 165:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 166:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 167:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 168:Core/Src/stm32f4xx_hal_msp.c ****     */
 169:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 170:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 171:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 172:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 173:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 174:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 175:Core/Src/stm32f4xx_hal_msp.c **** 
 176:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 177:Core/Src/stm32f4xx_hal_msp.c **** 
 178:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 179:Core/Src/stm32f4xx_hal_msp.c ****   }
 180:Core/Src/stm32f4xx_hal_msp.c **** 
 181:Core/Src/stm32f4xx_hal_msp.c **** }
 309              		.loc 1 181 1 view .LVU65
 310 0018 09B0     		add	sp, sp, #36
 311              	.LCFI10:
 312              		.cfi_remember_state
ARM GAS  /var/folders/rc/0d0zc53s24vb6g9df7lnfxl40000gp/T//ccTlTAaU.s 			page 10


 313              		.cfi_def_cfa_offset 4
 314              		@ sp needed
 315 001a 5DF804FB 		ldr	pc, [sp], #4
 316              	.LVL13:
 317              	.L20:
 318              	.LCFI11:
 319              		.cfi_restore_state
 162:Core/Src/stm32f4xx_hal_msp.c **** 
 320              		.loc 1 162 5 is_stmt 1 view .LVU66
 321              	.LBB6:
 162:Core/Src/stm32f4xx_hal_msp.c **** 
 322              		.loc 1 162 5 view .LVU67
 323 001e 0022     		movs	r2, #0
 324 0020 0192     		str	r2, [sp, #4]
 162:Core/Src/stm32f4xx_hal_msp.c **** 
 325              		.loc 1 162 5 view .LVU68
 326 0022 03F5FA33 		add	r3, r3, #128000
 327 0026 196C     		ldr	r1, [r3, #64]
 328 0028 41F40031 		orr	r1, r1, #131072
 329 002c 1964     		str	r1, [r3, #64]
 162:Core/Src/stm32f4xx_hal_msp.c **** 
 330              		.loc 1 162 5 view .LVU69
 331 002e 196C     		ldr	r1, [r3, #64]
 332 0030 01F40031 		and	r1, r1, #131072
 333 0034 0191     		str	r1, [sp, #4]
 162:Core/Src/stm32f4xx_hal_msp.c **** 
 334              		.loc 1 162 5 view .LVU70
 335 0036 0199     		ldr	r1, [sp, #4]
 336              	.LBE6:
 162:Core/Src/stm32f4xx_hal_msp.c **** 
 337              		.loc 1 162 5 view .LVU71
 164:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 338              		.loc 1 164 5 view .LVU72
 339              	.LBB7:
 164:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 340              		.loc 1 164 5 view .LVU73
 341 0038 0292     		str	r2, [sp, #8]
 164:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 342              		.loc 1 164 5 view .LVU74
 343 003a 196B     		ldr	r1, [r3, #48]
 344 003c 41F00101 		orr	r1, r1, #1
 345 0040 1963     		str	r1, [r3, #48]
 164:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 346              		.loc 1 164 5 view .LVU75
 347 0042 1B6B     		ldr	r3, [r3, #48]
 348 0044 03F00103 		and	r3, r3, #1
 349 0048 0293     		str	r3, [sp, #8]
 164:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 350              		.loc 1 164 5 view .LVU76
 351 004a 029B     		ldr	r3, [sp, #8]
 352              	.LBE7:
 164:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 353              		.loc 1 164 5 view .LVU77
 169:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 354              		.loc 1 169 5 view .LVU78
 169:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 355              		.loc 1 169 25 is_stmt 0 view .LVU79
ARM GAS  /var/folders/rc/0d0zc53s24vb6g9df7lnfxl40000gp/T//ccTlTAaU.s 			page 11


 356 004c 0C23     		movs	r3, #12
 357 004e 0393     		str	r3, [sp, #12]
 170:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 358              		.loc 1 170 5 is_stmt 1 view .LVU80
 170:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 359              		.loc 1 170 26 is_stmt 0 view .LVU81
 360 0050 0223     		movs	r3, #2
 361 0052 0493     		str	r3, [sp, #16]
 171:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 362              		.loc 1 171 5 is_stmt 1 view .LVU82
 171:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 363              		.loc 1 171 26 is_stmt 0 view .LVU83
 364 0054 0592     		str	r2, [sp, #20]
 172:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 365              		.loc 1 172 5 is_stmt 1 view .LVU84
 172:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 366              		.loc 1 172 27 is_stmt 0 view .LVU85
 367 0056 0323     		movs	r3, #3
 368 0058 0693     		str	r3, [sp, #24]
 173:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 369              		.loc 1 173 5 is_stmt 1 view .LVU86
 173:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 370              		.loc 1 173 31 is_stmt 0 view .LVU87
 371 005a 0723     		movs	r3, #7
 372 005c 0793     		str	r3, [sp, #28]
 174:Core/Src/stm32f4xx_hal_msp.c **** 
 373              		.loc 1 174 5 is_stmt 1 view .LVU88
 374 005e 03A9     		add	r1, sp, #12
 375 0060 0248     		ldr	r0, .L21+4
 376              	.LVL14:
 174:Core/Src/stm32f4xx_hal_msp.c **** 
 377              		.loc 1 174 5 is_stmt 0 view .LVU89
 378 0062 FFF7FEFF 		bl	HAL_GPIO_Init
 379              	.LVL15:
 380              		.loc 1 181 1 view .LVU90
 381 0066 D7E7     		b	.L17
 382              	.L22:
 383              		.align	2
 384              	.L21:
 385 0068 00440040 		.word	1073759232
 386 006c 00000240 		.word	1073872896
 387              		.cfi_endproc
 388              	.LFE133:
 390              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 391              		.align	1
 392              		.global	HAL_UART_MspDeInit
 393              		.syntax unified
 394              		.thumb
 395              		.thumb_func
 396              		.fpu fpv4-sp-d16
 398              	HAL_UART_MspDeInit:
 399              	.LVL16:
 400              	.LFB134:
 182:Core/Src/stm32f4xx_hal_msp.c **** 
 183:Core/Src/stm32f4xx_hal_msp.c **** /**
 184:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 185:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
ARM GAS  /var/folders/rc/0d0zc53s24vb6g9df7lnfxl40000gp/T//ccTlTAaU.s 			page 12


 186:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 187:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 188:Core/Src/stm32f4xx_hal_msp.c **** */
 189:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 190:Core/Src/stm32f4xx_hal_msp.c **** {
 401              		.loc 1 190 1 is_stmt 1 view -0
 402              		.cfi_startproc
 403              		@ args = 0, pretend = 0, frame = 0
 404              		@ frame_needed = 0, uses_anonymous_args = 0
 405              		.loc 1 190 1 is_stmt 0 view .LVU92
 406 0000 08B5     		push	{r3, lr}
 407              	.LCFI12:
 408              		.cfi_def_cfa_offset 8
 409              		.cfi_offset 3, -8
 410              		.cfi_offset 14, -4
 191:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART2)
 411              		.loc 1 191 3 is_stmt 1 view .LVU93
 412              		.loc 1 191 11 is_stmt 0 view .LVU94
 413 0002 0268     		ldr	r2, [r0]
 414              		.loc 1 191 5 view .LVU95
 415 0004 064B     		ldr	r3, .L27
 416 0006 9A42     		cmp	r2, r3
 417 0008 00D0     		beq	.L26
 418              	.LVL17:
 419              	.L23:
 192:Core/Src/stm32f4xx_hal_msp.c ****   {
 193:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 194:Core/Src/stm32f4xx_hal_msp.c **** 
 195:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 196:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 197:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 198:Core/Src/stm32f4xx_hal_msp.c **** 
 199:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 200:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 201:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 202:Core/Src/stm32f4xx_hal_msp.c ****     */
 203:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, USART_TX_Pin|USART_RX_Pin);
 204:Core/Src/stm32f4xx_hal_msp.c **** 
 205:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 206:Core/Src/stm32f4xx_hal_msp.c **** 
 207:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 208:Core/Src/stm32f4xx_hal_msp.c ****   }
 209:Core/Src/stm32f4xx_hal_msp.c **** 
 210:Core/Src/stm32f4xx_hal_msp.c **** }
 420              		.loc 1 210 1 view .LVU96
 421 000a 08BD     		pop	{r3, pc}
 422              	.LVL18:
 423              	.L26:
 197:Core/Src/stm32f4xx_hal_msp.c **** 
 424              		.loc 1 197 5 is_stmt 1 view .LVU97
 425 000c 054A     		ldr	r2, .L27+4
 426 000e 136C     		ldr	r3, [r2, #64]
 427 0010 23F40033 		bic	r3, r3, #131072
 428 0014 1364     		str	r3, [r2, #64]
 203:Core/Src/stm32f4xx_hal_msp.c **** 
 429              		.loc 1 203 5 view .LVU98
 430 0016 0C21     		movs	r1, #12
ARM GAS  /var/folders/rc/0d0zc53s24vb6g9df7lnfxl40000gp/T//ccTlTAaU.s 			page 13


 431 0018 0348     		ldr	r0, .L27+8
 432              	.LVL19:
 203:Core/Src/stm32f4xx_hal_msp.c **** 
 433              		.loc 1 203 5 is_stmt 0 view .LVU99
 434 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 435              	.LVL20:
 436              		.loc 1 210 1 view .LVU100
 437 001e F4E7     		b	.L23
 438              	.L28:
 439              		.align	2
 440              	.L27:
 441 0020 00440040 		.word	1073759232
 442 0024 00380240 		.word	1073887232
 443 0028 00000240 		.word	1073872896
 444              		.cfi_endproc
 445              	.LFE134:
 447              		.text
 448              	.Letext0:
 449              		.file 2 "/usr/local/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/machine/_de
 450              		.file 3 "/usr/local/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/sys/_stdint
 451              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 452              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 453              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f446xx.h"
 454              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 455              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 456              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 457              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 458              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 459              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 460              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
ARM GAS  /var/folders/rc/0d0zc53s24vb6g9df7lnfxl40000gp/T//ccTlTAaU.s 			page 14


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hal_msp.c
/var/folders/rc/0d0zc53s24vb6g9df7lnfxl40000gp/T//ccTlTAaU.s:18     .text.HAL_MspInit:0000000000000000 $t
/var/folders/rc/0d0zc53s24vb6g9df7lnfxl40000gp/T//ccTlTAaU.s:26     .text.HAL_MspInit:0000000000000000 HAL_MspInit
/var/folders/rc/0d0zc53s24vb6g9df7lnfxl40000gp/T//ccTlTAaU.s:87     .text.HAL_MspInit:000000000000003c $d
/var/folders/rc/0d0zc53s24vb6g9df7lnfxl40000gp/T//ccTlTAaU.s:92     .text.HAL_SPI_MspInit:0000000000000000 $t
/var/folders/rc/0d0zc53s24vb6g9df7lnfxl40000gp/T//ccTlTAaU.s:99     .text.HAL_SPI_MspInit:0000000000000000 HAL_SPI_MspInit
/var/folders/rc/0d0zc53s24vb6g9df7lnfxl40000gp/T//ccTlTAaU.s:207    .text.HAL_SPI_MspInit:000000000000006c $d
/var/folders/rc/0d0zc53s24vb6g9df7lnfxl40000gp/T//ccTlTAaU.s:213    .text.HAL_SPI_MspDeInit:0000000000000000 $t
/var/folders/rc/0d0zc53s24vb6g9df7lnfxl40000gp/T//ccTlTAaU.s:220    .text.HAL_SPI_MspDeInit:0000000000000000 HAL_SPI_MspDeInit
/var/folders/rc/0d0zc53s24vb6g9df7lnfxl40000gp/T//ccTlTAaU.s:263    .text.HAL_SPI_MspDeInit:0000000000000024 $d
/var/folders/rc/0d0zc53s24vb6g9df7lnfxl40000gp/T//ccTlTAaU.s:270    .text.HAL_UART_MspInit:0000000000000000 $t
/var/folders/rc/0d0zc53s24vb6g9df7lnfxl40000gp/T//ccTlTAaU.s:277    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
/var/folders/rc/0d0zc53s24vb6g9df7lnfxl40000gp/T//ccTlTAaU.s:385    .text.HAL_UART_MspInit:0000000000000068 $d
/var/folders/rc/0d0zc53s24vb6g9df7lnfxl40000gp/T//ccTlTAaU.s:391    .text.HAL_UART_MspDeInit:0000000000000000 $t
/var/folders/rc/0d0zc53s24vb6g9df7lnfxl40000gp/T//ccTlTAaU.s:398    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
/var/folders/rc/0d0zc53s24vb6g9df7lnfxl40000gp/T//ccTlTAaU.s:441    .text.HAL_UART_MspDeInit:0000000000000020 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriorityGrouping
HAL_GPIO_Init
HAL_GPIO_DeInit
