

================================================================
== Vivado HLS Report for 'zeropad2d_cl_array_array_ap_fixed_10u_config31_s'
================================================================
* Date:           Sun Nov 14 10:23:54 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.375|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  783|  783|  783|  783|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                  |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- PadTopWidth     |    6|    6|         1|          -|          -|     6|    no    |
        |- PadMain         |  768|  768|         6|          -|          -|   128|    no    |
        | + CopyMain       |    4|    4|         1|          -|          -|     4|    no    |
        |- PadBottomWidth  |    6|    6|         1|          -|          -|     6|    no    |
        +------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    105|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    417|    -|
|Register         |        -|      -|      32|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      32|    522|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |i_fu_232_p2               |     +    |      0|  0|  15|           8|           1|
    |j_7_fu_306_p2             |     +    |      0|  0|  12|           3|           1|
    |j_8_fu_244_p2             |     +    |      0|  0|  12|           3|           1|
    |j_fu_220_p2               |     +    |      0|  0|  12|           3|           1|
    |ap_block_state2           |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3           |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5           |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op35  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op58  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln56_fu_214_p2       |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln61_fu_226_p2       |   icmp   |      0|  0|  13|           8|           9|
    |icmp_ln65_fu_238_p2       |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln74_fu_300_p2       |   icmp   |      0|  0|   9|           3|           3|
    |ap_block_state1           |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4           |    or    |      0|  0|   2|           1|           1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 105|          41|          30|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  33|          6|    1|          6|
    |ap_done                |   9|          2|    1|          2|
    |data_V_data_0_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_3_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_4_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_5_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_6_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_7_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_8_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_9_V_blk_n  |   9|          2|    1|          2|
    |i1_0_reg_181           |   9|          2|    8|         16|
    |j3_0_reg_192           |   9|          2|    3|          6|
    |j6_0_reg_203           |   9|          2|    3|          6|
    |j_0_reg_170            |   9|          2|    3|          6|
    |real_start             |   9|          2|    1|          2|
    |res_V_data_0_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_0_V_din     |  15|          3|   16|         48|
    |res_V_data_1_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_1_V_din     |  15|          3|   16|         48|
    |res_V_data_2_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_2_V_din     |  15|          3|   16|         48|
    |res_V_data_3_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_3_V_din     |  15|          3|   16|         48|
    |res_V_data_4_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_4_V_din     |  15|          3|   16|         48|
    |res_V_data_5_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_5_V_din     |  15|          3|   16|         48|
    |res_V_data_6_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_6_V_din     |  15|          3|   16|         48|
    |res_V_data_7_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_7_V_din     |  15|          3|   16|         48|
    |res_V_data_8_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_8_V_din     |  15|          3|   16|         48|
    |res_V_data_9_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_9_V_din     |  15|          3|   16|         48|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 417|         88|  200|        564|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  5|   0|    5|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |i1_0_reg_181    |  8|   0|    8|          0|
    |i_reg_323       |  8|   0|    8|          0|
    |j3_0_reg_192    |  3|   0|    3|          0|
    |j6_0_reg_203    |  3|   0|    3|          0|
    |j_0_reg_170     |  3|   0|    3|          0|
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           | 32|   0|   32|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+-------------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | zeropad2d_cl<array,array<ap_fixed,10u>,config31> | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | zeropad2d_cl<array,array<ap_fixed,10u>,config31> | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | zeropad2d_cl<array,array<ap_fixed,10u>,config31> | return value |
|start_full_n             |  in |    1| ap_ctrl_hs | zeropad2d_cl<array,array<ap_fixed,10u>,config31> | return value |
|ap_done                  | out |    1| ap_ctrl_hs | zeropad2d_cl<array,array<ap_fixed,10u>,config31> | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | zeropad2d_cl<array,array<ap_fixed,10u>,config31> | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | zeropad2d_cl<array,array<ap_fixed,10u>,config31> | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | zeropad2d_cl<array,array<ap_fixed,10u>,config31> | return value |
|start_out                | out |    1| ap_ctrl_hs | zeropad2d_cl<array,array<ap_fixed,10u>,config31> | return value |
|start_write              | out |    1| ap_ctrl_hs | zeropad2d_cl<array,array<ap_fixed,10u>,config31> | return value |
|data_V_data_0_V_dout     |  in |   16|   ap_fifo  |                  data_V_data_0_V                 |    pointer   |
|data_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                  data_V_data_0_V                 |    pointer   |
|data_V_data_0_V_read     | out |    1|   ap_fifo  |                  data_V_data_0_V                 |    pointer   |
|data_V_data_1_V_dout     |  in |   16|   ap_fifo  |                  data_V_data_1_V                 |    pointer   |
|data_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                  data_V_data_1_V                 |    pointer   |
|data_V_data_1_V_read     | out |    1|   ap_fifo  |                  data_V_data_1_V                 |    pointer   |
|data_V_data_2_V_dout     |  in |   16|   ap_fifo  |                  data_V_data_2_V                 |    pointer   |
|data_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                  data_V_data_2_V                 |    pointer   |
|data_V_data_2_V_read     | out |    1|   ap_fifo  |                  data_V_data_2_V                 |    pointer   |
|data_V_data_3_V_dout     |  in |   16|   ap_fifo  |                  data_V_data_3_V                 |    pointer   |
|data_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |                  data_V_data_3_V                 |    pointer   |
|data_V_data_3_V_read     | out |    1|   ap_fifo  |                  data_V_data_3_V                 |    pointer   |
|data_V_data_4_V_dout     |  in |   16|   ap_fifo  |                  data_V_data_4_V                 |    pointer   |
|data_V_data_4_V_empty_n  |  in |    1|   ap_fifo  |                  data_V_data_4_V                 |    pointer   |
|data_V_data_4_V_read     | out |    1|   ap_fifo  |                  data_V_data_4_V                 |    pointer   |
|data_V_data_5_V_dout     |  in |   16|   ap_fifo  |                  data_V_data_5_V                 |    pointer   |
|data_V_data_5_V_empty_n  |  in |    1|   ap_fifo  |                  data_V_data_5_V                 |    pointer   |
|data_V_data_5_V_read     | out |    1|   ap_fifo  |                  data_V_data_5_V                 |    pointer   |
|data_V_data_6_V_dout     |  in |   16|   ap_fifo  |                  data_V_data_6_V                 |    pointer   |
|data_V_data_6_V_empty_n  |  in |    1|   ap_fifo  |                  data_V_data_6_V                 |    pointer   |
|data_V_data_6_V_read     | out |    1|   ap_fifo  |                  data_V_data_6_V                 |    pointer   |
|data_V_data_7_V_dout     |  in |   16|   ap_fifo  |                  data_V_data_7_V                 |    pointer   |
|data_V_data_7_V_empty_n  |  in |    1|   ap_fifo  |                  data_V_data_7_V                 |    pointer   |
|data_V_data_7_V_read     | out |    1|   ap_fifo  |                  data_V_data_7_V                 |    pointer   |
|data_V_data_8_V_dout     |  in |   16|   ap_fifo  |                  data_V_data_8_V                 |    pointer   |
|data_V_data_8_V_empty_n  |  in |    1|   ap_fifo  |                  data_V_data_8_V                 |    pointer   |
|data_V_data_8_V_read     | out |    1|   ap_fifo  |                  data_V_data_8_V                 |    pointer   |
|data_V_data_9_V_dout     |  in |   16|   ap_fifo  |                  data_V_data_9_V                 |    pointer   |
|data_V_data_9_V_empty_n  |  in |    1|   ap_fifo  |                  data_V_data_9_V                 |    pointer   |
|data_V_data_9_V_read     | out |    1|   ap_fifo  |                  data_V_data_9_V                 |    pointer   |
|res_V_data_0_V_din       | out |   16|   ap_fifo  |                  res_V_data_0_V                  |    pointer   |
|res_V_data_0_V_full_n    |  in |    1|   ap_fifo  |                  res_V_data_0_V                  |    pointer   |
|res_V_data_0_V_write     | out |    1|   ap_fifo  |                  res_V_data_0_V                  |    pointer   |
|res_V_data_1_V_din       | out |   16|   ap_fifo  |                  res_V_data_1_V                  |    pointer   |
|res_V_data_1_V_full_n    |  in |    1|   ap_fifo  |                  res_V_data_1_V                  |    pointer   |
|res_V_data_1_V_write     | out |    1|   ap_fifo  |                  res_V_data_1_V                  |    pointer   |
|res_V_data_2_V_din       | out |   16|   ap_fifo  |                  res_V_data_2_V                  |    pointer   |
|res_V_data_2_V_full_n    |  in |    1|   ap_fifo  |                  res_V_data_2_V                  |    pointer   |
|res_V_data_2_V_write     | out |    1|   ap_fifo  |                  res_V_data_2_V                  |    pointer   |
|res_V_data_3_V_din       | out |   16|   ap_fifo  |                  res_V_data_3_V                  |    pointer   |
|res_V_data_3_V_full_n    |  in |    1|   ap_fifo  |                  res_V_data_3_V                  |    pointer   |
|res_V_data_3_V_write     | out |    1|   ap_fifo  |                  res_V_data_3_V                  |    pointer   |
|res_V_data_4_V_din       | out |   16|   ap_fifo  |                  res_V_data_4_V                  |    pointer   |
|res_V_data_4_V_full_n    |  in |    1|   ap_fifo  |                  res_V_data_4_V                  |    pointer   |
|res_V_data_4_V_write     | out |    1|   ap_fifo  |                  res_V_data_4_V                  |    pointer   |
|res_V_data_5_V_din       | out |   16|   ap_fifo  |                  res_V_data_5_V                  |    pointer   |
|res_V_data_5_V_full_n    |  in |    1|   ap_fifo  |                  res_V_data_5_V                  |    pointer   |
|res_V_data_5_V_write     | out |    1|   ap_fifo  |                  res_V_data_5_V                  |    pointer   |
|res_V_data_6_V_din       | out |   16|   ap_fifo  |                  res_V_data_6_V                  |    pointer   |
|res_V_data_6_V_full_n    |  in |    1|   ap_fifo  |                  res_V_data_6_V                  |    pointer   |
|res_V_data_6_V_write     | out |    1|   ap_fifo  |                  res_V_data_6_V                  |    pointer   |
|res_V_data_7_V_din       | out |   16|   ap_fifo  |                  res_V_data_7_V                  |    pointer   |
|res_V_data_7_V_full_n    |  in |    1|   ap_fifo  |                  res_V_data_7_V                  |    pointer   |
|res_V_data_7_V_write     | out |    1|   ap_fifo  |                  res_V_data_7_V                  |    pointer   |
|res_V_data_8_V_din       | out |   16|   ap_fifo  |                  res_V_data_8_V                  |    pointer   |
|res_V_data_8_V_full_n    |  in |    1|   ap_fifo  |                  res_V_data_8_V                  |    pointer   |
|res_V_data_8_V_write     | out |    1|   ap_fifo  |                  res_V_data_8_V                  |    pointer   |
|res_V_data_9_V_din       | out |   16|   ap_fifo  |                  res_V_data_9_V                  |    pointer   |
|res_V_data_9_V_full_n    |  in |    1|   ap_fifo  |                  res_V_data_9_V                  |    pointer   |
|res_V_data_9_V_write     | out |    1|   ap_fifo  |                  res_V_data_9_V                  |    pointer   |
+-------------------------+-----+-----+------------+--------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 4 5 
4 --> 4 3 
5 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str97) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:55]   --->   Operation 26 'specloopname' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str97)" [firmware/nnet_utils/nnet_padding_stream.h:55]   --->   Operation 27 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.76ns)   --->   "br label %0" [firmware/nnet_utils/nnet_padding_stream.h:56]   --->   Operation 28 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.18>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%j_0 = phi i3 [ 0, %PadTop_begin ], [ %j, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i40.0 ]"   --->   Operation 29 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.13ns)   --->   "%icmp_ln56 = icmp eq i3 %j_0, -2" [firmware/nnet_utils/nnet_padding_stream.h:56]   --->   Operation 30 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 31 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.65ns)   --->   "%j = add i3 %j_0, 1" [firmware/nnet_utils/nnet_padding_stream.h:56]   --->   Operation 32 'add' 'j' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %icmp_ln56, label %PadTop_end, label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i40.0" [firmware/nnet_utils/nnet_padding_stream.h:56]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str98) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:56]   --->   Operation 34 'specloopname' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V, i16* %res_V_data_5_V, i16* %res_V_data_6_V, i16* %res_V_data_7_V, i16* %res_V_data_8_V, i16* %res_V_data_9_V, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0)" [firmware/nnet_utils/nnet_padding_stream.h:16->firmware/nnet_utils/nnet_padding_stream.h:57]   --->   Operation 35 'write' <Predicate = (!icmp_ln56)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "br label %0" [firmware/nnet_utils/nnet_padding_stream.h:56]   --->   Operation 36 'br' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str97, i32 %tmp)" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 37 'specregionend' 'empty_63' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.76ns)   --->   "br label %.preheader3" [firmware/nnet_utils/nnet_padding_stream.h:61]   --->   Operation 38 'br' <Predicate = (icmp_ln56)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 2.18>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%i1_0 = phi i8 [ %i, %PadMain_end ], [ 0, %PadTop_end ]"   --->   Operation 39 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.55ns)   --->   "%icmp_ln61 = icmp eq i8 %i1_0, -128" [firmware/nnet_utils/nnet_padding_stream.h:61]   --->   Operation 40 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 41 'speclooptripcount' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.91ns)   --->   "%i = add i8 %i1_0, 1" [firmware/nnet_utils/nnet_padding_stream.h:61]   --->   Operation 42 'add' 'i' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %icmp_ln61, label %PadBottom_begin, label %PadMain_begin" [firmware/nnet_utils/nnet_padding_stream.h:61]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str99) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:61]   --->   Operation 44 'specloopname' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str99)" [firmware/nnet_utils/nnet_padding_stream.h:61]   --->   Operation 45 'specregionbegin' 'tmp_8' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str100) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:62]   --->   Operation 46 'specloopname' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V, i16* %res_V_data_5_V, i16* %res_V_data_6_V, i16* %res_V_data_7_V, i16* %res_V_data_8_V, i16* %res_V_data_9_V, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0)" [firmware/nnet_utils/nnet_padding_stream.h:16->firmware/nnet_utils/nnet_padding_stream.h:63]   --->   Operation 47 'write' <Predicate = (!icmp_ln61)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_3 : Operation 48 [1/1] (1.76ns)   --->   "br label %.preheader2" [firmware/nnet_utils/nnet_padding_stream.h:65]   --->   Operation 48 'br' <Predicate = (!icmp_ln61)> <Delay = 1.76>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str103) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:73]   --->   Operation 49 'specloopname' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str103)" [firmware/nnet_utils/nnet_padding_stream.h:73]   --->   Operation 50 'specregionbegin' 'tmp_7' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (1.76ns)   --->   "br label %1" [firmware/nnet_utils/nnet_padding_stream.h:74]   --->   Operation 51 'br' <Predicate = (icmp_ln61)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 4.37>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%j3_0 = phi i3 [ %j_8, %.preheader.i.i.0 ], [ 0, %PadMain_begin ]"   --->   Operation 52 'phi' 'j3_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (1.13ns)   --->   "%icmp_ln65 = icmp eq i3 %j3_0, -4" [firmware/nnet_utils/nnet_padding_stream.h:65]   --->   Operation 53 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%empty_65 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 54 'speclooptripcount' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (1.65ns)   --->   "%j_8 = add i3 %j3_0, 1" [firmware/nnet_utils/nnet_padding_stream.h:65]   --->   Operation 55 'add' 'j_8' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %icmp_ln65, label %PadMain_end, label %.preheader.i.i.0" [firmware/nnet_utils/nnet_padding_stream.h:65]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str101) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:65]   --->   Operation 57 'specloopname' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (2.18ns)   --->   "%empty_66 = call { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %data_V_data_0_V, i16* %data_V_data_1_V, i16* %data_V_data_2_V, i16* %data_V_data_3_V, i16* %data_V_data_4_V, i16* %data_V_data_5_V, i16* %data_V_data_6_V, i16* %data_V_data_7_V, i16* %data_V_data_8_V, i16* %data_V_data_9_V)" [firmware/nnet_utils/nnet_padding_stream.h:22->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 58 'read' 'empty_66' <Predicate = (!icmp_ln65)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_data_0_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_66, 0" [firmware/nnet_utils/nnet_padding_stream.h:22->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 59 'extractvalue' 'tmp_data_0_V' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_data_1_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_66, 1" [firmware/nnet_utils/nnet_padding_stream.h:22->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 60 'extractvalue' 'tmp_data_1_V' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_data_2_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_66, 2" [firmware/nnet_utils/nnet_padding_stream.h:22->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 61 'extractvalue' 'tmp_data_2_V' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_data_3_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_66, 3" [firmware/nnet_utils/nnet_padding_stream.h:22->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 62 'extractvalue' 'tmp_data_3_V' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_data_4_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_66, 4" [firmware/nnet_utils/nnet_padding_stream.h:22->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 63 'extractvalue' 'tmp_data_4_V' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_data_5_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_66, 5" [firmware/nnet_utils/nnet_padding_stream.h:22->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 64 'extractvalue' 'tmp_data_5_V' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_data_6_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_66, 6" [firmware/nnet_utils/nnet_padding_stream.h:22->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 65 'extractvalue' 'tmp_data_6_V' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_data_7_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_66, 7" [firmware/nnet_utils/nnet_padding_stream.h:22->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 66 'extractvalue' 'tmp_data_7_V' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_data_8_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_66, 8" [firmware/nnet_utils/nnet_padding_stream.h:22->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 67 'extractvalue' 'tmp_data_8_V' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_data_9_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_66, 9" [firmware/nnet_utils/nnet_padding_stream.h:22->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 68 'extractvalue' 'tmp_data_9_V' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V, i16* %res_V_data_5_V, i16* %res_V_data_6_V, i16* %res_V_data_7_V, i16* %res_V_data_8_V, i16* %res_V_data_9_V, i16 %tmp_data_0_V, i16 %tmp_data_1_V, i16 %tmp_data_2_V, i16 %tmp_data_3_V, i16 %tmp_data_4_V, i16 %tmp_data_5_V, i16 %tmp_data_6_V, i16 %tmp_data_7_V, i16 %tmp_data_8_V, i16 %tmp_data_9_V)" [firmware/nnet_utils/nnet_padding_stream.h:28->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 69 'write' <Predicate = (!icmp_ln65)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "br label %.preheader2" [firmware/nnet_utils/nnet_padding_stream.h:65]   --->   Operation 70 'br' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str102) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:68]   --->   Operation 71 'specloopname' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V, i16* %res_V_data_5_V, i16* %res_V_data_6_V, i16* %res_V_data_7_V, i16* %res_V_data_8_V, i16* %res_V_data_9_V, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0)" [firmware/nnet_utils/nnet_padding_stream.h:16->firmware/nnet_utils/nnet_padding_stream.h:69]   --->   Operation 72 'write' <Predicate = (icmp_ln65)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%empty_67 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str99, i32 %tmp_8)" [firmware/nnet_utils/nnet_padding_stream.h:71]   --->   Operation 73 'specregionend' 'empty_67' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "br label %.preheader3" [firmware/nnet_utils/nnet_padding_stream.h:61]   --->   Operation 74 'br' <Predicate = (icmp_ln65)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 2.18>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%j6_0 = phi i3 [ 0, %PadBottom_begin ], [ %j_7, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.0 ]"   --->   Operation 75 'phi' 'j6_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (1.13ns)   --->   "%icmp_ln74 = icmp eq i3 %j6_0, -2" [firmware/nnet_utils/nnet_padding_stream.h:74]   --->   Operation 76 'icmp' 'icmp_ln74' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%empty_68 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 77 'speclooptripcount' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (1.65ns)   --->   "%j_7 = add i3 %j6_0, 1" [firmware/nnet_utils/nnet_padding_stream.h:74]   --->   Operation 78 'add' 'j_7' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "br i1 %icmp_ln74, label %PadBottom_end, label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.0" [firmware/nnet_utils/nnet_padding_stream.h:74]   --->   Operation 79 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str104) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:74]   --->   Operation 80 'specloopname' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V, i16* %res_V_data_5_V, i16* %res_V_data_6_V, i16* %res_V_data_7_V, i16* %res_V_data_8_V, i16* %res_V_data_9_V, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0)" [firmware/nnet_utils/nnet_padding_stream.h:16->firmware/nnet_utils/nnet_padding_stream.h:75]   --->   Operation 81 'write' <Predicate = (!icmp_ln74)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "br label %1" [firmware/nnet_utils/nnet_padding_stream.h:74]   --->   Operation 82 'br' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%empty_69 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str103, i32 %tmp_7)" [firmware/nnet_utils/nnet_padding_stream.h:77]   --->   Operation 83 'specregionend' 'empty_69' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_padding_stream.h:78]   --->   Operation 84 'ret' <Predicate = (icmp_ln74)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_8_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_9_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_8_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_9_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specloopname_ln55 (specloopname     ) [ 000000]
tmp               (specregionbegin  ) [ 001000]
br_ln56           (br               ) [ 011000]
j_0               (phi              ) [ 001000]
icmp_ln56         (icmp             ) [ 001000]
empty             (speclooptripcount) [ 000000]
j                 (add              ) [ 011000]
br_ln56           (br               ) [ 000000]
specloopname_ln56 (specloopname     ) [ 000000]
write_ln16        (write            ) [ 000000]
br_ln56           (br               ) [ 011000]
empty_63          (specregionend    ) [ 000000]
br_ln61           (br               ) [ 001110]
i1_0              (phi              ) [ 000100]
icmp_ln61         (icmp             ) [ 000110]
empty_64          (speclooptripcount) [ 000000]
i                 (add              ) [ 001110]
br_ln61           (br               ) [ 000000]
specloopname_ln61 (specloopname     ) [ 000000]
tmp_8             (specregionbegin  ) [ 000010]
specloopname_ln62 (specloopname     ) [ 000000]
write_ln16        (write            ) [ 000000]
br_ln65           (br               ) [ 000110]
specloopname_ln73 (specloopname     ) [ 000000]
tmp_7             (specregionbegin  ) [ 000001]
br_ln74           (br               ) [ 000111]
j3_0              (phi              ) [ 000010]
icmp_ln65         (icmp             ) [ 000110]
empty_65          (speclooptripcount) [ 000000]
j_8               (add              ) [ 000110]
br_ln65           (br               ) [ 000000]
specloopname_ln65 (specloopname     ) [ 000000]
empty_66          (read             ) [ 000000]
tmp_data_0_V      (extractvalue     ) [ 000000]
tmp_data_1_V      (extractvalue     ) [ 000000]
tmp_data_2_V      (extractvalue     ) [ 000000]
tmp_data_3_V      (extractvalue     ) [ 000000]
tmp_data_4_V      (extractvalue     ) [ 000000]
tmp_data_5_V      (extractvalue     ) [ 000000]
tmp_data_6_V      (extractvalue     ) [ 000000]
tmp_data_7_V      (extractvalue     ) [ 000000]
tmp_data_8_V      (extractvalue     ) [ 000000]
tmp_data_9_V      (extractvalue     ) [ 000000]
write_ln28        (write            ) [ 000000]
br_ln65           (br               ) [ 000110]
specloopname_ln68 (specloopname     ) [ 000000]
write_ln16        (write            ) [ 000000]
empty_67          (specregionend    ) [ 000000]
br_ln61           (br               ) [ 001110]
j6_0              (phi              ) [ 000001]
icmp_ln74         (icmp             ) [ 000001]
empty_68          (speclooptripcount) [ 000000]
j_7               (add              ) [ 000101]
br_ln74           (br               ) [ 000000]
specloopname_ln74 (specloopname     ) [ 000000]
write_ln16        (write            ) [ 000000]
br_ln74           (br               ) [ 000101]
empty_69          (specregionend    ) [ 000000]
ret_ln78          (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_data_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_V_data_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_V_data_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_V_data_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_V_data_4_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_V_data_5_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_5_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_V_data_6_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_6_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_V_data_7_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_7_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="data_V_data_8_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_8_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="data_V_data_9_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_9_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="res_V_data_0_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="res_V_data_1_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="res_V_data_2_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="res_V_data_3_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="res_V_data_4_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="res_V_data_5_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_5_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="res_V_data_6_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_6_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="res_V_data_7_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_7_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="res_V_data_8_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_8_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="res_V_data_9_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_9_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str97"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str98"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str99"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str100"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str103"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str101"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str102"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str104"/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="grp_write_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="16" slack="0"/>
<pin id="105" dir="0" index="2" bw="16" slack="0"/>
<pin id="106" dir="0" index="3" bw="16" slack="0"/>
<pin id="107" dir="0" index="4" bw="16" slack="0"/>
<pin id="108" dir="0" index="5" bw="16" slack="0"/>
<pin id="109" dir="0" index="6" bw="16" slack="0"/>
<pin id="110" dir="0" index="7" bw="16" slack="0"/>
<pin id="111" dir="0" index="8" bw="16" slack="0"/>
<pin id="112" dir="0" index="9" bw="16" slack="0"/>
<pin id="113" dir="0" index="10" bw="16" slack="0"/>
<pin id="114" dir="0" index="11" bw="16" slack="0"/>
<pin id="115" dir="0" index="12" bw="16" slack="0"/>
<pin id="116" dir="0" index="13" bw="16" slack="0"/>
<pin id="117" dir="0" index="14" bw="16" slack="0"/>
<pin id="118" dir="0" index="15" bw="16" slack="0"/>
<pin id="119" dir="0" index="16" bw="16" slack="0"/>
<pin id="120" dir="0" index="17" bw="16" slack="0"/>
<pin id="121" dir="0" index="18" bw="16" slack="0"/>
<pin id="122" dir="0" index="19" bw="16" slack="0"/>
<pin id="123" dir="0" index="20" bw="16" slack="0"/>
<pin id="124" dir="1" index="21" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln16/2 write_ln16/3 write_ln28/4 write_ln16/4 write_ln16/5 "/>
</bind>
</comp>

<comp id="146" class="1004" name="empty_66_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="160" slack="0"/>
<pin id="148" dir="0" index="1" bw="16" slack="0"/>
<pin id="149" dir="0" index="2" bw="16" slack="0"/>
<pin id="150" dir="0" index="3" bw="16" slack="0"/>
<pin id="151" dir="0" index="4" bw="16" slack="0"/>
<pin id="152" dir="0" index="5" bw="16" slack="0"/>
<pin id="153" dir="0" index="6" bw="16" slack="0"/>
<pin id="154" dir="0" index="7" bw="16" slack="0"/>
<pin id="155" dir="0" index="8" bw="16" slack="0"/>
<pin id="156" dir="0" index="9" bw="16" slack="0"/>
<pin id="157" dir="0" index="10" bw="16" slack="0"/>
<pin id="158" dir="1" index="11" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_66/4 "/>
</bind>
</comp>

<comp id="170" class="1005" name="j_0_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="3" slack="1"/>
<pin id="172" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="174" class="1004" name="j_0_phi_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="1"/>
<pin id="176" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="3" slack="0"/>
<pin id="178" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/2 "/>
</bind>
</comp>

<comp id="181" class="1005" name="i1_0_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="8" slack="1"/>
<pin id="183" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i1_0 (phireg) "/>
</bind>
</comp>

<comp id="185" class="1004" name="i1_0_phi_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="8" slack="0"/>
<pin id="187" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="1" slack="1"/>
<pin id="189" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0/3 "/>
</bind>
</comp>

<comp id="192" class="1005" name="j3_0_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="3" slack="1"/>
<pin id="194" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j3_0 (phireg) "/>
</bind>
</comp>

<comp id="196" class="1004" name="j3_0_phi_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="3" slack="0"/>
<pin id="198" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="1" slack="1"/>
<pin id="200" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j3_0/4 "/>
</bind>
</comp>

<comp id="203" class="1005" name="j6_0_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="3" slack="1"/>
<pin id="205" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j6_0 (phireg) "/>
</bind>
</comp>

<comp id="207" class="1004" name="j6_0_phi_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="1"/>
<pin id="209" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="3" slack="0"/>
<pin id="211" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j6_0/5 "/>
</bind>
</comp>

<comp id="214" class="1004" name="icmp_ln56_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="3" slack="0"/>
<pin id="216" dir="0" index="1" bw="3" slack="0"/>
<pin id="217" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="j_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="3" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="icmp_ln61_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="8" slack="0"/>
<pin id="228" dir="0" index="1" bw="8" slack="0"/>
<pin id="229" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="i_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="icmp_ln65_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="3" slack="0"/>
<pin id="240" dir="0" index="1" bw="3" slack="0"/>
<pin id="241" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65/4 "/>
</bind>
</comp>

<comp id="244" class="1004" name="j_8_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="3" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_8/4 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_data_0_V_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="160" slack="0"/>
<pin id="252" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_0_V/4 "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp_data_1_V_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="160" slack="0"/>
<pin id="257" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_1_V/4 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_data_2_V_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="160" slack="0"/>
<pin id="262" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_2_V/4 "/>
</bind>
</comp>

<comp id="265" class="1004" name="tmp_data_3_V_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="160" slack="0"/>
<pin id="267" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_3_V/4 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_data_4_V_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="160" slack="0"/>
<pin id="272" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_4_V/4 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_data_5_V_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="160" slack="0"/>
<pin id="277" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_5_V/4 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_data_6_V_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="160" slack="0"/>
<pin id="282" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_6_V/4 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_data_7_V_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="160" slack="0"/>
<pin id="287" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_7_V/4 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_data_8_V_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="160" slack="0"/>
<pin id="292" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_8_V/4 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp_data_9_V_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="160" slack="0"/>
<pin id="297" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_9_V/4 "/>
</bind>
</comp>

<comp id="300" class="1004" name="icmp_ln74_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="3" slack="0"/>
<pin id="302" dir="0" index="1" bw="3" slack="0"/>
<pin id="303" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln74/5 "/>
</bind>
</comp>

<comp id="306" class="1004" name="j_7_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="3" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_7/5 "/>
</bind>
</comp>

<comp id="315" class="1005" name="j_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="3" slack="0"/>
<pin id="317" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="323" class="1005" name="i_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="8" slack="0"/>
<pin id="325" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="331" class="1005" name="j_8_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="3" slack="0"/>
<pin id="333" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j_8 "/>
</bind>
</comp>

<comp id="339" class="1005" name="j_7_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="3" slack="0"/>
<pin id="341" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="125"><net_src comp="70" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="126"><net_src comp="20" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="127"><net_src comp="22" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="128"><net_src comp="24" pin="0"/><net_sink comp="102" pin=3"/></net>

<net id="129"><net_src comp="26" pin="0"/><net_sink comp="102" pin=4"/></net>

<net id="130"><net_src comp="28" pin="0"/><net_sink comp="102" pin=5"/></net>

<net id="131"><net_src comp="30" pin="0"/><net_sink comp="102" pin=6"/></net>

<net id="132"><net_src comp="32" pin="0"/><net_sink comp="102" pin=7"/></net>

<net id="133"><net_src comp="34" pin="0"/><net_sink comp="102" pin=8"/></net>

<net id="134"><net_src comp="36" pin="0"/><net_sink comp="102" pin=9"/></net>

<net id="135"><net_src comp="38" pin="0"/><net_sink comp="102" pin=10"/></net>

<net id="136"><net_src comp="72" pin="0"/><net_sink comp="102" pin=11"/></net>

<net id="137"><net_src comp="72" pin="0"/><net_sink comp="102" pin=12"/></net>

<net id="138"><net_src comp="72" pin="0"/><net_sink comp="102" pin=13"/></net>

<net id="139"><net_src comp="72" pin="0"/><net_sink comp="102" pin=14"/></net>

<net id="140"><net_src comp="72" pin="0"/><net_sink comp="102" pin=15"/></net>

<net id="141"><net_src comp="72" pin="0"/><net_sink comp="102" pin=16"/></net>

<net id="142"><net_src comp="72" pin="0"/><net_sink comp="102" pin=17"/></net>

<net id="143"><net_src comp="72" pin="0"/><net_sink comp="102" pin=18"/></net>

<net id="144"><net_src comp="72" pin="0"/><net_sink comp="102" pin=19"/></net>

<net id="145"><net_src comp="72" pin="0"/><net_sink comp="102" pin=20"/></net>

<net id="159"><net_src comp="96" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="160"><net_src comp="0" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="161"><net_src comp="2" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="162"><net_src comp="4" pin="0"/><net_sink comp="146" pin=3"/></net>

<net id="163"><net_src comp="6" pin="0"/><net_sink comp="146" pin=4"/></net>

<net id="164"><net_src comp="8" pin="0"/><net_sink comp="146" pin=5"/></net>

<net id="165"><net_src comp="10" pin="0"/><net_sink comp="146" pin=6"/></net>

<net id="166"><net_src comp="12" pin="0"/><net_sink comp="146" pin=7"/></net>

<net id="167"><net_src comp="14" pin="0"/><net_sink comp="146" pin=8"/></net>

<net id="168"><net_src comp="16" pin="0"/><net_sink comp="146" pin=9"/></net>

<net id="169"><net_src comp="18" pin="0"/><net_sink comp="146" pin=10"/></net>

<net id="173"><net_src comp="58" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="180"><net_src comp="170" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="184"><net_src comp="76" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="191"><net_src comp="181" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="195"><net_src comp="58" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="192" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="206"><net_src comp="58" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="203" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="218"><net_src comp="174" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="60" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="174" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="66" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="185" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="78" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="185" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="82" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="196" pin="4"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="90" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="196" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="66" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="253"><net_src comp="146" pin="11"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="102" pin=11"/></net>

<net id="258"><net_src comp="146" pin="11"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="102" pin=12"/></net>

<net id="263"><net_src comp="146" pin="11"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="102" pin=13"/></net>

<net id="268"><net_src comp="146" pin="11"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="102" pin=14"/></net>

<net id="273"><net_src comp="146" pin="11"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="102" pin=15"/></net>

<net id="278"><net_src comp="146" pin="11"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="102" pin=16"/></net>

<net id="283"><net_src comp="146" pin="11"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="102" pin=17"/></net>

<net id="288"><net_src comp="146" pin="11"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="102" pin=18"/></net>

<net id="293"><net_src comp="146" pin="11"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="102" pin=19"/></net>

<net id="298"><net_src comp="146" pin="11"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="102" pin=20"/></net>

<net id="304"><net_src comp="207" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="60" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="207" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="66" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="318"><net_src comp="220" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="326"><net_src comp="232" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="334"><net_src comp="244" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="342"><net_src comp="306" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="207" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_V_data_0_V | {2 3 4 5 }
	Port: res_V_data_1_V | {2 3 4 5 }
	Port: res_V_data_2_V | {2 3 4 5 }
	Port: res_V_data_3_V | {2 3 4 5 }
	Port: res_V_data_4_V | {2 3 4 5 }
	Port: res_V_data_5_V | {2 3 4 5 }
	Port: res_V_data_6_V | {2 3 4 5 }
	Port: res_V_data_7_V | {2 3 4 5 }
	Port: res_V_data_8_V | {2 3 4 5 }
	Port: res_V_data_9_V | {2 3 4 5 }
 - Input state : 
	Port: zeropad2d_cl<array,array<ap_fixed,10u>,config31> : data_V_data_0_V | {4 }
	Port: zeropad2d_cl<array,array<ap_fixed,10u>,config31> : data_V_data_1_V | {4 }
	Port: zeropad2d_cl<array,array<ap_fixed,10u>,config31> : data_V_data_2_V | {4 }
	Port: zeropad2d_cl<array,array<ap_fixed,10u>,config31> : data_V_data_3_V | {4 }
	Port: zeropad2d_cl<array,array<ap_fixed,10u>,config31> : data_V_data_4_V | {4 }
	Port: zeropad2d_cl<array,array<ap_fixed,10u>,config31> : data_V_data_5_V | {4 }
	Port: zeropad2d_cl<array,array<ap_fixed,10u>,config31> : data_V_data_6_V | {4 }
	Port: zeropad2d_cl<array,array<ap_fixed,10u>,config31> : data_V_data_7_V | {4 }
	Port: zeropad2d_cl<array,array<ap_fixed,10u>,config31> : data_V_data_8_V | {4 }
	Port: zeropad2d_cl<array,array<ap_fixed,10u>,config31> : data_V_data_9_V | {4 }
  - Chain level:
	State 1
	State 2
		icmp_ln56 : 1
		j : 1
		br_ln56 : 2
	State 3
		icmp_ln61 : 1
		i : 1
		br_ln61 : 2
	State 4
		icmp_ln65 : 1
		j_8 : 1
		br_ln65 : 2
		write_ln28 : 1
	State 5
		icmp_ln74 : 1
		j_7 : 1
		br_ln74 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |       j_fu_220       |    0    |    12   |
|    add   |       i_fu_232       |    0    |    15   |
|          |      j_8_fu_244      |    0    |    12   |
|          |      j_7_fu_306      |    0    |    12   |
|----------|----------------------|---------|---------|
|          |   icmp_ln56_fu_214   |    0    |    9    |
|   icmp   |   icmp_ln61_fu_226   |    0    |    11   |
|          |   icmp_ln65_fu_238   |    0    |    9    |
|          |   icmp_ln74_fu_300   |    0    |    9    |
|----------|----------------------|---------|---------|
|   write  |   grp_write_fu_102   |    0    |    0    |
|----------|----------------------|---------|---------|
|   read   | empty_66_read_fu_146 |    0    |    0    |
|----------|----------------------|---------|---------|
|          |  tmp_data_0_V_fu_250 |    0    |    0    |
|          |  tmp_data_1_V_fu_255 |    0    |    0    |
|          |  tmp_data_2_V_fu_260 |    0    |    0    |
|          |  tmp_data_3_V_fu_265 |    0    |    0    |
|extractvalue|  tmp_data_4_V_fu_270 |    0    |    0    |
|          |  tmp_data_5_V_fu_275 |    0    |    0    |
|          |  tmp_data_6_V_fu_280 |    0    |    0    |
|          |  tmp_data_7_V_fu_285 |    0    |    0    |
|          |  tmp_data_8_V_fu_290 |    0    |    0    |
|          |  tmp_data_9_V_fu_295 |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |    89   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+------------+--------+
|            |   FF   |
+------------+--------+
|i1_0_reg_181|    8   |
|  i_reg_323 |    8   |
|j3_0_reg_192|    3   |
|j6_0_reg_203|    3   |
| j_0_reg_170|    3   |
| j_7_reg_339|    3   |
| j_8_reg_331|    3   |
|  j_reg_315 |    3   |
+------------+--------+
|    Total   |   34   |
+------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_102 |  p11 |   2  |  16  |   32   ||    9    |
| grp_write_fu_102 |  p12 |   2  |  16  |   32   ||    9    |
| grp_write_fu_102 |  p13 |   2  |  16  |   32   ||    9    |
| grp_write_fu_102 |  p14 |   2  |  16  |   32   ||    9    |
| grp_write_fu_102 |  p15 |   2  |  16  |   32   ||    9    |
| grp_write_fu_102 |  p16 |   2  |  16  |   32   ||    9    |
| grp_write_fu_102 |  p17 |   2  |  16  |   32   ||    9    |
| grp_write_fu_102 |  p18 |   2  |  16  |   32   ||    9    |
| grp_write_fu_102 |  p19 |   2  |  16  |   32   ||    9    |
| grp_write_fu_102 |  p20 |   2  |  16  |   32   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   320  ||  17.69  ||    90   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   89   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   17   |    -   |   90   |
|  Register |    -   |   34   |    -   |
+-----------+--------+--------+--------+
|   Total   |   17   |   34   |   179  |
+-----------+--------+--------+--------+
