digraph "CFG for '_Z38reduceCompleteUnrollWarps8SyncVolatilePiS_j' function" {
	label="CFG for '_Z38reduceCompleteUnrollWarps8SyncVolatilePiS_j' function";

	Node0x61b2910 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !5, !invariant.load !6\l  %10 = zext i16 %9 to i32\l  %11 = shl i32 %5, 3\l  %12 = mul i32 %11, %10\l  %13 = add i32 %12, %4\l  %14 = zext i32 %12 to i64\l  %15 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %14\l  %16 = mul nuw nsw i32 %10, 7\l  %17 = add i32 %13, %16\l  %18 = icmp ult i32 %17, %2\l  br i1 %18, label %19, label %62\l|{<s0>T|<s1>F}}"];
	Node0x61b2910:s0 -> Node0x61b36e0;
	Node0x61b2910:s1 -> Node0x61b4c10;
	Node0x61b36e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%19:\l19:                                               \l  %20 = zext i32 %13 to i64\l  %21 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %20\l  %22 = load i32, i32 addrspace(1)* %21, align 4, !tbaa !7, !amdgpu.noclobber\l... !6\l  %23 = add i32 %13, %10\l  %24 = zext i32 %23 to i64\l  %25 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %24\l  %26 = load i32, i32 addrspace(1)* %25, align 4, !tbaa !7, !amdgpu.noclobber\l... !6\l  %27 = shl nuw nsw i32 %10, 1\l  %28 = add i32 %13, %27\l  %29 = zext i32 %28 to i64\l  %30 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %29\l  %31 = load i32, i32 addrspace(1)* %30, align 4, !tbaa !7, !amdgpu.noclobber\l... !6\l  %32 = mul nuw nsw i32 %10, 3\l  %33 = add i32 %13, %32\l  %34 = zext i32 %33 to i64\l  %35 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %34\l  %36 = load i32, i32 addrspace(1)* %35, align 4, !tbaa !7, !amdgpu.noclobber\l... !6\l  %37 = shl nuw nsw i32 %10, 2\l  %38 = add i32 %13, %37\l  %39 = zext i32 %38 to i64\l  %40 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %39\l  %41 = load i32, i32 addrspace(1)* %40, align 4, !tbaa !7, !amdgpu.noclobber\l... !6\l  %42 = mul nuw nsw i32 %10, 5\l  %43 = add i32 %13, %42\l  %44 = zext i32 %43 to i64\l  %45 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %44\l  %46 = load i32, i32 addrspace(1)* %45, align 4, !tbaa !7, !amdgpu.noclobber\l... !6\l  %47 = mul nuw nsw i32 %10, 6\l  %48 = add i32 %13, %47\l  %49 = zext i32 %48 to i64\l  %50 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %49\l  %51 = load i32, i32 addrspace(1)* %50, align 4, !tbaa !7, !amdgpu.noclobber\l... !6\l  %52 = zext i32 %17 to i64\l  %53 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %52\l  %54 = load i32, i32 addrspace(1)* %53, align 4, !tbaa !7, !amdgpu.noclobber\l... !6\l  %55 = add nsw i32 %26, %22\l  %56 = add nsw i32 %55, %31\l  %57 = add nsw i32 %56, %36\l  %58 = add nsw i32 %57, %41\l  %59 = add nsw i32 %58, %46\l  %60 = add nsw i32 %59, %51\l  %61 = add nsw i32 %60, %54\l  store i32 %61, i32 addrspace(1)* %21, align 4, !tbaa !7\l  br label %62\l}"];
	Node0x61b36e0 -> Node0x61b4c10;
	Node0x61b4c10 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%62:\l62:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %63 = icmp ugt i16 %9, 1023\l  %64 = icmp ult i32 %4, 512\l  %65 = select i1 %63, i1 %64, i1 false\l  br i1 %65, label %66, label %75\l|{<s0>T|<s1>F}}"];
	Node0x61b4c10:s0 -> Node0x61b6370;
	Node0x61b4c10:s1 -> Node0x61b6400;
	Node0x61b6370 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%66:\l66:                                               \l  %67 = add nuw nsw i32 %4, 512\l  %68 = zext i32 %67 to i64\l  %69 = getelementptr inbounds i32, i32 addrspace(1)* %15, i64 %68\l  %70 = load i32, i32 addrspace(1)* %69, align 4, !tbaa !7\l  %71 = zext i32 %4 to i64\l  %72 = getelementptr inbounds i32, i32 addrspace(1)* %15, i64 %71\l  %73 = load i32, i32 addrspace(1)* %72, align 4, !tbaa !7\l  %74 = add nsw i32 %73, %70\l  store i32 %74, i32 addrspace(1)* %72, align 4, !tbaa !7\l  br label %75\l}"];
	Node0x61b6370 -> Node0x61b6400;
	Node0x61b6400 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%75:\l75:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %76 = icmp ugt i16 %9, 511\l  %77 = icmp ult i32 %4, 256\l  %78 = select i1 %76, i1 %77, i1 false\l  br i1 %78, label %79, label %88\l|{<s0>T|<s1>F}}"];
	Node0x61b6400:s0 -> Node0x61b86f0;
	Node0x61b6400:s1 -> Node0x61b8740;
	Node0x61b86f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%79:\l79:                                               \l  %80 = add nuw nsw i32 %4, 256\l  %81 = zext i32 %80 to i64\l  %82 = getelementptr inbounds i32, i32 addrspace(1)* %15, i64 %81\l  %83 = load i32, i32 addrspace(1)* %82, align 4, !tbaa !7\l  %84 = zext i32 %4 to i64\l  %85 = getelementptr inbounds i32, i32 addrspace(1)* %15, i64 %84\l  %86 = load i32, i32 addrspace(1)* %85, align 4, !tbaa !7\l  %87 = add nsw i32 %86, %83\l  store i32 %87, i32 addrspace(1)* %85, align 4, !tbaa !7\l  br label %88\l}"];
	Node0x61b86f0 -> Node0x61b8740;
	Node0x61b8740 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%88:\l88:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %89 = icmp ugt i16 %9, 255\l  %90 = icmp ult i32 %4, 128\l  %91 = select i1 %89, i1 %90, i1 false\l  br i1 %91, label %92, label %101\l|{<s0>T|<s1>F}}"];
	Node0x61b8740:s0 -> Node0x61b9140;
	Node0x61b8740:s1 -> Node0x61b9190;
	Node0x61b9140 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%92:\l92:                                               \l  %93 = add nuw nsw i32 %4, 128\l  %94 = zext i32 %93 to i64\l  %95 = getelementptr inbounds i32, i32 addrspace(1)* %15, i64 %94\l  %96 = load i32, i32 addrspace(1)* %95, align 4, !tbaa !7\l  %97 = zext i32 %4 to i64\l  %98 = getelementptr inbounds i32, i32 addrspace(1)* %15, i64 %97\l  %99 = load i32, i32 addrspace(1)* %98, align 4, !tbaa !7\l  %100 = add nsw i32 %99, %96\l  store i32 %100, i32 addrspace(1)* %98, align 4, !tbaa !7\l  br label %101\l}"];
	Node0x61b9140 -> Node0x61b9190;
	Node0x61b9190 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%101:\l101:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %102 = icmp ugt i16 %9, 127\l  %103 = icmp ult i32 %4, 64\l  %104 = select i1 %102, i1 %103, i1 false\l  br i1 %104, label %105, label %114\l|{<s0>T|<s1>F}}"];
	Node0x61b9190:s0 -> Node0x61b9b50;
	Node0x61b9190:s1 -> Node0x61b9ba0;
	Node0x61b9b50 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%105:\l105:                                              \l  %106 = add nuw nsw i32 %4, 64\l  %107 = zext i32 %106 to i64\l  %108 = getelementptr inbounds i32, i32 addrspace(1)* %15, i64 %107\l  %109 = load i32, i32 addrspace(1)* %108, align 4, !tbaa !7\l  %110 = zext i32 %4 to i64\l  %111 = getelementptr inbounds i32, i32 addrspace(1)* %15, i64 %110\l  %112 = load i32, i32 addrspace(1)* %111, align 4, !tbaa !7\l  %113 = add nsw i32 %112, %109\l  store i32 %113, i32 addrspace(1)* %111, align 4, !tbaa !7\l  br label %114\l}"];
	Node0x61b9b50 -> Node0x61b9ba0;
	Node0x61b9ba0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%114:\l114:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %115 = icmp ult i32 %4, 32\l  br i1 %115, label %116, label %126\l|{<s0>T|<s1>F}}"];
	Node0x61b9ba0:s0 -> Node0x61ba3f0;
	Node0x61b9ba0:s1 -> Node0x61ba440;
	Node0x61ba3f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%116:\l116:                                              \l  %117 = add nuw nsw i32 %4, 32\l  %118 = zext i32 %117 to i64\l  %119 = getelementptr inbounds i32, i32 addrspace(1)* %15, i64 %118\l  %120 = addrspacecast i32 addrspace(1)* %119 to i32*\l  %121 = load volatile i32, i32* %120, align 4, !tbaa !7\l  %122 = zext i32 %4 to i64\l  %123 = getelementptr inbounds i32, i32 addrspace(1)* %15, i64 %122\l  %124 = load i32, i32 addrspace(1)* %123, align 4, !tbaa !7\l  %125 = add nsw i32 %124, %121\l  store i32 %125, i32 addrspace(1)* %123, align 4, !tbaa !7\l  br label %126\l}"];
	Node0x61ba3f0 -> Node0x61ba440;
	Node0x61ba440 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%126:\l126:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %115, label %127, label %137\l|{<s0>T|<s1>F}}"];
	Node0x61ba440:s0 -> Node0x61bac70;
	Node0x61ba440:s1 -> Node0x61bacc0;
	Node0x61bac70 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%127:\l127:                                              \l  %128 = add nuw nsw i32 %4, 16\l  %129 = zext i32 %128 to i64\l  %130 = getelementptr inbounds i32, i32 addrspace(1)* %15, i64 %129\l  %131 = addrspacecast i32 addrspace(1)* %130 to i32*\l  %132 = load volatile i32, i32* %131, align 4, !tbaa !7\l  %133 = zext i32 %4 to i64\l  %134 = getelementptr inbounds i32, i32 addrspace(1)* %15, i64 %133\l  %135 = load i32, i32 addrspace(1)* %134, align 4, !tbaa !7\l  %136 = add nsw i32 %135, %132\l  store i32 %136, i32 addrspace(1)* %134, align 4, !tbaa !7\l  br label %137\l}"];
	Node0x61bac70 -> Node0x61bacc0;
	Node0x61bacc0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%137:\l137:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %115, label %138, label %148\l|{<s0>T|<s1>F}}"];
	Node0x61bacc0:s0 -> Node0x61bb8f0;
	Node0x61bacc0:s1 -> Node0x61bb940;
	Node0x61bb8f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%138:\l138:                                              \l  %139 = add nuw nsw i32 %4, 8\l  %140 = zext i32 %139 to i64\l  %141 = getelementptr inbounds i32, i32 addrspace(1)* %15, i64 %140\l  %142 = addrspacecast i32 addrspace(1)* %141 to i32*\l  %143 = load volatile i32, i32* %142, align 4, !tbaa !7\l  %144 = zext i32 %4 to i64\l  %145 = getelementptr inbounds i32, i32 addrspace(1)* %15, i64 %144\l  %146 = load i32, i32 addrspace(1)* %145, align 4, !tbaa !7\l  %147 = add nsw i32 %146, %143\l  store i32 %147, i32 addrspace(1)* %145, align 4, !tbaa !7\l  br label %148\l}"];
	Node0x61bb8f0 -> Node0x61bb940;
	Node0x61bb940 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%148:\l148:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %115, label %149, label %159\l|{<s0>T|<s1>F}}"];
	Node0x61bb940:s0 -> Node0x61bc170;
	Node0x61bb940:s1 -> Node0x61bc1c0;
	Node0x61bc170 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%149:\l149:                                              \l  %150 = add nuw nsw i32 %4, 4\l  %151 = zext i32 %150 to i64\l  %152 = getelementptr inbounds i32, i32 addrspace(1)* %15, i64 %151\l  %153 = addrspacecast i32 addrspace(1)* %152 to i32*\l  %154 = load volatile i32, i32* %153, align 4, !tbaa !7\l  %155 = zext i32 %4 to i64\l  %156 = getelementptr inbounds i32, i32 addrspace(1)* %15, i64 %155\l  %157 = load i32, i32 addrspace(1)* %156, align 4, !tbaa !7\l  %158 = add nsw i32 %157, %154\l  store i32 %158, i32 addrspace(1)* %156, align 4, !tbaa !7\l  br label %159\l}"];
	Node0x61bc170 -> Node0x61bc1c0;
	Node0x61bc1c0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%159:\l159:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %115, label %160, label %170\l|{<s0>T|<s1>F}}"];
	Node0x61bc1c0:s0 -> Node0x61bc9f0;
	Node0x61bc1c0:s1 -> Node0x61bca40;
	Node0x61bc9f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%160:\l160:                                              \l  %161 = add nuw nsw i32 %4, 2\l  %162 = zext i32 %161 to i64\l  %163 = getelementptr inbounds i32, i32 addrspace(1)* %15, i64 %162\l  %164 = addrspacecast i32 addrspace(1)* %163 to i32*\l  %165 = load volatile i32, i32* %164, align 4, !tbaa !7\l  %166 = zext i32 %4 to i64\l  %167 = getelementptr inbounds i32, i32 addrspace(1)* %15, i64 %166\l  %168 = load i32, i32 addrspace(1)* %167, align 4, !tbaa !7\l  %169 = add nsw i32 %168, %165\l  store i32 %169, i32 addrspace(1)* %167, align 4, !tbaa !7\l  br label %170\l}"];
	Node0x61bc9f0 -> Node0x61bca40;
	Node0x61bca40 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%170:\l170:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %115, label %171, label %181\l|{<s0>T|<s1>F}}"];
	Node0x61bca40:s0 -> Node0x61bd240;
	Node0x61bca40:s1 -> Node0x61bd290;
	Node0x61bd240 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%171:\l171:                                              \l  %172 = add nuw nsw i32 %4, 1\l  %173 = zext i32 %172 to i64\l  %174 = getelementptr inbounds i32, i32 addrspace(1)* %15, i64 %173\l  %175 = addrspacecast i32 addrspace(1)* %174 to i32*\l  %176 = load volatile i32, i32* %175, align 4, !tbaa !7\l  %177 = zext i32 %4 to i64\l  %178 = getelementptr inbounds i32, i32 addrspace(1)* %15, i64 %177\l  %179 = load i32, i32 addrspace(1)* %178, align 4, !tbaa !7\l  %180 = add nsw i32 %179, %176\l  store i32 %180, i32 addrspace(1)* %178, align 4, !tbaa !7\l  br label %181\l}"];
	Node0x61bd240 -> Node0x61bd290;
	Node0x61bd290 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%181:\l181:                                              \l  %182 = icmp eq i32 %4, 0\l  br i1 %182, label %183, label %187\l|{<s0>T|<s1>F}}"];
	Node0x61bd290:s0 -> Node0x61bd9b0;
	Node0x61bd290:s1 -> Node0x61bda00;
	Node0x61bd9b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b39670",label="{%183:\l183:                                              \l  %184 = load i32, i32 addrspace(1)* %15, align 4, !tbaa !7\l  %185 = zext i32 %5 to i64\l  %186 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %185\l  store i32 %184, i32 addrspace(1)* %186, align 4, !tbaa !7\l  br label %187\l}"];
	Node0x61bd9b0 -> Node0x61bda00;
	Node0x61bda00 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%187:\l187:                                              \l  ret void\l}"];
}
