{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1496362302393 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1496362302409 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 01 21:11:42 2017 " "Processing started: Thu Jun 01 21:11:42 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1496362302409 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1496362302409 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projeto_Base -c Projeto_Base " "Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto_Base -c Projeto_Base" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1496362302409 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1496362312263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_base.vhd 2 1 " "Found 2 design units, including 1 entities, in source file projeto_base.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Projeto_Base-Kim " "Found design unit 1: Projeto_Base-Kim" {  } { { "Projeto_Base.vhd" "" { Text "F:/RicardoProj/Projeto 5/Projeto_Base.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496362313262 ""} { "Info" "ISGN_ENTITY_NAME" "1 Projeto_Base " "Found entity 1: Projeto_Base" {  } { { "Projeto_Base.vhd" "" { Text "F:/RicardoProj/Projeto 5/Projeto_Base.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496362313262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496362313262 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Projeto_Base " "Elaborating entity \"Projeto_Base\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1496362313481 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "showColor Projeto_Base.vhd(42) " "Verilog HDL or VHDL warning at Projeto_Base.vhd(42): object \"showColor\" assigned a value but never read" {  } { { "Projeto_Base.vhd" "" { Text "F:/RicardoProj/Projeto 5/Projeto_Base.vhd" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496362313559 "|Projeto_Base"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hideColor Projeto_Base.vhd(43) " "Verilog HDL or VHDL warning at Projeto_Base.vhd(43): object \"hideColor\" assigned a value but never read" {  } { { "Projeto_Base.vhd" "" { Text "F:/RicardoProj/Projeto 5/Projeto_Base.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496362313559 "|Projeto_Base"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "quadrado Projeto_Base.vhd(50) " "Verilog HDL or VHDL warning at Projeto_Base.vhd(50): object \"quadrado\" assigned a value but never read" {  } { { "Projeto_Base.vhd" "" { Text "F:/RicardoProj/Projeto 5/Projeto_Base.vhd" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496362313559 "|Projeto_Base"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[0\] Projeto_Base.vhd(20) " "Output port \"LEDG\[0\]\" at Projeto_Base.vhd(20) has no driver" {  } { { "Projeto_Base.vhd" "" { Text "F:/RicardoProj/Projeto 5/Projeto_Base.vhd" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1496362313684 "|Projeto_Base"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[2\] Projeto_Base.vhd(20) " "Output port \"LEDG\[2\]\" at Projeto_Base.vhd(20) has no driver" {  } { { "Projeto_Base.vhd" "" { Text "F:/RicardoProj/Projeto 5/Projeto_Base.vhd" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1496362313684 "|Projeto_Base"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[4\] Projeto_Base.vhd(20) " "Output port \"LEDG\[4\]\" at Projeto_Base.vhd(20) has no driver" {  } { { "Projeto_Base.vhd" "" { Text "F:/RicardoProj/Projeto 5/Projeto_Base.vhd" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1496362313699 "|Projeto_Base"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[6\] Projeto_Base.vhd(20) " "Output port \"LEDG\[6\]\" at Projeto_Base.vhd(20) has no driver" {  } { { "Projeto_Base.vhd" "" { Text "F:/RicardoProj/Projeto 5/Projeto_Base.vhd" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1496362313699 "|Projeto_Base"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "Projeto_Base.vhd" "" { Text "F:/RicardoProj/Projeto 5/Projeto_Base.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496362507907 "|Projeto_Base|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "Projeto_Base.vhd" "" { Text "F:/RicardoProj/Projeto 5/Projeto_Base.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496362507907 "|Projeto_Base|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "Projeto_Base.vhd" "" { Text "F:/RicardoProj/Projeto 5/Projeto_Base.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496362507907 "|Projeto_Base|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "Projeto_Base.vhd" "" { Text "F:/RicardoProj/Projeto 5/Projeto_Base.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496362507907 "|Projeto_Base|LEDG[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1496362507907 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1496362628973 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496362628973 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27\[1\] " "No output dependent on input pin \"CLOCK_27\[1\]\"" {  } { { "Projeto_Base.vhd" "" { Text "F:/RicardoProj/Projeto 5/Projeto_Base.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496362630829 "|Projeto_Base|CLOCK_27[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "Projeto_Base.vhd" "" { Text "F:/RicardoProj/Projeto 5/Projeto_Base.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496362630829 "|Projeto_Base|CLOCK_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1496362630829 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9682 " "Implemented 9682 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1496362630829 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1496362630829 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9653 " "Implemented 9653 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1496362630829 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1496362630829 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "441 " "Peak virtual memory: 441 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1496362632015 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 01 21:17:11 2017 " "Processing ended: Thu Jun 01 21:17:11 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1496362632015 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:29 " "Elapsed time: 00:05:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1496362632015 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:14 " "Total CPU time (on all processors): 00:05:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1496362632015 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1496362632015 ""}
