
*** Running vivado
    with args -log UPDOWN.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source UPDOWN.tcl -notrace


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

CRITICAL WARNING: [Common 17-741] No write access right to the local Tcl store at '/home/udagawa/.Xilinx/Vivado/2018.1/XilinxTclStore'. XilinxTclStore is reverted to the installation area. If you want to use local Tcl Store, please change the access right and relaunch Vivado.
source UPDOWN.tcl -notrace
Command: link_design -top UPDOWN -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/udagawa/projects/FPGA/Vivado/UPDOWN10_2/UPDOWN10_2.xdc]
WARNING: [Vivado 12-584] No ports matched 'count[0]'. [/home/udagawa/projects/FPGA/Vivado/UPDOWN10_2/UPDOWN10_2.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/udagawa/projects/FPGA/Vivado/UPDOWN10_2/UPDOWN10_2.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'count[1]'. [/home/udagawa/projects/FPGA/Vivado/UPDOWN10_2/UPDOWN10_2.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/udagawa/projects/FPGA/Vivado/UPDOWN10_2/UPDOWN10_2.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'count[2]'. [/home/udagawa/projects/FPGA/Vivado/UPDOWN10_2/UPDOWN10_2.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/udagawa/projects/FPGA/Vivado/UPDOWN10_2/UPDOWN10_2.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'count[3]'. [/home/udagawa/projects/FPGA/Vivado/UPDOWN10_2/UPDOWN10_2.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/udagawa/projects/FPGA/Vivado/UPDOWN10_2/UPDOWN10_2.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'count[4]'. [/home/udagawa/projects/FPGA/Vivado/UPDOWN10_2/UPDOWN10_2.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/udagawa/projects/FPGA/Vivado/UPDOWN10_2/UPDOWN10_2.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'count[5]'. [/home/udagawa/projects/FPGA/Vivado/UPDOWN10_2/UPDOWN10_2.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/udagawa/projects/FPGA/Vivado/UPDOWN10_2/UPDOWN10_2.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'count[6]'. [/home/udagawa/projects/FPGA/Vivado/UPDOWN10_2/UPDOWN10_2.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/udagawa/projects/FPGA/Vivado/UPDOWN10_2/UPDOWN10_2.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'count[7]'. [/home/udagawa/projects/FPGA/Vivado/UPDOWN10_2/UPDOWN10_2.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/udagawa/projects/FPGA/Vivado/UPDOWN10_2/UPDOWN10_2.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/udagawa/projects/FPGA/Vivado/UPDOWN10_2/UPDOWN10_2.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 8 Warnings, 8 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:44 . Memory (MB): peak = 1436.691 ; gain = 259.801 ; free physical = 2196 ; free virtual = 12494
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1462.699 ; gain = 26.008 ; free physical = 2191 ; free virtual = 12489
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 17d1add02

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1909.199 ; gain = 0.000 ; free physical = 1825 ; free virtual = 12123
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 17d1add02

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1909.199 ; gain = 0.000 ; free physical = 1825 ; free virtual = 12123
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 217eabe10

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1909.199 ; gain = 0.000 ; free physical = 1825 ; free virtual = 12123
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 217eabe10

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1909.199 ; gain = 0.000 ; free physical = 1825 ; free virtual = 12123
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 217eabe10

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1909.199 ; gain = 0.000 ; free physical = 1825 ; free virtual = 12123
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 217eabe10

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1909.199 ; gain = 0.000 ; free physical = 1825 ; free virtual = 12123
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1909.199 ; gain = 0.000 ; free physical = 1825 ; free virtual = 12123
Ending Logic Optimization Task | Checksum: 217eabe10

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1909.199 ; gain = 0.000 ; free physical = 1825 ; free virtual = 12123

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1a2045c18

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1909.199 ; gain = 0.000 ; free physical = 1825 ; free virtual = 12123
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 8 Warnings, 8 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:59 . Memory (MB): peak = 1909.199 ; gain = 472.508 ; free physical = 1825 ; free virtual = 12123
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1941.215 ; gain = 0.000 ; free physical = 1820 ; free virtual = 12119
INFO: [Common 17-1381] The checkpoint '/home/udagawa/projects/FPGA/Vivado/UPDOWN10_2/UPDOWN10_2.runs/impl_1/UPDOWN_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file UPDOWN_drc_opted.rpt -pb UPDOWN_drc_opted.pb -rpx UPDOWN_drc_opted.rpx
Command: report_drc -file UPDOWN_drc_opted.rpt -pb UPDOWN_drc_opted.pb -rpx UPDOWN_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/udagawa/projects/FPGA/Vivado/UPDOWN10_2/UPDOWN10_2.runs/impl_1/UPDOWN_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1941.215 ; gain = 0.000 ; free physical = 1791 ; free virtual = 12089
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1941.215 ; gain = 0.000 ; free physical = 1791 ; free virtual = 12089
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 144e22622

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1941.215 ; gain = 0.000 ; free physical = 1791 ; free virtual = 12089
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1942.215 ; gain = 0.000 ; free physical = 1791 ; free virtual = 12089

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 148a7eb1d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1942.215 ; gain = 1.000 ; free physical = 1788 ; free virtual = 12088

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1c6ae1eb9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1949.848 ; gain = 8.633 ; free physical = 1786 ; free virtual = 12087

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1c6ae1eb9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1949.848 ; gain = 8.633 ; free physical = 1786 ; free virtual = 12087
Phase 1 Placer Initialization | Checksum: 1c6ae1eb9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1949.848 ; gain = 8.633 ; free physical = 1786 ; free virtual = 12087

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 19a575c8e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1949.848 ; gain = 8.633 ; free physical = 1782 ; free virtual = 12082

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 19a575c8e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1949.848 ; gain = 8.633 ; free physical = 1782 ; free virtual = 12082

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 25bcf9192

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1949.848 ; gain = 8.633 ; free physical = 1781 ; free virtual = 12082

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 24a4ea978

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1949.848 ; gain = 8.633 ; free physical = 1781 ; free virtual = 12082

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 24a4ea978

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1949.848 ; gain = 8.633 ; free physical = 1781 ; free virtual = 12082

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1b908f2db

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1950.852 ; gain = 9.637 ; free physical = 1780 ; free virtual = 12080

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1b908f2db

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1950.852 ; gain = 9.637 ; free physical = 1780 ; free virtual = 12080

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1b908f2db

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1950.852 ; gain = 9.637 ; free physical = 1780 ; free virtual = 12080
Phase 3 Detail Placement | Checksum: 1b908f2db

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1950.852 ; gain = 9.637 ; free physical = 1780 ; free virtual = 12080

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 188262fac

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 188262fac

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1960.852 ; gain = 19.637 ; free physical = 1780 ; free virtual = 12081
INFO: [Place 30-746] Post Placement Timing Summary WNS=78.739. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 14a81a1ca

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1960.852 ; gain = 19.637 ; free physical = 1780 ; free virtual = 12081
Phase 4.1 Post Commit Optimization | Checksum: 14a81a1ca

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1960.852 ; gain = 19.637 ; free physical = 1780 ; free virtual = 12081

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 14a81a1ca

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1960.852 ; gain = 19.637 ; free physical = 1781 ; free virtual = 12081

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 14a81a1ca

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1960.852 ; gain = 19.637 ; free physical = 1781 ; free virtual = 12081

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 8ccb8a4a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1960.852 ; gain = 19.637 ; free physical = 1781 ; free virtual = 12081
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 8ccb8a4a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1960.852 ; gain = 19.637 ; free physical = 1781 ; free virtual = 12081
Ending Placer Task | Checksum: 1e49e06a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1960.852 ; gain = 19.637 ; free physical = 1784 ; free virtual = 12084
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 8 Warnings, 8 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1960.852 ; gain = 19.637 ; free physical = 1784 ; free virtual = 12084
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1965.039 ; gain = 4.188 ; free physical = 1780 ; free virtual = 12082
INFO: [Common 17-1381] The checkpoint '/home/udagawa/projects/FPGA/Vivado/UPDOWN10_2/UPDOWN10_2.runs/impl_1/UPDOWN_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file UPDOWN_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.23 . Memory (MB): peak = 1965.039 ; gain = 0.000 ; free physical = 1777 ; free virtual = 12078
INFO: [runtcl-4] Executing : report_utilization -file UPDOWN_utilization_placed.rpt -pb UPDOWN_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.20 . Memory (MB): peak = 1965.039 ; gain = 0.000 ; free physical = 1782 ; free virtual = 12083
INFO: [runtcl-4] Executing : report_control_sets -verbose -file UPDOWN_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1965.039 ; gain = 0.000 ; free physical = 1782 ; free virtual = 12083
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 1de48575 ConstDB: 0 ShapeSum: 655af5 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 133287419

Time (s): cpu = 00:00:28 ; elapsed = 00:00:27 . Memory (MB): peak = 2053.711 ; gain = 88.672 ; free physical = 1661 ; free virtual = 11970
Post Restoration Checksum: NetGraph: 41bc2b75 NumContArr: f16c48a4 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 133287419

Time (s): cpu = 00:00:28 ; elapsed = 00:00:27 . Memory (MB): peak = 2053.711 ; gain = 88.672 ; free physical = 1661 ; free virtual = 11970

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 133287419

Time (s): cpu = 00:00:28 ; elapsed = 00:00:27 . Memory (MB): peak = 2061.711 ; gain = 96.672 ; free physical = 1654 ; free virtual = 11964

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 133287419

Time (s): cpu = 00:00:28 ; elapsed = 00:00:27 . Memory (MB): peak = 2061.711 ; gain = 96.672 ; free physical = 1654 ; free virtual = 11964
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 13abff2b3

Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 2070.711 ; gain = 105.672 ; free physical = 1647 ; free virtual = 11956
INFO: [Route 35-416] Intermediate Timing Summary | WNS=78.723 | TNS=0.000  | WHS=-0.024 | THS=-0.053 |

Phase 2 Router Initialization | Checksum: 134aabec9

Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 2070.711 ; gain = 105.672 ; free physical = 1646 ; free virtual = 11956

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1c1354443

Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 2070.711 ; gain = 105.672 ; free physical = 1647 ; free virtual = 11956

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=78.329 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2021fca4e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 2070.711 ; gain = 105.672 ; free physical = 1648 ; free virtual = 11957
Phase 4 Rip-up And Reroute | Checksum: 2021fca4e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 2070.711 ; gain = 105.672 ; free physical = 1648 ; free virtual = 11957

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2021fca4e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 2070.711 ; gain = 105.672 ; free physical = 1648 ; free virtual = 11957
INFO: [Route 35-416] Intermediate Timing Summary | WNS=78.423 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 2021fca4e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 2070.711 ; gain = 105.672 ; free physical = 1648 ; free virtual = 11957

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2021fca4e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 2070.711 ; gain = 105.672 ; free physical = 1648 ; free virtual = 11957
Phase 5 Delay and Skew Optimization | Checksum: 2021fca4e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 2070.711 ; gain = 105.672 ; free physical = 1648 ; free virtual = 11957

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 14cccc897

Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 2070.711 ; gain = 105.672 ; free physical = 1648 ; free virtual = 11957
INFO: [Route 35-416] Intermediate Timing Summary | WNS=78.423 | TNS=0.000  | WHS=0.235  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 181836bf6

Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 2070.711 ; gain = 105.672 ; free physical = 1648 ; free virtual = 11957
Phase 6 Post Hold Fix | Checksum: 181836bf6

Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 2070.711 ; gain = 105.672 ; free physical = 1648 ; free virtual = 11957

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0102049 %
  Global Horizontal Routing Utilization  = 0.0128839 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1c10e0330

Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 2070.711 ; gain = 105.672 ; free physical = 1648 ; free virtual = 11957

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1c10e0330

Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 2070.711 ; gain = 105.672 ; free physical = 1647 ; free virtual = 11957

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1521e87f9

Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 2070.711 ; gain = 105.672 ; free physical = 1647 ; free virtual = 11956

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=78.423 | TNS=0.000  | WHS=0.235  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1521e87f9

Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 2070.711 ; gain = 105.672 ; free physical = 1647 ; free virtual = 11956
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 2070.711 ; gain = 105.672 ; free physical = 1655 ; free virtual = 11965

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 8 Warnings, 8 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:31 . Memory (MB): peak = 2070.711 ; gain = 105.672 ; free physical = 1655 ; free virtual = 11965
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2070.711 ; gain = 0.000 ; free physical = 1653 ; free virtual = 11964
INFO: [Common 17-1381] The checkpoint '/home/udagawa/projects/FPGA/Vivado/UPDOWN10_2/UPDOWN10_2.runs/impl_1/UPDOWN_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file UPDOWN_drc_routed.rpt -pb UPDOWN_drc_routed.pb -rpx UPDOWN_drc_routed.rpx
Command: report_drc -file UPDOWN_drc_routed.rpt -pb UPDOWN_drc_routed.pb -rpx UPDOWN_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
/opt/Xilinx/Vivado/2018.1/bin/loader: line 194:  8717 Killed                  "$RDI_PROG" "$@"
