Source Block: hdl/library/axi_jesd_gt/axi_jesd_gt.v@386:403@HdlStmAssign
  assign rx_rst_done_extn_s = {up_status_extn_s[8:PCORE_NUM_OF_LANES], rx_rst_done_s};
  assign rx_pll_locked_extn_s = {up_status_extn_s[8:PCORE_NUM_OF_LANES], rx_pll_locked_s};
  assign tx_rst_done_extn_s = {up_status_extn_s[8:PCORE_NUM_OF_LANES], tx_rst_done_s};
  assign tx_pll_locked_extn_s = {up_status_extn_s[8:PCORE_NUM_OF_LANES], tx_pll_locked_s};

  assign up_drp_rdata_s =   up_drp_rdata_gt_s[15] | up_drp_rdata_gt_s[14] |
                            up_drp_rdata_gt_s[13] | up_drp_rdata_gt_s[12] |
                            up_drp_rdata_gt_s[11] | up_drp_rdata_gt_s[10] |
                            up_drp_rdata_gt_s[ 9] | up_drp_rdata_gt_s[ 8] |
                            up_drp_rdata_gt_s[ 7] | up_drp_rdata_gt_s[ 6] |
                            up_drp_rdata_gt_s[ 5] | up_drp_rdata_gt_s[ 4] |
                            up_drp_rdata_gt_s[ 3] | up_drp_rdata_gt_s[ 2] |
                            up_drp_rdata_gt_s[ 1] | up_drp_rdata_gt_s[ 0];

  assign up_drp_ready_s =   up_drp_ready_gt_s[15] | up_drp_ready_gt_s[14] |
                            up_drp_ready_gt_s[13] | up_drp_ready_gt_s[12] |
                            up_drp_ready_gt_s[11] | up_drp_ready_gt_s[10] |
                            up_drp_ready_gt_s[ 9] | up_drp_ready_gt_s[ 8] |

Diff Content:
- 391   assign up_drp_rdata_s =   up_drp_rdata_gt_s[15] | up_drp_rdata_gt_s[14] |
- 392                             up_drp_rdata_gt_s[13] | up_drp_rdata_gt_s[12] |
- 393                             up_drp_rdata_gt_s[11] | up_drp_rdata_gt_s[10] |
- 394                             up_drp_rdata_gt_s[ 9] | up_drp_rdata_gt_s[ 8] |
- 395                             up_drp_rdata_gt_s[ 7] | up_drp_rdata_gt_s[ 6] |
- 396                             up_drp_rdata_gt_s[ 5] | up_drp_rdata_gt_s[ 4] |
- 397                             up_drp_rdata_gt_s[ 3] | up_drp_rdata_gt_s[ 2] |
- 398                             up_drp_rdata_gt_s[ 1] | up_drp_rdata_gt_s[ 0];

Clone Blocks:
