and r0, r1, #8 
mvn r2, r0 
bic r0, r3, r2 
lsl r0, r0, #7 
ror r1, r0, #1 
