============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Wed May 15 16:48:16 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(93)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-5007 WARNING: identifier 'bcnt' is used before its declaration in ../../../rtl/apb_sdcard/sd_reader.v(158)
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
HDL-1007 : analyze verilog file ../../../rtl/keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(105)
RUN-1001 : Project manager successfully analyzed 38 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.299694s wall, 1.093750s user + 0.046875s system = 1.140625s CPU (87.8%)

RUN-1004 : used memory is 273 MB, reserved memory is 244 MB, peak memory is 278 MB
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[0]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 7.0714 -phase 270 [get_pins {clk_gen_inst/pll_inst.clkc[0]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[0] -source  -master_clock clk -multiply_by 7.0714 -phase 270 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.1875 [get_pins {clk_gen_inst/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[1] -source  -master_clock clk -multiply_by 6.1875 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.1875 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.1875 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 7.0714 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 7.0714 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 96039763705856"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4230542786560"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5.5819999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5.5819999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5.5819999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5.5819999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4221952851968"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 96039763705856"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5.5819999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5.5819999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5.5819999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5.5819999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 85414014615552"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4221952851968"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.423 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.423"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.423 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.423"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net U_APB_VGA_CONTROL/vga_en will be merged to another kept net vga_en
SYN-5055 WARNING: The kept net u_logic/HWDATA[31] will be merged to another kept net ISP/HWDATA[31]
SYN-5055 WARNING: The kept net u_logic/HWDATA[30] will be merged to another kept net ISP/HWDATA[30]
SYN-5055 WARNING: The kept net u_logic/HWDATA[29] will be merged to another kept net ISP/HWDATA[29]
SYN-5055 WARNING: The kept net u_logic/HWDATA[28] will be merged to another kept net ISP/HWDATA[28]
SYN-5055 WARNING: The kept net u_logic/HWDATA[27] will be merged to another kept net ISP/HWDATA[27]
SYN-5055 WARNING: The kept net u_logic/HWDATA[26] will be merged to another kept net ISP/HWDATA[26]
SYN-5055 WARNING: The kept net u_logic/HWDATA[25] will be merged to another kept net ISP/HWDATA[25]
SYN-5055 WARNING: The kept net u_logic/HWDATA[24] will be merged to another kept net ISP/HWDATA[24]
SYN-5055 WARNING: The kept net u_logic/HWDATA[23] will be merged to another kept net ISP/HWDATA[23]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4027 : Net sdram_top_inst/clk_out is clkc0 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_11 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_11 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/clk_out as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 9980 instances
RUN-0007 : 6167 luts, 2960 seqs, 473 mslices, 250 lslices, 100 pads, 23 brams, 3 dsps
RUN-1001 : There are total 11165 nets
RUN-1001 : 6588 nets have 2 pins
RUN-1001 : 3295 nets have [3 - 5] pins
RUN-1001 : 761 nets have [6 - 10] pins
RUN-1001 : 298 nets have [11 - 20] pins
RUN-1001 : 209 nets have [21 - 99] pins
RUN-1001 : 14 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     227     
RUN-1001 :   No   |  No   |  Yes  |    1284     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     646     
RUN-1001 :   Yes  |  Yes  |  No   |     32      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    5    |  60   |     15     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 79
PHY-3001 : Initial placement ...
PHY-3001 : design contains 9978 instances, 6167 luts, 2960 seqs, 723 slices, 139 macros(723 instances: 473 mslices 250 lslices)
PHY-0007 : Cell area utilization is 38%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 47246, tnet num: 11163, tinst num: 9978, tnode num: 57074, tedge num: 77275.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 11163 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.979042s wall, 0.828125s user + 0.015625s system = 0.843750s CPU (86.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.65625e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 9978.
PHY-3001 : Level 1 #clusters 1468.
PHY-3001 : End clustering;  0.085996s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (72.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 750885, overlap = 286.969
PHY-3002 : Step(2): len = 651711, overlap = 306.219
PHY-3002 : Step(3): len = 455813, overlap = 464.938
PHY-3002 : Step(4): len = 396731, overlap = 494.906
PHY-3002 : Step(5): len = 326647, overlap = 576.969
PHY-3002 : Step(6): len = 287768, overlap = 630.438
PHY-3002 : Step(7): len = 241431, overlap = 675.156
PHY-3002 : Step(8): len = 207036, overlap = 735.719
PHY-3002 : Step(9): len = 182130, overlap = 784.125
PHY-3002 : Step(10): len = 162434, overlap = 810.281
PHY-3002 : Step(11): len = 149283, overlap = 828.781
PHY-3002 : Step(12): len = 134525, overlap = 845.219
PHY-3002 : Step(13): len = 125038, overlap = 855.25
PHY-3002 : Step(14): len = 114932, overlap = 879.594
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.95884e-06
PHY-3002 : Step(15): len = 129804, overlap = 836.719
PHY-3002 : Step(16): len = 180250, overlap = 723.562
PHY-3002 : Step(17): len = 193823, overlap = 641.844
PHY-3002 : Step(18): len = 196514, overlap = 597.156
PHY-3002 : Step(19): len = 191985, overlap = 567.844
PHY-3002 : Step(20): len = 186903, overlap = 561.344
PHY-3002 : Step(21): len = 182590, overlap = 543.156
PHY-3002 : Step(22): len = 180010, overlap = 553.562
PHY-3002 : Step(23): len = 177108, overlap = 554.281
PHY-3002 : Step(24): len = 175108, overlap = 596.219
PHY-3002 : Step(25): len = 173020, overlap = 614.875
PHY-3002 : Step(26): len = 171114, overlap = 608.938
PHY-3002 : Step(27): len = 170131, overlap = 591.031
PHY-3002 : Step(28): len = 168445, overlap = 587.031
PHY-3002 : Step(29): len = 167088, overlap = 566.75
PHY-3002 : Step(30): len = 165685, overlap = 553.344
PHY-3002 : Step(31): len = 165110, overlap = 553.781
PHY-3002 : Step(32): len = 162645, overlap = 574.25
PHY-3002 : Step(33): len = 161497, overlap = 579.938
PHY-3002 : Step(34): len = 160480, overlap = 582.375
PHY-3002 : Step(35): len = 160765, overlap = 576.938
PHY-3002 : Step(36): len = 159875, overlap = 575.281
PHY-3002 : Step(37): len = 159798, overlap = 574.938
PHY-3002 : Step(38): len = 159470, overlap = 578.781
PHY-3002 : Step(39): len = 158908, overlap = 574.312
PHY-3002 : Step(40): len = 157990, overlap = 571.156
PHY-3002 : Step(41): len = 157659, overlap = 595.906
PHY-3002 : Step(42): len = 157989, overlap = 612.125
PHY-3002 : Step(43): len = 158416, overlap = 626.469
PHY-3002 : Step(44): len = 158248, overlap = 641.625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.91769e-06
PHY-3002 : Step(45): len = 164782, overlap = 602.188
PHY-3002 : Step(46): len = 176941, overlap = 603.156
PHY-3002 : Step(47): len = 182636, overlap = 583.531
PHY-3002 : Step(48): len = 186646, overlap = 567.219
PHY-3002 : Step(49): len = 187843, overlap = 550.812
PHY-3002 : Step(50): len = 187818, overlap = 546.5
PHY-3002 : Step(51): len = 186320, overlap = 566.438
PHY-3002 : Step(52): len = 186200, overlap = 574.562
PHY-3002 : Step(53): len = 185371, overlap = 573.812
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.83537e-06
PHY-3002 : Step(54): len = 195446, overlap = 551.062
PHY-3002 : Step(55): len = 211150, overlap = 522.656
PHY-3002 : Step(56): len = 220245, overlap = 492.812
PHY-3002 : Step(57): len = 224681, overlap = 483.5
PHY-3002 : Step(58): len = 224483, overlap = 490.5
PHY-3002 : Step(59): len = 222975, overlap = 488.625
PHY-3002 : Step(60): len = 221181, overlap = 496.625
PHY-3002 : Step(61): len = 220579, overlap = 511.812
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.56707e-05
PHY-3002 : Step(62): len = 233551, overlap = 461.375
PHY-3002 : Step(63): len = 252107, overlap = 427.594
PHY-3002 : Step(64): len = 262561, overlap = 392.969
PHY-3002 : Step(65): len = 267022, overlap = 372.219
PHY-3002 : Step(66): len = 267070, overlap = 346.812
PHY-3002 : Step(67): len = 266885, overlap = 328.75
PHY-3002 : Step(68): len = 265794, overlap = 327.156
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.13415e-05
PHY-3002 : Step(69): len = 282211, overlap = 294.719
PHY-3002 : Step(70): len = 305240, overlap = 244.062
PHY-3002 : Step(71): len = 317066, overlap = 242.25
PHY-3002 : Step(72): len = 319689, overlap = 241.469
PHY-3002 : Step(73): len = 317466, overlap = 251.906
PHY-3002 : Step(74): len = 315654, overlap = 238.844
PHY-3002 : Step(75): len = 314294, overlap = 239.156
PHY-3002 : Step(76): len = 313525, overlap = 228.781
PHY-3002 : Step(77): len = 312300, overlap = 226.156
PHY-3002 : Step(78): len = 311548, overlap = 226.094
PHY-3002 : Step(79): len = 310862, overlap = 221.656
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 6.2683e-05
PHY-3002 : Step(80): len = 324232, overlap = 207.281
PHY-3002 : Step(81): len = 337692, overlap = 174.875
PHY-3002 : Step(82): len = 344279, overlap = 160.625
PHY-3002 : Step(83): len = 347830, overlap = 161.625
PHY-3002 : Step(84): len = 349999, overlap = 161.094
PHY-3002 : Step(85): len = 352393, overlap = 157.719
PHY-3002 : Step(86): len = 351771, overlap = 152.312
PHY-3002 : Step(87): len = 351141, overlap = 156.656
PHY-3002 : Step(88): len = 350614, overlap = 168.312
PHY-3002 : Step(89): len = 351390, overlap = 165.969
PHY-3002 : Step(90): len = 352064, overlap = 170.031
PHY-3002 : Step(91): len = 352237, overlap = 168.656
PHY-3002 : Step(92): len = 352193, overlap = 168
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000125366
PHY-3002 : Step(93): len = 363518, overlap = 156.094
PHY-3002 : Step(94): len = 372390, overlap = 143.438
PHY-3002 : Step(95): len = 374382, overlap = 131.281
PHY-3002 : Step(96): len = 377614, overlap = 127.562
PHY-3002 : Step(97): len = 383378, overlap = 118.469
PHY-3002 : Step(98): len = 387583, overlap = 110.312
PHY-3002 : Step(99): len = 384986, overlap = 111.25
PHY-3002 : Step(100): len = 384119, overlap = 113.25
PHY-3002 : Step(101): len = 384163, overlap = 115.344
PHY-3002 : Step(102): len = 384291, overlap = 114.281
PHY-3002 : Step(103): len = 382581, overlap = 117.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000248717
PHY-3002 : Step(104): len = 392791, overlap = 116.781
PHY-3002 : Step(105): len = 399573, overlap = 118.688
PHY-3002 : Step(106): len = 399582, overlap = 121.375
PHY-3002 : Step(107): len = 400394, overlap = 121.531
PHY-3002 : Step(108): len = 404961, overlap = 117.156
PHY-3002 : Step(109): len = 408175, overlap = 112.156
PHY-3002 : Step(110): len = 406282, overlap = 106.25
PHY-3002 : Step(111): len = 405973, overlap = 107.688
PHY-3002 : Step(112): len = 407775, overlap = 109.156
PHY-3002 : Step(113): len = 408429, overlap = 105.438
PHY-3002 : Step(114): len = 406716, overlap = 104.312
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00048169
PHY-3002 : Step(115): len = 413573, overlap = 98.4688
PHY-3002 : Step(116): len = 417526, overlap = 89.8125
PHY-3002 : Step(117): len = 417324, overlap = 89.6875
PHY-3002 : Step(118): len = 417762, overlap = 89.625
PHY-3002 : Step(119): len = 419833, overlap = 84.5938
PHY-3002 : Step(120): len = 421416, overlap = 89.3438
PHY-3002 : Step(121): len = 420784, overlap = 94.6562
PHY-3002 : Step(122): len = 421048, overlap = 91.8438
PHY-3002 : Step(123): len = 422831, overlap = 82.5
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00096338
PHY-3002 : Step(124): len = 426566, overlap = 76.4375
PHY-3002 : Step(125): len = 430192, overlap = 76.5
PHY-3002 : Step(126): len = 431100, overlap = 82.0312
PHY-3002 : Step(127): len = 431883, overlap = 81.3438
PHY-3002 : Step(128): len = 434812, overlap = 69.125
PHY-3002 : Step(129): len = 439189, overlap = 66.125
PHY-3002 : Step(130): len = 440603, overlap = 63.5625
PHY-3002 : Step(131): len = 440607, overlap = 73.1875
PHY-3002 : Step(132): len = 441567, overlap = 80.2812
PHY-3002 : Step(133): len = 443108, overlap = 83.1875
PHY-3002 : Step(134): len = 443151, overlap = 74.3438
PHY-3002 : Step(135): len = 443560, overlap = 71.75
PHY-3002 : Step(136): len = 444002, overlap = 71.0625
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00187687
PHY-3002 : Step(137): len = 445539, overlap = 70.0625
PHY-3002 : Step(138): len = 447508, overlap = 69.3125
PHY-3002 : Step(139): len = 448711, overlap = 71.125
PHY-3002 : Step(140): len = 450187, overlap = 72.9375
PHY-3002 : Step(141): len = 451455, overlap = 73.75
PHY-3002 : Step(142): len = 453223, overlap = 70.4375
PHY-3002 : Step(143): len = 454535, overlap = 70.1562
PHY-3002 : Step(144): len = 454804, overlap = 71.3125
PHY-3002 : Step(145): len = 455537, overlap = 74.5
PHY-3002 : Step(146): len = 456540, overlap = 77.5312
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00311863
PHY-3002 : Step(147): len = 457186, overlap = 72.2812
PHY-3002 : Step(148): len = 457701, overlap = 72.2812
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020132s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/11165.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 589400, over cnt = 1301(3%), over = 6846, worst = 33
PHY-1001 : End global iterations;  0.314745s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (39.7%)

PHY-1001 : Congestion index: top1 = 80.56, top5 = 60.59, top10 = 50.46, top15 = 44.58.
PHY-3001 : End congestion estimation;  0.419855s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (52.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11163 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.395233s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (90.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000217576
PHY-3002 : Step(149): len = 489288, overlap = 33.8125
PHY-3002 : Step(150): len = 493210, overlap = 23.7188
PHY-3002 : Step(151): len = 494001, overlap = 19.8438
PHY-3002 : Step(152): len = 495995, overlap = 17.8125
PHY-3002 : Step(153): len = 496601, overlap = 15.625
PHY-3002 : Step(154): len = 497450, overlap = 14.5938
PHY-3002 : Step(155): len = 495436, overlap = 14.2188
PHY-3002 : Step(156): len = 493415, overlap = 10.6875
PHY-3002 : Step(157): len = 490407, overlap = 10.8125
PHY-3002 : Step(158): len = 488240, overlap = 11.2812
PHY-3002 : Step(159): len = 485916, overlap = 11.7188
PHY-3002 : Step(160): len = 482995, overlap = 11.5312
PHY-3002 : Step(161): len = 480665, overlap = 11
PHY-3002 : Step(162): len = 478612, overlap = 10.4375
PHY-3002 : Step(163): len = 476673, overlap = 9.96875
PHY-3002 : Step(164): len = 475079, overlap = 9.09375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000435153
PHY-3002 : Step(165): len = 477778, overlap = 10.9375
PHY-3002 : Step(166): len = 480013, overlap = 11.1875
PHY-3002 : Step(167): len = 480979, overlap = 10.2812
PHY-3002 : Step(168): len = 482089, overlap = 9.9375
PHY-3002 : Step(169): len = 481883, overlap = 8.71875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000870306
PHY-3002 : Step(170): len = 484882, overlap = 10.5938
PHY-3002 : Step(171): len = 486791, overlap = 11.6562
PHY-3002 : Step(172): len = 488771, overlap = 9.6875
PHY-3002 : Step(173): len = 491594, overlap = 10.9062
PHY-3002 : Step(174): len = 493706, overlap = 10.125
PHY-3002 : Step(175): len = 494054, overlap = 10.75
PHY-3002 : Step(176): len = 494931, overlap = 11.3125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 101/11165.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 601576, over cnt = 1724(4%), over = 6722, worst = 60
PHY-1001 : End global iterations;  0.384091s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (48.8%)

PHY-1001 : Congestion index: top1 = 69.25, top5 = 54.76, top10 = 47.26, top15 = 42.89.
PHY-3001 : End congestion estimation;  0.510482s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (55.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11163 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.423585s wall, 0.265625s user + 0.031250s system = 0.296875s CPU (70.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000193446
PHY-3002 : Step(177): len = 493268, overlap = 108.562
PHY-3002 : Step(178): len = 494481, overlap = 86.125
PHY-3002 : Step(179): len = 487735, overlap = 80.5312
PHY-3002 : Step(180): len = 484570, overlap = 71.6875
PHY-3002 : Step(181): len = 481639, overlap = 68.7188
PHY-3002 : Step(182): len = 478607, overlap = 57.2812
PHY-3002 : Step(183): len = 475875, overlap = 49.6562
PHY-3002 : Step(184): len = 474654, overlap = 49.0938
PHY-3002 : Step(185): len = 471731, overlap = 48.7188
PHY-3002 : Step(186): len = 470980, overlap = 50.75
PHY-3002 : Step(187): len = 468246, overlap = 49.8438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000386891
PHY-3002 : Step(188): len = 470048, overlap = 46.625
PHY-3002 : Step(189): len = 473145, overlap = 47.5
PHY-3002 : Step(190): len = 475506, overlap = 35.3438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000773782
PHY-3002 : Step(191): len = 478295, overlap = 33.9375
PHY-3002 : Step(192): len = 482573, overlap = 30.1875
PHY-3002 : Step(193): len = 485206, overlap = 28.1875
PHY-3002 : Step(194): len = 485979, overlap = 26.3438
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 47246, tnet num: 11163, tinst num: 9978, tnode num: 57074, tedge num: 77275.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 221.84 peak overflow 2.72
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 701/11165.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 599072, over cnt = 1833(5%), over = 6179, worst = 22
PHY-1001 : End global iterations;  0.409685s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (61.0%)

PHY-1001 : Congestion index: top1 = 60.39, top5 = 48.23, top10 = 43.08, top15 = 39.99.
PHY-1001 : End incremental global routing;  0.544761s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (66.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11163 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.397012s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (78.7%)

OPT-1001 : 8 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 9868 has valid locations, 74 needs to be replaced
PHY-3001 : design contains 10044 instances, 6205 luts, 2988 seqs, 723 slices, 139 macros(723 instances: 473 mslices 250 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 491916
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9318/11231.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 604896, over cnt = 1818(5%), over = 6195, worst = 22
PHY-1001 : End global iterations;  0.079525s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (19.6%)

PHY-1001 : Congestion index: top1 = 60.17, top5 = 48.37, top10 = 43.14, top15 = 40.04.
PHY-3001 : End congestion estimation;  0.228719s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (54.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 47478, tnet num: 11229, tinst num: 10044, tnode num: 57390, tedge num: 77607.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11229 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.190657s wall, 0.578125s user + 0.015625s system = 0.593750s CPU (49.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(195): len = 491620, overlap = 0
PHY-3002 : Step(196): len = 491508, overlap = 0
PHY-3002 : Step(197): len = 491529, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9332/11231.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 603768, over cnt = 1829(5%), over = 6211, worst = 22
PHY-1001 : End global iterations;  0.082024s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 60.34, top5 = 48.35, top10 = 43.22, top15 = 40.13.
PHY-3001 : End congestion estimation;  0.229958s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (61.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11229 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.433496s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (32.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00089181
PHY-3002 : Step(198): len = 491531, overlap = 26.5312
PHY-3002 : Step(199): len = 491767, overlap = 26.4688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00178362
PHY-3002 : Step(200): len = 491822, overlap = 26.3438
PHY-3002 : Step(201): len = 491910, overlap = 26.3438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00356724
PHY-3002 : Step(202): len = 492005, overlap = 26.4062
PHY-3002 : Step(203): len = 492086, overlap = 26.3438
PHY-3001 : Final: Len = 492086, Over = 26.3438
PHY-3001 : End incremental placement;  2.458921s wall, 1.078125s user + 0.015625s system = 1.093750s CPU (44.5%)

OPT-1001 : Total overflow 222.94 peak overflow 2.72
OPT-1001 : End high-fanout net optimization;  3.636594s wall, 1.796875s user + 0.015625s system = 1.812500s CPU (49.8%)

OPT-1001 : Current memory(MB): used = 511, reserve = 492, peak = 521.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9331/11231.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 604072, over cnt = 1812(5%), over = 6059, worst = 22
PHY-1002 : len = 630080, over cnt = 1158(3%), over = 2877, worst = 20
PHY-1002 : len = 648536, over cnt = 412(1%), over = 888, worst = 20
PHY-1002 : len = 654128, over cnt = 157(0%), over = 302, worst = 8
PHY-1002 : len = 656328, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.708252s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (86.0%)

PHY-1001 : Congestion index: top1 = 50.71, top5 = 43.40, top10 = 39.77, top15 = 37.53.
OPT-1001 : End congestion update;  0.854951s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (87.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11229 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.341543s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (86.9%)

OPT-0007 : Start: WNS -4738 TNS -1379011 NUM_FEPS 486
OPT-0007 : Iter 1: improved WNS -3738 TNS -1060111 NUM_FEPS 486 with 36 cells processed and 3466 slack improved
OPT-0007 : Iter 2: improved WNS -3738 TNS -1059961 NUM_FEPS 486 with 10 cells processed and 400 slack improved
OPT-0007 : Iter 3: improved WNS -3738 TNS -1059961 NUM_FEPS 486 with 0 cells processed and 0 slack improved
OPT-1001 : End global optimization;  1.216834s wall, 1.062500s user + 0.000000s system = 1.062500s CPU (87.3%)

OPT-1001 : Current memory(MB): used = 511, reserve = 492, peak = 521.
OPT-1001 : End physical optimization;  5.855214s wall, 3.750000s user + 0.031250s system = 3.781250s CPU (64.6%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6205 LUT to BLE ...
SYN-4008 : Packed 6205 LUT and 1201 SEQ to BLE.
SYN-4003 : Packing 1787 remaining SEQ's ...
SYN-4005 : Packed 1326 SEQ with LUT/SLICE
SYN-4006 : 3808 single LUT's are left
SYN-4006 : 461 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 6666/7833 primitive instances ...
PHY-3001 : End packing;  0.430412s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (90.8%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 4514 instances
RUN-1001 : 2192 mslices, 2192 lslices, 100 pads, 23 brams, 3 dsps
RUN-1001 : There are total 10238 nets
RUN-1001 : 5383 nets have 2 pins
RUN-1001 : 3410 nets have [3 - 5] pins
RUN-1001 : 848 nets have [6 - 10] pins
RUN-1001 : 343 nets have [11 - 20] pins
RUN-1001 : 248 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 4512 instances, 4384 slices, 139 macros(723 instances: 473 mslices 250 lslices)
PHY-3001 : Cell area utilization is 51%
PHY-3001 : After packing: Len = 505157, Over = 78.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5215/10238.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 647936, over cnt = 1099(3%), over = 1654, worst = 9
PHY-1002 : len = 651304, over cnt = 633(1%), over = 858, worst = 9
PHY-1002 : len = 658064, over cnt = 206(0%), over = 263, worst = 6
PHY-1002 : len = 660008, over cnt = 101(0%), over = 121, worst = 5
PHY-1002 : len = 661600, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.677074s wall, 0.406250s user + 0.031250s system = 0.437500s CPU (64.6%)

PHY-1001 : Congestion index: top1 = 51.94, top5 = 43.80, top10 = 40.22, top15 = 37.90.
PHY-3001 : End congestion estimation;  0.873931s wall, 0.562500s user + 0.031250s system = 0.593750s CPU (67.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44713, tnet num: 10236, tinst num: 4512, tnode num: 52510, tedge num: 75644.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10236 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.268916s wall, 1.078125s user + 0.046875s system = 1.125000s CPU (88.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.85736e-05
PHY-3002 : Step(204): len = 495786, overlap = 85
PHY-3002 : Step(205): len = 489125, overlap = 98.25
PHY-3002 : Step(206): len = 485907, overlap = 110
PHY-3002 : Step(207): len = 483971, overlap = 114.5
PHY-3002 : Step(208): len = 483339, overlap = 113.5
PHY-3002 : Step(209): len = 483881, overlap = 113
PHY-3002 : Step(210): len = 483427, overlap = 112.5
PHY-3002 : Step(211): len = 483163, overlap = 112
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000157147
PHY-3002 : Step(212): len = 489503, overlap = 99.25
PHY-3002 : Step(213): len = 495256, overlap = 86.75
PHY-3002 : Step(214): len = 496766, overlap = 87.5
PHY-3002 : Step(215): len = 497900, overlap = 87.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000314295
PHY-3002 : Step(216): len = 506311, overlap = 82.5
PHY-3002 : Step(217): len = 515102, overlap = 63
PHY-3002 : Step(218): len = 520767, overlap = 60.25
PHY-3002 : Step(219): len = 518479, overlap = 61.25
PHY-3002 : Step(220): len = 516471, overlap = 62.25
PHY-3002 : Step(221): len = 516247, overlap = 63
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.922587s wall, 0.109375s user + 0.500000s system = 0.609375s CPU (66.1%)

PHY-3001 : Trial Legalized: Len = 552289
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 488/10238.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 671496, over cnt = 1418(4%), over = 2342, worst = 7
PHY-1002 : len = 681576, over cnt = 742(2%), over = 1057, worst = 7
PHY-1002 : len = 689552, over cnt = 231(0%), over = 346, worst = 6
PHY-1002 : len = 692376, over cnt = 72(0%), over = 100, worst = 4
PHY-1002 : len = 693424, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.991213s wall, 0.843750s user + 0.000000s system = 0.843750s CPU (85.1%)

PHY-1001 : Congestion index: top1 = 51.29, top5 = 44.86, top10 = 41.50, top15 = 39.26.
PHY-3001 : End congestion estimation;  1.211807s wall, 1.000000s user + 0.000000s system = 1.000000s CPU (82.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10236 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.437299s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (89.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000170418
PHY-3002 : Step(222): len = 539393, overlap = 4.25
PHY-3002 : Step(223): len = 530662, overlap = 9.25
PHY-3002 : Step(224): len = 522447, overlap = 16.25
PHY-3002 : Step(225): len = 516607, overlap = 23.25
PHY-3002 : Step(226): len = 513290, overlap = 32.75
PHY-3002 : Step(227): len = 511639, overlap = 35.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000340837
PHY-3002 : Step(228): len = 518366, overlap = 32.75
PHY-3002 : Step(229): len = 521540, overlap = 27.25
PHY-3002 : Step(230): len = 524221, overlap = 27.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000681673
PHY-3002 : Step(231): len = 529658, overlap = 28.5
PHY-3002 : Step(232): len = 536537, overlap = 28
PHY-3002 : Step(233): len = 539237, overlap = 25.75
PHY-3002 : Step(234): len = 538887, overlap = 26.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010957s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 551117, Over = 0
PHY-3001 : Spreading special nets. 28 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.028907s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (108.1%)

PHY-3001 : 38 instances has been re-located, deltaX = 16, deltaY = 15, maxDist = 1.
PHY-3001 : Final: Len = 551563, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44713, tnet num: 10236, tinst num: 4512, tnode num: 52510, tedge num: 75644.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3107/10238.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 683008, over cnt = 1301(3%), over = 2003, worst = 6
PHY-1002 : len = 690304, over cnt = 719(2%), over = 929, worst = 5
PHY-1002 : len = 698064, over cnt = 196(0%), over = 242, worst = 5
PHY-1002 : len = 699704, over cnt = 69(0%), over = 81, worst = 3
PHY-1002 : len = 700808, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.908607s wall, 0.640625s user + 0.031250s system = 0.671875s CPU (73.9%)

PHY-1001 : Congestion index: top1 = 49.70, top5 = 43.95, top10 = 40.50, top15 = 38.35.
PHY-1001 : End incremental global routing;  1.115228s wall, 0.812500s user + 0.031250s system = 0.843750s CPU (75.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10236 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.425214s wall, 0.312500s user + 0.015625s system = 0.328125s CPU (77.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.796044s wall, 1.343750s user + 0.046875s system = 1.390625s CPU (77.4%)

OPT-1001 : Current memory(MB): used = 521, reserve = 511, peak = 537.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9377/10238.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 700808, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.080860s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (77.3%)

PHY-1001 : Congestion index: top1 = 49.70, top5 = 43.95, top10 = 40.50, top15 = 38.35.
OPT-1001 : End congestion update;  0.271554s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (69.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10236 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.357725s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (69.9%)

OPT-0007 : Start: WNS -3446 TNS -669213 NUM_FEPS 354
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4410 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4512 instances, 4384 slices, 139 macros(723 instances: 473 mslices 250 lslices)
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Initial: Len = 562503, Over = 0
PHY-3001 : Spreading special nets. 12 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.027772s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 16 instances has been re-located, deltaX = 5, deltaY = 10, maxDist = 2.
PHY-3001 : Final: Len = 562701, Over = 0
PHY-3001 : End incremental legalization;  0.206648s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (45.4%)

OPT-0007 : Iter 1: improved WNS -3346 TNS -596598 NUM_FEPS 354 with 195 cells processed and 30717 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4410 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4512 instances, 4384 slices, 139 macros(723 instances: 473 mslices 250 lslices)
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Initial: Len = 562957, Over = 0
PHY-3001 : Spreading special nets. 8 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.025577s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (61.1%)

PHY-3001 : 11 instances has been re-located, deltaX = 1, deltaY = 10, maxDist = 1.
PHY-3001 : Final: Len = 563069, Over = 0
PHY-3001 : End incremental legalization;  0.208655s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (82.4%)

OPT-0007 : Iter 2: improved WNS -3346 TNS -591013 NUM_FEPS 354 with 55 cells processed and 4883 slack improved
OPT-0007 : Iter 3: improved WNS -3346 TNS -591013 NUM_FEPS 354 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  1.350947s wall, 0.937500s user + 0.015625s system = 0.953125s CPU (70.6%)

OPT-1001 : Current memory(MB): used = 539, reserve = 527, peak = 541.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10236 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.345116s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (67.9%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8754/10238.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 710904, over cnt = 139(0%), over = 224, worst = 5
PHY-1002 : len = 711656, over cnt = 76(0%), over = 109, worst = 5
PHY-1002 : len = 712792, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 712832, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.439227s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (53.4%)

PHY-1001 : Congestion index: top1 = 49.81, top5 = 44.45, top10 = 41.07, top15 = 38.89.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10236 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.349328s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (71.6%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -3346 TNS -594140 NUM_FEPS 354
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 49.344828
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -3346ps with logic level 3 
RUN-1001 :       #2 path slack -3246ps with logic level 3 
RUN-1001 :       #3 path slack -3246ps with logic level 3 
RUN-1001 :       #4 path slack -3246ps with logic level 3 
RUN-1001 :       #5 path slack -3246ps with logic level 3 
RUN-1001 :   0 HFN exist on timing critical paths out of 10238 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 10238 nets
OPT-1001 : End physical optimization;  5.648412s wall, 4.078125s user + 0.062500s system = 4.140625s CPU (73.3%)

RUN-1003 : finish command "place" in  25.240813s wall, 15.406250s user + 1.625000s system = 17.031250s CPU (67.5%)

RUN-1004 : used memory is 462 MB, reserved memory is 444 MB, peak memory is 541 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_place.db" in  1.098318s wall, 1.125000s user + 0.015625s system = 1.140625s CPU (103.9%)

RUN-1004 : used memory is 462 MB, reserved memory is 445 MB, peak memory is 541 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 4514 instances
RUN-1001 : 2192 mslices, 2192 lslices, 100 pads, 23 brams, 3 dsps
RUN-1001 : There are total 10238 nets
RUN-1001 : 5383 nets have 2 pins
RUN-1001 : 3410 nets have [3 - 5] pins
RUN-1001 : 848 nets have [6 - 10] pins
RUN-1001 : 343 nets have [11 - 20] pins
RUN-1001 : 248 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44713, tnet num: 10236, tinst num: 4512, tnode num: 52510, tedge num: 75644.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 2192 mslices, 2192 lslices, 100 pads, 23 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10236 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 680080, over cnt = 1399(3%), over = 2348, worst = 8
PHY-1002 : len = 689504, over cnt = 778(2%), over = 1137, worst = 7
PHY-1002 : len = 698440, over cnt = 223(0%), over = 332, worst = 5
PHY-1002 : len = 702216, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.733527s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (72.4%)

PHY-1001 : Congestion index: top1 = 49.74, top5 = 44.16, top10 = 40.93, top15 = 38.68.
PHY-1001 : End global routing;  0.919203s wall, 0.625000s user + 0.015625s system = 0.640625s CPU (69.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 552, reserve = 535, peak = 552.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/clk_out will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 803, reserve = 790, peak = 803.
PHY-1001 : End build detailed router design. 2.780393s wall, 2.187500s user + 0.031250s system = 2.218750s CPU (79.8%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 114224, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.505751s wall, 0.968750s user + 0.000000s system = 0.968750s CPU (64.3%)

PHY-1001 : Current memory(MB): used = 837, reserve = 826, peak = 837.
PHY-1001 : End phase 1; 1.511518s wall, 1.015625s user + 0.000000s system = 1.015625s CPU (67.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 1.82471e+06, over cnt = 601(0%), over = 601, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 841, reserve = 829, peak = 841.
PHY-1001 : End initial routed; 23.179324s wall, 12.796875s user + 0.171875s system = 12.968750s CPU (55.9%)

PHY-1001 : Update timing.....
PHY-1001 : 302/9607(3%) critical/total net(s).
RUN-1001 : ----------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |   TNS(ns)   |  FEP  
RUN-1001 : ----------------------------------------
RUN-1001 :   Setup  |  -5.575   |  -1525.293  |  378  
RUN-1001 :   Hold   |   0.112   |    0.000    |   0   
RUN-1001 : ----------------------------------------
PHY-1001 : End update timing; 1.573809s wall, 0.875000s user + 0.000000s system = 0.875000s CPU (55.6%)

PHY-1001 : Current memory(MB): used = 848, reserve = 836, peak = 848.
PHY-1001 : End phase 2; 24.753197s wall, 13.671875s user + 0.171875s system = 13.843750s CPU (55.9%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 33 pins with SWNS -5.567ns STNS -1512.394ns FEP 372.
PHY-1001 : End OPT Iter 1; 0.226936s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (48.2%)

PHY-1022 : len = 1.82483e+06, over cnt = 632(0%), over = 634, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.368639s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (42.4%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.80762e+06, over cnt = 208(0%), over = 208, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.625207s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (77.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.80262e+06, over cnt = 28(0%), over = 28, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.301568s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (57.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.80249e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.151592s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (41.2%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.80249e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.103758s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (45.2%)

PHY-1001 : Update timing.....
PHY-1001 : 269/9607(2%) critical/total net(s).
RUN-1001 : ----------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |   TNS(ns)   |  FEP  
RUN-1001 : ----------------------------------------
RUN-1001 :   Setup  |  -5.567   |  -1519.400  |  372  
RUN-1001 :   Hold   |   0.112   |    0.000    |   0   
RUN-1001 : ----------------------------------------
PHY-1001 : End update timing; 1.572649s wall, 1.140625s user + 0.000000s system = 1.140625s CPU (72.5%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 188 feed throughs used by 132 nets
PHY-1001 : End commit to database; 1.136198s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (56.4%)

PHY-1001 : Current memory(MB): used = 914, reserve = 904, peak = 914.
PHY-1001 : End phase 3; 4.446180s wall, 2.750000s user + 0.000000s system = 2.750000s CPU (61.9%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 25 pins with SWNS -5.417ns STNS -1477.579ns FEP 372.
PHY-1001 : End OPT Iter 1; 0.236820s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (66.0%)

PHY-1022 : len = 1.8025e+06, over cnt = 7(0%), over = 7, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.365094s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (55.6%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-5.417ns, -1477.579ns, 372}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.80247e+06, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.094569s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (82.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.80252e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.101476s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (15.4%)

PHY-1001 : Update timing.....
PHY-1001 : 269/9607(2%) critical/total net(s).
RUN-1001 : ----------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |   TNS(ns)   |  FEP  
RUN-1001 : ----------------------------------------
RUN-1001 :   Setup  |  -5.620   |  -1486.284  |  372  
RUN-1001 :   Hold   |   0.112   |    0.000    |   0   
RUN-1001 : ----------------------------------------
PHY-1001 : End update timing; 1.669385s wall, 0.921875s user + 0.000000s system = 0.921875s CPU (55.2%)

PHY-1001 : Current memory(MB): used = 920, reserve = 910, peak = 920.
PHY-1001 : End phase 4; 2.263849s wall, 1.218750s user + 0.000000s system = 1.218750s CPU (53.8%)

PHY-1003 : Routed, final wirelength = 1.80252e+06
PHY-1001 : Current memory(MB): used = 920, reserve = 910, peak = 920.
PHY-1001 : End export database. 0.028347s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (110.2%)

PHY-1001 : End detail routing;  36.097956s wall, 21.078125s user + 0.203125s system = 21.281250s CPU (59.0%)

RUN-1003 : finish command "route" in  38.407532s wall, 22.750000s user + 0.218750s system = 22.968750s CPU (59.8%)

RUN-1004 : used memory is 868 MB, reserved memory is 860 MB, peak memory is 920 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        45
  #input                   11
  #output                  32
  #inout                    2

Utilization Statistics
#lut                     8036   out of  19600   41.00%
#reg                     3117   out of  19600   15.90%
#le                      8492
  #lut only              5375   out of   8492   63.29%
  #reg only               456   out of   8492    5.37%
  #lut&reg               2661   out of   8492   31.34%
#dsp                        3   out of     29   10.34%
#bram                      15   out of     64   23.44%
  #bram9k                  15
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       45   out of    188   23.94%
  #ireg                     5
  #oreg                     6
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       0   out of     16    0.00%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_11                               GCLK               io                 clk_syn_12.di                  1601
#2        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    256
#3        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc4    246
#4        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 77
#5        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    54
#6        sdram_top_inst/clk_out                   GCLK               pll                clk_gen_inst/pll_inst.clkc0    0


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS33          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS33          N/A          PULLUP       NONE     
     col[3]         INPUT        G12        LVTTL33           N/A          PULLUP       NONE     
     col[2]         INPUT        J13        LVTTL33           N/A          PULLUP       NONE     
     col[1]         INPUT        L12        LVTTL33           N/A          PULLUP       NONE     
     col[0]         INPUT        H14        LVTTL33           N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS33           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+--------------------------------------------------------------------------------------------------------------------------------+
|Instance                    |Module                                        |le     |lut     |ripple  |seq     |bram    |dsp     |
+--------------------------------------------------------------------------------------------------------------------------------+
|top                         |CortexM0_SoC                                  |8492   |7313    |723     |3129    |23      |3       |
|  ISP                       |AHBISP                                        |1349   |710     |339     |774     |8       |0       |
|    u_5X5Window             |slidingWindow_5X5                             |599    |259     |145     |345     |8       |0       |
|      u_fifo_1              |fifo_buf                                      |70     |42      |18      |45      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |8      |2       |0       |8       |2       |0       |
|      u_fifo_2              |fifo_buf                                      |68     |31      |18      |43      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |7      |7       |0       |7       |2       |0       |
|      u_fifo_3              |fifo_buf                                      |65     |29      |18      |35      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |4      |4       |0       |4       |2       |0       |
|      u_fifo_4              |fifo_buf                                      |67     |21      |18      |39      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |6      |0       |0       |6       |2       |0       |
|    u_bypass                |bypass                                        |123    |83      |40      |40      |0       |0       |
|    u_demosaic              |demosaic                                      |428    |201     |142     |281     |0       |0       |
|      u1_conv_mask5         |conv_mask5                                    |103    |39      |31      |74      |0       |0       |
|      u2_conv_mask5         |conv_mask5                                    |75     |35      |27      |45      |0       |0       |
|      u_conv_mask4          |conv_mask4                                    |82     |35      |27      |56      |0       |0       |
|      u_conv_mask6          |conv_mask6                                    |81     |40      |33      |62      |0       |0       |
|    u_gamma                 |gamma                                         |26     |26      |0       |17      |0       |0       |
|      u_blue_gamma_rom      |gamma_rom                                     |12     |12      |0       |11      |0       |0       |
|      u_green_gamma_rom     |gamma_rom                                     |14     |14      |0       |6       |0       |0       |
|  Interconncet              |AHBlite_Interconnect                          |8      |4       |4       |2       |0       |0       |
|    SlaveMUX                |AHBlite_SlaveMUX                              |8      |4       |4       |2       |0       |0       |
|  RAMCODE_Interface         |AHBlite_Block_RAM                             |10     |10      |0       |8       |0       |0       |
|  RAMDATA_Interface         |AHBlite_Block_RAM                             |35     |35      |0       |12      |0       |0       |
|  RAM_CODE                  |Block_RAM                                     |2      |2       |0       |0       |4       |0       |
|  RAM_DATA                  |Block_RAM                                     |7      |7       |0       |0       |4       |0       |
|  U_APB_GPIO                |APB_GPIO                                      |4      |4       |0       |1       |0       |0       |
|  U_APB_SDCARD_CONTROL      |APB_SDCARD_CONTROL                            |32     |14      |0       |30      |0       |0       |
|  U_APB_VGA_CONTROL         |APB_VGA_CONTROL                               |4      |4       |0       |3       |0       |0       |
|  U_sdram                   |SDRAM                                         |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                |cmsdk_ahb_to_apb                              |9      |9       |0       |5       |0       |0       |
|  clk_gen_inst              |clk_gen                                       |0      |0       |0       |0       |0       |0       |
|  fifo                      |sd2isp_fifo                                   |132    |73      |18      |102     |1       |0       |
|    ram_inst                |ram_infer_sd2isp_fifo                         |6      |2       |0       |6       |1       |0       |
|    rd_to_wr_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo |38     |23      |0       |38      |0       |0       |
|    wr_to_rd_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo |30     |23      |0       |30      |0       |0       |
|  kb                        |Keyboard                                      |94     |78      |16      |48      |0       |0       |
|  sd_reader                 |sd_reader                                     |714    |604     |100     |326     |0       |0       |
|    u_sdcmd_ctrl            |sdcmd_ctrl                                    |318    |280     |34      |148     |0       |0       |
|  sdram_top_inst            |sdram_top                                     |752    |559     |124     |414     |6       |0       |
|    fifo_ctrl_inst          |fifo_ctrl                                     |425    |281     |78      |276     |6       |0       |
|      rd_fifo_data          |fifo_data                                     |159    |97      |24      |119     |2       |0       |
|        ram_inst            |ram_infer_fifo_data                           |15     |15      |0       |15      |2       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |39     |21      |0       |39      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |34     |30      |0       |34      |0       |0       |
|      wr_fifo_data          |fifo_data                                     |167    |109     |30      |125     |4       |0       |
|        ram_inst            |ram_infer_fifo_data                           |31     |20      |0       |31      |4       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |30     |26      |0       |30      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |38     |28      |0       |36      |0       |0       |
|    sdram_ctrl_inst         |sdram_ctrl                                    |314    |265     |46      |135     |0       |0       |
|      sdram_a_ref_inst      |sdram_a_ref                                   |59     |47      |12      |23      |0       |0       |
|      sdram_arbit_inst      |sdram_arbit                                   |30     |30      |0       |13      |0       |0       |
|      sdram_init_inst       |sdram_init                                    |47     |40      |4       |28      |0       |0       |
|      sdram_read_inst       |sdram_read                                    |111    |93      |18      |33      |0       |0       |
|      sdram_write_inst      |sdram_write                                   |67     |55      |12      |38      |0       |0       |
|  u_logic                   |cortexm0ds_logic                              |5153   |5085    |51      |1359    |0       |3       |
|  vga_ctrl_inst             |vga_ctrl                                      |151    |85      |65      |30      |0       |0       |
+--------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5337  
    #2          2       2067  
    #3          3       731   
    #4          4       612   
    #5        5-10      919   
    #6        11-50     500   
    #7       51-100      18   
    #8       101-500     1    
  Average     3.16            

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.340060s wall, 1.609375s user + 0.015625s system = 1.625000s CPU (121.3%)

RUN-1004 : used memory is 869 MB, reserved memory is 862 MB, peak memory is 924 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44713, tnet num: 10236, tinst num: 4512, tnode num: 52510, tedge num: 75644.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 10236 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 5. Number of clock nets = 6 (1 unconstrainted).
TMR-5009 WARNING: No clock constraint on 1 clock net(s): 
		SWCLK_dup_1
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: 7419571ecd4dd60b891a51d32c11b39a58f68b625c562a9a9cb03610bf121b46 -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 4512
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 10238, pip num: 118118
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 188
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3144 valid insts, and 320428 bits set as '1'.
BIT-1004 : the usercode register value: 00000000010011100000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  17.252576s wall, 92.046875s user + 0.968750s system = 93.015625s CPU (539.1%)

RUN-1004 : used memory is 925 MB, reserved memory is 920 MB, peak memory is 1090 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240515_164815.log"
