strict digraph "" {
	"[1]we"	 [complexity=10,
		importance=0.0157326619646,
		rank=0.00157326619646];
	"[1]we_tx_data_0"	 [complexity=1,
		importance=0.0137902249116,
		rank=0.0137902249116];
	"[1]we" -> "[1]we_tx_data_0";
	"[1]reset_mode"	 [complexity=10,
		importance=0.0165988709304,
		rank=0.00165988709304];
	"[1]reset_mode" -> "[1]we_tx_data_0";
	"[1]TX_DATA_REG0.data_in"	 [complexity=2,
		importance=0.0105716110681,
		rank=0.00528580553407];
	"TX_DATA_REG0.data_out"	 [complexity=0,
		importance=0.00860143114242,
		rank=0.0];
	"[1]TX_DATA_REG0.data_in" -> "TX_DATA_REG0.data_out";
	"[1]CLOCK_DIVIDER_REG_LOW.data_out"	 [complexity=12,
		importance=0.0315254567776,
		rank=0.00262712139814];
	"[1]clock_divider"	 [complexity=12,
		importance=0.0263957286628,
		rank=0.00219964405523];
	"[1]CLOCK_DIVIDER_REG_LOW.data_out" -> "[1]clock_divider";
	"[1]mode"	 [complexity=12,
		importance=0.02179225724,
		rank=0.00181602143667];
	"[1]mode" -> "[1]reset_mode";
	"[1]MODE_REG0.data_out"	 [complexity=12,
		importance=0.0282943500624,
		rank=0.0023578625052];
	"[1]MODE_REG0.data_out" -> "[1]mode";
	"[1]cs"	 [complexity=10,
		importance=0.0157326619646,
		rank=0.00157326619646];
	"[1]cs" -> "[1]we_tx_data_0";
	"[1]addr"	 [complexity=10,
		importance=0.0157326619646,
		rank=0.00157326619646];
	"[1]addr" -> "[1]we_tx_data_0";
	"[1]TX_DATA_REG0.we"	 [complexity=1,
		importance=0.0116258004526,
		rank=0.0116258004526];
	"[1]we_tx_data_0" -> "[1]TX_DATA_REG0.we";
	"[1]extended_mode"	 [complexity=10,
		importance=0.0167026514142,
		rank=0.00167026514142];
	"[1]clock_divider" -> "[1]extended_mode";
	"[1]CLOCK_DIVIDER_REG_3.data_out"	 [complexity=12,
		importance=0.0315822960711,
		rank=0.00263185800593];
	"[1]CLOCK_DIVIDER_REG_3.data_out" -> "[1]clock_divider";
	tx_data_0	 [complexity=0,
		importance=0.00416216379386,
		rank=0.0];
	"TX_DATA_REG0.data_out" -> tx_data_0;
	"[1]TX_DATA_REG0.we" -> "TX_DATA_REG0.data_out";
	"[1]extended_mode" -> "[1]we_tx_data_0";
	"[1]transmit_buffer_status"	 [complexity=10,
		importance=0.0171379942103,
		rank=0.00171379942103];
	"[1]transmit_buffer_status" -> "[1]we_tx_data_0";
	"[1]CLOCK_DIVIDER_REG_7.data_out"	 [complexity=12,
		importance=0.0315822960711,
		rank=0.00263185800593];
	"[1]CLOCK_DIVIDER_REG_7.data_out" -> "[1]clock_divider";
	"[1]data_in"	 [complexity=2,
		importance=0.0125140481211,
		rank=0.00625702406055];
	"[1]data_in" -> "[1]TX_DATA_REG0.data_in";
}
