
****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /tmp/build.tcl.Smet9U
# exec rm -rf .Xil .gen .srcs
# set_param board.repoPaths /home/builder/.Xilinx/Vivado/2022.1/xhub/board_store/xilinx_board_store
# xhub::refresh_catalog [xhub::get_xstores xilinx_board_store]
# xhub::install [xhub::get_xitems digilentinc.com:xilinx_board_store:nexys4_ddr:1.1]
INFO: [xhubtcl 76-61] The object 'digilentinc.com:xilinx_board_store:nexys4_ddr:1.1' is already installed, to update use xhub::update command.
# set_part xc7a100tcsg324-1
INFO: [Coretcl 2-1500] The part has been set to 'xc7a100tcsg324-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# set_property board_part digilentinc.com:nexys4_ddr:part0:1.1 [current_project]
# read_xdc /tmp/tmp.CN20DU/xdc/top_level.xdc
# read_verilog -sv /tmp/tmp.CN20DU/src/fcs.sv
# read_verilog -sv /tmp/tmp.CN20DU/src/aggregate.sv
# read_verilog -sv /tmp/tmp.CN20DU/src/dummy_alg.sv
# read_verilog -sv /tmp/tmp.CN20DU/src/matrix_loader.sv
# read_verilog -sv /tmp/tmp.CN20DU/src/xilinx_simple_dual_port_2_clock_ram.v
# read_verilog -sv /tmp/tmp.CN20DU/src/matrix_compiler.sv
# read_verilog -sv /tmp/tmp.CN20DU/src/ether.sv
# read_verilog -sv /tmp/tmp.CN20DU/src/top_level.sv
# read_verilog -sv /tmp/tmp.CN20DU/src/firewall.sv
# read_verilog -sv /tmp/tmp.CN20DU/src/crc32.sv
# read_verilog -sv /tmp/tmp.CN20DU/src/clk_wiz_0.v
# read_verilog -sv /tmp/tmp.CN20DU/src/ether_out.sv
# read_verilog -sv /tmp/tmp.CN20DU/src/strassen.sv
# read_verilog -sv /tmp/tmp.CN20DU/src/iterative.sv
# read_verilog -sv /tmp/tmp.CN20DU/src/iter_parallel.sv
# read_verilog -sv /tmp/tmp.CN20DU/src/bitorder.sv
# read_verilog -sv /tmp/tmp.CN20DU/src/bitorder_out.sv
# read_verilog -sv /tmp/tmp.CN20DU/src/iter_control.sv
# read_verilog -sv /tmp/tmp.CN20DU/src/xilinx_true_dual_port_no_change_2_clock_ram.v
# read_verilog -sv /tmp/tmp.CN20DU/src/clk_divider.v
# read_verilog -sv /tmp/tmp.CN20DU/src/seven_segment_controller.sv
# synth_design -top top_level -part xc7a100tcsg324-1
Command: synth_design -top top_level -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 649660
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2596.016 ; gain = 0.000 ; free physical = 2671 ; free virtual = 6634
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level' [/tmp/tmp.CN20DU/src/top_level.sv:4]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0_clk_wiz' [/tmp/tmp.CN20DU/src/clk_wiz_0.v:69]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55203]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55203]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:63509]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 20.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:63509]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0_clk_wiz' (0#1) [/tmp/tmp.CN20DU/src/clk_wiz_0.v:69]
INFO: [Synth 8-6157] synthesizing module 'ether' [/tmp/tmp.CN20DU/src/ether.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'ether' (0#1) [/tmp/tmp.CN20DU/src/ether.sv:4]
INFO: [Synth 8-6157] synthesizing module 'bitorder' [/tmp/tmp.CN20DU/src/bitorder.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'bitorder' (0#1) [/tmp/tmp.CN20DU/src/bitorder.sv:5]
INFO: [Synth 8-6157] synthesizing module 'firewall' [/tmp/tmp.CN20DU/src/firewall.sv:5]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.CN20DU/src/firewall.sv:66]
INFO: [Synth 8-6155] done synthesizing module 'firewall' (0#1) [/tmp/tmp.CN20DU/src/firewall.sv:5]
INFO: [Synth 8-6157] synthesizing module 'cksum' [/tmp/tmp.CN20DU/src/fcs.sv:5]
INFO: [Synth 8-6157] synthesizing module 'crc32' [/tmp/tmp.CN20DU/src/crc32.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'crc32' (0#1) [/tmp/tmp.CN20DU/src/crc32.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'cksum' (0#1) [/tmp/tmp.CN20DU/src/fcs.sv:5]
INFO: [Synth 8-6157] synthesizing module 'matrix_loader' [/tmp/tmp.CN20DU/src/matrix_loader.sv:7]
	Parameter MAX_ELEMENT_SIZE bound to: 8 - type: integer 
	Parameter MAX_SIZE_A bound to: 32 - type: integer 
	Parameter MAX_SIZE_B bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xilinx_simple_dual_port_2_clock_ram' [/tmp/tmp.CN20DU/src/xilinx_simple_dual_port_2_clock_ram.v:7]
	Parameter RAM_WIDTH bound to: 256 - type: integer 
	Parameter RAM_DEPTH bound to: 32 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: (null) - type: string 
INFO: [Synth 8-6155] done synthesizing module 'xilinx_simple_dual_port_2_clock_ram' (0#1) [/tmp/tmp.CN20DU/src/xilinx_simple_dual_port_2_clock_ram.v:7]
INFO: [Synth 8-6155] done synthesizing module 'matrix_loader' (0#1) [/tmp/tmp.CN20DU/src/matrix_loader.sv:7]
INFO: [Synth 8-6157] synthesizing module 'dummy_alg' [/tmp/tmp.CN20DU/src/dummy_alg.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'dummy_alg' (0#1) [/tmp/tmp.CN20DU/src/dummy_alg.sv:4]
INFO: [Synth 8-6157] synthesizing module 'matrix_compiler' [/tmp/tmp.CN20DU/src/matrix_compiler.sv:4]
	Parameter MAX_ELEMENT_SIZE bound to: 8 - type: integer 
	Parameter MAX_SIZE_A bound to: 32 - type: integer 
	Parameter MAX_SIZE_B bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xilinx_simple_dual_port_2_clock_ram__parameterized0' [/tmp/tmp.CN20DU/src/xilinx_simple_dual_port_2_clock_ram.v:7]
	Parameter RAM_WIDTH bound to: 8 - type: integer 
	Parameter RAM_DEPTH bound to: 1024 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: (null) - type: string 
INFO: [Synth 8-6155] done synthesizing module 'xilinx_simple_dual_port_2_clock_ram__parameterized0' (0#1) [/tmp/tmp.CN20DU/src/xilinx_simple_dual_port_2_clock_ram.v:7]
INFO: [Synth 8-6155] done synthesizing module 'matrix_compiler' (0#1) [/tmp/tmp.CN20DU/src/matrix_compiler.sv:4]
INFO: [Synth 8-6157] synthesizing module 'seven_segment_controller' [/tmp/tmp.CN20DU/src/seven_segment_controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'bto7s' [/tmp/tmp.CN20DU/src/seven_segment_controller.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'bto7s' (0#1) [/tmp/tmp.CN20DU/src/seven_segment_controller.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment_controller' (0#1) [/tmp/tmp.CN20DU/src/seven_segment_controller.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (0#1) [/tmp/tmp.CN20DU/src/top_level.sv:4]
WARNING: [Synth 8-6014] Unused sequential element transmit_counter_reg was removed.  [/tmp/tmp.CN20DU/src/ether.sv:26]
WARNING: [Synth 8-87] always_comb on 'axiod_reg' did not result in combinational logic [/tmp/tmp.CN20DU/src/firewall.sv:38]
WARNING: [Synth 8-6014] Unused sequential element waiting_reg was removed.  [/tmp/tmp.CN20DU/src/fcs.sv:39]
WARNING: [Synth 8-6014] Unused sequential element A_regceb_reg was removed.  [/tmp/tmp.CN20DU/src/matrix_loader.sv:168]
WARNING: [Synth 8-6014] Unused sequential element B_enb_reg was removed.  [/tmp/tmp.CN20DU/src/matrix_loader.sv:170]
WARNING: [Synth 8-6014] Unused sequential element B_regceb_reg was removed.  [/tmp/tmp.CN20DU/src/matrix_loader.sv:171]
WARNING: [Synth 8-6014] Unused sequential element element_counter_reg was removed.  [/tmp/tmp.CN20DU/src/matrix_compiler.sv:105]
WARNING: [Synth 8-5856] 3D RAM out_array_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  out_array_reg 
WARNING: [Synth 8-6014] Unused sequential element val_in_reg was removed.  [/tmp/tmp.CN20DU/src/top_level.sv:148]
WARNING: [Synth 8-3848] Net eth_txen in module/entity top_level does not have driver. [/tmp/tmp.CN20DU/src/top_level.sv:13]
WARNING: [Synth 8-3848] Net eth_txd in module/entity top_level does not have driver. [/tmp/tmp.CN20DU/src/top_level.sv:14]
WARNING: [Synth 8-3848] Net eth_out_request in module/entity top_level does not have driver. [/tmp/tmp.CN20DU/src/top_level.sv:122]
WARNING: [Synth 8-7129] Port matB_col[31][7] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[31][6] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[31][5] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[31][4] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[31][3] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[31][2] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[31][1] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[31][0] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[30][7] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[30][6] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[30][5] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[30][4] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[30][3] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[30][2] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[30][1] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[30][0] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[29][7] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[29][6] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[29][5] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[29][4] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[29][3] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[29][2] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[29][1] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[29][0] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[28][7] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[28][6] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[28][5] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[28][4] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[28][3] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[28][2] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[28][1] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[28][0] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[27][7] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[27][6] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[27][5] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[27][4] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[27][3] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[27][2] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[27][1] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[27][0] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[26][7] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[26][6] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[26][5] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[26][4] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[26][3] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[26][2] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[26][1] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[26][0] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[25][7] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[25][6] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[25][5] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[25][4] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[25][3] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[25][2] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[25][1] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[25][0] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[24][7] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[24][6] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[24][5] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[24][4] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[24][3] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[24][2] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[24][1] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[24][0] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[23][7] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[23][6] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[23][5] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[23][4] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[23][3] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[23][2] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[23][1] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[23][0] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[22][7] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[22][6] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[22][5] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[22][4] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[22][3] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[22][2] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[22][1] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[22][0] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[21][7] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[21][6] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[21][5] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[21][4] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[21][3] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[21][2] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[21][1] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[21][0] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[20][7] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[20][6] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[20][5] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[20][4] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[20][3] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[20][2] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[20][1] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[20][0] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[19][7] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[19][6] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[19][5] in module dummy_alg is either unconnected or has no load
WARNING: [Synth 8-7129] Port matB_col[19][4] in module dummy_alg is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2596.016 ; gain = 0.000 ; free physical = 3692 ; free virtual = 7657
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2596.016 ; gain = 0.000 ; free physical = 3691 ; free virtual = 7656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2596.016 ; gain = 0.000 ; free physical = 3691 ; free virtual = 7656
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2596.016 ; gain = 0.000 ; free physical = 3681 ; free virtual = 7645
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/tmp/tmp.CN20DU/xdc/top_level.xdc]
Finished Parsing XDC File [/tmp/tmp.CN20DU/xdc/top_level.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tmp/tmp.CN20DU/xdc/top_level.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2660.035 ; gain = 0.000 ; free physical = 3579 ; free virtual = 7543
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2660.035 ; gain = 0.000 ; free physical = 3579 ; free virtual = 7543
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2660.035 ; gain = 64.020 ; free physical = 3692 ; free virtual = 7657
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2660.035 ; gain = 64.020 ; free physical = 3692 ; free virtual = 7657
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2660.035 ; gain = 64.020 ; free physical = 3692 ; free virtual = 7657
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'counter_out_reg' in module 'bitorder'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE3 |                            00001 |                              000
                  iSTATE |                            00010 |                              001
                 iSTATE0 |                            00100 |                              010
                 iSTATE1 |                            01000 |                              011
                 iSTATE2 |                            10000 |                              100
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'counter_out_reg' using encoding 'one-hot' in module 'bitorder'
WARNING: [Synth 8-327] inferring latch for variable 'axiod_reg' [/tmp/tmp.CN20DU/src/firewall.sv:38]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2660.035 ; gain = 64.020 ; free physical = 3683 ; free virtual = 7650
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 5     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 22    
+---Registers : 
	             1024 Bit    Registers := 1     
	              256 Bit    Registers := 9     
	               32 Bit    Registers := 2     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 1032  
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 15    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 38    
+---RAMs : 
	               8K Bit	(32 X 256 bit)          RAMs := 2     
	               8K Bit	(1024 X 8 bit)          RAMs := 1     
+---Muxes : 
	   5 Input 1024 Bit        Muxes := 1     
	   2 Input 1024 Bit        Muxes := 3     
	   2 Input  256 Bit        Muxes := 8     
	   2 Input   32 Bit        Muxes := 1     
	   4 Input   10 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	   3 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 5     
	   5 Input    5 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 8     
	   4 Input    5 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 5     
	   5 Input    2 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1157  
	   3 Input    1 Bit        Muxes := 8     
	   4 Input    1 Bit        Muxes := 2     
	   5 Input    1 Bit        Muxes := 1     
	  24 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_counter_out_reg[4]) is unused and will be removed from module bitorder.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_counter_out_reg[3]) is unused and will be removed from module bitorder.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_counter_out_reg[2]) is unused and will be removed from module bitorder.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_counter_out_reg[1]) is unused and will be removed from module bitorder.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_counter_out_reg[0]) is unused and will be removed from module bitorder.
WARNING: [Synth 8-3332] Sequential element (axiod_reg[1]) is unused and will be removed from module firewall.
WARNING: [Synth 8-3332] Sequential element (axiod_reg[0]) is unused and will be removed from module firewall.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'disp_val_reg[7]/Q' [/tmp/tmp.CN20DU/src/top_level.sv:151]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/tmp/tmp.CN20DU/src/top_level.sv:151]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/tmp/tmp.CN20DU/src/top_level.sv:151]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'disp_val_reg[6]/Q' [/tmp/tmp.CN20DU/src/top_level.sv:151]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/tmp/tmp.CN20DU/src/top_level.sv:151]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/tmp/tmp.CN20DU/src/top_level.sv:151]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'disp_val_reg[5]/Q' [/tmp/tmp.CN20DU/src/top_level.sv:151]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/tmp/tmp.CN20DU/src/top_level.sv:151]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/tmp/tmp.CN20DU/src/top_level.sv:151]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'disp_val_reg[4]/Q' [/tmp/tmp.CN20DU/src/top_level.sv:151]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/tmp/tmp.CN20DU/src/top_level.sv:151]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/tmp/tmp.CN20DU/src/top_level.sv:151]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'disp_val_reg[3]/Q' [/tmp/tmp.CN20DU/src/top_level.sv:151]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/tmp/tmp.CN20DU/src/top_level.sv:151]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/tmp/tmp.CN20DU/src/top_level.sv:151]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'disp_val_reg[2]/Q' [/tmp/tmp.CN20DU/src/top_level.sv:151]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/tmp/tmp.CN20DU/src/top_level.sv:151]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/tmp/tmp.CN20DU/src/top_level.sv:151]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'disp_val_reg[1]/Q' [/tmp/tmp.CN20DU/src/top_level.sv:151]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/tmp/tmp.CN20DU/src/top_level.sv:151]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/tmp/tmp.CN20DU/src/top_level.sv:151]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'disp_val_reg[0]/Q' [/tmp/tmp.CN20DU/src/top_level.sv:151]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/tmp/tmp.CN20DU/src/top_level.sv:151]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/tmp/tmp.CN20DU/src/top_level.sv:151]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2660.035 ; gain = 64.020 ; free physical = 3661 ; free virtual = 7644
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2660.035 ; gain = 64.020 ; free physical = 3557 ; free virtual = 7540
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2660.035 ; gain = 64.020 ; free physical = 3555 ; free virtual = 7537
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 2660.035 ; gain = 64.020 ; free physical = 3555 ; free virtual = 7538
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 2660.035 ; gain = 64.020 ; free physical = 3555 ; free virtual = 7538
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 2660.035 ; gain = 64.020 ; free physical = 3555 ; free virtual = 7538
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 2660.035 ; gain = 64.020 ; free physical = 3555 ; free virtual = 7538
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 2660.035 ; gain = 64.020 ; free physical = 3555 ; free virtual = 7538
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 2660.035 ; gain = 64.020 ; free physical = 3555 ; free virtual = 7538
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 2660.035 ; gain = 64.020 ; free physical = 3555 ; free virtual = 7538
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |CARRY4     |    12|
|3     |LUT1       |    10|
|4     |LUT2       |     8|
|5     |LUT3       |    19|
|6     |LUT4       |    11|
|7     |LUT5       |    42|
|8     |LUT6       |    14|
|9     |MMCME2_ADV |     1|
|10    |FDRE       |    69|
|11    |FDSE       |    33|
|12    |IBUF       |     5|
|13    |OBUF       |    33|
|14    |OBUFT      |     3|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 2660.035 ; gain = 64.020 ; free physical = 3555 ; free virtual = 7538
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 24 critical warnings and 268 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2660.035 ; gain = 0.000 ; free physical = 3604 ; free virtual = 7587
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 2660.035 ; gain = 64.020 ; free physical = 3604 ; free virtual = 7587
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2660.035 ; gain = 0.000 ; free physical = 3597 ; free virtual = 7580
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/tmp/tmp.CN20DU/xdc/top_level.xdc]
Finished Parsing XDC File [/tmp/tmp.CN20DU/xdc/top_level.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2660.035 ; gain = 0.000 ; free physical = 3632 ; free virtual = 7615
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 4b057463
INFO: [Common 17-83] Releasing license: Synthesis
56 Infos, 122 Warnings, 24 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:40 . Memory (MB): peak = 2660.035 ; gain = 64.020 ; free physical = 3847 ; free virtual = 7830
# opt_design;
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2724.066 ; gain = 64.031 ; free physical = 3845 ; free virtual = 7827

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 2023e3500

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2761.879 ; gain = 37.812 ; free physical = 3557 ; free virtual = 7540

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
In IDDR TRANSFORM
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2023e3500

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2974.848 ; gain = 0.000 ; free physical = 3343 ; free virtual = 7326
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 2023e3500

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2974.848 ; gain = 0.000 ; free physical = 3343 ; free virtual = 7326
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 2380a8791

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2974.848 ; gain = 0.000 ; free physical = 3343 ; free virtual = 7326
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 2380a8791

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3006.863 ; gain = 32.016 ; free physical = 3343 ; free virtual = 7326
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 2380a8791

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3006.863 ; gain = 32.016 ; free physical = 3343 ; free virtual = 7326
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 2380a8791

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3006.863 ; gain = 32.016 ; free physical = 3343 ; free virtual = 7326
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3006.863 ; gain = 0.000 ; free physical = 3343 ; free virtual = 7326
Ending Logic Optimization Task | Checksum: 1fefede3a

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3006.863 ; gain = 32.016 ; free physical = 3343 ; free virtual = 7326

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1fefede3a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3006.863 ; gain = 0.000 ; free physical = 3547 ; free virtual = 7529

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1fefede3a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3006.863 ; gain = 0.000 ; free physical = 3547 ; free virtual = 7529

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3006.863 ; gain = 0.000 ; free physical = 3547 ; free virtual = 7529
Ending Netlist Obfuscation Task | Checksum: 1fefede3a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3006.863 ; gain = 0.000 ; free physical = 3547 ; free virtual = 7529
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3006.863 ; gain = 346.828 ; free physical = 3547 ; free virtual = 7529
# place_design;
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3038.879 ; gain = 0.000 ; free physical = 3497 ; free virtual = 7480
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 14adc2993

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3038.879 ; gain = 0.000 ; free physical = 3497 ; free virtual = 7480
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3038.879 ; gain = 0.000 ; free physical = 3497 ; free virtual = 7480

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 6640eadb

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3038.879 ; gain = 0.000 ; free physical = 3527 ; free virtual = 7510

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 8d6ac15a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3038.879 ; gain = 0.000 ; free physical = 3542 ; free virtual = 7524

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 8d6ac15a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3038.879 ; gain = 0.000 ; free physical = 3542 ; free virtual = 7524
Phase 1 Placer Initialization | Checksum: 8d6ac15a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3038.879 ; gain = 0.000 ; free physical = 3542 ; free virtual = 7524

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: da92e30b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.89 . Memory (MB): peak = 3038.879 ; gain = 0.000 ; free physical = 3541 ; free virtual = 7523

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 10b604171

Time (s): cpu = 00:00:05 ; elapsed = 00:00:00.94 . Memory (MB): peak = 3038.879 ; gain = 0.000 ; free physical = 3541 ; free virtual = 7524

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 10b604171

Time (s): cpu = 00:00:05 ; elapsed = 00:00:00.94 . Memory (MB): peak = 3038.879 ; gain = 0.000 ; free physical = 3541 ; free virtual = 7524

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 4 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 2 nets or LUTs. Breaked 0 LUT, combined 2 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3038.879 ; gain = 0.000 ; free physical = 3516 ; free virtual = 7499

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              2  |                     2  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              2  |                     2  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 136c30d27

Time (s): cpu = 00:00:22 ; elapsed = 00:00:04 . Memory (MB): peak = 3038.879 ; gain = 0.000 ; free physical = 3518 ; free virtual = 7501
Phase 2.4 Global Placement Core | Checksum: b5a25a55

Time (s): cpu = 00:00:49 ; elapsed = 00:00:09 . Memory (MB): peak = 3038.879 ; gain = 0.000 ; free physical = 3517 ; free virtual = 7500
Phase 2 Global Placement | Checksum: b5a25a55

Time (s): cpu = 00:00:49 ; elapsed = 00:00:09 . Memory (MB): peak = 3038.879 ; gain = 0.000 ; free physical = 3518 ; free virtual = 7500

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 138fbe7e6

Time (s): cpu = 00:00:50 ; elapsed = 00:00:09 . Memory (MB): peak = 3038.879 ; gain = 0.000 ; free physical = 3518 ; free virtual = 7500

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 204bd2dcc

Time (s): cpu = 00:00:50 ; elapsed = 00:00:09 . Memory (MB): peak = 3038.879 ; gain = 0.000 ; free physical = 3517 ; free virtual = 7500

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d98c9b89

Time (s): cpu = 00:00:52 ; elapsed = 00:00:09 . Memory (MB): peak = 3038.879 ; gain = 0.000 ; free physical = 3517 ; free virtual = 7500

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1aa009ff9

Time (s): cpu = 00:00:52 ; elapsed = 00:00:09 . Memory (MB): peak = 3038.879 ; gain = 0.000 ; free physical = 3517 ; free virtual = 7500

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 169bd3507

Time (s): cpu = 00:00:53 ; elapsed = 00:00:10 . Memory (MB): peak = 3038.879 ; gain = 0.000 ; free physical = 3516 ; free virtual = 7499

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1953baef8

Time (s): cpu = 00:00:53 ; elapsed = 00:00:10 . Memory (MB): peak = 3038.879 ; gain = 0.000 ; free physical = 3516 ; free virtual = 7499

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1e3afaaa8

Time (s): cpu = 00:00:53 ; elapsed = 00:00:10 . Memory (MB): peak = 3038.879 ; gain = 0.000 ; free physical = 3516 ; free virtual = 7499
Phase 3 Detail Placement | Checksum: 1e3afaaa8

Time (s): cpu = 00:00:53 ; elapsed = 00:00:10 . Memory (MB): peak = 3038.879 ; gain = 0.000 ; free physical = 3516 ; free virtual = 7499

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 20f2000c3

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=5.865 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 20e64b03e

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3038.879 ; gain = 0.000 ; free physical = 3516 ; free virtual = 7499
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 235b0966f

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3038.879 ; gain = 0.000 ; free physical = 3516 ; free virtual = 7499
Phase 4.1.1.1 BUFG Insertion | Checksum: 20f2000c3

Time (s): cpu = 00:00:54 ; elapsed = 00:00:10 . Memory (MB): peak = 3038.879 ; gain = 0.000 ; free physical = 3516 ; free virtual = 7499

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.865. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 27c0b4019

Time (s): cpu = 00:00:54 ; elapsed = 00:00:10 . Memory (MB): peak = 3038.879 ; gain = 0.000 ; free physical = 3516 ; free virtual = 7499

Time (s): cpu = 00:00:54 ; elapsed = 00:00:10 . Memory (MB): peak = 3038.879 ; gain = 0.000 ; free physical = 3516 ; free virtual = 7499
Phase 4.1 Post Commit Optimization | Checksum: 27c0b4019

Time (s): cpu = 00:00:54 ; elapsed = 00:00:10 . Memory (MB): peak = 3038.879 ; gain = 0.000 ; free physical = 3515 ; free virtual = 7498

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 27c0b4019

Time (s): cpu = 00:00:54 ; elapsed = 00:00:10 . Memory (MB): peak = 3038.879 ; gain = 0.000 ; free physical = 3515 ; free virtual = 7498

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 27c0b4019

Time (s): cpu = 00:00:54 ; elapsed = 00:00:10 . Memory (MB): peak = 3038.879 ; gain = 0.000 ; free physical = 3515 ; free virtual = 7498
Phase 4.3 Placer Reporting | Checksum: 27c0b4019

Time (s): cpu = 00:00:54 ; elapsed = 00:00:10 . Memory (MB): peak = 3038.879 ; gain = 0.000 ; free physical = 3515 ; free virtual = 7498

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3038.879 ; gain = 0.000 ; free physical = 3515 ; free virtual = 7498

Time (s): cpu = 00:00:54 ; elapsed = 00:00:10 . Memory (MB): peak = 3038.879 ; gain = 0.000 ; free physical = 3515 ; free virtual = 7498
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 238a3cf30

Time (s): cpu = 00:00:54 ; elapsed = 00:00:10 . Memory (MB): peak = 3038.879 ; gain = 0.000 ; free physical = 3515 ; free virtual = 7498
Ending Placer Task | Checksum: 13e2670df

Time (s): cpu = 00:00:54 ; elapsed = 00:00:10 . Memory (MB): peak = 3038.879 ; gain = 0.000 ; free physical = 3515 ; free virtual = 7498
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:11 . Memory (MB): peak = 3038.879 ; gain = 32.016 ; free physical = 3541 ; free virtual = 7524
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: b4de052c ConstDB: 0 ShapeSum: 89486bb3 RouteDB: 0
Post Restoration Checksum: NetGraph: f58b489c NumContArr: 8f056f74 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 18490b810

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 3039.883 ; gain = 0.000 ; free physical = 3386 ; free virtual = 7369

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 18490b810

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 3039.883 ; gain = 0.000 ; free physical = 3352 ; free virtual = 7334

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 18490b810

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 3039.883 ; gain = 0.000 ; free physical = 3352 ; free virtual = 7334
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 11f1288c3

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 3039.883 ; gain = 0.000 ; free physical = 3340 ; free virtual = 7323
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.843  | TNS=0.000  | WHS=-0.116 | THS=-2.337 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 186
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 186
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: e4b2f30d

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 3039.883 ; gain = 0.000 ; free physical = 3340 ; free virtual = 7322

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: e4b2f30d

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 3039.883 ; gain = 0.000 ; free physical = 3340 ; free virtual = 7322
Phase 3 Initial Routing | Checksum: 165171b91

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 3039.883 ; gain = 0.000 ; free physical = 3340 ; free virtual = 7323

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.894  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 13162a93a

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 3039.883 ; gain = 0.000 ; free physical = 3340 ; free virtual = 7323
Phase 4 Rip-up And Reroute | Checksum: 13162a93a

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 3039.883 ; gain = 0.000 ; free physical = 3340 ; free virtual = 7323

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 13162a93a

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 3039.883 ; gain = 0.000 ; free physical = 3340 ; free virtual = 7323

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 13162a93a

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 3039.883 ; gain = 0.000 ; free physical = 3340 ; free virtual = 7323
Phase 5 Delay and Skew Optimization | Checksum: 13162a93a

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 3039.883 ; gain = 0.000 ; free physical = 3340 ; free virtual = 7323

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 103fe0c3a

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 3039.883 ; gain = 0.000 ; free physical = 3340 ; free virtual = 7323
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.990  | TNS=0.000  | WHS=0.151  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 103fe0c3a

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 3039.883 ; gain = 0.000 ; free physical = 3340 ; free virtual = 7323
Phase 6 Post Hold Fix | Checksum: 103fe0c3a

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 3039.883 ; gain = 0.000 ; free physical = 3340 ; free virtual = 7323

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0532271 %
  Global Horizontal Routing Utilization  = 0.0262859 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1615e30d3

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 3039.883 ; gain = 0.000 ; free physical = 3340 ; free virtual = 7323

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1615e30d3

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 3039.883 ; gain = 0.000 ; free physical = 3338 ; free virtual = 7321

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1fe285989

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 3039.883 ; gain = 0.000 ; free physical = 3338 ; free virtual = 7321

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.990  | TNS=0.000  | WHS=0.151  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1fe285989

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 3039.883 ; gain = 0.000 ; free physical = 3341 ; free virtual = 7324
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 3039.883 ; gain = 0.000 ; free physical = 3382 ; free virtual = 7365

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 3039.883 ; gain = 1.004 ; free physical = 3382 ; free virtual = 7365
# write_bitstream -force /tmp/tmp.CN20DU/obj/out.bit
Command: write_bitstream -force /tmp/tmp.CN20DU/obj/out.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream /tmp/tmp.CN20DU/obj/out.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3339.004 ; gain = 299.121 ; free physical = 3342 ; free virtual = 7329
INFO: [Common 17-206] Exiting Vivado at Wed Dec 14 14:09:55 2022...
