Running: /home/pedrot/Desktop/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/pedrot/Desktop/microeletronica/Lab 3/circuito_aritimetico/mini_ula_tb_isim_beh.exe -prj /home/pedrot/Desktop/microeletronica/Lab 3/circuito_aritimetico/mini_ula_tb_beh.prj work.mini_ula_tb 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/pedrot/Desktop/microeletronica/Lab 3/circuito_aritimetico/circuito_aritimetico.vhd" into library work
Parsing VHDL file "/home/pedrot/Desktop/microeletronica/Lab 3/circuito_aritimetico/mini_ula_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 97592 KB
Fuse CPU Usage: 890 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity circuito_aritimetico [\circuito_aritimetico(4)\]
Compiling architecture behavior of entity mini_ula_tb
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 6 VHDL Units
Built simulation executable /home/pedrot/Desktop/microeletronica/Lab 3/circuito_aritimetico/mini_ula_tb_isim_beh.exe
Fuse Memory Usage: 669168 KB
Fuse CPU Usage: 1020 ms
GCC CPU Usage: 190 ms
