Partition Merge report for ddr_top
Mon Apr 12 14:44:54 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Connections to In-System Debugging Instance "auto_signaltap_0"
  5. Partition Merge Partition Statistics
  6. Partition Merge Partition Pin Processing
  7. Partition Merge Resource Usage Summary
  8. Partition Merge RAM Summary
  9. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Partition Merge Summary                                                          ;
+------------------------------------+---------------------------------------------+
; Partition Merge Status             ; Successful - Mon Apr 12 14:44:54 2021       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; ddr_top                                     ;
; Top-level Entity Name              ; top                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 6,594                                       ;
;     Total combinational functions  ; 5,186                                       ;
;     Dedicated logic registers      ; 3,601                                       ;
; Total registers                    ; 3693                                        ;
; Total pins                         ; 156                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 14,944                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                            ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Netlist Type Requested ; Partition Contents             ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; Source File            ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; Source File            ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+--------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                        ; Type         ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                                                                                                                                                                                                                                                                                                                          ; Details ;
+-----------------------------+--------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; auto_signaltap_0|gnd        ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                                                                                                                                                                                        ; N/A     ;
; auto_signaltap_0|gnd        ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                                                                                                                                                                                        ; N/A     ;
; auto_signaltap_0|gnd        ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                                                                                                                                                                                        ; N/A     ;
; auto_signaltap_0|gnd        ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                                                                                                                                                                                        ; N/A     ;
; auto_signaltap_0|gnd        ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                                                                                                                                                                                        ; N/A     ;
; auto_signaltap_0|gnd        ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                                                                                                                                                                                        ; N/A     ;
; auto_signaltap_0|gnd        ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                                                                                                                                                                                        ; N/A     ;
; auto_signaltap_0|gnd        ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                                                                                                                                                                                        ; N/A     ;
; auto_signaltap_0|gnd        ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                                                                                                                                                                                        ; N/A     ;
; auto_signaltap_0|gnd        ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                                                                                                                                                                                        ; N/A     ;
; auto_signaltap_0|gnd        ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                                                                                                                                                                                        ; N/A     ;
; auto_signaltap_0|gnd        ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                                                                                                                                                                                        ; N/A     ;
; auto_signaltap_0|gnd        ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                                                                                                                                                                                        ; N/A     ;
; auto_signaltap_0|gnd        ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                                                                                                                                                                                        ; N/A     ;
; auto_signaltap_0|gnd        ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                                                                                                                                                                                        ; N/A     ;
; auto_signaltap_0|gnd        ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                                                                                                                                                                                        ; N/A     ;
; auto_signaltap_0|vcc        ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                                                                                                                                                                                                        ; N/A     ;
; auto_signaltap_0|vcc        ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                                                                                                                                                                                                        ; N/A     ;
; auto_signaltap_0|vcc        ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                                                                                                                                                                                                        ; N/A     ;
; auto_signaltap_0|vcc        ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                                                                                                                                                                                                        ; N/A     ;
; auto_signaltap_0|vcc        ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                                                                                                                                                                                                        ; N/A     ;
; auto_signaltap_0|vcc        ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                                                                                                                                                                                                        ; N/A     ;
; auto_signaltap_0|vcc        ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                                                                                                                                                                                                        ; N/A     ;
; auto_signaltap_0|vcc        ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                                                                                                                                                                                                        ; N/A     ;
; auto_signaltap_0|vcc        ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                                                                                                                                                                                                        ; N/A     ;
; auto_signaltap_0|vcc        ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                                                                                                                                                                                                        ; N/A     ;
; auto_signaltap_0|vcc        ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                                                                                                                                                                                                        ; N/A     ;
; auto_signaltap_0|vcc        ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                                                                                                                                                                                                        ; N/A     ;
; auto_signaltap_0|vcc        ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                                                                                                                                                                                                        ; N/A     ;
; auto_signaltap_0|vcc        ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                                                                                                                                                                                                        ; N/A     ;
; auto_signaltap_0|vcc        ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                                                                                                                                                                                                        ; N/A     ;
; auto_signaltap_0|vcc        ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                                                                                                                                                                                                        ; N/A     ;
; burst_addr_out[0]~output    ; post-fitting ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                                                                                                                                                                                                                                                                                                                       ; N/A     ;
; burst_addr_out[0]~output    ; post-fitting ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                                                                                                                                                                                                                                                                                                                       ; N/A     ;
; burst_addr_out[1]~output    ; post-fitting ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                                                                                                                                                                                                                                                                                                                       ; N/A     ;
; burst_addr_out[1]~output    ; post-fitting ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                                                                                                                                                                                                                                                                                                                       ; N/A     ;
; burst_addr_out[2]~output    ; post-fitting ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                                                                                                                                                                                                                                                                                                                       ; N/A     ;
; burst_addr_out[2]~output    ; post-fitting ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                                                                                                                                                                                                                                                                                                                       ; N/A     ;
; burst_addr_out[3]~output    ; post-fitting ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                                                                                                                                                                                                                                                                                                                       ; N/A     ;
; burst_addr_out[3]~output    ; post-fitting ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                                                                                                                                                                                                                                                                                                                       ; N/A     ;
; local_init_done~output      ; post-fitting ; connected ; Top                            ; post-synthesis    ; ddr_ctrl:ddr_ctrl_1|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|init_done_reg                                                                                                                                                                   ; N/A     ;
; local_init_done~output      ; post-fitting ; connected ; Top                            ; post-synthesis    ; ddr_ctrl:ddr_ctrl_1|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|init_done_reg                                                                                                                                                                   ; N/A     ;
; local_read_req~output       ; post-fitting ; connected ; Top                            ; post-synthesis    ; ddr_ctrl:ddr_ctrl_1|ddr_top:mem_burst_m0|local_read_req                                                                                                                                                                                                                                                                                                                                                                    ; N/A     ;
; local_read_req~output       ; post-fitting ; connected ; Top                            ; post-synthesis    ; ddr_ctrl:ddr_ctrl_1|ddr_top:mem_burst_m0|local_read_req                                                                                                                                                                                                                                                                                                                                                                    ; N/A     ;
; local_ready~output          ; post-fitting ; connected ; Top                            ; post-synthesis    ; ddr_ctrl:ddr_ctrl_1|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_mm_st_converter:mm_st_converter_inst|avl_ready~2                                                                                                                                                                                                          ; N/A     ;
; local_ready~output          ; post-fitting ; connected ; Top                            ; post-synthesis    ; ddr_ctrl:ddr_ctrl_1|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_mm_st_converter:mm_st_converter_inst|avl_ready~2                                                                                                                                                                                                          ; N/A     ;
; locked~output               ; post-fitting ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                                                                                                                                                                                                                                                                                                                       ; N/A     ;
; locked~output               ; post-fitting ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                                                                                                                                                                                                                                                                                                                       ; N/A     ;
; phy_clk_150_0~output        ; post-fitting ; connected ; Top                            ; post-synthesis    ; ddr_ctrl:ddr_ctrl_1|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|clk[1]                                                                                                                                               ; N/A     ;
; rd_burst_data[0]~output     ; post-fitting ; connected ; Top                            ; post-synthesis    ; ddr_ctrl:ddr_ctrl_1|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[0] ; N/A     ;
; rd_burst_data[0]~output     ; post-fitting ; connected ; Top                            ; post-synthesis    ; ddr_ctrl:ddr_ctrl_1|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[0] ; N/A     ;
; rd_burst_data[1]~output     ; post-fitting ; connected ; Top                            ; post-synthesis    ; ddr_ctrl:ddr_ctrl_1|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[1] ; N/A     ;
; rd_burst_data[1]~output     ; post-fitting ; connected ; Top                            ; post-synthesis    ; ddr_ctrl:ddr_ctrl_1|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[1] ; N/A     ;
; rd_burst_data[2]~output     ; post-fitting ; connected ; Top                            ; post-synthesis    ; ddr_ctrl:ddr_ctrl_1|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[2] ; N/A     ;
; rd_burst_data[2]~output     ; post-fitting ; connected ; Top                            ; post-synthesis    ; ddr_ctrl:ddr_ctrl_1|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[2] ; N/A     ;
; rd_burst_data[3]~output     ; post-fitting ; connected ; Top                            ; post-synthesis    ; ddr_ctrl:ddr_ctrl_1|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[3] ; N/A     ;
; rd_burst_data[3]~output     ; post-fitting ; connected ; Top                            ; post-synthesis    ; ddr_ctrl:ddr_ctrl_1|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|q_b[3] ; N/A     ;
; rd_burst_data_valid~output  ; post-fitting ; connected ; Top                            ; post-synthesis    ; ddr_ctrl:ddr_ctrl_1|ddr_top:mem_burst_m0|rd_burst_data_valid                                                                                                                                                                                                                                                                                                                                                               ; N/A     ;
; rd_burst_data_valid~output  ; post-fitting ; connected ; Top                            ; post-synthesis    ; ddr_ctrl:ddr_ctrl_1|ddr_top:mem_burst_m0|rd_burst_data_valid                                                                                                                                                                                                                                                                                                                                                               ; N/A     ;
; rd_burst_data_wfifo~output  ; post-fitting ; connected ; Top                            ; post-synthesis    ; ddr_ctrl:ddr_ctrl_1|ddr_top:mem_burst_m0|rd_burst_data_wfifo                                                                                                                                                                                                                                                                                                                                                               ; N/A     ;
; rd_burst_data_wfifo~output  ; post-fitting ; connected ; Top                            ; post-synthesis    ; ddr_ctrl:ddr_ctrl_1|ddr_top:mem_burst_m0|rd_burst_data_wfifo                                                                                                                                                                                                                                                                                                                                                               ; N/A     ;
; rd_burst_finish~output      ; post-fitting ; connected ; Top                            ; post-synthesis    ; ddr_ctrl:ddr_ctrl_1|ddr_top:mem_burst_m0|rd_burst_finish                                                                                                                                                                                                                                                                                                                                                                   ; N/A     ;
; rd_burst_finish~output      ; post-fitting ; connected ; Top                            ; post-synthesis    ; ddr_ctrl:ddr_ctrl_1|ddr_top:mem_burst_m0|rd_burst_finish                                                                                                                                                                                                                                                                                                                                                                   ; N/A     ;
; rd_burst_req_out~output     ; post-fitting ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                                                                                                                                                                                                                                                                                                                       ; N/A     ;
; rd_burst_req_out~output     ; post-fitting ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                                                                                                                                                                                                                                                                                                                       ; N/A     ;
; state_out[0]~output         ; post-fitting ; connected ; Top                            ; post-synthesis    ; state.write_data                                                                                                                                                                                                                                                                                                                                                                                                           ; N/A     ;
; state_out[0]~output         ; post-fitting ; connected ; Top                            ; post-synthesis    ; state.write_data                                                                                                                                                                                                                                                                                                                                                                                                           ; N/A     ;
; state_out[1]~output         ; post-fitting ; connected ; Top                            ; post-synthesis    ; state.write_data                                                                                                                                                                                                                                                                                                                                                                                                           ; N/A     ;
; state_out[1]~output         ; post-fitting ; connected ; Top                            ; post-synthesis    ; state.write_data                                                                                                                                                                                                                                                                                                                                                                                                           ; N/A     ;
; state_out[2]~output         ; post-fitting ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                                                                                                                                                                                                                                                                                                                       ; N/A     ;
; state_out[2]~output         ; post-fitting ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                                                                                                                                                                                                                                                                                                                       ; N/A     ;
; state_out_2[0]~output       ; post-fitting ; connected ; Top                            ; post-synthesis    ; ddr_ctrl:ddr_ctrl_1|ddr_top:mem_burst_m0|WideOr2~0_wirecell                                                                                                                                                                                                                                                                                                                                                                ; N/A     ;
; state_out_2[0]~output       ; post-fitting ; connected ; Top                            ; post-synthesis    ; ddr_ctrl:ddr_ctrl_1|ddr_top:mem_burst_m0|WideOr2~0_wirecell                                                                                                                                                                                                                                                                                                                                                                ; N/A     ;
; state_out_2[1]~output       ; post-fitting ; connected ; Top                            ; post-synthesis    ; ddr_ctrl:ddr_ctrl_1|ddr_top:mem_burst_m0|WideOr1~_wirecell                                                                                                                                                                                                                                                                                                                                                                 ; N/A     ;
; state_out_2[1]~output       ; post-fitting ; connected ; Top                            ; post-synthesis    ; ddr_ctrl:ddr_ctrl_1|ddr_top:mem_burst_m0|WideOr1~_wirecell                                                                                                                                                                                                                                                                                                                                                                 ; N/A     ;
; state_out_2[2]~output       ; post-fitting ; connected ; Top                            ; post-synthesis    ; ddr_ctrl:ddr_ctrl_1|ddr_top:mem_burst_m0|WideOr0~0                                                                                                                                                                                                                                                                                                                                                                         ; N/A     ;
; state_out_2[2]~output       ; post-fitting ; connected ; Top                            ; post-synthesis    ; ddr_ctrl:ddr_ctrl_1|ddr_top:mem_burst_m0|WideOr0~0                                                                                                                                                                                                                                                                                                                                                                         ; N/A     ;
; wr_burst_data_out[0]~output ; post-fitting ; connected ; Top                            ; post-synthesis    ; wr_burst_data[0]                                                                                                                                                                                                                                                                                                                                                                                                           ; N/A     ;
; wr_burst_data_out[0]~output ; post-fitting ; connected ; Top                            ; post-synthesis    ; wr_burst_data[0]                                                                                                                                                                                                                                                                                                                                                                                                           ; N/A     ;
; wr_burst_data_out[1]~output ; post-fitting ; connected ; Top                            ; post-synthesis    ; wr_burst_data[1]                                                                                                                                                                                                                                                                                                                                                                                                           ; N/A     ;
; wr_burst_data_out[1]~output ; post-fitting ; connected ; Top                            ; post-synthesis    ; wr_burst_data[1]                                                                                                                                                                                                                                                                                                                                                                                                           ; N/A     ;
; wr_burst_data_out[2]~output ; post-fitting ; connected ; Top                            ; post-synthesis    ; wr_burst_data[2]                                                                                                                                                                                                                                                                                                                                                                                                           ; N/A     ;
; wr_burst_data_out[2]~output ; post-fitting ; connected ; Top                            ; post-synthesis    ; wr_burst_data[2]                                                                                                                                                                                                                                                                                                                                                                                                           ; N/A     ;
; wr_burst_data_out[3]~output ; post-fitting ; connected ; Top                            ; post-synthesis    ; wr_burst_data[3]                                                                                                                                                                                                                                                                                                                                                                                                           ; N/A     ;
; wr_burst_data_out[3]~output ; post-fitting ; connected ; Top                            ; post-synthesis    ; wr_burst_data[3]                                                                                                                                                                                                                                                                                                                                                                                                           ; N/A     ;
; wr_burst_data_req~output    ; post-fitting ; connected ; Top                            ; post-synthesis    ; ddr_ctrl:ddr_ctrl_1|ddr_top:mem_burst_m0|wr_burst_data_req                                                                                                                                                                                                                                                                                                                                                                 ; N/A     ;
; wr_burst_data_req~output    ; post-fitting ; connected ; Top                            ; post-synthesis    ; ddr_ctrl:ddr_ctrl_1|ddr_top:mem_burst_m0|wr_burst_data_req                                                                                                                                                                                                                                                                                                                                                                 ; N/A     ;
; wr_burst_data_rfifo~output  ; post-fitting ; connected ; Top                            ; post-synthesis    ; ddr_ctrl:ddr_ctrl_1|ddr_top:mem_burst_m0|wr_burst_data_rfifo                                                                                                                                                                                                                                                                                                                                                               ; N/A     ;
; wr_burst_data_rfifo~output  ; post-fitting ; connected ; Top                            ; post-synthesis    ; ddr_ctrl:ddr_ctrl_1|ddr_top:mem_burst_m0|wr_burst_data_rfifo                                                                                                                                                                                                                                                                                                                                                               ; N/A     ;
; wr_burst_finish~output      ; post-fitting ; connected ; Top                            ; post-synthesis    ; ddr_ctrl:ddr_ctrl_1|ddr_top:mem_burst_m0|wr_burst_finish                                                                                                                                                                                                                                                                                                                                                                   ; N/A     ;
; wr_burst_finish~output      ; post-fitting ; connected ; Top                            ; post-synthesis    ; ddr_ctrl:ddr_ctrl_1|ddr_top:mem_burst_m0|wr_burst_finish                                                                                                                                                                                                                                                                                                                                                                   ; N/A     ;
; wr_burst_req_out~output     ; post-fitting ; connected ; Top                            ; post-synthesis    ; wr_burst_req                                                                                                                                                                                                                                                                                                                                                                                                               ; N/A     ;
; wr_burst_req_out~output     ; post-fitting ; connected ; Top                            ; post-synthesis    ; wr_burst_req                                                                                                                                                                                                                                                                                                                                                                                                               ; N/A     ;
+-----------------------------+--------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Statistics                                                                                                      ;
+----------------------------------------------+-------+------------------+--------------------------------+--------------------------------+
; Statistic                                    ; Top   ; sld_hub:auto_hub ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+----------------------------------------------+-------+------------------+--------------------------------+--------------------------------+
; Estimated Total logic elements               ; 5667  ; 151              ; 779                            ; 3                              ;
;                                              ;       ;                  ;                                ;                                ;
; Total combinational functions                ; 4668  ; 125              ; 390                            ; 3                              ;
; Logic element usage by number of LUT inputs  ;       ;                  ;                                ;                                ;
;     -- 4 input functions                     ; 2758  ; 54               ; 182                            ; 0                              ;
;     -- 3 input functions                     ; 1038  ; 34               ; 112                            ; 0                              ;
;     -- <=2 input functions                   ; 872   ; 37               ; 96                             ; 3                              ;
;                                              ;       ;                  ;                                ;                                ;
; Logic elements by mode                       ;       ;                  ;                                ;                                ;
;     -- normal mode                           ; 4196  ; 117              ; 324                            ; 3                              ;
;     -- arithmetic mode                       ; 472   ; 8                ; 66                             ; 0                              ;
;                                              ;       ;                  ;                                ;                                ;
; Total registers                              ; 2971  ; 90               ; 632                            ; 0                              ;
;     -- Dedicated logic registers             ; 2879  ; 90               ; 632                            ; 0                              ;
;     -- I/O registers                         ; 184   ; 0                ; 0                              ; 0                              ;
;                                              ;       ;                  ;                                ;                                ;
; Virtual pins                                 ; 0     ; 0                ; 0                              ; 0                              ;
; I/O pins                                     ; 156   ; 0                ; 0                              ; 0                              ;
; Embedded Multiplier 9-bit elements           ; 0     ; 0                ; 0                              ; 0                              ;
; Total memory bits                            ; 11104 ; 0                ; 3840                           ; 0                              ;
; Total RAM block bits                         ; 0     ; 0                ; 0                              ; 0                              ;
; JTAG                                         ; 1     ; 0                ; 0                              ; 0                              ;
; PLL                                          ; 0     ; 0                ; 0                              ; 1                              ;
; Double Data Rate I/O Output Circuitry        ; 44    ; 0                ; 0                              ; 0                              ;
; Double Data Rate I/O Output Enable Circuitry ; 2     ; 0                ; 0                              ; 0                              ;
;                                              ;       ;                  ;                                ;                                ;
; Connections                                  ;       ;                  ;                                ;                                ;
;     -- Input Connections                     ; 3237  ; 133              ; 952                            ; 8                              ;
;     -- Registered Input Connections          ; 2946  ; 101              ; 716                            ; 0                              ;
;     -- Output Connections                    ; 537   ; 173              ; 34                             ; 3586                           ;
;     -- Registered Output Connections         ; 33    ; 173              ; 0                              ; 0                              ;
;                                              ;       ;                  ;                                ;                                ;
; Internal Connections                         ;       ;                  ;                                ;                                ;
;     -- Total Connections                     ; 28698 ; 853              ; 3750                           ; 3607                           ;
;     -- Registered Connections                ; 17179 ; 621              ; 2468                           ; 0                              ;
;                                              ;       ;                  ;                                ;                                ;
; External Connections                         ;       ;                  ;                                ;                                ;
;     -- Top                                   ; 40    ; 122              ; 388                            ; 3224                           ;
;     -- sld_hub:auto_hub                      ; 122   ; 20               ; 164                            ; 0                              ;
;     -- sld_signaltap:auto_signaltap_0        ; 388   ; 164              ; 64                             ; 370                            ;
;     -- hard_block:auto_generated_inst        ; 3224  ; 0                ; 370                            ; 0                              ;
;                                              ;       ;                  ;                                ;                                ;
; Partition Interface                          ;       ;                  ;                                ;                                ;
;     -- Input Ports                           ; 5     ; 45               ; 159                            ; 8                              ;
;     -- Output Ports                          ; 135   ; 62               ; 75                             ; 6                              ;
;     -- Bidir Ports                           ; 20    ; 0                ; 0                              ; 0                              ;
;                                              ;       ;                  ;                                ;                                ;
; Registered Ports                             ;       ;                  ;                                ;                                ;
;     -- Registered Input Ports                ; 0     ; 4                ; 66                             ; 0                              ;
;     -- Registered Output Ports               ; 0     ; 29               ; 61                             ; 0                              ;
;                                              ;       ;                  ;                                ;                                ;
; Port Connectivity                            ;       ;                  ;                                ;                                ;
;     -- Input Ports driven by GND             ; 0     ; 0                ; 30                             ; 0                              ;
;     -- Output Ports driven by GND            ; 0     ; 28               ; 2                              ; 0                              ;
;     -- Input Ports driven by VCC             ; 0     ; 0                ; 16                             ; 0                              ;
;     -- Output Ports driven by VCC            ; 0     ; 0                ; 1                              ; 0                              ;
;     -- Input Ports with no Source            ; 0     ; 25               ; 34                             ; 0                              ;
;     -- Output Ports with no Source           ; 0     ; 0                ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout            ; 0     ; 30               ; 48                             ; 0                              ;
;     -- Output Ports with no Fanout           ; 0     ; 29               ; 63                             ; 0                              ;
+----------------------------------------------+-------+------------------+--------------------------------+--------------------------------+
Note: Resource usage numbers presented for Partitions containing post-synthesis logic are estimates.  For Partitions containing post-fit logic, resource usage numbers are accurate based on previous placement information.  Actual Fitter results may vary depending on current Fitter Preservation Level assignments.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+---------------+----------+--------------------------------------------+
; Name                                                                                                                                                                                                                 ; Partition ; Type          ; Location ; Status                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+---------------+----------+--------------------------------------------+
; altera_reserved_tck                                                                                                                                                                                                  ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tck                                                                                                                                                                                           ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tck~input                                                                                                                                                                                     ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; altera_reserved_tdi                                                                                                                                                                                                  ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tdi                                                                                                                                                                                           ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tdi~input                                                                                                                                                                                     ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; altera_reserved_tdo                                                                                                                                                                                                  ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- altera_reserved_tdo                                                                                                                                                                                           ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tdo~output                                                                                                                                                                                    ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; altera_reserved_tms                                                                                                                                                                                                  ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tms                                                                                                                                                                                           ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tms~input                                                                                                                                                                                     ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; burst_addr_out[0]                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- burst_addr_out[0]                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- burst_addr_out[0]~output                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; burst_addr_out[10]                                                                                                                                                                                                   ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- burst_addr_out[10]                                                                                                                                                                                            ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- burst_addr_out[10]~output                                                                                                                                                                                     ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; burst_addr_out[11]                                                                                                                                                                                                   ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- burst_addr_out[11]                                                                                                                                                                                            ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- burst_addr_out[11]~output                                                                                                                                                                                     ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; burst_addr_out[12]                                                                                                                                                                                                   ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- burst_addr_out[12]                                                                                                                                                                                            ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- burst_addr_out[12]~output                                                                                                                                                                                     ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; burst_addr_out[13]                                                                                                                                                                                                   ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- burst_addr_out[13]                                                                                                                                                                                            ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- burst_addr_out[13]~output                                                                                                                                                                                     ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; burst_addr_out[14]                                                                                                                                                                                                   ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- burst_addr_out[14]                                                                                                                                                                                            ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- burst_addr_out[14]~output                                                                                                                                                                                     ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; burst_addr_out[15]                                                                                                                                                                                                   ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- burst_addr_out[15]                                                                                                                                                                                            ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- burst_addr_out[15]~output                                                                                                                                                                                     ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; burst_addr_out[16]                                                                                                                                                                                                   ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- burst_addr_out[16]                                                                                                                                                                                            ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- burst_addr_out[16]~output                                                                                                                                                                                     ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; burst_addr_out[17]                                                                                                                                                                                                   ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- burst_addr_out[17]                                                                                                                                                                                            ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- burst_addr_out[17]~output                                                                                                                                                                                     ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; burst_addr_out[18]                                                                                                                                                                                                   ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- burst_addr_out[18]                                                                                                                                                                                            ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- burst_addr_out[18]~output                                                                                                                                                                                     ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; burst_addr_out[19]                                                                                                                                                                                                   ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- burst_addr_out[19]                                                                                                                                                                                            ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- burst_addr_out[19]~output                                                                                                                                                                                     ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; burst_addr_out[1]                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- burst_addr_out[1]                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- burst_addr_out[1]~output                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; burst_addr_out[20]                                                                                                                                                                                                   ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- burst_addr_out[20]                                                                                                                                                                                            ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- burst_addr_out[20]~output                                                                                                                                                                                     ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; burst_addr_out[21]                                                                                                                                                                                                   ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- burst_addr_out[21]                                                                                                                                                                                            ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- burst_addr_out[21]~output                                                                                                                                                                                     ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; burst_addr_out[22]                                                                                                                                                                                                   ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- burst_addr_out[22]                                                                                                                                                                                            ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- burst_addr_out[22]~output                                                                                                                                                                                     ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; burst_addr_out[23]                                                                                                                                                                                                   ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- burst_addr_out[23]                                                                                                                                                                                            ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- burst_addr_out[23]~output                                                                                                                                                                                     ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; burst_addr_out[24]                                                                                                                                                                                                   ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- burst_addr_out[24]                                                                                                                                                                                            ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- burst_addr_out[24]~output                                                                                                                                                                                     ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; burst_addr_out[2]                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- burst_addr_out[2]                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- burst_addr_out[2]~output                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; burst_addr_out[3]                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- burst_addr_out[3]                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- burst_addr_out[3]~output                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; burst_addr_out[4]                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- burst_addr_out[4]                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- burst_addr_out[4]~output                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; burst_addr_out[5]                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- burst_addr_out[5]                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- burst_addr_out[5]~output                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; burst_addr_out[6]                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- burst_addr_out[6]                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- burst_addr_out[6]~output                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; burst_addr_out[7]                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- burst_addr_out[7]                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- burst_addr_out[7]~output                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; burst_addr_out[8]                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- burst_addr_out[8]                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- burst_addr_out[8]~output                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; burst_addr_out[9]                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- burst_addr_out[9]                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- burst_addr_out[9]~output                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; clk_50_0                                                                                                                                                                                                             ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- clk_50_0                                                                                                                                                                                                      ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- clk_50_0~input                                                                                                                                                                                                ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; local_init_done                                                                                                                                                                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_init_done                                                                                                                                                                                               ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_init_done~output                                                                                                                                                                                        ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; local_read_req                                                                                                                                                                                                       ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_read_req                                                                                                                                                                                                ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_read_req~output                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; local_ready                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- local_ready                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- local_ready~output                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; locked                                                                                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- locked                                                                                                                                                                                                        ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- locked~output                                                                                                                                                                                                 ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; mem_addr[0]                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- mem_addr[0]                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- mem_addr[0]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; mem_addr[10]                                                                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- mem_addr[10]                                                                                                                                                                                                  ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- mem_addr[10]~output                                                                                                                                                                                           ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; mem_addr[11]                                                                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- mem_addr[11]                                                                                                                                                                                                  ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- mem_addr[11]~output                                                                                                                                                                                           ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; mem_addr[12]                                                                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- mem_addr[12]                                                                                                                                                                                                  ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- mem_addr[12]~output                                                                                                                                                                                           ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; mem_addr[13]                                                                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- mem_addr[13]                                                                                                                                                                                                  ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- mem_addr[13]~output                                                                                                                                                                                           ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; mem_addr[14]                                                                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- mem_addr[14]                                                                                                                                                                                                  ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- mem_addr[14]~output                                                                                                                                                                                           ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; mem_addr[1]                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- mem_addr[1]                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- mem_addr[1]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; mem_addr[2]                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- mem_addr[2]                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- mem_addr[2]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; mem_addr[3]                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- mem_addr[3]                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- mem_addr[3]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; mem_addr[4]                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- mem_addr[4]                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- mem_addr[4]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; mem_addr[5]                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- mem_addr[5]                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- mem_addr[5]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; mem_addr[6]                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- mem_addr[6]                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- mem_addr[6]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; mem_addr[7]                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- mem_addr[7]                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- mem_addr[7]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; mem_addr[8]                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- mem_addr[8]                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- mem_addr[8]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; mem_addr[9]                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- mem_addr[9]                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- mem_addr[9]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; mem_ba[0]                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- mem_ba[0]                                                                                                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- mem_ba[0]~output                                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; mem_ba[1]                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- mem_ba[1]                                                                                                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- mem_ba[1]~output                                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; mem_ba[2]                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- mem_ba[2]                                                                                                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- mem_ba[2]~output                                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; mem_cas_n                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- mem_cas_n                                                                                                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- mem_cas_n~output                                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; mem_cke[0]                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- mem_cke[0]                                                                                                                                                                                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- mem_cke[0]~output                                                                                                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; mem_clk[0]                                                                                                                                                                                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- mem_clk[0]                                                                                                                                                                                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- mem_clk[0]~output                                                                                                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; mem_clk_n[0]                                                                                                                                                                                                         ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- mem_clk_n[0]                                                                                                                                                                                                  ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- mem_clk_n[0]~output                                                                                                                                                                                           ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; mem_cs_n[0]                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- mem_cs_n[0]                                                                                                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- mem_cs_n[0]~output                                                                                                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; mem_dm[0]                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- mem_dm[0]                                                                                                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- ddr_ctrl:ddr_ctrl_1|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dm[0].dm_obuf              ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; mem_dm[1]                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- mem_dm[1]                                                                                                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- ddr_ctrl:ddr_ctrl_1|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dm[1].dm_obuf              ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; mem_dq[0]                                                                                                                                                                                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- mem_dq[0]                                                                                                                                                                                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- ddr_ctrl:ddr_ctrl_1|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[0].dq_obuf ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; mem_dq[10]                                                                                                                                                                                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- mem_dq[10]                                                                                                                                                                                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- ddr_ctrl:ddr_ctrl_1|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[2].dq_obuf ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; mem_dq[11]                                                                                                                                                                                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- mem_dq[11]                                                                                                                                                                                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- ddr_ctrl:ddr_ctrl_1|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[3].dq_obuf ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; mem_dq[12]                                                                                                                                                                                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- mem_dq[12]                                                                                                                                                                                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- ddr_ctrl:ddr_ctrl_1|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[4].dq_obuf ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; mem_dq[13]                                                                                                                                                                                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- mem_dq[13]                                                                                                                                                                                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- ddr_ctrl:ddr_ctrl_1|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[5].dq_obuf ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; mem_dq[14]                                                                                                                                                                                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- mem_dq[14]                                                                                                                                                                                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- ddr_ctrl:ddr_ctrl_1|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[6].dq_obuf ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; mem_dq[15]                                                                                                                                                                                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- mem_dq[15]                                                                                                                                                                                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- ddr_ctrl:ddr_ctrl_1|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[7].dq_obuf ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; mem_dq[1]                                                                                                                                                                                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- mem_dq[1]                                                                                                                                                                                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- ddr_ctrl:ddr_ctrl_1|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[1].dq_obuf ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; mem_dq[2]                                                                                                                                                                                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- mem_dq[2]                                                                                                                                                                                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- ddr_ctrl:ddr_ctrl_1|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[2].dq_obuf ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; mem_dq[3]                                                                                                                                                                                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- mem_dq[3]                                                                                                                                                                                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- ddr_ctrl:ddr_ctrl_1|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[3].dq_obuf ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; mem_dq[4]                                                                                                                                                                                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- mem_dq[4]                                                                                                                                                                                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- ddr_ctrl:ddr_ctrl_1|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[4].dq_obuf ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; mem_dq[5]                                                                                                                                                                                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- mem_dq[5]                                                                                                                                                                                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- ddr_ctrl:ddr_ctrl_1|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[5].dq_obuf ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; mem_dq[6]                                                                                                                                                                                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- mem_dq[6]                                                                                                                                                                                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- ddr_ctrl:ddr_ctrl_1|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[6].dq_obuf ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; mem_dq[7]                                                                                                                                                                                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- mem_dq[7]                                                                                                                                                                                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- ddr_ctrl:ddr_ctrl_1|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[7].dq_obuf ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; mem_dq[8]                                                                                                                                                                                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- mem_dq[8]                                                                                                                                                                                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- ddr_ctrl:ddr_ctrl_1|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[0].dq_obuf ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; mem_dq[9]                                                                                                                                                                                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- mem_dq[9]                                                                                                                                                                                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- ddr_ctrl:ddr_ctrl_1|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[1].dq_obuf ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; mem_dqs[0]                                                                                                                                                                                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- mem_dqs[0]                                                                                                                                                                                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- ddr_ctrl:ddr_ctrl_1|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs[0].dqs_obuf            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; mem_dqs[1]                                                                                                                                                                                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- mem_dqs[1]                                                                                                                                                                                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- ddr_ctrl:ddr_ctrl_1|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs[1].dqs_obuf            ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; mem_odt[0]                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- mem_odt[0]                                                                                                                                                                                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- mem_odt[0]~output                                                                                                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; mem_ras_n                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- mem_ras_n                                                                                                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- mem_ras_n~output                                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; mem_we_n                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- mem_we_n                                                                                                                                                                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- mem_we_n~output                                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; phy_clk_150_0                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- phy_clk_150_0                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- phy_clk_150_0~output                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; rd_burst_data[0]                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- rd_burst_data[0]                                                                                                                                                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- rd_burst_data[0]~output                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; rd_burst_data[10]                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- rd_burst_data[10]                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- rd_burst_data[10]~output                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; rd_burst_data[11]                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- rd_burst_data[11]                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- rd_burst_data[11]~output                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; rd_burst_data[12]                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- rd_burst_data[12]                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- rd_burst_data[12]~output                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; rd_burst_data[13]                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- rd_burst_data[13]                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- rd_burst_data[13]~output                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; rd_burst_data[14]                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- rd_burst_data[14]                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- rd_burst_data[14]~output                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; rd_burst_data[15]                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- rd_burst_data[15]                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- rd_burst_data[15]~output                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; rd_burst_data[16]                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- rd_burst_data[16]                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- rd_burst_data[16]~output                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; rd_burst_data[17]                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- rd_burst_data[17]                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- rd_burst_data[17]~output                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; rd_burst_data[18]                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- rd_burst_data[18]                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- rd_burst_data[18]~output                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; rd_burst_data[19]                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- rd_burst_data[19]                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- rd_burst_data[19]~output                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; rd_burst_data[1]                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- rd_burst_data[1]                                                                                                                                                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- rd_burst_data[1]~output                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; rd_burst_data[20]                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- rd_burst_data[20]                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- rd_burst_data[20]~output                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; rd_burst_data[21]                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- rd_burst_data[21]                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- rd_burst_data[21]~output                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; rd_burst_data[22]                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- rd_burst_data[22]                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- rd_burst_data[22]~output                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; rd_burst_data[23]                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- rd_burst_data[23]                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- rd_burst_data[23]~output                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; rd_burst_data[24]                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- rd_burst_data[24]                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- rd_burst_data[24]~output                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; rd_burst_data[25]                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- rd_burst_data[25]                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- rd_burst_data[25]~output                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; rd_burst_data[26]                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- rd_burst_data[26]                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- rd_burst_data[26]~output                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; rd_burst_data[27]                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- rd_burst_data[27]                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- rd_burst_data[27]~output                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; rd_burst_data[28]                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- rd_burst_data[28]                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- rd_burst_data[28]~output                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; rd_burst_data[29]                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- rd_burst_data[29]                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- rd_burst_data[29]~output                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; rd_burst_data[2]                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- rd_burst_data[2]                                                                                                                                                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- rd_burst_data[2]~output                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; rd_burst_data[30]                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- rd_burst_data[30]                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- rd_burst_data[30]~output                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; rd_burst_data[31]                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- rd_burst_data[31]                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- rd_burst_data[31]~output                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; rd_burst_data[3]                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- rd_burst_data[3]                                                                                                                                                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- rd_burst_data[3]~output                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; rd_burst_data[4]                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- rd_burst_data[4]                                                                                                                                                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- rd_burst_data[4]~output                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; rd_burst_data[5]                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- rd_burst_data[5]                                                                                                                                                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- rd_burst_data[5]~output                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; rd_burst_data[6]                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- rd_burst_data[6]                                                                                                                                                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- rd_burst_data[6]~output                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; rd_burst_data[7]                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- rd_burst_data[7]                                                                                                                                                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- rd_burst_data[7]~output                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; rd_burst_data[8]                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- rd_burst_data[8]                                                                                                                                                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- rd_burst_data[8]~output                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; rd_burst_data[9]                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- rd_burst_data[9]                                                                                                                                                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- rd_burst_data[9]~output                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; rd_burst_data_valid                                                                                                                                                                                                  ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- rd_burst_data_valid                                                                                                                                                                                           ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- rd_burst_data_valid~output                                                                                                                                                                                    ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; rd_burst_data_wfifo                                                                                                                                                                                                  ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- rd_burst_data_wfifo                                                                                                                                                                                           ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- rd_burst_data_wfifo~output                                                                                                                                                                                    ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; rd_burst_finish                                                                                                                                                                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- rd_burst_finish                                                                                                                                                                                               ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- rd_burst_finish~output                                                                                                                                                                                        ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; rd_burst_req_out                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- rd_burst_req_out                                                                                                                                                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- rd_burst_req_out~output                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; reset                                                                                                                                                                                                                ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- reset                                                                                                                                                                                                         ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- reset~input                                                                                                                                                                                                   ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; state_out[0]                                                                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- state_out[0]                                                                                                                                                                                                  ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- state_out[0]~output                                                                                                                                                                                           ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; state_out[1]                                                                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- state_out[1]                                                                                                                                                                                                  ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- state_out[1]~output                                                                                                                                                                                           ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; state_out[2]                                                                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- state_out[2]                                                                                                                                                                                                  ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- state_out[2]~output                                                                                                                                                                                           ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; state_out_2[0]                                                                                                                                                                                                       ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- state_out_2[0]                                                                                                                                                                                                ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- state_out_2[0]~output                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; state_out_2[1]                                                                                                                                                                                                       ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- state_out_2[1]                                                                                                                                                                                                ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- state_out_2[1]~output                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; state_out_2[2]                                                                                                                                                                                                       ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- state_out_2[2]                                                                                                                                                                                                ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- state_out_2[2]~output                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; wr_burst_data_out[0]                                                                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- wr_burst_data_out[0]                                                                                                                                                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- wr_burst_data_out[0]~output                                                                                                                                                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; wr_burst_data_out[10]                                                                                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- wr_burst_data_out[10]                                                                                                                                                                                         ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- wr_burst_data_out[10]~output                                                                                                                                                                                  ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; wr_burst_data_out[11]                                                                                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- wr_burst_data_out[11]                                                                                                                                                                                         ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- wr_burst_data_out[11]~output                                                                                                                                                                                  ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; wr_burst_data_out[12]                                                                                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- wr_burst_data_out[12]                                                                                                                                                                                         ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- wr_burst_data_out[12]~output                                                                                                                                                                                  ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; wr_burst_data_out[13]                                                                                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- wr_burst_data_out[13]                                                                                                                                                                                         ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- wr_burst_data_out[13]~output                                                                                                                                                                                  ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; wr_burst_data_out[14]                                                                                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- wr_burst_data_out[14]                                                                                                                                                                                         ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- wr_burst_data_out[14]~output                                                                                                                                                                                  ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; wr_burst_data_out[15]                                                                                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- wr_burst_data_out[15]                                                                                                                                                                                         ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- wr_burst_data_out[15]~output                                                                                                                                                                                  ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; wr_burst_data_out[16]                                                                                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- wr_burst_data_out[16]                                                                                                                                                                                         ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- wr_burst_data_out[16]~output                                                                                                                                                                                  ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; wr_burst_data_out[17]                                                                                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- wr_burst_data_out[17]                                                                                                                                                                                         ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- wr_burst_data_out[17]~output                                                                                                                                                                                  ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; wr_burst_data_out[18]                                                                                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- wr_burst_data_out[18]                                                                                                                                                                                         ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- wr_burst_data_out[18]~output                                                                                                                                                                                  ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; wr_burst_data_out[19]                                                                                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- wr_burst_data_out[19]                                                                                                                                                                                         ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- wr_burst_data_out[19]~output                                                                                                                                                                                  ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; wr_burst_data_out[1]                                                                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- wr_burst_data_out[1]                                                                                                                                                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- wr_burst_data_out[1]~output                                                                                                                                                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; wr_burst_data_out[20]                                                                                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- wr_burst_data_out[20]                                                                                                                                                                                         ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- wr_burst_data_out[20]~output                                                                                                                                                                                  ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; wr_burst_data_out[21]                                                                                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- wr_burst_data_out[21]                                                                                                                                                                                         ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- wr_burst_data_out[21]~output                                                                                                                                                                                  ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; wr_burst_data_out[22]                                                                                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- wr_burst_data_out[22]                                                                                                                                                                                         ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- wr_burst_data_out[22]~output                                                                                                                                                                                  ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; wr_burst_data_out[23]                                                                                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- wr_burst_data_out[23]                                                                                                                                                                                         ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- wr_burst_data_out[23]~output                                                                                                                                                                                  ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; wr_burst_data_out[24]                                                                                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- wr_burst_data_out[24]                                                                                                                                                                                         ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- wr_burst_data_out[24]~output                                                                                                                                                                                  ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; wr_burst_data_out[25]                                                                                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- wr_burst_data_out[25]                                                                                                                                                                                         ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- wr_burst_data_out[25]~output                                                                                                                                                                                  ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; wr_burst_data_out[26]                                                                                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- wr_burst_data_out[26]                                                                                                                                                                                         ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- wr_burst_data_out[26]~output                                                                                                                                                                                  ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; wr_burst_data_out[27]                                                                                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- wr_burst_data_out[27]                                                                                                                                                                                         ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- wr_burst_data_out[27]~output                                                                                                                                                                                  ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; wr_burst_data_out[28]                                                                                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- wr_burst_data_out[28]                                                                                                                                                                                         ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- wr_burst_data_out[28]~output                                                                                                                                                                                  ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; wr_burst_data_out[29]                                                                                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- wr_burst_data_out[29]                                                                                                                                                                                         ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- wr_burst_data_out[29]~output                                                                                                                                                                                  ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; wr_burst_data_out[2]                                                                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- wr_burst_data_out[2]                                                                                                                                                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- wr_burst_data_out[2]~output                                                                                                                                                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; wr_burst_data_out[30]                                                                                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- wr_burst_data_out[30]                                                                                                                                                                                         ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- wr_burst_data_out[30]~output                                                                                                                                                                                  ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; wr_burst_data_out[31]                                                                                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- wr_burst_data_out[31]                                                                                                                                                                                         ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- wr_burst_data_out[31]~output                                                                                                                                                                                  ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; wr_burst_data_out[3]                                                                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- wr_burst_data_out[3]                                                                                                                                                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- wr_burst_data_out[3]~output                                                                                                                                                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; wr_burst_data_out[4]                                                                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- wr_burst_data_out[4]                                                                                                                                                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- wr_burst_data_out[4]~output                                                                                                                                                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; wr_burst_data_out[5]                                                                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- wr_burst_data_out[5]                                                                                                                                                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- wr_burst_data_out[5]~output                                                                                                                                                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; wr_burst_data_out[6]                                                                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- wr_burst_data_out[6]                                                                                                                                                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- wr_burst_data_out[6]~output                                                                                                                                                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; wr_burst_data_out[7]                                                                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- wr_burst_data_out[7]                                                                                                                                                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- wr_burst_data_out[7]~output                                                                                                                                                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; wr_burst_data_out[8]                                                                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- wr_burst_data_out[8]                                                                                                                                                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- wr_burst_data_out[8]~output                                                                                                                                                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; wr_burst_data_out[9]                                                                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- wr_burst_data_out[9]                                                                                                                                                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- wr_burst_data_out[9]~output                                                                                                                                                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; wr_burst_data_req                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- wr_burst_data_req                                                                                                                                                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- wr_burst_data_req~output                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; wr_burst_data_rfifo                                                                                                                                                                                                  ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- wr_burst_data_rfifo                                                                                                                                                                                           ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- wr_burst_data_rfifo~output                                                                                                                                                                                    ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; wr_burst_finish                                                                                                                                                                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- wr_burst_finish                                                                                                                                                                                               ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- wr_burst_finish~output                                                                                                                                                                                        ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
; wr_burst_req_out                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- wr_burst_req_out                                                                                                                                                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- wr_burst_req_out~output                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                      ;           ;               ;          ;                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+---------------+----------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Resource Usage Summary                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                                                                                                                                                                        ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 6,594                                                                                                                                                                                                                                                                        ;
;                                             ;                                                                                                                                                                                                                                                                              ;
; Total combinational functions               ; 5186                                                                                                                                                                                                                                                                         ;
; Logic element usage by number of LUT inputs ;                                                                                                                                                                                                                                                                              ;
;     -- 4 input functions                    ; 2994                                                                                                                                                                                                                                                                         ;
;     -- 3 input functions                    ; 1184                                                                                                                                                                                                                                                                         ;
;     -- <=2 input functions                  ; 1008                                                                                                                                                                                                                                                                         ;
;                                             ;                                                                                                                                                                                                                                                                              ;
; Logic elements by mode                      ;                                                                                                                                                                                                                                                                              ;
;     -- normal mode                          ; 4640                                                                                                                                                                                                                                                                         ;
;     -- arithmetic mode                      ; 546                                                                                                                                                                                                                                                                          ;
;                                             ;                                                                                                                                                                                                                                                                              ;
; Total registers                             ; 3693                                                                                                                                                                                                                                                                         ;
;     -- Dedicated logic registers            ; 3601                                                                                                                                                                                                                                                                         ;
;     -- I/O registers                        ; 184                                                                                                                                                                                                                                                                          ;
;                                             ;                                                                                                                                                                                                                                                                              ;
; I/O pins                                    ; 156                                                                                                                                                                                                                                                                          ;
; Total memory bits                           ; 14944                                                                                                                                                                                                                                                                        ;
;                                             ;                                                                                                                                                                                                                                                                              ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                                                                                                                                                                                                            ;
;                                             ;                                                                                                                                                                                                                                                                              ;
; Total PLLs                                  ; 1                                                                                                                                                                                                                                                                            ;
;     -- PLLs                                 ; 1                                                                                                                                                                                                                                                                            ;
;                                             ;                                                                                                                                                                                                                                                                              ;
; Maximum fan-out node                        ; ddr_ctrl:ddr_ctrl_1|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|clk[0] ;
; Maximum fan-out                             ; 3389                                                                                                                                                                                                                                                                         ;
; Total fan-out                               ; 32322                                                                                                                                                                                                                                                                        ;
; Average fan-out                             ; 3.47                                                                                                                                                                                                                                                                         ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; ddr_ctrl:ddr_ctrl_1|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated|ALTSYNCRAM                                                   ; AUTO ; Simple Dual Port ; 256          ; 33           ; 256          ; 33           ; 8448 ; None ;
; ddr_ctrl:ddr_ctrl_1|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_j941:auto_generated|a_dpfifo_sk31:dpfifo|altsyncram_9ah1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 12           ; 16           ; 12           ; 192  ; None ;
; ddr_ctrl:ddr_ctrl_1|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_p941:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_lah1:FIFOram|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; 16           ; 45           ; 16           ; 45           ; 720  ; None ;
; ddr_ctrl:ddr_ctrl_1|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_lil1:auto_generated|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; 64           ; 2            ; 64           ; 2            ; 128  ; None ;
; ddr_ctrl:ddr_ctrl_1|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024 ; None ;
; ddr_ctrl:ddr_ctrl_1|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024 ; None ;
; ddr_ctrl:ddr_ctrl_1|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe|altsyncram:altsyncram_component|altsyncram_boi1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 1            ; 32           ; 1            ; 32   ; None ;
; ddr_ctrl:ddr_ctrl_1|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp:rdp|altsyncram:full_rate_ram_gen.altsyncram_component|altsyncram_reh1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                  ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512  ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_t424:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                            ; AUTO ; Simple Dual Port ; 128          ; 30           ; 128          ; 30           ; 3840 ; None ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Partition Merge
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Mon Apr 12 14:44:52 2021
Info: Command: quartus_cdb --read_settings_files=off --write_settings_files=off ddr_top -c ddr_top --merge=on
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (35007): Using synthesis netlist for partition "Top"
Info (35007): Using synthesis netlist for partition "sld_hub:auto_hub"
Info (35007): Using synthesis netlist for partition "sld_signaltap:auto_signaltap_0"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 93 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35002): Resolved and merged 3 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 7 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 6 LCELL
Critical Warning (138067): Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically.
Warning (15899): PLL "ddr_ctrl:ddr_ctrl_1|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|pll1" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK[0] is not connected File: C:/intelFPGA_lite/workary/ddr2_try_2/prj/db/altpll_2il3.tdf Line: 43
Info (21057): Implemented 7220 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 135 output pins
    Info (21060): Implemented 20 bidirectional pins
    Info (21061): Implemented 6871 logic cells
    Info (21064): Implemented 141 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Partition Merge was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4741 megabytes
    Info: Processing ended: Mon Apr 12 14:44:54 2021
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


