/*


 Copyright (c) 2002-2016 Microsemi Corporation "Microsemi". All Rights Reserved.

 Unpublished rights reserved under the copyright laws of the United States of
 America, other countries and international treaties. Permission to use, copy,
 store and modify, the software and its source code is granted but only in
 connection with products utilizing the Microsemi switch and PHY products.
 Permission is also granted for you to integrate into other products, disclose,
 transmit and distribute the software only in an absolute machine readable format
 (e.g. HEX file) and only in or with products utilizing the Microsemi switch and
 PHY products.  The source code of the software may not be disclosed, transmitted
 or distributed without the prior written permission of Microsemi.

 This copyright notice must appear in any copy, modification, disclosure,
 transmission or distribution of the software.  Microsemi retains all ownership,
 copyright, trade secret and proprietary rights in the software and its source code,
 including all modifications thereto.

 THIS SOFTWARE HAS BEEN PROVIDED "AS IS". MICROSEMI HEREBY DISCLAIMS ALL WARRANTIES
 OF ANY KIND WITH RESPECT TO THE SOFTWARE, WHETHER SUCH WARRANTIES ARE EXPRESS,
 IMPLIED, STATUTORY OR OTHERWISE INCLUDING, WITHOUT LIMITATION, WARRANTIES OF
 MERCHANTABILITY, FITNESS FOR A PARTICULAR USE OR PURPOSE AND NON-INFRINGEMENT.

*/
// register structures for mode XAUI_10GE_SDR

#define UPI_TBL_SIZE   3
 static static_cfg_t upi_xaui_10ge_sdr_tbl[3] = { {DAYTONA_BLOCK_UPI, VTSS_UPI_UPI_CONFIG_UPI_RX_CONFIG(0), (VTSS_UPI_UPI_CONFIG_UPI_RX_CONFIG_RX_ENDIAN_XAUI_10GE_SDR | VTSS_UPI_UPI_CONFIG_UPI_RX_CONFIG_RX_DDR_MODE_XAUI_10GE_SDR | VTSS_UPI_UPI_CONFIG_UPI_RX_CONFIG_RX_PROTO_SEL_XAUI_10GE_SDR), (VTSS_M_UPI_UPI_CONFIG_UPI_RX_CONFIG_RX_ENDIAN | VTSS_M_UPI_UPI_CONFIG_UPI_RX_CONFIG_RX_DDR_MODE | VTSS_M_UPI_UPI_CONFIG_UPI_RX_CONFIG_RX_PROTO_SEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_UPI_CONFIG_UPI_TX_CONFIG(0), (VTSS_UPI_UPI_CONFIG_UPI_TX_CONFIG_TX_ENDIAN_XAUI_10GE_SDR | VTSS_UPI_UPI_CONFIG_UPI_TX_CONFIG_TX_DDR_MODE_XAUI_10GE_SDR | VTSS_UPI_UPI_CONFIG_UPI_TX_CONFIG_TX_PROTO_SEL_XAUI_10GE_SDR), (VTSS_M_UPI_UPI_CONFIG_UPI_TX_CONFIG_TX_ENDIAN | VTSS_M_UPI_UPI_CONFIG_UPI_TX_CONFIG_TX_DDR_MODE | VTSS_M_UPI_UPI_CONFIG_UPI_TX_CONFIG_TX_PROTO_SEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_UPI_RX_OTN_FRMR_UPI_RX_OTN_FRMR_ENA(0), (VTSS_UPI_UPI_RX_OTN_FRMR_UPI_RX_OTN_FRMR_ENA_FRMR_ENA_XAUI_10GE_SDR), (VTSS_M_UPI_UPI_RX_OTN_FRMR_UPI_RX_OTN_FRMR_ENA_FRMR_ENA)} };


// register structures for mode XAUI_10GE_DDR

static static_cfg_t upi_xaui_10ge_ddr_tbl[3] = { {DAYTONA_BLOCK_UPI, VTSS_UPI_UPI_CONFIG_UPI_RX_CONFIG(0), (VTSS_UPI_UPI_CONFIG_UPI_RX_CONFIG_RX_ENDIAN_XAUI_10GE_DDR | VTSS_UPI_UPI_CONFIG_UPI_RX_CONFIG_RX_DDR_MODE_XAUI_10GE_DDR | VTSS_UPI_UPI_CONFIG_UPI_RX_CONFIG_RX_PROTO_SEL_XAUI_10GE_DDR), (VTSS_M_UPI_UPI_CONFIG_UPI_RX_CONFIG_RX_ENDIAN | VTSS_M_UPI_UPI_CONFIG_UPI_RX_CONFIG_RX_DDR_MODE | VTSS_M_UPI_UPI_CONFIG_UPI_RX_CONFIG_RX_PROTO_SEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_UPI_CONFIG_UPI_TX_CONFIG(0), (VTSS_UPI_UPI_CONFIG_UPI_TX_CONFIG_TX_ENDIAN_XAUI_10GE_DDR | VTSS_UPI_UPI_CONFIG_UPI_TX_CONFIG_TX_DDR_MODE_XAUI_10GE_DDR | VTSS_UPI_UPI_CONFIG_UPI_TX_CONFIG_TX_PROTO_SEL_XAUI_10GE_DDR), (VTSS_M_UPI_UPI_CONFIG_UPI_TX_CONFIG_TX_ENDIAN | VTSS_M_UPI_UPI_CONFIG_UPI_TX_CONFIG_TX_DDR_MODE | VTSS_M_UPI_UPI_CONFIG_UPI_TX_CONFIG_TX_PROTO_SEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_UPI_RX_OTN_FRMR_UPI_RX_OTN_FRMR_ENA(0), (VTSS_UPI_UPI_RX_OTN_FRMR_UPI_RX_OTN_FRMR_ENA_FRMR_ENA_XAUI_10GE_DDR), (VTSS_M_UPI_UPI_RX_OTN_FRMR_UPI_RX_OTN_FRMR_ENA_FRMR_ENA)} };


// register structures for mode XAUI_10GFC_SDR

static static_cfg_t upi_xaui_10gfc_sdr_tbl[3] = { {DAYTONA_BLOCK_UPI, VTSS_UPI_UPI_CONFIG_UPI_RX_CONFIG(0), (VTSS_UPI_UPI_CONFIG_UPI_RX_CONFIG_RX_ENDIAN_XAUI_10GFC_SDR | VTSS_UPI_UPI_CONFIG_UPI_RX_CONFIG_RX_DDR_MODE_XAUI_10GFC_SDR | VTSS_UPI_UPI_CONFIG_UPI_RX_CONFIG_RX_PROTO_SEL_XAUI_10GFC_SDR), (VTSS_M_UPI_UPI_CONFIG_UPI_RX_CONFIG_RX_ENDIAN | VTSS_M_UPI_UPI_CONFIG_UPI_RX_CONFIG_RX_DDR_MODE | VTSS_M_UPI_UPI_CONFIG_UPI_RX_CONFIG_RX_PROTO_SEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_UPI_CONFIG_UPI_TX_CONFIG(0), (VTSS_UPI_UPI_CONFIG_UPI_TX_CONFIG_TX_ENDIAN_XAUI_10GFC_SDR | VTSS_UPI_UPI_CONFIG_UPI_TX_CONFIG_TX_DDR_MODE_XAUI_10GFC_SDR | VTSS_UPI_UPI_CONFIG_UPI_TX_CONFIG_TX_PROTO_SEL_XAUI_10GFC_SDR), (VTSS_M_UPI_UPI_CONFIG_UPI_TX_CONFIG_TX_ENDIAN | VTSS_M_UPI_UPI_CONFIG_UPI_TX_CONFIG_TX_DDR_MODE | VTSS_M_UPI_UPI_CONFIG_UPI_TX_CONFIG_TX_PROTO_SEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_UPI_RX_OTN_FRMR_UPI_RX_OTN_FRMR_ENA(0), (VTSS_UPI_UPI_RX_OTN_FRMR_UPI_RX_OTN_FRMR_ENA_FRMR_ENA_XAUI_10GFC_SDR), (VTSS_M_UPI_UPI_RX_OTN_FRMR_UPI_RX_OTN_FRMR_ENA_FRMR_ENA)} };


// register structures for mode XAUI_10GFC_DDR

static static_cfg_t upi_xaui_10gfc_ddr_tbl[3] = { {DAYTONA_BLOCK_UPI, VTSS_UPI_UPI_CONFIG_UPI_RX_CONFIG(0), (VTSS_UPI_UPI_CONFIG_UPI_RX_CONFIG_RX_ENDIAN_XAUI_10GFC_DDR | VTSS_UPI_UPI_CONFIG_UPI_RX_CONFIG_RX_DDR_MODE_XAUI_10GFC_DDR | VTSS_UPI_UPI_CONFIG_UPI_RX_CONFIG_RX_PROTO_SEL_XAUI_10GFC_DDR), (VTSS_M_UPI_UPI_CONFIG_UPI_RX_CONFIG_RX_ENDIAN | VTSS_M_UPI_UPI_CONFIG_UPI_RX_CONFIG_RX_DDR_MODE | VTSS_M_UPI_UPI_CONFIG_UPI_RX_CONFIG_RX_PROTO_SEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_UPI_CONFIG_UPI_TX_CONFIG(0), (VTSS_UPI_UPI_CONFIG_UPI_TX_CONFIG_TX_ENDIAN_XAUI_10GFC_DDR | VTSS_UPI_UPI_CONFIG_UPI_TX_CONFIG_TX_DDR_MODE_XAUI_10GFC_DDR | VTSS_UPI_UPI_CONFIG_UPI_TX_CONFIG_TX_PROTO_SEL_XAUI_10GFC_DDR), (VTSS_M_UPI_UPI_CONFIG_UPI_TX_CONFIG_TX_ENDIAN | VTSS_M_UPI_UPI_CONFIG_UPI_TX_CONFIG_TX_DDR_MODE | VTSS_M_UPI_UPI_CONFIG_UPI_TX_CONFIG_TX_PROTO_SEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_UPI_RX_OTN_FRMR_UPI_RX_OTN_FRMR_ENA(0), (VTSS_UPI_UPI_RX_OTN_FRMR_UPI_RX_OTN_FRMR_ENA_FRMR_ENA_XAUI_10GFC_DDR), (VTSS_M_UPI_UPI_RX_OTN_FRMR_UPI_RX_OTN_FRMR_ENA_FRMR_ENA)} };


// register structures for mode TFI5_SDR

static static_cfg_t upi_tfi5_sdr_tbl[3] = { {DAYTONA_BLOCK_UPI, VTSS_UPI_UPI_CONFIG_UPI_RX_CONFIG(0), (VTSS_UPI_UPI_CONFIG_UPI_RX_CONFIG_RX_ENDIAN_TFI5_SDR | VTSS_UPI_UPI_CONFIG_UPI_RX_CONFIG_RX_DDR_MODE_TFI5_SDR | VTSS_UPI_UPI_CONFIG_UPI_RX_CONFIG_RX_PROTO_SEL_TFI5_SDR), (VTSS_M_UPI_UPI_CONFIG_UPI_RX_CONFIG_RX_ENDIAN | VTSS_M_UPI_UPI_CONFIG_UPI_RX_CONFIG_RX_DDR_MODE | VTSS_M_UPI_UPI_CONFIG_UPI_RX_CONFIG_RX_PROTO_SEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_UPI_CONFIG_UPI_TX_CONFIG(0), (VTSS_UPI_UPI_CONFIG_UPI_TX_CONFIG_TX_ENDIAN_TFI5_SDR | VTSS_UPI_UPI_CONFIG_UPI_TX_CONFIG_TX_DDR_MODE_TFI5_SDR | VTSS_UPI_UPI_CONFIG_UPI_TX_CONFIG_TX_PROTO_SEL_TFI5_SDR), (VTSS_M_UPI_UPI_CONFIG_UPI_TX_CONFIG_TX_ENDIAN | VTSS_M_UPI_UPI_CONFIG_UPI_TX_CONFIG_TX_DDR_MODE | VTSS_M_UPI_UPI_CONFIG_UPI_TX_CONFIG_TX_PROTO_SEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_UPI_RX_OTN_FRMR_UPI_RX_OTN_FRMR_ENA(0), (VTSS_UPI_UPI_RX_OTN_FRMR_UPI_RX_OTN_FRMR_ENA_FRMR_ENA_TFI5_SDR), (VTSS_M_UPI_UPI_RX_OTN_FRMR_UPI_RX_OTN_FRMR_ENA_FRMR_ENA)} };


// register structures for mode TFI5_DDR

static static_cfg_t upi_tfi5_ddr_tbl[3] = { {DAYTONA_BLOCK_UPI, VTSS_UPI_UPI_CONFIG_UPI_RX_CONFIG(0), (VTSS_UPI_UPI_CONFIG_UPI_RX_CONFIG_RX_ENDIAN_TFI5_DDR | VTSS_UPI_UPI_CONFIG_UPI_RX_CONFIG_RX_DDR_MODE_TFI5_DDR | VTSS_UPI_UPI_CONFIG_UPI_RX_CONFIG_RX_PROTO_SEL_TFI5_DDR), (VTSS_M_UPI_UPI_CONFIG_UPI_RX_CONFIG_RX_ENDIAN | VTSS_M_UPI_UPI_CONFIG_UPI_RX_CONFIG_RX_DDR_MODE | VTSS_M_UPI_UPI_CONFIG_UPI_RX_CONFIG_RX_PROTO_SEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_UPI_CONFIG_UPI_TX_CONFIG(0), (VTSS_UPI_UPI_CONFIG_UPI_TX_CONFIG_TX_ENDIAN_TFI5_DDR | VTSS_UPI_UPI_CONFIG_UPI_TX_CONFIG_TX_DDR_MODE_TFI5_DDR | VTSS_UPI_UPI_CONFIG_UPI_TX_CONFIG_TX_PROTO_SEL_TFI5_DDR), (VTSS_M_UPI_UPI_CONFIG_UPI_TX_CONFIG_TX_ENDIAN | VTSS_M_UPI_UPI_CONFIG_UPI_TX_CONFIG_TX_DDR_MODE | VTSS_M_UPI_UPI_CONFIG_UPI_TX_CONFIG_TX_PROTO_SEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_UPI_RX_OTN_FRMR_UPI_RX_OTN_FRMR_ENA(0), (VTSS_UPI_UPI_RX_OTN_FRMR_UPI_RX_OTN_FRMR_ENA_FRMR_ENA_TFI5_DDR), (VTSS_M_UPI_UPI_RX_OTN_FRMR_UPI_RX_OTN_FRMR_ENA_FRMR_ENA)} };


// register structures for mode SFI42_SDR

static static_cfg_t upi_sfi42_sdr_tbl[3] = { {DAYTONA_BLOCK_UPI, VTSS_UPI_UPI_CONFIG_UPI_RX_CONFIG(0), (VTSS_UPI_UPI_CONFIG_UPI_RX_CONFIG_RX_ENDIAN_SFI42_SDR | VTSS_UPI_UPI_CONFIG_UPI_RX_CONFIG_RX_DDR_MODE_SFI42_SDR | VTSS_UPI_UPI_CONFIG_UPI_RX_CONFIG_RX_PROTO_SEL_SFI42_SDR), (VTSS_M_UPI_UPI_CONFIG_UPI_RX_CONFIG_RX_ENDIAN | VTSS_M_UPI_UPI_CONFIG_UPI_RX_CONFIG_RX_DDR_MODE | VTSS_M_UPI_UPI_CONFIG_UPI_RX_CONFIG_RX_PROTO_SEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_UPI_CONFIG_UPI_TX_CONFIG(0), (VTSS_UPI_UPI_CONFIG_UPI_TX_CONFIG_TX_ENDIAN_SFI42_SDR | VTSS_UPI_UPI_CONFIG_UPI_TX_CONFIG_TX_DDR_MODE_SFI42_SDR | VTSS_UPI_UPI_CONFIG_UPI_TX_CONFIG_TX_PROTO_SEL_SFI42_SDR), (VTSS_M_UPI_UPI_CONFIG_UPI_TX_CONFIG_TX_ENDIAN | VTSS_M_UPI_UPI_CONFIG_UPI_TX_CONFIG_TX_DDR_MODE | VTSS_M_UPI_UPI_CONFIG_UPI_TX_CONFIG_TX_PROTO_SEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_UPI_RX_OTN_FRMR_UPI_RX_OTN_FRMR_ENA(0), (VTSS_UPI_UPI_RX_OTN_FRMR_UPI_RX_OTN_FRMR_ENA_FRMR_ENA_SFI42_SDR), (VTSS_M_UPI_UPI_RX_OTN_FRMR_UPI_RX_OTN_FRMR_ENA_FRMR_ENA)} };


// register structures for mode SFI42_DDR

static static_cfg_t upi_sfi42_ddr_tbl[3] = { {DAYTONA_BLOCK_UPI, VTSS_UPI_UPI_CONFIG_UPI_RX_CONFIG(0), (VTSS_UPI_UPI_CONFIG_UPI_RX_CONFIG_RX_ENDIAN_SFI42_DDR | VTSS_UPI_UPI_CONFIG_UPI_RX_CONFIG_RX_DDR_MODE_SFI42_DDR | VTSS_UPI_UPI_CONFIG_UPI_RX_CONFIG_RX_PROTO_SEL_SFI42_DDR), (VTSS_M_UPI_UPI_CONFIG_UPI_RX_CONFIG_RX_ENDIAN | VTSS_M_UPI_UPI_CONFIG_UPI_RX_CONFIG_RX_DDR_MODE | VTSS_M_UPI_UPI_CONFIG_UPI_RX_CONFIG_RX_PROTO_SEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_UPI_CONFIG_UPI_TX_CONFIG(0), (VTSS_UPI_UPI_CONFIG_UPI_TX_CONFIG_TX_ENDIAN_SFI42_DDR | VTSS_UPI_UPI_CONFIG_UPI_TX_CONFIG_TX_DDR_MODE_SFI42_DDR | VTSS_UPI_UPI_CONFIG_UPI_TX_CONFIG_TX_PROTO_SEL_SFI42_DDR), (VTSS_M_UPI_UPI_CONFIG_UPI_TX_CONFIG_TX_ENDIAN | VTSS_M_UPI_UPI_CONFIG_UPI_TX_CONFIG_TX_DDR_MODE | VTSS_M_UPI_UPI_CONFIG_UPI_TX_CONFIG_TX_PROTO_SEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_UPI_RX_OTN_FRMR_UPI_RX_OTN_FRMR_ENA(0), (VTSS_UPI_UPI_RX_OTN_FRMR_UPI_RX_OTN_FRMR_ENA_FRMR_ENA_SFI42_DDR), (VTSS_M_UPI_UPI_RX_OTN_FRMR_UPI_RX_OTN_FRMR_ENA_FRMR_ENA)} };


// register structures for mode SFI42_SDR_FRMR

static static_cfg_t upi_sfi42_sdr_frmr_tbl[3] = { {DAYTONA_BLOCK_UPI, VTSS_UPI_UPI_CONFIG_UPI_RX_CONFIG(0), (VTSS_UPI_UPI_CONFIG_UPI_RX_CONFIG_RX_ENDIAN_SFI42_SDR_FRMR | VTSS_UPI_UPI_CONFIG_UPI_RX_CONFIG_RX_DDR_MODE_SFI42_SDR_FRMR | VTSS_UPI_UPI_CONFIG_UPI_RX_CONFIG_RX_PROTO_SEL_SFI42_SDR_FRMR), (VTSS_M_UPI_UPI_CONFIG_UPI_RX_CONFIG_RX_ENDIAN | VTSS_M_UPI_UPI_CONFIG_UPI_RX_CONFIG_RX_DDR_MODE | VTSS_M_UPI_UPI_CONFIG_UPI_RX_CONFIG_RX_PROTO_SEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_UPI_CONFIG_UPI_TX_CONFIG(0), (VTSS_UPI_UPI_CONFIG_UPI_TX_CONFIG_TX_ENDIAN_SFI42_SDR_FRMR | VTSS_UPI_UPI_CONFIG_UPI_TX_CONFIG_TX_DDR_MODE_SFI42_SDR_FRMR | VTSS_UPI_UPI_CONFIG_UPI_TX_CONFIG_TX_PROTO_SEL_SFI42_SDR_FRMR), (VTSS_M_UPI_UPI_CONFIG_UPI_TX_CONFIG_TX_ENDIAN | VTSS_M_UPI_UPI_CONFIG_UPI_TX_CONFIG_TX_DDR_MODE | VTSS_M_UPI_UPI_CONFIG_UPI_TX_CONFIG_TX_PROTO_SEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_UPI_RX_OTN_FRMR_UPI_RX_OTN_FRMR_ENA(0), (VTSS_UPI_UPI_RX_OTN_FRMR_UPI_RX_OTN_FRMR_ENA_FRMR_ENA_SFI42_SDR_FRMR), (VTSS_M_UPI_UPI_RX_OTN_FRMR_UPI_RX_OTN_FRMR_ENA_FRMR_ENA)} };


// register structures for mode SFI42_DDR_FRMR

static static_cfg_t upi_sfi42_ddr_frmr_tbl[3] = { {DAYTONA_BLOCK_UPI, VTSS_UPI_UPI_CONFIG_UPI_RX_CONFIG(0), (VTSS_UPI_UPI_CONFIG_UPI_RX_CONFIG_RX_ENDIAN_SFI42_DDR_FRMR | VTSS_UPI_UPI_CONFIG_UPI_RX_CONFIG_RX_DDR_MODE_SFI42_DDR_FRMR | VTSS_UPI_UPI_CONFIG_UPI_RX_CONFIG_RX_PROTO_SEL_SFI42_DDR_FRMR), (VTSS_M_UPI_UPI_CONFIG_UPI_RX_CONFIG_RX_ENDIAN | VTSS_M_UPI_UPI_CONFIG_UPI_RX_CONFIG_RX_DDR_MODE | VTSS_M_UPI_UPI_CONFIG_UPI_RX_CONFIG_RX_PROTO_SEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_UPI_CONFIG_UPI_TX_CONFIG(0), (VTSS_UPI_UPI_CONFIG_UPI_TX_CONFIG_TX_ENDIAN_SFI42_DDR_FRMR | VTSS_UPI_UPI_CONFIG_UPI_TX_CONFIG_TX_DDR_MODE_SFI42_DDR_FRMR | VTSS_UPI_UPI_CONFIG_UPI_TX_CONFIG_TX_PROTO_SEL_SFI42_DDR_FRMR), (VTSS_M_UPI_UPI_CONFIG_UPI_TX_CONFIG_TX_ENDIAN | VTSS_M_UPI_UPI_CONFIG_UPI_TX_CONFIG_TX_DDR_MODE | VTSS_M_UPI_UPI_CONFIG_UPI_TX_CONFIG_TX_PROTO_SEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_UPI_RX_OTN_FRMR_UPI_RX_OTN_FRMR_ENA(0), (VTSS_UPI_UPI_RX_OTN_FRMR_UPI_RX_OTN_FRMR_ENA_FRMR_ENA_SFI42_DDR_FRMR), (VTSS_M_UPI_UPI_RX_OTN_FRMR_UPI_RX_OTN_FRMR_ENA_FRMR_ENA)} };


// register structures for mode UNUSED

static static_cfg_t upi_unused_tbl[3] = { {DAYTONA_BLOCK_UPI, VTSS_UPI_UPI_CONFIG_UPI_RX_CONFIG(0), (VTSS_UPI_UPI_CONFIG_UPI_RX_CONFIG_RX_ENDIAN_UNUSED | VTSS_UPI_UPI_CONFIG_UPI_RX_CONFIG_RX_DDR_MODE_UNUSED | VTSS_UPI_UPI_CONFIG_UPI_RX_CONFIG_RX_PROTO_SEL_UNUSED), (VTSS_M_UPI_UPI_CONFIG_UPI_RX_CONFIG_RX_ENDIAN | VTSS_M_UPI_UPI_CONFIG_UPI_RX_CONFIG_RX_DDR_MODE | VTSS_M_UPI_UPI_CONFIG_UPI_RX_CONFIG_RX_PROTO_SEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_UPI_CONFIG_UPI_TX_CONFIG(0), (VTSS_UPI_UPI_CONFIG_UPI_TX_CONFIG_TX_ENDIAN_UNUSED | VTSS_UPI_UPI_CONFIG_UPI_TX_CONFIG_TX_DDR_MODE_UNUSED | VTSS_UPI_UPI_CONFIG_UPI_TX_CONFIG_TX_PROTO_SEL_UNUSED), (VTSS_M_UPI_UPI_CONFIG_UPI_TX_CONFIG_TX_ENDIAN | VTSS_M_UPI_UPI_CONFIG_UPI_TX_CONFIG_TX_DDR_MODE | VTSS_M_UPI_UPI_CONFIG_UPI_TX_CONFIG_TX_PROTO_SEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_UPI_RX_OTN_FRMR_UPI_RX_OTN_FRMR_ENA(0), (VTSS_UPI_UPI_RX_OTN_FRMR_UPI_RX_OTN_FRMR_ENA_FRMR_ENA_UNUSED), (VTSS_M_UPI_UPI_RX_OTN_FRMR_UPI_RX_OTN_FRMR_ENA_FRMR_ENA)} };


static const static_cfg_t *upi_config_table[BM_UPI_LAST] = {
    upi_xaui_10ge_sdr_tbl,
    upi_xaui_10ge_ddr_tbl,
    upi_xaui_10gfc_sdr_tbl,
    upi_xaui_10gfc_ddr_tbl,
    upi_tfi5_sdr_tbl,
    upi_tfi5_ddr_tbl,
    upi_sfi42_sdr_tbl,
    upi_sfi42_ddr_tbl,
    upi_sfi42_sdr_frmr_tbl,
    upi_sfi42_ddr_frmr_tbl,
    upi_unused_tbl,
};

