/***************************************************************************
 *     Copyright (c) 1999-2013, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Apr 19 14:05:37 2013
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 * 
 ***************************************************************************/

#ifndef BCHP_AFEC1_2_H__
#define BCHP_AFEC1_2_H__

/***************************************************************************
 *AFEC1_2 - 2 AFEC Register Set for Channel 1
 ***************************************************************************/
#define BCHP_AFEC1_2_RST                         0x01262000 /* AFEC core channel-based reset register */
#define BCHP_AFEC1_2_CNTR_CTRL                   0x01262004 /* AFEC counter-control register */
#define BCHP_AFEC1_2_MODCOD_PARAM_0              0x01262008 /* AFEC MODCOD parameter register */
#define BCHP_AFEC1_2_MODCOD_PARAM_1              0x0126200c /* AFEC MODCOD parameter register */
#define BCHP_AFEC1_2_MODCOD_STATS_CONFIG         0x01262010 /* MODCOD statistics configuration block */
#define BCHP_AFEC1_2_LDPC_ITER_CNT               0x01262014 /* LDPC Iteration counter */
#define BCHP_AFEC1_2_LDPC_FAIL_CNT               0x01262018 /* LDPC FAIL COUNTER */
#define BCHP_AFEC1_2_LDPC_FRM_CNT                0x0126201c /* LDPC FRAME COUNTER */
#define BCHP_AFEC1_2_LDPC_CONFIG                 0x01262020 /* LDPC Configuration Register */
#define BCHP_AFEC1_2_LDPC_STATUS                 0x01262024 /* LDPC Status Register */
#define BCHP_AFEC1_2_LDPC_MET_CRC                0x01262028 /* Metric Generator Signature */
#define BCHP_AFEC1_2_LDPC_EDGE_CRC               0x0126202c /* Edge Output Signature */
#define BCHP_AFEC1_2_LDPC_PSL_CTL                0x01262030 /* Power Saving Loop Control register */
#define BCHP_AFEC1_2_LDPC_PSL_INT_THRES          0x01262034 /* PSL Integrator Threshold */
#define BCHP_AFEC1_2_LDPC_PSL_INT                0x01262038 /* PSL Integrator Value */
#define BCHP_AFEC1_2_LDPC_PSL_AVE                0x0126203c /* PSL Integrator Average Value */
#define BCHP_AFEC1_2_LDPC_PSL_XCS                0x01262040 /* PSL Excess Value */
#define BCHP_AFEC1_2_LDPC_PSL_FILTER             0x01262044 /* PSL Filter for ACM */
#define BCHP_AFEC1_2_BCH_TPSIG                   0x01262050 /* BCH Block Signature Analyzer */
#define BCHP_AFEC1_2_BCH_SMTH_FIFO_MIN_LEVEL     0x01262054 /* BCH Smoother Fifo Min Level */
#define BCHP_AFEC1_2_BCH_SMTH_FIFO_MAX_LEVEL     0x01262058 /* BCH Smoother Fifo Max Level */
#define BCHP_AFEC1_2_BCH_CTRL                    0x01262064 /* BCH Decoder Control Register */
#define BCHP_AFEC1_2_BCH_DECNBLK                 0x01262068 /* BCH Number of Block Counter */
#define BCHP_AFEC1_2_BCH_DECCBLK                 0x0126206c /* BCH Number of Corrected Block Counter */
#define BCHP_AFEC1_2_BCH_DECBBLK                 0x01262070 /* BCH Number of Bad Block Counter */
#define BCHP_AFEC1_2_BCH_DECCBIT                 0x01262074 /* BCH Number of Corrected Bit Counter */
#define BCHP_AFEC1_2_BCH_DECMCOR                 0x01262078 /* BCH Number of Miscorrected Block Counter */
#define BCHP_AFEC1_2_BCH_BBHDR0                  0x0126207c /* BBHEADER Register 0 */
#define BCHP_AFEC1_2_BCH_BBHDR1                  0x01262080 /* BBHEADER Register 1 */
#define BCHP_AFEC1_2_BCH_BBHDR2                  0x01262084 /* BBHEADER Register 2 */
#define BCHP_AFEC1_2_BCH_BBHDR3                  0x01262088 /* BBHEADER Register 3 */
#define BCHP_AFEC1_2_BCH_BBHDR4                  0x0126208c /* BBHEADER Register 4 */
#define BCHP_AFEC1_2_BCH_BBHDR5                  0x012620c0 /* BBHEADER Register 5 */
#define BCHP_AFEC1_2_BCH_MPLCK                   0x012620c4 /* MPEG Lock Detector Configuration Register */
#define BCHP_AFEC1_2_BCH_MPCFG                   0x012620c8 /* MPEG Packetizer Configuration Register */
#define BCHP_AFEC1_2_BCH_SMCFG                   0x012620cc /* Smoother FIFO Configuration Register */
#define BCHP_AFEC1_2_CH_FRMCYCLES                0x01262a00 /* Channel frame period  Register */
#define BCHP_AFEC1_2_BIST_PARAM_0                0x01262a04 /* Channel-based BIST Configuration Register 0 */
#define BCHP_AFEC1_2_BIST_PARAM_1                0x01262a08 /* Channel-based BIST Configuration Register 1 */
#define BCHP_AFEC1_2_FAKEFRM_PARAM               0x01262a0c /* Parameters related to the fake frame generation during early termination */

#endif /* #ifndef BCHP_AFEC1_2_H__ */

/* End of File */
