{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 24 20:48:21 2015 " "Info: Processing started: Tue Nov 24 20:48:21 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off busComparator -c busComparator " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off busComparator -c busComparator" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/outputctrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/outputctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 outputCtrl " "Info: Found entity 1: outputCtrl" {  } { { "src/outputCtrl.v" "" { Text "E:/MyProject/My_project/Altera/busComparator/src/outputCtrl.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/outputblock.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/outputblock.v" { { "Info" "ISGN_ENTITY_NAME" "1 outputBlock " "Info: Found entity 1: outputBlock" {  } { { "src/outputBlock.v" "" { Text "E:/MyProject/My_project/Altera/busComparator/src/outputBlock.v" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "CRC16D64.v(48) " "Warning (10273): Verilog HDL warning at CRC16D64.v(48): extended using \"x\" or \"z\"" {  } { { "src/CRC16D64.v" "" { Text "E:/MyProject/My_project/Altera/busComparator/src/CRC16D64.v" 48 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "CRC16D64.v(56) " "Warning (10273): Verilog HDL warning at CRC16D64.v(56): extended using \"x\" or \"z\"" {  } { { "src/CRC16D64.v" "" { Text "E:/MyProject/My_project/Altera/busComparator/src/CRC16D64.v" 56 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "CRC16D64.v(109) " "Warning (10273): Verilog HDL warning at CRC16D64.v(109): extended using \"x\" or \"z\"" {  } { { "src/CRC16D64.v" "" { Text "E:/MyProject/My_project/Altera/busComparator/src/CRC16D64.v" 109 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/crc16d64.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/crc16d64.v" { { "Info" "ISGN_ENTITY_NAME" "1 CRC16D64 " "Info: Found entity 1: CRC16D64" {  } { { "src/CRC16D64.v" "" { Text "E:/MyProject/My_project/Altera/busComparator/src/CRC16D64.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/crc16d8.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/crc16d8.v" { { "Info" "ISGN_ENTITY_NAME" "1 CRC16D8 " "Info: Found entity 1: CRC16D8" {  } { { "src/CRC16D8.v" "" { Text "E:/MyProject/My_project/Altera/busComparator/src/CRC16D8.v" 23 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/comptop.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/comptop.v" { { "Info" "ISGN_ENTITY_NAME" "1 compTop " "Info: Found entity 1: compTop" {  } { { "src/compTop.v" "" { Text "E:/MyProject/My_project/Altera/busComparator/src/compTop.v" 20 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "compD48.v(43) " "Warning (10273): Verilog HDL warning at compD48.v(43): extended using \"x\" or \"z\"" {  } { { "src/compD48.v" "" { Text "E:/MyProject/My_project/Altera/busComparator/src/compD48.v" 43 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "compD48.v(44) " "Warning (10273): Verilog HDL warning at compD48.v(44): extended using \"x\" or \"z\"" {  } { { "src/compD48.v" "" { Text "E:/MyProject/My_project/Altera/busComparator/src/compD48.v" 44 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/compd48.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/compd48.v" { { "Info" "ISGN_ENTITY_NAME" "1 compD48 " "Info: Found entity 1: compD48" {  } { { "src/compD48.v" "" { Text "E:/MyProject/My_project/Altera/busComparator/src/compD48.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "compCtrl.v(77) " "Warning (10273): Verilog HDL warning at compCtrl.v(77): extended using \"x\" or \"z\"" {  } { { "src/compCtrl.v" "" { Text "E:/MyProject/My_project/Altera/busComparator/src/compCtrl.v" 77 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "compCtrl.v(78) " "Warning (10273): Verilog HDL warning at compCtrl.v(78): extended using \"x\" or \"z\"" {  } { { "src/compCtrl.v" "" { Text "E:/MyProject/My_project/Altera/busComparator/src/compCtrl.v" 78 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "compCtrl.v(116) " "Warning (10273): Verilog HDL warning at compCtrl.v(116): extended using \"x\" or \"z\"" {  } { { "src/compCtrl.v" "" { Text "E:/MyProject/My_project/Altera/busComparator/src/compCtrl.v" 116 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "compCtrl.v(117) " "Warning (10273): Verilog HDL warning at compCtrl.v(117): extended using \"x\" or \"z\"" {  } { { "src/compCtrl.v" "" { Text "E:/MyProject/My_project/Altera/busComparator/src/compCtrl.v" 117 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "compCtrl.v(152) " "Warning (10273): Verilog HDL warning at compCtrl.v(152): extended using \"x\" or \"z\"" {  } { { "src/compCtrl.v" "" { Text "E:/MyProject/My_project/Altera/busComparator/src/compCtrl.v" 152 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "compCtrl.v(153) " "Warning (10273): Verilog HDL warning at compCtrl.v(153): extended using \"x\" or \"z\"" {  } { { "src/compCtrl.v" "" { Text "E:/MyProject/My_project/Altera/busComparator/src/compCtrl.v" 153 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/compctrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/compctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 compCtrl " "Info: Found entity 1: compCtrl" {  } { { "src/compCtrl.v" "" { Text "E:/MyProject/My_project/Altera/busComparator/src/compCtrl.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/clkdiv.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/clkdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkDiv " "Info: Found entity 1: clkDiv" {  } { { "src/clkDiv.v" "" { Text "E:/MyProject/My_project/Altera/busComparator/src/clkDiv.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buscomparator.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file buscomparator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 busComparator " "Info: Found entity 1: busComparator" {  } { { "busComparator.bdf" "" { Schematic "E:/MyProject/My_project/Altera/busComparator/busComparator.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "busComparator " "Info: Elaborating entity \"busComparator\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compTop compTop:comparator " "Info: Elaborating entity \"compTop\" for hierarchy \"compTop:comparator\"" {  } { { "busComparator.bdf" "comparator" { Schematic "E:/MyProject/My_project/Altera/busComparator/busComparator.bdf" { { 152 208 456 344 "comparator" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC16D8 compTop:comparator\|CRC16D8:CRC16D8_1 " "Info: Elaborating entity \"CRC16D8\" for hierarchy \"compTop:comparator\|CRC16D8:CRC16D8_1\"" {  } { { "src/compTop.v" "CRC16D8_1" { Text "E:/MyProject/My_project/Altera/busComparator/src/compTop.v" 75 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC16D64 compTop:comparator\|CRC16D64:CRC16D64_1 " "Info: Elaborating entity \"CRC16D64\" for hierarchy \"compTop:comparator\|CRC16D64:CRC16D64_1\"" {  } { { "src/compTop.v" "CRC16D64_1" { Text "E:/MyProject/My_project/Altera/busComparator/src/compTop.v" 114 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkDiv compTop:comparator\|clkDiv:clkDiv_0 " "Info: Elaborating entity \"clkDiv\" for hierarchy \"compTop:comparator\|clkDiv:clkDiv_0\"" {  } { { "src/compTop.v" "clkDiv_0" { Text "E:/MyProject/My_project/Altera/busComparator/src/compTop.v" 162 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compCtrl compTop:comparator\|compCtrl:compCtrl_1 " "Info: Elaborating entity \"compCtrl\" for hierarchy \"compTop:comparator\|compCtrl:compCtrl_1\"" {  } { { "src/compTop.v" "compCtrl_1" { Text "E:/MyProject/My_project/Altera/busComparator/src/compTop.v" 183 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compD48 compTop:comparator\|compD48:compD48_1 " "Info: Elaborating entity \"compD48\" for hierarchy \"compTop:comparator\|compD48:compD48_1\"" {  } { { "src/compTop.v" "compD48_1" { Text "E:/MyProject/My_project/Altera/busComparator/src/compTop.v" 213 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outputCtrl compTop:comparator\|outputCtrl:outputCtrl_1 " "Info: Elaborating entity \"outputCtrl\" for hierarchy \"compTop:comparator\|outputCtrl:outputCtrl_1\"" {  } { { "src/compTop.v" "outputCtrl_1" { Text "E:/MyProject/My_project/Altera/busComparator/src/compTop.v" 238 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outputBlock compTop:comparator\|outputBlock:outputBlock_0 " "Info: Elaborating entity \"outputBlock\" for hierarchy \"compTop:comparator\|outputBlock:outputBlock_0\"" {  } { { "src/compTop.v" "outputBlock_0" { Text "E:/MyProject/My_project/Altera/busComparator/src/compTop.v" 266 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "src/CRC16D8.v" "" { Text "E:/MyProject/My_project/Altera/busComparator/src/CRC16D8.v" 41 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "36 36 " "Info: 36 registers lost all their fanouts during netlist optimizations. The first 36 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "compTop:comparator\|outputCtrl:outputCtrl_2\|state~7 " "Info: Register \"compTop:comparator\|outputCtrl:outputCtrl_2\|state~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "compTop:comparator\|outputCtrl:outputCtrl_1\|state~7 " "Info: Register \"compTop:comparator\|outputCtrl:outputCtrl_1\|state~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "compTop:comparator\|compD48:compD48_2\|state~4 " "Info: Register \"compTop:comparator\|compD48:compD48_2\|state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "compTop:comparator\|compD48:compD48_2\|state~5 " "Info: Register \"compTop:comparator\|compD48:compD48_2\|state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "compTop:comparator\|compD48:compD48_1\|state~4 " "Info: Register \"compTop:comparator\|compD48:compD48_1\|state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "compTop:comparator\|compD48:compD48_1\|state~5 " "Info: Register \"compTop:comparator\|compD48:compD48_1\|state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "compTop:comparator\|compCtrl:compCtrl_2\|state~7 " "Info: Register \"compTop:comparator\|compCtrl:compCtrl_2\|state~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "compTop:comparator\|compCtrl:compCtrl_2\|state~8 " "Info: Register \"compTop:comparator\|compCtrl:compCtrl_2\|state~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "compTop:comparator\|compCtrl:compCtrl_1\|state~7 " "Info: Register \"compTop:comparator\|compCtrl:compCtrl_1\|state~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "compTop:comparator\|compCtrl:compCtrl_1\|state~8 " "Info: Register \"compTop:comparator\|compCtrl:compCtrl_1\|state~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "compTop:comparator\|CRC16D64:CRC16D64_4\|oneByte~2 " "Info: Register \"compTop:comparator\|CRC16D64:CRC16D64_4\|oneByte~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "compTop:comparator\|CRC16D64:CRC16D64_4\|oneByte~3 " "Info: Register \"compTop:comparator\|CRC16D64:CRC16D64_4\|oneByte~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "compTop:comparator\|CRC16D64:CRC16D64_4\|oneByte~4 " "Info: Register \"compTop:comparator\|CRC16D64:CRC16D64_4\|oneByte~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "compTop:comparator\|CRC16D64:CRC16D64_4\|state~7 " "Info: Register \"compTop:comparator\|CRC16D64:CRC16D64_4\|state~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "compTop:comparator\|CRC16D64:CRC16D64_4\|state~8 " "Info: Register \"compTop:comparator\|CRC16D64:CRC16D64_4\|state~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "compTop:comparator\|CRC16D64:CRC16D64_3\|oneByte~2 " "Info: Register \"compTop:comparator\|CRC16D64:CRC16D64_3\|oneByte~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "compTop:comparator\|CRC16D64:CRC16D64_3\|oneByte~3 " "Info: Register \"compTop:comparator\|CRC16D64:CRC16D64_3\|oneByte~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "compTop:comparator\|CRC16D64:CRC16D64_3\|oneByte~4 " "Info: Register \"compTop:comparator\|CRC16D64:CRC16D64_3\|oneByte~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "compTop:comparator\|CRC16D64:CRC16D64_3\|state~7 " "Info: Register \"compTop:comparator\|CRC16D64:CRC16D64_3\|state~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "compTop:comparator\|CRC16D64:CRC16D64_3\|state~8 " "Info: Register \"compTop:comparator\|CRC16D64:CRC16D64_3\|state~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "compTop:comparator\|CRC16D64:CRC16D64_2\|oneByte~2 " "Info: Register \"compTop:comparator\|CRC16D64:CRC16D64_2\|oneByte~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "compTop:comparator\|CRC16D64:CRC16D64_2\|oneByte~3 " "Info: Register \"compTop:comparator\|CRC16D64:CRC16D64_2\|oneByte~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "compTop:comparator\|CRC16D64:CRC16D64_2\|oneByte~4 " "Info: Register \"compTop:comparator\|CRC16D64:CRC16D64_2\|oneByte~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "compTop:comparator\|CRC16D64:CRC16D64_2\|state~7 " "Info: Register \"compTop:comparator\|CRC16D64:CRC16D64_2\|state~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "compTop:comparator\|CRC16D64:CRC16D64_2\|state~8 " "Info: Register \"compTop:comparator\|CRC16D64:CRC16D64_2\|state~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "compTop:comparator\|CRC16D64:CRC16D64_1\|oneByte~2 " "Info: Register \"compTop:comparator\|CRC16D64:CRC16D64_1\|oneByte~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "compTop:comparator\|CRC16D64:CRC16D64_1\|oneByte~3 " "Info: Register \"compTop:comparator\|CRC16D64:CRC16D64_1\|oneByte~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "compTop:comparator\|CRC16D64:CRC16D64_1\|oneByte~4 " "Info: Register \"compTop:comparator\|CRC16D64:CRC16D64_1\|oneByte~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "compTop:comparator\|CRC16D64:CRC16D64_1\|state~7 " "Info: Register \"compTop:comparator\|CRC16D64:CRC16D64_1\|state~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "compTop:comparator\|CRC16D64:CRC16D64_1\|state~8 " "Info: Register \"compTop:comparator\|CRC16D64:CRC16D64_1\|state~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "compTop:comparator\|compD48:compD48_2\|state.TRUE " "Info: Register \"compTop:comparator\|compD48:compD48_2\|state.TRUE\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "compTop:comparator\|compD48:compD48_1\|state.TRUE " "Info: Register \"compTop:comparator\|compD48:compD48_1\|state.TRUE\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "compTop:comparator\|outputCtrl:outputCtrl_1\|state.LOCK " "Info: Register \"compTop:comparator\|outputCtrl:outputCtrl_1\|state.LOCK\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "compTop:comparator\|clkDiv:clkDiv_0\|clkCount\[5\] " "Info: Register \"compTop:comparator\|clkDiv:clkDiv_0\|clkCount\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "compTop:comparator\|clkDiv:clkDiv_0\|clkCount\[6\] " "Info: Register \"compTop:comparator\|clkDiv:clkDiv_0\|clkCount\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "compTop:comparator\|clkDiv:clkDiv_0\|clkCount\[7\] " "Info: Register \"compTop:comparator\|clkDiv:clkDiv_0\|clkCount\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/MyProject/My_project/Altera/busComparator/busComparator.map.smsg " "Info: Generated suppressed messages file E:/MyProject/My_project/Altera/busComparator/busComparator.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "920 " "Info: Implemented 920 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "134 " "Info: Implemented 134 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Info: Implemented 4 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "782 " "Info: Implemented 782 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "345 " "Info: Peak virtual memory: 345 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 24 20:48:24 2015 " "Info: Processing ended: Tue Nov 24 20:48:24 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
