# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../../../../../bin/Xilinx/2025.1/data/rsb/busdef" \
"../../../../task1_2.srcs/sources_1/new/top.v" \
"../../../../task1_2.srcs/sim_1/imports/new/top_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
