Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o E:/Master Degree/VSOIZM/vsoizm/Practice/TB_CONVOLUTION_MODULE_TEST_isim_beh.exe -prj E:/Master Degree/VSOIZM/vsoizm/Practice/TB_CONVOLUTION_MODULE_TEST_beh.prj work.TB_CONVOLUTION_MODULE_TEST 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Parsing VHDL file "E:/Master Degree/VSOIZM/vsoizm/Practice/REG.vhd" into library work
Parsing VHDL file "E:/Master Degree/VSOIZM/vsoizm/Practice/DBL_IN_REG.vhd" into library work
Parsing VHDL file "E:/Master Degree/VSOIZM/vsoizm/Practice/ConvolutionPack.vhd" into library work
Parsing VHDL file "E:/Master Degree/VSOIZM/vsoizm/Practice/LINE_REG.vhd" into library work
Parsing VHDL file "E:/Master Degree/VSOIZM/vsoizm/Practice/LINE_OPERATOR.vhd" into library work
Parsing VHDL file "E:/Master Degree/VSOIZM/vsoizm/Practice/DIVIDER.vhd" into library work
Parsing VHDL file "E:/Master Degree/VSOIZM/vsoizm/Practice/KERNEL.vhd" into library work
Parsing VHDL file "E:/Master Degree/VSOIZM/vsoizm/Practice/CONVOLUTION_OPERATOR.vhd" into library work
Parsing VHDL file "E:/Master Degree/VSOIZM/vsoizm/Practice/CONVOLUTION_MODULE.vhd" into library work
Parsing VHDL file "E:/Master Degree/VSOIZM/vsoizm/Practice/TB_CONVOLUTION_MODULE_TEST.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package textio
Compiling package convolutionpack
Compiling architecture behavioral of entity REG [\REG(8)\]
Compiling architecture behavioral of entity DBL_IN_REG [\DBL_IN_REG(8)\]
Compiling architecture behavioral of entity LINE_REG [\LINE_REG(9,9,8)\]
Compiling architecture behavioral of entity KERNEL [\KERNEL(9,8)\]
Compiling architecture behavioral of entity LINE_REG [\LINE_REG(256,9,8)\]
Compiling architecture behavioral of entity LINE_OPERATOR [\LINE_OPERATOR(256,9,8)\]
Compiling architecture behavioral of entity DIVIDER [\DIVIDER(8)\]
Compiling architecture behavioral of entity CONVOLUTION_OPERATOR [\CONVOLUTION_OPERATOR(256,9,8)\]
Compiling architecture behavioral of entity CONVOLUTION_MODULE [\CONVOLUTION_MODULE(256,9,8)\]
Compiling architecture behavior of entity tb_convolution_module_test
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 24 VHDL Units
Built simulation executable E:/Master Degree/VSOIZM/vsoizm/Practice/TB_CONVOLUTION_MODULE_TEST_isim_beh.exe
Fuse Memory Usage: 122360 KB
Fuse CPU Usage: 2968 ms
