// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module canny_hysterisis (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        supressed_data_stream_V_dout,
        supressed_data_stream_V_empty_n,
        supressed_data_stream_V_read,
        hysterisis_Image_data_stream_V_din,
        hysterisis_Image_data_stream_V_full_n,
        hysterisis_Image_data_stream_V_write
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 3'b1;
parameter    ap_ST_st2_fsm_1 = 3'b10;
parameter    ap_ST_pp0_stg0_fsm_2 = 3'b100;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_const_lv11_400 = 11'b10000000000;
parameter    ap_const_lv11_1 = 11'b1;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv10_0 = 10'b0000000000;
parameter    ap_const_lv11_3FF = 11'b1111111111;
parameter    ap_const_lv8_A0 = 8'b10100000;
parameter    ap_const_lv8_DC = 8'b11011100;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [7:0] supressed_data_stream_V_dout;
input   supressed_data_stream_V_empty_n;
output   supressed_data_stream_V_read;
output  [7:0] hysterisis_Image_data_stream_V_din;
input   hysterisis_Image_data_stream_V_full_n;
output   hysterisis_Image_data_stream_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg supressed_data_stream_V_read;
reg hysterisis_Image_data_stream_V_write;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm = 3'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_22;
reg   [10:0] p_2_reg_153;
wire   [0:0] exitcond2_fu_164_p2;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_bdd_46;
wire   [10:0] i_V_fu_170_p2;
reg   [10:0] i_V_reg_491;
wire   [0:0] icmp_fu_186_p2;
reg   [0:0] icmp_reg_496;
wire   [0:0] notlhs_fu_192_p2;
reg   [0:0] notlhs_reg_501;
wire   [0:0] tmp_s_fu_198_p2;
reg   [0:0] tmp_s_reg_506;
wire   [0:0] exitcond_fu_204_p2;
reg   [0:0] exitcond_reg_511;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_2;
reg    ap_sig_bdd_66;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg    ap_reg_ppiten_pp0_it3 = 1'b0;
reg   [0:0] or_cond6_reg_583;
reg   [0:0] ap_reg_ppstg_or_cond6_reg_583_pp0_it3;
reg    ap_sig_bdd_84;
reg    ap_reg_ppiten_pp0_it4 = 1'b0;
wire   [10:0] j_V_fu_210_p2;
reg   [9:0] Buffer_val_1_addr_reg_520;
reg   [9:0] ap_reg_ppstg_Buffer_val_1_addr_reg_520_pp0_it1;
reg   [9:0] Buffer_val_0_addr_reg_526;
wire   [0:0] icmp2_fu_232_p2;
reg   [0:0] icmp2_reg_532;
wire   [0:0] tmp9_fu_250_p2;
reg   [0:0] tmp9_reg_537;
wire   [0:0] tmp10_fu_255_p2;
reg   [0:0] tmp10_reg_542;
wire   [7:0] Buffer_val_1_q0;
reg   [7:0] temp2_reg_547;
wire   [7:0] Buffer_val_0_q0;
reg   [7:0] temp1_reg_552;
wire   [0:0] tmp1_fu_284_p2;
reg   [0:0] tmp1_reg_558;
wire   [0:0] tmp_27_fu_313_p2;
reg   [0:0] tmp_27_reg_563;
wire   [0:0] tmp3_fu_331_p2;
reg   [0:0] tmp3_reg_568;
wire   [0:0] tmp4_fu_337_p2;
reg   [0:0] tmp4_reg_573;
wire   [0:0] tmp8_fu_343_p2;
reg   [0:0] tmp8_reg_578;
wire   [0:0] or_cond6_fu_349_p2;
reg   [0:0] ap_reg_ppstg_or_cond6_reg_583_pp0_it2;
wire   [0:0] or_cond8_fu_392_p2;
reg   [0:0] or_cond8_reg_587;
wire   [0:0] tmp2_fu_406_p2;
reg   [0:0] tmp2_reg_592;
wire   [0:0] tmp6_fu_410_p2;
reg   [0:0] tmp6_reg_597;
wire   [0:0] tmp7_fu_415_p2;
reg   [0:0] tmp7_reg_602;
wire   [0:0] tmp_31_fu_434_p2;
reg   [0:0] tmp_31_reg_607;
wire   [9:0] Buffer_val_0_address0;
reg    Buffer_val_0_ce0;
wire   [9:0] Buffer_val_0_address1;
reg    Buffer_val_0_ce1;
reg    Buffer_val_0_we1;
wire   [7:0] Buffer_val_0_d1;
wire   [9:0] Buffer_val_1_address0;
reg    Buffer_val_1_ce0;
wire   [9:0] Buffer_val_1_address1;
reg    Buffer_val_1_ce1;
reg    Buffer_val_1_we1;
wire   [7:0] Buffer_val_1_d1;
reg   [10:0] p_s_reg_142;
reg    ap_sig_bdd_172;
wire   [63:0] tmp_20_fu_216_p1;
reg   [7:0] Win_val_0_1_fu_68;
reg   [7:0] Win_val_0_1_2_fu_72;
reg   [7:0] Win_val_1_1_fu_76;
reg   [7:0] Win_val_1_1_2_fu_80;
reg   [7:0] Win_val_2_1_fu_84;
reg   [7:0] Win_val_2_1_2_fu_88;
wire   [9:0] tmp_fu_176_p4;
wire   [9:0] tmp_37_fu_222_p4;
wire   [0:0] notrhs_fu_238_p2;
wire   [0:0] tmp_32_fu_244_p2;
wire   [0:0] tmp_21_fu_278_p2;
wire   [0:0] tmp_22_fu_289_p2;
wire   [0:0] tmp_23_fu_295_p2;
wire   [0:0] tmp_24_fu_301_p2;
wire   [0:0] tmp_25_fu_307_p2;
wire   [0:0] tmp_29_fu_319_p2;
wire   [0:0] tmp_30_fu_325_p2;
wire   [0:0] tmp_26_fu_396_p2;
wire   [0:0] tmp_28_fu_401_p2;
wire   [0:0] tmp5_fu_420_p2;
wire   [0:0] or_cond_fu_424_p2;
wire   [0:0] not_or_cond8_fu_429_p2;
reg   [2:0] ap_NS_fsm;


canny_Filter2D_1_k_buf_0_val_3 #(
    .DataWidth( 8 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
Buffer_val_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( Buffer_val_0_address0 ),
    .ce0( Buffer_val_0_ce0 ),
    .q0( Buffer_val_0_q0 ),
    .address1( Buffer_val_0_address1 ),
    .ce1( Buffer_val_0_ce1 ),
    .we1( Buffer_val_0_we1 ),
    .d1( Buffer_val_0_d1 )
);

canny_Filter2D_1_k_buf_0_val_3 #(
    .DataWidth( 8 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
Buffer_val_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( Buffer_val_1_address0 ),
    .ce0( Buffer_val_1_ce0 ),
    .q0( Buffer_val_1_q0 ),
    .address1( Buffer_val_1_address1 ),
    .ce1( Buffer_val_1_ce1 ),
    .we1( Buffer_val_1_we1 ),
    .d1( Buffer_val_1_d1 )
);



always @ (posedge ap_clk) begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(exitcond2_fu_164_p2 == ap_const_lv1_0))) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~(((supressed_data_stream_V_empty_n == ap_const_logic_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_84 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & ~(ap_const_lv1_0 == exitcond_fu_204_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond2_fu_164_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~(((supressed_data_stream_V_empty_n == ap_const_logic_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_84 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & (ap_const_lv1_0 == exitcond_fu_204_p2))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_1;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond2_fu_164_p2 == ap_const_lv1_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~(((supressed_data_stream_V_empty_n == ap_const_logic_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_84 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & ~(ap_const_lv1_0 == exitcond_fu_204_p2)))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (~(((supressed_data_stream_V_empty_n == ap_const_logic_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_84 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        if (~(((supressed_data_stream_V_empty_n == ap_const_logic_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_84 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
    end else begin
        if (~(((supressed_data_stream_V_empty_n == ap_const_logic_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_84 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond2_fu_164_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(((supressed_data_stream_V_empty_n == ap_const_logic_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_84 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & (ap_const_lv1_0 == exitcond_fu_204_p2))) begin
        p_2_reg_153 <= j_V_fu_210_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond2_fu_164_p2 == ap_const_lv1_0))) begin
        p_2_reg_153 <= ap_const_lv11_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(((supressed_data_stream_V_empty_n == ap_const_logic_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_84 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & ~(ap_const_lv1_0 == exitcond_fu_204_p2))) begin
        p_s_reg_142 <= i_V_reg_491;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_172)) begin
        p_s_reg_142 <= ap_const_lv11_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~(((supressed_data_stream_V_empty_n == ap_const_logic_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_84 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & (ap_const_lv1_0 == exitcond_fu_204_p2))) begin
        Buffer_val_0_addr_reg_526 <= tmp_20_fu_216_p1;
        Buffer_val_1_addr_reg_520 <= tmp_20_fu_216_p1;
        icmp2_reg_532 <= icmp2_fu_232_p2;
        tmp10_reg_542 <= tmp10_fu_255_p2;
        tmp9_reg_537 <= tmp9_fu_250_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(((supressed_data_stream_V_empty_n == ap_const_logic_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_84 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & (ap_const_lv1_0 == exitcond_reg_511))) begin
        Win_val_0_1_2_fu_72 <= Win_val_0_1_fu_68;
        Win_val_0_1_fu_68 <= supressed_data_stream_V_dout;
        Win_val_1_1_2_fu_80 <= Win_val_1_1_fu_76;
        Win_val_1_1_fu_76 <= Buffer_val_0_q0;
        Win_val_2_1_2_fu_88 <= Win_val_2_1_fu_84;
        Win_val_2_1_fu_84 <= Buffer_val_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~(((supressed_data_stream_V_empty_n == ap_const_logic_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_84 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))))) begin
        ap_reg_ppstg_Buffer_val_1_addr_reg_520_pp0_it1 <= Buffer_val_1_addr_reg_520;
        exitcond_reg_511 <= exitcond_fu_204_p2;
        or_cond6_reg_583 <= or_cond6_fu_349_p2;
        tmp1_reg_558 <= tmp1_fu_284_p2;
        tmp3_reg_568 <= tmp3_fu_331_p2;
        tmp4_reg_573 <= tmp4_fu_337_p2;
        tmp8_reg_578 <= tmp8_fu_343_p2;
        tmp_27_reg_563 <= tmp_27_fu_313_p2;
    end
end

always @ (posedge ap_clk) begin
    if (~(((supressed_data_stream_V_empty_n == ap_const_logic_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_84 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) begin
        ap_reg_ppstg_or_cond6_reg_583_pp0_it2 <= or_cond6_reg_583;
        ap_reg_ppstg_or_cond6_reg_583_pp0_it3 <= ap_reg_ppstg_or_cond6_reg_583_pp0_it2;
        or_cond8_reg_587 <= or_cond8_fu_392_p2;
        tmp2_reg_592 <= tmp2_fu_406_p2;
        tmp6_reg_597 <= tmp6_fu_410_p2;
        tmp7_reg_602 <= tmp7_fu_415_p2;
        tmp_31_reg_607 <= tmp_31_fu_434_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        i_V_reg_491 <= i_V_fu_170_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond2_fu_164_p2 == ap_const_lv1_0))) begin
        icmp_reg_496 <= icmp_fu_186_p2;
        notlhs_reg_501 <= notlhs_fu_192_p2;
        tmp_s_reg_506 <= tmp_s_fu_198_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(((supressed_data_stream_V_empty_n == ap_const_logic_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_84 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))))) begin
        temp1_reg_552 <= Buffer_val_0_q0;
        temp2_reg_547 <= Buffer_val_1_q0;
    end
end

always @ (supressed_data_stream_V_empty_n or ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_84 or ap_reg_ppiten_pp0_it4) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(((supressed_data_stream_V_empty_n == ap_const_logic_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_84 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))))) begin
        Buffer_val_0_ce0 = ap_const_logic_1;
    end else begin
        Buffer_val_0_ce0 = ap_const_logic_0;
    end
end

always @ (supressed_data_stream_V_empty_n or ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_84 or ap_reg_ppiten_pp0_it4) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(((supressed_data_stream_V_empty_n == ap_const_logic_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_84 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))))) begin
        Buffer_val_0_ce1 = ap_const_logic_1;
    end else begin
        Buffer_val_0_ce1 = ap_const_logic_0;
    end
end

always @ (supressed_data_stream_V_empty_n or ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_84 or ap_reg_ppiten_pp0_it4) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(((supressed_data_stream_V_empty_n == ap_const_logic_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_84 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))))) begin
        Buffer_val_0_we1 = ap_const_logic_1;
    end else begin
        Buffer_val_0_we1 = ap_const_logic_0;
    end
end

always @ (supressed_data_stream_V_empty_n or ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_84 or ap_reg_ppiten_pp0_it4) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(((supressed_data_stream_V_empty_n == ap_const_logic_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_84 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))))) begin
        Buffer_val_1_ce0 = ap_const_logic_1;
    end else begin
        Buffer_val_1_ce0 = ap_const_logic_0;
    end
end

always @ (supressed_data_stream_V_empty_n or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_84 or ap_reg_ppiten_pp0_it4) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(((supressed_data_stream_V_empty_n == ap_const_logic_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_84 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))))) begin
        Buffer_val_1_ce1 = ap_const_logic_1;
    end else begin
        Buffer_val_1_ce1 = ap_const_logic_0;
    end
end

always @ (supressed_data_stream_V_empty_n or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_84 or ap_reg_ppiten_pp0_it4) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(((supressed_data_stream_V_empty_n == ap_const_logic_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_84 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))))) begin
        Buffer_val_1_we1 = ap_const_logic_1;
    end else begin
        Buffer_val_1_we1 = ap_const_logic_0;
    end
end

always @ (ap_done_reg or exitcond2_fu_164_p2 or ap_sig_cseq_ST_st2_fsm_1) begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(exitcond2_fu_164_p2 == ap_const_lv1_0)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0) begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

always @ (exitcond2_fu_164_p2 or ap_sig_cseq_ST_st2_fsm_1) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(exitcond2_fu_164_p2 == ap_const_lv1_0))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_66) begin
    if (ap_sig_bdd_66) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_2 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_22) begin
    if (ap_sig_bdd_22) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_46) begin
    if (ap_sig_bdd_46) begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    end
end

always @ (supressed_data_stream_V_empty_n or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_or_cond6_reg_583_pp0_it3 or ap_sig_bdd_84 or ap_reg_ppiten_pp0_it4) begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_or_cond6_reg_583_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((supressed_data_stream_V_empty_n == ap_const_logic_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_84 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))))) begin
        hysterisis_Image_data_stream_V_write = ap_const_logic_1;
    end else begin
        hysterisis_Image_data_stream_V_write = ap_const_logic_0;
    end
end

always @ (supressed_data_stream_V_empty_n or ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_84 or ap_reg_ppiten_pp0_it4) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(((supressed_data_stream_V_empty_n == ap_const_logic_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_84 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))))) begin
        supressed_data_stream_V_read = ap_const_logic_1;
    end else begin
        supressed_data_stream_V_read = ap_const_logic_0;
    end
end
always @ (ap_CS_fsm or supressed_data_stream_V_empty_n or exitcond2_fu_164_p2 or exitcond_fu_204_p2 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_84 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_172) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~ap_sig_bdd_172) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : 
        begin
            if (~(exitcond2_fu_164_p2 == ap_const_lv1_0)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end
        end
        ap_ST_pp0_stg0_fsm_2 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((supressed_data_stream_V_empty_n == ap_const_logic_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_84 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(((supressed_data_stream_V_empty_n == ap_const_logic_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_84 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & ~(ap_const_lv1_0 == exitcond_fu_204_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((supressed_data_stream_V_empty_n == ap_const_logic_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_84 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(((supressed_data_stream_V_empty_n == ap_const_logic_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_84 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & ~(ap_const_lv1_0 == exitcond_fu_204_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end


assign Buffer_val_0_address0 = tmp_20_fu_216_p1;

assign Buffer_val_0_address1 = Buffer_val_0_addr_reg_526;

assign Buffer_val_0_d1 = supressed_data_stream_V_dout;

assign Buffer_val_1_address0 = tmp_20_fu_216_p1;

assign Buffer_val_1_address1 = ap_reg_ppstg_Buffer_val_1_addr_reg_520_pp0_it1;

assign Buffer_val_1_d1 = temp1_reg_552;


always @ (ap_start or ap_done_reg) begin
    ap_sig_bdd_172 = ((ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_22 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_46 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_66 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end


always @ (hysterisis_Image_data_stream_V_full_n or ap_reg_ppstg_or_cond6_reg_583_pp0_it3) begin
    ap_sig_bdd_84 = ((hysterisis_Image_data_stream_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond6_reg_583_pp0_it3));
end

assign exitcond2_fu_164_p2 = (p_s_reg_142 == ap_const_lv11_400? 1'b1: 1'b0);

assign exitcond_fu_204_p2 = (p_2_reg_153 == ap_const_lv11_400? 1'b1: 1'b0);

assign hysterisis_Image_data_stream_V_din = ((tmp_31_reg_607[0:0] === 1'b1) ? ap_const_lv8_FF : ap_const_lv8_0);

assign i_V_fu_170_p2 = (p_s_reg_142 + ap_const_lv11_1);

assign icmp2_fu_232_p2 = (tmp_37_fu_222_p4 == ap_const_lv10_0? 1'b1: 1'b0);

assign icmp_fu_186_p2 = (tmp_fu_176_p4 == ap_const_lv10_0? 1'b1: 1'b0);

assign j_V_fu_210_p2 = (p_2_reg_153 + ap_const_lv11_1);

assign not_or_cond8_fu_429_p2 = (or_cond8_reg_587 ^ ap_const_lv1_1);

assign notlhs_fu_192_p2 = (p_s_reg_142 != ap_const_lv11_0? 1'b1: 1'b0);

assign notrhs_fu_238_p2 = (p_2_reg_153 != ap_const_lv11_0? 1'b1: 1'b0);

assign or_cond6_fu_349_p2 = (tmp10_reg_542 & tmp9_reg_537);

assign or_cond8_fu_392_p2 = (tmp1_reg_558 | icmp_reg_496);

assign or_cond_fu_424_p2 = (tmp5_fu_420_p2 | tmp2_reg_592);

assign tmp10_fu_255_p2 = (tmp_s_reg_506 & tmp_32_fu_244_p2);

assign tmp1_fu_284_p2 = (icmp2_reg_532 | tmp_21_fu_278_p2);

assign tmp2_fu_406_p2 = (tmp4_reg_573 | tmp3_reg_568);

assign tmp3_fu_331_p2 = (tmp_22_fu_289_p2 | tmp_23_fu_295_p2);

assign tmp4_fu_337_p2 = (tmp_24_fu_301_p2 | tmp_25_fu_307_p2);

assign tmp5_fu_420_p2 = (tmp7_reg_602 | tmp6_reg_597);

assign tmp6_fu_410_p2 = (tmp_26_fu_396_p2 | tmp_27_reg_563);

assign tmp7_fu_415_p2 = (tmp8_reg_578 | tmp_28_fu_401_p2);

assign tmp8_fu_343_p2 = (tmp_29_fu_319_p2 | tmp_30_fu_325_p2);

assign tmp9_fu_250_p2 = (notrhs_fu_238_p2 & notlhs_reg_501);

assign tmp_20_fu_216_p1 = p_2_reg_153;

assign tmp_21_fu_278_p2 = (Win_val_1_1_fu_76 < ap_const_lv8_A0? 1'b1: 1'b0);

assign tmp_22_fu_289_p2 = (Win_val_1_1_fu_76 > ap_const_lv8_DC? 1'b1: 1'b0);

assign tmp_23_fu_295_p2 = (supressed_data_stream_V_dout > ap_const_lv8_DC? 1'b1: 1'b0);

assign tmp_24_fu_301_p2 = (Win_val_0_1_fu_68 > ap_const_lv8_DC? 1'b1: 1'b0);

assign tmp_25_fu_307_p2 = (Win_val_0_1_2_fu_72 > ap_const_lv8_DC? 1'b1: 1'b0);

assign tmp_26_fu_396_p2 = (temp1_reg_552 > ap_const_lv8_DC? 1'b1: 1'b0);

assign tmp_27_fu_313_p2 = (Win_val_1_1_2_fu_80 > ap_const_lv8_DC? 1'b1: 1'b0);

assign tmp_28_fu_401_p2 = (temp2_reg_547 > ap_const_lv8_DC? 1'b1: 1'b0);

assign tmp_29_fu_319_p2 = (Win_val_2_1_fu_84 > ap_const_lv8_DC? 1'b1: 1'b0);

assign tmp_30_fu_325_p2 = (Win_val_2_1_2_fu_88 > ap_const_lv8_DC? 1'b1: 1'b0);

assign tmp_31_fu_434_p2 = (or_cond_fu_424_p2 & not_or_cond8_fu_429_p2);

assign tmp_32_fu_244_p2 = (p_2_reg_153 < ap_const_lv11_3FF? 1'b1: 1'b0);

assign tmp_37_fu_222_p4 = {{p_2_reg_153[ap_const_lv32_A : ap_const_lv32_1]}};

assign tmp_fu_176_p4 = {{p_s_reg_142[ap_const_lv32_A : ap_const_lv32_1]}};

assign tmp_s_fu_198_p2 = (p_s_reg_142 < ap_const_lv11_3FF? 1'b1: 1'b0);


endmodule //canny_hysterisis

