#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Fri Aug 10 20:04:17 2018
# Process ID: 7628
# Current directory: D:/ME/FPGA CD_rev2_1/vhdl_projeleri/deney20_hesap_makinesi
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2472 D:\ME\FPGA CD_rev2_1\vhdl_projeleri\deney20_hesap_makinesi\deney20_hesap_makinesi.xpr
# Log file: D:/ME/FPGA CD_rev2_1/vhdl_projeleri/deney20_hesap_makinesi/vivado.log
# Journal file: D:/ME/FPGA CD_rev2_1/vhdl_projeleri/deney20_hesap_makinesi\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/ME/FPGA CD_rev2_1/vhdl_projeleri/deney20_hesap_makinesi/deney20_hesap_makinesi.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.3/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 842.637 ; gain = 101.820
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.3
  **** Build date : Oct  4 2017-20:12:17
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A76052A
set_property PROGRAM.FILE {D:/ME/FPGA CD_rev2_1/vhdl_projeleri/deney20_hesap_makinesi/deney20_hesap_makinesi.runs/impl_1/hesap_makinasi.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/ME/FPGA CD_rev2_1/vhdl_projeleri/deney20_hesap_makinesi/deney20_hesap_makinesi.runs/impl_1/hesap_makinasi.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Aug 10 20:13:43 2018] Launched synth_1...
Run output will be captured here: D:/ME/FPGA CD_rev2_1/vhdl_projeleri/deney20_hesap_makinesi/deney20_hesap_makinesi.runs/synth_1/runme.log
[Fri Aug 10 20:13:43 2018] Launched impl_1...
Run output will be captured here: D:/ME/FPGA CD_rev2_1/vhdl_projeleri/deney20_hesap_makinesi/deney20_hesap_makinesi.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.3
  **** Build date : Oct  4 2017-20:12:17
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A76052A
set_property PROGRAM.FILE {D:/ME/FPGA CD_rev2_1/vhdl_projeleri/deney20_hesap_makinesi/deney20_hesap_makinesi.runs/impl_1/hesap_makinasi.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/ME/FPGA CD_rev2_1/vhdl_projeleri/deney20_hesap_makinesi/deney20_hesap_makinesi.runs/impl_1/hesap_makinasi.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Aug 10 20:25:08 2018] Launched synth_1...
Run output will be captured here: D:/ME/FPGA CD_rev2_1/vhdl_projeleri/deney20_hesap_makinesi/deney20_hesap_makinesi.runs/synth_1/runme.log
[Fri Aug 10 20:25:08 2018] Launched impl_1...
Run output will be captured here: D:/ME/FPGA CD_rev2_1/vhdl_projeleri/deney20_hesap_makinesi/deney20_hesap_makinesi.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Aug 10 20:26:00 2018] Launched synth_1...
Run output will be captured here: D:/ME/FPGA CD_rev2_1/vhdl_projeleri/deney20_hesap_makinesi/deney20_hesap_makinesi.runs/synth_1/runme.log
[Fri Aug 10 20:26:00 2018] Launched impl_1...
Run output will be captured here: D:/ME/FPGA CD_rev2_1/vhdl_projeleri/deney20_hesap_makinesi/deney20_hesap_makinesi.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.3
  **** Build date : Oct  4 2017-20:12:17
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A76052A
set_property PROGRAM.FILE {D:/ME/FPGA CD_rev2_1/vhdl_projeleri/deney20_hesap_makinesi/deney20_hesap_makinesi.runs/impl_1/hesap_makinasi.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/ME/FPGA CD_rev2_1/vhdl_projeleri/deney20_hesap_makinesi/deney20_hesap_makinesi.runs/impl_1/hesap_makinasi.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Aug 10 20:31:29 2018] Launched synth_1...
Run output will be captured here: D:/ME/FPGA CD_rev2_1/vhdl_projeleri/deney20_hesap_makinesi/deney20_hesap_makinesi.runs/synth_1/runme.log
[Fri Aug 10 20:31:29 2018] Launched impl_1...
Run output will be captured here: D:/ME/FPGA CD_rev2_1/vhdl_projeleri/deney20_hesap_makinesi/deney20_hesap_makinesi.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Aug 10 20:33:06 2018] Launched synth_1...
Run output will be captured here: D:/ME/FPGA CD_rev2_1/vhdl_projeleri/deney20_hesap_makinesi/deney20_hesap_makinesi.runs/synth_1/runme.log
[Fri Aug 10 20:33:06 2018] Launched impl_1...
Run output will be captured here: D:/ME/FPGA CD_rev2_1/vhdl_projeleri/deney20_hesap_makinesi/deney20_hesap_makinesi.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A76052A
exit
INFO: [Common 17-206] Exiting Vivado at Fri Aug 10 20:34:30 2018...
