.TH "CMSIS_Core_SysTickFunctions" 3 "Version JSTDRVF4" "Joystick Driver" \" -*- nroff -*-
.ad l
.nh
.SH NAME
CMSIS_Core_SysTickFunctions \- SysTick Functions
.PP
 \- Functions that configure the System\&.  

.SH SYNOPSIS
.br
.PP
.SS "Topics"

.in +1c
.ti -1c
.RI "\fBITM Functions\fP"
.br
.RI "Functions that access the ITM debug interface\&. "
.in -1c
.SS "Variables"

.in +1c
.ti -1c
.RI "uint32_t \fB_reserved0\fP:28"
.br
.ti -1c
.RI "uint32_t \fBV\fP:1"
.br
.ti -1c
.RI "uint32_t \fBC\fP:1"
.br
.ti -1c
.RI "uint32_t \fBZ\fP:1"
.br
.ti -1c
.RI "uint32_t \fBN\fP:1"
.br
.ti -1c
.RI "struct {"
.br
.ti -1c
.RI "   uint32_t \fB_reserved0\fP:28"
.br
.ti -1c
.RI "   uint32_t \fBV\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBC\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBZ\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBN\fP:1"
.br
.ti -1c
.RI "} \fBb\fP"
.br
.ti -1c
.RI "uint32_t \fBISR\fP:9"
.br
.ti -1c
.RI "uint32_t \fB_reserved0\fP:23"
.br
.ti -1c
.RI "struct {"
.br
.ti -1c
.RI "   uint32_t \fBISR\fP:9"
.br
.ti -1c
.RI "   uint32_t \fB_reserved0\fP:23"
.br
.ti -1c
.RI "} \fBb\fP"
.br
.ti -1c
.RI "uint32_t \fBISR\fP:9"
.br
.ti -1c
.RI "uint32_t \fB_reserved0\fP:15"
.br
.ti -1c
.RI "uint32_t \fBT\fP:1"
.br
.ti -1c
.RI "uint32_t \fB_reserved1\fP:3"
.br
.ti -1c
.RI "uint32_t \fBV\fP:1"
.br
.ti -1c
.RI "uint32_t \fBC\fP:1"
.br
.ti -1c
.RI "uint32_t \fBZ\fP:1"
.br
.ti -1c
.RI "uint32_t \fBN\fP:1"
.br
.ti -1c
.RI "struct {"
.br
.ti -1c
.RI "   uint32_t \fBISR\fP:9"
.br
.ti -1c
.RI "   uint32_t \fB_reserved0\fP:15"
.br
.ti -1c
.RI "   uint32_t \fBT\fP:1"
.br
.ti -1c
.RI "   uint32_t \fB_reserved1\fP:3"
.br
.ti -1c
.RI "   uint32_t \fBV\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBC\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBZ\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBN\fP:1"
.br
.ti -1c
.RI "} \fBb\fP"
.br
.ti -1c
.RI "uint32_t \fBnPRIV\fP:1"
.br
.ti -1c
.RI "uint32_t \fBSPSEL\fP:1"
.br
.ti -1c
.RI "uint32_t \fB_reserved1\fP:30"
.br
.ti -1c
.RI "struct {"
.br
.ti -1c
.RI "   uint32_t \fBnPRIV\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBSPSEL\fP:1"
.br
.ti -1c
.RI "   uint32_t \fB_reserved1\fP:30"
.br
.ti -1c
.RI "} \fBb\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBIPR\fP [124U]"
.br
.ti -1c
.RI "uint32_t \fBRESERVED0\fP"
.br
.ti -1c
.RI "uint32_t \fBRESERVED1\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBSHPR\fP [2U]"
.br
.ti -1c
.RI "uint32_t \fBRESERVED0\fP [6U]"
.br
.ti -1c
.RI "__IOM uint32_t \fBMAIR\fP [2]"
.br
.ti -1c
.RI "__IOM uint32_t \fBMAIR0\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBMAIR1\fP"
.br
.ti -1c
.RI "struct {"
.br
.ti -1c
.RI "   __IOM uint32_t \fBMAIR0\fP"
.br
.ti -1c
.RI "   __IOM uint32_t \fBMAIR1\fP"
.br
.ti -1c
.RI "} "
.br
.ti -1c
.RI "union {"
.br
.ti -1c
.RI "   __IOM uint32_t \fBMAIR\fP [2]"
.br
.ti -1c
.RI "   struct {"
.br
.ti -1c
.RI "      __IOM uint32_t \fBMAIR0\fP"
.br
.ti -1c
.RI "      __IOM uint32_t \fBMAIR1\fP"
.br
.ti -1c
.RI "   } "
.br
.ti -1c
.RI "}; "
.br
.ti -1c
.RI "uint32_t \fBRESERVED0\fP [1U]"
.br
.ti -1c
.RI "uint32_t \fBRESERVED0\fP [1U]"
.br
.ti -1c
.RI "uint32_t \fB_reserved0\fP:28"
.br
.ti -1c
.RI "uint32_t \fBV\fP:1"
.br
.ti -1c
.RI "uint32_t \fBC\fP:1"
.br
.ti -1c
.RI "uint32_t \fBZ\fP:1"
.br
.ti -1c
.RI "uint32_t \fBN\fP:1"
.br
.ti -1c
.RI "struct {"
.br
.ti -1c
.RI "   uint32_t \fB_reserved0\fP:28"
.br
.ti -1c
.RI "   uint32_t \fBV\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBC\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBZ\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBN\fP:1"
.br
.ti -1c
.RI "} \fBb\fP"
.br
.ti -1c
.RI "uint32_t \fBISR\fP:9"
.br
.ti -1c
.RI "uint32_t \fB_reserved0\fP:23"
.br
.ti -1c
.RI "struct {"
.br
.ti -1c
.RI "   uint32_t \fBISR\fP:9"
.br
.ti -1c
.RI "   uint32_t \fB_reserved0\fP:23"
.br
.ti -1c
.RI "} \fBb\fP"
.br
.ti -1c
.RI "uint32_t \fBISR\fP:9"
.br
.ti -1c
.RI "uint32_t \fB_reserved0\fP:15"
.br
.ti -1c
.RI "uint32_t \fBT\fP:1"
.br
.ti -1c
.RI "uint32_t \fB_reserved1\fP:3"
.br
.ti -1c
.RI "uint32_t \fBV\fP:1"
.br
.ti -1c
.RI "uint32_t \fBC\fP:1"
.br
.ti -1c
.RI "uint32_t \fBZ\fP:1"
.br
.ti -1c
.RI "uint32_t \fBN\fP:1"
.br
.ti -1c
.RI "struct {"
.br
.ti -1c
.RI "   uint32_t \fBISR\fP:9"
.br
.ti -1c
.RI "   uint32_t \fB_reserved0\fP:15"
.br
.ti -1c
.RI "   uint32_t \fBT\fP:1"
.br
.ti -1c
.RI "   uint32_t \fB_reserved1\fP:3"
.br
.ti -1c
.RI "   uint32_t \fBV\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBC\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBZ\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBN\fP:1"
.br
.ti -1c
.RI "} \fBb\fP"
.br
.ti -1c
.RI "uint32_t \fB_reserved0\fP:1"
.br
.ti -1c
.RI "uint32_t \fBSPSEL\fP:1"
.br
.ti -1c
.RI "uint32_t \fB_reserved1\fP:30"
.br
.ti -1c
.RI "struct {"
.br
.ti -1c
.RI "   uint32_t \fB_reserved0\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBSPSEL\fP:1"
.br
.ti -1c
.RI "   uint32_t \fB_reserved1\fP:30"
.br
.ti -1c
.RI "} \fBb\fP"
.br
.ti -1c
.RI "uint32_t \fBRESERVED1\fP [31U]"
.br
.ti -1c
.RI "__IOM uint32_t \fBIP\fP [8U]"
.br
.ti -1c
.RI "__IOM uint32_t \fBSHP\fP [2U]"
.br
.ti -1c
.RI "uint32_t \fB_reserved0\fP:28"
.br
.ti -1c
.RI "uint32_t \fBV\fP:1"
.br
.ti -1c
.RI "uint32_t \fBC\fP:1"
.br
.ti -1c
.RI "uint32_t \fBZ\fP:1"
.br
.ti -1c
.RI "uint32_t \fBN\fP:1"
.br
.ti -1c
.RI "struct {"
.br
.ti -1c
.RI "   uint32_t \fB_reserved0\fP:28"
.br
.ti -1c
.RI "   uint32_t \fBV\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBC\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBZ\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBN\fP:1"
.br
.ti -1c
.RI "} \fBb\fP"
.br
.ti -1c
.RI "uint32_t \fBISR\fP:9"
.br
.ti -1c
.RI "uint32_t \fB_reserved0\fP:23"
.br
.ti -1c
.RI "struct {"
.br
.ti -1c
.RI "   uint32_t \fBISR\fP:9"
.br
.ti -1c
.RI "   uint32_t \fB_reserved0\fP:23"
.br
.ti -1c
.RI "} \fBb\fP"
.br
.ti -1c
.RI "uint32_t \fBISR\fP:9"
.br
.ti -1c
.RI "uint32_t \fB_reserved0\fP:15"
.br
.ti -1c
.RI "uint32_t \fBT\fP:1"
.br
.ti -1c
.RI "uint32_t \fB_reserved1\fP:3"
.br
.ti -1c
.RI "uint32_t \fBV\fP:1"
.br
.ti -1c
.RI "uint32_t \fBC\fP:1"
.br
.ti -1c
.RI "uint32_t \fBZ\fP:1"
.br
.ti -1c
.RI "uint32_t \fBN\fP:1"
.br
.ti -1c
.RI "struct {"
.br
.ti -1c
.RI "   uint32_t \fBISR\fP:9"
.br
.ti -1c
.RI "   uint32_t \fB_reserved0\fP:15"
.br
.ti -1c
.RI "   uint32_t \fBT\fP:1"
.br
.ti -1c
.RI "   uint32_t \fB_reserved1\fP:3"
.br
.ti -1c
.RI "   uint32_t \fBV\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBC\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBZ\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBN\fP:1"
.br
.ti -1c
.RI "} \fBb\fP"
.br
.ti -1c
.RI "uint32_t \fBnPRIV\fP:1"
.br
.ti -1c
.RI "uint32_t \fBSPSEL\fP:1"
.br
.ti -1c
.RI "uint32_t \fB_reserved1\fP:30"
.br
.ti -1c
.RI "struct {"
.br
.ti -1c
.RI "   uint32_t \fBnPRIV\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBSPSEL\fP:1"
.br
.ti -1c
.RI "   uint32_t \fB_reserved1\fP:30"
.br
.ti -1c
.RI "} \fBb\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBRASR\fP"
.br
.ti -1c
.RI "uint32_t \fB_reserved0\fP:28"
.br
.ti -1c
.RI "uint32_t \fBV\fP:1"
.br
.ti -1c
.RI "uint32_t \fBC\fP:1"
.br
.ti -1c
.RI "uint32_t \fBZ\fP:1"
.br
.ti -1c
.RI "uint32_t \fBN\fP:1"
.br
.ti -1c
.RI "struct {"
.br
.ti -1c
.RI "   uint32_t \fB_reserved0\fP:28"
.br
.ti -1c
.RI "   uint32_t \fBV\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBC\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBZ\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBN\fP:1"
.br
.ti -1c
.RI "} \fBb\fP"
.br
.ti -1c
.RI "uint32_t \fBISR\fP:9"
.br
.ti -1c
.RI "uint32_t \fB_reserved0\fP:23"
.br
.ti -1c
.RI "struct {"
.br
.ti -1c
.RI "   uint32_t \fBISR\fP:9"
.br
.ti -1c
.RI "   uint32_t \fB_reserved0\fP:23"
.br
.ti -1c
.RI "} \fBb\fP"
.br
.ti -1c
.RI "uint32_t \fBISR\fP:9"
.br
.ti -1c
.RI "uint32_t \fB_reserved0\fP:15"
.br
.ti -1c
.RI "uint32_t \fBT\fP:1"
.br
.ti -1c
.RI "uint32_t \fB_reserved1\fP:3"
.br
.ti -1c
.RI "uint32_t \fBV\fP:1"
.br
.ti -1c
.RI "uint32_t \fBC\fP:1"
.br
.ti -1c
.RI "uint32_t \fBZ\fP:1"
.br
.ti -1c
.RI "uint32_t \fBN\fP:1"
.br
.ti -1c
.RI "struct {"
.br
.ti -1c
.RI "   uint32_t \fBISR\fP:9"
.br
.ti -1c
.RI "   uint32_t \fB_reserved0\fP:15"
.br
.ti -1c
.RI "   uint32_t \fBT\fP:1"
.br
.ti -1c
.RI "   uint32_t \fB_reserved1\fP:3"
.br
.ti -1c
.RI "   uint32_t \fBV\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBC\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBZ\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBN\fP:1"
.br
.ti -1c
.RI "} \fBb\fP"
.br
.ti -1c
.RI "uint32_t \fB_reserved0\fP:1"
.br
.ti -1c
.RI "uint32_t \fBSPSEL\fP:1"
.br
.ti -1c
.RI "uint32_t \fB_reserved1\fP:30"
.br
.ti -1c
.RI "struct {"
.br
.ti -1c
.RI "   uint32_t \fB_reserved0\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBSPSEL\fP:1"
.br
.ti -1c
.RI "   uint32_t \fB_reserved1\fP:30"
.br
.ti -1c
.RI "} \fBb\fP"
.br
.ti -1c
.RI "uint32_t \fB_reserved0\fP:28"
.br
.ti -1c
.RI "uint32_t \fBV\fP:1"
.br
.ti -1c
.RI "uint32_t \fBC\fP:1"
.br
.ti -1c
.RI "uint32_t \fBZ\fP:1"
.br
.ti -1c
.RI "uint32_t \fBN\fP:1"
.br
.ti -1c
.RI "struct {"
.br
.ti -1c
.RI "   uint32_t \fB_reserved0\fP:28"
.br
.ti -1c
.RI "   uint32_t \fBV\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBC\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBZ\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBN\fP:1"
.br
.ti -1c
.RI "} \fBb\fP"
.br
.ti -1c
.RI "uint32_t \fBISR\fP:9"
.br
.ti -1c
.RI "uint32_t \fB_reserved0\fP:23"
.br
.ti -1c
.RI "struct {"
.br
.ti -1c
.RI "   uint32_t \fBISR\fP:9"
.br
.ti -1c
.RI "   uint32_t \fB_reserved0\fP:23"
.br
.ti -1c
.RI "} \fBb\fP"
.br
.ti -1c
.RI "uint32_t \fBISR\fP:9"
.br
.ti -1c
.RI "uint32_t \fB_reserved0\fP:15"
.br
.ti -1c
.RI "uint32_t \fBT\fP:1"
.br
.ti -1c
.RI "uint32_t \fB_reserved1\fP:3"
.br
.ti -1c
.RI "uint32_t \fBV\fP:1"
.br
.ti -1c
.RI "uint32_t \fBC\fP:1"
.br
.ti -1c
.RI "uint32_t \fBZ\fP:1"
.br
.ti -1c
.RI "uint32_t \fBN\fP:1"
.br
.ti -1c
.RI "struct {"
.br
.ti -1c
.RI "   uint32_t \fBISR\fP:9"
.br
.ti -1c
.RI "   uint32_t \fB_reserved0\fP:15"
.br
.ti -1c
.RI "   uint32_t \fBT\fP:1"
.br
.ti -1c
.RI "   uint32_t \fB_reserved1\fP:3"
.br
.ti -1c
.RI "   uint32_t \fBV\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBC\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBZ\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBN\fP:1"
.br
.ti -1c
.RI "} \fBb\fP"
.br
.ti -1c
.RI "uint32_t \fBnPRIV\fP:1"
.br
.ti -1c
.RI "uint32_t \fBSPSEL\fP:1"
.br
.ti -1c
.RI "uint32_t \fB_reserved1\fP:30"
.br
.ti -1c
.RI "struct {"
.br
.ti -1c
.RI "   uint32_t \fBnPRIV\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBSPSEL\fP:1"
.br
.ti -1c
.RI "   uint32_t \fB_reserved1\fP:30"
.br
.ti -1c
.RI "} \fBb\fP"
.br
.ti -1c
.RI "__IM uint32_t \fBTRIGGER\fP"
.br
.ti -1c
.RI "__IM uint32_t \fBITFTTD0\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBITATBCTR2\fP"
.br
.ti -1c
.RI "__IM uint32_t \fBITATBCTR0\fP"
.br
.ti -1c
.RI "__IM uint32_t \fBITFTTD1\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBITCTRL\fP"
.br
.ti -1c
.RI "uint32_t \fBRESERVED5\fP [39U]"
.br
.ti -1c
.RI "__IOM uint32_t \fBCLAIMSET\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBCLAIMCLR\fP"
.br
.ti -1c
.RI "uint32_t \fBRESERVED7\fP [8U]"
.br
.ti -1c
.RI "__IM uint32_t \fBDEVID\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBMAIR\fP [2]"
.br
.ti -1c
.RI "__IOM uint32_t \fBMAIR0\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBMAIR1\fP"
.br
.ti -1c
.RI "struct {"
.br
.ti -1c
.RI "   __IOM uint32_t \fBMAIR0\fP"
.br
.ti -1c
.RI "   __IOM uint32_t \fBMAIR1\fP"
.br
.ti -1c
.RI "} "
.br
.ti -1c
.RI "union {"
.br
.ti -1c
.RI "   __IOM uint32_t \fBMAIR\fP [2]"
.br
.ti -1c
.RI "   struct {"
.br
.ti -1c
.RI "      __IOM uint32_t \fBMAIR0\fP"
.br
.ti -1c
.RI "      __IOM uint32_t \fBMAIR1\fP"
.br
.ti -1c
.RI "   } "
.br
.ti -1c
.RI "}; "
.br
.ti -1c
.RI "uint32_t \fB_reserved0\fP:28"
.br
.ti -1c
.RI "uint32_t \fBV\fP:1"
.br
.ti -1c
.RI "uint32_t \fBC\fP:1"
.br
.ti -1c
.RI "uint32_t \fBZ\fP:1"
.br
.ti -1c
.RI "uint32_t \fBN\fP:1"
.br
.ti -1c
.RI "struct {"
.br
.ti -1c
.RI "   uint32_t \fB_reserved0\fP:28"
.br
.ti -1c
.RI "   uint32_t \fBV\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBC\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBZ\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBN\fP:1"
.br
.ti -1c
.RI "} \fBb\fP"
.br
.ti -1c
.RI "uint32_t \fBISR\fP:9"
.br
.ti -1c
.RI "uint32_t \fB_reserved0\fP:23"
.br
.ti -1c
.RI "struct {"
.br
.ti -1c
.RI "   uint32_t \fBISR\fP:9"
.br
.ti -1c
.RI "   uint32_t \fB_reserved0\fP:23"
.br
.ti -1c
.RI "} \fBb\fP"
.br
.ti -1c
.RI "uint32_t \fBISR\fP:9"
.br
.ti -1c
.RI "uint32_t \fB_reserved0\fP:15"
.br
.ti -1c
.RI "uint32_t \fBT\fP:1"
.br
.ti -1c
.RI "uint32_t \fB_reserved1\fP:3"
.br
.ti -1c
.RI "uint32_t \fBV\fP:1"
.br
.ti -1c
.RI "uint32_t \fBC\fP:1"
.br
.ti -1c
.RI "uint32_t \fBZ\fP:1"
.br
.ti -1c
.RI "uint32_t \fBN\fP:1"
.br
.ti -1c
.RI "struct {"
.br
.ti -1c
.RI "   uint32_t \fBISR\fP:9"
.br
.ti -1c
.RI "   uint32_t \fB_reserved0\fP:15"
.br
.ti -1c
.RI "   uint32_t \fBT\fP:1"
.br
.ti -1c
.RI "   uint32_t \fB_reserved1\fP:3"
.br
.ti -1c
.RI "   uint32_t \fBV\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBC\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBZ\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBN\fP:1"
.br
.ti -1c
.RI "} \fBb\fP"
.br
.ti -1c
.RI "uint32_t \fB_reserved0\fP:1"
.br
.ti -1c
.RI "uint32_t \fBSPSEL\fP:1"
.br
.ti -1c
.RI "uint32_t \fB_reserved1\fP:30"
.br
.ti -1c
.RI "struct {"
.br
.ti -1c
.RI "   uint32_t \fB_reserved0\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBSPSEL\fP:1"
.br
.ti -1c
.RI "   uint32_t \fB_reserved1\fP:30"
.br
.ti -1c
.RI "} \fBb\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBSFCR\fP"
.br
.in -1c
.in +1c
.ti -1c
.RI "__STATIC_INLINE uint32_t \fBSysTick_Config\fP (uint32_t ticks)"
.br
.RI "System Tick Configuration\&. "
.in -1c
.SH "Detailed Description"
.PP 
Functions that configure the System\&. 


.SH "Function Documentation"
.PP 
.SS "__STATIC_INLINE uint32_t SysTick_Config (uint32_t ticks)"

.PP
System Tick Configuration\&. Initializes the System Timer and its interrupt, and starts the System Tick Timer\&. Counter is in free running mode to generate periodic interrupts\&. 
.PP
\fBParameters\fP
.RS 4
\fIticks\fP Number of ticks between two interrupts\&. 
.RE
.PP
\fBReturns\fP
.RS 4
0 Function succeeded\&. 

.PP
1 Function failed\&. 
.RE
.PP
\fBNote\fP
.RS 4
When the variable \fB__Vendor_SysTickConfig\fP is set to 1, then the function \fBSysTick_Config\fP is not included\&. In this case, the file \fB\fIdevice\fP\&.h\fP must contain a vendor-specific implementation of this function\&. 
.RE
.PP

.PP
Definition at line \fB4091\fP of file \fBcore_armv81mml\&.h\fP\&.
.SH "Variable Documentation"
.PP 
.SS "uint32_t _reserved0"
bit: 0\&.\&.27 Reserved 
.PP
Definition at line \fB203\fP of file \fBcore_cm0\&.h\fP\&.
.SS "uint32_t _reserved0"
bit: 0\&.\&.27 Reserved 
.PP
Definition at line \fB214\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "uint32_t _reserved0"
bit: 0\&.\&.27 Reserved 
.PP
Definition at line \fB203\fP of file \fBcore_cm1\&.h\fP\&.
.SS "uint32_t _reserved0"
bit: 0\&.\&.27 Reserved 
.PP
Definition at line \fB239\fP of file \fBcore_cm23\&.h\fP\&.
.SS "uint32_t _reserved0"
bit: 0\&.\&.27 Reserved 
.PP
Definition at line \fB214\fP of file \fBcore_sc000\&.h\fP\&.
.SS "uint32_t _reserved0"
bit: 0\&.\&.27 Reserved 
.PP
Definition at line \fB239\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "uint32_t _reserved0"
bit: 0 Reserved 
.PP
Definition at line \fB301\fP of file \fBcore_sc000\&.h\fP\&.
.SS "uint32_t _reserved0"
bit: 0 Reserved 
.PP
Definition at line \fB290\fP of file \fBcore_cm0\&.h\fP\&.
.SS "uint32_t _reserved0"
bit: 0 Reserved 
.PP
Definition at line \fB290\fP of file \fBcore_cm1\&.h\fP\&.
.SS "uint32_t _reserved0"
bit: 0 Reserved

.PP
bit: 3\&.\&.31 Reserved 
.PP
Definition at line \fB290\fP of file \fBcore_cm0\&.h\fP\&.
.SS "uint32_t _reserved0"
bit: 9\&.\&.31 Reserved 
.PP
Definition at line \fB270\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "uint32_t _reserved0"
bit: 9\&.\&.31 Reserved 
.PP
Definition at line \fB234\fP of file \fBcore_cm0\&.h\fP\&.
.SS "uint32_t _reserved0"
bit: 9\&.\&.31 Reserved 
.PP
Definition at line \fB245\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "uint32_t _reserved0"
bit: 9\&.\&.31 Reserved 
.PP
Definition at line \fB234\fP of file \fBcore_cm1\&.h\fP\&.
.SS "uint32_t _reserved0"
bit: 9\&.\&.31 Reserved 
.PP
Definition at line \fB270\fP of file \fBcore_cm23\&.h\fP\&.
.SS "uint32_t _reserved0"
bit: 9\&.\&.31 Reserved 
.PP
Definition at line \fB245\fP of file \fBcore_sc000\&.h\fP\&.
.SS "uint32_t _reserved0"
bit: 9\&.\&.23 Reserved 
.PP
Definition at line \fB288\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "uint32_t _reserved0"
bit: 9\&.\&.23 Reserved 
.PP
Definition at line \fB252\fP of file \fBcore_cm0\&.h\fP\&.
.SS "uint32_t _reserved0"
bit: 9\&.\&.23 Reserved 
.PP
Definition at line \fB263\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "uint32_t _reserved0"
bit: 9\&.\&.23 Reserved 
.PP
Definition at line \fB252\fP of file \fBcore_cm1\&.h\fP\&.
.SS "uint32_t _reserved0"
bit: 9\&.\&.23 Reserved 
.PP
Definition at line \fB288\fP of file \fBcore_cm23\&.h\fP\&.
.SS "uint32_t _reserved0"
bit: 9\&.\&.23 Reserved 
.PP
Definition at line \fB263\fP of file \fBcore_sc000\&.h\fP\&.
.SS "uint32_t _reserved1"
bit: 2\&.\&.31 Reserved 
.PP
Definition at line \fB303\fP of file \fBcore_sc000\&.h\fP\&.
.SS "uint32_t _reserved1"
bit: 2\&.\&.31 Reserved 
.PP
Definition at line \fB328\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "uint32_t _reserved1"
bit: 2\&.\&.31 Reserved 
.PP
Definition at line \fB292\fP of file \fBcore_cm0\&.h\fP\&.
.SS "uint32_t _reserved1"
bit: 2\&.\&.31 Reserved 
.PP
Definition at line \fB303\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "uint32_t _reserved1"
bit: 2\&.\&.31 Reserved 
.PP
Definition at line \fB292\fP of file \fBcore_cm1\&.h\fP\&.
.SS "uint32_t _reserved1"
bit: 2\&.\&.31 Reserved 
.PP
Definition at line \fB328\fP of file \fBcore_cm23\&.h\fP\&.
.SS "uint32_t _reserved1"
bit: 25\&.\&.27 Reserved 
.PP
Definition at line \fB290\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "uint32_t _reserved1"
bit: 25\&.\&.27 Reserved 
.PP
Definition at line \fB254\fP of file \fBcore_cm0\&.h\fP\&.
.SS "uint32_t _reserved1"
bit: 25\&.\&.27 Reserved 
.PP
Definition at line \fB265\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "uint32_t _reserved1"
bit: 25\&.\&.27 Reserved 
.PP
Definition at line \fB254\fP of file \fBcore_cm1\&.h\fP\&.
.SS "uint32_t _reserved1"
bit: 25\&.\&.27 Reserved 
.PP
Definition at line \fB290\fP of file \fBcore_cm23\&.h\fP\&.
.SS "uint32_t _reserved1"
bit: 25\&.\&.27 Reserved 
.PP
Definition at line \fB265\fP of file \fBcore_sc000\&.h\fP\&.
.SS "struct  { \&.\&.\&. }  b"
Structure used for bit access 
.SS "struct  { \&.\&.\&. }  b"
Structure used for bit access 
.SS "struct  { \&.\&.\&. }  b"
Structure used for bit access 
.SS "struct  { \&.\&.\&. }  b"
Structure used for bit access 
.SS "struct  { \&.\&.\&. }  b"
Structure used for bit access 
.SS "struct  { \&.\&.\&. }  b"
Structure used for bit access 
.SS "struct  { \&.\&.\&. }  b"
Structure used for bit access 
.SS "struct  { \&.\&.\&. }  b"
Structure used for bit access 
.SS "struct  { \&.\&.\&. }  b"
Structure used for bit access 
.SS "struct  { \&.\&.\&. }  b"
Structure used for bit access 
.SS "struct  { \&.\&.\&. }  b"
Structure used for bit access 
.SS "struct  { \&.\&.\&. }  b"
Structure used for bit access 
.SS "struct  { \&.\&.\&. }  b"
Structure used for bit access 
.SS "struct  { \&.\&.\&. }  b"
Structure used for bit access 
.SS "struct  { \&.\&.\&. }  b"
Structure used for bit access 
.SS "struct  { \&.\&.\&. }  b"
Structure used for bit access 
.SS "struct  { \&.\&.\&. }  b"
Structure used for bit access 
.SS "struct  { \&.\&.\&. }  b"
Structure used for bit access 
.SS "struct  { \&.\&.\&. }  b"
Structure used for bit access 
.SS "struct  { \&.\&.\&. }  b"
Structure used for bit access 
.SS "struct  { \&.\&.\&. }  b"
Structure used for bit access 
.SS "struct  { \&.\&.\&. }  b"
Structure used for bit access 
.SS "struct  { \&.\&.\&. }  b"
Structure used for bit access 
.SS "struct  { \&.\&.\&. }  b"
Structure used for bit access 
.SS "uint32_t C"
bit: 29 Carry condition code flag 
.PP
Definition at line \fB205\fP of file \fBcore_cm0\&.h\fP\&.
.SS "uint32_t C"
bit: 29 Carry condition code flag 
.PP
Definition at line \fB216\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "uint32_t C"
bit: 29 Carry condition code flag 
.PP
Definition at line \fB205\fP of file \fBcore_cm1\&.h\fP\&.
.SS "uint32_t C"
bit: 29 Carry condition code flag 
.PP
Definition at line \fB241\fP of file \fBcore_cm23\&.h\fP\&.
.SS "uint32_t C"
bit: 29 Carry condition code flag 
.PP
Definition at line \fB216\fP of file \fBcore_sc000\&.h\fP\&.
.SS "uint32_t C"
bit: 29 Carry condition code flag 
.PP
Definition at line \fB241\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "uint32_t C"
bit: 29 Carry condition code flag 
.PP
Definition at line \fB292\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "uint32_t C"
bit: 29 Carry condition code flag 
.PP
Definition at line \fB256\fP of file \fBcore_cm0\&.h\fP\&.
.SS "uint32_t C"
bit: 29 Carry condition code flag 
.PP
Definition at line \fB267\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "uint32_t C"
bit: 29 Carry condition code flag 
.PP
Definition at line \fB256\fP of file \fBcore_cm1\&.h\fP\&.
.SS "uint32_t C"
bit: 29 Carry condition code flag 
.PP
Definition at line \fB292\fP of file \fBcore_cm23\&.h\fP\&.
.SS "uint32_t C"
bit: 29 Carry condition code flag 
.PP
Definition at line \fB267\fP of file \fBcore_sc000\&.h\fP\&.
.SS "__IOM uint32_t CLAIMCLR"
Offset: 0xFA4 (R/W) Claim tag clear 
.PP
Definition at line \fB749\fP of file \fBcore_cm23\&.h\fP\&.
.SS "__IOM uint32_t CLAIMSET"
Offset: 0xFA0 (R/W) Claim tag set 
.PP
Definition at line \fB748\fP of file \fBcore_cm23\&.h\fP\&.
.SS "__IM uint32_t DEVID"
Offset: 0xFC8 (R/ ) Device Configuration Register

.PP
Offset: 0xFC8 (R/ ) TPIU_DEVID 
.PP
Definition at line \fB751\fP of file \fBcore_cm23\&.h\fP\&.
.SS "__IOM uint8_t IP"
Offset: 0x300 (R/W) Interrupt Priority Register

.PP
Offset: 0x300 (R/W) Interrupt Priority Register (8Bit wide) 
.PP
Definition at line \fB325\fP of file \fBcore_cm0\&.h\fP\&.
.SS "__IOM uint32_t IPR[124U]"
Offset: 0x300 (R/W) Interrupt Priority Register 
.PP
Definition at line \fB367\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "uint32_t ISR"
bit: 0\&.\&. 8 Exception number 
.PP
Definition at line \fB269\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "uint32_t ISR"
bit: 0\&.\&. 8 Exception number 
.PP
Definition at line \fB233\fP of file \fBcore_cm0\&.h\fP\&.
.SS "uint32_t ISR"
bit: 0\&.\&. 8 Exception number 
.PP
Definition at line \fB244\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "uint32_t ISR"
bit: 0\&.\&. 8 Exception number 
.PP
Definition at line \fB233\fP of file \fBcore_cm1\&.h\fP\&.
.SS "uint32_t ISR"
bit: 0\&.\&. 8 Exception number 
.PP
Definition at line \fB269\fP of file \fBcore_cm23\&.h\fP\&.
.SS "uint32_t ISR"
bit: 0\&.\&. 8 Exception number 
.PP
Definition at line \fB244\fP of file \fBcore_sc000\&.h\fP\&.
.SS "uint32_t ISR"
bit: 0\&.\&. 8 Exception number 
.PP
Definition at line \fB287\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "uint32_t ISR"
bit: 0\&.\&. 8 Exception number 
.PP
Definition at line \fB251\fP of file \fBcore_cm0\&.h\fP\&.
.SS "uint32_t ISR"
bit: 0\&.\&. 8 Exception number 
.PP
Definition at line \fB262\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "uint32_t ISR"
bit: 0\&.\&. 8 Exception number 
.PP
Definition at line \fB251\fP of file \fBcore_cm1\&.h\fP\&.
.SS "uint32_t ISR"
bit: 0\&.\&. 8 Exception number 
.PP
Definition at line \fB287\fP of file \fBcore_cm23\&.h\fP\&.
.SS "uint32_t ISR"
bit: 0\&.\&. 8 Exception number 
.PP
Definition at line \fB262\fP of file \fBcore_sc000\&.h\fP\&.
.SS "__IM uint32_t ITATBCTR0"
Offset: 0xEF8 (R/ ) Integration Test ATB Control Register 0

.PP
Offset: 0xEF8 (R/ ) ITATBCTR0 
.PP
Definition at line \fB744\fP of file \fBcore_cm23\&.h\fP\&.
.SS "__IOM uint32_t ITATBCTR2"
Offset: 0xEF0 (R/W) Integration Test ATB Control Register 2

.PP
Offset: 0xEF0 (R/ ) ITATBCTR2 
.PP
Definition at line \fB742\fP of file \fBcore_cm23\&.h\fP\&.
.SS "__IOM uint32_t ITCTRL"
Offset: 0xF00 (R/W) Integration Mode Control 
.PP
Definition at line \fB746\fP of file \fBcore_cm23\&.h\fP\&.
.SS "__IM uint32_t ITFTTD0"
Offset: 0xEEC (R/ ) Integration Test FIFO Test Data 0 Register 
.PP
Definition at line \fB741\fP of file \fBcore_cm23\&.h\fP\&.
.SS "__IM uint32_t ITFTTD1"
Offset: 0xEFC (R/ ) Integration Test FIFO Test Data 1 Register 
.PP
Definition at line \fB745\fP of file \fBcore_cm23\&.h\fP\&.
.SS "__IOM uint32_t MAIR[2]"

.PP
Definition at line \fB835\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "__IOM uint32_t MAIR[2]"

.PP
Definition at line \fB910\fP of file \fBcore_cm23\&.h\fP\&.
.SS "__IOM uint32_t MAIR0"
Offset: 0x030 (R/W) MPU Memory Attribute Indirection Register 0 
.PP
Definition at line \fB837\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "__IOM uint32_t MAIR0"
Offset: 0x030 (R/W) MPU Memory Attribute Indirection Register 0 
.PP
Definition at line \fB912\fP of file \fBcore_cm23\&.h\fP\&.
.SS "__IOM uint32_t MAIR1"
Offset: 0x034 (R/W) MPU Memory Attribute Indirection Register 1 
.PP
Definition at line \fB838\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "__IOM uint32_t MAIR1"
Offset: 0x034 (R/W) MPU Memory Attribute Indirection Register 1 
.PP
Definition at line \fB913\fP of file \fBcore_cm23\&.h\fP\&.
.SS "uint32_t N"
bit: 31 Negative condition code flag 
.PP
Definition at line \fB207\fP of file \fBcore_cm0\&.h\fP\&.
.SS "uint32_t N"
bit: 31 Negative condition code flag 
.PP
Definition at line \fB218\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "uint32_t N"
bit: 31 Negative condition code flag 
.PP
Definition at line \fB207\fP of file \fBcore_cm1\&.h\fP\&.
.SS "uint32_t N"
bit: 31 Negative condition code flag 
.PP
Definition at line \fB243\fP of file \fBcore_cm23\&.h\fP\&.
.SS "uint32_t N"
bit: 31 Negative condition code flag 
.PP
Definition at line \fB218\fP of file \fBcore_sc000\&.h\fP\&.
.SS "uint32_t N"
bit: 31 Negative condition code flag 
.PP
Definition at line \fB243\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "uint32_t N"
bit: 31 Negative condition code flag 
.PP
Definition at line \fB294\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "uint32_t N"
bit: 31 Negative condition code flag 
.PP
Definition at line \fB258\fP of file \fBcore_cm0\&.h\fP\&.
.SS "uint32_t N"
bit: 31 Negative condition code flag 
.PP
Definition at line \fB269\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "uint32_t N"
bit: 31 Negative condition code flag 
.PP
Definition at line \fB258\fP of file \fBcore_cm1\&.h\fP\&.
.SS "uint32_t N"
bit: 31 Negative condition code flag 
.PP
Definition at line \fB294\fP of file \fBcore_cm23\&.h\fP\&.
.SS "uint32_t N"
bit: 31 Negative condition code flag 
.PP
Definition at line \fB269\fP of file \fBcore_sc000\&.h\fP\&.
.SS "uint32_t nPRIV"
bit: 0 Execution privilege in Thread mode 
.PP
Definition at line \fB326\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "uint32_t nPRIV"
bit: 0 Execution privilege in Thread mode 
.PP
Definition at line \fB301\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "uint32_t nPRIV"
bit: 0 Execution privilege in Thread mode 
.PP
Definition at line \fB326\fP of file \fBcore_cm23\&.h\fP\&.
.SS "__IOM uint32_t RASR"
Offset: 0x010 (R/W) MPU Region Attribute and Size Register 
.PP
Definition at line \fB530\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "uint32_t RESERVED0"

.PP
Definition at line \fB997\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "uint32_t RESERVED0"

.PP
Definition at line \fB1098\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "uint32_t RESERVED0"

.PP
Definition at line \fB615\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "uint32_t RESERVED0"

.PP
Definition at line \fB390\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "uint32_t RESERVED1"

.PP
Definition at line \fB319\fP of file \fBcore_cm0\&.h\fP\&.
.SS "uint32_t RESERVED1"

.PP
Definition at line \fB395\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "uint32_t RESERVED5"

.PP
Definition at line \fB747\fP of file \fBcore_cm23\&.h\fP\&.
.SS "uint32_t RESERVED7"

.PP
Definition at line \fB750\fP of file \fBcore_cm23\&.h\fP\&.
.SS "__IOM uint32_t SFCR"
Offset: 0x290 (R/W) Security Features Control Register 
.PP
Definition at line \fB364\fP of file \fBcore_sc000\&.h\fP\&.
.SS "__IOM uint8_t SHP"
Offset: 0x01C (R/W) System Handlers Priority Registers\&. [0] is RESERVED

.PP
Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 12-15) 
.PP
Definition at line \fB350\fP of file \fBcore_cm0\&.h\fP\&.
.SS "__IOM uint32_t SHPR[2U]"
Offset: 0x01C (R/W) System Handlers Priority Registers\&. [0] is RESERVED 
.PP
Definition at line \fB396\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "uint32_t SPSEL"
bit: 1 Stack to be used 
.PP
Definition at line \fB302\fP of file \fBcore_sc000\&.h\fP\&.
.SS "uint32_t SPSEL"
bit: 1 Stack-pointer select 
.PP
Definition at line \fB327\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "uint32_t SPSEL"
bit: 1 Stack to be used 
.PP
Definition at line \fB291\fP of file \fBcore_cm0\&.h\fP\&.
.SS "uint32_t SPSEL"
bit: 1 Stack to be used 
.PP
Definition at line \fB302\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "uint32_t SPSEL"
bit: 1 Stack to be used 
.PP
Definition at line \fB291\fP of file \fBcore_cm1\&.h\fP\&.
.SS "uint32_t SPSEL"
bit: 1 Stack-pointer select 
.PP
Definition at line \fB327\fP of file \fBcore_cm23\&.h\fP\&.
.SS "uint32_t T"
bit: 24 Thumb bit (read 0) 
.PP
Definition at line \fB289\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "uint32_t T"
bit: 24 Thumb bit (read 0) 
.PP
Definition at line \fB253\fP of file \fBcore_cm0\&.h\fP\&.
.SS "uint32_t T"
bit: 24 Thumb bit (read 0) 
.PP
Definition at line \fB264\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "uint32_t T"
bit: 24 Thumb bit (read 0) 
.PP
Definition at line \fB253\fP of file \fBcore_cm1\&.h\fP\&.
.SS "uint32_t T"
bit: 24 Thumb bit (read 0) 
.PP
Definition at line \fB289\fP of file \fBcore_cm23\&.h\fP\&.
.SS "uint32_t T"
bit: 24 Thumb bit (read 0) 
.PP
Definition at line \fB264\fP of file \fBcore_sc000\&.h\fP\&.
.SS "__IM uint32_t TRIGGER"
Offset: 0xEE8 (R/ ) TRIGGER Register 
.PP
Definition at line \fB740\fP of file \fBcore_cm23\&.h\fP\&.
.SS "uint32_t V"
bit: 28 Overflow condition code flag 
.PP
Definition at line \fB204\fP of file \fBcore_cm0\&.h\fP\&.
.SS "uint32_t V"
bit: 28 Overflow condition code flag 
.PP
Definition at line \fB215\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "uint32_t V"
bit: 28 Overflow condition code flag 
.PP
Definition at line \fB204\fP of file \fBcore_cm1\&.h\fP\&.
.SS "uint32_t V"
bit: 28 Overflow condition code flag 
.PP
Definition at line \fB240\fP of file \fBcore_cm23\&.h\fP\&.
.SS "uint32_t V"
bit: 28 Overflow condition code flag 
.PP
Definition at line \fB215\fP of file \fBcore_sc000\&.h\fP\&.
.SS "uint32_t V"
bit: 28 Overflow condition code flag 
.PP
Definition at line \fB240\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "uint32_t V"
bit: 28 Overflow condition code flag 
.PP
Definition at line \fB291\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "uint32_t V"
bit: 28 Overflow condition code flag 
.PP
Definition at line \fB255\fP of file \fBcore_cm0\&.h\fP\&.
.SS "uint32_t V"
bit: 28 Overflow condition code flag 
.PP
Definition at line \fB266\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "uint32_t V"
bit: 28 Overflow condition code flag 
.PP
Definition at line \fB255\fP of file \fBcore_cm1\&.h\fP\&.
.SS "uint32_t V"
bit: 28 Overflow condition code flag 
.PP
Definition at line \fB291\fP of file \fBcore_cm23\&.h\fP\&.
.SS "uint32_t V"
bit: 28 Overflow condition code flag 
.PP
Definition at line \fB266\fP of file \fBcore_sc000\&.h\fP\&.
.SS "uint32_t Z"
bit: 30 Zero condition code flag 
.PP
Definition at line \fB206\fP of file \fBcore_cm0\&.h\fP\&.
.SS "uint32_t Z"
bit: 30 Zero condition code flag 
.PP
Definition at line \fB217\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "uint32_t Z"
bit: 30 Zero condition code flag 
.PP
Definition at line \fB206\fP of file \fBcore_cm1\&.h\fP\&.
.SS "uint32_t Z"
bit: 30 Zero condition code flag 
.PP
Definition at line \fB242\fP of file \fBcore_cm23\&.h\fP\&.
.SS "uint32_t Z"
bit: 30 Zero condition code flag 
.PP
Definition at line \fB217\fP of file \fBcore_sc000\&.h\fP\&.
.SS "uint32_t Z"
bit: 30 Zero condition code flag 
.PP
Definition at line \fB242\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "uint32_t Z"
bit: 30 Zero condition code flag 
.PP
Definition at line \fB293\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "uint32_t Z"
bit: 30 Zero condition code flag 
.PP
Definition at line \fB257\fP of file \fBcore_cm0\&.h\fP\&.
.SS "uint32_t Z"
bit: 30 Zero condition code flag 
.PP
Definition at line \fB268\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "uint32_t Z"
bit: 30 Zero condition code flag 
.PP
Definition at line \fB257\fP of file \fBcore_cm1\&.h\fP\&.
.SS "uint32_t Z"
bit: 30 Zero condition code flag 
.PP
Definition at line \fB293\fP of file \fBcore_cm23\&.h\fP\&.
.SS "uint32_t Z"
bit: 30 Zero condition code flag 
.PP
Definition at line \fB268\fP of file \fBcore_sc000\&.h\fP\&.
.SH "Author"
.PP 
Generated automatically by Doxygen for Joystick Driver from the source code\&.
