
Tach.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001cc0  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000054  00800060  00001cc0  00001d54  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000015  008000b4  008000b4  00001da8  2**0
                  ALLOC
  3 .stab         00001218  00000000  00000000  00001da8  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000410  00000000  00000000  00002fc0  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000001a8  00000000  00000000  000033d0  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 0000063e  00000000  00000000  00003578  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000296e  00000000  00000000  00003bb6  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000e91  00000000  00000000  00006524  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   0000278b  00000000  00000000  000073b5  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000390  00000000  00000000  00009b40  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00000ba2  00000000  00000000  00009ed0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00002286  00000000  00000000  0000aa72  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_pubtypes 00000302  00000000  00000000  0000ccf8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000060  00000000  00000000  0000cffa  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 3d 00 	jmp	0x7a	; 0x7a <__ctors_end>
       4:	0c 94 64 09 	jmp	0x12c8	; 0x12c8 <__vector_1>
       8:	0c 94 5a 00 	jmp	0xb4	; 0xb4 <__bad_interrupt>
       c:	0c 94 5a 00 	jmp	0xb4	; 0xb4 <__bad_interrupt>
      10:	0c 94 40 09 	jmp	0x1280	; 0x1280 <__vector_4>
      14:	0c 94 5a 00 	jmp	0xb4	; 0xb4 <__bad_interrupt>
      18:	0c 94 5a 00 	jmp	0xb4	; 0xb4 <__bad_interrupt>
      1c:	0c 94 5a 00 	jmp	0xb4	; 0xb4 <__bad_interrupt>
      20:	0c 94 5a 00 	jmp	0xb4	; 0xb4 <__bad_interrupt>
      24:	0c 94 5a 00 	jmp	0xb4	; 0xb4 <__bad_interrupt>
      28:	0c 94 d9 08 	jmp	0x11b2	; 0x11b2 <__vector_10>
      2c:	0c 94 5a 00 	jmp	0xb4	; 0xb4 <__bad_interrupt>
      30:	0c 94 5a 00 	jmp	0xb4	; 0xb4 <__bad_interrupt>
      34:	0c 94 5a 00 	jmp	0xb4	; 0xb4 <__bad_interrupt>
      38:	0c 94 5a 00 	jmp	0xb4	; 0xb4 <__bad_interrupt>
      3c:	0c 94 5a 00 	jmp	0xb4	; 0xb4 <__bad_interrupt>
      40:	0c 94 5a 00 	jmp	0xb4	; 0xb4 <__bad_interrupt>
      44:	0c 94 5a 00 	jmp	0xb4	; 0xb4 <__bad_interrupt>
      48:	0c 94 5a 00 	jmp	0xb4	; 0xb4 <__bad_interrupt>
      4c:	0c 94 5a 00 	jmp	0xb4	; 0xb4 <__bad_interrupt>
      50:	0c 94 5a 00 	jmp	0xb4	; 0xb4 <__bad_interrupt>

00000054 <top_light_str>:
      54:	20 d2 ce cf ce c2 db c9 20 ce c3 ce cd dc 00         ....... ......

00000063 <top_light_off_str>:
      63:	20 20 20 3c c2 db ca cb de d7 c5 cd 3e 00              <........>.

00000071 <top_light_on_str>:
      71:	c2 ca cb de d7 c5 cd 00 00                          .........

0000007a <__ctors_end>:
      7a:	11 24       	eor	r1, r1
      7c:	1f be       	out	0x3f, r1	; 63
      7e:	cf e5       	ldi	r28, 0x5F	; 95
      80:	d8 e0       	ldi	r29, 0x08	; 8
      82:	de bf       	out	0x3e, r29	; 62
      84:	cd bf       	out	0x3d, r28	; 61

00000086 <__do_copy_data>:
      86:	10 e0       	ldi	r17, 0x00	; 0
      88:	a0 e6       	ldi	r26, 0x60	; 96
      8a:	b0 e0       	ldi	r27, 0x00	; 0
      8c:	e0 ec       	ldi	r30, 0xC0	; 192
      8e:	fc e1       	ldi	r31, 0x1C	; 28
      90:	02 c0       	rjmp	.+4      	; 0x96 <__do_copy_data+0x10>
      92:	05 90       	lpm	r0, Z+
      94:	0d 92       	st	X+, r0
      96:	a4 3b       	cpi	r26, 0xB4	; 180
      98:	b1 07       	cpc	r27, r17
      9a:	d9 f7       	brne	.-10     	; 0x92 <__do_copy_data+0xc>

0000009c <__do_clear_bss>:
      9c:	10 e0       	ldi	r17, 0x00	; 0
      9e:	a4 eb       	ldi	r26, 0xB4	; 180
      a0:	b0 e0       	ldi	r27, 0x00	; 0
      a2:	01 c0       	rjmp	.+2      	; 0xa6 <.do_clear_bss_start>

000000a4 <.do_clear_bss_loop>:
      a4:	1d 92       	st	X+, r1

000000a6 <.do_clear_bss_start>:
      a6:	a9 3c       	cpi	r26, 0xC9	; 201
      a8:	b1 07       	cpc	r27, r17
      aa:	e1 f7       	brne	.-8      	; 0xa4 <.do_clear_bss_loop>
      ac:	0e 94 83 08 	call	0x1106	; 0x1106 <main>
      b0:	0c 94 5e 0e 	jmp	0x1cbc	; 0x1cbc <_exit>

000000b4 <__bad_interrupt>:
      b4:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000b8 <display_set_backlight>:
 *      PUBLIC FUNCTIONS                    *
 *******************************************/
void display_set_backlight( uint8_t percent )
{
	/* Configure pin just in case */
	DISPLAY_BACKLIGHT_DDR |= (1 << DISPLAY_BACKLIGHT_PIN);
      b8:	8d 9a       	sbi	0x11, 5	; 17
	
	if (0 == percent)
      ba:	88 23       	and	r24, r24
      bc:	11 f4       	brne	.+4      	; 0xc2 <display_set_backlight+0xa>
	{
		/* Turn PWM off and set pin to 0 */
		DISPLAY_BACKLIGHT_PORT &= ~(1 << DISPLAY_BACKLIGHT_PIN);
      be:	95 98       	cbi	0x12, 5	; 18
      c0:	08 95       	ret
		
	} else if ( 100 <= percent )
      c2:	84 36       	cpi	r24, 0x64	; 100
      c4:	08 f0       	brcs	.+2      	; 0xc8 <display_set_backlight+0x10>
	{
		/* Turn PWM off and set pin to 1 */
		DISPLAY_BACKLIGHT_PORT |= (1 << DISPLAY_BACKLIGHT_PIN);
      c6:	95 9a       	sbi	0x12, 5	; 18
      c8:	08 95       	ret

000000ca <displaySendCommand>:
/********************************************
 *      LOCAL FUNCTIONS                     *
 *******************************************/

void displaySendCommand(uint8_t command, double delay_in_us)
{
      ca:	1f 93       	push	r17
      cc:	18 2f       	mov	r17, r24
      ce:	cb 01       	movw	r24, r22
      d0:	ba 01       	movw	r22, r20
	uint8_t buf = 0;
	DISPLAY_CONFIG_PINS_PORT  &= ~(1 << DISPLAY_CONFIG_PIN_RS ); // 0 - command, 1 - data 
      d2:	af 98       	cbi	0x15, 7	; 21
	{
		/* No need to invert data in the port */
		// TODO: implement		
	} else
	{			
		buf = (command & 0xF0) >> 4;
      d4:	21 2f       	mov	r18, r17
      d6:	22 95       	swap	r18
      d8:	2f 70       	andi	r18, 0x0F	; 15
		DISPLAY_DATA_PINS_PORT = ((((buf & 0x1) << 3) | ((buf & 0x2) << 1) | ((buf & 0x4) >> 1) | ((buf & 0x8) >> 3)) << DISPLAY_DATA_PINS_SHIFT) | (DISPLAY_DATA_PINS_PORT & (~DISPLAY_DATA_PINS_MASK));		
      da:	30 e0       	ldi	r19, 0x00	; 0
      dc:	a5 b3       	in	r26, 0x15	; 21
      de:	f9 01       	movw	r30, r18
      e0:	e2 70       	andi	r30, 0x02	; 2
      e2:	f0 70       	andi	r31, 0x00	; 0
      e4:	ee 0f       	add	r30, r30
      e6:	ff 1f       	adc	r31, r31
      e8:	a9 01       	movw	r20, r18
      ea:	41 70       	andi	r20, 0x01	; 1
      ec:	50 70       	andi	r21, 0x00	; 0
      ee:	44 0f       	add	r20, r20
      f0:	55 1f       	adc	r21, r21
      f2:	44 0f       	add	r20, r20
      f4:	55 1f       	adc	r21, r21
      f6:	44 0f       	add	r20, r20
      f8:	55 1f       	adc	r21, r21
      fa:	e4 2b       	or	r30, r20
      fc:	f5 2b       	or	r31, r21
      fe:	a9 01       	movw	r20, r18
     100:	44 70       	andi	r20, 0x04	; 4
     102:	50 70       	andi	r21, 0x00	; 0
     104:	55 95       	asr	r21
     106:	47 95       	ror	r20
     108:	e4 2b       	or	r30, r20
     10a:	f5 2b       	or	r31, r21
     10c:	a9 01       	movw	r20, r18
     10e:	56 95       	lsr	r21
     110:	47 95       	ror	r20
     112:	56 95       	lsr	r21
     114:	47 95       	ror	r20
     116:	56 95       	lsr	r21
     118:	47 95       	ror	r20
     11a:	9f 01       	movw	r18, r30
     11c:	24 2b       	or	r18, r20
     11e:	35 2b       	or	r19, r21
     120:	22 0f       	add	r18, r18
     122:	33 1f       	adc	r19, r19
     124:	22 0f       	add	r18, r18
     126:	33 1f       	adc	r19, r19
     128:	a3 7c       	andi	r26, 0xC3	; 195
     12a:	2a 2b       	or	r18, r26
     12c:	25 bb       	out	0x15, r18	; 21
	}

	DISPLAY_CONFIG_PINS_PORT |= (1 << DISPLAY_CONFIG_PIN_E);
     12e:	ae 9a       	sbi	0x15, 6	; 21
	delay_us(delay_in_us);
     130:	0e 94 a4 09 	call	0x1348	; 0x1348 <__fixunssfsi>

  } 
} 

static inline void delay_us(uint16_t count) { 
  while(count--) { 
     134:	61 15       	cp	r22, r1
     136:	71 05       	cpc	r23, r1
     138:	39 f0       	breq	.+14     	; 0x148 <displaySendCommand+0x7e>
     13a:	cb 01       	movw	r24, r22
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     13c:	25 e0       	ldi	r18, 0x05	; 5
     13e:	2a 95       	dec	r18
     140:	f1 f7       	brne	.-4      	; 0x13e <displaySendCommand+0x74>
     142:	00 00       	nop
     144:	01 97       	sbiw	r24, 0x01	; 1
     146:	d1 f7       	brne	.-12     	; 0x13c <displaySendCommand+0x72>
		DISPLAY_DATA_PINS_PORT = ((((buf & 0x1) << 3) | ((buf & 0x2) << 1) | ((buf & 0x4) >> 1) | ((buf & 0x8) >> 3)) << DISPLAY_DATA_PINS_SHIFT) | (DISPLAY_DATA_PINS_PORT & (~DISPLAY_DATA_PINS_MASK));		
	}

	DISPLAY_CONFIG_PINS_PORT |= (1 << DISPLAY_CONFIG_PIN_E);
	delay_us(delay_in_us);
	DISPLAY_CONFIG_PINS_PORT &= ~(1 << DISPLAY_CONFIG_PIN_E);
     148:	ae 98       	cbi	0x15, 6	; 21
     14a:	85 e0       	ldi	r24, 0x05	; 5
     14c:	8a 95       	dec	r24
     14e:	f1 f7       	brne	.-4      	; 0x14c <displaySendCommand+0x82>
     150:	00 00       	nop
     152:	25 e0       	ldi	r18, 0x05	; 5
     154:	2a 95       	dec	r18
     156:	f1 f7       	brne	.-4      	; 0x154 <displaySendCommand+0x8a>
     158:	00 00       	nop
     15a:	85 e0       	ldi	r24, 0x05	; 5
     15c:	8a 95       	dec	r24
     15e:	f1 f7       	brne	.-4      	; 0x15c <displaySendCommand+0x92>
     160:	00 00       	nop
     162:	25 e0       	ldi	r18, 0x05	; 5
     164:	2a 95       	dec	r18
     166:	f1 f7       	brne	.-4      	; 0x164 <displaySendCommand+0x9a>
     168:	00 00       	nop
     16a:	85 e0       	ldi	r24, 0x05	; 5
     16c:	8a 95       	dec	r24
     16e:	f1 f7       	brne	.-4      	; 0x16c <displaySendCommand+0xa2>
     170:	00 00       	nop
	{
		/* No need to invert data in the port */
		// TODO: implement		
	} else
	{			
		buf = (command & 0x0F);
     172:	1f 70       	andi	r17, 0x0F	; 15
		DISPLAY_DATA_PINS_PORT = ((((buf & 0x1) << 3) | ((buf & 0x2) << 1) | ((buf & 0x4) >> 1) | ((buf & 0x8) >> 3)) << DISPLAY_DATA_PINS_SHIFT) | (DISPLAY_DATA_PINS_PORT & (~DISPLAY_DATA_PINS_MASK));		
     174:	81 2f       	mov	r24, r17
     176:	90 e0       	ldi	r25, 0x00	; 0
     178:	e5 b3       	in	r30, 0x15	; 21
     17a:	ac 01       	movw	r20, r24
     17c:	42 70       	andi	r20, 0x02	; 2
     17e:	50 70       	andi	r21, 0x00	; 0
     180:	44 0f       	add	r20, r20
     182:	55 1f       	adc	r21, r21
     184:	9c 01       	movw	r18, r24
     186:	21 70       	andi	r18, 0x01	; 1
     188:	30 70       	andi	r19, 0x00	; 0
     18a:	22 0f       	add	r18, r18
     18c:	33 1f       	adc	r19, r19
     18e:	22 0f       	add	r18, r18
     190:	33 1f       	adc	r19, r19
     192:	22 0f       	add	r18, r18
     194:	33 1f       	adc	r19, r19
     196:	42 2b       	or	r20, r18
     198:	53 2b       	or	r21, r19
     19a:	9c 01       	movw	r18, r24
     19c:	24 70       	andi	r18, 0x04	; 4
     19e:	30 70       	andi	r19, 0x00	; 0
     1a0:	35 95       	asr	r19
     1a2:	27 95       	ror	r18
     1a4:	42 2b       	or	r20, r18
     1a6:	53 2b       	or	r21, r19
     1a8:	9c 01       	movw	r18, r24
     1aa:	36 95       	lsr	r19
     1ac:	27 95       	ror	r18
     1ae:	36 95       	lsr	r19
     1b0:	27 95       	ror	r18
     1b2:	36 95       	lsr	r19
     1b4:	27 95       	ror	r18
     1b6:	ca 01       	movw	r24, r20
     1b8:	82 2b       	or	r24, r18
     1ba:	93 2b       	or	r25, r19
     1bc:	88 0f       	add	r24, r24
     1be:	99 1f       	adc	r25, r25
     1c0:	88 0f       	add	r24, r24
     1c2:	99 1f       	adc	r25, r25
     1c4:	2e 2f       	mov	r18, r30
     1c6:	23 7c       	andi	r18, 0xC3	; 195
     1c8:	82 2b       	or	r24, r18
     1ca:	85 bb       	out	0x15, r24	; 21
	}

	/* E = A7 */
	DISPLAY_CONFIG_PINS_PORT |= (1 << DISPLAY_CONFIG_PIN_E);
     1cc:	ae 9a       	sbi	0x15, 6	; 21

  } 
} 

static inline void delay_us(uint16_t count) { 
  while(count--) { 
     1ce:	61 15       	cp	r22, r1
     1d0:	71 05       	cpc	r23, r1
     1d2:	39 f0       	breq	.+14     	; 0x1e2 <displaySendCommand+0x118>
     1d4:	25 e0       	ldi	r18, 0x05	; 5
     1d6:	2a 95       	dec	r18
     1d8:	f1 f7       	brne	.-4      	; 0x1d6 <displaySendCommand+0x10c>
     1da:	00 00       	nop
     1dc:	61 50       	subi	r22, 0x01	; 1
     1de:	70 40       	sbci	r23, 0x00	; 0
     1e0:	c9 f7       	brne	.-14     	; 0x1d4 <displaySendCommand+0x10a>
	}

	/* E = A7 */
	DISPLAY_CONFIG_PINS_PORT |= (1 << DISPLAY_CONFIG_PIN_E);
	delay_us(delay_in_us);
	DISPLAY_CONFIG_PINS_PORT &= ~(1 << DISPLAY_CONFIG_PIN_E);
     1e2:	ae 98       	cbi	0x15, 6	; 21
     1e4:	85 e0       	ldi	r24, 0x05	; 5
     1e6:	8a 95       	dec	r24
     1e8:	f1 f7       	brne	.-4      	; 0x1e6 <displaySendCommand+0x11c>
     1ea:	00 00       	nop
     1ec:	25 e0       	ldi	r18, 0x05	; 5
     1ee:	2a 95       	dec	r18
     1f0:	f1 f7       	brne	.-4      	; 0x1ee <displaySendCommand+0x124>
     1f2:	00 00       	nop
     1f4:	85 e0       	ldi	r24, 0x05	; 5
     1f6:	8a 95       	dec	r24
     1f8:	f1 f7       	brne	.-4      	; 0x1f6 <displaySendCommand+0x12c>
     1fa:	00 00       	nop
     1fc:	25 e0       	ldi	r18, 0x05	; 5
     1fe:	2a 95       	dec	r18
     200:	f1 f7       	brne	.-4      	; 0x1fe <displaySendCommand+0x134>
     202:	00 00       	nop
     204:	85 e0       	ldi	r24, 0x05	; 5
     206:	8a 95       	dec	r24
     208:	f1 f7       	brne	.-4      	; 0x206 <displaySendCommand+0x13c>
     20a:	00 00       	nop
	
#else
	#error
#endif

}
     20c:	1f 91       	pop	r17
     20e:	08 95       	ret

00000210 <displayClear>:

void displayClear()
{
	/* Clear display */
	/* Wait for more than 1.53 ms */
	displaySendCommand(DISPLAY_COMMAND_CLEAR_DISPLAY, 1540);
     210:	81 e0       	ldi	r24, 0x01	; 1
     212:	40 e0       	ldi	r20, 0x00	; 0
     214:	50 e8       	ldi	r21, 0x80	; 128
     216:	60 ec       	ldi	r22, 0xC0	; 192
     218:	74 e4       	ldi	r23, 0x44	; 68
     21a:	0e 94 65 00 	call	0xca	; 0xca <displaySendCommand>

	/* Why don't just set DDRAM address? It takes less time */
	displaySendCommand(DISPLAY_COMMAND_RETURN_HOME, 1540);
     21e:	82 e0       	ldi	r24, 0x02	; 2
     220:	40 e0       	ldi	r20, 0x00	; 0
     222:	50 e8       	ldi	r21, 0x80	; 128
     224:	60 ec       	ldi	r22, 0xC0	; 192
     226:	74 e4       	ldi	r23, 0x44	; 68
     228:	0e 94 65 00 	call	0xca	; 0xca <displaySendCommand>
}
     22c:	08 95       	ret

0000022e <initDisplay>:
	/*	  
	Start up steps 

	1. Wait for more than 40 ms after VDD rises to 4.5 V */

	DISPLAY_CONFIG_PINS_DDR  |= (1 << DISPLAY_CONFIG_PIN_RS) | (1 << DISPLAY_CONFIG_PIN_E);
     22e:	84 b3       	in	r24, 0x14	; 20
     230:	80 6c       	ori	r24, 0xC0	; 192
     232:	84 bb       	out	0x14, r24	; 20
	DISPLAY_CONFIG_PINS_PORT  &= ~(1 << DISPLAY_CONFIG_PIN_RS);
     234:	af 98       	cbi	0x15, 7	; 21
	DISPLAY_CONFIG_PINS_PORT  &= ~(1 << DISPLAY_CONFIG_PIN_E);
     236:	ae 98       	cbi	0x15, 6	; 21

	DISPLAY_DATA_PINS_DDR |= DISPLAY_DATA_PINS_MASK;
     238:	84 b3       	in	r24, 0x14	; 20
     23a:	8c 63       	ori	r24, 0x3C	; 60
     23c:	84 bb       	out	0x14, r24	; 20
     23e:	82 e3       	ldi	r24, 0x32	; 50
     240:	90 e0       	ldi	r25, 0x00	; 0
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     242:	ef e9       	ldi	r30, 0x9F	; 159
     244:	ff e0       	ldi	r31, 0x0F	; 15
     246:	31 97       	sbiw	r30, 0x01	; 1
     248:	f1 f7       	brne	.-4      	; 0x246 <initDisplay+0x18>
     24a:	00 c0       	rjmp	.+0      	; 0x24c <initDisplay+0x1e>
     24c:	00 00       	nop
     24e:	01 97       	sbiw	r24, 0x01	; 1
	}
	return symb;
}

static inline void delay_ms(uint16_t count) { 
  while(count--) { 
     250:	c1 f7       	brne	.-16     	; 0x242 <initDisplay+0x14>

	/* 	Wait for more than 39us */	
#ifdef DISPLAY_MODE_8BIT	
	displaySendCommand(DISPLAY_COMMAND_FUNCTION_SET | DISPLAY_DATA_LENGTH_8BIT | DISPLAY_TYPE_2LINE | DISPLAY_SYMB_SIZE_5X8,40);
#elif defined DISPLAY_MODE_4BIT
	displaySendCommand(DISPLAY_COMMAND_FUNCTION_SET | DISPLAY_DATA_LENGTH_4BIT, 40);
     252:	80 e2       	ldi	r24, 0x20	; 32
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	60 e2       	ldi	r22, 0x20	; 32
     25a:	72 e4       	ldi	r23, 0x42	; 66
     25c:	0e 94 65 00 	call	0xca	; 0xca <displaySendCommand>
		/* No need to invert data in the port */
		// TODO: implement		
	} else
	{		
		buf = ((DISPLAY_COMMAND_FUNCTION_SET | DISPLAY_DATA_LENGTH_8BIT) >> 4);
		DISPLAY_DATA_PINS_PORT = ((((buf & 0x1) << 3) | ((buf & 0x2) << 1) | ((buf & 0x4) >> 1) | ((buf & 0x8) >> 3)) << DISPLAY_DATA_PINS_SHIFT) | (DISPLAY_DATA_PINS_PORT & (~DISPLAY_DATA_PINS_MASK));
     260:	85 b3       	in	r24, 0x15	; 21
     262:	83 7c       	andi	r24, 0xC3	; 195
     264:	80 63       	ori	r24, 0x30	; 48
     266:	85 bb       	out	0x15, r24	; 21
	}
	
	
	/* Pull up E */
	DISPLAY_CONFIG_PINS_PORT |= (1 << DISPLAY_CONFIG_PIN_E);
     268:	ae 9a       	sbi	0x15, 6	; 21

  } 
} 

static inline void delay_us(uint16_t count) { 
  while(count--) { 
     26a:	87 e2       	ldi	r24, 0x27	; 39
     26c:	90 e0       	ldi	r25, 0x00	; 0
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     26e:	f5 e0       	ldi	r31, 0x05	; 5
     270:	fa 95       	dec	r31
     272:	f1 f7       	brne	.-4      	; 0x270 <initDisplay+0x42>
     274:	00 00       	nop
     276:	01 97       	sbiw	r24, 0x01	; 1
     278:	2f ef       	ldi	r18, 0xFF	; 255
     27a:	8f 3f       	cpi	r24, 0xFF	; 255
     27c:	92 07       	cpc	r25, r18
     27e:	b9 f7       	brne	.-18     	; 0x26e <initDisplay+0x40>
	
	
	/* Pull up E */
	DISPLAY_CONFIG_PINS_PORT |= (1 << DISPLAY_CONFIG_PIN_E);
	delay_us(40);
	DISPLAY_CONFIG_PINS_PORT &= ~(1 << DISPLAY_CONFIG_PIN_E);
     280:	ae 98       	cbi	0x15, 6	; 21

	displaySendCommand(DISPLAY_COMMAND_FUNCTION_SET | DISPLAY_DATA_LENGTH_4BIT | DISPLAY_TYPE_2LINE | DISPLAY_SYMB_SIZE_5X8,40);	
     282:	88 e2       	ldi	r24, 0x28	; 40
     284:	40 e0       	ldi	r20, 0x00	; 0
     286:	50 e0       	ldi	r21, 0x00	; 0
     288:	60 e2       	ldi	r22, 0x20	; 32
     28a:	72 e4       	ldi	r23, 0x42	; 66
     28c:	0e 94 65 00 	call	0xca	; 0xca <displaySendCommand>
	#error
#endif

	/* Display ON/OFF control */
	/* Wait for more than 37 us */
	displaySendCommand(DISPLAY_COMMAND_DISPLAY_ON_OFF | DISPLAY_ON | DISPLAY_CURSOR_OFF | DISPLAY_CURSOR_BLINKING_OFF,38);
     290:	8c e0       	ldi	r24, 0x0C	; 12
     292:	40 e0       	ldi	r20, 0x00	; 0
     294:	50 e0       	ldi	r21, 0x00	; 0
     296:	68 e1       	ldi	r22, 0x18	; 24
     298:	72 e4       	ldi	r23, 0x42	; 66
     29a:	0e 94 65 00 	call	0xca	; 0xca <displaySendCommand>

	/* Clear display */

	/* Wait for more than 1.53 ms */
	displaySendCommand(DISPLAY_COMMAND_CLEAR_DISPLAY, 1540);
     29e:	81 e0       	ldi	r24, 0x01	; 1
     2a0:	40 e0       	ldi	r20, 0x00	; 0
     2a2:	50 e8       	ldi	r21, 0x80	; 128
     2a4:	60 ec       	ldi	r22, 0xC0	; 192
     2a6:	74 e4       	ldi	r23, 0x44	; 68
     2a8:	0e 94 65 00 	call	0xca	; 0xca <displaySendCommand>

	/* Entry mode set */
	/* Wait for more than 39 us */

	displaySendCommand(DISPLAY_COMMAND_ENTRY_MODE_SET | DISPLAY_ENTRY_MODE_INCREMENT | DISPLAY_ENTRY_MODE_SHIFT_OFF, 40);
     2ac:	86 e0       	ldi	r24, 0x06	; 6
     2ae:	40 e0       	ldi	r20, 0x00	; 0
     2b0:	50 e0       	ldi	r21, 0x00	; 0
     2b2:	60 e2       	ldi	r22, 0x20	; 32
     2b4:	72 e4       	ldi	r23, 0x42	; 66
     2b6:	0e 94 65 00 	call	0xca	; 0xca <displaySendCommand>

	/* Move cursor */
	displaySendCommand(DISPLAY_COMMAND_RETURN_HOME, 1540);
     2ba:	82 e0       	ldi	r24, 0x02	; 2
     2bc:	40 e0       	ldi	r20, 0x00	; 0
     2be:	50 e8       	ldi	r21, 0x80	; 128
     2c0:	60 ec       	ldi	r22, 0xC0	; 192
     2c2:	74 e4       	ldi	r23, 0x44	; 68
     2c4:	0e 94 65 00 	call	0xca	; 0xca <displaySendCommand>

}
     2c8:	08 95       	ret

000002ca <displaySendData>:
}

void displaySendData(uint8_t data)
{
	uint8_t buf = 0;
	DISPLAY_CONFIG_PINS_PORT |= (1 << DISPLAY_CONFIG_PIN_RS ); // 0 - command, 1 - data 
     2ca:	af 9a       	sbi	0x15, 7	; 21
	{
		/* No need to invert data in the port */
		// TODO: implement		
	} else
	{			
		buf = (data & 0xF0) >> 4;
     2cc:	28 2f       	mov	r18, r24
     2ce:	22 95       	swap	r18
     2d0:	2f 70       	andi	r18, 0x0F	; 15
		DISPLAY_DATA_PINS_PORT = ((((buf & 0x1) << 3) | ((buf & 0x2) << 1) | ((buf & 0x4) >> 1) | ((buf & 0x8) >> 3)) << DISPLAY_DATA_PINS_SHIFT) | (DISPLAY_DATA_PINS_PORT & (~DISPLAY_DATA_PINS_MASK));		
     2d2:	30 e0       	ldi	r19, 0x00	; 0
     2d4:	95 b3       	in	r25, 0x15	; 21
     2d6:	b9 01       	movw	r22, r18
     2d8:	62 70       	andi	r22, 0x02	; 2
     2da:	70 70       	andi	r23, 0x00	; 0
     2dc:	66 0f       	add	r22, r22
     2de:	77 1f       	adc	r23, r23
     2e0:	a9 01       	movw	r20, r18
     2e2:	41 70       	andi	r20, 0x01	; 1
     2e4:	50 70       	andi	r21, 0x00	; 0
     2e6:	44 0f       	add	r20, r20
     2e8:	55 1f       	adc	r21, r21
     2ea:	44 0f       	add	r20, r20
     2ec:	55 1f       	adc	r21, r21
     2ee:	44 0f       	add	r20, r20
     2f0:	55 1f       	adc	r21, r21
     2f2:	64 2b       	or	r22, r20
     2f4:	75 2b       	or	r23, r21
     2f6:	a9 01       	movw	r20, r18
     2f8:	44 70       	andi	r20, 0x04	; 4
     2fa:	50 70       	andi	r21, 0x00	; 0
     2fc:	55 95       	asr	r21
     2fe:	47 95       	ror	r20
     300:	64 2b       	or	r22, r20
     302:	75 2b       	or	r23, r21
     304:	a9 01       	movw	r20, r18
     306:	56 95       	lsr	r21
     308:	47 95       	ror	r20
     30a:	56 95       	lsr	r21
     30c:	47 95       	ror	r20
     30e:	56 95       	lsr	r21
     310:	47 95       	ror	r20
     312:	9b 01       	movw	r18, r22
     314:	24 2b       	or	r18, r20
     316:	35 2b       	or	r19, r21
     318:	22 0f       	add	r18, r18
     31a:	33 1f       	adc	r19, r19
     31c:	22 0f       	add	r18, r18
     31e:	33 1f       	adc	r19, r19
     320:	93 7c       	andi	r25, 0xC3	; 195
     322:	29 2b       	or	r18, r25
     324:	25 bb       	out	0x15, r18	; 21
	}


	DISPLAY_CONFIG_PINS_PORT |= (1 << DISPLAY_CONFIG_PIN_E);
     326:	ae 9a       	sbi	0x15, 6	; 21
     328:	28 e2       	ldi	r18, 0x28	; 40
     32a:	30 e0       	ldi	r19, 0x00	; 0
     32c:	95 e0       	ldi	r25, 0x05	; 5
     32e:	9a 95       	dec	r25
     330:	f1 f7       	brne	.-4      	; 0x32e <displaySendData+0x64>
     332:	00 00       	nop
     334:	21 50       	subi	r18, 0x01	; 1
     336:	30 40       	sbci	r19, 0x00	; 0

  } 
} 

static inline void delay_us(uint16_t count) { 
  while(count--) { 
     338:	c9 f7       	brne	.-14     	; 0x32c <displaySendData+0x62>
	}


	DISPLAY_CONFIG_PINS_PORT |= (1 << DISPLAY_CONFIG_PIN_E);
	delay_us(40);
	DISPLAY_CONFIG_PINS_PORT &= ~(1 << DISPLAY_CONFIG_PIN_E);
     33a:	ae 98       	cbi	0x15, 6	; 21
	{
		/* No need to invert data in the port */
		// TODO: implement		
	} else
	{				
		buf = (data & 0x0F);
     33c:	8f 70       	andi	r24, 0x0F	; 15
		DISPLAY_DATA_PINS_PORT = ((((buf & 0x1) << 3) | ((buf & 0x2) << 1) | ((buf & 0x4) >> 1) | ((buf & 0x8) >> 3)) << DISPLAY_DATA_PINS_SHIFT) | (DISPLAY_DATA_PINS_PORT & (~DISPLAY_DATA_PINS_MASK));		
     33e:	90 e0       	ldi	r25, 0x00	; 0
     340:	65 b3       	in	r22, 0x15	; 21
     342:	ac 01       	movw	r20, r24
     344:	42 70       	andi	r20, 0x02	; 2
     346:	50 70       	andi	r21, 0x00	; 0
     348:	44 0f       	add	r20, r20
     34a:	55 1f       	adc	r21, r21
     34c:	9c 01       	movw	r18, r24
     34e:	21 70       	andi	r18, 0x01	; 1
     350:	30 70       	andi	r19, 0x00	; 0
     352:	22 0f       	add	r18, r18
     354:	33 1f       	adc	r19, r19
     356:	22 0f       	add	r18, r18
     358:	33 1f       	adc	r19, r19
     35a:	22 0f       	add	r18, r18
     35c:	33 1f       	adc	r19, r19
     35e:	42 2b       	or	r20, r18
     360:	53 2b       	or	r21, r19
     362:	9c 01       	movw	r18, r24
     364:	24 70       	andi	r18, 0x04	; 4
     366:	30 70       	andi	r19, 0x00	; 0
     368:	35 95       	asr	r19
     36a:	27 95       	ror	r18
     36c:	42 2b       	or	r20, r18
     36e:	53 2b       	or	r21, r19
     370:	9c 01       	movw	r18, r24
     372:	36 95       	lsr	r19
     374:	27 95       	ror	r18
     376:	36 95       	lsr	r19
     378:	27 95       	ror	r18
     37a:	36 95       	lsr	r19
     37c:	27 95       	ror	r18
     37e:	ca 01       	movw	r24, r20
     380:	82 2b       	or	r24, r18
     382:	93 2b       	or	r25, r19
     384:	88 0f       	add	r24, r24
     386:	99 1f       	adc	r25, r25
     388:	88 0f       	add	r24, r24
     38a:	99 1f       	adc	r25, r25
     38c:	26 2f       	mov	r18, r22
     38e:	23 7c       	andi	r18, 0xC3	; 195
     390:	82 2b       	or	r24, r18
     392:	85 bb       	out	0x15, r24	; 21
	}

	/* E = A7 */
	DISPLAY_CONFIG_PINS_PORT |= (1 << DISPLAY_CONFIG_PIN_E);
     394:	ae 9a       	sbi	0x15, 6	; 21

  } 
} 

static inline void delay_us(uint16_t count) { 
  while(count--) { 
     396:	87 e2       	ldi	r24, 0x27	; 39
     398:	90 e0       	ldi	r25, 0x00	; 0
     39a:	25 e0       	ldi	r18, 0x05	; 5
     39c:	2a 95       	dec	r18
     39e:	f1 f7       	brne	.-4      	; 0x39c <displaySendData+0xd2>
     3a0:	00 00       	nop
     3a2:	01 97       	sbiw	r24, 0x01	; 1
     3a4:	2f ef       	ldi	r18, 0xFF	; 255
     3a6:	8f 3f       	cpi	r24, 0xFF	; 255
     3a8:	92 07       	cpc	r25, r18
     3aa:	b9 f7       	brne	.-18     	; 0x39a <displaySendData+0xd0>
	}

	/* E = A7 */
	DISPLAY_CONFIG_PINS_PORT |= (1 << DISPLAY_CONFIG_PIN_E);
	delay_us(40);
	DISPLAY_CONFIG_PINS_PORT &= ~(1 << DISPLAY_CONFIG_PIN_E);
     3ac:	ae 98       	cbi	0x15, 6	; 21

#else
	#error
#endif

}
     3ae:	08 95       	ret

000003b0 <displayTranslateSymb>:

char displayTranslateSymb(const char symb)
{
	switch (symb)
     3b0:	8d 3c       	cpi	r24, 0xCD	; 205
     3b2:	91 f1       	breq	.+100    	; 0x418 <displayTranslateSymb+0x68>
     3b4:	8e 3c       	cpi	r24, 0xCE	; 206
     3b6:	90 f4       	brcc	.+36     	; 0x3dc <displayTranslateSymb+0x2c>
     3b8:	85 3c       	cpi	r24, 0xC5	; 197
     3ba:	31 f1       	breq	.+76     	; 0x408 <displayTranslateSymb+0x58>
     3bc:	86 3c       	cpi	r24, 0xC6	; 198
     3be:	38 f4       	brcc	.+14     	; 0x3ce <displayTranslateSymb+0x1e>
     3c0:	82 3c       	cpi	r24, 0xC2	; 194
     3c2:	d1 f1       	breq	.+116    	; 0x438 <displayTranslateSymb+0x88>
     3c4:	83 3c       	cpi	r24, 0xC3	; 195
     3c6:	f1 f0       	breq	.+60     	; 0x404 <displayTranslateSymb+0x54>
     3c8:	8c 37       	cpi	r24, 0x7C	; 124
     3ca:	b9 f5       	brne	.+110    	; 0x43a <displayTranslateSymb+0x8a>
     3cc:	19 c0       	rjmp	.+50     	; 0x400 <displayTranslateSymb+0x50>
     3ce:	8a 3c       	cpi	r24, 0xCA	; 202
     3d0:	f9 f0       	breq	.+62     	; 0x410 <displayTranslateSymb+0x60>
     3d2:	8b 3c       	cpi	r24, 0xCB	; 203
     3d4:	f9 f0       	breq	.+62     	; 0x414 <displayTranslateSymb+0x64>
     3d6:	89 3c       	cpi	r24, 0xC9	; 201
     3d8:	81 f5       	brne	.+96     	; 0x43a <displayTranslateSymb+0x8a>
     3da:	18 c0       	rjmp	.+48     	; 0x40c <displayTranslateSymb+0x5c>
     3dc:	87 3d       	cpi	r24, 0xD7	; 215
     3de:	31 f1       	breq	.+76     	; 0x42c <displayTranslateSymb+0x7c>
     3e0:	88 3d       	cpi	r24, 0xD8	; 216
     3e2:	38 f4       	brcc	.+14     	; 0x3f2 <displayTranslateSymb+0x42>
     3e4:	8f 3c       	cpi	r24, 0xCF	; 207
     3e6:	e1 f0       	breq	.+56     	; 0x420 <displayTranslateSymb+0x70>
     3e8:	8f 3c       	cpi	r24, 0xCF	; 207
     3ea:	c0 f0       	brcs	.+48     	; 0x41c <displayTranslateSymb+0x6c>
     3ec:	82 3d       	cpi	r24, 0xD2	; 210
     3ee:	29 f5       	brne	.+74     	; 0x43a <displayTranslateSymb+0x8a>
     3f0:	19 c0       	rjmp	.+50     	; 0x424 <displayTranslateSymb+0x74>
     3f2:	8c 3d       	cpi	r24, 0xDC	; 220
     3f4:	f9 f0       	breq	.+62     	; 0x434 <displayTranslateSymb+0x84>
     3f6:	8e 3d       	cpi	r24, 0xDE	; 222
     3f8:	b9 f0       	breq	.+46     	; 0x428 <displayTranslateSymb+0x78>
     3fa:	8b 3d       	cpi	r24, 0xDB	; 219
     3fc:	f1 f4       	brne	.+60     	; 0x43a <displayTranslateSymb+0x8a>
     3fe:	18 c0       	rjmp	.+48     	; 0x430 <displayTranslateSymb+0x80>
	{

		/* Special symbols */
		case '|':
				return 0xff;
     400:	8f ef       	ldi	r24, 0xFF	; 255
     402:	08 95       	ret
				
		/* Cyrillic */
		case 'Â':
				return 0x42;		
		case 'Ã':
				return 0xA1;
     404:	81 ea       	ldi	r24, 0xA1	; 161
     406:	08 95       	ret
		case 'Å':
				return 0x45;
     408:	85 e4       	ldi	r24, 0x45	; 69
     40a:	08 95       	ret
		case 'É':
				return 0xA6;
     40c:	86 ea       	ldi	r24, 0xA6	; 166
     40e:	08 95       	ret
		case 'Ê':
				return 0x4B;
     410:	8b e4       	ldi	r24, 0x4B	; 75
     412:	08 95       	ret
		case 'Ë':
				return 0xA7;
     414:	87 ea       	ldi	r24, 0xA7	; 167
     416:	08 95       	ret
		case 'Í':
				return 0x48;
     418:	88 e4       	ldi	r24, 0x48	; 72
     41a:	08 95       	ret
		case 'Î':
				return 0x4F;
     41c:	8f e4       	ldi	r24, 0x4F	; 79
     41e:	08 95       	ret
		case 'Ï':
				return 0xA8;
     420:	88 ea       	ldi	r24, 0xA8	; 168
     422:	08 95       	ret
		case 'Ò':
				return 0x54;
     424:	84 e5       	ldi	r24, 0x54	; 84
     426:	08 95       	ret
		case 'Þ':
				return 0xB0;
     428:	80 eb       	ldi	r24, 0xB0	; 176
     42a:	08 95       	ret
		case '×':
				return 0xAB;
     42c:	8b ea       	ldi	r24, 0xAB	; 171
     42e:	08 95       	ret
		case 'Û':
				return 0xAE;
     430:	8e ea       	ldi	r24, 0xAE	; 174
     432:	08 95       	ret
		case 'Ü':
				return 0x62;
     434:	82 e6       	ldi	r24, 0x62	; 98
     436:	08 95       	ret
		case '|':
				return 0xff;
				
		/* Cyrillic */
		case 'Â':
				return 0x42;		
     438:	82 e4       	ldi	r24, 0x42	; 66
				return 0x62;
		default:
			break;
	}
	return symb;
}
     43a:	08 95       	ret

0000043c <displayPrintString>:
	/* Why don't just set DDRAM address? It takes less time */
	displaySendCommand(DISPLAY_COMMAND_RETURN_HOME, 1540);
}

void displayPrintString(const char *string)
{
     43c:	cf 93       	push	r28
     43e:	df 93       	push	r29
     440:	ec 01       	movw	r28, r24
	uint16_t counter = 0;
	while (string[counter] != 0)
     442:	88 81       	ld	r24, Y
     444:	88 23       	and	r24, r24
     446:	41 f0       	breq	.+16     	; 0x458 <displayPrintString+0x1c>

	/* Why don't just set DDRAM address? It takes less time */
	displaySendCommand(DISPLAY_COMMAND_RETURN_HOME, 1540);
}

void displayPrintString(const char *string)
     448:	21 96       	adiw	r28, 0x01	; 1
{
	uint16_t counter = 0;
	while (string[counter] != 0)
	{
		displaySendData(displayTranslateSymb(string[counter]));
     44a:	0e 94 d8 01 	call	0x3b0	; 0x3b0 <displayTranslateSymb>
     44e:	0e 94 65 01 	call	0x2ca	; 0x2ca <displaySendData>
}

void displayPrintString(const char *string)
{
	uint16_t counter = 0;
	while (string[counter] != 0)
     452:	89 91       	ld	r24, Y+
     454:	88 23       	and	r24, r24
     456:	c9 f7       	brne	.-14     	; 0x44a <displayPrintString+0xe>
	{
		displaySendData(displayTranslateSymb(string[counter]));
		counter++;
	}
}
     458:	df 91       	pop	r29
     45a:	cf 91       	pop	r28
     45c:	08 95       	ret

0000045e <displayPrintLine>:

void displayPrintLine(const char *line1, const char* line2)
{
     45e:	0f 93       	push	r16
     460:	1f 93       	push	r17
     462:	cf 93       	push	r28
     464:	df 93       	push	r29
     466:	ec 01       	movw	r28, r24
     468:	8b 01       	movw	r16, r22
	//displaySendCommand(DISPLAY_COMMAND_RETURN_HOME, 1540);
	displaySendCommand(DISPLAY_COMMAND_SET_DDRAM_ADDRESS, 40);
     46a:	80 e8       	ldi	r24, 0x80	; 128
     46c:	40 e0       	ldi	r20, 0x00	; 0
     46e:	50 e0       	ldi	r21, 0x00	; 0
     470:	60 e2       	ldi	r22, 0x20	; 32
     472:	72 e4       	ldi	r23, 0x42	; 66
     474:	0e 94 65 00 	call	0xca	; 0xca <displaySendCommand>
	displayPrintString(line1);
     478:	ce 01       	movw	r24, r28
     47a:	0e 94 1e 02 	call	0x43c	; 0x43c <displayPrintString>


	/* Shift DDRAM address pointer to 40h */
	displaySendCommand(DISPLAY_COMMAND_SET_DDRAM_ADDRESS | 0x40, 40);
     47e:	80 ec       	ldi	r24, 0xC0	; 192
     480:	40 e0       	ldi	r20, 0x00	; 0
     482:	50 e0       	ldi	r21, 0x00	; 0
     484:	60 e2       	ldi	r22, 0x20	; 32
     486:	72 e4       	ldi	r23, 0x42	; 66
     488:	0e 94 65 00 	call	0xca	; 0xca <displaySendCommand>
	displayPrintString(line2);
     48c:	c8 01       	movw	r24, r16
     48e:	0e 94 1e 02 	call	0x43c	; 0x43c <displayPrintString>
}
     492:	df 91       	pop	r29
     494:	cf 91       	pop	r28
     496:	1f 91       	pop	r17
     498:	0f 91       	pop	r16
     49a:	08 95       	ret

0000049c <encoder_monitor_init>:
	/* PD0 - encoder button, normally pulled up
	   Encoder A - PD3, B - PD1, normally pulled up */
	
	/* Start Timer2, which is used to analyse state of the connected Encoder  
	   WGM21=1 - Clear Timer on Compare mode; 64 - prescaler, 256 TOP == ~1 kHz */	
	TCCR2 = (1 << WGM21) | (1 << CS22);	
     49c:	8c e0       	ldi	r24, 0x0C	; 12
     49e:	85 bd       	out	0x25, r24	; 37
	OCR2 = 0xFF;
     4a0:	8f ef       	ldi	r24, 0xFF	; 255
     4a2:	83 bd       	out	0x23, r24	; 35
	TIMSK |= (1 << OCIE2); /* Enable output compare match interrupt. */
     4a4:	89 b7       	in	r24, 0x39	; 57
     4a6:	80 68       	ori	r24, 0x80	; 128
     4a8:	89 bf       	out	0x39, r24	; 57
	/* Use the following code to stop Timer2 whenever required ( currently not used ) */
	#if 0
		TIMSK &= ~(1 << OCIE2); 
		TCCR2 = 0;		
	#endif
}
     4aa:	08 95       	ret

000004ac <encoder_monitor_handle_timer_int>:
{
	uint8_t enc_current_state;
	/* This is called ~1000 times a second, i.e. 1 kHz
	  * 16 000 000 (16Mhz sys clock) / 64 (pre-scaler) / 256 (top) */
	// Read encoder state
	enc_current_state = PIND & ((1 << PD3) | (1 << PD1));
     4ac:	90 b3       	in	r25, 0x10	; 16
     4ae:	9a 70       	andi	r25, 0x0A	; 10
	switch(EncoderState)
     4b0:	80 91 b4 00 	lds	r24, 0x00B4
     4b4:	82 30       	cpi	r24, 0x02	; 2
     4b6:	a1 f1       	breq	.+104    	; 0x520 <encoder_monitor_handle_timer_int+0x74>
     4b8:	83 30       	cpi	r24, 0x03	; 3
     4ba:	18 f4       	brcc	.+6      	; 0x4c2 <encoder_monitor_handle_timer_int+0x16>
     4bc:	88 23       	and	r24, r24
     4be:	e1 f0       	breq	.+56     	; 0x4f8 <encoder_monitor_handle_timer_int+0x4c>
     4c0:	57 c0       	rjmp	.+174    	; 0x570 <encoder_monitor_handle_timer_int+0xc4>
     4c2:	88 30       	cpi	r24, 0x08	; 8
     4c4:	21 f0       	breq	.+8      	; 0x4ce <encoder_monitor_handle_timer_int+0x22>
     4c6:	8a 30       	cpi	r24, 0x0A	; 10
     4c8:	09 f0       	breq	.+2      	; 0x4cc <encoder_monitor_handle_timer_int+0x20>
     4ca:	52 c0       	rjmp	.+164    	; 0x570 <encoder_monitor_handle_timer_int+0xc4>
     4cc:	3d c0       	rjmp	.+122    	; 0x548 <encoder_monitor_handle_timer_int+0x9c>
	{
	case 8:
		{
			if(enc_current_state == 10)
     4ce:	9a 30       	cpi	r25, 0x0A	; 10
     4d0:	41 f4       	brne	.+16     	; 0x4e2 <encoder_monitor_handle_timer_int+0x36>
			{
				RightPulses++;
     4d2:	80 91 b5 00 	lds	r24, 0x00B5
     4d6:	8f 5f       	subi	r24, 0xFF	; 255
     4d8:	80 93 b5 00 	sts	0x00B5, r24
				LeftPulses = 0;
     4dc:	10 92 b6 00 	sts	0x00B6, r1
     4e0:	47 c0       	rjmp	.+142    	; 0x570 <encoder_monitor_handle_timer_int+0xc4>
			}		
			if(enc_current_state == 0) 
     4e2:	99 23       	and	r25, r25
     4e4:	09 f0       	breq	.+2      	; 0x4e8 <encoder_monitor_handle_timer_int+0x3c>
     4e6:	44 c0       	rjmp	.+136    	; 0x570 <encoder_monitor_handle_timer_int+0xc4>
			{
				LeftPulses++;
     4e8:	80 91 b6 00 	lds	r24, 0x00B6
     4ec:	8f 5f       	subi	r24, 0xFF	; 255
     4ee:	80 93 b6 00 	sts	0x00B6, r24
				RightPulses = 0;
     4f2:	10 92 b5 00 	sts	0x00B5, r1
     4f6:	47 c0       	rjmp	.+142    	; 0x586 <encoder_monitor_handle_timer_int+0xda>
			break;
		}
 
	case 0:
		{
			if(enc_current_state == 8)
     4f8:	98 30       	cpi	r25, 0x08	; 8
     4fa:	41 f4       	brne	.+16     	; 0x50c <encoder_monitor_handle_timer_int+0x60>
			{
				RightPulses++;
     4fc:	80 91 b5 00 	lds	r24, 0x00B5
     500:	8f 5f       	subi	r24, 0xFF	; 255
     502:	80 93 b5 00 	sts	0x00B5, r24
				LeftPulses = 0;
     506:	10 92 b6 00 	sts	0x00B6, r1
     50a:	32 c0       	rjmp	.+100    	; 0x570 <encoder_monitor_handle_timer_int+0xc4>
			}				
			if(enc_current_state == 2)
     50c:	92 30       	cpi	r25, 0x02	; 2
     50e:	81 f5       	brne	.+96     	; 0x570 <encoder_monitor_handle_timer_int+0xc4>
			{
				LeftPulses++;
     510:	80 91 b6 00 	lds	r24, 0x00B6
     514:	8f 5f       	subi	r24, 0xFF	; 255
     516:	80 93 b6 00 	sts	0x00B6, r24
				RightPulses = 0;
     51a:	10 92 b5 00 	sts	0x00B5, r1
     51e:	33 c0       	rjmp	.+102    	; 0x586 <encoder_monitor_handle_timer_int+0xda>
			}				
			break;
		}
	case 2:
		{
			if(enc_current_state == 0)
     520:	99 23       	and	r25, r25
     522:	41 f4       	brne	.+16     	; 0x534 <encoder_monitor_handle_timer_int+0x88>
			{
				RightPulses++;
     524:	80 91 b5 00 	lds	r24, 0x00B5
     528:	8f 5f       	subi	r24, 0xFF	; 255
     52a:	80 93 b5 00 	sts	0x00B5, r24
				LeftPulses = 0;
     52e:	10 92 b6 00 	sts	0x00B6, r1
     532:	1e c0       	rjmp	.+60     	; 0x570 <encoder_monitor_handle_timer_int+0xc4>
			}				
			if(enc_current_state == 10)
     534:	9a 30       	cpi	r25, 0x0A	; 10
     536:	e1 f4       	brne	.+56     	; 0x570 <encoder_monitor_handle_timer_int+0xc4>
			{
				LeftPulses++;
     538:	80 91 b6 00 	lds	r24, 0x00B6
     53c:	8f 5f       	subi	r24, 0xFF	; 255
     53e:	80 93 b6 00 	sts	0x00B6, r24
				RightPulses = 0;
     542:	10 92 b5 00 	sts	0x00B5, r1
     546:	1f c0       	rjmp	.+62     	; 0x586 <encoder_monitor_handle_timer_int+0xda>
			}				
			break;
		}
	case 10:
		{
			if(enc_current_state == 2)
     548:	92 30       	cpi	r25, 0x02	; 2
     54a:	41 f4       	brne	.+16     	; 0x55c <encoder_monitor_handle_timer_int+0xb0>
			{
				RightPulses++;
     54c:	80 91 b5 00 	lds	r24, 0x00B5
     550:	8f 5f       	subi	r24, 0xFF	; 255
     552:	80 93 b5 00 	sts	0x00B5, r24
				LeftPulses = 0;
     556:	10 92 b6 00 	sts	0x00B6, r1
     55a:	0a c0       	rjmp	.+20     	; 0x570 <encoder_monitor_handle_timer_int+0xc4>
			}				
			if(enc_current_state == 8)
     55c:	98 30       	cpi	r25, 0x08	; 8
     55e:	41 f4       	brne	.+16     	; 0x570 <encoder_monitor_handle_timer_int+0xc4>
			{
				LeftPulses++;
     560:	80 91 b6 00 	lds	r24, 0x00B6
     564:	8f 5f       	subi	r24, 0xFF	; 255
     566:	80 93 b6 00 	sts	0x00B6, r24
				RightPulses = 0;
     56a:	10 92 b5 00 	sts	0x00B5, r1
     56e:	0b c0       	rjmp	.+22     	; 0x586 <encoder_monitor_handle_timer_int+0xda>
			}				
			break;
		}
	}
	
	if(RightPulses == 4)
     570:	80 91 b5 00 	lds	r24, 0x00B5
     574:	84 30       	cpi	r24, 0x04	; 4
     576:	39 f4       	brne	.+14     	; 0x586 <encoder_monitor_handle_timer_int+0xda>
	{
		EncoderAction = ENCODER_ACTION_RIGHT;
     578:	10 92 60 00 	sts	0x0060, r1
		RightPulses = 0;
     57c:	10 92 b5 00 	sts	0x00B5, r1
		LeftPulses = 0;
     580:	10 92 b6 00 	sts	0x00B6, r1
     584:	0b c0       	rjmp	.+22     	; 0x59c <encoder_monitor_handle_timer_int+0xf0>
	}		
	if(LeftPulses == 4)
     586:	80 91 b6 00 	lds	r24, 0x00B6
     58a:	84 30       	cpi	r24, 0x04	; 4
     58c:	39 f4       	brne	.+14     	; 0x59c <encoder_monitor_handle_timer_int+0xf0>
	{
		EncoderAction = ENCODER_ACTION_LEFT;
     58e:	81 e0       	ldi	r24, 0x01	; 1
     590:	80 93 60 00 	sts	0x0060, r24
		RightPulses = 0;
     594:	10 92 b5 00 	sts	0x00B5, r1
		LeftPulses = 0;
     598:	10 92 b6 00 	sts	0x00B6, r1
	}				
	EncoderState = enc_current_state;
     59c:	90 93 b4 00 	sts	0x00B4, r25
}
     5a0:	08 95       	ret

000005a2 <encoder_monitor_get_last_action>:

uint8_t encoder_monitor_get_last_action()
{
	uint8_t encoder_action = EncoderAction;
     5a2:	80 91 60 00 	lds	r24, 0x0060
	EncoderAction = ENCODER_ACTION_NO_ACTION;
     5a6:	9f ef       	ldi	r25, 0xFF	; 255
     5a8:	90 93 60 00 	sts	0x0060, r25
	return encoder_action;
     5ac:	08 95       	ret

000005ae <one_wire_initialize_bus>:
#include <util/delay.h>
#include <stdlib.h>


one_wire_bus_data_t* one_wire_initialize_bus(one_wire_port_t port, int pin)
{
     5ae:	1f 93       	push	r17
     5b0:	cf 93       	push	r28
     5b2:	df 93       	push	r29
     5b4:	18 2f       	mov	r17, r24
     5b6:	eb 01       	movw	r28, r22
	one_wire_bus_data_t *pData = malloc(sizeof(one_wire_bus_data_t));
     5b8:	83 e0       	ldi	r24, 0x03	; 3
     5ba:	90 e0       	ldi	r25, 0x00	; 0
     5bc:	0e 94 2c 0a 	call	0x1458	; 0x1458 <malloc>
     5c0:	e8 2f       	mov	r30, r24
     5c2:	f9 2f       	mov	r31, r25
     5c4:	9f 01       	movw	r18, r30
	if (NULL == pData)
     5c6:	21 15       	cp	r18, r1
     5c8:	31 05       	cpc	r19, r1
     5ca:	51 f0       	breq	.+20     	; 0x5e0 <one_wire_initialize_bus+0x32>
		return NULL;
	pData->port = port;
     5cc:	10 83       	st	Z, r17
	pData->pin 	= pin;
     5ce:	d2 83       	std	Z+2, r29	; 0x02
     5d0:	c1 83       	std	Z+1, r28	; 0x01

	/* Configure the pin as pulled-up output by default, to charge capacitors of devices */
	switch (pData->port)
     5d2:	14 30       	cpi	r17, 0x04	; 4
     5d4:	28 f0       	brcs	.+10     	; 0x5e0 <one_wire_initialize_bus+0x32>
		//	PORTD |= (1 << pData->pin);
			break;

		default:
			/* Something went wrong */
			free(pData);
     5d6:	c9 01       	movw	r24, r18
     5d8:	0e 94 c6 0a 	call	0x158c	; 0x158c <free>
			return NULL;
     5dc:	20 e0       	ldi	r18, 0x00	; 0
     5de:	30 e0       	ldi	r19, 0x00	; 0
	}

	return pData;
}
     5e0:	82 2f       	mov	r24, r18
     5e2:	93 2f       	mov	r25, r19
     5e4:	df 91       	pop	r29
     5e6:	cf 91       	pop	r28
     5e8:	1f 91       	pop	r17
     5ea:	08 95       	ret

000005ec <one_wire_check_presence>:

bool one_wire_check_presence(const one_wire_bus_data_t* pBus)
{
     5ec:	fc 01       	movw	r30, r24
	bool res = false;

	switch (pBus->port)
     5ee:	80 81       	ld	r24, Z
     5f0:	81 30       	cpi	r24, 0x01	; 1
     5f2:	09 f4       	brne	.+2      	; 0x5f6 <one_wire_check_presence+0xa>
     5f4:	48 c0       	rjmp	.+144    	; 0x686 <one_wire_check_presence+0x9a>
     5f6:	81 30       	cpi	r24, 0x01	; 1
     5f8:	38 f0       	brcs	.+14     	; 0x608 <one_wire_check_presence+0x1c>
     5fa:	82 30       	cpi	r24, 0x02	; 2
     5fc:	09 f4       	brne	.+2      	; 0x600 <one_wire_check_presence+0x14>
     5fe:	82 c0       	rjmp	.+260    	; 0x704 <one_wire_check_presence+0x118>
     600:	83 30       	cpi	r24, 0x03	; 3
     602:	09 f0       	breq	.+2      	; 0x606 <one_wire_check_presence+0x1a>
     604:	fd c0       	rjmp	.+506    	; 0x800 <one_wire_check_presence+0x214>
     606:	bd c0       	rjmp	.+378    	; 0x782 <one_wire_check_presence+0x196>
	{
		case ONE_WIRE_PORT_A:
			/* Mux PIN as pulled down out */ 
			DDRA |= 1 << pBus->pin;
     608:	4a b3       	in	r20, 0x1a	; 26
     60a:	81 e0       	ldi	r24, 0x01	; 1
     60c:	90 e0       	ldi	r25, 0x00	; 0
     60e:	9c 01       	movw	r18, r24
     610:	01 80       	ldd	r0, Z+1	; 0x01
     612:	02 c0       	rjmp	.+4      	; 0x618 <one_wire_check_presence+0x2c>
     614:	22 0f       	add	r18, r18
     616:	33 1f       	adc	r19, r19
     618:	0a 94       	dec	r0
     61a:	e2 f7       	brpl	.-8      	; 0x614 <one_wire_check_presence+0x28>
     61c:	24 2b       	or	r18, r20
     61e:	2a bb       	out	0x1a, r18	; 26
			PORTA &= ~(1 << pBus->pin);
     620:	4b b3       	in	r20, 0x1b	; 27
     622:	9c 01       	movw	r18, r24
     624:	01 80       	ldd	r0, Z+1	; 0x01
     626:	02 c0       	rjmp	.+4      	; 0x62c <one_wire_check_presence+0x40>
     628:	22 0f       	add	r18, r18
     62a:	33 1f       	adc	r19, r19
     62c:	0a 94       	dec	r0
     62e:	e2 f7       	brpl	.-8      	; 0x628 <one_wire_check_presence+0x3c>
     630:	20 95       	com	r18
     632:	24 23       	and	r18, r20
     634:	2b bb       	out	0x1b, r18	; 27
     636:	af e7       	ldi	r26, 0x7F	; 127
     638:	b7 e0       	ldi	r27, 0x07	; 7
     63a:	11 97       	sbiw	r26, 0x01	; 1
     63c:	f1 f7       	brne	.-4      	; 0x63a <one_wire_check_presence+0x4e>
     63e:	00 c0       	rjmp	.+0      	; 0x640 <one_wire_check_presence+0x54>
     640:	00 00       	nop
			/* Pause 480 us */
			_delay_us(480);
			/* Mux PIN as input */
			DDRA &= ~(1 << pBus->pin);
     642:	2a b3       	in	r18, 0x1a	; 26
     644:	01 80       	ldd	r0, Z+1	; 0x01
     646:	02 c0       	rjmp	.+4      	; 0x64c <one_wire_check_presence+0x60>
     648:	88 0f       	add	r24, r24
     64a:	99 1f       	adc	r25, r25
     64c:	0a 94       	dec	r0
     64e:	e2 f7       	brpl	.-8      	; 0x648 <one_wire_check_presence+0x5c>
     650:	80 95       	com	r24
     652:	82 23       	and	r24, r18
     654:	8a bb       	out	0x1a, r24	; 26
     656:	87 e1       	ldi	r24, 0x17	; 23
     658:	91 e0       	ldi	r25, 0x01	; 1
     65a:	01 97       	sbiw	r24, 0x01	; 1
     65c:	f1 f7       	brne	.-4      	; 0x65a <one_wire_check_presence+0x6e>
     65e:	00 c0       	rjmp	.+0      	; 0x660 <one_wire_check_presence+0x74>
     660:	00 00       	nop
			/* Pause 70 us */
			_delay_us(70);
			/* Normally PIN should be pulled-down by a remote device */
			if ((PINA & (1 << pBus->pin)) == 0x0)
     662:	29 b3       	in	r18, 0x19	; 25
     664:	30 e0       	ldi	r19, 0x00	; 0
     666:	01 80       	ldd	r0, Z+1	; 0x01
     668:	02 c0       	rjmp	.+4      	; 0x66e <one_wire_check_presence+0x82>
     66a:	35 95       	asr	r19
     66c:	27 95       	ror	r18
     66e:	0a 94       	dec	r0
     670:	e2 f7       	brpl	.-8      	; 0x66a <one_wire_check_presence+0x7e>
	}

	return pData;
}

bool one_wire_check_presence(const one_wire_bus_data_t* pBus)
     672:	81 e0       	ldi	r24, 0x01	; 1
     674:	20 fd       	sbrc	r18, 0
     676:	80 e0       	ldi	r24, 0x00	; 0
     678:	a7 e6       	ldi	r26, 0x67	; 103
     67a:	b6 e0       	ldi	r27, 0x06	; 6
     67c:	11 97       	sbiw	r26, 0x01	; 1
     67e:	f1 f7       	brne	.-4      	; 0x67c <one_wire_check_presence+0x90>
     680:	00 c0       	rjmp	.+0      	; 0x682 <one_wire_check_presence+0x96>
     682:	00 00       	nop
     684:	08 95       	ret
			 _delay_us(410);		
			
			break;
		case ONE_WIRE_PORT_B:
			/* Mux PIN as pulled down out */ 			
			DDRB |= 1 << pBus->pin;
     686:	47 b3       	in	r20, 0x17	; 23
     688:	81 e0       	ldi	r24, 0x01	; 1
     68a:	90 e0       	ldi	r25, 0x00	; 0
     68c:	9c 01       	movw	r18, r24
     68e:	01 80       	ldd	r0, Z+1	; 0x01
     690:	02 c0       	rjmp	.+4      	; 0x696 <one_wire_check_presence+0xaa>
     692:	22 0f       	add	r18, r18
     694:	33 1f       	adc	r19, r19
     696:	0a 94       	dec	r0
     698:	e2 f7       	brpl	.-8      	; 0x692 <one_wire_check_presence+0xa6>
     69a:	24 2b       	or	r18, r20
     69c:	27 bb       	out	0x17, r18	; 23
			PORTB &= ~(1 << pBus->pin);
     69e:	48 b3       	in	r20, 0x18	; 24
     6a0:	9c 01       	movw	r18, r24
     6a2:	01 80       	ldd	r0, Z+1	; 0x01
     6a4:	02 c0       	rjmp	.+4      	; 0x6aa <one_wire_check_presence+0xbe>
     6a6:	22 0f       	add	r18, r18
     6a8:	33 1f       	adc	r19, r19
     6aa:	0a 94       	dec	r0
     6ac:	e2 f7       	brpl	.-8      	; 0x6a6 <one_wire_check_presence+0xba>
     6ae:	20 95       	com	r18
     6b0:	24 23       	and	r18, r20
     6b2:	28 bb       	out	0x18, r18	; 24
     6b4:	af e7       	ldi	r26, 0x7F	; 127
     6b6:	b7 e0       	ldi	r27, 0x07	; 7
     6b8:	11 97       	sbiw	r26, 0x01	; 1
     6ba:	f1 f7       	brne	.-4      	; 0x6b8 <one_wire_check_presence+0xcc>
     6bc:	00 c0       	rjmp	.+0      	; 0x6be <one_wire_check_presence+0xd2>
     6be:	00 00       	nop
			/* Pause 480 us */
			_delay_us(480);
			/* Mux PIN as input */
			DDRB &= ~(1 << pBus->pin);
     6c0:	27 b3       	in	r18, 0x17	; 23
     6c2:	01 80       	ldd	r0, Z+1	; 0x01
     6c4:	02 c0       	rjmp	.+4      	; 0x6ca <one_wire_check_presence+0xde>
     6c6:	88 0f       	add	r24, r24
     6c8:	99 1f       	adc	r25, r25
     6ca:	0a 94       	dec	r0
     6cc:	e2 f7       	brpl	.-8      	; 0x6c6 <one_wire_check_presence+0xda>
     6ce:	80 95       	com	r24
     6d0:	82 23       	and	r24, r18
     6d2:	87 bb       	out	0x17, r24	; 23
     6d4:	87 e1       	ldi	r24, 0x17	; 23
     6d6:	91 e0       	ldi	r25, 0x01	; 1
     6d8:	01 97       	sbiw	r24, 0x01	; 1
     6da:	f1 f7       	brne	.-4      	; 0x6d8 <one_wire_check_presence+0xec>
     6dc:	00 c0       	rjmp	.+0      	; 0x6de <one_wire_check_presence+0xf2>
     6de:	00 00       	nop
			/* Pause 70 us */
			_delay_us(70);
			
			/* Normally PIN should be pulled-down by a remote device */
			if ((PINB & (1 << pBus->pin)) == 0x0)
     6e0:	26 b3       	in	r18, 0x16	; 22
     6e2:	30 e0       	ldi	r19, 0x00	; 0
     6e4:	01 80       	ldd	r0, Z+1	; 0x01
     6e6:	02 c0       	rjmp	.+4      	; 0x6ec <one_wire_check_presence+0x100>
     6e8:	35 95       	asr	r19
     6ea:	27 95       	ror	r18
     6ec:	0a 94       	dec	r0
     6ee:	e2 f7       	brpl	.-8      	; 0x6e8 <one_wire_check_presence+0xfc>
	}

	return pData;
}

bool one_wire_check_presence(const one_wire_bus_data_t* pBus)
     6f0:	81 e0       	ldi	r24, 0x01	; 1
     6f2:	20 fd       	sbrc	r18, 0
     6f4:	80 e0       	ldi	r24, 0x00	; 0
     6f6:	a7 e6       	ldi	r26, 0x67	; 103
     6f8:	b6 e0       	ldi	r27, 0x06	; 6
     6fa:	11 97       	sbiw	r26, 0x01	; 1
     6fc:	f1 f7       	brne	.-4      	; 0x6fa <one_wire_check_presence+0x10e>
     6fe:	00 c0       	rjmp	.+0      	; 0x700 <one_wire_check_presence+0x114>
     700:	00 00       	nop
     702:	08 95       	ret
			 _delay_us(410);		

			break;
		case ONE_WIRE_PORT_C:
			/* Mux PIN as pulled down out */ 			
			DDRC |= 1 << pBus->pin;
     704:	44 b3       	in	r20, 0x14	; 20
     706:	81 e0       	ldi	r24, 0x01	; 1
     708:	90 e0       	ldi	r25, 0x00	; 0
     70a:	9c 01       	movw	r18, r24
     70c:	01 80       	ldd	r0, Z+1	; 0x01
     70e:	02 c0       	rjmp	.+4      	; 0x714 <one_wire_check_presence+0x128>
     710:	22 0f       	add	r18, r18
     712:	33 1f       	adc	r19, r19
     714:	0a 94       	dec	r0
     716:	e2 f7       	brpl	.-8      	; 0x710 <one_wire_check_presence+0x124>
     718:	24 2b       	or	r18, r20
     71a:	24 bb       	out	0x14, r18	; 20
			PORTC &= ~(1 << pBus->pin);
     71c:	45 b3       	in	r20, 0x15	; 21
     71e:	9c 01       	movw	r18, r24
     720:	01 80       	ldd	r0, Z+1	; 0x01
     722:	02 c0       	rjmp	.+4      	; 0x728 <one_wire_check_presence+0x13c>
     724:	22 0f       	add	r18, r18
     726:	33 1f       	adc	r19, r19
     728:	0a 94       	dec	r0
     72a:	e2 f7       	brpl	.-8      	; 0x724 <one_wire_check_presence+0x138>
     72c:	20 95       	com	r18
     72e:	24 23       	and	r18, r20
     730:	25 bb       	out	0x15, r18	; 21
     732:	af e7       	ldi	r26, 0x7F	; 127
     734:	b7 e0       	ldi	r27, 0x07	; 7
     736:	11 97       	sbiw	r26, 0x01	; 1
     738:	f1 f7       	brne	.-4      	; 0x736 <one_wire_check_presence+0x14a>
     73a:	00 c0       	rjmp	.+0      	; 0x73c <one_wire_check_presence+0x150>
     73c:	00 00       	nop
			/* Pause 480 us */
			_delay_us(480);
			/* Mux PIN as input */
			DDRC &= ~(1 << pBus->pin);
     73e:	24 b3       	in	r18, 0x14	; 20
     740:	01 80       	ldd	r0, Z+1	; 0x01
     742:	02 c0       	rjmp	.+4      	; 0x748 <one_wire_check_presence+0x15c>
     744:	88 0f       	add	r24, r24
     746:	99 1f       	adc	r25, r25
     748:	0a 94       	dec	r0
     74a:	e2 f7       	brpl	.-8      	; 0x744 <one_wire_check_presence+0x158>
     74c:	80 95       	com	r24
     74e:	82 23       	and	r24, r18
     750:	84 bb       	out	0x14, r24	; 20
     752:	87 e1       	ldi	r24, 0x17	; 23
     754:	91 e0       	ldi	r25, 0x01	; 1
     756:	01 97       	sbiw	r24, 0x01	; 1
     758:	f1 f7       	brne	.-4      	; 0x756 <one_wire_check_presence+0x16a>
     75a:	00 c0       	rjmp	.+0      	; 0x75c <one_wire_check_presence+0x170>
     75c:	00 00       	nop
			/* Pause 70 us */
			_delay_us(70);
			
			/* Normally PIN should be pulled-down by a remote device */
			if ((PINC & (1 << pBus->pin)) == 0x0)
     75e:	23 b3       	in	r18, 0x13	; 19
     760:	30 e0       	ldi	r19, 0x00	; 0
     762:	01 80       	ldd	r0, Z+1	; 0x01
     764:	02 c0       	rjmp	.+4      	; 0x76a <one_wire_check_presence+0x17e>
     766:	35 95       	asr	r19
     768:	27 95       	ror	r18
     76a:	0a 94       	dec	r0
     76c:	e2 f7       	brpl	.-8      	; 0x766 <one_wire_check_presence+0x17a>
	}

	return pData;
}

bool one_wire_check_presence(const one_wire_bus_data_t* pBus)
     76e:	81 e0       	ldi	r24, 0x01	; 1
     770:	20 fd       	sbrc	r18, 0
     772:	80 e0       	ldi	r24, 0x00	; 0
     774:	a7 e6       	ldi	r26, 0x67	; 103
     776:	b6 e0       	ldi	r27, 0x06	; 6
     778:	11 97       	sbiw	r26, 0x01	; 1
     77a:	f1 f7       	brne	.-4      	; 0x778 <one_wire_check_presence+0x18c>
     77c:	00 c0       	rjmp	.+0      	; 0x77e <one_wire_check_presence+0x192>
     77e:	00 00       	nop
     780:	08 95       	ret
			 _delay_us(410);	

			break;
		case ONE_WIRE_PORT_D:
			/* Mux PIN as pulled down out */ 			
			DDRD |= 1 << pBus->pin;
     782:	41 b3       	in	r20, 0x11	; 17
     784:	81 e0       	ldi	r24, 0x01	; 1
     786:	90 e0       	ldi	r25, 0x00	; 0
     788:	9c 01       	movw	r18, r24
     78a:	01 80       	ldd	r0, Z+1	; 0x01
     78c:	02 c0       	rjmp	.+4      	; 0x792 <one_wire_check_presence+0x1a6>
     78e:	22 0f       	add	r18, r18
     790:	33 1f       	adc	r19, r19
     792:	0a 94       	dec	r0
     794:	e2 f7       	brpl	.-8      	; 0x78e <one_wire_check_presence+0x1a2>
     796:	24 2b       	or	r18, r20
     798:	21 bb       	out	0x11, r18	; 17
			PORTD &= ~(1 << pBus->pin);
     79a:	42 b3       	in	r20, 0x12	; 18
     79c:	9c 01       	movw	r18, r24
     79e:	01 80       	ldd	r0, Z+1	; 0x01
     7a0:	02 c0       	rjmp	.+4      	; 0x7a6 <one_wire_check_presence+0x1ba>
     7a2:	22 0f       	add	r18, r18
     7a4:	33 1f       	adc	r19, r19
     7a6:	0a 94       	dec	r0
     7a8:	e2 f7       	brpl	.-8      	; 0x7a2 <one_wire_check_presence+0x1b6>
     7aa:	20 95       	com	r18
     7ac:	24 23       	and	r18, r20
     7ae:	22 bb       	out	0x12, r18	; 18
     7b0:	af e7       	ldi	r26, 0x7F	; 127
     7b2:	b7 e0       	ldi	r27, 0x07	; 7
     7b4:	11 97       	sbiw	r26, 0x01	; 1
     7b6:	f1 f7       	brne	.-4      	; 0x7b4 <one_wire_check_presence+0x1c8>
     7b8:	00 c0       	rjmp	.+0      	; 0x7ba <one_wire_check_presence+0x1ce>
     7ba:	00 00       	nop
			/* Pause 480 us */
			_delay_us(480);
			/* Mux PIN as input */
			DDRD &= ~(1 << pBus->pin);
     7bc:	21 b3       	in	r18, 0x11	; 17
     7be:	01 80       	ldd	r0, Z+1	; 0x01
     7c0:	02 c0       	rjmp	.+4      	; 0x7c6 <one_wire_check_presence+0x1da>
     7c2:	88 0f       	add	r24, r24
     7c4:	99 1f       	adc	r25, r25
     7c6:	0a 94       	dec	r0
     7c8:	e2 f7       	brpl	.-8      	; 0x7c2 <one_wire_check_presence+0x1d6>
     7ca:	80 95       	com	r24
     7cc:	82 23       	and	r24, r18
     7ce:	81 bb       	out	0x11, r24	; 17
     7d0:	87 e1       	ldi	r24, 0x17	; 23
     7d2:	91 e0       	ldi	r25, 0x01	; 1
     7d4:	01 97       	sbiw	r24, 0x01	; 1
     7d6:	f1 f7       	brne	.-4      	; 0x7d4 <one_wire_check_presence+0x1e8>
     7d8:	00 c0       	rjmp	.+0      	; 0x7da <one_wire_check_presence+0x1ee>
     7da:	00 00       	nop
			/* Pause 70 us */
			_delay_us(70);
			
			/* Normally PIN should be pulled-down by a remote device */
			if ((PIND & (1 << pBus->pin)) == 0x0)
     7dc:	20 b3       	in	r18, 0x10	; 16
     7de:	30 e0       	ldi	r19, 0x00	; 0
     7e0:	01 80       	ldd	r0, Z+1	; 0x01
     7e2:	02 c0       	rjmp	.+4      	; 0x7e8 <one_wire_check_presence+0x1fc>
     7e4:	35 95       	asr	r19
     7e6:	27 95       	ror	r18
     7e8:	0a 94       	dec	r0
     7ea:	e2 f7       	brpl	.-8      	; 0x7e4 <one_wire_check_presence+0x1f8>
	}

	return pData;
}

bool one_wire_check_presence(const one_wire_bus_data_t* pBus)
     7ec:	81 e0       	ldi	r24, 0x01	; 1
     7ee:	20 fd       	sbrc	r18, 0
     7f0:	80 e0       	ldi	r24, 0x00	; 0
     7f2:	a7 e6       	ldi	r26, 0x67	; 103
     7f4:	b6 e0       	ldi	r27, 0x06	; 6
     7f6:	11 97       	sbiw	r26, 0x01	; 1
     7f8:	f1 f7       	brne	.-4      	; 0x7f6 <one_wire_check_presence+0x20a>
     7fa:	00 c0       	rjmp	.+0      	; 0x7fc <one_wire_check_presence+0x210>
     7fc:	00 00       	nop
     7fe:	08 95       	ret
{
	bool res = false;
     800:	80 e0       	ldi	r24, 0x00	; 0

			break;
	}

 return res;
}
     802:	08 95       	ret

00000804 <one_wire_send_command>:

void one_wire_send_command(const one_wire_bus_data_t* pBus, const unsigned char command)
{ 
     804:	fc 01       	movw	r30, r24
	unsigned char i, data;
 
	data = command;
     806:	48 e0       	ldi	r20, 0x08	; 8
				/* Pause 10 us */
				_delay_us(10);
				break;
			case ONE_WIRE_PORT_B:
				/* Mux PIN as pulled down output */
				DDRB |= 1 << pBus->pin;
     808:	81 e0       	ldi	r24, 0x01	; 1
     80a:	90 e0       	ldi	r25, 0x00	; 0
	data = command;
 
	for(i=0;i<8;i++)
	{

		if ((data&0x01)==0x01) 
     80c:	60 ff       	sbrs	r22, 0
     80e:	b4 c0       	rjmp	.+360    	; 0x978 <__stack+0x119>
		{
			/* Send '1' to the bus */
			switch (pBus->port)
     810:	20 81       	ld	r18, Z
     812:	21 30       	cpi	r18, 0x01	; 1
     814:	99 f1       	breq	.+102    	; 0x87c <__stack+0x1d>
     816:	21 30       	cpi	r18, 0x01	; 1
     818:	38 f0       	brcs	.+14     	; 0x828 <one_wire_send_command+0x24>
     81a:	22 30       	cpi	r18, 0x02	; 2
     81c:	09 f4       	brne	.+2      	; 0x820 <one_wire_send_command+0x1c>
     81e:	58 c0       	rjmp	.+176    	; 0x8d0 <__stack+0x71>
     820:	23 30       	cpi	r18, 0x03	; 3
     822:	09 f0       	breq	.+2      	; 0x826 <one_wire_send_command+0x22>
     824:	60 c1       	rjmp	.+704    	; 0xae6 <__stack+0x287>
     826:	7e c0       	rjmp	.+252    	; 0x924 <__stack+0xc5>
			{
			case ONE_WIRE_PORT_A:
				/* Mux PIN as output */
				DDRA |= 1 << pBus->pin;
     828:	5a b3       	in	r21, 0x1a	; 26
     82a:	9c 01       	movw	r18, r24
     82c:	01 80       	ldd	r0, Z+1	; 0x01
     82e:	02 c0       	rjmp	.+4      	; 0x834 <one_wire_send_command+0x30>
     830:	22 0f       	add	r18, r18
     832:	33 1f       	adc	r19, r19
     834:	0a 94       	dec	r0
     836:	e2 f7       	brpl	.-8      	; 0x830 <one_wire_send_command+0x2c>
     838:	25 2b       	or	r18, r21
     83a:	2a bb       	out	0x1a, r18	; 26
				PORTA &= ~(1 << pBus->pin);
     83c:	5b b3       	in	r21, 0x1b	; 27
     83e:	9c 01       	movw	r18, r24
     840:	01 80       	ldd	r0, Z+1	; 0x01
     842:	02 c0       	rjmp	.+4      	; 0x848 <one_wire_send_command+0x44>
     844:	22 0f       	add	r18, r18
     846:	33 1f       	adc	r19, r19
     848:	0a 94       	dec	r0
     84a:	e2 f7       	brpl	.-8      	; 0x844 <one_wire_send_command+0x40>
     84c:	20 95       	com	r18
     84e:	25 23       	and	r18, r21
     850:	2b bb       	out	0x1b, r18	; 27
     852:	20 e2       	ldi	r18, 0x20	; 32
     854:	2a 95       	dec	r18
     856:	f1 f7       	brne	.-4      	; 0x854 <one_wire_send_command+0x50>
				/* Pause 6 us */
				_delay_us(6);
				/* Mux PIN as input (release bus) */
				DDRA &= ~(1 << pBus->pin);
     858:	5a b3       	in	r21, 0x1a	; 26
     85a:	9c 01       	movw	r18, r24
     85c:	01 80       	ldd	r0, Z+1	; 0x01
     85e:	02 c0       	rjmp	.+4      	; 0x864 <__stack+0x5>
     860:	22 0f       	add	r18, r18
     862:	33 1f       	adc	r19, r19
     864:	0a 94       	dec	r0
     866:	e2 f7       	brpl	.-8      	; 0x860 <__stack+0x1>
     868:	20 95       	com	r18
     86a:	25 23       	and	r18, r21
     86c:	2a bb       	out	0x1a, r18	; 26
     86e:	af ef       	ldi	r26, 0xFF	; 255
     870:	b0 e0       	ldi	r27, 0x00	; 0
     872:	11 97       	sbiw	r26, 0x01	; 1
     874:	f1 f7       	brne	.-4      	; 0x872 <__stack+0x13>
     876:	00 c0       	rjmp	.+0      	; 0x878 <__stack+0x19>
     878:	00 00       	nop
     87a:	35 c1       	rjmp	.+618    	; 0xae6 <__stack+0x287>
				/* Pause 64 us */
				_delay_us(64);			
				break;
			case ONE_WIRE_PORT_B:
				/* Mux PIN as output */
				DDRB |= 1 << pBus->pin;
     87c:	57 b3       	in	r21, 0x17	; 23
     87e:	9c 01       	movw	r18, r24
     880:	01 80       	ldd	r0, Z+1	; 0x01
     882:	02 c0       	rjmp	.+4      	; 0x888 <__stack+0x29>
     884:	22 0f       	add	r18, r18
     886:	33 1f       	adc	r19, r19
     888:	0a 94       	dec	r0
     88a:	e2 f7       	brpl	.-8      	; 0x884 <__stack+0x25>
     88c:	25 2b       	or	r18, r21
     88e:	27 bb       	out	0x17, r18	; 23
				PORTB &= ~(1 << pBus->pin);
     890:	58 b3       	in	r21, 0x18	; 24
     892:	9c 01       	movw	r18, r24
     894:	01 80       	ldd	r0, Z+1	; 0x01
     896:	02 c0       	rjmp	.+4      	; 0x89c <__stack+0x3d>
     898:	22 0f       	add	r18, r18
     89a:	33 1f       	adc	r19, r19
     89c:	0a 94       	dec	r0
     89e:	e2 f7       	brpl	.-8      	; 0x898 <__stack+0x39>
     8a0:	20 95       	com	r18
     8a2:	25 23       	and	r18, r21
     8a4:	28 bb       	out	0x18, r18	; 24
     8a6:	b0 e2       	ldi	r27, 0x20	; 32
     8a8:	ba 95       	dec	r27
     8aa:	f1 f7       	brne	.-4      	; 0x8a8 <__stack+0x49>
				/* Pause 6 us */
				_delay_us(6);
				/* Mux PIN as input (release bus) */
				DDRB &= ~(1 << pBus->pin);
     8ac:	57 b3       	in	r21, 0x17	; 23
     8ae:	9c 01       	movw	r18, r24
     8b0:	01 80       	ldd	r0, Z+1	; 0x01
     8b2:	02 c0       	rjmp	.+4      	; 0x8b8 <__stack+0x59>
     8b4:	22 0f       	add	r18, r18
     8b6:	33 1f       	adc	r19, r19
     8b8:	0a 94       	dec	r0
     8ba:	e2 f7       	brpl	.-8      	; 0x8b4 <__stack+0x55>
     8bc:	20 95       	com	r18
     8be:	25 23       	and	r18, r21
     8c0:	27 bb       	out	0x17, r18	; 23
     8c2:	af ef       	ldi	r26, 0xFF	; 255
     8c4:	b0 e0       	ldi	r27, 0x00	; 0
     8c6:	11 97       	sbiw	r26, 0x01	; 1
     8c8:	f1 f7       	brne	.-4      	; 0x8c6 <__stack+0x67>
     8ca:	00 c0       	rjmp	.+0      	; 0x8cc <__stack+0x6d>
     8cc:	00 00       	nop
     8ce:	0b c1       	rjmp	.+534    	; 0xae6 <__stack+0x287>
				/* Pause 64 us */
				_delay_us(64);
				break;
			case ONE_WIRE_PORT_C:
				/* Mux PIN as output */
				DDRC |= 1 << pBus->pin;
     8d0:	54 b3       	in	r21, 0x14	; 20
     8d2:	9c 01       	movw	r18, r24
     8d4:	01 80       	ldd	r0, Z+1	; 0x01
     8d6:	02 c0       	rjmp	.+4      	; 0x8dc <__stack+0x7d>
     8d8:	22 0f       	add	r18, r18
     8da:	33 1f       	adc	r19, r19
     8dc:	0a 94       	dec	r0
     8de:	e2 f7       	brpl	.-8      	; 0x8d8 <__stack+0x79>
     8e0:	25 2b       	or	r18, r21
     8e2:	24 bb       	out	0x14, r18	; 20
				PORTC &= ~(1 << pBus->pin);
     8e4:	55 b3       	in	r21, 0x15	; 21
     8e6:	9c 01       	movw	r18, r24
     8e8:	01 80       	ldd	r0, Z+1	; 0x01
     8ea:	02 c0       	rjmp	.+4      	; 0x8f0 <__stack+0x91>
     8ec:	22 0f       	add	r18, r18
     8ee:	33 1f       	adc	r19, r19
     8f0:	0a 94       	dec	r0
     8f2:	e2 f7       	brpl	.-8      	; 0x8ec <__stack+0x8d>
     8f4:	20 95       	com	r18
     8f6:	25 23       	and	r18, r21
     8f8:	25 bb       	out	0x15, r18	; 21
     8fa:	b0 e2       	ldi	r27, 0x20	; 32
     8fc:	ba 95       	dec	r27
     8fe:	f1 f7       	brne	.-4      	; 0x8fc <__stack+0x9d>
				/* Pause 6 us */
				_delay_us(6);
				/* Mux PIN as input (release bus) */
				DDRC &= ~(1 << pBus->pin);
     900:	54 b3       	in	r21, 0x14	; 20
     902:	9c 01       	movw	r18, r24
     904:	01 80       	ldd	r0, Z+1	; 0x01
     906:	02 c0       	rjmp	.+4      	; 0x90c <__stack+0xad>
     908:	22 0f       	add	r18, r18
     90a:	33 1f       	adc	r19, r19
     90c:	0a 94       	dec	r0
     90e:	e2 f7       	brpl	.-8      	; 0x908 <__stack+0xa9>
     910:	20 95       	com	r18
     912:	25 23       	and	r18, r21
     914:	24 bb       	out	0x14, r18	; 20
     916:	af ef       	ldi	r26, 0xFF	; 255
     918:	b0 e0       	ldi	r27, 0x00	; 0
     91a:	11 97       	sbiw	r26, 0x01	; 1
     91c:	f1 f7       	brne	.-4      	; 0x91a <__stack+0xbb>
     91e:	00 c0       	rjmp	.+0      	; 0x920 <__stack+0xc1>
     920:	00 00       	nop
     922:	e1 c0       	rjmp	.+450    	; 0xae6 <__stack+0x287>
				/* Pause 64 us */
				_delay_us(64);
				break;
			case ONE_WIRE_PORT_D:
				/* Mux PIN as output */
				DDRD |= 1 << pBus->pin;
     924:	51 b3       	in	r21, 0x11	; 17
     926:	9c 01       	movw	r18, r24
     928:	01 80       	ldd	r0, Z+1	; 0x01
     92a:	02 c0       	rjmp	.+4      	; 0x930 <__stack+0xd1>
     92c:	22 0f       	add	r18, r18
     92e:	33 1f       	adc	r19, r19
     930:	0a 94       	dec	r0
     932:	e2 f7       	brpl	.-8      	; 0x92c <__stack+0xcd>
     934:	25 2b       	or	r18, r21
     936:	21 bb       	out	0x11, r18	; 17
				PORTD &= ~(1 << pBus->pin);
     938:	52 b3       	in	r21, 0x12	; 18
     93a:	9c 01       	movw	r18, r24
     93c:	01 80       	ldd	r0, Z+1	; 0x01
     93e:	02 c0       	rjmp	.+4      	; 0x944 <__stack+0xe5>
     940:	22 0f       	add	r18, r18
     942:	33 1f       	adc	r19, r19
     944:	0a 94       	dec	r0
     946:	e2 f7       	brpl	.-8      	; 0x940 <__stack+0xe1>
     948:	20 95       	com	r18
     94a:	25 23       	and	r18, r21
     94c:	22 bb       	out	0x12, r18	; 18
     94e:	b0 e2       	ldi	r27, 0x20	; 32
     950:	ba 95       	dec	r27
     952:	f1 f7       	brne	.-4      	; 0x950 <__stack+0xf1>
				/* Pause 6 us */
				_delay_us(6);
				/* Mux PIN as input (release bus) */
				DDRD &= ~(1 << pBus->pin);
     954:	51 b3       	in	r21, 0x11	; 17
     956:	9c 01       	movw	r18, r24
     958:	01 80       	ldd	r0, Z+1	; 0x01
     95a:	02 c0       	rjmp	.+4      	; 0x960 <__stack+0x101>
     95c:	22 0f       	add	r18, r18
     95e:	33 1f       	adc	r19, r19
     960:	0a 94       	dec	r0
     962:	e2 f7       	brpl	.-8      	; 0x95c <__stack+0xfd>
     964:	20 95       	com	r18
     966:	25 23       	and	r18, r21
     968:	21 bb       	out	0x11, r18	; 17
     96a:	af ef       	ldi	r26, 0xFF	; 255
     96c:	b0 e0       	ldi	r27, 0x00	; 0
     96e:	11 97       	sbiw	r26, 0x01	; 1
     970:	f1 f7       	brne	.-4      	; 0x96e <__stack+0x10f>
     972:	00 c0       	rjmp	.+0      	; 0x974 <__stack+0x115>
     974:	00 00       	nop
     976:	b7 c0       	rjmp	.+366    	; 0xae6 <__stack+0x287>
			}
        } 
		else 
        {
			/* Send '0' to the bus */
			switch (pBus->port)
     978:	20 81       	ld	r18, Z
     97a:	21 30       	cpi	r18, 0x01	; 1
     97c:	a1 f1       	breq	.+104    	; 0x9e6 <__stack+0x187>
     97e:	21 30       	cpi	r18, 0x01	; 1
     980:	38 f0       	brcs	.+14     	; 0x990 <__stack+0x131>
     982:	22 30       	cpi	r18, 0x02	; 2
     984:	09 f4       	brne	.+2      	; 0x988 <__stack+0x129>
     986:	5a c0       	rjmp	.+180    	; 0xa3c <__stack+0x1dd>
     988:	23 30       	cpi	r18, 0x03	; 3
     98a:	09 f0       	breq	.+2      	; 0x98e <__stack+0x12f>
     98c:	ac c0       	rjmp	.+344    	; 0xae6 <__stack+0x287>
     98e:	81 c0       	rjmp	.+258    	; 0xa92 <__stack+0x233>
			{
			case ONE_WIRE_PORT_A:
				/* Mux PIN as pulled down output */
				DDRA |= 1 << pBus->pin;
     990:	5a b3       	in	r21, 0x1a	; 26
     992:	9c 01       	movw	r18, r24
     994:	01 80       	ldd	r0, Z+1	; 0x01
     996:	02 c0       	rjmp	.+4      	; 0x99c <__stack+0x13d>
     998:	22 0f       	add	r18, r18
     99a:	33 1f       	adc	r19, r19
     99c:	0a 94       	dec	r0
     99e:	e2 f7       	brpl	.-8      	; 0x998 <__stack+0x139>
     9a0:	25 2b       	or	r18, r21
     9a2:	2a bb       	out	0x1a, r18	; 26
				PORTA &= ~(1 << pBus->pin);
     9a4:	5b b3       	in	r21, 0x1b	; 27
     9a6:	9c 01       	movw	r18, r24
     9a8:	01 80       	ldd	r0, Z+1	; 0x01
     9aa:	02 c0       	rjmp	.+4      	; 0x9b0 <__stack+0x151>
     9ac:	22 0f       	add	r18, r18
     9ae:	33 1f       	adc	r19, r19
     9b0:	0a 94       	dec	r0
     9b2:	e2 f7       	brpl	.-8      	; 0x9ac <__stack+0x14d>
     9b4:	20 95       	com	r18
     9b6:	25 23       	and	r18, r21
     9b8:	2b bb       	out	0x1b, r18	; 27
     9ba:	af ee       	ldi	r26, 0xEF	; 239
     9bc:	b0 e0       	ldi	r27, 0x00	; 0
     9be:	11 97       	sbiw	r26, 0x01	; 1
     9c0:	f1 f7       	brne	.-4      	; 0x9be <__stack+0x15f>
     9c2:	00 c0       	rjmp	.+0      	; 0x9c4 <__stack+0x165>
     9c4:	00 00       	nop
				/* Pause 60 us */
				_delay_us(60);
				/* Mux PIN as input (release bus) */
				DDRA &= ~(1 << pBus->pin);
     9c6:	5a b3       	in	r21, 0x1a	; 26
     9c8:	9c 01       	movw	r18, r24
     9ca:	01 80       	ldd	r0, Z+1	; 0x01
     9cc:	02 c0       	rjmp	.+4      	; 0x9d2 <__stack+0x173>
     9ce:	22 0f       	add	r18, r18
     9d0:	33 1f       	adc	r19, r19
     9d2:	0a 94       	dec	r0
     9d4:	e2 f7       	brpl	.-8      	; 0x9ce <__stack+0x16f>
     9d6:	20 95       	com	r18
     9d8:	25 23       	and	r18, r21
     9da:	2a bb       	out	0x1a, r18	; 26
     9dc:	b5 e3       	ldi	r27, 0x35	; 53
     9de:	ba 95       	dec	r27
     9e0:	f1 f7       	brne	.-4      	; 0x9de <__stack+0x17f>
     9e2:	00 00       	nop
     9e4:	80 c0       	rjmp	.+256    	; 0xae6 <__stack+0x287>
				/* Pause 10 us */
				_delay_us(10);
				break;
			case ONE_WIRE_PORT_B:
				/* Mux PIN as pulled down output */
				DDRB |= 1 << pBus->pin;
     9e6:	57 b3       	in	r21, 0x17	; 23
     9e8:	9c 01       	movw	r18, r24
     9ea:	01 80       	ldd	r0, Z+1	; 0x01
     9ec:	02 c0       	rjmp	.+4      	; 0x9f2 <__stack+0x193>
     9ee:	22 0f       	add	r18, r18
     9f0:	33 1f       	adc	r19, r19
     9f2:	0a 94       	dec	r0
     9f4:	e2 f7       	brpl	.-8      	; 0x9ee <__stack+0x18f>
     9f6:	25 2b       	or	r18, r21
     9f8:	27 bb       	out	0x17, r18	; 23
				PORTB &= ~(1 << pBus->pin);
     9fa:	58 b3       	in	r21, 0x18	; 24
     9fc:	9c 01       	movw	r18, r24
     9fe:	01 80       	ldd	r0, Z+1	; 0x01
     a00:	02 c0       	rjmp	.+4      	; 0xa06 <__stack+0x1a7>
     a02:	22 0f       	add	r18, r18
     a04:	33 1f       	adc	r19, r19
     a06:	0a 94       	dec	r0
     a08:	e2 f7       	brpl	.-8      	; 0xa02 <__stack+0x1a3>
     a0a:	20 95       	com	r18
     a0c:	25 23       	and	r18, r21
     a0e:	28 bb       	out	0x18, r18	; 24
     a10:	af ee       	ldi	r26, 0xEF	; 239
     a12:	b0 e0       	ldi	r27, 0x00	; 0
     a14:	11 97       	sbiw	r26, 0x01	; 1
     a16:	f1 f7       	brne	.-4      	; 0xa14 <__stack+0x1b5>
     a18:	00 c0       	rjmp	.+0      	; 0xa1a <__stack+0x1bb>
     a1a:	00 00       	nop
				/* Pause 60 us */
				_delay_us(60);
				/* Mux PIN as input (release bus) */
				DDRB &= ~(1 << pBus->pin);
     a1c:	57 b3       	in	r21, 0x17	; 23
     a1e:	9c 01       	movw	r18, r24
     a20:	01 80       	ldd	r0, Z+1	; 0x01
     a22:	02 c0       	rjmp	.+4      	; 0xa28 <__stack+0x1c9>
     a24:	22 0f       	add	r18, r18
     a26:	33 1f       	adc	r19, r19
     a28:	0a 94       	dec	r0
     a2a:	e2 f7       	brpl	.-8      	; 0xa24 <__stack+0x1c5>
     a2c:	20 95       	com	r18
     a2e:	25 23       	and	r18, r21
     a30:	27 bb       	out	0x17, r18	; 23
     a32:	b5 e3       	ldi	r27, 0x35	; 53
     a34:	ba 95       	dec	r27
     a36:	f1 f7       	brne	.-4      	; 0xa34 <__stack+0x1d5>
     a38:	00 00       	nop
     a3a:	55 c0       	rjmp	.+170    	; 0xae6 <__stack+0x287>
				/* Pause 10 us */
				_delay_us(10);
				break;
			case ONE_WIRE_PORT_C:
				/* Mux PIN as pulled down output */
				DDRC |= 1 << pBus->pin;
     a3c:	54 b3       	in	r21, 0x14	; 20
     a3e:	9c 01       	movw	r18, r24
     a40:	01 80       	ldd	r0, Z+1	; 0x01
     a42:	02 c0       	rjmp	.+4      	; 0xa48 <__stack+0x1e9>
     a44:	22 0f       	add	r18, r18
     a46:	33 1f       	adc	r19, r19
     a48:	0a 94       	dec	r0
     a4a:	e2 f7       	brpl	.-8      	; 0xa44 <__stack+0x1e5>
     a4c:	25 2b       	or	r18, r21
     a4e:	24 bb       	out	0x14, r18	; 20
				PORTC &= ~(1 << pBus->pin);
     a50:	55 b3       	in	r21, 0x15	; 21
     a52:	9c 01       	movw	r18, r24
     a54:	01 80       	ldd	r0, Z+1	; 0x01
     a56:	02 c0       	rjmp	.+4      	; 0xa5c <__stack+0x1fd>
     a58:	22 0f       	add	r18, r18
     a5a:	33 1f       	adc	r19, r19
     a5c:	0a 94       	dec	r0
     a5e:	e2 f7       	brpl	.-8      	; 0xa58 <__stack+0x1f9>
     a60:	20 95       	com	r18
     a62:	25 23       	and	r18, r21
     a64:	25 bb       	out	0x15, r18	; 21
     a66:	af ee       	ldi	r26, 0xEF	; 239
     a68:	b0 e0       	ldi	r27, 0x00	; 0
     a6a:	11 97       	sbiw	r26, 0x01	; 1
     a6c:	f1 f7       	brne	.-4      	; 0xa6a <__stack+0x20b>
     a6e:	00 c0       	rjmp	.+0      	; 0xa70 <__stack+0x211>
     a70:	00 00       	nop
				/* Pause 60 us */
				_delay_us(60);
				/* Mux PIN as input (release bus) */
				DDRC &= ~(1 << pBus->pin);
     a72:	54 b3       	in	r21, 0x14	; 20
     a74:	9c 01       	movw	r18, r24
     a76:	01 80       	ldd	r0, Z+1	; 0x01
     a78:	02 c0       	rjmp	.+4      	; 0xa7e <__stack+0x21f>
     a7a:	22 0f       	add	r18, r18
     a7c:	33 1f       	adc	r19, r19
     a7e:	0a 94       	dec	r0
     a80:	e2 f7       	brpl	.-8      	; 0xa7a <__stack+0x21b>
     a82:	20 95       	com	r18
     a84:	25 23       	and	r18, r21
     a86:	24 bb       	out	0x14, r18	; 20
     a88:	b5 e3       	ldi	r27, 0x35	; 53
     a8a:	ba 95       	dec	r27
     a8c:	f1 f7       	brne	.-4      	; 0xa8a <__stack+0x22b>
     a8e:	00 00       	nop
     a90:	2a c0       	rjmp	.+84     	; 0xae6 <__stack+0x287>
				/* Pause 10 us */
				_delay_us(10);
				break;
			case ONE_WIRE_PORT_D:
				/* Mux PIN as pulled down output */
				DDRD |= 1 << pBus->pin;
     a92:	51 b3       	in	r21, 0x11	; 17
     a94:	9c 01       	movw	r18, r24
     a96:	01 80       	ldd	r0, Z+1	; 0x01
     a98:	02 c0       	rjmp	.+4      	; 0xa9e <__stack+0x23f>
     a9a:	22 0f       	add	r18, r18
     a9c:	33 1f       	adc	r19, r19
     a9e:	0a 94       	dec	r0
     aa0:	e2 f7       	brpl	.-8      	; 0xa9a <__stack+0x23b>
     aa2:	25 2b       	or	r18, r21
     aa4:	21 bb       	out	0x11, r18	; 17
				PORTD &= ~(1 << pBus->pin);
     aa6:	52 b3       	in	r21, 0x12	; 18
     aa8:	9c 01       	movw	r18, r24
     aaa:	01 80       	ldd	r0, Z+1	; 0x01
     aac:	02 c0       	rjmp	.+4      	; 0xab2 <__stack+0x253>
     aae:	22 0f       	add	r18, r18
     ab0:	33 1f       	adc	r19, r19
     ab2:	0a 94       	dec	r0
     ab4:	e2 f7       	brpl	.-8      	; 0xaae <__stack+0x24f>
     ab6:	20 95       	com	r18
     ab8:	25 23       	and	r18, r21
     aba:	22 bb       	out	0x12, r18	; 18
     abc:	af ee       	ldi	r26, 0xEF	; 239
     abe:	b0 e0       	ldi	r27, 0x00	; 0
     ac0:	11 97       	sbiw	r26, 0x01	; 1
     ac2:	f1 f7       	brne	.-4      	; 0xac0 <__stack+0x261>
     ac4:	00 c0       	rjmp	.+0      	; 0xac6 <__stack+0x267>
     ac6:	00 00       	nop
				/* Pause 60 us */
				_delay_us(60);
				/* Mux PIN as input (release bus) */
				DDRD &= ~(1 << pBus->pin);
     ac8:	51 b3       	in	r21, 0x11	; 17
     aca:	9c 01       	movw	r18, r24
     acc:	01 80       	ldd	r0, Z+1	; 0x01
     ace:	02 c0       	rjmp	.+4      	; 0xad4 <__stack+0x275>
     ad0:	22 0f       	add	r18, r18
     ad2:	33 1f       	adc	r19, r19
     ad4:	0a 94       	dec	r0
     ad6:	e2 f7       	brpl	.-8      	; 0xad0 <__stack+0x271>
     ad8:	20 95       	com	r18
     ada:	25 23       	and	r18, r21
     adc:	21 bb       	out	0x11, r18	; 17
     ade:	b5 e3       	ldi	r27, 0x35	; 53
     ae0:	ba 95       	dec	r27
     ae2:	f1 f7       	brne	.-4      	; 0xae0 <__stack+0x281>
     ae4:	00 00       	nop
     ae6:	41 50       	subi	r20, 0x01	; 1
{ 
	unsigned char i, data;
 
	data = command;
 
	for(i=0;i<8;i++)
     ae8:	11 f0       	breq	.+4      	; 0xaee <__stack+0x28f>
				/* Pause 10 us */
				_delay_us(10);
				break;
			}
        }
  		data=data>>1;
     aea:	66 95       	lsr	r22
     aec:	8f ce       	rjmp	.-738    	; 0x80c <one_wire_send_command+0x8>
     aee:	08 95       	ret

00000af0 <one_wire_send_command_wait_done>:
	}
}

void one_wire_send_command_wait_done(const one_wire_bus_data_t* pBus, const unsigned char command, const uint16_t max_timeout_us)
{ 
     af0:	0f 93       	push	r16
     af2:	1f 93       	push	r17
     af4:	cf 93       	push	r28
     af6:	df 93       	push	r29
     af8:	ec 01       	movw	r28, r24
     afa:	8a 01       	movw	r16, r20
	uint16_t wait_loops = 0;

	one_wire_send_command(pBus, command);
     afc:	0e 94 02 04 	call	0x804	; 0x804 <one_wire_send_command>

	/* As per the spec remote device will hold "0" on the bus until handling is in progress, so we will be waiting for "1" */
	switch (pBus->port)
     b00:	88 81       	ld	r24, Y
     b02:	81 30       	cpi	r24, 0x01	; 1
     b04:	21 f1       	breq	.+72     	; 0xb4e <one_wire_send_command_wait_done+0x5e>
     b06:	81 30       	cpi	r24, 0x01	; 1
     b08:	80 f1       	brcs	.+96     	; 0xb6a <one_wire_send_command_wait_done+0x7a>
     b0a:	82 30       	cpi	r24, 0x02	; 2
     b0c:	91 f0       	breq	.+36     	; 0xb32 <one_wire_send_command_wait_done+0x42>
     b0e:	83 30       	cpi	r24, 0x03	; 3
     b10:	09 f0       	breq	.+2      	; 0xb14 <one_wire_send_command_wait_done+0x24>
     b12:	73 c0       	rjmp	.+230    	; 0xbfa <one_wire_send_command_wait_done+0x10a>
			_delay_us(1);
			//wait_loops++;
		}
		break;
	case ONE_WIRE_PORT_D:
		while (((PIND & (1 << pBus->pin)) == 0x0) && (wait_loops != max_timeout_us))
     b14:	80 b3       	in	r24, 0x10	; 16
     b16:	90 e0       	ldi	r25, 0x00	; 0
     b18:	09 80       	ldd	r0, Y+1	; 0x01
     b1a:	02 c0       	rjmp	.+4      	; 0xb20 <one_wire_send_command_wait_done+0x30>
     b1c:	95 95       	asr	r25
     b1e:	87 95       	ror	r24
     b20:	0a 94       	dec	r0
     b22:	e2 f7       	brpl	.-8      	; 0xb1c <one_wire_send_command_wait_done+0x2c>
     b24:	80 fd       	sbrc	r24, 0
     b26:	69 c0       	rjmp	.+210    	; 0xbfa <one_wire_send_command_wait_done+0x10a>
     b28:	01 15       	cp	r16, r1
     b2a:	11 05       	cpc	r17, r1
     b2c:	09 f0       	breq	.+2      	; 0xb30 <one_wire_send_command_wait_done+0x40>
     b2e:	57 c0       	rjmp	.+174    	; 0xbde <one_wire_send_command_wait_done+0xee>
     b30:	64 c0       	rjmp	.+200    	; 0xbfa <one_wire_send_command_wait_done+0x10a>
			_delay_us(1);
			//wait_loops++;
		}
		break;
	case ONE_WIRE_PORT_C:
		while (((PINC & (1 << pBus->pin)) == 0x0) && (wait_loops != max_timeout_us))
     b32:	83 b3       	in	r24, 0x13	; 19
     b34:	90 e0       	ldi	r25, 0x00	; 0
     b36:	09 80       	ldd	r0, Y+1	; 0x01
     b38:	02 c0       	rjmp	.+4      	; 0xb3e <one_wire_send_command_wait_done+0x4e>
     b3a:	95 95       	asr	r25
     b3c:	87 95       	ror	r24
     b3e:	0a 94       	dec	r0
     b40:	e2 f7       	brpl	.-8      	; 0xb3a <one_wire_send_command_wait_done+0x4a>
     b42:	80 fd       	sbrc	r24, 0
     b44:	5a c0       	rjmp	.+180    	; 0xbfa <one_wire_send_command_wait_done+0x10a>
     b46:	01 15       	cp	r16, r1
     b48:	11 05       	cpc	r17, r1
     b4a:	d1 f5       	brne	.+116    	; 0xbc0 <one_wire_send_command_wait_done+0xd0>
     b4c:	56 c0       	rjmp	.+172    	; 0xbfa <one_wire_send_command_wait_done+0x10a>
			_delay_us(1);
			//wait_loops++;
		}
		break;
	case ONE_WIRE_PORT_B:
		while (((PINB & (1 << pBus->pin)) == 0x0) && (wait_loops != max_timeout_us))
     b4e:	86 b3       	in	r24, 0x16	; 22
     b50:	90 e0       	ldi	r25, 0x00	; 0
     b52:	09 80       	ldd	r0, Y+1	; 0x01
     b54:	02 c0       	rjmp	.+4      	; 0xb5a <one_wire_send_command_wait_done+0x6a>
     b56:	95 95       	asr	r25
     b58:	87 95       	ror	r24
     b5a:	0a 94       	dec	r0
     b5c:	e2 f7       	brpl	.-8      	; 0xb56 <one_wire_send_command_wait_done+0x66>
     b5e:	80 fd       	sbrc	r24, 0
     b60:	4c c0       	rjmp	.+152    	; 0xbfa <one_wire_send_command_wait_done+0x10a>
     b62:	01 15       	cp	r16, r1
     b64:	11 05       	cpc	r17, r1
     b66:	e9 f4       	brne	.+58     	; 0xba2 <one_wire_send_command_wait_done+0xb2>
     b68:	48 c0       	rjmp	.+144    	; 0xbfa <one_wire_send_command_wait_done+0x10a>

	/* As per the spec remote device will hold "0" on the bus until handling is in progress, so we will be waiting for "1" */
	switch (pBus->port)
	{
	case ONE_WIRE_PORT_A:
		while (((PINA & (1 << pBus->pin)) == 0x0) && (wait_loops != max_timeout_us))
     b6a:	89 b3       	in	r24, 0x19	; 25
     b6c:	90 e0       	ldi	r25, 0x00	; 0
     b6e:	09 80       	ldd	r0, Y+1	; 0x01
     b70:	02 c0       	rjmp	.+4      	; 0xb76 <one_wire_send_command_wait_done+0x86>
     b72:	95 95       	asr	r25
     b74:	87 95       	ror	r24
     b76:	0a 94       	dec	r0
     b78:	e2 f7       	brpl	.-8      	; 0xb72 <one_wire_send_command_wait_done+0x82>
     b7a:	80 fd       	sbrc	r24, 0
     b7c:	3e c0       	rjmp	.+124    	; 0xbfa <one_wire_send_command_wait_done+0x10a>
     b7e:	01 15       	cp	r16, r1
     b80:	11 05       	cpc	r17, r1
     b82:	d9 f1       	breq	.+118    	; 0xbfa <one_wire_send_command_wait_done+0x10a>
     b84:	85 e0       	ldi	r24, 0x05	; 5
     b86:	8a 95       	dec	r24
     b88:	f1 f7       	brne	.-4      	; 0xb86 <one_wire_send_command_wait_done+0x96>
     b8a:	00 00       	nop
     b8c:	89 b3       	in	r24, 0x19	; 25
     b8e:	90 e0       	ldi	r25, 0x00	; 0
     b90:	09 80       	ldd	r0, Y+1	; 0x01
     b92:	02 c0       	rjmp	.+4      	; 0xb98 <one_wire_send_command_wait_done+0xa8>
     b94:	95 95       	asr	r25
     b96:	87 95       	ror	r24
     b98:	0a 94       	dec	r0
     b9a:	e2 f7       	brpl	.-8      	; 0xb94 <one_wire_send_command_wait_done+0xa4>
     b9c:	80 ff       	sbrs	r24, 0
     b9e:	f2 cf       	rjmp	.-28     	; 0xb84 <one_wire_send_command_wait_done+0x94>
     ba0:	2c c0       	rjmp	.+88     	; 0xbfa <one_wire_send_command_wait_done+0x10a>
     ba2:	85 e0       	ldi	r24, 0x05	; 5
     ba4:	8a 95       	dec	r24
     ba6:	f1 f7       	brne	.-4      	; 0xba4 <one_wire_send_command_wait_done+0xb4>
     ba8:	00 00       	nop
			_delay_us(1);
			//wait_loops++;
		}
		break;
	case ONE_WIRE_PORT_B:
		while (((PINB & (1 << pBus->pin)) == 0x0) && (wait_loops != max_timeout_us))
     baa:	86 b3       	in	r24, 0x16	; 22
     bac:	90 e0       	ldi	r25, 0x00	; 0
     bae:	09 80       	ldd	r0, Y+1	; 0x01
     bb0:	02 c0       	rjmp	.+4      	; 0xbb6 <one_wire_send_command_wait_done+0xc6>
     bb2:	95 95       	asr	r25
     bb4:	87 95       	ror	r24
     bb6:	0a 94       	dec	r0
     bb8:	e2 f7       	brpl	.-8      	; 0xbb2 <one_wire_send_command_wait_done+0xc2>
     bba:	80 ff       	sbrs	r24, 0
     bbc:	f2 cf       	rjmp	.-28     	; 0xba2 <one_wire_send_command_wait_done+0xb2>
     bbe:	1d c0       	rjmp	.+58     	; 0xbfa <one_wire_send_command_wait_done+0x10a>
     bc0:	85 e0       	ldi	r24, 0x05	; 5
     bc2:	8a 95       	dec	r24
     bc4:	f1 f7       	brne	.-4      	; 0xbc2 <one_wire_send_command_wait_done+0xd2>
     bc6:	00 00       	nop
			_delay_us(1);
			//wait_loops++;
		}
		break;
	case ONE_WIRE_PORT_C:
		while (((PINC & (1 << pBus->pin)) == 0x0) && (wait_loops != max_timeout_us))
     bc8:	83 b3       	in	r24, 0x13	; 19
     bca:	90 e0       	ldi	r25, 0x00	; 0
     bcc:	09 80       	ldd	r0, Y+1	; 0x01
     bce:	02 c0       	rjmp	.+4      	; 0xbd4 <one_wire_send_command_wait_done+0xe4>
     bd0:	95 95       	asr	r25
     bd2:	87 95       	ror	r24
     bd4:	0a 94       	dec	r0
     bd6:	e2 f7       	brpl	.-8      	; 0xbd0 <one_wire_send_command_wait_done+0xe0>
     bd8:	80 ff       	sbrs	r24, 0
     bda:	f2 cf       	rjmp	.-28     	; 0xbc0 <one_wire_send_command_wait_done+0xd0>
     bdc:	0e c0       	rjmp	.+28     	; 0xbfa <one_wire_send_command_wait_done+0x10a>
     bde:	85 e0       	ldi	r24, 0x05	; 5
     be0:	8a 95       	dec	r24
     be2:	f1 f7       	brne	.-4      	; 0xbe0 <one_wire_send_command_wait_done+0xf0>
     be4:	00 00       	nop
			_delay_us(1);
			//wait_loops++;
		}
		break;
	case ONE_WIRE_PORT_D:
		while (((PIND & (1 << pBus->pin)) == 0x0) && (wait_loops != max_timeout_us))
     be6:	80 b3       	in	r24, 0x10	; 16
     be8:	90 e0       	ldi	r25, 0x00	; 0
     bea:	09 80       	ldd	r0, Y+1	; 0x01
     bec:	02 c0       	rjmp	.+4      	; 0xbf2 <one_wire_send_command_wait_done+0x102>
     bee:	95 95       	asr	r25
     bf0:	87 95       	ror	r24
     bf2:	0a 94       	dec	r0
     bf4:	e2 f7       	brpl	.-8      	; 0xbee <one_wire_send_command_wait_done+0xfe>
     bf6:	80 ff       	sbrs	r24, 0
     bf8:	f2 cf       	rjmp	.-28     	; 0xbde <one_wire_send_command_wait_done+0xee>
			_delay_us(1);
			//wait_loops++;
		}
		break;
	}
}
     bfa:	df 91       	pop	r29
     bfc:	cf 91       	pop	r28
     bfe:	1f 91       	pop	r17
     c00:	0f 91       	pop	r16
     c02:	08 95       	ret

00000c04 <one_wire_receive_data>:


uint16_t one_wire_receive_data(const one_wire_bus_data_t* pBus)
{
     c04:	fc 01       	movw	r30, r24
     c06:	80 e0       	ldi	r24, 0x00	; 0
     c08:	90 e0       	ldi	r25, 0x00	; 0
	unsigned char bit_counter;
	uint16_t out_val = 0;
     c0a:	20 e0       	ldi	r18, 0x00	; 0
     c0c:	30 e0       	ldi	r19, 0x00	; 0
			/* Pause 55 us */
  			_delay_us(55);		
			break;
		case ONE_WIRE_PORT_B:
		 	/* Mux PIN as pulled down output */
			DDRB |= 1 << pBus->pin;
     c0e:	41 e0       	ldi	r20, 0x01	; 1
     c10:	50 e0       	ldi	r21, 0x00	; 0
	uint16_t out_val = 0;

 	/* Receive 16 bits from the bus */
	for(bit_counter=0;bit_counter<16;bit_counter++)
	{
		switch (pBus->port)
     c12:	60 81       	ld	r22, Z
     c14:	61 30       	cpi	r22, 0x01	; 1
     c16:	09 f4       	brne	.+2      	; 0xc1a <one_wire_receive_data+0x16>
     c18:	55 c0       	rjmp	.+170    	; 0xcc4 <one_wire_receive_data+0xc0>
     c1a:	61 30       	cpi	r22, 0x01	; 1
     c1c:	38 f0       	brcs	.+14     	; 0xc2c <one_wire_receive_data+0x28>
     c1e:	62 30       	cpi	r22, 0x02	; 2
     c20:	09 f4       	brne	.+2      	; 0xc24 <one_wire_receive_data+0x20>
     c22:	9c c0       	rjmp	.+312    	; 0xd5c <one_wire_receive_data+0x158>
     c24:	63 30       	cpi	r22, 0x03	; 3
     c26:	09 f0       	breq	.+2      	; 0xc2a <one_wire_receive_data+0x26>
     c28:	30 c1       	rjmp	.+608    	; 0xe8a <one_wire_receive_data+0x286>
     c2a:	e4 c0       	rjmp	.+456    	; 0xdf4 <one_wire_receive_data+0x1f0>
		{
		case ONE_WIRE_PORT_A:
		 	/* Mux PIN as pulled down output */
			DDRA |= 1 << pBus->pin;
     c2c:	aa b3       	in	r26, 0x1a	; 26
     c2e:	ba 01       	movw	r22, r20
     c30:	01 80       	ldd	r0, Z+1	; 0x01
     c32:	02 c0       	rjmp	.+4      	; 0xc38 <one_wire_receive_data+0x34>
     c34:	66 0f       	add	r22, r22
     c36:	77 1f       	adc	r23, r23
     c38:	0a 94       	dec	r0
     c3a:	e2 f7       	brpl	.-8      	; 0xc34 <one_wire_receive_data+0x30>
     c3c:	6a 2b       	or	r22, r26
     c3e:	6a bb       	out	0x1a, r22	; 26
			PORTA &= ~(1 << pBus->pin);
     c40:	ab b3       	in	r26, 0x1b	; 27
     c42:	ba 01       	movw	r22, r20
     c44:	01 80       	ldd	r0, Z+1	; 0x01
     c46:	02 c0       	rjmp	.+4      	; 0xc4c <one_wire_receive_data+0x48>
     c48:	66 0f       	add	r22, r22
     c4a:	77 1f       	adc	r23, r23
     c4c:	0a 94       	dec	r0
     c4e:	e2 f7       	brpl	.-8      	; 0xc48 <one_wire_receive_data+0x44>
     c50:	60 95       	com	r22
     c52:	6a 23       	and	r22, r26
     c54:	6b bb       	out	0x1b, r22	; 27
     c56:	60 e2       	ldi	r22, 0x20	; 32
     c58:	6a 95       	dec	r22
     c5a:	f1 f7       	brne	.-4      	; 0xc58 <one_wire_receive_data+0x54>
			/* Pause 6 us */
	  		_delay_us(6);
			/* Mux PIN as input (release bus) */
			DDRA &= ~(1 << pBus->pin);
     c5c:	aa b3       	in	r26, 0x1a	; 26
     c5e:	ba 01       	movw	r22, r20
     c60:	01 80       	ldd	r0, Z+1	; 0x01
     c62:	02 c0       	rjmp	.+4      	; 0xc68 <one_wire_receive_data+0x64>
     c64:	66 0f       	add	r22, r22
     c66:	77 1f       	adc	r23, r23
     c68:	0a 94       	dec	r0
     c6a:	e2 f7       	brpl	.-8      	; 0xc64 <one_wire_receive_data+0x60>
     c6c:	60 95       	com	r22
     c6e:	6a 23       	and	r22, r26
     c70:	6a bb       	out	0x1a, r22	; 26
     c72:	a0 e3       	ldi	r26, 0x30	; 48
     c74:	aa 95       	dec	r26
     c76:	f1 f7       	brne	.-4      	; 0xc74 <one_wire_receive_data+0x70>
			/* Pause 9 us */
  			_delay_us(9);
 
  			if ((PINA & (1 << pBus->pin)) == 0x0)
     c78:	69 b3       	in	r22, 0x19	; 25
     c7a:	70 e0       	ldi	r23, 0x00	; 0
     c7c:	01 80       	ldd	r0, Z+1	; 0x01
     c7e:	02 c0       	rjmp	.+4      	; 0xc84 <one_wire_receive_data+0x80>
     c80:	75 95       	asr	r23
     c82:	67 95       	ror	r22
     c84:	0a 94       	dec	r0
     c86:	e2 f7       	brpl	.-8      	; 0xc80 <one_wire_receive_data+0x7c>
     c88:	60 fd       	sbrc	r22, 0
     c8a:	0c c0       	rjmp	.+24     	; 0xca4 <one_wire_receive_data+0xa0>
				out_val &= ~(1<<bit_counter); // 0 on the bus
     c8c:	ba 01       	movw	r22, r20
     c8e:	08 2e       	mov	r0, r24
     c90:	02 c0       	rjmp	.+4      	; 0xc96 <one_wire_receive_data+0x92>
     c92:	66 0f       	add	r22, r22
     c94:	77 1f       	adc	r23, r23
     c96:	0a 94       	dec	r0
     c98:	e2 f7       	brpl	.-8      	; 0xc92 <one_wire_receive_data+0x8e>
     c9a:	60 95       	com	r22
     c9c:	70 95       	com	r23
     c9e:	26 23       	and	r18, r22
     ca0:	37 23       	and	r19, r23
     ca2:	09 c0       	rjmp	.+18     	; 0xcb6 <one_wire_receive_data+0xb2>
			else 
				out_val |= 1<<bit_counter;	// 1 on the bus
     ca4:	ba 01       	movw	r22, r20
     ca6:	08 2e       	mov	r0, r24
     ca8:	02 c0       	rjmp	.+4      	; 0xcae <one_wire_receive_data+0xaa>
     caa:	66 0f       	add	r22, r22
     cac:	77 1f       	adc	r23, r23
     cae:	0a 94       	dec	r0
     cb0:	e2 f7       	brpl	.-8      	; 0xcaa <one_wire_receive_data+0xa6>
     cb2:	26 2b       	or	r18, r22
     cb4:	37 2b       	or	r19, r23
     cb6:	ab ed       	ldi	r26, 0xDB	; 219
     cb8:	b0 e0       	ldi	r27, 0x00	; 0
     cba:	11 97       	sbiw	r26, 0x01	; 1
     cbc:	f1 f7       	brne	.-4      	; 0xcba <one_wire_receive_data+0xb6>
     cbe:	00 c0       	rjmp	.+0      	; 0xcc0 <one_wire_receive_data+0xbc>
     cc0:	00 00       	nop
     cc2:	e3 c0       	rjmp	.+454    	; 0xe8a <one_wire_receive_data+0x286>
			/* Pause 55 us */
  			_delay_us(55);		
			break;
		case ONE_WIRE_PORT_B:
		 	/* Mux PIN as pulled down output */
			DDRB |= 1 << pBus->pin;
     cc4:	a7 b3       	in	r26, 0x17	; 23
     cc6:	ba 01       	movw	r22, r20
     cc8:	01 80       	ldd	r0, Z+1	; 0x01
     cca:	02 c0       	rjmp	.+4      	; 0xcd0 <one_wire_receive_data+0xcc>
     ccc:	66 0f       	add	r22, r22
     cce:	77 1f       	adc	r23, r23
     cd0:	0a 94       	dec	r0
     cd2:	e2 f7       	brpl	.-8      	; 0xccc <one_wire_receive_data+0xc8>
     cd4:	6a 2b       	or	r22, r26
     cd6:	67 bb       	out	0x17, r22	; 23
			PORTB &= ~(1 << pBus->pin);
     cd8:	a8 b3       	in	r26, 0x18	; 24
     cda:	ba 01       	movw	r22, r20
     cdc:	01 80       	ldd	r0, Z+1	; 0x01
     cde:	02 c0       	rjmp	.+4      	; 0xce4 <one_wire_receive_data+0xe0>
     ce0:	66 0f       	add	r22, r22
     ce2:	77 1f       	adc	r23, r23
     ce4:	0a 94       	dec	r0
     ce6:	e2 f7       	brpl	.-8      	; 0xce0 <one_wire_receive_data+0xdc>
     ce8:	60 95       	com	r22
     cea:	6a 23       	and	r22, r26
     cec:	68 bb       	out	0x18, r22	; 24
     cee:	b0 e2       	ldi	r27, 0x20	; 32
     cf0:	ba 95       	dec	r27
     cf2:	f1 f7       	brne	.-4      	; 0xcf0 <one_wire_receive_data+0xec>
			/* Pause 6 us */
	  		_delay_us(6);
			/* Mux PIN as input (release bus) */
			DDRB &= ~(1 << pBus->pin);
     cf4:	a7 b3       	in	r26, 0x17	; 23
     cf6:	ba 01       	movw	r22, r20
     cf8:	01 80       	ldd	r0, Z+1	; 0x01
     cfa:	02 c0       	rjmp	.+4      	; 0xd00 <one_wire_receive_data+0xfc>
     cfc:	66 0f       	add	r22, r22
     cfe:	77 1f       	adc	r23, r23
     d00:	0a 94       	dec	r0
     d02:	e2 f7       	brpl	.-8      	; 0xcfc <one_wire_receive_data+0xf8>
     d04:	60 95       	com	r22
     d06:	6a 23       	and	r22, r26
     d08:	67 bb       	out	0x17, r22	; 23
     d0a:	60 e3       	ldi	r22, 0x30	; 48
     d0c:	6a 95       	dec	r22
     d0e:	f1 f7       	brne	.-4      	; 0xd0c <one_wire_receive_data+0x108>
			/* Pause 9 us */
  			_delay_us(9);
 
  			if ((PINB & (1 << pBus->pin)) == 0x0)
     d10:	66 b3       	in	r22, 0x16	; 22
     d12:	70 e0       	ldi	r23, 0x00	; 0
     d14:	01 80       	ldd	r0, Z+1	; 0x01
     d16:	02 c0       	rjmp	.+4      	; 0xd1c <one_wire_receive_data+0x118>
     d18:	75 95       	asr	r23
     d1a:	67 95       	ror	r22
     d1c:	0a 94       	dec	r0
     d1e:	e2 f7       	brpl	.-8      	; 0xd18 <one_wire_receive_data+0x114>
     d20:	60 fd       	sbrc	r22, 0
     d22:	0c c0       	rjmp	.+24     	; 0xd3c <one_wire_receive_data+0x138>
				out_val &= ~(1<<bit_counter); // 0 on the bus
     d24:	ba 01       	movw	r22, r20
     d26:	08 2e       	mov	r0, r24
     d28:	02 c0       	rjmp	.+4      	; 0xd2e <one_wire_receive_data+0x12a>
     d2a:	66 0f       	add	r22, r22
     d2c:	77 1f       	adc	r23, r23
     d2e:	0a 94       	dec	r0
     d30:	e2 f7       	brpl	.-8      	; 0xd2a <one_wire_receive_data+0x126>
     d32:	60 95       	com	r22
     d34:	70 95       	com	r23
     d36:	26 23       	and	r18, r22
     d38:	37 23       	and	r19, r23
     d3a:	09 c0       	rjmp	.+18     	; 0xd4e <one_wire_receive_data+0x14a>
			else 
				out_val |= 1<<bit_counter;	// 1 on the bus
     d3c:	ba 01       	movw	r22, r20
     d3e:	08 2e       	mov	r0, r24
     d40:	02 c0       	rjmp	.+4      	; 0xd46 <one_wire_receive_data+0x142>
     d42:	66 0f       	add	r22, r22
     d44:	77 1f       	adc	r23, r23
     d46:	0a 94       	dec	r0
     d48:	e2 f7       	brpl	.-8      	; 0xd42 <one_wire_receive_data+0x13e>
     d4a:	26 2b       	or	r18, r22
     d4c:	37 2b       	or	r19, r23
     d4e:	ab ed       	ldi	r26, 0xDB	; 219
     d50:	b0 e0       	ldi	r27, 0x00	; 0
     d52:	11 97       	sbiw	r26, 0x01	; 1
     d54:	f1 f7       	brne	.-4      	; 0xd52 <one_wire_receive_data+0x14e>
     d56:	00 c0       	rjmp	.+0      	; 0xd58 <one_wire_receive_data+0x154>
     d58:	00 00       	nop
     d5a:	97 c0       	rjmp	.+302    	; 0xe8a <one_wire_receive_data+0x286>
			/* Pause 55 us */
  			_delay_us(55);
			break;
		case ONE_WIRE_PORT_C:
			/* Mux PIN as pulled down output */
			DDRC |= 1 << pBus->pin;
     d5c:	a4 b3       	in	r26, 0x14	; 20
     d5e:	ba 01       	movw	r22, r20
     d60:	01 80       	ldd	r0, Z+1	; 0x01
     d62:	02 c0       	rjmp	.+4      	; 0xd68 <one_wire_receive_data+0x164>
     d64:	66 0f       	add	r22, r22
     d66:	77 1f       	adc	r23, r23
     d68:	0a 94       	dec	r0
     d6a:	e2 f7       	brpl	.-8      	; 0xd64 <one_wire_receive_data+0x160>
     d6c:	6a 2b       	or	r22, r26
     d6e:	64 bb       	out	0x14, r22	; 20
			PORTC &= ~(1 << pBus->pin);
     d70:	a5 b3       	in	r26, 0x15	; 21
     d72:	ba 01       	movw	r22, r20
     d74:	01 80       	ldd	r0, Z+1	; 0x01
     d76:	02 c0       	rjmp	.+4      	; 0xd7c <one_wire_receive_data+0x178>
     d78:	66 0f       	add	r22, r22
     d7a:	77 1f       	adc	r23, r23
     d7c:	0a 94       	dec	r0
     d7e:	e2 f7       	brpl	.-8      	; 0xd78 <one_wire_receive_data+0x174>
     d80:	60 95       	com	r22
     d82:	6a 23       	and	r22, r26
     d84:	65 bb       	out	0x15, r22	; 21
     d86:	b0 e2       	ldi	r27, 0x20	; 32
     d88:	ba 95       	dec	r27
     d8a:	f1 f7       	brne	.-4      	; 0xd88 <one_wire_receive_data+0x184>
			/* Pause 6 us */
	  		_delay_us(6);
			/* Mux PIN as input (release bus) */
			DDRC &= ~(1 << pBus->pin);
     d8c:	a4 b3       	in	r26, 0x14	; 20
     d8e:	ba 01       	movw	r22, r20
     d90:	01 80       	ldd	r0, Z+1	; 0x01
     d92:	02 c0       	rjmp	.+4      	; 0xd98 <one_wire_receive_data+0x194>
     d94:	66 0f       	add	r22, r22
     d96:	77 1f       	adc	r23, r23
     d98:	0a 94       	dec	r0
     d9a:	e2 f7       	brpl	.-8      	; 0xd94 <one_wire_receive_data+0x190>
     d9c:	60 95       	com	r22
     d9e:	6a 23       	and	r22, r26
     da0:	64 bb       	out	0x14, r22	; 20
     da2:	60 e3       	ldi	r22, 0x30	; 48
     da4:	6a 95       	dec	r22
     da6:	f1 f7       	brne	.-4      	; 0xda4 <one_wire_receive_data+0x1a0>
			/* Pause 9 us */
  			_delay_us(9);
 
  			if ((PINC & (1 << pBus->pin)) == 0x0)
     da8:	63 b3       	in	r22, 0x13	; 19
     daa:	70 e0       	ldi	r23, 0x00	; 0
     dac:	01 80       	ldd	r0, Z+1	; 0x01
     dae:	02 c0       	rjmp	.+4      	; 0xdb4 <one_wire_receive_data+0x1b0>
     db0:	75 95       	asr	r23
     db2:	67 95       	ror	r22
     db4:	0a 94       	dec	r0
     db6:	e2 f7       	brpl	.-8      	; 0xdb0 <one_wire_receive_data+0x1ac>
     db8:	60 fd       	sbrc	r22, 0
     dba:	0c c0       	rjmp	.+24     	; 0xdd4 <one_wire_receive_data+0x1d0>
				out_val &= ~(1<<bit_counter); // 0 on the bus
     dbc:	ba 01       	movw	r22, r20
     dbe:	08 2e       	mov	r0, r24
     dc0:	02 c0       	rjmp	.+4      	; 0xdc6 <one_wire_receive_data+0x1c2>
     dc2:	66 0f       	add	r22, r22
     dc4:	77 1f       	adc	r23, r23
     dc6:	0a 94       	dec	r0
     dc8:	e2 f7       	brpl	.-8      	; 0xdc2 <one_wire_receive_data+0x1be>
     dca:	60 95       	com	r22
     dcc:	70 95       	com	r23
     dce:	26 23       	and	r18, r22
     dd0:	37 23       	and	r19, r23
     dd2:	09 c0       	rjmp	.+18     	; 0xde6 <one_wire_receive_data+0x1e2>
			else 
				out_val |= 1<<bit_counter;	// 1 on the bus
     dd4:	ba 01       	movw	r22, r20
     dd6:	08 2e       	mov	r0, r24
     dd8:	02 c0       	rjmp	.+4      	; 0xdde <one_wire_receive_data+0x1da>
     dda:	66 0f       	add	r22, r22
     ddc:	77 1f       	adc	r23, r23
     dde:	0a 94       	dec	r0
     de0:	e2 f7       	brpl	.-8      	; 0xdda <one_wire_receive_data+0x1d6>
     de2:	26 2b       	or	r18, r22
     de4:	37 2b       	or	r19, r23
     de6:	ab ed       	ldi	r26, 0xDB	; 219
     de8:	b0 e0       	ldi	r27, 0x00	; 0
     dea:	11 97       	sbiw	r26, 0x01	; 1
     dec:	f1 f7       	brne	.-4      	; 0xdea <one_wire_receive_data+0x1e6>
     dee:	00 c0       	rjmp	.+0      	; 0xdf0 <one_wire_receive_data+0x1ec>
     df0:	00 00       	nop
     df2:	4b c0       	rjmp	.+150    	; 0xe8a <one_wire_receive_data+0x286>
			/* Pause 55 us */
  			_delay_us(55);
			break;
		case ONE_WIRE_PORT_D:
		 	/* Mux PIN as pulled down output */
			DDRD |= 1 << pBus->pin;
     df4:	a1 b3       	in	r26, 0x11	; 17
     df6:	ba 01       	movw	r22, r20
     df8:	01 80       	ldd	r0, Z+1	; 0x01
     dfa:	02 c0       	rjmp	.+4      	; 0xe00 <one_wire_receive_data+0x1fc>
     dfc:	66 0f       	add	r22, r22
     dfe:	77 1f       	adc	r23, r23
     e00:	0a 94       	dec	r0
     e02:	e2 f7       	brpl	.-8      	; 0xdfc <one_wire_receive_data+0x1f8>
     e04:	6a 2b       	or	r22, r26
     e06:	61 bb       	out	0x11, r22	; 17
			PORTD &= ~(1 << pBus->pin);
     e08:	a2 b3       	in	r26, 0x12	; 18
     e0a:	ba 01       	movw	r22, r20
     e0c:	01 80       	ldd	r0, Z+1	; 0x01
     e0e:	02 c0       	rjmp	.+4      	; 0xe14 <one_wire_receive_data+0x210>
     e10:	66 0f       	add	r22, r22
     e12:	77 1f       	adc	r23, r23
     e14:	0a 94       	dec	r0
     e16:	e2 f7       	brpl	.-8      	; 0xe10 <one_wire_receive_data+0x20c>
     e18:	60 95       	com	r22
     e1a:	6a 23       	and	r22, r26
     e1c:	62 bb       	out	0x12, r22	; 18
     e1e:	b0 e2       	ldi	r27, 0x20	; 32
     e20:	ba 95       	dec	r27
     e22:	f1 f7       	brne	.-4      	; 0xe20 <one_wire_receive_data+0x21c>
			/* Pause 6 us */
	  		_delay_us(6);
			/* Mux PIN as input (release bus) */
			DDRD &= ~(1 << pBus->pin);
     e24:	a1 b3       	in	r26, 0x11	; 17
     e26:	ba 01       	movw	r22, r20
     e28:	01 80       	ldd	r0, Z+1	; 0x01
     e2a:	02 c0       	rjmp	.+4      	; 0xe30 <one_wire_receive_data+0x22c>
     e2c:	66 0f       	add	r22, r22
     e2e:	77 1f       	adc	r23, r23
     e30:	0a 94       	dec	r0
     e32:	e2 f7       	brpl	.-8      	; 0xe2c <one_wire_receive_data+0x228>
     e34:	60 95       	com	r22
     e36:	6a 23       	and	r22, r26
     e38:	61 bb       	out	0x11, r22	; 17
     e3a:	60 e3       	ldi	r22, 0x30	; 48
     e3c:	6a 95       	dec	r22
     e3e:	f1 f7       	brne	.-4      	; 0xe3c <one_wire_receive_data+0x238>
			/* Pause 9 us */
  			_delay_us(9);
 
  			if ((PIND & (1 << pBus->pin)) == 0x0)
     e40:	60 b3       	in	r22, 0x10	; 16
     e42:	70 e0       	ldi	r23, 0x00	; 0
     e44:	01 80       	ldd	r0, Z+1	; 0x01
     e46:	02 c0       	rjmp	.+4      	; 0xe4c <one_wire_receive_data+0x248>
     e48:	75 95       	asr	r23
     e4a:	67 95       	ror	r22
     e4c:	0a 94       	dec	r0
     e4e:	e2 f7       	brpl	.-8      	; 0xe48 <one_wire_receive_data+0x244>
     e50:	60 fd       	sbrc	r22, 0
     e52:	0c c0       	rjmp	.+24     	; 0xe6c <one_wire_receive_data+0x268>
				out_val &= ~(1<<bit_counter); // 0 on the bus
     e54:	ba 01       	movw	r22, r20
     e56:	08 2e       	mov	r0, r24
     e58:	02 c0       	rjmp	.+4      	; 0xe5e <one_wire_receive_data+0x25a>
     e5a:	66 0f       	add	r22, r22
     e5c:	77 1f       	adc	r23, r23
     e5e:	0a 94       	dec	r0
     e60:	e2 f7       	brpl	.-8      	; 0xe5a <one_wire_receive_data+0x256>
     e62:	60 95       	com	r22
     e64:	70 95       	com	r23
     e66:	26 23       	and	r18, r22
     e68:	37 23       	and	r19, r23
     e6a:	09 c0       	rjmp	.+18     	; 0xe7e <one_wire_receive_data+0x27a>
			else 
				out_val |= 1<<bit_counter;	// 1 on the bus
     e6c:	ba 01       	movw	r22, r20
     e6e:	08 2e       	mov	r0, r24
     e70:	02 c0       	rjmp	.+4      	; 0xe76 <one_wire_receive_data+0x272>
     e72:	66 0f       	add	r22, r22
     e74:	77 1f       	adc	r23, r23
     e76:	0a 94       	dec	r0
     e78:	e2 f7       	brpl	.-8      	; 0xe72 <one_wire_receive_data+0x26e>
     e7a:	26 2b       	or	r18, r22
     e7c:	37 2b       	or	r19, r23
     e7e:	ab ed       	ldi	r26, 0xDB	; 219
     e80:	b0 e0       	ldi	r27, 0x00	; 0
     e82:	11 97       	sbiw	r26, 0x01	; 1
     e84:	f1 f7       	brne	.-4      	; 0xe82 <one_wire_receive_data+0x27e>
     e86:	00 c0       	rjmp	.+0      	; 0xe88 <one_wire_receive_data+0x284>
     e88:	00 00       	nop
     e8a:	01 96       	adiw	r24, 0x01	; 1
{
	unsigned char bit_counter;
	uint16_t out_val = 0;

 	/* Receive 16 bits from the bus */
	for(bit_counter=0;bit_counter<16;bit_counter++)
     e8c:	80 31       	cpi	r24, 0x10	; 16
     e8e:	91 05       	cpc	r25, r1
     e90:	09 f0       	breq	.+2      	; 0xe94 <one_wire_receive_data+0x290>
     e92:	bf ce       	rjmp	.-642    	; 0xc12 <one_wire_receive_data+0xe>
		break;
		}
	}

	return out_val;
}
     e94:	82 2f       	mov	r24, r18
     e96:	93 2f       	mov	r25, r19
     e98:	08 95       	ret

00000e9a <one_wire_temperature_convert>:

void one_wire_temperature_convert(one_wire_temperature_data_t* pTempData, uint16_t sourceData)
{
     e9a:	fc 01       	movw	r30, r24
	if (NULL != pTempData)
     e9c:	00 97       	sbiw	r24, 0x00	; 0
     e9e:	c1 f0       	breq	.+48     	; 0xed0 <one_wire_temperature_convert+0x36>
	{
			/* Read sign bit */
			pTempData->is_positive = (((sourceData & (1 << 11)) == 1) ? ONE_WIRE_TEMPERATURE_NEGATIVE : ONE_WIRE_TEMPERATURE_POSITIVE);
     ea0:	81 e0       	ldi	r24, 0x01	; 1
     ea2:	80 83       	st	Z, r24
			
			/* Calculate base */
			pTempData->degree_base = (sourceData & 0x7ff) >> 4;
     ea4:	cb 01       	movw	r24, r22
     ea6:	97 70       	andi	r25, 0x07	; 7
     ea8:	92 95       	swap	r25
     eaa:	82 95       	swap	r24
     eac:	8f 70       	andi	r24, 0x0F	; 15
     eae:	89 27       	eor	r24, r25
     eb0:	9f 70       	andi	r25, 0x0F	; 15
     eb2:	89 27       	eor	r24, r25
     eb4:	81 83       	std	Z+1, r24	; 0x01
			
			/* Calculate mantissa */
			pTempData->degree_mantissa = (sourceData & 0xf) * 625;
     eb6:	6f 70       	andi	r22, 0x0F	; 15
     eb8:	70 70       	andi	r23, 0x00	; 0
     eba:	21 e7       	ldi	r18, 0x71	; 113
     ebc:	32 e0       	ldi	r19, 0x02	; 2
     ebe:	62 9f       	mul	r22, r18
     ec0:	c0 01       	movw	r24, r0
     ec2:	63 9f       	mul	r22, r19
     ec4:	90 0d       	add	r25, r0
     ec6:	72 9f       	mul	r23, r18
     ec8:	90 0d       	add	r25, r0
     eca:	11 24       	eor	r1, r1
     ecc:	93 83       	std	Z+3, r25	; 0x03
     ece:	82 83       	std	Z+2, r24	; 0x02
     ed0:	08 95       	ret

00000ed2 <power_monitor_init>:
static uint8_t voltage_compensation = 0;

void power_monitor_init()
{
	/* Enable ADC */
	ADCSRA |= (1 << ADEN);
     ed2:	37 9a       	sbi	0x06, 7	; 6
	/* ADC-1 */
	ADMUX = (1<<REFS1)|(1<<REFS0)|(1<<MUX0);
     ed4:	81 ec       	ldi	r24, 0xC1	; 193
     ed6:	87 b9       	out	0x07, r24	; 7
}
     ed8:	08 95       	ret

00000eda <power_monitor_get_voltage>:
	
	/* To start conversion write 1 to ADSC. It will be cleared by hardware when the conversion is completed. */
	/* Read ADCL at first. Once it is read ADC is blocked until ADCH is read. This is to ensure that a result of the same conversion is read */

	/* Start conversation */
	ADCSRA |=(1<<ADSC);
     eda:	36 9a       	sbi	0x06, 6	; 6
 
	/* Wait for some time (it takes about 18 ADC cycles */
	while ((ADCSRA &_BV(ADIF))==0x00) ;    
     edc:	34 9b       	sbis	0x06, 4	; 6
     ede:	fe cf       	rjmp	.-4      	; 0xedc <power_monitor_get_voltage+0x2>
 
	/* Read result */
	voltage = ADCL;
     ee0:	24 b1       	in	r18, 0x04	; 4
     ee2:	30 e0       	ldi	r19, 0x00	; 0
	voltage |= ADCH<<8;
     ee4:	45 b1       	in	r20, 0x05	; 5
     ee6:	94 2f       	mov	r25, r20
     ee8:	80 e0       	ldi	r24, 0x00	; 0
     eea:	28 2b       	or	r18, r24
     eec:	39 2b       	or	r19, r25
	
	// Skip the last two bits to digitally cancel noise
	//result &= 0xFFFC;
	
	/* Calculate voltage */
	return voltage + voltage_compensation;
     eee:	80 91 b7 00 	lds	r24, 0x00B7
     ef2:	28 0f       	add	r18, r24
     ef4:	31 1d       	adc	r19, r1
}
     ef6:	82 2f       	mov	r24, r18
     ef8:	93 2f       	mov	r25, r19
     efa:	08 95       	ret

00000efc <power_monitor_set_voltage_compensation>:

void power_monitor_set_voltage_compensation(uint8_t compensation)
{
	voltage_compensation = compensation;
     efc:	80 93 b7 00 	sts	0x00B7, r24
     f00:	08 95       	ret

00000f02 <tach_states_set_state>:
		state_top_light_switch_exit,
		state_top_light_switch_event_handler},
};

void tach_states_set_state(TACH_STATE_ID_T state_id)
{
     f02:	1f 93       	push	r17
     f04:	18 2f       	mov	r17, r24
	/* Check if appropriate state ID exists */
	if ((state_id <= TACH_STATE_NO_STATE) || (state_id >= TACH_STATE_STATE_MAX))
     f06:	83 30       	cpi	r24, 0x03	; 3
     f08:	58 f5       	brcc	.+86     	; 0xf60 <tach_states_set_state+0x5e>
		return;
	
	/* If it is the same state - no need to exit and then re-init */
	if (state_id != s_current_state)
     f0a:	e0 91 71 00 	lds	r30, 0x0071
     f0e:	8e 17       	cp	r24, r30
     f10:	39 f1       	breq	.+78     	; 0xf60 <tach_states_set_state+0x5e>
	{
		/* Check whether we have an active state. Tear it down if necessary */
		if (TACH_STATE_NO_STATE != s_current_state)
     f12:	ef 3f       	cpi	r30, 0xFF	; 255
     f14:	89 f0       	breq	.+34     	; 0xf38 <tach_states_set_state+0x36>
		{
			s_states[s_current_state].state_exit(pCurrentStateBuf);
     f16:	ff 27       	eor	r31, r31
     f18:	e7 fd       	sbrc	r30, 7
     f1a:	f0 95       	com	r31
     f1c:	ee 0f       	add	r30, r30
     f1e:	ff 1f       	adc	r31, r31
     f20:	ee 0f       	add	r30, r30
     f22:	ff 1f       	adc	r31, r31
     f24:	ee 0f       	add	r30, r30
     f26:	ff 1f       	adc	r31, r31
     f28:	ef 59       	subi	r30, 0x9F	; 159
     f2a:	ff 4f       	sbci	r31, 0xFF	; 255
     f2c:	04 80       	ldd	r0, Z+4	; 0x04
     f2e:	f5 81       	ldd	r31, Z+5	; 0x05
     f30:	e0 2d       	mov	r30, r0
     f32:	80 e0       	ldi	r24, 0x00	; 0
     f34:	90 e0       	ldi	r25, 0x00	; 0
     f36:	09 95       	icall
		}
	
		/* Init the new state */
		s_current_state = state_id;
     f38:	10 93 71 00 	sts	0x0071, r17
		s_states[s_current_state].state_enter(pCurrentStateBuf);
     f3c:	e1 2f       	mov	r30, r17
     f3e:	ff 27       	eor	r31, r31
     f40:	e7 fd       	sbrc	r30, 7
     f42:	f0 95       	com	r31
     f44:	ee 0f       	add	r30, r30
     f46:	ff 1f       	adc	r31, r31
     f48:	ee 0f       	add	r30, r30
     f4a:	ff 1f       	adc	r31, r31
     f4c:	ee 0f       	add	r30, r30
     f4e:	ff 1f       	adc	r31, r31
     f50:	ef 59       	subi	r30, 0x9F	; 159
     f52:	ff 4f       	sbci	r31, 0xFF	; 255
     f54:	02 80       	ldd	r0, Z+2	; 0x02
     f56:	f3 81       	ldd	r31, Z+3	; 0x03
     f58:	e0 2d       	mov	r30, r0
     f5a:	80 e0       	ldi	r24, 0x00	; 0
     f5c:	90 e0       	ldi	r25, 0x00	; 0
     f5e:	09 95       	icall
	}
}
     f60:	1f 91       	pop	r17
     f62:	08 95       	ret

00000f64 <tach_states_schedule_state>:

void tach_states_schedule_state(TACH_STATE_ID_T state_id)
{
	s_scheduled_state = state_id;
     f64:	80 93 72 00 	sts	0x0072, r24
}
     f68:	08 95       	ret

00000f6a <tach_states_get_next_state>:

TACH_STATE_ID_T tach_states_get_next_state()
{
	TACH_STATE_ID_T next_state = s_current_state + 1;
     f6a:	80 91 71 00 	lds	r24, 0x0071
     f6e:	8f 5f       	subi	r24, 0xFF	; 255
	
	if (TACH_STATE_STATE_MAX == next_state)
     f70:	83 30       	cpi	r24, 0x03	; 3
     f72:	09 f4       	brne	.+2      	; 0xf76 <tach_states_get_next_state+0xc>
	{
		/* Start from the beginning */
		next_state = TACH_STATE_NO_STATE + 1;
     f74:	80 e0       	ldi	r24, 0x00	; 0
	}
	
	return next_state;
}
     f76:	08 95       	ret

00000f78 <tach_states_get_prev_state>:

TACH_STATE_ID_T tach_states_get_prev_state()
{
	TACH_STATE_ID_T prev_state = s_current_state - 1;
     f78:	80 91 71 00 	lds	r24, 0x0071
     f7c:	81 50       	subi	r24, 0x01	; 1
     f7e:	08 f4       	brcc	.+2      	; 0xf82 <tach_states_get_prev_state+0xa>
	
	if (TACH_STATE_NO_STATE == prev_state)
	{
		/* Jump to the last state  */
		prev_state = TACH_EVENT_MAX - 1;
     f80:	82 e0       	ldi	r24, 0x02	; 2
	}
	
	return prev_state;
}
     f82:	08 95       	ret

00000f84 <tach_states_get_scheduled_state>:

TACH_STATE_ID_T tach_states_get_scheduled_state()
{
	TACH_STATE_ID_T scheduled_state = s_scheduled_state;
     f84:	80 91 72 00 	lds	r24, 0x0072
	s_scheduled_state = TACH_STATE_NO_STATE;
     f88:	9f ef       	ldi	r25, 0xFF	; 255
     f8a:	90 93 72 00 	sts	0x0072, r25
	return scheduled_state;
}
     f8e:	08 95       	ret

00000f90 <tach_states_dispatch_event>:

void tach_states_dispatch_event(uint8_t event, void *data)
{
	/* Check if any state is set */
	if (s_current_state == TACH_STATE_NO_STATE) 
     f90:	e0 91 71 00 	lds	r30, 0x0071
     f94:	ef 3f       	cpi	r30, 0xFF	; 255
     f96:	79 f0       	breq	.+30     	; 0xfb6 <tach_states_dispatch_event+0x26>
		return;
	
	/* Dispatch event to current state */
	s_states[s_current_state].state_event_handler(event, data);
     f98:	ff 27       	eor	r31, r31
     f9a:	e7 fd       	sbrc	r30, 7
     f9c:	f0 95       	com	r31
     f9e:	ee 0f       	add	r30, r30
     fa0:	ff 1f       	adc	r31, r31
     fa2:	ee 0f       	add	r30, r30
     fa4:	ff 1f       	adc	r31, r31
     fa6:	ee 0f       	add	r30, r30
     fa8:	ff 1f       	adc	r31, r31
     faa:	ef 59       	subi	r30, 0x9F	; 159
     fac:	ff 4f       	sbci	r31, 0xFF	; 255
     fae:	06 80       	ldd	r0, Z+6	; 0x06
     fb0:	f7 81       	ldd	r31, Z+7	; 0x07
     fb2:	e0 2d       	mov	r30, r0
     fb4:	09 95       	icall
     fb6:	08 95       	ret

00000fb8 <state_main_screen_state_enter>:
#include "states.h"
#include "power_monitor.h"

void state_main_screen_state_enter(void *pStateBuf)
{
	displayClear();
     fb8:	0e 94 08 01 	call	0x210	; 0x210 <displayClear>
}
     fbc:	08 95       	ret

00000fbe <state_main_screen_state_exit>:

void state_main_screen_state_exit(void *pStateBuf)
{
	
}
     fbe:	08 95       	ret

00000fc0 <state_main_screen_state_event_handler>:


void state_main_screen_state_event_handler(uint8_t event, void *pStateBuf)
{	
     fc0:	0f 93       	push	r16
     fc2:	1f 93       	push	r17
     fc4:	cf 93       	push	r28
     fc6:	df 93       	push	r29
	char *out_buf = NULL;
	uint16_t voltage = 0;
	
	switch (event)
     fc8:	81 30       	cpi	r24, 0x01	; 1
     fca:	09 f4       	brne	.+2      	; 0xfce <state_main_screen_state_event_handler+0xe>
     fcc:	45 c0       	rjmp	.+138    	; 0x1058 <state_main_screen_state_event_handler+0x98>
     fce:	81 30       	cpi	r24, 0x01	; 1
     fd0:	20 f0       	brcs	.+8      	; 0xfda <state_main_screen_state_event_handler+0x1a>
     fd2:	82 30       	cpi	r24, 0x02	; 2
     fd4:	09 f0       	breq	.+2      	; 0xfd8 <state_main_screen_state_event_handler+0x18>
     fd6:	48 c0       	rjmp	.+144    	; 0x1068 <state_main_screen_state_event_handler+0xa8>
     fd8:	44 c0       	rjmp	.+136    	; 0x1062 <state_main_screen_state_event_handler+0xa2>
	{
		case TACH_EVENT_REDRAW_SCREEN:
			voltage = power_monitor_get_voltage();
     fda:	0e 94 6d 07 	call	0xeda	; 0xeda <power_monitor_get_voltage>
     fde:	ec 01       	movw	r28, r24
			out_buf = (char*) malloc(17);
     fe0:	81 e1       	ldi	r24, 0x11	; 17
     fe2:	90 e0       	ldi	r25, 0x00	; 0
     fe4:	0e 94 2c 0a 	call	0x1458	; 0x1458 <malloc>
     fe8:	08 2f       	mov	r16, r24
     fea:	19 2f       	mov	r17, r25
			snprintf(out_buf, 16, "%.2u.%.2uV                 ", voltage/66, voltage % 66);
     fec:	8d b7       	in	r24, 0x3d	; 61
     fee:	9e b7       	in	r25, 0x3e	; 62
     ff0:	0a 97       	sbiw	r24, 0x0a	; 10
     ff2:	0f b6       	in	r0, 0x3f	; 63
     ff4:	f8 94       	cli
     ff6:	9e bf       	out	0x3e, r25	; 62
     ff8:	0f be       	out	0x3f, r0	; 63
     ffa:	8d bf       	out	0x3d, r24	; 61
     ffc:	ed b7       	in	r30, 0x3d	; 61
     ffe:	fe b7       	in	r31, 0x3e	; 62
    1000:	31 96       	adiw	r30, 0x01	; 1
    1002:	ad b7       	in	r26, 0x3d	; 61
    1004:	be b7       	in	r27, 0x3e	; 62
    1006:	11 96       	adiw	r26, 0x01	; 1
    1008:	0c 93       	st	X, r16
    100a:	11 83       	std	Z+1, r17	; 0x01
    100c:	80 e1       	ldi	r24, 0x10	; 16
    100e:	90 e0       	ldi	r25, 0x00	; 0
    1010:	93 83       	std	Z+3, r25	; 0x03
    1012:	82 83       	std	Z+2, r24	; 0x02
    1014:	83 e7       	ldi	r24, 0x73	; 115
    1016:	90 e0       	ldi	r25, 0x00	; 0
    1018:	95 83       	std	Z+5, r25	; 0x05
    101a:	84 83       	std	Z+4, r24	; 0x04
    101c:	ce 01       	movw	r24, r28
    101e:	62 e4       	ldi	r22, 0x42	; 66
    1020:	70 e0       	ldi	r23, 0x00	; 0
    1022:	0e 94 18 0a 	call	0x1430	; 0x1430 <__udivmodhi4>
    1026:	77 83       	std	Z+7, r23	; 0x07
    1028:	66 83       	std	Z+6, r22	; 0x06
    102a:	91 87       	std	Z+9, r25	; 0x09
    102c:	80 87       	std	Z+8, r24	; 0x08
    102e:	0e 94 6f 0b 	call	0x16de	; 0x16de <snprintf>
			displayPrintLine("REdRAW", out_buf);
    1032:	8d b7       	in	r24, 0x3d	; 61
    1034:	9e b7       	in	r25, 0x3e	; 62
    1036:	0a 96       	adiw	r24, 0x0a	; 10
    1038:	0f b6       	in	r0, 0x3f	; 63
    103a:	f8 94       	cli
    103c:	9e bf       	out	0x3e, r25	; 62
    103e:	0f be       	out	0x3f, r0	; 63
    1040:	8d bf       	out	0x3d, r24	; 61
    1042:	8f e8       	ldi	r24, 0x8F	; 143
    1044:	90 e0       	ldi	r25, 0x00	; 0
    1046:	60 2f       	mov	r22, r16
    1048:	71 2f       	mov	r23, r17
    104a:	0e 94 2f 02 	call	0x45e	; 0x45e <displayPrintLine>
			free(out_buf);
    104e:	80 2f       	mov	r24, r16
    1050:	91 2f       	mov	r25, r17
    1052:	0e 94 c6 0a 	call	0x158c	; 0x158c <free>
			break;
    1056:	08 c0       	rjmp	.+16     	; 0x1068 <state_main_screen_state_event_handler+0xa8>
		case TACH_EVENT_ENCODER_RIGHT:
			/* Schedule next state */
			tach_states_schedule_state(tach_states_get_next_state());
    1058:	0e 94 b5 07 	call	0xf6a	; 0xf6a <tach_states_get_next_state>
    105c:	0e 94 b2 07 	call	0xf64	; 0xf64 <tach_states_schedule_state>
			break;
    1060:	03 c0       	rjmp	.+6      	; 0x1068 <state_main_screen_state_event_handler+0xa8>
		case TACH_EVENT_ENCODER_LEFT:
			/* Schedule prev state */
			//tach_states_schedule_state(tach_states_get_prev_state());
			tach_states_schedule_state(TACH_STATE_TOP_LIGHT_SWITCH);
    1062:	81 e0       	ldi	r24, 0x01	; 1
    1064:	0e 94 b2 07 	call	0xf64	; 0xf64 <tach_states_schedule_state>
			break;			
		default:
			break;				
	}	
    1068:	df 91       	pop	r29
    106a:	cf 91       	pop	r28
    106c:	1f 91       	pop	r17
    106e:	0f 91       	pop	r16
    1070:	08 95       	ret

00001072 <state_top_light_switch_enter>:
char top_light_off_str[] PROGMEM = "   <ÂÛÊËÞ×ÅÍ>";
char top_light_on_str[] PROGMEM = "ÂÊËÞ×ÅÍ";

void state_top_light_switch_enter(void *pStateBuf)
{
	displayClear();
    1072:	0e 94 08 01 	call	0x210	; 0x210 <displayClear>
}
    1076:	08 95       	ret

00001078 <state_top_light_switch_exit>:

void state_top_light_switch_exit(void *pStateBuf)
{
	
}
    1078:	08 95       	ret

0000107a <state_top_light_switch_event_handler>:


void state_top_light_switch_event_handler(uint8_t event, void *pStateBuf)
{	
    107a:	df 92       	push	r13
    107c:	ef 92       	push	r14
    107e:	ff 92       	push	r15
    1080:	0f 93       	push	r16
    1082:	1f 93       	push	r17
    1084:	cf 93       	push	r28
    1086:	df 93       	push	r29
    1088:	d8 2e       	mov	r13, r24
	char* top_light_str_tmp = utils_read_string_from_progmem(top_light_str);
    108a:	84 e5       	ldi	r24, 0x54	; 84
    108c:	90 e0       	ldi	r25, 0x00	; 0
    108e:	0e 94 89 09 	call	0x1312	; 0x1312 <utils_read_string_from_progmem>
    1092:	8c 01       	movw	r16, r24
	char* top_light_off_tmp = utils_read_string_from_progmem(top_light_off_str);
    1094:	83 e6       	ldi	r24, 0x63	; 99
    1096:	90 e0       	ldi	r25, 0x00	; 0
    1098:	0e 94 89 09 	call	0x1312	; 0x1312 <utils_read_string_from_progmem>
    109c:	7c 01       	movw	r14, r24
	char* top_light_on_tmp = utils_read_string_from_progmem(top_light_on_str);
    109e:	81 e7       	ldi	r24, 0x71	; 113
    10a0:	90 e0       	ldi	r25, 0x00	; 0
    10a2:	0e 94 89 09 	call	0x1312	; 0x1312 <utils_read_string_from_progmem>
    10a6:	ec 01       	movw	r28, r24
	switch (event)
    10a8:	8d 2d       	mov	r24, r13
    10aa:	81 30       	cpi	r24, 0x01	; 1
    10ac:	51 f0       	breq	.+20     	; 0x10c2 <state_top_light_switch_event_handler+0x48>
    10ae:	81 30       	cpi	r24, 0x01	; 1
    10b0:	18 f0       	brcs	.+6      	; 0x10b8 <state_top_light_switch_event_handler+0x3e>
    10b2:	82 30       	cpi	r24, 0x02	; 2
    10b4:	79 f4       	brne	.+30     	; 0x10d4 <state_top_light_switch_event_handler+0x5a>
    10b6:	0a c0       	rjmp	.+20     	; 0x10cc <state_top_light_switch_event_handler+0x52>
	{
		case TACH_EVENT_REDRAW_SCREEN:		
			displayPrintLine(top_light_str_tmp, top_light_off_tmp);			
    10b8:	c8 01       	movw	r24, r16
    10ba:	b7 01       	movw	r22, r14
    10bc:	0e 94 2f 02 	call	0x45e	; 0x45e <displayPrintLine>
			break;
    10c0:	09 c0       	rjmp	.+18     	; 0x10d4 <state_top_light_switch_event_handler+0x5a>
		case TACH_EVENT_ENCODER_RIGHT:
			/* Schedule next state */
			tach_states_schedule_state(tach_states_get_next_state());
    10c2:	0e 94 b5 07 	call	0xf6a	; 0xf6a <tach_states_get_next_state>
    10c6:	0e 94 b2 07 	call	0xf64	; 0xf64 <tach_states_schedule_state>
			break;
    10ca:	04 c0       	rjmp	.+8      	; 0x10d4 <state_top_light_switch_event_handler+0x5a>
		case TACH_EVENT_ENCODER_LEFT:
			/* Schedule prev state */
			tach_states_schedule_state(tach_states_get_prev_state());
    10cc:	0e 94 bc 07 	call	0xf78	; 0xf78 <tach_states_get_prev_state>
    10d0:	0e 94 b2 07 	call	0xf64	; 0xf64 <tach_states_schedule_state>
			break;		
		default:
			break;				
	}	
	
	if (NULL != top_light_str_tmp) 
    10d4:	01 15       	cp	r16, r1
    10d6:	11 05       	cpc	r17, r1
    10d8:	19 f0       	breq	.+6      	; 0x10e0 <state_top_light_switch_event_handler+0x66>
	{
		free(top_light_str_tmp);
    10da:	c8 01       	movw	r24, r16
    10dc:	0e 94 c6 0a 	call	0x158c	; 0x158c <free>
	}
	if (NULL != top_light_off_tmp) 
    10e0:	e1 14       	cp	r14, r1
    10e2:	f1 04       	cpc	r15, r1
    10e4:	19 f0       	breq	.+6      	; 0x10ec <state_top_light_switch_event_handler+0x72>
	{
		free(top_light_off_tmp);
    10e6:	c7 01       	movw	r24, r14
    10e8:	0e 94 c6 0a 	call	0x158c	; 0x158c <free>
	}
	if (NULL != top_light_on_tmp) 
    10ec:	20 97       	sbiw	r28, 0x00	; 0
    10ee:	19 f0       	breq	.+6      	; 0x10f6 <state_top_light_switch_event_handler+0x7c>
	{
		free(top_light_on_tmp);
    10f0:	ce 01       	movw	r24, r28
    10f2:	0e 94 c6 0a 	call	0x158c	; 0x158c <free>
	}		
    10f6:	df 91       	pop	r29
    10f8:	cf 91       	pop	r28
    10fa:	1f 91       	pop	r17
    10fc:	0f 91       	pop	r16
    10fe:	ff 90       	pop	r15
    1100:	ef 90       	pop	r14
    1102:	df 90       	pop	r13
    1104:	08 95       	ret

00001106 <main>:
uint32_t tach_pulse_count = 0;
uint32_t total_pulse_count = 0;
uint32_t RPM_3 = 0;

int main(void)
{
    1106:	1f 93       	push	r17
	uint8_t redraw_cycle = 0; /* Used to count sleep cycles to redraw screen every 0,5 sec */
	TACH_STATE_ID_T scheduled_state; /* Used to store scheduled state */
	
	power_monitor_init();
    1108:	0e 94 69 07 	call	0xed2	; 0xed2 <power_monitor_init>
	power_monitor_set_voltage_compensation(VOLTAGE_COMPENSATION);
    110c:	86 e1       	ldi	r24, 0x16	; 22
    110e:	0e 94 7e 07 	call	0xefc	; 0xefc <power_monitor_set_voltage_compensation>
	
	encoder_monitor_init();
    1112:	0e 94 4e 02 	call	0x49c	; 0x49c <encoder_monitor_init>
	//ICR1 = sound_freq;
	//OCR1B = sound_freq / 2;
	
	/* NEVER PULL-UP PD7 as it is GND'ed */
	
	initDisplay();
    1116:	0e 94 17 01 	call	0x22e	; 0x22e <initDisplay>
	displayClear();
    111a:	0e 94 08 01 	call	0x210	; 0x210 <displayClear>
	display_set_backlight(DISPLAY_BACKLIGHT_ON);
    111e:	84 e6       	ldi	r24, 0x64	; 100
    1120:	0e 94 5c 00 	call	0xb8	; 0xb8 <display_set_backlight>
	displayPrintLine("STARTING UP...", "Init: OK");
    1124:	86 e9       	ldi	r24, 0x96	; 150
    1126:	90 e0       	ldi	r25, 0x00	; 0
    1128:	65 ea       	ldi	r22, 0xA5	; 165
    112a:	70 e0       	ldi	r23, 0x00	; 0
    112c:	0e 94 2f 02 	call	0x45e	; 0x45e <displayPrintLine>
	
	/* Initialize 1-wire bus */
//	pBus = 	one_wire_initialize_bus(ONE_WIRE_PORT_A, PA4);
	
	/* Show the main screen on start-up */
	tach_states_set_state(TACH_STATE_MAIN_SCREEN);
    1130:	80 e0       	ldi	r24, 0x00	; 0
    1132:	0e 94 81 07 	call	0xf02	; 0xf02 <tach_states_set_state>

	sei();
    1136:	78 94       	sei
uint32_t total_pulse_count = 0;
uint32_t RPM_3 = 0;

int main(void)
{
	uint8_t redraw_cycle = 0; /* Used to count sleep cycles to redraw screen every 0,5 sec */
    1138:	10 e0       	ldi	r17, 0x00	; 0
    {		
		
		/* Main loop */
		
		/* Get current state to update screen every 0.5 sec */
		if (50 == redraw_cycle)
    113a:	12 33       	cpi	r17, 0x32	; 50
    113c:	39 f4       	brne	.+14     	; 0x114c <main+0x46>
		{
			tach_states_dispatch_event(TACH_EVENT_REDRAW_SCREEN, NULL);	
    113e:	80 e0       	ldi	r24, 0x00	; 0
    1140:	60 e0       	ldi	r22, 0x00	; 0
    1142:	70 e0       	ldi	r23, 0x00	; 0
    1144:	0e 94 c8 07 	call	0xf90	; 0xf90 <tach_states_dispatch_event>
			redraw_cycle = 0;
    1148:	10 e0       	ldi	r17, 0x00	; 0
    114a:	01 c0       	rjmp	.+2      	; 0x114e <main+0x48>
		} 
		else 
		{
			redraw_cycle++;
    114c:	1f 5f       	subi	r17, 0xFF	; 255
		}
		
		/* Check if any Encoder events happened */
		switch(encoder_monitor_get_last_action())
    114e:	0e 94 d1 02 	call	0x5a2	; 0x5a2 <encoder_monitor_get_last_action>
    1152:	88 23       	and	r24, r24
    1154:	19 f0       	breq	.+6      	; 0x115c <main+0x56>
    1156:	81 30       	cpi	r24, 0x01	; 1
    1158:	61 f4       	brne	.+24     	; 0x1172 <main+0x6c>
    115a:	06 c0       	rjmp	.+12     	; 0x1168 <main+0x62>
		{
			case ENCODER_ACTION_RIGHT:
				tach_states_dispatch_event(TACH_EVENT_ENCODER_RIGHT , NULL);
    115c:	81 e0       	ldi	r24, 0x01	; 1
    115e:	60 e0       	ldi	r22, 0x00	; 0
    1160:	70 e0       	ldi	r23, 0x00	; 0
    1162:	0e 94 c8 07 	call	0xf90	; 0xf90 <tach_states_dispatch_event>
				break;
    1166:	05 c0       	rjmp	.+10     	; 0x1172 <main+0x6c>
			case ENCODER_ACTION_LEFT:
				tach_states_dispatch_event(TACH_EVENT_ENCODER_LEFT , NULL);
    1168:	82 e0       	ldi	r24, 0x02	; 2
    116a:	60 e0       	ldi	r22, 0x00	; 0
    116c:	70 e0       	ldi	r23, 0x00	; 0
    116e:	0e 94 c8 07 	call	0xf90	; 0xf90 <tach_states_dispatch_event>
			default:
				break;
		}
		
		/* Check if any state switch is scheduled */
		scheduled_state = tach_states_get_scheduled_state();
    1172:	0e 94 c2 07 	call	0xf84	; 0xf84 <tach_states_get_scheduled_state>
		if (TACH_STATE_NO_STATE != scheduled_state)
    1176:	8f 3f       	cpi	r24, 0xFF	; 255
    1178:	41 f0       	breq	.+16     	; 0x118a <main+0x84>
		{
			tach_states_set_state(scheduled_state);
    117a:	0e 94 81 07 	call	0xf02	; 0xf02 <tach_states_set_state>
			
			/* Immediately redraw the screen to show new state */
			tach_states_dispatch_event(TACH_EVENT_REDRAW_SCREEN, NULL);
    117e:	80 e0       	ldi	r24, 0x00	; 0
    1180:	60 e0       	ldi	r22, 0x00	; 0
    1182:	70 e0       	ldi	r23, 0x00	; 0
    1184:	0e 94 c8 07 	call	0xf90	; 0xf90 <tach_states_dispatch_event>
			redraw_cycle = 0;
    1188:	10 e0       	ldi	r17, 0x00	; 0
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    118a:	8f e3       	ldi	r24, 0x3F	; 63
    118c:	9c e9       	ldi	r25, 0x9C	; 156
    118e:	01 97       	sbiw	r24, 0x01	; 1
    1190:	f1 f7       	brne	.-4      	; 0x118e <main+0x88>
    1192:	00 c0       	rjmp	.+0      	; 0x1194 <main+0x8e>
    1194:	00 00       	nop
    1196:	d1 cf       	rjmp	.-94     	; 0x113a <main+0x34>

00001198 <start_timer0_tach>:

/* Timer0 is used to count Tach impulses */
void start_timer0_tach()
{
	/* WGM01=1 - Clear Timer on Compare mode; 1024 - prescaler */	
	TCCR0 = (1 << WGM01) | (1 << CS02) | (1 << CS00);
    1198:	8d e0       	ldi	r24, 0x0D	; 13
    119a:	83 bf       	out	0x33, r24	; 51
	OCR0 = 0xFF;
    119c:	8f ef       	ldi	r24, 0xFF	; 255
    119e:	8c bf       	out	0x3c, r24	; 60
	TIMSK |= (1 << OCIE0); /* Enable output compare match interrupt */
    11a0:	89 b7       	in	r24, 0x39	; 57
    11a2:	82 60       	ori	r24, 0x02	; 2
    11a4:	89 bf       	out	0x39, r24	; 57
}
    11a6:	08 95       	ret

000011a8 <stop_timer0_tach>:

void stop_timer0_tach()
{
	TIMSK &= ~(1 << OCIE0); 
    11a8:	89 b7       	in	r24, 0x39	; 57
    11aa:	8d 7f       	andi	r24, 0xFD	; 253
    11ac:	89 bf       	out	0x39, r24	; 57
	TCCR0 = 0;		
    11ae:	13 be       	out	0x33, r1	; 51
}
    11b0:	08 95       	ret

000011b2 <__vector_10>:

ISR(TIMER0_COMP_vect)
{
    11b2:	1f 92       	push	r1
    11b4:	0f 92       	push	r0
    11b6:	0f b6       	in	r0, 0x3f	; 63
    11b8:	0f 92       	push	r0
    11ba:	11 24       	eor	r1, r1
    11bc:	ef 92       	push	r14
    11be:	ff 92       	push	r15
    11c0:	0f 93       	push	r16
    11c2:	1f 93       	push	r17
    11c4:	2f 93       	push	r18
    11c6:	3f 93       	push	r19
    11c8:	4f 93       	push	r20
    11ca:	5f 93       	push	r21
    11cc:	6f 93       	push	r22
    11ce:	7f 93       	push	r23
    11d0:	8f 93       	push	r24
    11d2:	9f 93       	push	r25
    11d4:	af 93       	push	r26
    11d6:	bf 93       	push	r27
    11d8:	ef 93       	push	r30
    11da:	ff 93       	push	r31
	/* This is called 61 times a second, i.e. 61 Hz
	  * 16 000 000 (16Mhz sys clock) / 1024 (pre-scaler) / 256 (top) = 61 */

	timer_count++;	
    11dc:	80 91 b8 00 	lds	r24, 0x00B8
    11e0:	8f 5f       	subi	r24, 0xFF	; 255
    11e2:	80 93 b8 00 	sts	0x00B8, r24

	if (timer_count == 61)
    11e6:	8d 33       	cpi	r24, 0x3D	; 61
    11e8:	b1 f5       	brne	.+108    	; 0x1256 <__vector_10+0xa4>
	{
		RPM_3 = tach_pulse_count * 60;
    11ea:	e0 90 b9 00 	lds	r14, 0x00B9
    11ee:	f0 90 ba 00 	lds	r15, 0x00BA
    11f2:	00 91 bb 00 	lds	r16, 0x00BB
    11f6:	10 91 bc 00 	lds	r17, 0x00BC
    11fa:	c8 01       	movw	r24, r16
    11fc:	b7 01       	movw	r22, r14
    11fe:	2c e3       	ldi	r18, 0x3C	; 60
    1200:	30 e0       	ldi	r19, 0x00	; 0
    1202:	40 e0       	ldi	r20, 0x00	; 0
    1204:	50 e0       	ldi	r21, 0x00	; 0
    1206:	0e 94 f9 09 	call	0x13f2	; 0x13f2 <__mulsi3>
    120a:	60 93 c1 00 	sts	0x00C1, r22
    120e:	70 93 c2 00 	sts	0x00C2, r23
    1212:	80 93 c3 00 	sts	0x00C3, r24
    1216:	90 93 c4 00 	sts	0x00C4, r25
		total_pulse_count += tach_pulse_count;
    121a:	80 91 bd 00 	lds	r24, 0x00BD
    121e:	90 91 be 00 	lds	r25, 0x00BE
    1222:	a0 91 bf 00 	lds	r26, 0x00BF
    1226:	b0 91 c0 00 	lds	r27, 0x00C0
    122a:	e8 0e       	add	r14, r24
    122c:	f9 1e       	adc	r15, r25
    122e:	0a 1f       	adc	r16, r26
    1230:	1b 1f       	adc	r17, r27
    1232:	e0 92 bd 00 	sts	0x00BD, r14
    1236:	f0 92 be 00 	sts	0x00BE, r15
    123a:	00 93 bf 00 	sts	0x00BF, r16
    123e:	10 93 c0 00 	sts	0x00C0, r17
		tach_pulse_count = 0;
    1242:	10 92 b9 00 	sts	0x00B9, r1
    1246:	10 92 ba 00 	sts	0x00BA, r1
    124a:	10 92 bb 00 	sts	0x00BB, r1
    124e:	10 92 bc 00 	sts	0x00BC, r1
		timer_count = 0;		
    1252:	10 92 b8 00 	sts	0x00B8, r1
	}
}
    1256:	ff 91       	pop	r31
    1258:	ef 91       	pop	r30
    125a:	bf 91       	pop	r27
    125c:	af 91       	pop	r26
    125e:	9f 91       	pop	r25
    1260:	8f 91       	pop	r24
    1262:	7f 91       	pop	r23
    1264:	6f 91       	pop	r22
    1266:	5f 91       	pop	r21
    1268:	4f 91       	pop	r20
    126a:	3f 91       	pop	r19
    126c:	2f 91       	pop	r18
    126e:	1f 91       	pop	r17
    1270:	0f 91       	pop	r16
    1272:	ff 90       	pop	r15
    1274:	ef 90       	pop	r14
    1276:	0f 90       	pop	r0
    1278:	0f be       	out	0x3f, r0	; 63
    127a:	0f 90       	pop	r0
    127c:	1f 90       	pop	r1
    127e:	18 95       	reti

00001280 <__vector_4>:

ISR(TIMER2_COMP_vect)
{
    1280:	1f 92       	push	r1
    1282:	0f 92       	push	r0
    1284:	0f b6       	in	r0, 0x3f	; 63
    1286:	0f 92       	push	r0
    1288:	11 24       	eor	r1, r1
    128a:	2f 93       	push	r18
    128c:	3f 93       	push	r19
    128e:	4f 93       	push	r20
    1290:	5f 93       	push	r21
    1292:	6f 93       	push	r22
    1294:	7f 93       	push	r23
    1296:	8f 93       	push	r24
    1298:	9f 93       	push	r25
    129a:	af 93       	push	r26
    129c:	bf 93       	push	r27
    129e:	ef 93       	push	r30
    12a0:	ff 93       	push	r31
	encoder_monitor_handle_timer_int();
    12a2:	0e 94 56 02 	call	0x4ac	; 0x4ac <encoder_monitor_handle_timer_int>
}
    12a6:	ff 91       	pop	r31
    12a8:	ef 91       	pop	r30
    12aa:	bf 91       	pop	r27
    12ac:	af 91       	pop	r26
    12ae:	9f 91       	pop	r25
    12b0:	8f 91       	pop	r24
    12b2:	7f 91       	pop	r23
    12b4:	6f 91       	pop	r22
    12b6:	5f 91       	pop	r21
    12b8:	4f 91       	pop	r20
    12ba:	3f 91       	pop	r19
    12bc:	2f 91       	pop	r18
    12be:	0f 90       	pop	r0
    12c0:	0f be       	out	0x3f, r0	; 63
    12c2:	0f 90       	pop	r0
    12c4:	1f 90       	pop	r1
    12c6:	18 95       	reti

000012c8 <__vector_1>:

ISR(INT0_vect)
{
    12c8:	1f 92       	push	r1
    12ca:	0f 92       	push	r0
    12cc:	0f b6       	in	r0, 0x3f	; 63
    12ce:	0f 92       	push	r0
    12d0:	11 24       	eor	r1, r1
    12d2:	8f 93       	push	r24
    12d4:	9f 93       	push	r25
    12d6:	af 93       	push	r26
    12d8:	bf 93       	push	r27
	tach_pulse_count++;	
    12da:	80 91 b9 00 	lds	r24, 0x00B9
    12de:	90 91 ba 00 	lds	r25, 0x00BA
    12e2:	a0 91 bb 00 	lds	r26, 0x00BB
    12e6:	b0 91 bc 00 	lds	r27, 0x00BC
    12ea:	01 96       	adiw	r24, 0x01	; 1
    12ec:	a1 1d       	adc	r26, r1
    12ee:	b1 1d       	adc	r27, r1
    12f0:	80 93 b9 00 	sts	0x00B9, r24
    12f4:	90 93 ba 00 	sts	0x00BA, r25
    12f8:	a0 93 bb 00 	sts	0x00BB, r26
    12fc:	b0 93 bc 00 	sts	0x00BC, r27
    1300:	bf 91       	pop	r27
    1302:	af 91       	pop	r26
    1304:	9f 91       	pop	r25
    1306:	8f 91       	pop	r24
    1308:	0f 90       	pop	r0
    130a:	0f be       	out	0x3f, r0	; 63
    130c:	0f 90       	pop	r0
    130e:	1f 90       	pop	r1
    1310:	18 95       	reti

00001312 <utils_read_string_from_progmem>:
#include <stdlib.h>

#include "utils.h"

char* utils_read_string_from_progmem(char* str_to_read)
{
    1312:	0f 93       	push	r16
    1314:	1f 93       	push	r17
    1316:	cf 93       	push	r28
    1318:	df 93       	push	r29
    131a:	ec 01       	movw	r28, r24
	size_t length = strlen_P(str_to_read);
    131c:	0e 94 66 0b 	call	0x16cc	; 0x16cc <strlen_P>
	char* result = NULL;
	
	if (length > 0)	
    1320:	00 97       	sbiw	r24, 0x00	; 0
    1322:	49 f0       	breq	.+18     	; 0x1336 <utils_read_string_from_progmem+0x24>
	{
		result = malloc((length + 1 ) * sizeof(char));
    1324:	01 96       	adiw	r24, 0x01	; 1
    1326:	0e 94 2c 0a 	call	0x1458	; 0x1458 <malloc>
    132a:	08 2f       	mov	r16, r24
    132c:	19 2f       	mov	r17, r25
		strcpy_P(result, str_to_read);
    132e:	be 01       	movw	r22, r28
    1330:	0e 94 5f 0b 	call	0x16be	; 0x16be <strcpy_P>
    1334:	02 c0       	rjmp	.+4      	; 0x133a <utils_read_string_from_progmem+0x28>
#include "utils.h"

char* utils_read_string_from_progmem(char* str_to_read)
{
	size_t length = strlen_P(str_to_read);
	char* result = NULL;
    1336:	00 e0       	ldi	r16, 0x00	; 0
    1338:	10 e0       	ldi	r17, 0x00	; 0
		result = malloc((length + 1 ) * sizeof(char));
		strcpy_P(result, str_to_read);
	}
	
	return result;
    133a:	80 2f       	mov	r24, r16
    133c:	91 2f       	mov	r25, r17
    133e:	df 91       	pop	r29
    1340:	cf 91       	pop	r28
    1342:	1f 91       	pop	r17
    1344:	0f 91       	pop	r16
    1346:	08 95       	ret

00001348 <__fixunssfsi>:
    1348:	33 d0       	rcall	.+102    	; 0x13b0 <__fp_splitA>
    134a:	88 f0       	brcs	.+34     	; 0x136e <__fixunssfsi+0x26>
    134c:	9f 57       	subi	r25, 0x7F	; 127
    134e:	90 f0       	brcs	.+36     	; 0x1374 <__fixunssfsi+0x2c>
    1350:	b9 2f       	mov	r27, r25
    1352:	99 27       	eor	r25, r25
    1354:	b7 51       	subi	r27, 0x17	; 23
    1356:	a0 f0       	brcs	.+40     	; 0x1380 <__fixunssfsi+0x38>
    1358:	d1 f0       	breq	.+52     	; 0x138e <__fixunssfsi+0x46>
    135a:	66 0f       	add	r22, r22
    135c:	77 1f       	adc	r23, r23
    135e:	88 1f       	adc	r24, r24
    1360:	99 1f       	adc	r25, r25
    1362:	1a f0       	brmi	.+6      	; 0x136a <__fixunssfsi+0x22>
    1364:	ba 95       	dec	r27
    1366:	c9 f7       	brne	.-14     	; 0x135a <__fixunssfsi+0x12>
    1368:	12 c0       	rjmp	.+36     	; 0x138e <__fixunssfsi+0x46>
    136a:	b1 30       	cpi	r27, 0x01	; 1
    136c:	81 f0       	breq	.+32     	; 0x138e <__fixunssfsi+0x46>
    136e:	3a d0       	rcall	.+116    	; 0x13e4 <__fp_zero>
    1370:	b1 e0       	ldi	r27, 0x01	; 1
    1372:	08 95       	ret
    1374:	37 c0       	rjmp	.+110    	; 0x13e4 <__fp_zero>
    1376:	67 2f       	mov	r22, r23
    1378:	78 2f       	mov	r23, r24
    137a:	88 27       	eor	r24, r24
    137c:	b8 5f       	subi	r27, 0xF8	; 248
    137e:	39 f0       	breq	.+14     	; 0x138e <__fixunssfsi+0x46>
    1380:	b9 3f       	cpi	r27, 0xF9	; 249
    1382:	cc f3       	brlt	.-14     	; 0x1376 <__fixunssfsi+0x2e>
    1384:	86 95       	lsr	r24
    1386:	77 95       	ror	r23
    1388:	67 95       	ror	r22
    138a:	b3 95       	inc	r27
    138c:	d9 f7       	brne	.-10     	; 0x1384 <__fixunssfsi+0x3c>
    138e:	3e f4       	brtc	.+14     	; 0x139e <__fixunssfsi+0x56>
    1390:	90 95       	com	r25
    1392:	80 95       	com	r24
    1394:	70 95       	com	r23
    1396:	61 95       	neg	r22
    1398:	7f 4f       	sbci	r23, 0xFF	; 255
    139a:	8f 4f       	sbci	r24, 0xFF	; 255
    139c:	9f 4f       	sbci	r25, 0xFF	; 255
    139e:	08 95       	ret

000013a0 <__fp_split3>:
    13a0:	57 fd       	sbrc	r21, 7
    13a2:	90 58       	subi	r25, 0x80	; 128
    13a4:	44 0f       	add	r20, r20
    13a6:	55 1f       	adc	r21, r21
    13a8:	59 f0       	breq	.+22     	; 0x13c0 <__fp_splitA+0x10>
    13aa:	5f 3f       	cpi	r21, 0xFF	; 255
    13ac:	71 f0       	breq	.+28     	; 0x13ca <__fp_splitA+0x1a>
    13ae:	47 95       	ror	r20

000013b0 <__fp_splitA>:
    13b0:	88 0f       	add	r24, r24
    13b2:	97 fb       	bst	r25, 7
    13b4:	99 1f       	adc	r25, r25
    13b6:	61 f0       	breq	.+24     	; 0x13d0 <__fp_splitA+0x20>
    13b8:	9f 3f       	cpi	r25, 0xFF	; 255
    13ba:	79 f0       	breq	.+30     	; 0x13da <__fp_splitA+0x2a>
    13bc:	87 95       	ror	r24
    13be:	08 95       	ret
    13c0:	12 16       	cp	r1, r18
    13c2:	13 06       	cpc	r1, r19
    13c4:	14 06       	cpc	r1, r20
    13c6:	55 1f       	adc	r21, r21
    13c8:	f2 cf       	rjmp	.-28     	; 0x13ae <__fp_split3+0xe>
    13ca:	46 95       	lsr	r20
    13cc:	f1 df       	rcall	.-30     	; 0x13b0 <__fp_splitA>
    13ce:	08 c0       	rjmp	.+16     	; 0x13e0 <__fp_splitA+0x30>
    13d0:	16 16       	cp	r1, r22
    13d2:	17 06       	cpc	r1, r23
    13d4:	18 06       	cpc	r1, r24
    13d6:	99 1f       	adc	r25, r25
    13d8:	f1 cf       	rjmp	.-30     	; 0x13bc <__fp_splitA+0xc>
    13da:	86 95       	lsr	r24
    13dc:	71 05       	cpc	r23, r1
    13de:	61 05       	cpc	r22, r1
    13e0:	08 94       	sec
    13e2:	08 95       	ret

000013e4 <__fp_zero>:
    13e4:	e8 94       	clt

000013e6 <__fp_szero>:
    13e6:	bb 27       	eor	r27, r27
    13e8:	66 27       	eor	r22, r22
    13ea:	77 27       	eor	r23, r23
    13ec:	cb 01       	movw	r24, r22
    13ee:	97 f9       	bld	r25, 7
    13f0:	08 95       	ret

000013f2 <__mulsi3>:
    13f2:	62 9f       	mul	r22, r18
    13f4:	d0 01       	movw	r26, r0
    13f6:	73 9f       	mul	r23, r19
    13f8:	f0 01       	movw	r30, r0
    13fa:	82 9f       	mul	r24, r18
    13fc:	e0 0d       	add	r30, r0
    13fe:	f1 1d       	adc	r31, r1
    1400:	64 9f       	mul	r22, r20
    1402:	e0 0d       	add	r30, r0
    1404:	f1 1d       	adc	r31, r1
    1406:	92 9f       	mul	r25, r18
    1408:	f0 0d       	add	r31, r0
    140a:	83 9f       	mul	r24, r19
    140c:	f0 0d       	add	r31, r0
    140e:	74 9f       	mul	r23, r20
    1410:	f0 0d       	add	r31, r0
    1412:	65 9f       	mul	r22, r21
    1414:	f0 0d       	add	r31, r0
    1416:	99 27       	eor	r25, r25
    1418:	72 9f       	mul	r23, r18
    141a:	b0 0d       	add	r27, r0
    141c:	e1 1d       	adc	r30, r1
    141e:	f9 1f       	adc	r31, r25
    1420:	63 9f       	mul	r22, r19
    1422:	b0 0d       	add	r27, r0
    1424:	e1 1d       	adc	r30, r1
    1426:	f9 1f       	adc	r31, r25
    1428:	bd 01       	movw	r22, r26
    142a:	cf 01       	movw	r24, r30
    142c:	11 24       	eor	r1, r1
    142e:	08 95       	ret

00001430 <__udivmodhi4>:
    1430:	aa 1b       	sub	r26, r26
    1432:	bb 1b       	sub	r27, r27
    1434:	51 e1       	ldi	r21, 0x11	; 17
    1436:	07 c0       	rjmp	.+14     	; 0x1446 <__udivmodhi4_ep>

00001438 <__udivmodhi4_loop>:
    1438:	aa 1f       	adc	r26, r26
    143a:	bb 1f       	adc	r27, r27
    143c:	a6 17       	cp	r26, r22
    143e:	b7 07       	cpc	r27, r23
    1440:	10 f0       	brcs	.+4      	; 0x1446 <__udivmodhi4_ep>
    1442:	a6 1b       	sub	r26, r22
    1444:	b7 0b       	sbc	r27, r23

00001446 <__udivmodhi4_ep>:
    1446:	88 1f       	adc	r24, r24
    1448:	99 1f       	adc	r25, r25
    144a:	5a 95       	dec	r21
    144c:	a9 f7       	brne	.-22     	; 0x1438 <__udivmodhi4_loop>
    144e:	80 95       	com	r24
    1450:	90 95       	com	r25
    1452:	bc 01       	movw	r22, r24
    1454:	cd 01       	movw	r24, r26
    1456:	08 95       	ret

00001458 <malloc>:
    1458:	cf 93       	push	r28
    145a:	df 93       	push	r29
    145c:	82 30       	cpi	r24, 0x02	; 2
    145e:	91 05       	cpc	r25, r1
    1460:	10 f4       	brcc	.+4      	; 0x1466 <malloc+0xe>
    1462:	82 e0       	ldi	r24, 0x02	; 2
    1464:	90 e0       	ldi	r25, 0x00	; 0
    1466:	e0 91 c7 00 	lds	r30, 0x00C7
    146a:	f0 91 c8 00 	lds	r31, 0x00C8
    146e:	40 e0       	ldi	r20, 0x00	; 0
    1470:	50 e0       	ldi	r21, 0x00	; 0
    1472:	20 e0       	ldi	r18, 0x00	; 0
    1474:	30 e0       	ldi	r19, 0x00	; 0
    1476:	26 c0       	rjmp	.+76     	; 0x14c4 <malloc+0x6c>
    1478:	60 81       	ld	r22, Z
    147a:	71 81       	ldd	r23, Z+1	; 0x01
    147c:	68 17       	cp	r22, r24
    147e:	79 07       	cpc	r23, r25
    1480:	e0 f0       	brcs	.+56     	; 0x14ba <malloc+0x62>
    1482:	68 17       	cp	r22, r24
    1484:	79 07       	cpc	r23, r25
    1486:	81 f4       	brne	.+32     	; 0x14a8 <malloc+0x50>
    1488:	82 81       	ldd	r24, Z+2	; 0x02
    148a:	93 81       	ldd	r25, Z+3	; 0x03
    148c:	21 15       	cp	r18, r1
    148e:	31 05       	cpc	r19, r1
    1490:	31 f0       	breq	.+12     	; 0x149e <malloc+0x46>
    1492:	d9 01       	movw	r26, r18
    1494:	13 96       	adiw	r26, 0x03	; 3
    1496:	9c 93       	st	X, r25
    1498:	8e 93       	st	-X, r24
    149a:	12 97       	sbiw	r26, 0x02	; 2
    149c:	2b c0       	rjmp	.+86     	; 0x14f4 <malloc+0x9c>
    149e:	90 93 c8 00 	sts	0x00C8, r25
    14a2:	80 93 c7 00 	sts	0x00C7, r24
    14a6:	26 c0       	rjmp	.+76     	; 0x14f4 <malloc+0x9c>
    14a8:	41 15       	cp	r20, r1
    14aa:	51 05       	cpc	r21, r1
    14ac:	19 f0       	breq	.+6      	; 0x14b4 <malloc+0x5c>
    14ae:	64 17       	cp	r22, r20
    14b0:	75 07       	cpc	r23, r21
    14b2:	18 f4       	brcc	.+6      	; 0x14ba <malloc+0x62>
    14b4:	ab 01       	movw	r20, r22
    14b6:	e9 01       	movw	r28, r18
    14b8:	df 01       	movw	r26, r30
    14ba:	9f 01       	movw	r18, r30
    14bc:	72 81       	ldd	r23, Z+2	; 0x02
    14be:	63 81       	ldd	r22, Z+3	; 0x03
    14c0:	e7 2f       	mov	r30, r23
    14c2:	f6 2f       	mov	r31, r22
    14c4:	30 97       	sbiw	r30, 0x00	; 0
    14c6:	c1 f6       	brne	.-80     	; 0x1478 <malloc+0x20>
    14c8:	41 15       	cp	r20, r1
    14ca:	51 05       	cpc	r21, r1
    14cc:	01 f1       	breq	.+64     	; 0x150e <malloc+0xb6>
    14ce:	48 1b       	sub	r20, r24
    14d0:	59 0b       	sbc	r21, r25
    14d2:	44 30       	cpi	r20, 0x04	; 4
    14d4:	51 05       	cpc	r21, r1
    14d6:	80 f4       	brcc	.+32     	; 0x14f8 <malloc+0xa0>
    14d8:	12 96       	adiw	r26, 0x02	; 2
    14da:	8d 91       	ld	r24, X+
    14dc:	9c 91       	ld	r25, X
    14de:	13 97       	sbiw	r26, 0x03	; 3
    14e0:	20 97       	sbiw	r28, 0x00	; 0
    14e2:	19 f0       	breq	.+6      	; 0x14ea <malloc+0x92>
    14e4:	9b 83       	std	Y+3, r25	; 0x03
    14e6:	8a 83       	std	Y+2, r24	; 0x02
    14e8:	04 c0       	rjmp	.+8      	; 0x14f2 <malloc+0x9a>
    14ea:	90 93 c8 00 	sts	0x00C8, r25
    14ee:	80 93 c7 00 	sts	0x00C7, r24
    14f2:	fd 01       	movw	r30, r26
    14f4:	32 96       	adiw	r30, 0x02	; 2
    14f6:	46 c0       	rjmp	.+140    	; 0x1584 <malloc+0x12c>
    14f8:	fd 01       	movw	r30, r26
    14fa:	e4 0f       	add	r30, r20
    14fc:	f5 1f       	adc	r31, r21
    14fe:	81 93       	st	Z+, r24
    1500:	91 93       	st	Z+, r25
    1502:	42 50       	subi	r20, 0x02	; 2
    1504:	50 40       	sbci	r21, 0x00	; 0
    1506:	11 96       	adiw	r26, 0x01	; 1
    1508:	5c 93       	st	X, r21
    150a:	4e 93       	st	-X, r20
    150c:	3b c0       	rjmp	.+118    	; 0x1584 <malloc+0x12c>
    150e:	20 91 c5 00 	lds	r18, 0x00C5
    1512:	30 91 c6 00 	lds	r19, 0x00C6
    1516:	21 15       	cp	r18, r1
    1518:	31 05       	cpc	r19, r1
    151a:	41 f4       	brne	.+16     	; 0x152c <malloc+0xd4>
    151c:	20 91 b0 00 	lds	r18, 0x00B0
    1520:	30 91 b1 00 	lds	r19, 0x00B1
    1524:	30 93 c6 00 	sts	0x00C6, r19
    1528:	20 93 c5 00 	sts	0x00C5, r18
    152c:	20 91 b2 00 	lds	r18, 0x00B2
    1530:	30 91 b3 00 	lds	r19, 0x00B3
    1534:	21 15       	cp	r18, r1
    1536:	31 05       	cpc	r19, r1
    1538:	41 f4       	brne	.+16     	; 0x154a <malloc+0xf2>
    153a:	2d b7       	in	r18, 0x3d	; 61
    153c:	3e b7       	in	r19, 0x3e	; 62
    153e:	40 91 ae 00 	lds	r20, 0x00AE
    1542:	50 91 af 00 	lds	r21, 0x00AF
    1546:	24 1b       	sub	r18, r20
    1548:	35 0b       	sbc	r19, r21
    154a:	e0 91 c5 00 	lds	r30, 0x00C5
    154e:	f0 91 c6 00 	lds	r31, 0x00C6
    1552:	e2 17       	cp	r30, r18
    1554:	f3 07       	cpc	r31, r19
    1556:	a0 f4       	brcc	.+40     	; 0x1580 <malloc+0x128>
    1558:	2e 1b       	sub	r18, r30
    155a:	3f 0b       	sbc	r19, r31
    155c:	28 17       	cp	r18, r24
    155e:	39 07       	cpc	r19, r25
    1560:	78 f0       	brcs	.+30     	; 0x1580 <malloc+0x128>
    1562:	ac 01       	movw	r20, r24
    1564:	4e 5f       	subi	r20, 0xFE	; 254
    1566:	5f 4f       	sbci	r21, 0xFF	; 255
    1568:	24 17       	cp	r18, r20
    156a:	35 07       	cpc	r19, r21
    156c:	48 f0       	brcs	.+18     	; 0x1580 <malloc+0x128>
    156e:	4e 0f       	add	r20, r30
    1570:	5f 1f       	adc	r21, r31
    1572:	50 93 c6 00 	sts	0x00C6, r21
    1576:	40 93 c5 00 	sts	0x00C5, r20
    157a:	81 93       	st	Z+, r24
    157c:	91 93       	st	Z+, r25
    157e:	02 c0       	rjmp	.+4      	; 0x1584 <malloc+0x12c>
    1580:	e0 e0       	ldi	r30, 0x00	; 0
    1582:	f0 e0       	ldi	r31, 0x00	; 0
    1584:	cf 01       	movw	r24, r30
    1586:	df 91       	pop	r29
    1588:	cf 91       	pop	r28
    158a:	08 95       	ret

0000158c <free>:
    158c:	cf 93       	push	r28
    158e:	df 93       	push	r29
    1590:	00 97       	sbiw	r24, 0x00	; 0
    1592:	09 f4       	brne	.+2      	; 0x1596 <free+0xa>
    1594:	91 c0       	rjmp	.+290    	; 0x16b8 <free+0x12c>
    1596:	fc 01       	movw	r30, r24
    1598:	32 97       	sbiw	r30, 0x02	; 2
    159a:	13 82       	std	Z+3, r1	; 0x03
    159c:	12 82       	std	Z+2, r1	; 0x02
    159e:	60 91 c7 00 	lds	r22, 0x00C7
    15a2:	70 91 c8 00 	lds	r23, 0x00C8
    15a6:	61 15       	cp	r22, r1
    15a8:	71 05       	cpc	r23, r1
    15aa:	81 f4       	brne	.+32     	; 0x15cc <free+0x40>
    15ac:	20 81       	ld	r18, Z
    15ae:	31 81       	ldd	r19, Z+1	; 0x01
    15b0:	28 0f       	add	r18, r24
    15b2:	39 1f       	adc	r19, r25
    15b4:	80 91 c5 00 	lds	r24, 0x00C5
    15b8:	90 91 c6 00 	lds	r25, 0x00C6
    15bc:	82 17       	cp	r24, r18
    15be:	93 07       	cpc	r25, r19
    15c0:	99 f5       	brne	.+102    	; 0x1628 <free+0x9c>
    15c2:	f0 93 c6 00 	sts	0x00C6, r31
    15c6:	e0 93 c5 00 	sts	0x00C5, r30
    15ca:	76 c0       	rjmp	.+236    	; 0x16b8 <free+0x12c>
    15cc:	db 01       	movw	r26, r22
    15ce:	80 e0       	ldi	r24, 0x00	; 0
    15d0:	90 e0       	ldi	r25, 0x00	; 0
    15d2:	02 c0       	rjmp	.+4      	; 0x15d8 <free+0x4c>
    15d4:	cd 01       	movw	r24, r26
    15d6:	d9 01       	movw	r26, r18
    15d8:	ae 17       	cp	r26, r30
    15da:	bf 07       	cpc	r27, r31
    15dc:	48 f4       	brcc	.+18     	; 0x15f0 <free+0x64>
    15de:	12 96       	adiw	r26, 0x02	; 2
    15e0:	2d 91       	ld	r18, X+
    15e2:	3c 91       	ld	r19, X
    15e4:	13 97       	sbiw	r26, 0x03	; 3
    15e6:	21 15       	cp	r18, r1
    15e8:	31 05       	cpc	r19, r1
    15ea:	a1 f7       	brne	.-24     	; 0x15d4 <free+0x48>
    15ec:	cd 01       	movw	r24, r26
    15ee:	21 c0       	rjmp	.+66     	; 0x1632 <free+0xa6>
    15f0:	b3 83       	std	Z+3, r27	; 0x03
    15f2:	a2 83       	std	Z+2, r26	; 0x02
    15f4:	ef 01       	movw	r28, r30
    15f6:	49 91       	ld	r20, Y+
    15f8:	59 91       	ld	r21, Y+
    15fa:	9e 01       	movw	r18, r28
    15fc:	24 0f       	add	r18, r20
    15fe:	35 1f       	adc	r19, r21
    1600:	a2 17       	cp	r26, r18
    1602:	b3 07       	cpc	r27, r19
    1604:	79 f4       	brne	.+30     	; 0x1624 <free+0x98>
    1606:	2d 91       	ld	r18, X+
    1608:	3c 91       	ld	r19, X
    160a:	11 97       	sbiw	r26, 0x01	; 1
    160c:	24 0f       	add	r18, r20
    160e:	35 1f       	adc	r19, r21
    1610:	2e 5f       	subi	r18, 0xFE	; 254
    1612:	3f 4f       	sbci	r19, 0xFF	; 255
    1614:	31 83       	std	Z+1, r19	; 0x01
    1616:	20 83       	st	Z, r18
    1618:	12 96       	adiw	r26, 0x02	; 2
    161a:	2d 91       	ld	r18, X+
    161c:	3c 91       	ld	r19, X
    161e:	13 97       	sbiw	r26, 0x03	; 3
    1620:	33 83       	std	Z+3, r19	; 0x03
    1622:	22 83       	std	Z+2, r18	; 0x02
    1624:	00 97       	sbiw	r24, 0x00	; 0
    1626:	29 f4       	brne	.+10     	; 0x1632 <free+0xa6>
    1628:	f0 93 c8 00 	sts	0x00C8, r31
    162c:	e0 93 c7 00 	sts	0x00C7, r30
    1630:	43 c0       	rjmp	.+134    	; 0x16b8 <free+0x12c>
    1632:	dc 01       	movw	r26, r24
    1634:	13 96       	adiw	r26, 0x03	; 3
    1636:	fc 93       	st	X, r31
    1638:	ee 93       	st	-X, r30
    163a:	12 97       	sbiw	r26, 0x02	; 2
    163c:	4d 91       	ld	r20, X+
    163e:	5d 91       	ld	r21, X+
    1640:	a4 0f       	add	r26, r20
    1642:	b5 1f       	adc	r27, r21
    1644:	ea 17       	cp	r30, r26
    1646:	fb 07       	cpc	r31, r27
    1648:	69 f4       	brne	.+26     	; 0x1664 <free+0xd8>
    164a:	20 81       	ld	r18, Z
    164c:	31 81       	ldd	r19, Z+1	; 0x01
    164e:	24 0f       	add	r18, r20
    1650:	35 1f       	adc	r19, r21
    1652:	2e 5f       	subi	r18, 0xFE	; 254
    1654:	3f 4f       	sbci	r19, 0xFF	; 255
    1656:	ec 01       	movw	r28, r24
    1658:	39 83       	std	Y+1, r19	; 0x01
    165a:	28 83       	st	Y, r18
    165c:	22 81       	ldd	r18, Z+2	; 0x02
    165e:	33 81       	ldd	r19, Z+3	; 0x03
    1660:	3b 83       	std	Y+3, r19	; 0x03
    1662:	2a 83       	std	Y+2, r18	; 0x02
    1664:	e0 e0       	ldi	r30, 0x00	; 0
    1666:	f0 e0       	ldi	r31, 0x00	; 0
    1668:	02 c0       	rjmp	.+4      	; 0x166e <free+0xe2>
    166a:	fb 01       	movw	r30, r22
    166c:	bc 01       	movw	r22, r24
    166e:	db 01       	movw	r26, r22
    1670:	12 96       	adiw	r26, 0x02	; 2
    1672:	8d 91       	ld	r24, X+
    1674:	9c 91       	ld	r25, X
    1676:	13 97       	sbiw	r26, 0x03	; 3
    1678:	00 97       	sbiw	r24, 0x00	; 0
    167a:	b9 f7       	brne	.-18     	; 0x166a <free+0xde>
    167c:	9b 01       	movw	r18, r22
    167e:	2e 5f       	subi	r18, 0xFE	; 254
    1680:	3f 4f       	sbci	r19, 0xFF	; 255
    1682:	8d 91       	ld	r24, X+
    1684:	9c 91       	ld	r25, X
    1686:	11 97       	sbiw	r26, 0x01	; 1
    1688:	82 0f       	add	r24, r18
    168a:	93 1f       	adc	r25, r19
    168c:	40 91 c5 00 	lds	r20, 0x00C5
    1690:	50 91 c6 00 	lds	r21, 0x00C6
    1694:	48 17       	cp	r20, r24
    1696:	59 07       	cpc	r21, r25
    1698:	79 f4       	brne	.+30     	; 0x16b8 <free+0x12c>
    169a:	30 97       	sbiw	r30, 0x00	; 0
    169c:	29 f4       	brne	.+10     	; 0x16a8 <free+0x11c>
    169e:	10 92 c8 00 	sts	0x00C8, r1
    16a2:	10 92 c7 00 	sts	0x00C7, r1
    16a6:	02 c0       	rjmp	.+4      	; 0x16ac <free+0x120>
    16a8:	13 82       	std	Z+3, r1	; 0x03
    16aa:	12 82       	std	Z+2, r1	; 0x02
    16ac:	22 50       	subi	r18, 0x02	; 2
    16ae:	30 40       	sbci	r19, 0x00	; 0
    16b0:	30 93 c6 00 	sts	0x00C6, r19
    16b4:	20 93 c5 00 	sts	0x00C5, r18
    16b8:	df 91       	pop	r29
    16ba:	cf 91       	pop	r28
    16bc:	08 95       	ret

000016be <strcpy_P>:
    16be:	fb 01       	movw	r30, r22
    16c0:	dc 01       	movw	r26, r24
    16c2:	05 90       	lpm	r0, Z+
    16c4:	0d 92       	st	X+, r0
    16c6:	00 20       	and	r0, r0
    16c8:	e1 f7       	brne	.-8      	; 0x16c2 <strcpy_P+0x4>
    16ca:	08 95       	ret

000016cc <strlen_P>:
    16cc:	fc 01       	movw	r30, r24
    16ce:	05 90       	lpm	r0, Z+
    16d0:	00 20       	and	r0, r0
    16d2:	e9 f7       	brne	.-6      	; 0x16ce <strlen_P+0x2>
    16d4:	80 95       	com	r24
    16d6:	90 95       	com	r25
    16d8:	8e 0f       	add	r24, r30
    16da:	9f 1f       	adc	r25, r31
    16dc:	08 95       	ret

000016de <snprintf>:
    16de:	ae e0       	ldi	r26, 0x0E	; 14
    16e0:	b0 e0       	ldi	r27, 0x00	; 0
    16e2:	e5 e7       	ldi	r30, 0x75	; 117
    16e4:	fb e0       	ldi	r31, 0x0B	; 11
    16e6:	0c 94 35 0e 	jmp	0x1c6a	; 0x1c6a <__prologue_saves__+0x1c>
    16ea:	0d 89       	ldd	r16, Y+21	; 0x15
    16ec:	1e 89       	ldd	r17, Y+22	; 0x16
    16ee:	8f 89       	ldd	r24, Y+23	; 0x17
    16f0:	98 8d       	ldd	r25, Y+24	; 0x18
    16f2:	26 e0       	ldi	r18, 0x06	; 6
    16f4:	2c 83       	std	Y+4, r18	; 0x04
    16f6:	1a 83       	std	Y+2, r17	; 0x02
    16f8:	09 83       	std	Y+1, r16	; 0x01
    16fa:	97 ff       	sbrs	r25, 7
    16fc:	02 c0       	rjmp	.+4      	; 0x1702 <snprintf+0x24>
    16fe:	80 e0       	ldi	r24, 0x00	; 0
    1700:	90 e8       	ldi	r25, 0x80	; 128
    1702:	01 97       	sbiw	r24, 0x01	; 1
    1704:	9e 83       	std	Y+6, r25	; 0x06
    1706:	8d 83       	std	Y+5, r24	; 0x05
    1708:	9e 01       	movw	r18, r28
    170a:	25 5e       	subi	r18, 0xE5	; 229
    170c:	3f 4f       	sbci	r19, 0xFF	; 255
    170e:	ce 01       	movw	r24, r28
    1710:	01 96       	adiw	r24, 0x01	; 1
    1712:	69 8d       	ldd	r22, Y+25	; 0x19
    1714:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1716:	a9 01       	movw	r20, r18
    1718:	0e 94 a0 0b 	call	0x1740	; 0x1740 <vfprintf>
    171c:	4d 81       	ldd	r20, Y+5	; 0x05
    171e:	5e 81       	ldd	r21, Y+6	; 0x06
    1720:	57 fd       	sbrc	r21, 7
    1722:	0a c0       	rjmp	.+20     	; 0x1738 <snprintf+0x5a>
    1724:	2f 81       	ldd	r18, Y+7	; 0x07
    1726:	38 85       	ldd	r19, Y+8	; 0x08
    1728:	42 17       	cp	r20, r18
    172a:	53 07       	cpc	r21, r19
    172c:	0c f4       	brge	.+2      	; 0x1730 <snprintf+0x52>
    172e:	9a 01       	movw	r18, r20
    1730:	02 0f       	add	r16, r18
    1732:	13 1f       	adc	r17, r19
    1734:	f8 01       	movw	r30, r16
    1736:	10 82       	st	Z, r1
    1738:	2e 96       	adiw	r28, 0x0e	; 14
    173a:	e4 e0       	ldi	r30, 0x04	; 4
    173c:	0c 94 51 0e 	jmp	0x1ca2	; 0x1ca2 <__epilogue_restores__+0x1c>

00001740 <vfprintf>:
    1740:	ac e0       	ldi	r26, 0x0C	; 12
    1742:	b0 e0       	ldi	r27, 0x00	; 0
    1744:	e6 ea       	ldi	r30, 0xA6	; 166
    1746:	fb e0       	ldi	r31, 0x0B	; 11
    1748:	0c 94 27 0e 	jmp	0x1c4e	; 0x1c4e <__prologue_saves__>
    174c:	6c 01       	movw	r12, r24
    174e:	1b 01       	movw	r2, r22
    1750:	8a 01       	movw	r16, r20
    1752:	fc 01       	movw	r30, r24
    1754:	17 82       	std	Z+7, r1	; 0x07
    1756:	16 82       	std	Z+6, r1	; 0x06
    1758:	83 81       	ldd	r24, Z+3	; 0x03
    175a:	81 ff       	sbrs	r24, 1
    175c:	d1 c1       	rjmp	.+930    	; 0x1b00 <vfprintf+0x3c0>
    175e:	2e 01       	movw	r4, r28
    1760:	08 94       	sec
    1762:	41 1c       	adc	r4, r1
    1764:	51 1c       	adc	r5, r1
    1766:	f6 01       	movw	r30, r12
    1768:	93 81       	ldd	r25, Z+3	; 0x03
    176a:	f1 01       	movw	r30, r2
    176c:	93 fd       	sbrc	r25, 3
    176e:	85 91       	lpm	r24, Z+
    1770:	93 ff       	sbrs	r25, 3
    1772:	81 91       	ld	r24, Z+
    1774:	1f 01       	movw	r2, r30
    1776:	88 23       	and	r24, r24
    1778:	09 f4       	brne	.+2      	; 0x177c <vfprintf+0x3c>
    177a:	be c1       	rjmp	.+892    	; 0x1af8 <vfprintf+0x3b8>
    177c:	85 32       	cpi	r24, 0x25	; 37
    177e:	39 f4       	brne	.+14     	; 0x178e <vfprintf+0x4e>
    1780:	93 fd       	sbrc	r25, 3
    1782:	85 91       	lpm	r24, Z+
    1784:	93 ff       	sbrs	r25, 3
    1786:	81 91       	ld	r24, Z+
    1788:	1f 01       	movw	r2, r30
    178a:	85 32       	cpi	r24, 0x25	; 37
    178c:	29 f4       	brne	.+10     	; 0x1798 <vfprintf+0x58>
    178e:	90 e0       	ldi	r25, 0x00	; 0
    1790:	b6 01       	movw	r22, r12
    1792:	0e 94 9d 0d 	call	0x1b3a	; 0x1b3a <fputc>
    1796:	e7 cf       	rjmp	.-50     	; 0x1766 <vfprintf+0x26>
    1798:	ee 24       	eor	r14, r14
    179a:	ff 24       	eor	r15, r15
    179c:	20 e0       	ldi	r18, 0x00	; 0
    179e:	20 32       	cpi	r18, 0x20	; 32
    17a0:	b0 f4       	brcc	.+44     	; 0x17ce <vfprintf+0x8e>
    17a2:	8b 32       	cpi	r24, 0x2B	; 43
    17a4:	69 f0       	breq	.+26     	; 0x17c0 <vfprintf+0x80>
    17a6:	8c 32       	cpi	r24, 0x2C	; 44
    17a8:	28 f4       	brcc	.+10     	; 0x17b4 <vfprintf+0x74>
    17aa:	80 32       	cpi	r24, 0x20	; 32
    17ac:	51 f0       	breq	.+20     	; 0x17c2 <vfprintf+0x82>
    17ae:	83 32       	cpi	r24, 0x23	; 35
    17b0:	71 f4       	brne	.+28     	; 0x17ce <vfprintf+0x8e>
    17b2:	0b c0       	rjmp	.+22     	; 0x17ca <vfprintf+0x8a>
    17b4:	8d 32       	cpi	r24, 0x2D	; 45
    17b6:	39 f0       	breq	.+14     	; 0x17c6 <vfprintf+0x86>
    17b8:	80 33       	cpi	r24, 0x30	; 48
    17ba:	49 f4       	brne	.+18     	; 0x17ce <vfprintf+0x8e>
    17bc:	21 60       	ori	r18, 0x01	; 1
    17be:	2c c0       	rjmp	.+88     	; 0x1818 <vfprintf+0xd8>
    17c0:	22 60       	ori	r18, 0x02	; 2
    17c2:	24 60       	ori	r18, 0x04	; 4
    17c4:	29 c0       	rjmp	.+82     	; 0x1818 <vfprintf+0xd8>
    17c6:	28 60       	ori	r18, 0x08	; 8
    17c8:	27 c0       	rjmp	.+78     	; 0x1818 <vfprintf+0xd8>
    17ca:	20 61       	ori	r18, 0x10	; 16
    17cc:	25 c0       	rjmp	.+74     	; 0x1818 <vfprintf+0xd8>
    17ce:	27 fd       	sbrc	r18, 7
    17d0:	2c c0       	rjmp	.+88     	; 0x182a <vfprintf+0xea>
    17d2:	38 2f       	mov	r19, r24
    17d4:	30 53       	subi	r19, 0x30	; 48
    17d6:	3a 30       	cpi	r19, 0x0A	; 10
    17d8:	98 f4       	brcc	.+38     	; 0x1800 <vfprintf+0xc0>
    17da:	26 ff       	sbrs	r18, 6
    17dc:	08 c0       	rjmp	.+16     	; 0x17ee <vfprintf+0xae>
    17de:	8e 2d       	mov	r24, r14
    17e0:	88 0f       	add	r24, r24
    17e2:	e8 2e       	mov	r14, r24
    17e4:	ee 0c       	add	r14, r14
    17e6:	ee 0c       	add	r14, r14
    17e8:	e8 0e       	add	r14, r24
    17ea:	e3 0e       	add	r14, r19
    17ec:	15 c0       	rjmp	.+42     	; 0x1818 <vfprintf+0xd8>
    17ee:	8f 2d       	mov	r24, r15
    17f0:	88 0f       	add	r24, r24
    17f2:	f8 2e       	mov	r15, r24
    17f4:	ff 0c       	add	r15, r15
    17f6:	ff 0c       	add	r15, r15
    17f8:	f8 0e       	add	r15, r24
    17fa:	f3 0e       	add	r15, r19
    17fc:	20 62       	ori	r18, 0x20	; 32
    17fe:	0c c0       	rjmp	.+24     	; 0x1818 <vfprintf+0xd8>
    1800:	8e 32       	cpi	r24, 0x2E	; 46
    1802:	21 f4       	brne	.+8      	; 0x180c <vfprintf+0xcc>
    1804:	26 fd       	sbrc	r18, 6
    1806:	78 c1       	rjmp	.+752    	; 0x1af8 <vfprintf+0x3b8>
    1808:	20 64       	ori	r18, 0x40	; 64
    180a:	06 c0       	rjmp	.+12     	; 0x1818 <vfprintf+0xd8>
    180c:	8c 36       	cpi	r24, 0x6C	; 108
    180e:	11 f4       	brne	.+4      	; 0x1814 <vfprintf+0xd4>
    1810:	20 68       	ori	r18, 0x80	; 128
    1812:	02 c0       	rjmp	.+4      	; 0x1818 <vfprintf+0xd8>
    1814:	88 36       	cpi	r24, 0x68	; 104
    1816:	49 f4       	brne	.+18     	; 0x182a <vfprintf+0xea>
    1818:	f1 01       	movw	r30, r2
    181a:	93 fd       	sbrc	r25, 3
    181c:	85 91       	lpm	r24, Z+
    181e:	93 ff       	sbrs	r25, 3
    1820:	81 91       	ld	r24, Z+
    1822:	1f 01       	movw	r2, r30
    1824:	88 23       	and	r24, r24
    1826:	09 f0       	breq	.+2      	; 0x182a <vfprintf+0xea>
    1828:	ba cf       	rjmp	.-140    	; 0x179e <vfprintf+0x5e>
    182a:	98 2f       	mov	r25, r24
    182c:	95 54       	subi	r25, 0x45	; 69
    182e:	93 30       	cpi	r25, 0x03	; 3
    1830:	18 f0       	brcs	.+6      	; 0x1838 <vfprintf+0xf8>
    1832:	90 52       	subi	r25, 0x20	; 32
    1834:	93 30       	cpi	r25, 0x03	; 3
    1836:	28 f4       	brcc	.+10     	; 0x1842 <vfprintf+0x102>
    1838:	0c 5f       	subi	r16, 0xFC	; 252
    183a:	1f 4f       	sbci	r17, 0xFF	; 255
    183c:	ff e3       	ldi	r31, 0x3F	; 63
    183e:	f9 83       	std	Y+1, r31	; 0x01
    1840:	0d c0       	rjmp	.+26     	; 0x185c <vfprintf+0x11c>
    1842:	83 36       	cpi	r24, 0x63	; 99
    1844:	31 f0       	breq	.+12     	; 0x1852 <vfprintf+0x112>
    1846:	83 37       	cpi	r24, 0x73	; 115
    1848:	71 f0       	breq	.+28     	; 0x1866 <vfprintf+0x126>
    184a:	83 35       	cpi	r24, 0x53	; 83
    184c:	09 f0       	breq	.+2      	; 0x1850 <vfprintf+0x110>
    184e:	60 c0       	rjmp	.+192    	; 0x1910 <vfprintf+0x1d0>
    1850:	22 c0       	rjmp	.+68     	; 0x1896 <vfprintf+0x156>
    1852:	f8 01       	movw	r30, r16
    1854:	80 81       	ld	r24, Z
    1856:	89 83       	std	Y+1, r24	; 0x01
    1858:	0e 5f       	subi	r16, 0xFE	; 254
    185a:	1f 4f       	sbci	r17, 0xFF	; 255
    185c:	42 01       	movw	r8, r4
    185e:	71 e0       	ldi	r23, 0x01	; 1
    1860:	a7 2e       	mov	r10, r23
    1862:	b1 2c       	mov	r11, r1
    1864:	16 c0       	rjmp	.+44     	; 0x1892 <vfprintf+0x152>
    1866:	62 e0       	ldi	r22, 0x02	; 2
    1868:	66 2e       	mov	r6, r22
    186a:	71 2c       	mov	r7, r1
    186c:	60 0e       	add	r6, r16
    186e:	71 1e       	adc	r7, r17
    1870:	f8 01       	movw	r30, r16
    1872:	80 80       	ld	r8, Z
    1874:	91 80       	ldd	r9, Z+1	; 0x01
    1876:	26 ff       	sbrs	r18, 6
    1878:	03 c0       	rjmp	.+6      	; 0x1880 <vfprintf+0x140>
    187a:	6e 2d       	mov	r22, r14
    187c:	70 e0       	ldi	r23, 0x00	; 0
    187e:	02 c0       	rjmp	.+4      	; 0x1884 <vfprintf+0x144>
    1880:	6f ef       	ldi	r22, 0xFF	; 255
    1882:	7f ef       	ldi	r23, 0xFF	; 255
    1884:	c4 01       	movw	r24, r8
    1886:	2c 87       	std	Y+12, r18	; 0x0c
    1888:	0e 94 92 0d 	call	0x1b24	; 0x1b24 <strnlen>
    188c:	5c 01       	movw	r10, r24
    188e:	83 01       	movw	r16, r6
    1890:	2c 85       	ldd	r18, Y+12	; 0x0c
    1892:	2f 77       	andi	r18, 0x7F	; 127
    1894:	17 c0       	rjmp	.+46     	; 0x18c4 <vfprintf+0x184>
    1896:	52 e0       	ldi	r21, 0x02	; 2
    1898:	65 2e       	mov	r6, r21
    189a:	71 2c       	mov	r7, r1
    189c:	60 0e       	add	r6, r16
    189e:	71 1e       	adc	r7, r17
    18a0:	f8 01       	movw	r30, r16
    18a2:	80 80       	ld	r8, Z
    18a4:	91 80       	ldd	r9, Z+1	; 0x01
    18a6:	26 ff       	sbrs	r18, 6
    18a8:	03 c0       	rjmp	.+6      	; 0x18b0 <vfprintf+0x170>
    18aa:	6e 2d       	mov	r22, r14
    18ac:	70 e0       	ldi	r23, 0x00	; 0
    18ae:	02 c0       	rjmp	.+4      	; 0x18b4 <vfprintf+0x174>
    18b0:	6f ef       	ldi	r22, 0xFF	; 255
    18b2:	7f ef       	ldi	r23, 0xFF	; 255
    18b4:	c4 01       	movw	r24, r8
    18b6:	2c 87       	std	Y+12, r18	; 0x0c
    18b8:	0e 94 87 0d 	call	0x1b0e	; 0x1b0e <strnlen_P>
    18bc:	5c 01       	movw	r10, r24
    18be:	2c 85       	ldd	r18, Y+12	; 0x0c
    18c0:	20 68       	ori	r18, 0x80	; 128
    18c2:	83 01       	movw	r16, r6
    18c4:	23 fd       	sbrc	r18, 3
    18c6:	20 c0       	rjmp	.+64     	; 0x1908 <vfprintf+0x1c8>
    18c8:	08 c0       	rjmp	.+16     	; 0x18da <vfprintf+0x19a>
    18ca:	80 e2       	ldi	r24, 0x20	; 32
    18cc:	90 e0       	ldi	r25, 0x00	; 0
    18ce:	b6 01       	movw	r22, r12
    18d0:	2c 87       	std	Y+12, r18	; 0x0c
    18d2:	0e 94 9d 0d 	call	0x1b3a	; 0x1b3a <fputc>
    18d6:	fa 94       	dec	r15
    18d8:	2c 85       	ldd	r18, Y+12	; 0x0c
    18da:	8f 2d       	mov	r24, r15
    18dc:	90 e0       	ldi	r25, 0x00	; 0
    18de:	a8 16       	cp	r10, r24
    18e0:	b9 06       	cpc	r11, r25
    18e2:	98 f3       	brcs	.-26     	; 0x18ca <vfprintf+0x18a>
    18e4:	11 c0       	rjmp	.+34     	; 0x1908 <vfprintf+0x1c8>
    18e6:	f4 01       	movw	r30, r8
    18e8:	27 fd       	sbrc	r18, 7
    18ea:	85 91       	lpm	r24, Z+
    18ec:	27 ff       	sbrs	r18, 7
    18ee:	81 91       	ld	r24, Z+
    18f0:	4f 01       	movw	r8, r30
    18f2:	90 e0       	ldi	r25, 0x00	; 0
    18f4:	b6 01       	movw	r22, r12
    18f6:	2c 87       	std	Y+12, r18	; 0x0c
    18f8:	0e 94 9d 0d 	call	0x1b3a	; 0x1b3a <fputc>
    18fc:	2c 85       	ldd	r18, Y+12	; 0x0c
    18fe:	f1 10       	cpse	r15, r1
    1900:	fa 94       	dec	r15
    1902:	08 94       	sec
    1904:	a1 08       	sbc	r10, r1
    1906:	b1 08       	sbc	r11, r1
    1908:	a1 14       	cp	r10, r1
    190a:	b1 04       	cpc	r11, r1
    190c:	61 f7       	brne	.-40     	; 0x18e6 <vfprintf+0x1a6>
    190e:	f1 c0       	rjmp	.+482    	; 0x1af2 <vfprintf+0x3b2>
    1910:	84 36       	cpi	r24, 0x64	; 100
    1912:	11 f0       	breq	.+4      	; 0x1918 <vfprintf+0x1d8>
    1914:	89 36       	cpi	r24, 0x69	; 105
    1916:	49 f5       	brne	.+82     	; 0x196a <vfprintf+0x22a>
    1918:	27 ff       	sbrs	r18, 7
    191a:	08 c0       	rjmp	.+16     	; 0x192c <vfprintf+0x1ec>
    191c:	f8 01       	movw	r30, r16
    191e:	60 81       	ld	r22, Z
    1920:	71 81       	ldd	r23, Z+1	; 0x01
    1922:	82 81       	ldd	r24, Z+2	; 0x02
    1924:	93 81       	ldd	r25, Z+3	; 0x03
    1926:	0c 5f       	subi	r16, 0xFC	; 252
    1928:	1f 4f       	sbci	r17, 0xFF	; 255
    192a:	09 c0       	rjmp	.+18     	; 0x193e <vfprintf+0x1fe>
    192c:	f8 01       	movw	r30, r16
    192e:	60 81       	ld	r22, Z
    1930:	71 81       	ldd	r23, Z+1	; 0x01
    1932:	88 27       	eor	r24, r24
    1934:	77 fd       	sbrc	r23, 7
    1936:	80 95       	com	r24
    1938:	98 2f       	mov	r25, r24
    193a:	0e 5f       	subi	r16, 0xFE	; 254
    193c:	1f 4f       	sbci	r17, 0xFF	; 255
    193e:	4f e6       	ldi	r20, 0x6F	; 111
    1940:	b4 2e       	mov	r11, r20
    1942:	b2 22       	and	r11, r18
    1944:	97 ff       	sbrs	r25, 7
    1946:	09 c0       	rjmp	.+18     	; 0x195a <vfprintf+0x21a>
    1948:	90 95       	com	r25
    194a:	80 95       	com	r24
    194c:	70 95       	com	r23
    194e:	61 95       	neg	r22
    1950:	7f 4f       	sbci	r23, 0xFF	; 255
    1952:	8f 4f       	sbci	r24, 0xFF	; 255
    1954:	9f 4f       	sbci	r25, 0xFF	; 255
    1956:	f0 e8       	ldi	r31, 0x80	; 128
    1958:	bf 2a       	or	r11, r31
    195a:	a2 01       	movw	r20, r4
    195c:	2a e0       	ldi	r18, 0x0A	; 10
    195e:	30 e0       	ldi	r19, 0x00	; 0
    1960:	0e 94 c9 0d 	call	0x1b92	; 0x1b92 <__ultoa_invert>
    1964:	78 2e       	mov	r7, r24
    1966:	74 18       	sub	r7, r4
    1968:	45 c0       	rjmp	.+138    	; 0x19f4 <vfprintf+0x2b4>
    196a:	85 37       	cpi	r24, 0x75	; 117
    196c:	31 f4       	brne	.+12     	; 0x197a <vfprintf+0x23a>
    196e:	3f ee       	ldi	r19, 0xEF	; 239
    1970:	b3 2e       	mov	r11, r19
    1972:	b2 22       	and	r11, r18
    1974:	2a e0       	ldi	r18, 0x0A	; 10
    1976:	30 e0       	ldi	r19, 0x00	; 0
    1978:	25 c0       	rjmp	.+74     	; 0x19c4 <vfprintf+0x284>
    197a:	99 ef       	ldi	r25, 0xF9	; 249
    197c:	b9 2e       	mov	r11, r25
    197e:	b2 22       	and	r11, r18
    1980:	8f 36       	cpi	r24, 0x6F	; 111
    1982:	c1 f0       	breq	.+48     	; 0x19b4 <vfprintf+0x274>
    1984:	80 37       	cpi	r24, 0x70	; 112
    1986:	20 f4       	brcc	.+8      	; 0x1990 <vfprintf+0x250>
    1988:	88 35       	cpi	r24, 0x58	; 88
    198a:	09 f0       	breq	.+2      	; 0x198e <vfprintf+0x24e>
    198c:	b5 c0       	rjmp	.+362    	; 0x1af8 <vfprintf+0x3b8>
    198e:	0d c0       	rjmp	.+26     	; 0x19aa <vfprintf+0x26a>
    1990:	80 37       	cpi	r24, 0x70	; 112
    1992:	21 f0       	breq	.+8      	; 0x199c <vfprintf+0x25c>
    1994:	88 37       	cpi	r24, 0x78	; 120
    1996:	09 f0       	breq	.+2      	; 0x199a <vfprintf+0x25a>
    1998:	af c0       	rjmp	.+350    	; 0x1af8 <vfprintf+0x3b8>
    199a:	02 c0       	rjmp	.+4      	; 0x19a0 <vfprintf+0x260>
    199c:	20 e1       	ldi	r18, 0x10	; 16
    199e:	b2 2a       	or	r11, r18
    19a0:	b4 fe       	sbrs	r11, 4
    19a2:	0b c0       	rjmp	.+22     	; 0x19ba <vfprintf+0x27a>
    19a4:	84 e0       	ldi	r24, 0x04	; 4
    19a6:	b8 2a       	or	r11, r24
    19a8:	08 c0       	rjmp	.+16     	; 0x19ba <vfprintf+0x27a>
    19aa:	b4 fe       	sbrs	r11, 4
    19ac:	09 c0       	rjmp	.+18     	; 0x19c0 <vfprintf+0x280>
    19ae:	e6 e0       	ldi	r30, 0x06	; 6
    19b0:	be 2a       	or	r11, r30
    19b2:	06 c0       	rjmp	.+12     	; 0x19c0 <vfprintf+0x280>
    19b4:	28 e0       	ldi	r18, 0x08	; 8
    19b6:	30 e0       	ldi	r19, 0x00	; 0
    19b8:	05 c0       	rjmp	.+10     	; 0x19c4 <vfprintf+0x284>
    19ba:	20 e1       	ldi	r18, 0x10	; 16
    19bc:	30 e0       	ldi	r19, 0x00	; 0
    19be:	02 c0       	rjmp	.+4      	; 0x19c4 <vfprintf+0x284>
    19c0:	20 e1       	ldi	r18, 0x10	; 16
    19c2:	32 e0       	ldi	r19, 0x02	; 2
    19c4:	b7 fe       	sbrs	r11, 7
    19c6:	08 c0       	rjmp	.+16     	; 0x19d8 <vfprintf+0x298>
    19c8:	f8 01       	movw	r30, r16
    19ca:	60 81       	ld	r22, Z
    19cc:	71 81       	ldd	r23, Z+1	; 0x01
    19ce:	82 81       	ldd	r24, Z+2	; 0x02
    19d0:	93 81       	ldd	r25, Z+3	; 0x03
    19d2:	0c 5f       	subi	r16, 0xFC	; 252
    19d4:	1f 4f       	sbci	r17, 0xFF	; 255
    19d6:	07 c0       	rjmp	.+14     	; 0x19e6 <vfprintf+0x2a6>
    19d8:	f8 01       	movw	r30, r16
    19da:	60 81       	ld	r22, Z
    19dc:	71 81       	ldd	r23, Z+1	; 0x01
    19de:	80 e0       	ldi	r24, 0x00	; 0
    19e0:	90 e0       	ldi	r25, 0x00	; 0
    19e2:	0e 5f       	subi	r16, 0xFE	; 254
    19e4:	1f 4f       	sbci	r17, 0xFF	; 255
    19e6:	a2 01       	movw	r20, r4
    19e8:	0e 94 c9 0d 	call	0x1b92	; 0x1b92 <__ultoa_invert>
    19ec:	78 2e       	mov	r7, r24
    19ee:	74 18       	sub	r7, r4
    19f0:	ff e7       	ldi	r31, 0x7F	; 127
    19f2:	bf 22       	and	r11, r31
    19f4:	b6 fe       	sbrs	r11, 6
    19f6:	0b c0       	rjmp	.+22     	; 0x1a0e <vfprintf+0x2ce>
    19f8:	2e ef       	ldi	r18, 0xFE	; 254
    19fa:	b2 22       	and	r11, r18
    19fc:	7e 14       	cp	r7, r14
    19fe:	38 f4       	brcc	.+14     	; 0x1a0e <vfprintf+0x2ce>
    1a00:	b4 fe       	sbrs	r11, 4
    1a02:	07 c0       	rjmp	.+14     	; 0x1a12 <vfprintf+0x2d2>
    1a04:	b2 fc       	sbrc	r11, 2
    1a06:	05 c0       	rjmp	.+10     	; 0x1a12 <vfprintf+0x2d2>
    1a08:	8f ee       	ldi	r24, 0xEF	; 239
    1a0a:	b8 22       	and	r11, r24
    1a0c:	02 c0       	rjmp	.+4      	; 0x1a12 <vfprintf+0x2d2>
    1a0e:	a7 2c       	mov	r10, r7
    1a10:	01 c0       	rjmp	.+2      	; 0x1a14 <vfprintf+0x2d4>
    1a12:	ae 2c       	mov	r10, r14
    1a14:	8b 2d       	mov	r24, r11
    1a16:	90 e0       	ldi	r25, 0x00	; 0
    1a18:	b4 fe       	sbrs	r11, 4
    1a1a:	0d c0       	rjmp	.+26     	; 0x1a36 <vfprintf+0x2f6>
    1a1c:	fe 01       	movw	r30, r28
    1a1e:	e7 0d       	add	r30, r7
    1a20:	f1 1d       	adc	r31, r1
    1a22:	20 81       	ld	r18, Z
    1a24:	20 33       	cpi	r18, 0x30	; 48
    1a26:	19 f4       	brne	.+6      	; 0x1a2e <vfprintf+0x2ee>
    1a28:	e9 ee       	ldi	r30, 0xE9	; 233
    1a2a:	be 22       	and	r11, r30
    1a2c:	09 c0       	rjmp	.+18     	; 0x1a40 <vfprintf+0x300>
    1a2e:	a3 94       	inc	r10
    1a30:	b2 fe       	sbrs	r11, 2
    1a32:	06 c0       	rjmp	.+12     	; 0x1a40 <vfprintf+0x300>
    1a34:	04 c0       	rjmp	.+8      	; 0x1a3e <vfprintf+0x2fe>
    1a36:	86 78       	andi	r24, 0x86	; 134
    1a38:	90 70       	andi	r25, 0x00	; 0
    1a3a:	00 97       	sbiw	r24, 0x00	; 0
    1a3c:	09 f0       	breq	.+2      	; 0x1a40 <vfprintf+0x300>
    1a3e:	a3 94       	inc	r10
    1a40:	8b 2c       	mov	r8, r11
    1a42:	99 24       	eor	r9, r9
    1a44:	b3 fc       	sbrc	r11, 3
    1a46:	14 c0       	rjmp	.+40     	; 0x1a70 <vfprintf+0x330>
    1a48:	b0 fe       	sbrs	r11, 0
    1a4a:	0f c0       	rjmp	.+30     	; 0x1a6a <vfprintf+0x32a>
    1a4c:	af 14       	cp	r10, r15
    1a4e:	28 f4       	brcc	.+10     	; 0x1a5a <vfprintf+0x31a>
    1a50:	e7 2c       	mov	r14, r7
    1a52:	ef 0c       	add	r14, r15
    1a54:	ea 18       	sub	r14, r10
    1a56:	af 2c       	mov	r10, r15
    1a58:	08 c0       	rjmp	.+16     	; 0x1a6a <vfprintf+0x32a>
    1a5a:	e7 2c       	mov	r14, r7
    1a5c:	06 c0       	rjmp	.+12     	; 0x1a6a <vfprintf+0x32a>
    1a5e:	80 e2       	ldi	r24, 0x20	; 32
    1a60:	90 e0       	ldi	r25, 0x00	; 0
    1a62:	b6 01       	movw	r22, r12
    1a64:	0e 94 9d 0d 	call	0x1b3a	; 0x1b3a <fputc>
    1a68:	a3 94       	inc	r10
    1a6a:	af 14       	cp	r10, r15
    1a6c:	c0 f3       	brcs	.-16     	; 0x1a5e <vfprintf+0x31e>
    1a6e:	04 c0       	rjmp	.+8      	; 0x1a78 <vfprintf+0x338>
    1a70:	af 14       	cp	r10, r15
    1a72:	10 f4       	brcc	.+4      	; 0x1a78 <vfprintf+0x338>
    1a74:	fa 18       	sub	r15, r10
    1a76:	01 c0       	rjmp	.+2      	; 0x1a7a <vfprintf+0x33a>
    1a78:	ff 24       	eor	r15, r15
    1a7a:	84 fe       	sbrs	r8, 4
    1a7c:	0f c0       	rjmp	.+30     	; 0x1a9c <vfprintf+0x35c>
    1a7e:	80 e3       	ldi	r24, 0x30	; 48
    1a80:	90 e0       	ldi	r25, 0x00	; 0
    1a82:	b6 01       	movw	r22, r12
    1a84:	0e 94 9d 0d 	call	0x1b3a	; 0x1b3a <fputc>
    1a88:	82 fe       	sbrs	r8, 2
    1a8a:	1f c0       	rjmp	.+62     	; 0x1aca <vfprintf+0x38a>
    1a8c:	81 fe       	sbrs	r8, 1
    1a8e:	03 c0       	rjmp	.+6      	; 0x1a96 <vfprintf+0x356>
    1a90:	88 e5       	ldi	r24, 0x58	; 88
    1a92:	90 e0       	ldi	r25, 0x00	; 0
    1a94:	10 c0       	rjmp	.+32     	; 0x1ab6 <vfprintf+0x376>
    1a96:	88 e7       	ldi	r24, 0x78	; 120
    1a98:	90 e0       	ldi	r25, 0x00	; 0
    1a9a:	0d c0       	rjmp	.+26     	; 0x1ab6 <vfprintf+0x376>
    1a9c:	c4 01       	movw	r24, r8
    1a9e:	86 78       	andi	r24, 0x86	; 134
    1aa0:	90 70       	andi	r25, 0x00	; 0
    1aa2:	00 97       	sbiw	r24, 0x00	; 0
    1aa4:	91 f0       	breq	.+36     	; 0x1aca <vfprintf+0x38a>
    1aa6:	81 fc       	sbrc	r8, 1
    1aa8:	02 c0       	rjmp	.+4      	; 0x1aae <vfprintf+0x36e>
    1aaa:	80 e2       	ldi	r24, 0x20	; 32
    1aac:	01 c0       	rjmp	.+2      	; 0x1ab0 <vfprintf+0x370>
    1aae:	8b e2       	ldi	r24, 0x2B	; 43
    1ab0:	b7 fc       	sbrc	r11, 7
    1ab2:	8d e2       	ldi	r24, 0x2D	; 45
    1ab4:	90 e0       	ldi	r25, 0x00	; 0
    1ab6:	b6 01       	movw	r22, r12
    1ab8:	0e 94 9d 0d 	call	0x1b3a	; 0x1b3a <fputc>
    1abc:	06 c0       	rjmp	.+12     	; 0x1aca <vfprintf+0x38a>
    1abe:	80 e3       	ldi	r24, 0x30	; 48
    1ac0:	90 e0       	ldi	r25, 0x00	; 0
    1ac2:	b6 01       	movw	r22, r12
    1ac4:	0e 94 9d 0d 	call	0x1b3a	; 0x1b3a <fputc>
    1ac8:	ea 94       	dec	r14
    1aca:	7e 14       	cp	r7, r14
    1acc:	c0 f3       	brcs	.-16     	; 0x1abe <vfprintf+0x37e>
    1ace:	7a 94       	dec	r7
    1ad0:	f2 01       	movw	r30, r4
    1ad2:	e7 0d       	add	r30, r7
    1ad4:	f1 1d       	adc	r31, r1
    1ad6:	80 81       	ld	r24, Z
    1ad8:	90 e0       	ldi	r25, 0x00	; 0
    1ada:	b6 01       	movw	r22, r12
    1adc:	0e 94 9d 0d 	call	0x1b3a	; 0x1b3a <fputc>
    1ae0:	77 20       	and	r7, r7
    1ae2:	a9 f7       	brne	.-22     	; 0x1ace <vfprintf+0x38e>
    1ae4:	06 c0       	rjmp	.+12     	; 0x1af2 <vfprintf+0x3b2>
    1ae6:	80 e2       	ldi	r24, 0x20	; 32
    1ae8:	90 e0       	ldi	r25, 0x00	; 0
    1aea:	b6 01       	movw	r22, r12
    1aec:	0e 94 9d 0d 	call	0x1b3a	; 0x1b3a <fputc>
    1af0:	fa 94       	dec	r15
    1af2:	ff 20       	and	r15, r15
    1af4:	c1 f7       	brne	.-16     	; 0x1ae6 <vfprintf+0x3a6>
    1af6:	37 ce       	rjmp	.-914    	; 0x1766 <vfprintf+0x26>
    1af8:	f6 01       	movw	r30, r12
    1afa:	26 81       	ldd	r18, Z+6	; 0x06
    1afc:	37 81       	ldd	r19, Z+7	; 0x07
    1afe:	02 c0       	rjmp	.+4      	; 0x1b04 <vfprintf+0x3c4>
    1b00:	2f ef       	ldi	r18, 0xFF	; 255
    1b02:	3f ef       	ldi	r19, 0xFF	; 255
    1b04:	c9 01       	movw	r24, r18
    1b06:	2c 96       	adiw	r28, 0x0c	; 12
    1b08:	e2 e1       	ldi	r30, 0x12	; 18
    1b0a:	0c 94 43 0e 	jmp	0x1c86	; 0x1c86 <__epilogue_restores__>

00001b0e <strnlen_P>:
    1b0e:	fc 01       	movw	r30, r24
    1b10:	05 90       	lpm	r0, Z+
    1b12:	61 50       	subi	r22, 0x01	; 1
    1b14:	70 40       	sbci	r23, 0x00	; 0
    1b16:	01 10       	cpse	r0, r1
    1b18:	d8 f7       	brcc	.-10     	; 0x1b10 <strnlen_P+0x2>
    1b1a:	80 95       	com	r24
    1b1c:	90 95       	com	r25
    1b1e:	8e 0f       	add	r24, r30
    1b20:	9f 1f       	adc	r25, r31
    1b22:	08 95       	ret

00001b24 <strnlen>:
    1b24:	fc 01       	movw	r30, r24
    1b26:	61 50       	subi	r22, 0x01	; 1
    1b28:	70 40       	sbci	r23, 0x00	; 0
    1b2a:	01 90       	ld	r0, Z+
    1b2c:	01 10       	cpse	r0, r1
    1b2e:	d8 f7       	brcc	.-10     	; 0x1b26 <strnlen+0x2>
    1b30:	80 95       	com	r24
    1b32:	90 95       	com	r25
    1b34:	8e 0f       	add	r24, r30
    1b36:	9f 1f       	adc	r25, r31
    1b38:	08 95       	ret

00001b3a <fputc>:
    1b3a:	0f 93       	push	r16
    1b3c:	1f 93       	push	r17
    1b3e:	cf 93       	push	r28
    1b40:	df 93       	push	r29
    1b42:	8c 01       	movw	r16, r24
    1b44:	eb 01       	movw	r28, r22
    1b46:	8b 81       	ldd	r24, Y+3	; 0x03
    1b48:	81 ff       	sbrs	r24, 1
    1b4a:	1b c0       	rjmp	.+54     	; 0x1b82 <fputc+0x48>
    1b4c:	82 ff       	sbrs	r24, 2
    1b4e:	0d c0       	rjmp	.+26     	; 0x1b6a <fputc+0x30>
    1b50:	2e 81       	ldd	r18, Y+6	; 0x06
    1b52:	3f 81       	ldd	r19, Y+7	; 0x07
    1b54:	8c 81       	ldd	r24, Y+4	; 0x04
    1b56:	9d 81       	ldd	r25, Y+5	; 0x05
    1b58:	28 17       	cp	r18, r24
    1b5a:	39 07       	cpc	r19, r25
    1b5c:	64 f4       	brge	.+24     	; 0x1b76 <fputc+0x3c>
    1b5e:	e8 81       	ld	r30, Y
    1b60:	f9 81       	ldd	r31, Y+1	; 0x01
    1b62:	01 93       	st	Z+, r16
    1b64:	f9 83       	std	Y+1, r31	; 0x01
    1b66:	e8 83       	st	Y, r30
    1b68:	06 c0       	rjmp	.+12     	; 0x1b76 <fputc+0x3c>
    1b6a:	e8 85       	ldd	r30, Y+8	; 0x08
    1b6c:	f9 85       	ldd	r31, Y+9	; 0x09
    1b6e:	80 2f       	mov	r24, r16
    1b70:	09 95       	icall
    1b72:	00 97       	sbiw	r24, 0x00	; 0
    1b74:	31 f4       	brne	.+12     	; 0x1b82 <fputc+0x48>
    1b76:	8e 81       	ldd	r24, Y+6	; 0x06
    1b78:	9f 81       	ldd	r25, Y+7	; 0x07
    1b7a:	01 96       	adiw	r24, 0x01	; 1
    1b7c:	9f 83       	std	Y+7, r25	; 0x07
    1b7e:	8e 83       	std	Y+6, r24	; 0x06
    1b80:	02 c0       	rjmp	.+4      	; 0x1b86 <fputc+0x4c>
    1b82:	0f ef       	ldi	r16, 0xFF	; 255
    1b84:	1f ef       	ldi	r17, 0xFF	; 255
    1b86:	c8 01       	movw	r24, r16
    1b88:	df 91       	pop	r29
    1b8a:	cf 91       	pop	r28
    1b8c:	1f 91       	pop	r17
    1b8e:	0f 91       	pop	r16
    1b90:	08 95       	ret

00001b92 <__ultoa_invert>:
    1b92:	fa 01       	movw	r30, r20
    1b94:	aa 27       	eor	r26, r26
    1b96:	28 30       	cpi	r18, 0x08	; 8
    1b98:	51 f1       	breq	.+84     	; 0x1bee <__ultoa_invert+0x5c>
    1b9a:	20 31       	cpi	r18, 0x10	; 16
    1b9c:	81 f1       	breq	.+96     	; 0x1bfe <__ultoa_invert+0x6c>
    1b9e:	e8 94       	clt
    1ba0:	6f 93       	push	r22
    1ba2:	6e 7f       	andi	r22, 0xFE	; 254
    1ba4:	6e 5f       	subi	r22, 0xFE	; 254
    1ba6:	7f 4f       	sbci	r23, 0xFF	; 255
    1ba8:	8f 4f       	sbci	r24, 0xFF	; 255
    1baa:	9f 4f       	sbci	r25, 0xFF	; 255
    1bac:	af 4f       	sbci	r26, 0xFF	; 255
    1bae:	b1 e0       	ldi	r27, 0x01	; 1
    1bb0:	3e d0       	rcall	.+124    	; 0x1c2e <__ultoa_invert+0x9c>
    1bb2:	b4 e0       	ldi	r27, 0x04	; 4
    1bb4:	3c d0       	rcall	.+120    	; 0x1c2e <__ultoa_invert+0x9c>
    1bb6:	67 0f       	add	r22, r23
    1bb8:	78 1f       	adc	r23, r24
    1bba:	89 1f       	adc	r24, r25
    1bbc:	9a 1f       	adc	r25, r26
    1bbe:	a1 1d       	adc	r26, r1
    1bc0:	68 0f       	add	r22, r24
    1bc2:	79 1f       	adc	r23, r25
    1bc4:	8a 1f       	adc	r24, r26
    1bc6:	91 1d       	adc	r25, r1
    1bc8:	a1 1d       	adc	r26, r1
    1bca:	6a 0f       	add	r22, r26
    1bcc:	71 1d       	adc	r23, r1
    1bce:	81 1d       	adc	r24, r1
    1bd0:	91 1d       	adc	r25, r1
    1bd2:	a1 1d       	adc	r26, r1
    1bd4:	20 d0       	rcall	.+64     	; 0x1c16 <__ultoa_invert+0x84>
    1bd6:	09 f4       	brne	.+2      	; 0x1bda <__ultoa_invert+0x48>
    1bd8:	68 94       	set
    1bda:	3f 91       	pop	r19
    1bdc:	2a e0       	ldi	r18, 0x0A	; 10
    1bde:	26 9f       	mul	r18, r22
    1be0:	11 24       	eor	r1, r1
    1be2:	30 19       	sub	r19, r0
    1be4:	30 5d       	subi	r19, 0xD0	; 208
    1be6:	31 93       	st	Z+, r19
    1be8:	de f6       	brtc	.-74     	; 0x1ba0 <__ultoa_invert+0xe>
    1bea:	cf 01       	movw	r24, r30
    1bec:	08 95       	ret
    1bee:	46 2f       	mov	r20, r22
    1bf0:	47 70       	andi	r20, 0x07	; 7
    1bf2:	40 5d       	subi	r20, 0xD0	; 208
    1bf4:	41 93       	st	Z+, r20
    1bf6:	b3 e0       	ldi	r27, 0x03	; 3
    1bf8:	0f d0       	rcall	.+30     	; 0x1c18 <__ultoa_invert+0x86>
    1bfa:	c9 f7       	brne	.-14     	; 0x1bee <__ultoa_invert+0x5c>
    1bfc:	f6 cf       	rjmp	.-20     	; 0x1bea <__ultoa_invert+0x58>
    1bfe:	46 2f       	mov	r20, r22
    1c00:	4f 70       	andi	r20, 0x0F	; 15
    1c02:	40 5d       	subi	r20, 0xD0	; 208
    1c04:	4a 33       	cpi	r20, 0x3A	; 58
    1c06:	18 f0       	brcs	.+6      	; 0x1c0e <__ultoa_invert+0x7c>
    1c08:	49 5d       	subi	r20, 0xD9	; 217
    1c0a:	31 fd       	sbrc	r19, 1
    1c0c:	40 52       	subi	r20, 0x20	; 32
    1c0e:	41 93       	st	Z+, r20
    1c10:	02 d0       	rcall	.+4      	; 0x1c16 <__ultoa_invert+0x84>
    1c12:	a9 f7       	brne	.-22     	; 0x1bfe <__ultoa_invert+0x6c>
    1c14:	ea cf       	rjmp	.-44     	; 0x1bea <__ultoa_invert+0x58>
    1c16:	b4 e0       	ldi	r27, 0x04	; 4
    1c18:	a6 95       	lsr	r26
    1c1a:	97 95       	ror	r25
    1c1c:	87 95       	ror	r24
    1c1e:	77 95       	ror	r23
    1c20:	67 95       	ror	r22
    1c22:	ba 95       	dec	r27
    1c24:	c9 f7       	brne	.-14     	; 0x1c18 <__ultoa_invert+0x86>
    1c26:	00 97       	sbiw	r24, 0x00	; 0
    1c28:	61 05       	cpc	r22, r1
    1c2a:	71 05       	cpc	r23, r1
    1c2c:	08 95       	ret
    1c2e:	9b 01       	movw	r18, r22
    1c30:	ac 01       	movw	r20, r24
    1c32:	0a 2e       	mov	r0, r26
    1c34:	06 94       	lsr	r0
    1c36:	57 95       	ror	r21
    1c38:	47 95       	ror	r20
    1c3a:	37 95       	ror	r19
    1c3c:	27 95       	ror	r18
    1c3e:	ba 95       	dec	r27
    1c40:	c9 f7       	brne	.-14     	; 0x1c34 <__ultoa_invert+0xa2>
    1c42:	62 0f       	add	r22, r18
    1c44:	73 1f       	adc	r23, r19
    1c46:	84 1f       	adc	r24, r20
    1c48:	95 1f       	adc	r25, r21
    1c4a:	a0 1d       	adc	r26, r0
    1c4c:	08 95       	ret

00001c4e <__prologue_saves__>:
    1c4e:	2f 92       	push	r2
    1c50:	3f 92       	push	r3
    1c52:	4f 92       	push	r4
    1c54:	5f 92       	push	r5
    1c56:	6f 92       	push	r6
    1c58:	7f 92       	push	r7
    1c5a:	8f 92       	push	r8
    1c5c:	9f 92       	push	r9
    1c5e:	af 92       	push	r10
    1c60:	bf 92       	push	r11
    1c62:	cf 92       	push	r12
    1c64:	df 92       	push	r13
    1c66:	ef 92       	push	r14
    1c68:	ff 92       	push	r15
    1c6a:	0f 93       	push	r16
    1c6c:	1f 93       	push	r17
    1c6e:	cf 93       	push	r28
    1c70:	df 93       	push	r29
    1c72:	cd b7       	in	r28, 0x3d	; 61
    1c74:	de b7       	in	r29, 0x3e	; 62
    1c76:	ca 1b       	sub	r28, r26
    1c78:	db 0b       	sbc	r29, r27
    1c7a:	0f b6       	in	r0, 0x3f	; 63
    1c7c:	f8 94       	cli
    1c7e:	de bf       	out	0x3e, r29	; 62
    1c80:	0f be       	out	0x3f, r0	; 63
    1c82:	cd bf       	out	0x3d, r28	; 61
    1c84:	09 94       	ijmp

00001c86 <__epilogue_restores__>:
    1c86:	2a 88       	ldd	r2, Y+18	; 0x12
    1c88:	39 88       	ldd	r3, Y+17	; 0x11
    1c8a:	48 88       	ldd	r4, Y+16	; 0x10
    1c8c:	5f 84       	ldd	r5, Y+15	; 0x0f
    1c8e:	6e 84       	ldd	r6, Y+14	; 0x0e
    1c90:	7d 84       	ldd	r7, Y+13	; 0x0d
    1c92:	8c 84       	ldd	r8, Y+12	; 0x0c
    1c94:	9b 84       	ldd	r9, Y+11	; 0x0b
    1c96:	aa 84       	ldd	r10, Y+10	; 0x0a
    1c98:	b9 84       	ldd	r11, Y+9	; 0x09
    1c9a:	c8 84       	ldd	r12, Y+8	; 0x08
    1c9c:	df 80       	ldd	r13, Y+7	; 0x07
    1c9e:	ee 80       	ldd	r14, Y+6	; 0x06
    1ca0:	fd 80       	ldd	r15, Y+5	; 0x05
    1ca2:	0c 81       	ldd	r16, Y+4	; 0x04
    1ca4:	1b 81       	ldd	r17, Y+3	; 0x03
    1ca6:	aa 81       	ldd	r26, Y+2	; 0x02
    1ca8:	b9 81       	ldd	r27, Y+1	; 0x01
    1caa:	ce 0f       	add	r28, r30
    1cac:	d1 1d       	adc	r29, r1
    1cae:	0f b6       	in	r0, 0x3f	; 63
    1cb0:	f8 94       	cli
    1cb2:	de bf       	out	0x3e, r29	; 62
    1cb4:	0f be       	out	0x3f, r0	; 63
    1cb6:	cd bf       	out	0x3d, r28	; 61
    1cb8:	ed 01       	movw	r28, r26
    1cba:	08 95       	ret

00001cbc <_exit>:
    1cbc:	f8 94       	cli

00001cbe <__stop_program>:
    1cbe:	ff cf       	rjmp	.-2      	; 0x1cbe <__stop_program>
