TimeQuest Timing Analyzer report for Uni_Projektas
Wed Feb 01 21:41:20 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'CLK'
 13. Slow Model Hold: 'CLK'
 14. Slow Model Minimum Pulse Width: 'CLK'
 15. Slow Model Minimum Pulse Width: 'SYNC'
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Fast Model Setup Summary
 19. Fast Model Hold Summary
 20. Fast Model Recovery Summary
 21. Fast Model Removal Summary
 22. Fast Model Minimum Pulse Width Summary
 23. Fast Model Setup: 'CLK'
 24. Fast Model Hold: 'CLK'
 25. Fast Model Minimum Pulse Width: 'CLK'
 26. Fast Model Minimum Pulse Width: 'SYNC'
 27. Clock to Output Times
 28. Minimum Clock to Output Times
 29. Multicorner Timing Analysis Summary
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Setup Transfers
 33. Hold Transfers
 34. Report TCCS
 35. Report RSKM
 36. Unconstrained Paths
 37. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Uni_Projektas                                                     ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5T144C8                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------+
; SDC File List                                         ;
+-------------------+--------+--------------------------+
; SDC File Path     ; Status ; Read at                  ;
+-------------------+--------+--------------------------+
; Uni_Projektas.sdc ; OK     ; Wed Feb 01 21:41:19 2023 ;
+-------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                           ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets  ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+
; CLK        ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK }  ;
; SYNC       ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { SYNC } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+


+-------------------------------------------------+
; Slow Model Fmax Summary                         ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 51.08 MHz ; 51.08 MHz       ; CLK        ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------+
; Slow Model Setup Summary      ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLK   ; 0.424 ; 0.000         ;
+-------+-------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLK   ; 0.499 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; CLK   ; 6.933  ; 0.000                 ;
; SYNC  ; 36.000 ; 0.000                 ;
+-------+--------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLK'                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                   ; To Node                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.424 ; ADC_Manager:ADC_Manager1|main_state.finding_bits                                            ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; 0.007      ; 19.623     ;
; 0.510 ; ADC_Manager:ADC_Manager1|main_state.finding_bits                                            ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; 0.007      ; 19.537     ;
; 0.607 ; ADC_Manager:ADC_Manager1|main_state.finding_preambule                                       ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; 0.007      ; 19.440     ;
; 0.664 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.099     ; 19.277     ;
; 0.693 ; ADC_Manager:ADC_Manager1|main_state.finding_preambule                                       ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; 0.007      ; 19.354     ;
; 0.700 ; ADC_Manager:ADC_Manager1|main_state.finding_bits                                            ; Correlation_function:corr_long|Correlation_Gate:gate6|output[16] ; CLK          ; CLK         ; 20.000       ; 0.007      ; 19.347     ;
; 0.750 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.099     ; 19.191     ;
; 0.765 ; Correlation_function:corr_long|f                                                            ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; 0.007      ; 19.282     ;
; 0.774 ; ADC_Manager:ADC_Manager1|main_state.finding_bits                                            ; Correlation_function:corr_long|Correlation_Gate:gate5|output[18] ; CLK          ; CLK         ; 20.000       ; 0.033      ; 19.299     ;
; 0.775 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.099     ; 19.166     ;
; 0.786 ; ADC_Manager:ADC_Manager1|main_state.finding_bits                                            ; Correlation_function:corr_long|Correlation_Gate:gate6|output[15] ; CLK          ; CLK         ; 20.000       ; 0.007      ; 19.261     ;
; 0.812 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[25]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.104     ; 19.124     ;
; 0.821 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[113] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.078     ; 19.141     ;
; 0.851 ; Correlation_function:corr_long|f                                                            ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; 0.007      ; 19.196     ;
; 0.860 ; ADC_Manager:ADC_Manager1|main_state.finding_bits                                            ; Correlation_function:corr_long|Correlation_Gate:gate5|output[17] ; CLK          ; CLK         ; 20.000       ; 0.033      ; 19.213     ;
; 0.861 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.099     ; 19.080     ;
; 0.872 ; ADC_Manager:ADC_Manager1|main_state.finding_bits                                            ; Correlation_function:corr_long|Correlation_Gate:gate6|output[14] ; CLK          ; CLK         ; 20.000       ; 0.007      ; 19.175     ;
; 0.883 ; ADC_Manager:ADC_Manager1|main_state.finding_preambule                                       ; Correlation_function:corr_long|Correlation_Gate:gate6|output[16] ; CLK          ; CLK         ; 20.000       ; 0.007      ; 19.164     ;
; 0.898 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[25]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.104     ; 19.038     ;
; 0.899 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[24]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.104     ; 19.037     ;
; 0.907 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[113] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.078     ; 19.055     ;
; 0.915 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[123] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.103     ; 19.022     ;
; 0.927 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[48]  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[18] ; CLK          ; CLK         ; 20.000       ; -0.073     ; 19.040     ;
; 0.940 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[16] ; CLK          ; CLK         ; 20.000       ; -0.099     ; 19.001     ;
; 0.957 ; ADC_Manager:ADC_Manager1|main_state.finding_preambule                                       ; Correlation_function:corr_long|Correlation_Gate:gate5|output[18] ; CLK          ; CLK         ; 20.000       ; 0.033      ; 19.116     ;
; 0.958 ; ADC_Manager:ADC_Manager1|main_state.finding_bits                                            ; Correlation_function:corr_long|Correlation_Gate:gate6|output[13] ; CLK          ; CLK         ; 20.000       ; 0.007      ; 19.089     ;
; 0.969 ; ADC_Manager:ADC_Manager1|main_state.finding_preambule                                       ; Correlation_function:corr_long|Correlation_Gate:gate6|output[15] ; CLK          ; CLK         ; 20.000       ; 0.007      ; 19.078     ;
; 0.985 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[24]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.104     ; 18.951     ;
; 1.001 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[123] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.103     ; 18.936     ;
; 1.005 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[96]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.100     ; 18.935     ;
; 1.013 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[112] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.078     ; 18.949     ;
; 1.013 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[48]  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[17] ; CLK          ; CLK         ; 20.000       ; -0.073     ; 18.954     ;
; 1.025 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[114] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.078     ; 18.937     ;
; 1.026 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[15] ; CLK          ; CLK         ; 20.000       ; -0.099     ; 18.915     ;
; 1.038 ; Correlation_function:corr_long|f                                                            ; Correlation_function:corr_long|Correlation_Gate:gate5|output[18] ; CLK          ; CLK         ; 20.000       ; 0.033      ; 19.035     ;
; 1.041 ; Correlation_function:corr_long|f                                                            ; Correlation_function:corr_long|Correlation_Gate:gate6|output[16] ; CLK          ; CLK         ; 20.000       ; 0.007      ; 19.006     ;
; 1.043 ; ADC_Manager:ADC_Manager1|main_state.finding_preambule                                       ; Correlation_function:corr_long|Correlation_Gate:gate5|output[17] ; CLK          ; CLK         ; 20.000       ; 0.033      ; 19.030     ;
; 1.044 ; ADC_Manager:ADC_Manager1|main_state.finding_bits                                            ; Correlation_function:corr_long|Correlation_Gate:gate6|output[12] ; CLK          ; CLK         ; 20.000       ; 0.007      ; 19.003     ;
; 1.050 ; ADC_Manager:ADC_Manager1|main_state.finding_bits                                            ; Correlation_function:corr_long|Correlation_Gate:gate5|output[16] ; CLK          ; CLK         ; 20.000       ; 0.033      ; 19.023     ;
; 1.051 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[16] ; CLK          ; CLK         ; 20.000       ; -0.099     ; 18.890     ;
; 1.055 ; ADC_Manager:ADC_Manager1|main_state.finding_preambule                                       ; Correlation_function:corr_long|Correlation_Gate:gate6|output[14] ; CLK          ; CLK         ; 20.000       ; 0.007      ; 18.992     ;
; 1.069 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[114] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.092     ; 18.879     ;
; 1.082 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[52]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.109     ; 18.849     ;
; 1.087 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[40]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.086     ; 18.867     ;
; 1.088 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[25]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[16] ; CLK          ; CLK         ; 20.000       ; -0.104     ; 18.848     ;
; 1.091 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[96]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.100     ; 18.849     ;
; 1.097 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[113] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[16] ; CLK          ; CLK         ; 20.000       ; -0.078     ; 18.865     ;
; 1.099 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[112] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.078     ; 18.863     ;
; 1.102 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[122] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.092     ; 18.846     ;
; 1.111 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[114] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.078     ; 18.851     ;
; 1.112 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[14] ; CLK          ; CLK         ; 20.000       ; -0.099     ; 18.829     ;
; 1.113 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[43]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.084     ; 18.843     ;
; 1.124 ; Correlation_function:corr_long|f                                                            ; Correlation_function:corr_long|Correlation_Gate:gate5|output[17] ; CLK          ; CLK         ; 20.000       ; 0.033      ; 18.949     ;
; 1.127 ; Correlation_function:corr_long|f                                                            ; Correlation_function:corr_long|Correlation_Gate:gate6|output[15] ; CLK          ; CLK         ; 20.000       ; 0.007      ; 18.920     ;
; 1.130 ; ADC_Manager:ADC_Manager1|main_state.finding_bits                                            ; Correlation_function:corr_long|Correlation_Gate:gate6|output[11] ; CLK          ; CLK         ; 20.000       ; 0.007      ; 18.917     ;
; 1.136 ; ADC_Manager:ADC_Manager1|main_state.finding_bits                                            ; Correlation_function:corr_long|Correlation_Gate:gate5|output[15] ; CLK          ; CLK         ; 20.000       ; 0.033      ; 18.937     ;
; 1.137 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[15] ; CLK          ; CLK         ; 20.000       ; -0.099     ; 18.804     ;
; 1.140 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[56]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.086     ; 18.814     ;
; 1.141 ; ADC_Manager:ADC_Manager1|main_state.finding_preambule                                       ; Correlation_function:corr_long|Correlation_Gate:gate6|output[13] ; CLK          ; CLK         ; 20.000       ; 0.007      ; 18.906     ;
; 1.145 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[65]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.086     ; 18.809     ;
; 1.155 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[114] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.092     ; 18.793     ;
; 1.161 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[50]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.105     ; 18.774     ;
; 1.168 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[52]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.109     ; 18.763     ;
; 1.173 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[40]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.086     ; 18.781     ;
; 1.174 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[25]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[15] ; CLK          ; CLK         ; 20.000       ; -0.104     ; 18.762     ;
; 1.175 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[24]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[16] ; CLK          ; CLK         ; 20.000       ; -0.104     ; 18.761     ;
; 1.178 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[44]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.094     ; 18.768     ;
; 1.179 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[26]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.104     ; 18.757     ;
; 1.183 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[113] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[15] ; CLK          ; CLK         ; 20.000       ; -0.078     ; 18.779     ;
; 1.188 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[122] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.092     ; 18.760     ;
; 1.188 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[58]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.084     ; 18.768     ;
; 1.191 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[123] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[16] ; CLK          ; CLK         ; 20.000       ; -0.103     ; 18.746     ;
; 1.198 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[13] ; CLK          ; CLK         ; 20.000       ; -0.099     ; 18.743     ;
; 1.199 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[43]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.084     ; 18.757     ;
; 1.203 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[48]  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[16] ; CLK          ; CLK         ; 20.000       ; -0.073     ; 18.764     ;
; 1.216 ; ADC_Manager:ADC_Manager1|main_state.finding_bits                                            ; Correlation_function:corr_long|Correlation_Gate:gate6|output[10] ; CLK          ; CLK         ; 20.000       ; 0.007      ; 18.831     ;
; 1.217 ; Correlation_function:corr_long|f                                                            ; Correlation_function:corr_long|Correlation_Gate:gate6|output[14] ; CLK          ; CLK         ; 20.000       ; 0.007      ; 18.830     ;
; 1.222 ; ADC_Manager:ADC_Manager1|main_state.finding_bits                                            ; Correlation_function:corr_long|Correlation_Gate:gate5|output[14] ; CLK          ; CLK         ; 20.000       ; 0.033      ; 18.851     ;
; 1.223 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[14] ; CLK          ; CLK         ; 20.000       ; -0.099     ; 18.718     ;
; 1.226 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[56]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.086     ; 18.728     ;
; 1.227 ; ADC_Manager:ADC_Manager1|main_state.finding_preambule                                       ; Correlation_function:corr_long|Correlation_Gate:gate6|output[12] ; CLK          ; CLK         ; 20.000       ; 0.007      ; 18.820     ;
; 1.231 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[65]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.086     ; 18.723     ;
; 1.233 ; ADC_Manager:ADC_Manager1|main_state.finding_preambule                                       ; Correlation_function:corr_long|Correlation_Gate:gate5|output[16] ; CLK          ; CLK         ; 20.000       ; 0.033      ; 18.840     ;
; 1.244 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[112] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.092     ; 18.704     ;
; 1.247 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[122] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.099     ; 18.694     ;
; 1.247 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[50]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.105     ; 18.688     ;
; 1.252 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[40]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.084     ; 18.704     ;
; 1.261 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[88]  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[18] ; CLK          ; CLK         ; 20.000       ; -0.083     ; 18.696     ;
; 1.261 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[24]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[15] ; CLK          ; CLK         ; 20.000       ; -0.104     ; 18.675     ;
; 1.264 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[44]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.094     ; 18.682     ;
; 1.264 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[25]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[14] ; CLK          ; CLK         ; 20.000       ; -0.104     ; 18.672     ;
; 1.265 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[26]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.104     ; 18.671     ;
; 1.266 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[116] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.100     ; 18.674     ;
; 1.269 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[113] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[14] ; CLK          ; CLK         ; 20.000       ; -0.078     ; 18.693     ;
; 1.269 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[20]  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[18] ; CLK          ; CLK         ; 20.000       ; -0.052     ; 18.719     ;
; 1.274 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[58]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.084     ; 18.682     ;
; 1.277 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[123] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[15] ; CLK          ; CLK         ; 20.000       ; -0.103     ; 18.660     ;
; 1.281 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[96]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[16] ; CLK          ; CLK         ; 20.000       ; -0.100     ; 18.659     ;
; 1.284 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[113] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.092     ; 18.664     ;
; 1.284 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[12] ; CLK          ; CLK         ; 20.000       ; -0.099     ; 18.657     ;
+-------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                ; To Node                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.499 ; ADC_Manager:ADC_Manager1|c_short_func_input_index[1]                                                                                                                     ; ADC_Manager:ADC_Manager1|c_short_func_input_index[1]                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_short_func_input_index[2]                                                                                                                     ; ADC_Manager:ADC_Manager1|c_short_func_input_index[2]                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_short_func_input_index[3]                                                                                                                     ; ADC_Manager:ADC_Manager1|c_short_func_input_index[3]                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|ram_counter[0]                                                                                                                                  ; ADC_Manager:ADC_Manager1|ram_counter[0]                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Clock_divider:clock_divider1|counter[0]                                                                                                                                  ; Clock_divider:clock_divider1|counter[0]                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Clock_divider:clock_divider1|counter[2]                                                                                                                                  ; Clock_divider:clock_divider1|counter[2]                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|main_state.waiting_after                                                                                                                        ; ADC_Manager:ADC_Manager1|main_state.waiting_after                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|main_state.finding_preambule                                                                                                                    ; ADC_Manager:ADC_Manager1|main_state.finding_preambule                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Correlation_function:corr_long|f                                                                                                                                         ; Correlation_function:corr_long|f                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|main_state.waiting_preambule                                                                                                                    ; ADC_Manager:ADC_Manager1|main_state.waiting_preambule                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_short_func_input_index[0]                                                                                                                     ; ADC_Manager:ADC_Manager1|c_short_func_input_index[0]                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|DATA_DONE                                                                                                                                       ; ADC_Manager:ADC_Manager1|DATA_DONE                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                 ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                               ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                        ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                               ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full      ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|data_buffer[3]                                                                                                                                  ; ADC_Manager:ADC_Manager1|data_buffer[3]                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|data_buffer[5]                                                                                                                                  ; ADC_Manager:ADC_Manager1|data_buffer[5]                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|data_buffer[2]                                                                                                                                  ; ADC_Manager:ADC_Manager1|data_buffer[2]                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|data_buffer[4]                                                                                                                                  ; ADC_Manager:ADC_Manager1|data_buffer[4]                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.736 ; ADC_Manager:ADC_Manager1|c_preamb_func[49][3]                                                                                                                            ; ADC_Manager:ADC_Manager1|c_long_func_input[49][3]                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.042      ;
; 0.738 ; ADC_Manager:ADC_Manager1|c_preamb_func[48][6]                                                                                                                            ; ADC_Manager:ADC_Manager1|c_long_func_input[48][6]                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.044      ;
; 0.741 ; ADC_Manager:ADC_Manager1|c_preamb_func[47][2]                                                                                                                            ; ADC_Manager:ADC_Manager1|c_long_func_input[47][2]                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.047      ;
; 0.741 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]     ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.047      ;
; 0.748 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[3]           ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[3]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.054      ;
; 0.753 ; ADC_Manager:ADC_Manager1|ram_counter[31]                                                                                                                                 ; ADC_Manager:ADC_Manager1|ram_counter[31]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; Clock_divider:clock_divider1|counter[15]                                                                                                                                 ; Clock_divider:clock_divider1|counter[15]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; ADC_Manager:ADC_Manager1|data_counts[31]                                                                                                                                 ; ADC_Manager:ADC_Manager1|data_counts[31]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[15]                                                                                             ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[15]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.059      ;
; 0.758 ; Clock_divider:clock_divider1|counter[2]                                                                                                                                  ; Clock_divider:clock_divider1|counter[0]                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.064      ;
; 0.763 ; UART_Controller:UART_Controller_1|curr_state.reading_fifo1                                                                                                               ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.069      ;
; 0.765 ; ADC_Manager:ADC_Manager1|main_state.finding_preambule                                                                                                                    ; ADC_Manager:ADC_Manager1|c_long_func_input[47][0]                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.071      ;
; 0.769 ; ADC_Manager:ADC_Manager1|main_state.sending_bits                                                                                                                         ; ADC_Manager:ADC_Manager1|main_state.waiting_after                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.075      ;
; 0.903 ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                 ; UART_Controller:UART_Controller_1|curr_state.transmiting                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.209      ;
; 0.906 ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                               ; UART_Controller:UART_Controller_1|curr_state.reading_fifo2                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.212      ;
; 0.912 ; ADC_Manager:ADC_Manager1|c_preamb_func[48][2]                                                                                                                            ; ADC_Manager:ADC_Manager1|c_long_func_input[48][2]                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.218      ;
; 0.913 ; ADC_Manager:ADC_Manager1|c_preamb_func[47][6]                                                                                                                            ; ADC_Manager:ADC_Manager1|c_long_func_input[47][6]                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.219      ;
; 0.914 ; ADC_Manager:ADC_Manager1|c_preamb_func[46][1]                                                                                                                            ; ADC_Manager:ADC_Manager1|c_long_func_input[46][1]                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.220      ;
; 0.919 ; ADC_Manager:ADC_Manager1|c_preamb_func[47][7]                                                                                                                            ; ADC_Manager:ADC_Manager1|c_long_func_input[47][7]                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.225      ;
; 0.924 ; ADC_Manager:ADC_Manager1|c_preamb_func[49][5]                                                                                                                            ; ADC_Manager:ADC_Manager1|c_long_func_input[49][5]                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.230      ;
; 0.999 ; ADC_Manager:ADC_Manager1|RAM_ADDRESS_BUS[5]                                                                                                                              ; wizard_ram:wizard_ram_1|altsyncram:altsyncram_component|altsyncram_i0d1:auto_generated|ram_block1a0~porta_address_reg5                                                   ; CLK          ; CLK         ; 0.000        ; 0.096      ; 1.362      ;
; 1.005 ; ADC_Manager:ADC_Manager1|RAM_ADDRESS_BUS[3]                                                                                                                              ; wizard_ram:wizard_ram_1|altsyncram:altsyncram_component|altsyncram_i0d1:auto_generated|ram_block1a0~porta_address_reg3                                                   ; CLK          ; CLK         ; 0.000        ; 0.096      ; 1.368      ;
; 1.022 ; ADC_Manager:ADC_Manager1|RAM_ADDRESS_BUS[1]                                                                                                                              ; wizard_ram:wizard_ram_1|altsyncram:altsyncram_component|altsyncram_i0d1:auto_generated|ram_block1a0~porta_address_reg1                                                   ; CLK          ; CLK         ; 0.000        ; 0.096      ; 1.385      ;
; 1.029 ; ADC_Manager:ADC_Manager1|RAM_ADDRESS_BUS[2]                                                                                                                              ; wizard_ram:wizard_ram_1|altsyncram:altsyncram_component|altsyncram_i0d1:auto_generated|ram_block1a0~porta_address_reg2                                                   ; CLK          ; CLK         ; 0.000        ; 0.096      ; 1.392      ;
; 1.062 ; ADC_Manager:ADC_Manager1|c_preamb_func[48][3]                                                                                                                            ; ADC_Manager:ADC_Manager1|c_long_func_input[48][3]                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.001      ; 1.369      ;
; 1.063 ; UART_Controller:UART_Controller_1|curr_state.reading_fifo2                                                                                                               ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.369      ;
; 1.070 ; ADC_Manager:ADC_Manager1|c_preamb_func[3][1]                                                                                                                             ; ADC_Manager:ADC_Manager1|c_long_func_input[3][1]                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.376      ;
; 1.083 ; ADC_Manager:ADC_Manager1|c_preamb_func[5][6]                                                                                                                             ; ADC_Manager:ADC_Manager1|c_long_func_input[5][6]                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.389      ;
; 1.096 ; UART_Controller:UART_Controller_1|curr_state.transmiting                                                                                                                 ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.402      ;
; 1.111 ; UART_Controller:UART_Controller_1|curr_state.reading_fifo1                                                                                                               ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.417      ;
; 1.144 ; Clock_divider:clock_divider1|counter[0]                                                                                                                                  ; Clock_divider:clock_divider1|counter[2]                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.450      ;
; 1.160 ; ADC_Manager:ADC_Manager1|c_preamb_func[45][6]                                                                                                                            ; ADC_Manager:ADC_Manager1|c_long_func_input[45][6]                                                                                                                        ; CLK          ; CLK         ; 0.000        ; -0.001     ; 1.465      ;
; 1.163 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[2]                                                                                              ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[2]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.469      ;
; 1.163 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[1]     ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[1]     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.469      ;
; 1.166 ; ADC_Manager:ADC_Manager1|ram_counter[16]                                                                                                                                 ; ADC_Manager:ADC_Manager1|ram_counter[16]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.472      ;
; 1.166 ; ADC_Manager:ADC_Manager1|c_preamb_func[21][7]                                                                                                                            ; ADC_Manager:ADC_Manager1|c_long_func_input[21][7]                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.472      ;
; 1.166 ; ADC_Manager:ADC_Manager1|data_counts[16]                                                                                                                                 ; ADC_Manager:ADC_Manager1|data_counts[16]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.472      ;
; 1.172 ; Clock_divider:clock_divider1|counter[4]                                                                                                                                  ; Clock_divider:clock_divider1|counter[4]                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; Clock_divider:clock_divider1|counter[7]                                                                                                                                  ; Clock_divider:clock_divider1|counter[7]                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; ADC_Manager:ADC_Manager1|data_counts[9]                                                                                                                                  ; ADC_Manager:ADC_Manager1|data_counts[9]                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; ADC_Manager:ADC_Manager1|data_counts[11]                                                                                                                                 ; ADC_Manager:ADC_Manager1|data_counts[11]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[0]                                                                                              ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[0]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[9]                                                                                              ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[9]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[11]                                                                                             ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[11]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[2]           ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[2]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.478      ;
; 1.173 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[0]           ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[0]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.479      ;
; 1.175 ; ADC_Manager:ADC_Manager1|ram_counter[17]                                                                                                                                 ; ADC_Manager:ADC_Manager1|ram_counter[17]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.481      ;
; 1.175 ; Clock_divider:clock_divider1|counter[1]                                                                                                                                  ; Clock_divider:clock_divider1|counter[1]                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.481      ;
; 1.175 ; wizard_ram:wizard_ram_1|altsyncram:altsyncram_component|altsyncram_i0d1:auto_generated|q_a[6]                                                                            ; ADC_Manager:ADC_Manager1|c_1_func[9][6]                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; -0.079     ; 1.402      ;
; 1.175 ; ADC_Manager:ADC_Manager1|data_counts[17]                                                                                                                                 ; ADC_Manager:ADC_Manager1|data_counts[17]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.481      ;
; 1.176 ; ADC_Manager:ADC_Manager1|ram_counter[18]                                                                                                                                 ; ADC_Manager:ADC_Manager1|ram_counter[18]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; ADC_Manager:ADC_Manager1|ram_counter[25]                                                                                                                                 ; ADC_Manager:ADC_Manager1|ram_counter[25]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; Clock_divider:clock_divider1|counter[9]                                                                                                                                  ; Clock_divider:clock_divider1|counter[9]                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; ADC_Manager:ADC_Manager1|data_counts[2]                                                                                                                                  ; ADC_Manager:ADC_Manager1|data_counts[2]                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; ADC_Manager:ADC_Manager1|data_counts[18]                                                                                                                                 ; ADC_Manager:ADC_Manager1|data_counts[18]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; ADC_Manager:ADC_Manager1|data_counts[25]                                                                                                                                 ; ADC_Manager:ADC_Manager1|data_counts[25]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.482      ;
; 1.177 ; ADC_Manager:ADC_Manager1|ram_counter[13]                                                                                                                                 ; ADC_Manager:ADC_Manager1|ram_counter[13]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|ram_counter[14]                                                                                                                                 ; ADC_Manager:ADC_Manager1|ram_counter[14]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|ram_counter[15]                                                                                                                                 ; ADC_Manager:ADC_Manager1|ram_counter[15]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|ram_counter[20]                                                                                                                                 ; ADC_Manager:ADC_Manager1|ram_counter[20]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|ram_counter[23]                                                                                                                                 ; ADC_Manager:ADC_Manager1|ram_counter[23]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|ram_counter[27]                                                                                                                                 ; ADC_Manager:ADC_Manager1|ram_counter[27]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|ram_counter[29]                                                                                                                                 ; ADC_Manager:ADC_Manager1|ram_counter[29]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|ram_counter[30]                                                                                                                                 ; ADC_Manager:ADC_Manager1|ram_counter[30]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; Clock_divider:clock_divider1|counter[11]                                                                                                                                 ; Clock_divider:clock_divider1|counter[11]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; Clock_divider:clock_divider1|counter[13]                                                                                                                                 ; Clock_divider:clock_divider1|counter[13]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; Clock_divider:clock_divider1|counter[14]                                                                                                                                 ; Clock_divider:clock_divider1|counter[14]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[4]                                                                                                                                  ; ADC_Manager:ADC_Manager1|data_counts[4]                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[7]                                                                                                                                  ; ADC_Manager:ADC_Manager1|data_counts[7]                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[13]                                                                                                                                 ; ADC_Manager:ADC_Manager1|data_counts[13]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[14]                                                                                                                                 ; ADC_Manager:ADC_Manager1|data_counts[14]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[15]                                                                                                                                 ; ADC_Manager:ADC_Manager1|data_counts[15]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[20]                                                                                                                                 ; ADC_Manager:ADC_Manager1|data_counts[20]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[23]                                                                                                                                 ; ADC_Manager:ADC_Manager1|data_counts[23]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[27]                                                                                                                                 ; ADC_Manager:ADC_Manager1|data_counts[27]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[29]                                                                                                                                 ; ADC_Manager:ADC_Manager1|data_counts[29]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[30]                                                                                                                                 ; ADC_Manager:ADC_Manager1|data_counts[30]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[13]                                                                                             ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[13]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLK'                                                                                                                                                                                                                                                               ;
+-------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_we_reg       ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_we_reg       ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]                                                                                                                           ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]                                                                                                                           ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[100]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[100]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[101]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[101]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[102]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[102]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[103]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[103]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[104]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[104]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[105]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[105]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[106]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[106]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[107]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[107]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[108]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[108]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[109]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[109]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[10]                                                                                                                          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[10]                                                                                                                          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[110]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[110]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[111]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[111]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[112]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[112]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[113]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[113]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[114]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[114]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[115]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[115]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[116]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[116]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[117]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[117]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[118]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[118]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[119]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[119]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[11]                                                                                                                          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[11]                                                                                                                          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121]                                                                                                                         ;
+-------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'SYNC'                                           ;
+--------+--------------+----------------+-----------+-------+------------+--------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock ; Clock Edge ; Target ;
+--------+--------------+----------------+-----------+-------+------------+--------+
; 36.000 ; 40.000       ; 4.000          ; Port Rate ; SYNC  ; Rise       ; SYNC   ;
+--------+--------------+----------------+-----------+-------+------------+--------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DATA_OUT[*]  ; CLK        ; 8.436 ; 8.436 ; Rise       ; CLK             ;
;  DATA_OUT[0] ; CLK        ; 7.244 ; 7.244 ; Rise       ; CLK             ;
;  DATA_OUT[1] ; CLK        ; 7.588 ; 7.588 ; Rise       ; CLK             ;
;  DATA_OUT[2] ; CLK        ; 7.929 ; 7.929 ; Rise       ; CLK             ;
;  DATA_OUT[3] ; CLK        ; 7.631 ; 7.631 ; Rise       ; CLK             ;
;  DATA_OUT[4] ; CLK        ; 7.580 ; 7.580 ; Rise       ; CLK             ;
;  DATA_OUT[5] ; CLK        ; 8.436 ; 8.436 ; Rise       ; CLK             ;
; SYNC         ; CLK        ; 6.657 ; 6.657 ; Rise       ; CLK             ;
; UART_TX      ; CLK        ; 6.810 ; 6.810 ; Rise       ; CLK             ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DATA_OUT[*]  ; CLK        ; 7.244 ; 7.244 ; Rise       ; CLK             ;
;  DATA_OUT[0] ; CLK        ; 7.244 ; 7.244 ; Rise       ; CLK             ;
;  DATA_OUT[1] ; CLK        ; 7.588 ; 7.588 ; Rise       ; CLK             ;
;  DATA_OUT[2] ; CLK        ; 7.929 ; 7.929 ; Rise       ; CLK             ;
;  DATA_OUT[3] ; CLK        ; 7.631 ; 7.631 ; Rise       ; CLK             ;
;  DATA_OUT[4] ; CLK        ; 7.580 ; 7.580 ; Rise       ; CLK             ;
;  DATA_OUT[5] ; CLK        ; 8.436 ; 8.436 ; Rise       ; CLK             ;
; SYNC         ; CLK        ; 6.657 ; 6.657 ; Rise       ; CLK             ;
; UART_TX      ; CLK        ; 6.810 ; 6.810 ; Rise       ; CLK             ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; CLK   ; 14.698 ; 0.000         ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLK   ; 0.215 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; CLK   ; 7.500  ; 0.000                 ;
; SYNC  ; 37.223 ; 0.000                 ;
+-------+--------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLK'                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                   ; To Node                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.698 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[25]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.062     ; 5.272      ;
; 14.703 ; Correlation_function:corr_long|f                                                            ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; 0.008      ; 5.337      ;
; 14.704 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[24]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.062     ; 5.266      ;
; 14.728 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.062     ; 5.242      ;
; 14.733 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[25]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.062     ; 5.237      ;
; 14.734 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.062     ; 5.236      ;
; 14.738 ; Correlation_function:corr_long|f                                                            ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; 0.008      ; 5.302      ;
; 14.739 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[24]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.062     ; 5.231      ;
; 14.763 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.062     ; 5.207      ;
; 14.769 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.062     ; 5.201      ;
; 14.794 ; ADC_Manager:ADC_Manager1|main_state.finding_bits                                            ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; 0.008      ; 5.246      ;
; 14.795 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[96]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.063     ; 5.174      ;
; 14.804 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[48]  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[18] ; CLK          ; CLK         ; 20.000       ; -0.038     ; 5.190      ;
; 14.807 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[113] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.040     ; 5.185      ;
; 14.814 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[40]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.052     ; 5.166      ;
; 14.817 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[112] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.040     ; 5.175      ;
; 14.827 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[25]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[16] ; CLK          ; CLK         ; 20.000       ; -0.062     ; 5.143      ;
; 14.830 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[96]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.063     ; 5.139      ;
; 14.832 ; Correlation_function:corr_long|f                                                            ; Correlation_function:corr_long|Correlation_Gate:gate6|output[16] ; CLK          ; CLK         ; 20.000       ; 0.008      ; 5.208      ;
; 14.833 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[24]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[16] ; CLK          ; CLK         ; 20.000       ; -0.062     ; 5.137      ;
; 14.839 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[48]  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[17] ; CLK          ; CLK         ; 20.000       ; -0.038     ; 5.155      ;
; 14.839 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[123] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.064     ; 5.129      ;
; 14.841 ; ADC_Manager:ADC_Manager1|main_state.finding_bits                                            ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; 0.008      ; 5.199      ;
; 14.842 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[113] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.040     ; 5.150      ;
; 14.845 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[27]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.062     ; 5.125      ;
; 14.846 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[26]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.062     ; 5.124      ;
; 14.851 ; ADC_Manager:ADC_Manager1|main_state.finding_preambule                                       ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; 0.008      ; 5.189      ;
; 14.852 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[112] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.040     ; 5.140      ;
; 14.855 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[122] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.056     ; 5.121      ;
; 14.857 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[16] ; CLK          ; CLK         ; 20.000       ; -0.062     ; 5.113      ;
; 14.861 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[40]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.052     ; 5.119      ;
; 14.862 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[25]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[15] ; CLK          ; CLK         ; 20.000       ; -0.062     ; 5.108      ;
; 14.862 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[65]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.052     ; 5.118      ;
; 14.862 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[52]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.066     ; 5.104      ;
; 14.863 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[16] ; CLK          ; CLK         ; 20.000       ; -0.062     ; 5.107      ;
; 14.865 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[114] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.040     ; 5.127      ;
; 14.867 ; Correlation_function:corr_long|f                                                            ; Correlation_function:corr_long|Correlation_Gate:gate6|output[15] ; CLK          ; CLK         ; 20.000       ; 0.008      ; 5.173      ;
; 14.868 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[24]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[15] ; CLK          ; CLK         ; 20.000       ; -0.062     ; 5.102      ;
; 14.872 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[114] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.056     ; 5.104      ;
; 14.874 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[123] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.064     ; 5.094      ;
; 14.880 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[27]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.062     ; 5.090      ;
; 14.881 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[26]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.062     ; 5.089      ;
; 14.890 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[122] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.056     ; 5.086      ;
; 14.890 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[58]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.048     ; 5.094      ;
; 14.892 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[15] ; CLK          ; CLK         ; 20.000       ; -0.062     ; 5.078      ;
; 14.893 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[56]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.052     ; 5.087      ;
; 14.897 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[65]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.052     ; 5.083      ;
; 14.897 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[52]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.066     ; 5.069      ;
; 14.898 ; ADC_Manager:ADC_Manager1|main_state.finding_preambule                                       ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; 0.008      ; 5.142      ;
; 14.898 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[15] ; CLK          ; CLK         ; 20.000       ; -0.062     ; 5.072      ;
; 14.899 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[50]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.064     ; 5.069      ;
; 14.900 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[114] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.040     ; 5.092      ;
; 14.901 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[25]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[14] ; CLK          ; CLK         ; 20.000       ; -0.062     ; 5.069      ;
; 14.902 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[40]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.042     ; 5.088      ;
; 14.906 ; Correlation_function:corr_long|f                                                            ; Correlation_function:corr_long|Correlation_Gate:gate6|output[14] ; CLK          ; CLK         ; 20.000       ; 0.008      ; 5.134      ;
; 14.907 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[48]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.060     ; 5.065      ;
; 14.907 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[114] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.056     ; 5.069      ;
; 14.907 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[24]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[14] ; CLK          ; CLK         ; 20.000       ; -0.062     ; 5.063      ;
; 14.909 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[122] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.062     ; 5.061      ;
; 14.912 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[80]  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[18] ; CLK          ; CLK         ; 20.000       ; -0.048     ; 5.072      ;
; 14.913 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[51]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.060     ; 5.059      ;
; 14.913 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[51]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.066     ; 5.053      ;
; 14.914 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[56]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.041     ; 5.077      ;
; 14.914 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[43]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.042     ; 5.076      ;
; 14.916 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[97]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.063     ; 5.053      ;
; 14.920 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[20]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.042     ; 5.070      ;
; 14.921 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[112] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.056     ; 5.055      ;
; 14.921 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[98]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.063     ; 5.048      ;
; 14.924 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[96]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[16] ; CLK          ; CLK         ; 20.000       ; -0.063     ; 5.045      ;
; 14.925 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[58]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.048     ; 5.059      ;
; 14.927 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[14] ; CLK          ; CLK         ; 20.000       ; -0.062     ; 5.043      ;
; 14.928 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[56]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.052     ; 5.052      ;
; 14.932 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[120] ; Correlation_function:corr_long|Correlation_Gate:gate5|output[18] ; CLK          ; CLK         ; 20.000       ; -0.040     ; 5.060      ;
; 14.933 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[48]  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[16] ; CLK          ; CLK         ; 20.000       ; -0.038     ; 5.061      ;
; 14.933 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[14] ; CLK          ; CLK         ; 20.000       ; -0.062     ; 5.037      ;
; 14.934 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[50]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.064     ; 5.034      ;
; 14.934 ; Correlation_function:corr_long|f                                                            ; Correlation_function:corr_long|Correlation_Gate:gate5|output[18] ; CLK          ; CLK         ; 20.000       ; 0.032      ; 5.130      ;
; 14.935 ; ADC_Manager:ADC_Manager1|main_state.finding_bits                                            ; Correlation_function:corr_long|Correlation_Gate:gate6|output[16] ; CLK          ; CLK         ; 20.000       ; 0.008      ; 5.105      ;
; 14.936 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[113] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[16] ; CLK          ; CLK         ; 20.000       ; -0.040     ; 5.056      ;
; 14.937 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[40]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.042     ; 5.053      ;
; 14.939 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[96]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.060     ; 5.033      ;
; 14.940 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[53]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.060     ; 5.032      ;
; 14.941 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[45]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.052     ; 5.039      ;
; 14.943 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[44]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.054     ; 5.035      ;
; 14.944 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[122] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.062     ; 5.026      ;
; 14.945 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[29]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.062     ; 5.025      ;
; 14.946 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[112] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[16] ; CLK          ; CLK         ; 20.000       ; -0.040     ; 5.046      ;
; 14.947 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[80]  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[17] ; CLK          ; CLK         ; 20.000       ; -0.048     ; 5.037      ;
; 14.947 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[49]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.060     ; 5.025      ;
; 14.948 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[51]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.066     ; 5.018      ;
; 14.949 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[56]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.041     ; 5.042      ;
; 14.949 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[43]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.042     ; 5.041      ;
; 14.951 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[97]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.063     ; 5.018      ;
; 14.952 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[98]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.060     ; 5.020      ;
; 14.952 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[42]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.042     ; 5.038      ;
; 14.953 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[48]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.064     ; 5.015      ;
; 14.954 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[54]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.060     ; 5.018      ;
; 14.954 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[48]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; -0.060     ; 5.018      ;
; 14.954 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[28]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; -0.062     ; 5.016      ;
; 14.955 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[25]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[13] ; CLK          ; CLK         ; 20.000       ; -0.062     ; 5.015      ;
+--------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                   ; To Node                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; ADC_Manager:ADC_Manager1|c_short_func_input_index[1]                                                                                                                                        ; ADC_Manager:ADC_Manager1|c_short_func_input_index[1]                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_short_func_input_index[2]                                                                                                                                        ; ADC_Manager:ADC_Manager1|c_short_func_input_index[2]                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_short_func_input_index[3]                                                                                                                                        ; ADC_Manager:ADC_Manager1|c_short_func_input_index[3]                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|ram_counter[0]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|ram_counter[0]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Clock_divider:clock_divider1|counter[0]                                                                                                                                                     ; Clock_divider:clock_divider1|counter[0]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Clock_divider:clock_divider1|counter[2]                                                                                                                                                     ; Clock_divider:clock_divider1|counter[2]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|main_state.waiting_after                                                                                                                                           ; ADC_Manager:ADC_Manager1|main_state.waiting_after                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|main_state.finding_preambule                                                                                                                                       ; ADC_Manager:ADC_Manager1|main_state.finding_preambule                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Correlation_function:corr_long|f                                                                                                                                                            ; Correlation_function:corr_long|f                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|main_state.waiting_preambule                                                                                                                                       ; ADC_Manager:ADC_Manager1|main_state.waiting_preambule                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_short_func_input_index[0]                                                                                                                                        ; ADC_Manager:ADC_Manager1|c_short_func_input_index[0]                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|DATA_DONE                                                                                                                                                          ; ADC_Manager:ADC_Manager1|DATA_DONE                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                    ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                  ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                           ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                  ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                    ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full                         ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|data_buffer[3]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|data_buffer[3]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|data_buffer[5]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|data_buffer[5]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|data_buffer[2]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|data_buffer[2]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|data_buffer[4]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|data_buffer[4]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.238 ; ADC_Manager:ADC_Manager1|c_preamb_func[49][3]                                                                                                                                               ; ADC_Manager:ADC_Manager1|c_long_func_input[49][3]                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; ADC_Manager:ADC_Manager1|c_preamb_func[48][6]                                                                                                                                               ; ADC_Manager:ADC_Manager1|c_long_func_input[48][6]                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                        ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; ADC_Manager:ADC_Manager1|c_preamb_func[47][2]                                                                                                                                               ; ADC_Manager:ADC_Manager1|c_long_func_input[47][2]                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                              ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.392      ;
; 0.243 ; ADC_Manager:ADC_Manager1|ram_counter[31]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[31]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Clock_divider:clock_divider1|counter[15]                                                                                                                                                    ; Clock_divider:clock_divider1|counter[15]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; ADC_Manager:ADC_Manager1|data_counts[31]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[31]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[15]                                                                                                                ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[15]                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.246 ; Clock_divider:clock_divider1|counter[2]                                                                                                                                                     ; Clock_divider:clock_divider1|counter[0]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.398      ;
; 0.248 ; ADC_Manager:ADC_Manager1|main_state.finding_preambule                                                                                                                                       ; ADC_Manager:ADC_Manager1|c_long_func_input[47][0]                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.400      ;
; 0.252 ; UART_Controller:UART_Controller_1|curr_state.reading_fifo1                                                                                                                                  ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.404      ;
; 0.253 ; ADC_Manager:ADC_Manager1|main_state.sending_bits                                                                                                                                            ; ADC_Manager:ADC_Manager1|main_state.waiting_after                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.405      ;
; 0.284 ; ADC_Manager:ADC_Manager1|RAM_ADDRESS_BUS[5]                                                                                                                                                 ; wizard_ram:wizard_ram_1|altsyncram:altsyncram_component|altsyncram_i0d1:auto_generated|ram_block1a0~porta_address_reg5                                                                      ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.479      ;
; 0.286 ; ADC_Manager:ADC_Manager1|RAM_ADDRESS_BUS[3]                                                                                                                                                 ; wizard_ram:wizard_ram_1|altsyncram:altsyncram_component|altsyncram_i0d1:auto_generated|ram_block1a0~porta_address_reg3                                                                      ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.481      ;
; 0.295 ; ADC_Manager:ADC_Manager1|RAM_ADDRESS_BUS[1]                                                                                                                                                 ; wizard_ram:wizard_ram_1|altsyncram:altsyncram_component|altsyncram_i0d1:auto_generated|ram_block1a0~porta_address_reg1                                                                      ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.490      ;
; 0.298 ; ADC_Manager:ADC_Manager1|RAM_ADDRESS_BUS[2]                                                                                                                                                 ; wizard_ram:wizard_ram_1|altsyncram:altsyncram_component|altsyncram_i0d1:auto_generated|ram_block1a0~porta_address_reg2                                                                      ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.493      ;
; 0.314 ; ADC_Manager:ADC_Manager1|c_preamb_func[48][2]                                                                                                                                               ; ADC_Manager:ADC_Manager1|c_long_func_input[48][2]                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.466      ;
; 0.316 ; ADC_Manager:ADC_Manager1|c_preamb_func[47][6]                                                                                                                                               ; ADC_Manager:ADC_Manager1|c_long_func_input[47][6]                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.468      ;
; 0.317 ; ADC_Manager:ADC_Manager1|c_preamb_func[46][1]                                                                                                                                               ; ADC_Manager:ADC_Manager1|c_long_func_input[46][1]                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.469      ;
; 0.320 ; ADC_Manager:ADC_Manager1|c_preamb_func[47][7]                                                                                                                                               ; ADC_Manager:ADC_Manager1|c_long_func_input[47][7]                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.472      ;
; 0.321 ; ADC_Manager:ADC_Manager1|c_preamb_func[49][5]                                                                                                                                               ; ADC_Manager:ADC_Manager1|c_long_func_input[49][5]                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.473      ;
; 0.328 ; ADC_Manager:ADC_Manager1|c_preamb_func[48][3]                                                                                                                                               ; ADC_Manager:ADC_Manager1|c_long_func_input[48][3]                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.001      ; 0.481      ;
; 0.328 ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                    ; UART_Controller:UART_Controller_1|curr_state.transmiting                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.480      ;
; 0.332 ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                  ; UART_Controller:UART_Controller_1|curr_state.reading_fifo2                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.484      ;
; 0.355 ; ADC_Manager:ADC_Manager1|ram_counter[16]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[16]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; ADC_Manager:ADC_Manager1|data_counts[16]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[16]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.507      ;
; 0.356 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[2]                                                                                                                 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[2]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.508      ;
; 0.356 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[1]                        ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[1]                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.508      ;
; 0.357 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[0]                                                                                                                 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[0]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.509      ;
; 0.358 ; Clock_divider:clock_divider1|counter[4]                                                                                                                                                     ; Clock_divider:clock_divider1|counter[4]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; Clock_divider:clock_divider1|counter[7]                                                                                                                                                     ; Clock_divider:clock_divider1|counter[7]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; ADC_Manager:ADC_Manager1|data_counts[9]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|data_counts[9]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; ADC_Manager:ADC_Manager1|data_counts[11]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[11]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[9]                                                                                                                 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[9]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[11]                                                                                                                ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[11]                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[0]                              ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[0]                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[2]                              ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[2]                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; ADC_Manager:ADC_Manager1|ram_counter[17]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[17]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; Clock_divider:clock_divider1|counter[1]                                                                                                                                                     ; Clock_divider:clock_divider1|counter[1]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; ADC_Manager:ADC_Manager1|data_counts[17]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[17]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; ADC_Manager:ADC_Manager1|ram_counter[18]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[18]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; ADC_Manager:ADC_Manager1|ram_counter[25]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[25]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; ADC_Manager:ADC_Manager1|ram_counter[27]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[27]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; Clock_divider:clock_divider1|counter[9]                                                                                                                                                     ; Clock_divider:clock_divider1|counter[9]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; Clock_divider:clock_divider1|counter[11]                                                                                                                                                    ; Clock_divider:clock_divider1|counter[11]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; ADC_Manager:ADC_Manager1|data_counts[2]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|data_counts[2]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; ADC_Manager:ADC_Manager1|data_counts[18]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[18]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; ADC_Manager:ADC_Manager1|data_counts[25]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[25]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; ADC_Manager:ADC_Manager1|data_counts[27]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[27]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; ADC_Manager:ADC_Manager1|ram_counter[13]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[13]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|ram_counter[14]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[14]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|ram_counter[15]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[15]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|ram_counter[20]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[20]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|ram_counter[23]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[23]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|ram_counter[29]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[29]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|ram_counter[30]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[30]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Clock_divider:clock_divider1|counter[13]                                                                                                                                                    ; Clock_divider:clock_divider1|counter[13]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Clock_divider:clock_divider1|counter[14]                                                                                                                                                    ; Clock_divider:clock_divider1|counter[14]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|data_counts[4]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|data_counts[4]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|data_counts[7]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|data_counts[7]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|data_counts[13]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[13]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|data_counts[14]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[14]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|data_counts[15]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[15]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|data_counts[20]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[20]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|data_counts[23]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[23]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|data_counts[29]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[29]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|data_counts[30]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[30]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[13]                                                                                                                ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[13]                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[14]                                                                                                                ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[14]                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Clock_divider:clock_divider1|counter[0]                                                                                                                                                     ; Clock_divider:clock_divider1|counter[2]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; ADC_Manager:ADC_Manager1|ram_counter[9]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|ram_counter[9]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; ADC_Manager:ADC_Manager1|ram_counter[11]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[11]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; ADC_Manager:ADC_Manager1|c_preamb_func[21][7]                                                                                                                                               ; ADC_Manager:ADC_Manager1|c_long_func_input[21][7]                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[0] ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[0] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; ADC_Manager:ADC_Manager1|data_buffer[3]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|data_buffer[5]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; ADC_Manager:ADC_Manager1|ram_counter[4]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|ram_counter[4]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; ADC_Manager:ADC_Manager1|ram_counter[7]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|ram_counter[7]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.515      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLK'                                                                                                                                       ;
+-------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                      ;
+-------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------+
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[100] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[100] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[101] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[101] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[102] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[102] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[103] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[103] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[104] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[104] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[105] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[105] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[106] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[106] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[107] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[107] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[108] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[108] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[109] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[109] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[10]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[10]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[110] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[110] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[111] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[111] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[112] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[112] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[113] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[113] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[114] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[114] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[115] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[115] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[116] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[116] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[117] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[117] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[118] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[118] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[119] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[119] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[11]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[11]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[122] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[122] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[123] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[123] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[124] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[124] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[125] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[125] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[126] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[126] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[127] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[127] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[12]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[12]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[13]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[13]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[14]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[14]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[15]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[15]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[16]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[16]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[17]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[17]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[18]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[18]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[19]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[19]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[1]   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[1]   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[20]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[20]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[21]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[21]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[22]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[22]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[23]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[23]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[24]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[24]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[25]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[25]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[26]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[26]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[27]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[27]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[28]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[28]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[29]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[29]  ;
+-------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'SYNC'                                           ;
+--------+--------------+----------------+-----------+-------+------------+--------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock ; Clock Edge ; Target ;
+--------+--------------+----------------+-----------+-------+------------+--------+
; 37.223 ; 40.000       ; 2.777          ; Port Rate ; SYNC  ; Rise       ; SYNC   ;
+--------+--------------+----------------+-----------+-------+------------+--------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DATA_OUT[*]  ; CLK        ; 3.827 ; 3.827 ; Rise       ; CLK             ;
;  DATA_OUT[0] ; CLK        ; 3.439 ; 3.439 ; Rise       ; CLK             ;
;  DATA_OUT[1] ; CLK        ; 3.535 ; 3.535 ; Rise       ; CLK             ;
;  DATA_OUT[2] ; CLK        ; 3.621 ; 3.621 ; Rise       ; CLK             ;
;  DATA_OUT[3] ; CLK        ; 3.562 ; 3.562 ; Rise       ; CLK             ;
;  DATA_OUT[4] ; CLK        ; 3.534 ; 3.534 ; Rise       ; CLK             ;
;  DATA_OUT[5] ; CLK        ; 3.827 ; 3.827 ; Rise       ; CLK             ;
; SYNC         ; CLK        ; 2.944 ; 2.944 ; Rise       ; CLK             ;
; UART_TX      ; CLK        ; 3.249 ; 3.249 ; Rise       ; CLK             ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DATA_OUT[*]  ; CLK        ; 3.439 ; 3.439 ; Rise       ; CLK             ;
;  DATA_OUT[0] ; CLK        ; 3.439 ; 3.439 ; Rise       ; CLK             ;
;  DATA_OUT[1] ; CLK        ; 3.535 ; 3.535 ; Rise       ; CLK             ;
;  DATA_OUT[2] ; CLK        ; 3.621 ; 3.621 ; Rise       ; CLK             ;
;  DATA_OUT[3] ; CLK        ; 3.562 ; 3.562 ; Rise       ; CLK             ;
;  DATA_OUT[4] ; CLK        ; 3.534 ; 3.534 ; Rise       ; CLK             ;
;  DATA_OUT[5] ; CLK        ; 3.827 ; 3.827 ; Rise       ; CLK             ;
; SYNC         ; CLK        ; 2.944 ; 2.944 ; Rise       ; CLK             ;
; UART_TX      ; CLK        ; 3.249 ; 3.249 ; Rise       ; CLK             ;
+--------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                         ;
+------------------+-------+-------+----------+---------+---------------------+
; Clock            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack ; 0.424 ; 0.215 ; N/A      ; N/A     ; 6.933               ;
;  CLK             ; 0.424 ; 0.215 ; N/A      ; N/A     ; 6.933               ;
;  SYNC            ; N/A   ; N/A   ; N/A      ; N/A     ; 36.000              ;
; Design-wide TNS  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLK             ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  SYNC            ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
+------------------+-------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DATA_OUT[*]  ; CLK        ; 8.436 ; 8.436 ; Rise       ; CLK             ;
;  DATA_OUT[0] ; CLK        ; 7.244 ; 7.244 ; Rise       ; CLK             ;
;  DATA_OUT[1] ; CLK        ; 7.588 ; 7.588 ; Rise       ; CLK             ;
;  DATA_OUT[2] ; CLK        ; 7.929 ; 7.929 ; Rise       ; CLK             ;
;  DATA_OUT[3] ; CLK        ; 7.631 ; 7.631 ; Rise       ; CLK             ;
;  DATA_OUT[4] ; CLK        ; 7.580 ; 7.580 ; Rise       ; CLK             ;
;  DATA_OUT[5] ; CLK        ; 8.436 ; 8.436 ; Rise       ; CLK             ;
; SYNC         ; CLK        ; 6.657 ; 6.657 ; Rise       ; CLK             ;
; UART_TX      ; CLK        ; 6.810 ; 6.810 ; Rise       ; CLK             ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DATA_OUT[*]  ; CLK        ; 3.439 ; 3.439 ; Rise       ; CLK             ;
;  DATA_OUT[0] ; CLK        ; 3.439 ; 3.439 ; Rise       ; CLK             ;
;  DATA_OUT[1] ; CLK        ; 3.535 ; 3.535 ; Rise       ; CLK             ;
;  DATA_OUT[2] ; CLK        ; 3.621 ; 3.621 ; Rise       ; CLK             ;
;  DATA_OUT[3] ; CLK        ; 3.562 ; 3.562 ; Rise       ; CLK             ;
;  DATA_OUT[4] ; CLK        ; 3.534 ; 3.534 ; Rise       ; CLK             ;
;  DATA_OUT[5] ; CLK        ; 3.827 ; 3.827 ; Rise       ; CLK             ;
; SYNC         ; CLK        ; 2.944 ; 2.944 ; Rise       ; CLK             ;
; UART_TX      ; CLK        ; 3.249 ; 3.249 ; Rise       ; CLK             ;
+--------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 19772885 ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 19772885 ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 2     ; 2    ;
; Unconstrained Input Ports       ; 8     ; 8    ;
; Unconstrained Input Port Paths  ; 16    ; 16   ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 8     ; 8    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Feb 01 21:41:18 2023
Info: Command: quartus_sta Uni_Projektas -c Uni_Projektas
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'Uni_Projektas.sdc'
Warning (332060): Node: Clock_divider:clock_divider1|clock_out was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out was determined to be a clock but was found without an associated clock assignment.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 0.424
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.424         0.000 CLK 
Info (332146): Worst-case hold slack is 0.499
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.499         0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 6.933
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.933         0.000 CLK 
    Info (332119):    36.000         0.000 SYNC 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Warning (332060): Node: Clock_divider:clock_divider1|clock_out was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out was determined to be a clock but was found without an associated clock assignment.
Info (332146): Worst-case setup slack is 14.698
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    14.698         0.000 CLK 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 7.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.500         0.000 CLK 
    Info (332119):    37.223         0.000 SYNC 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4591 megabytes
    Info: Processing ended: Wed Feb 01 21:41:20 2023
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


