// Seed: 152573637
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  integer id_9;
endmodule
module module_1 (
    output uwire id_0,
    output wand id_1,
    input wand id_2,
    input tri1 id_3,
    output supply1 id_4
);
  always @(posedge -1);
  logic id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
  wire id_7 = 1 ? id_3 + 1 : -1;
endmodule
