#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Dec  4 21:14:49 2021
# Process ID: 28944
# Current directory: C:/Users/17578/Documents/ECE_1195_Labs/Lab_6/LAB_6/vivado/lab6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent29912 C:\Users\17578\Documents\ECE_1195_Labs\Lab_6\LAB_6\vivado\lab6\lab6.xpr
# Log file: C:/Users/17578/Documents/ECE_1195_Labs/Lab_6/LAB_6/vivado/lab6/vivado.log
# Journal file: C:/Users/17578/Documents/ECE_1195_Labs/Lab_6/LAB_6/vivado/lab6\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/17578/Documents/ECE_1195_Labs/Lab_6/LAB_6/vivado/lab6/lab6.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/17578/Documents/ECE_1195_Labs/Lab_6/LAB_6/vivado/lab6/lab6.srcs/sources_1/bd/system/system.bd}
set_property  ip_repo_paths  {c:/Users/17578/Documents/ECE_1195_Labs/Lab_6/LAB_6/vivado/vivado/ip_repo C:/Users/17578/Documents/ECE_1195_Labs/Lab_6/LAB_6/solution1/impl/ip} [current_project]
update_ip_catalog
delete_bd_objs [get_bd_nets ACCEL/s_axis_aresetn_1] [get_bd_nets ACCEL/s_axis_aclk_1] [get_bd_intf_nets ACCEL/Conn1] [get_bd_intf_nets ACCEL/Conn2] [get_bd_cells ACCEL/AXIS_DATA_FIFO]
undo
delete_bd_objs [get_bd_nets ACCEL/s_axis_aresetn_1] [get_bd_nets ACCEL/s_axis_aclk_1] [get_bd_intf_nets ACCEL/Conn1] [get_bd_intf_nets ACCEL/Conn2] [get_bd_cells ACCEL/AXIS_DATA_FIFO]
create_bd_cell -type ip -vlnv xilinx.com:hls:hw_conv:1.0 hw_conv_0
delete_bd_objs [get_bd_intf_nets S_AXIS_1] [get_bd_intf_nets ACCEL_M_AXIS] [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_nets rst_ps7_0_100M_peripheral_aresetn] [get_bd_cells ACCEL]
undo
delete_bd_objs [get_bd_intf_nets S_AXIS_1] [get_bd_intf_nets ACCEL_M_AXIS] [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_nets rst_ps7_0_100M_peripheral_aresetn] [get_bd_cells ACCEL]
set_property location {2.5 395 193} [get_bd_cells hw_conv_0]
set_property location {0.5 -210 49} [get_bd_cells hw_conv_0]
set_property location {283 15} [get_bd_intf_ports DDR]
set_property location {298 35} [get_bd_intf_ports FIXED_IO]
connect_bd_intf_net [get_bd_intf_pins hw_conv_0/sout] -boundary_type upper [get_bd_intf_pins SYSTEM/S_AXIS]
connect_bd_intf_net [get_bd_intf_pins hw_conv_0/sin] -boundary_type upper [get_bd_intf_pins SYSTEM/M_AXIS_MM2S]
connect_bd_net [get_bd_pins hw_conv_0/ap_rst_n] [get_bd_pins SYSTEM/M_AXIS_ARESETN]
connect_bd_net [get_bd_pins hw_conv_0/ap_clk] [get_bd_pins SYSTEM/M_AXIS_ACLK]
make_wrapper -files [get_files C:/Users/17578/Documents/ECE_1195_Labs/Lab_6/LAB_6/vivado/lab6/lab6.srcs/sources_1/bd/system/system.bd] -top
add_files -norecurse C:/Users/17578/Documents/ECE_1195_Labs/Lab_6/LAB_6/vivado/lab6/lab6.srcs/sources_1/bd/system/hdl/system_wrapper.vhd
open_bd_design {C:/Users/17578/Documents/ECE_1195_Labs/Lab_6/LAB_6/vivado/lab6/lab6.srcs/sources_1/bd/system/system.bd}
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_run impl_1
