Detailed Resource Usage
Module Name,Fabric 4LUT,Fabric DFF,Interface 4LUT,Interface DFF,Single-Ended I/O,Differential I/O Pairs,uSRAM 1K,LSRAM 18K,Chip Globals,PLL,DLL,Transceiver Lanes,Transceiver PCIe
AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/Primitives,50,86,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/Primitives,54,90,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/Primitives,78,144,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/Primitives,83,148,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/Primitives,10,14,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk1.awrs/Primitives,45,84,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk2.arrs/Primitives,46,86,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk3.rrs/Primitives,69,132,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk4.wrs/Primitives,77,148,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk5.brs/Primitives,6,6,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk1.awrs/Primitives,37,68,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk2.arrs/Primitives,37,68,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk3.rrs/Primitives,69,132,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk4.wrs/Primitives,70,134,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk5.brs/Primitives,1,3,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/Primitives,51,96,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/Primitives,53,100,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/Primitives,77,148,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/Primitives,77,148,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/Primitives,12,18,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/CDC_rdCtrl_inst/Primitives,5,1,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/CDC_wrCtrl_inst/Primitives,5,1,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/Primitives,0,12,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/ram/mem_mem_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/ram/mem_mem_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/ram/mem_mem_0_3/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/ram/mem_mem_0_4/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/rdGrayCounter/Primitives,4,6,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/rdGrayCounter/bin2gray_inst/Primitives,2,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/rdGrayCounterP1/Primitives,8,6,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/wrGrayCounter/Primitives,4,6,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/wrGrayCounter/bin2gray_inst/Primitives,2,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/wrGrayCounterP1/Primitives,7,6,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/wrGrayCounterP2/Primitives,6,6,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/CDC_rdCtrl_inst/Primitives,5,1,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/CDC_wrCtrl_inst/Primitives,5,1,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/Primitives,0,12,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_3/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_4/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/rdGrayCounter/Primitives,4,6,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/rdGrayCounter/bin2gray_inst/Primitives,2,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/rdGrayCounterP1/Primitives,8,6,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/wrGrayCounter/Primitives,4,6,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/wrGrayCounter/bin2gray_inst/Primitives,2,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/wrGrayCounterP1/Primitives,7,6,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/wrGrayCounterP2/Primitives,6,6,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/CDC_rdCtrl_inst/Primitives,5,1,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/CDC_wrCtrl_inst/Primitives,5,1,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/Primitives,0,12,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/rdGrayCounter/Primitives,4,6,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/rdGrayCounter/bin2gray_inst/Primitives,2,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/rdGrayCounterP1/Primitives,8,6,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/wrGrayCounter/Primitives,4,6,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/wrGrayCounter/bin2gray_inst/Primitives,2,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/wrGrayCounterP1/Primitives,7,6,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/wrGrayCounterP2/Primitives,6,6,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/CDC_rdCtrl_inst/Primitives,5,1,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/CDC_wrCtrl_inst/Primitives,5,1,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/Primitives,0,12,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem_mem_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem_mem_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem_mem_0_3/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem_mem_0_4/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem_mem_0_5/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem_mem_0_6/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/rdGrayCounter/Primitives,4,6,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/rdGrayCounter/bin2gray_inst/Primitives,2,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/rdGrayCounterP1/Primitives,8,6,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounter/Primitives,4,6,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounter/bin2gray_inst/Primitives,2,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounterP1/Primitives,7,6,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounterP2/Primitives,6,6,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/CDC_rdCtrl_inst/Primitives,4,1,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/CDC_wrCtrl_inst/Primitives,5,1,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/Primitives,0,12,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/ram/mem_mem_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/ram/mem_mem_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/ram/mem_mem_0_3/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/ram/mem_mem_0_4/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/ram/mem_mem_0_5/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/ram/mem_mem_0_6/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/rdGrayCounter/Primitives,4,6,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/rdGrayCounter/bin2gray_inst/Primitives,2,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/rdGrayCounterP1/Primitives,8,6,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrGrayCounter/Primitives,4,6,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrGrayCounter/bin2gray_inst/Primitives,2,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrGrayCounterP1/Primitives,7,6,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrGrayCounterP2/Primitives,6,6,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/Primitives,119,52,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdDataFif/Primitives,42,16,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdDataFif/genblk1.DPRam/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdDataFif/genblk1.DPRam/mem_mem_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdDataFif/genblk1.DPRam/mem_mem_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdDataFif/genblk1.DPRam/mem_mem_0_3/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdDataFif/genblk1.DPRam/mem_mem_0_4/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdDataFif/genblk1.DPRam/mem_mem_0_5/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdIdFif/Primitives,284,16,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdIdFif/genblk1.DPRam/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdIdFif/genblk1.DPRam/mem_mem_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/Primitives,91,67,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/Primitives,39,16,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_1/Primitives,0,4,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_2/Primitives,0,4,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_3/Primitives,0,4,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_4/Primitives,0,4,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_5/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_6/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrLenFif/Primitives,269,16,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrLenFif/genblk1.DPRam/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/Primitives,16,26,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/Primitives,18,30,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/Primitives,75,144,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/Primitives,37,68,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk5.brs/Primitives,10,14,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/Primitives,5,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/Primitives,41,16,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/Primitives,6,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/Primitives,41,16,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk1.awrs/Primitives,2,2,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk2.arrs/Primitives,2,2,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk3.rrs/Primitives,2,2,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk4.wrs/Primitives,2,2,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk5.brs/Primitives,2,2,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_ARChan/CDC_wrCtrl_inst/Primitives,5,1,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_ARChan/Primitives,0,6,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_ARChan/wrGrayCounter/Primitives,4,3,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_ARChan/wrGrayCounterP1/Primitives,7,6,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_ARChan/wrGrayCounterP2/Primitives,6,6,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_AWChan/CDC_wrCtrl_inst/Primitives,5,1,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_AWChan/Primitives,0,6,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_AWChan/wrGrayCounter/Primitives,4,3,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_AWChan/wrGrayCounterP1/Primitives,7,6,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_AWChan/wrGrayCounterP2/Primitives,6,6,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_BChan/CDC_rdCtrl_inst/Primitives,5,1,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_BChan/Primitives,0,6,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_BChan/rdGrayCounter/Primitives,4,6,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_BChan/rdGrayCounter/bin2gray_inst/Primitives,2,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_BChan/rdGrayCounterP1/Primitives,8,6,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_RChan/CDC_rdCtrl_inst/Primitives,5,1,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_RChan/Primitives,0,6,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_RChan/rdGrayCounter/Primitives,4,6,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_RChan/rdGrayCounter/bin2gray_inst/Primitives,2,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_RChan/rdGrayCounterP1/Primitives,8,6,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/CDC_wrCtrl_inst/Primitives,5,1,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/Primitives,0,6,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrGrayCounter/Primitives,4,3,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrGrayCounterP1/Primitives,7,6,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrGrayCounterP2/Primitives,6,6,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk1.awrs/Primitives,22,38,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk2.arrs/Primitives,32,58,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk3.rrs/Primitives,75,144,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk4.wrs/Primitives,77,148,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk5.brs/Primitives,10,14,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/Primitives,4,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/Primitives,41,16,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/Primitives,4,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/Primitives,41,16,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/rgsl/genblk1.awrs/Primitives,50,94,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/rgsl/genblk2.arrs/Primitives,52,98,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/rgsl/genblk3.rrs/Primitives,76,146,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/rgsl/genblk4.wrs/Primitives,77,148,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/rgsl/genblk5.brs/Primitives,10,14,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/Primitives,6,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/Primitives,42,16,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/Primitives,6,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/Primitives,41,16,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/arst_aclk_sync/Primitives,0,2,0,0,0,0,0,0,1,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.arcon/Primitives,3,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/depck/Primitives,3,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/Primitives,15,8,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.arcon/mstctrlBlk[1].mstctrl/depck/Primitives,3,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.arcon/mstctrlBlk[1].mstctrl/depck/genblk1[4].u_MstAdrDec/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.arcon/mstctrlBlk[1].mstctrl/trnscon/Primitives,10,4,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.arcon/mstctrlBlk[2].mstctrl/depck/Primitives,2,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.arcon/mstctrlBlk[2].mstctrl/depck/genblk1[2].u_MstAdrDec/Primitives,2,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.arcon/mstctrlBlk[2].mstctrl/trnscon/Primitives,9,4,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.arcon/rrArb.rrArb/Primitives,15,11,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.arcon/trgmx/Primitives,109,61,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.awcon/Primitives,3,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/Primitives,5,6,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.awcon/mstctrlBlk[1].mstctrl/depck/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.awcon/mstctrlBlk[1].mstctrl/trnscon/Primitives,48,4,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.awcon/mstctrlBlk[2].mstctrl/depck/Primitives,3,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.awcon/mstctrlBlk[2].mstctrl/depck/genblk1[3].u_MstAdrDec/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.awcon/mstctrlBlk[2].mstctrl/trnscon/Primitives,9,4,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.awcon/rrArb.rrArb/Primitives,14,11,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.awcon/trgmx/Primitives,85,59,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.derr/Primitives,42,38,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rDCon/MD.genblk1[0].rdcon/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rDCon/MD.genblk1[0].rdcon/rdFif.rdFif/Primitives,16,9,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rDCon/MD.genblk1[0].rdcon/rdFif.rdFif/genblk1.DPFF/Primitives,11,15,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rDCon/MD.genblk1[0].rdcon/rdmx/Primitives,168,7,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rDCon/MD.genblk1[1].rdcon/Primitives,46,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rDCon/MD.genblk1[1].rdcon/rdFif.rdFif/Primitives,18,9,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rDCon/MD.genblk1[1].rdcon/rdFif.rdFif/genblk1.DPFF/Primitives,11,15,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rDCon/MD.genblk1[1].rdcon/rdmx/Primitives,179,7,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rDCon/MD.genblk1[2].rdcon/Primitives,112,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rDCon/MD.genblk1[2].rdcon/rdFif.rdFif/Primitives,26,9,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rDCon/MD.genblk1[2].rdcon/rdFif.rdFif/genblk1.DPFF/Primitives,10,15,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rDCon/MD.genblk1[2].rdcon/rdmx/Primitives,252,6,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rcon/rrArb/Primitives,35,16,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rcon/slmx/Primitives,51,9,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.wDCon/Primitives,6,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.wDCon/iWrConXB.iWrConFif[0].wrDMux/Primitives,162,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.wDCon/iWrConXB.iWrConFif[0].wrFif/Primitives,33,11,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.wDCon/iWrConXB.iWrConFif[0].wrFif/genblk1.DPFF/Primitives,8,10,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.wDCon/iWrConXB.iWrConFif[1].wrDMux/Primitives,72,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.wDCon/iWrConXB.iWrConFif[1].wrFif/Primitives,19,11,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.wDCon/iWrConXB.iWrConFif[1].wrFif/genblk1.DPFF/Primitives,8,10,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.wDCon/iWrConXB.iWrConFif[2].wrDMux/Primitives,10,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.wDCon/iWrConXB.iWrConFif[2].wrFif/Primitives,17,11,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.wDCon/iWrConXB.iWrConFif[2].wrFif/genblk1.DPFF/Primitives,8,10,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.wDCon/iWrConXB.iWrConFif[3].wrDMux/Primitives,162,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.wDCon/iWrConXB.iWrConFif[3].wrFif/Primitives,19,11,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.wDCon/iWrConXB.iWrConFif[3].wrFif/genblk1.DPFF/Primitives,8,10,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.wDCon/iWrConXB.iWrConFif[4].wrDMux/Primitives,162,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.wDCon/iWrConXB.iWrConFif[4].wrFif/Primitives,19,11,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.wDCon/iWrConXB.iWrConFif[4].wrFif/genblk1.DPFF/Primitives,8,10,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.wDCon/iWrConXB.iWrConFif[5].wrDMux/Primitives,7,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.wDCon/iWrConXB.iWrConFif[5].wrFif/Primitives,17,11,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.wDCon/iWrConXB.iWrConFif[5].wrFif/genblk1.DPFF/Primitives,8,10,0,0,0,0,0,0,0,0,0,0,0
AXItoAPB_0/AHBtoAPB_0/AHBtoAPB_0/U_AhbToApbSM/Primitives,31,11,0,0,0,0,0,0,0,0,0,0,0
AXItoAPB_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/Primitives,29,120,0,0,0,0,0,0,0,0,0,0,0
AXItoAPB_0/AHBtoAPB_0/AHBtoAPB_0/U_PenableScheduler/Primitives,2,2,0,0,0,0,0,0,0,0,0,0,0
AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/Primitives,988,190,0,0,0,0,0,0,0,0,0,0,0
AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXIOutReg/Primitives,0,6,0,0,0,0,0,0,0,0,0,0,0
AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/Primitives,303,101,0,0,0,0,0,0,0,0,0,0,0
AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/U_WSRTBAddrOffset/Primitives,6,0,0,0,0,0,0,0,0,0,0,0,0
AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/U_WSTRBPopCntr/Primitives,37,0,0,0,0,0,0,0,0,0,0,0,0
AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/U_readByteCnt/Primitives,55,14,0,0,0,0,0,0,0,0,0,0,0
AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/Primitives,0,69,0,0,0,0,0,0,0,0,0,0,0
AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/mem_mem_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/mem_mem_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/mem_mem_0_3/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/mem_mem_0_4/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/mem_mem_0_5/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_wrFIFORAM/Primitives,0,21,0,0,0,0,0,0,0,0,0,0,0
AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_wrFIFORAM/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_wrFIFORAM/mem_mem_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_wrFIFORAM/mem_mem_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_wrFIFORAM/mem_mem_0_3/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_wrFIFORAM/mem_mem_0_4/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_wrFIFORAM/mem_mem_0_5/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/Primitives,89,48,0,0,0,0,0,0,0,0,0,0,0
AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/default_slave_sm/Primitives,6,1,0,0,0,0,0,0,0,0,0,0,0
AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/slavestage_0/Primitives,42,1,0,0,0,0,0,0,0,0,0,0,0
AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/slavestage_0/slave_arbiter/Primitives,24,3,0,0,0,0,0,0,0,0,0,0,0
AXItoAPB_0/Core_APB_0/Core_APB_0/Primitives,2,0,0,0,0,0,0,0,0,0,0,0,0
CORERESET_PF_C0_0/CORERESET_PF_C0_0/Primitives,1,16,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/Primitives,13,20,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/Primitives,13,20,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/Primitives,12,18,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/Primitives,37,68,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/Primitives,2,2,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/Primitives,13,20,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/Primitives,13,20,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/Primitives,12,18,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/Primitives,37,68,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/Primitives,2,2,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/Primitives,74,30,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdDataFif/Primitives,36,16,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdDataFif/genblk1.DPRam/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdIdFif/Primitives,34,16,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdIdFif/genblk1.DPRam/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/Primitives,77,31,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/Primitives,34,16,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_0/Primitives,0,4,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_1/Primitives,0,4,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrLenFif/Primitives,35,16,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrLenFif/genblk1.DPRam/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/arst_aclk_sync/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/Primitives,1024,525,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAO0IOI/CAXI4DMAIIIlI/Primitives,0,0,36,36,0,0,0,1,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAO0IOI/CAXI4DMAIOIlI/Primitives,0,0,36,36,0,0,0,1,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAO0IOI/CAXI4DMAOIIlI/Primitives,0,0,36,36,0,0,0,1,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAO0IOI/CAXI4DMAOOIlI/Primitives,0,0,36,36,0,0,0,1,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAO0IOI/CAXI4DMAlOIlI/Primitives,0,0,36,36,0,0,0,1,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAO0IOI/Primitives,341,267,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAI0I1I/Primitives,31,1,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAIOO1I/CAXI4DMAI10Il/Primitives,13,7,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAIOO1I/Primitives,95,26,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAO0O1I/Primitives,257,175,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAI01Ol/Primitives,83,260,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAO0OIl/Primitives,54,101,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAO1IIl/Primitives,62,54,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAOI1Ol/Primitives,242,80,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAlOIIl/Primitives,207,95,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAllIIl/Primitives,104,79,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/Primitives,15,27,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAl110I/CAXI4DMAII11I/Primitives,21,9,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAl110I/Primitives,8,4,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/CAXI4DMAlOI0I/CAXI4DMAIIO0l_CAXI4DMAIIO0l_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/CAXI4DMAlOI0I/CAXI4DMAOlO0l_CAXI4DMAOlO0l_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/CAXI4DMAlOI0I/CAXI4DMAOlO0l_CAXI4DMAOlO0l_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/CAXI4DMAlOI0I/CAXI4DMAOlO0l_CAXI4DMAOlO0l_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/CAXI4DMAlOI0I/CAXI4DMAOlO0l_CAXI4DMAOlO0l_0_3/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/CAXI4DMAlOI0I/CAXI4DMAOlO0l_CAXI4DMAOlO0l_0_4/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/CAXI4DMAlOI0I/CAXI4DMAOlO0l_CAXI4DMAOlO0l_0_5/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/CAXI4DMAlOI0I/CAXI4DMAOlO0l_CAXI4DMAOlO0l_0_6/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/CAXI4DMAlOI0I/CAXI4DMAOlO0l_CAXI4DMAOlO0l_0_7/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/CAXI4DMAlOI0I/CAXI4DMAlIO0l_CAXI4DMAlIO0l_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/CAXI4DMAlOI0I/CAXI4DMAlIO0l_CAXI4DMAlIO0l_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/CAXI4DMAlOI0I/CAXI4DMAlIO0l_CAXI4DMAlIO0l_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/CAXI4DMAlOI0I/CAXI4DMAlIO0l_CAXI4DMAlIO0l_0_3/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/CAXI4DMAlOI0I/CAXI4DMAlIO0l_CAXI4DMAlIO0l_0_4/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/CAXI4DMAlOI0I/CAXI4DMAlIO0l_CAXI4DMAlIO0l_0_5/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/CAXI4DMAlOI0I/Primitives,270,8,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/CAXI4DMAll1lI/Primitives,3,5,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/Primitives,2,6,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/genblk1.CAXI4DMAlIO0I/Primitives,13,4,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAOO10_CAXI4DMAOO10_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAOO10_CAXI4DMAOO10_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAOO10_CAXI4DMAOO10_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAOO10_CAXI4DMAOO10_0_3/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAOO10_CAXI4DMAOO10_0_4/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAOO10_CAXI4DMAOO10_0_5/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAOO10_CAXI4DMAOO10_1_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAOO10_CAXI4DMAOO10_1_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAOO10_CAXI4DMAOO10_1_2/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAOO10_CAXI4DMAOO10_1_3/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAOO10_CAXI4DMAOO10_1_4/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAOO10_CAXI4DMAOO10_1_5/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAOO10_CAXI4DMAOO10_2_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAOO10_CAXI4DMAOO10_2_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAOO10_CAXI4DMAOO10_2_2/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAOO10_CAXI4DMAOO10_2_3/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAOO10_CAXI4DMAOO10_2_4/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAOO10_CAXI4DMAOO10_2_5/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAOO10_CAXI4DMAOO10_3_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAOO10_CAXI4DMAOO10_3_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAOO10_CAXI4DMAOO10_3_2/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAOO10_CAXI4DMAOO10_3_3/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAOO10_CAXI4DMAOO10_3_4/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAOO10_CAXI4DMAOO10_3_5/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAl100_CAXI4DMAl100_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAl100_CAXI4DMAl100_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAl100_CAXI4DMAl100_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAl100_CAXI4DMAl100_0_3/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAl100_CAXI4DMAl100_0_4/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAl100_CAXI4DMAl100_0_5/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAl100_CAXI4DMAl100_1_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAl100_CAXI4DMAl100_1_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAl100_CAXI4DMAl100_1_2/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAl100_CAXI4DMAl100_1_3/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAl100_CAXI4DMAl100_1_4/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAl100_CAXI4DMAl100_1_5/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAl100_CAXI4DMAl100_2_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAl100_CAXI4DMAl100_2_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAl100_CAXI4DMAl100_2_2/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAl100_CAXI4DMAl100_2_3/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAl100_CAXI4DMAl100_2_4/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAl100_CAXI4DMAl100_2_5/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAl100_CAXI4DMAl100_3_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAl100_CAXI4DMAl100_3_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAl100_CAXI4DMAl100_3_2/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAl100_CAXI4DMAl100_3_3/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAl100_CAXI4DMAl100_3_4/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAl100_CAXI4DMAl100_3_5/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/Primitives,372,24,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl1OOI/Primitives,75,45,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl1lOI/Primitives,4,4,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAlO0OI/Primitives,6,0,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAlO0OI/genblk1.CAXI4DMAllIll/CAXI4DMAI0I0l/CAXI4DMAO110_CAXI4DMAO110_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAlO0OI/genblk1.CAXI4DMAllIll/CAXI4DMAI0I0l/CAXI4DMAO110_CAXI4DMAO110_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAlO0OI/genblk1.CAXI4DMAllIll/CAXI4DMAI0I0l/Primitives,38,7,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAlO0OI/genblk1.CAXI4DMAllIll/Primitives,5,22,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAlO0OI/genblk2.CAXI4DMAl0Ill/CAXI4DMAI0I0l/CAXI4DMAO110_CAXI4DMAO110_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAlO0OI/genblk2.CAXI4DMAl0Ill/CAXI4DMAI0I0l/CAXI4DMAO110_CAXI4DMAO110_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAlO0OI/genblk2.CAXI4DMAl0Ill/CAXI4DMAI0I0l/Primitives,37,7,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAlO0OI/genblk2.CAXI4DMAl0Ill/Primitives,5,22,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAlOIOI/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/Primitives,1,1,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/make_CLOCK_GEN/Primitives,37,19,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/make_RX/Primitives,28,29,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/make_TX/Primitives,12,10,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/Primitives,213,189,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/Primitives,1252,413,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/axi4dma_init_0/Primitives,163,195,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/axi_io_ctrl_0/Primitives,263,276,0,0,0,0,0,0,0,0,0,0,0
PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/Primitives,0,0,0,0,0,0,0,0,1,0,0,0,0
PCIe_EP_0/PCIe_TL_CLK_0/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0
PCIe_EP_0/PCIex4_0/Primitives,0,0,0,0,0,0,0,0,0,0,0,2,1
PCIe_EP_0/PCIex4_0/pcie_apblink_master_inst/Primitives,83,79,0,0,0,0,0,0,0,0,0,0,0
PCIe_EP_0/sw_debounce_0/switch_debounce[0].deb/Primitives,15,16,0,0,0,0,0,0,0,0,0,0,0
PF_CCC_C0_0/PF_CCC_C0_0/Primitives,0,0,0,0,0,0,0,0,2,1,0,0,0
PF_DDR4_SS_0/CCC_0/Primitives,0,0,0,0,0,0,0,0,1,1,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_ACT_N/Primitives,0,0,0,0,1,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_A_11_0/Primitives,0,0,0,0,12,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_A_13/Primitives,0,0,0,0,1,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_BA/Primitives,0,0,0,0,2,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_BG/Primitives,0,0,0,0,2,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_CAS_N/Primitives,0,0,0,0,1,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_CKE/Primitives,0,0,0,0,1,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_CS_N/Primitives,0,0,0,0,1,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_ODT/Primitives,0,0,0,0,1,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_RAS_N/Primitives,0,0,0,0,1,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_RESET_N/Primitives,0,0,0,0,1,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/LANE_CTRL/Primitives,3,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/Primitives,5,263,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/Primitives,7,6,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_3/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_4/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_5/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/Primitives,8,6,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_3/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_4/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_5/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[2].FIFO_BLK/Primitives,8,6,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[2].FIFO_BLK/ram_simple_dp/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[2].FIFO_BLK/ram_simple_dp/mem_mem_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[2].FIFO_BLK/ram_simple_dp/mem_mem_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[2].FIFO_BLK/ram_simple_dp/mem_mem_0_3/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[2].FIFO_BLK/ram_simple_dp/mem_mem_0_4/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[2].FIFO_BLK/ram_simple_dp/mem_mem_0_5/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[3].FIFO_BLK/Primitives,8,6,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[3].FIFO_BLK/ram_simple_dp/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[3].FIFO_BLK/ram_simple_dp/mem_mem_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[3].FIFO_BLK/ram_simple_dp/mem_mem_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[3].FIFO_BLK/ram_simple_dp/mem_mem_0_3/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[3].FIFO_BLK/ram_simple_dp/mem_mem_0_4/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[3].FIFO_BLK/ram_simple_dp/mem_mem_0_5/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/Primitives,91,143,0,0,0,0,0,0,1,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/APB_IOG_CTRL_SM/Primitives,21,17,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/Primitives,53,53,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/Primitives,610,213,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/Primitives,463,261,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/Primitives,612,212,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/Primitives,461,261,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[2].RDLVL_TRAIN/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[2].RDLVL_TRAIN/dq_align_dqs_optimization/Primitives,609,212,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[2].RDLVL_TRAIN/gate_training/Primitives,460,261,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[3].RDLVL_TRAIN/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[3].RDLVL_TRAIN/dq_align_dqs_optimization/Primitives,608,212,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[3].RDLVL_TRAIN/gate_training/Primitives,462,261,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/TRN_COMPLETE/Primitives,24,9,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/VREF_TR/Primitives,6,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/Primitives,138,52,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/Primitives,27,52,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[2].uWrlvl/Primitives,30,52,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[3].uWrlvl/Primitives,43,52,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/delay_ctrl_instances[0].U_DELAY_CTRL/Primitives,15,10,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/delay_ctrl_instances[1].U_DELAY_CTRL/Primitives,12,10,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/delay_ctrl_instances[2].U_DELAY_CTRL/Primitives,14,10,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/delay_ctrl_instances[3].U_DELAY_CTRL/Primitives,28,10,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/Primitives,1248,526,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/Primitives,37,344,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/Primitives,2,7,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/Primitives,178,99,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/indly_indly_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/outdly_outdly_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/Primitives,186,61,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw270_flags/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw270_flags/noise_detect/Primitives,1,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw270_flags/transition_detect/Primitives,1,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw_flags/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw_flags/noise_detect/Primitives,1,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw_flags/transition_detect/Primitives,1,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/Primitives,187,61,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw270_flags/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw270_flags/noise_detect/Primitives,1,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw270_flags/transition_detect/Primitives,1,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw_flags/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw_flags/noise_detect/Primitives,1,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw_flags/transition_detect/Primitives,1,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[2].dqsw_trainer/Primitives,185,61,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[2].u_dqsw270_flags/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[2].u_dqsw270_flags/noise_detect/Primitives,1,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[2].u_dqsw270_flags/transition_detect/Primitives,1,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[2].u_dqsw_flags/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[2].u_dqsw_flags/noise_detect/Primitives,1,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[2].u_dqsw_flags/transition_detect/Primitives,1,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[3].dqsw_trainer/Primitives,186,61,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[3].u_dqsw270_flags/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[3].u_dqsw270_flags/noise_detect/Primitives,1,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[3].u_dqsw270_flags/transition_detect/Primitives,1,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[3].u_dqsw_flags/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[3].u_dqsw_flags/noise_detect/Primitives,1,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[3].u_dqsw_flags/transition_detect/Primitives,1,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/Primitives,70,50,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/u_cmd_flags/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/u_cmd_flags/noise_detect/Primitives,1,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/u_cmd_flags/transition_detect/Primitives,1,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/ddr4_vref_trainer/Primitives,9,10,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/Primitives,317,88,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/ddr_init_iterator/Primitives,40,29,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/Primitives,0,665,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_WE_N/Primitives,0,0,0,0,1,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_0_IOD_DM/Primitives,0,0,0,0,1,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_0_IOD_DQ/Primitives,0,0,0,0,8,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_0_IOD_DQS/Primitives,0,0,0,0,0,1,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_IOD_DM/Primitives,0,0,0,0,1,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/Primitives,0,0,0,0,8,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_IOD_DQS/Primitives,0,0,0,0,0,1,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_IOD_DM/Primitives,0,0,0,0,1,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_IOD_DQ/Primitives,0,0,0,0,8,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_IOD_DQS/Primitives,0,0,0,0,0,1,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_IOD_DM/Primitives,0,0,0,0,1,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_IOD_DQ/Primitives,0,0,0,0,8,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_IOD_DQS/Primitives,0,0,0,0,0,1,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/Primitives,0,1,0,0,5,1,0,0,1,0,0,0,0
PF_DDR4_SS_0/DLL_0/Primitives,0,0,0,0,0,0,0,0,0,0,1,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_5/MSC_i_6/MSC_i_7/Primitives,0,1,0,0,0,0,0,0,1,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_5/Primitives,417,88,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/Primitives,7,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_100/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_101/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_102/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_103/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_104/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_105/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_106/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_107/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_108/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_109/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_110/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_111/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_112/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_113/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_114/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_115/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_116/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_117/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_118/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_119/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_12/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_120/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_121/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_122/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_123/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_124/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_125/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_126/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_127/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_128/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_129/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_13/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_130/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_131/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_132/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_133/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_134/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_135/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_136/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_137/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_138/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_139/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_14/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_140/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_141/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_142/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_143/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_144/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_145/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_146/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_147/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_148/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_149/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_15/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_150/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_151/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_152/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_153/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_154/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_155/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_156/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_157/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_16/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_17/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_18/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_19/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_20/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_21/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_22/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_23/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_24/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_25/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_26/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_27/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_28/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_29/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_30/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_31/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_32/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_33/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_34/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_35/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_36/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_37/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_38/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_39/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_40/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_41/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_42/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_43/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_44/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_45/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_46/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_47/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_48/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_49/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_50/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_51/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_52/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_53/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_54/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_55/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_56/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_57/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_58/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_59/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_60/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_61/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_62/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_63/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_64/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_65/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_66/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_67/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_68/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_69/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_70/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_71/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_72/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_73/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_74/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_75/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_76/Primitives,10,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_77/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_78/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_79/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_80/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_81/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_82/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_83/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_84/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_85/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_86/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_87/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_88/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_89/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_90/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_91/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_92/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_93/Primitives,10,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_94/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_95/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_96/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_97/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_98/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/MSC_i_99/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_11/Primitives,0,160,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_158/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_159/Primitives,4,61,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_160/MSC_i_161/Primitives,1,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_162/Primitives,0,296,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_163/MSC_i_164/MSC_i_165/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_163/MSC_i_166/MSC_i_167/Primitives,0,72,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_163/MSC_i_166/MSC_i_168/Primitives,143,76,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_163/MSC_i_166/MSC_i_169/MSC_i_170/Primitives,14,8,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_163/MSC_i_166/MSC_i_169/MSC_i_171/Primitives,17,8,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_163/MSC_i_166/MSC_i_169/MSC_i_172/Primitives,17,8,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_163/MSC_i_166/MSC_i_169/MSC_i_173/Primitives,17,8,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_163/MSC_i_166/MSC_i_169/MSC_i_174/Primitives,17,8,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_163/MSC_i_166/MSC_i_169/MSC_i_175/Primitives,189,16,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_163/MSC_i_166/MSC_i_169/Primitives,149,81,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_163/MSC_i_166/MSC_i_176/Primitives,8,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_163/MSC_i_166/MSC_i_177/Primitives,0,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_163/MSC_i_166/MSC_i_178/Primitives,25,17,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_163/MSC_i_166/MSC_i_179/Primitives,8,80,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_163/MSC_i_166/MSC_i_180/Primitives,156,58,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_163/MSC_i_166/MSC_i_181/Primitives,216,58,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_163/MSC_i_166/MSC_i_182/Primitives,0,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_163/MSC_i_166/MSC_i_183/Primitives,8,80,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_163/MSC_i_166/MSC_i_184/Primitives,153,76,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_163/MSC_i_166/MSC_i_185/Primitives,139,76,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_163/MSC_i_166/MSC_i_186/Primitives,149,76,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_163/MSC_i_166/MSC_i_187/Primitives,0,15,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_163/MSC_i_166/MSC_i_188/Primitives,213,60,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_163/MSC_i_166/MSC_i_189/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_163/MSC_i_166/Primitives,217,184,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_163/MSC_i_190/MSC_i_191/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_163/Primitives,315,110,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_192/Primitives,259,195,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_193/Primitives,2,9,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_194/MSC_i_195/MSC_i_196/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_194/MSC_i_195/MSC_i_197/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_194/MSC_i_195/Primitives,4,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_194/MSC_i_198/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_194/MSC_i_199/MSC_i_200/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_194/MSC_i_199/Primitives,3,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_194/Primitives,32,25,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_201/MSC_i_202/MSC_i_203/IcgKqdfcvp4tFEcAzeqwDdu3tGe0kDKn7qbLqcKE3Fys6sg4xghAorsnjl4gsm2rJq3FisaLKL46Ispw386gGqzi1BJo4BpJvEthhiEqnlxba/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_201/MSC_i_202/MSC_i_203/IcgKqdfcvp4tFEcAzeqwDdu3tGe0kDKn7qbLqcKE3Fys6sg4xghAorsnjl4gsm2rJq3FisaLKL46Ispw386gGqzi1BJo4BpJvEthhiEqnlxbb/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_201/MSC_i_202/MSC_i_203/Primitives,43,19,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_201/MSC_i_202/Primitives,34,10,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_201/MSC_i_204/Primitives,104,204,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_201/MSC_i_205/MSC_i_206/MSC_i_207/MSC_i_208/Primitives,134,200,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_201/MSC_i_205/MSC_i_206/MSC_i_207/Primitives,28,24,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_201/MSC_i_205/MSC_i_206/MSC_i_209/IhL8LyjC7v4iyovl6/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_201/MSC_i_205/MSC_i_206/MSC_i_209/IhL8LyjC7v4iyovl7/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_201/MSC_i_205/MSC_i_206/MSC_i_209/IhL8LyjC7v4iyovl8/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_201/MSC_i_205/MSC_i_206/MSC_i_209/IhL8LyjC7v4iyovl9/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_201/MSC_i_205/MSC_i_206/MSC_i_209/IhL8LyjC7v4iyovlA/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_201/MSC_i_205/MSC_i_206/MSC_i_209/IhL8LyjC7v4iyovlB/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_201/MSC_i_205/Primitives,47,11,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_201/Primitives,96,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_210/IgrEg2DIvBJD2E8phyzEl7etfca8cfvsFwjb2dwq/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_210/MSC_i_211/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_210/MSC_i_212/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_210/MSC_i_213/Primitives,0,7,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_210/MSC_i_214/Primitives,168,75,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_210/Primitives,1349,963,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_215/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_217/MSC_i_218/MSC_i_219/Primitives,7,7,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_217/MSC_i_218/Primitives,28,13,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_220/MSC_i_221/MSC_i_222/MSC_i_223/Primitives,3,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_220/MSC_i_221/MSC_i_222/MSC_i_224/MSC_i_225/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_220/MSC_i_221/MSC_i_222/MSC_i_224/MSC_i_226/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_220/MSC_i_221/MSC_i_222/MSC_i_224/MSC_i_227/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_220/MSC_i_221/MSC_i_222/MSC_i_224/MSC_i_228/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_220/MSC_i_221/MSC_i_222/MSC_i_224/MSC_i_229/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_220/MSC_i_221/MSC_i_222/MSC_i_224/MSC_i_230/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_220/MSC_i_221/MSC_i_222/MSC_i_224/MSC_i_231/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_220/MSC_i_221/MSC_i_222/MSC_i_224/MSC_i_232/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_220/MSC_i_221/MSC_i_222/MSC_i_224/MSC_i_233/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_220/MSC_i_221/MSC_i_222/MSC_i_224/MSC_i_234/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_220/MSC_i_221/MSC_i_222/Primitives,9,10,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_220/MSC_i_221/MSC_i_235/Primitives,546,781,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_220/MSC_i_221/MSC_i_236/MSC_i_237/Primitives,11,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_220/MSC_i_221/MSC_i_236/MSC_i_238/MSC_i_239/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_220/MSC_i_221/MSC_i_236/MSC_i_238/MSC_i_240/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_220/MSC_i_221/MSC_i_236/MSC_i_238/MSC_i_241/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_220/MSC_i_221/MSC_i_236/MSC_i_238/MSC_i_242/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_220/MSC_i_221/MSC_i_236/MSC_i_238/MSC_i_243/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_220/MSC_i_221/MSC_i_236/MSC_i_238/MSC_i_244/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_220/MSC_i_221/MSC_i_236/MSC_i_238/MSC_i_245/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_220/MSC_i_221/MSC_i_236/MSC_i_238/MSC_i_246/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_220/MSC_i_221/MSC_i_236/MSC_i_238/MSC_i_247/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_220/MSC_i_221/MSC_i_236/MSC_i_238/MSC_i_248/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_220/MSC_i_221/MSC_i_236/Primitives,9,10,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_220/MSC_i_221/Primitives,44,22,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_220/MSC_i_249/Primitives,0,0,252,252,0,0,0,7,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_250/MSC_i_251/MSC_i_252/MSC_i_253/Primitives,3,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_250/MSC_i_251/MSC_i_252/MSC_i_254/MSC_i_255/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_250/MSC_i_251/MSC_i_252/MSC_i_254/MSC_i_256/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_250/MSC_i_251/MSC_i_252/MSC_i_254/MSC_i_257/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_250/MSC_i_251/MSC_i_252/MSC_i_254/MSC_i_258/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_250/MSC_i_251/MSC_i_252/MSC_i_254/MSC_i_259/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_250/MSC_i_251/MSC_i_252/MSC_i_254/MSC_i_260/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_250/MSC_i_251/MSC_i_252/MSC_i_254/MSC_i_261/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_250/MSC_i_251/MSC_i_252/MSC_i_254/MSC_i_262/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_250/MSC_i_251/MSC_i_252/MSC_i_254/MSC_i_263/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_250/MSC_i_251/MSC_i_252/MSC_i_254/MSC_i_264/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_250/MSC_i_251/MSC_i_252/Primitives,9,10,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_250/MSC_i_251/MSC_i_265/Primitives,113,146,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_250/MSC_i_251/MSC_i_266/MSC_i_267/Primitives,11,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_250/MSC_i_251/MSC_i_266/MSC_i_268/MSC_i_269/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_250/MSC_i_251/MSC_i_266/MSC_i_268/MSC_i_270/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_250/MSC_i_251/MSC_i_266/MSC_i_268/MSC_i_271/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_250/MSC_i_251/MSC_i_266/MSC_i_268/MSC_i_272/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_250/MSC_i_251/MSC_i_266/MSC_i_268/MSC_i_273/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_250/MSC_i_251/MSC_i_266/MSC_i_268/MSC_i_274/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_250/MSC_i_251/MSC_i_266/MSC_i_268/MSC_i_275/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_250/MSC_i_251/MSC_i_266/MSC_i_268/MSC_i_276/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_250/MSC_i_251/MSC_i_266/MSC_i_268/MSC_i_277/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_250/MSC_i_251/MSC_i_266/MSC_i_268/MSC_i_278/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_250/MSC_i_251/MSC_i_266/Primitives,9,10,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_250/MSC_i_251/Primitives,56,22,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_250/MSC_i_279/Primitives,0,0,72,72,0,0,0,2,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_280/MSC_i_281/MSC_i_282/Primitives,144,209,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_280/MSC_i_281/Primitives,50,41,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_280/MSC_i_283/Primitives,0,0,72,72,0,0,0,2,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_284/MSC_i_285/MSC_i_286/MSC_i_287/Primitives,2,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_284/MSC_i_285/MSC_i_286/MSC_i_288/MSC_i_289/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_284/MSC_i_285/MSC_i_286/MSC_i_288/MSC_i_290/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_284/MSC_i_285/MSC_i_286/MSC_i_288/MSC_i_291/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_284/MSC_i_285/MSC_i_286/MSC_i_288/MSC_i_292/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_284/MSC_i_285/MSC_i_286/MSC_i_288/MSC_i_293/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_284/MSC_i_285/MSC_i_286/Primitives,4,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_284/MSC_i_285/MSC_i_294/Primitives,0,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_284/MSC_i_285/MSC_i_295/Primitives,209,299,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_284/MSC_i_285/MSC_i_296/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_284/MSC_i_285/MSC_i_297/MSC_i_298/Primitives,2,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_284/MSC_i_285/MSC_i_297/MSC_i_299/MSC_i_300/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_284/MSC_i_285/MSC_i_297/MSC_i_299/MSC_i_301/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_284/MSC_i_285/MSC_i_297/MSC_i_299/MSC_i_302/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_284/MSC_i_285/MSC_i_297/MSC_i_299/MSC_i_303/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_284/MSC_i_285/MSC_i_297/MSC_i_299/MSC_i_304/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_284/MSC_i_285/MSC_i_297/Primitives,4,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_284/MSC_i_285/Primitives,42,14,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_284/MSC_i_305/IhL8LyjC7v4iyovl6/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_284/MSC_i_305/IhL8LyjC7v4iyovl7/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_284/MSC_i_305/IhL8LyjC7v4iyovl8/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_284/MSC_i_305/IhL8LyjC7v4iyovl9/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_284/MSC_i_305/IhL8LyjC7v4iyovlA/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_284/MSC_i_305/IhL8LyjC7v4iyovlB/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_284/MSC_i_305/IhL8LyjC7v4iyovlC/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_284/MSC_i_305/IhL8LyjC7v4iyovlD/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_284/MSC_i_305/IhL8LyjC7v4iyovlE/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_306/MSC_i_307/MSC_i_308/MSC_i_309/Primitives,2,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_306/MSC_i_307/MSC_i_308/MSC_i_310/MSC_i_311/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_306/MSC_i_307/MSC_i_308/MSC_i_310/MSC_i_312/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_306/MSC_i_307/MSC_i_308/MSC_i_310/MSC_i_313/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_306/MSC_i_307/MSC_i_308/MSC_i_310/MSC_i_314/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_306/MSC_i_307/MSC_i_308/MSC_i_310/MSC_i_315/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_306/MSC_i_307/MSC_i_308/MSC_i_310/MSC_i_316/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_306/MSC_i_307/MSC_i_308/MSC_i_310/MSC_i_317/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_306/MSC_i_307/MSC_i_308/MSC_i_310/MSC_i_318/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_306/MSC_i_307/MSC_i_308/MSC_i_310/MSC_i_319/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_306/MSC_i_307/MSC_i_308/Primitives,8,9,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_306/MSC_i_307/MSC_i_320/Primitives,593,877,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_306/MSC_i_307/MSC_i_321/MSC_i_322/Primitives,10,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_306/MSC_i_307/MSC_i_321/MSC_i_323/MSC_i_324/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_306/MSC_i_307/MSC_i_321/MSC_i_323/MSC_i_325/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_306/MSC_i_307/MSC_i_321/MSC_i_323/MSC_i_326/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_306/MSC_i_307/MSC_i_321/MSC_i_323/MSC_i_327/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_306/MSC_i_307/MSC_i_321/MSC_i_323/MSC_i_328/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_306/MSC_i_307/MSC_i_321/MSC_i_323/MSC_i_329/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_306/MSC_i_307/MSC_i_321/MSC_i_323/MSC_i_330/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_306/MSC_i_307/MSC_i_321/MSC_i_323/MSC_i_331/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_306/MSC_i_307/MSC_i_321/MSC_i_323/MSC_i_332/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_306/MSC_i_307/MSC_i_321/Primitives,8,9,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_306/MSC_i_307/Primitives,54,21,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_306/MSC_i_333/Primitives,0,0,288,288,0,0,0,8,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_334/Primitives,584,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_335/MSC_i_336/MSC_i_337/Primitives,157,230,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_335/MSC_i_336/Primitives,47,37,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_335/MSC_i_338/Primitives,0,0,72,72,0,0,0,2,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/Primitives,305,1873,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_339/Primitives,171,141,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_9/MSC_i_10/Primitives,1,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/Primitives,299,802,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/Primitives,0,257,0,0,0,0,0,0,0,0,0,0,0
PF_RESET_0/PF_RESET_0/Primitives,1,17,0,0,0,0,0,0,1,0,0,0,0
Primitives/Primitives,2,1,0,0,75,0,0,0,1,0,0,0,0
SRAM_AXI_0/COREAXI4SRAM_0/U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF/Primitives,0,8,0,0,0,0,0,0,0,0,0,0,0
SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/Primitives,288,209,0,0,0,0,0,0,0,0,0,0,0
SRAM_AXI_0/PF_TPSRAM_AHB_AXI_0/Primitives,2,0,72,72,0,0,0,2,0,0,0,0,0
system_top_0/Primitives,46,95,0,0,0,0,0,0,0,0,0,0,0
