<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="143" />
   <irq preferredWidth="34" />
   <name preferredWidth="214" />
  </columns>
 </systemtable>
 <library expandedCategories="Library,Project/My Own IP cores,Project" />
 <window width="976" height="1038" x="-8" y="0" />
 <hdlexample language="VERILOG" />
</preferences>
