# ---------------------------------------------------------------------------
# Created on Sat Jan 31 20:16:19 EST 2026 with report_failfast (2023.09.14)
# ---------------------------------------------------------------------------

 +------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
 | Clock Buffers (BUFGCE / BUFGCE_DIV / BUFGCTRL)                                                                                                                         |
 +-------------+----------------------------------------------------------------------------+--------------------------------------------+-------+--------+---------------+
 | Driver Type | Driver Pin                                                                 | Net                                        | Slack | Fanout | Load Pins     |
 +-------------+----------------------------------------------------------------------------+--------------------------------------------+-------+--------+---------------+
 | BUFGCE      | bd_0_i/hls_inst/inst/control_s_axi_U/col_sum_7_fu_450[23]_i_1_bufg_place/O | bd_0_i/hls_inst/inst/control_s_axi_U/SR[0] | 6.819 | 1545   | FDRE/R (1545) |
 +-------------+----------------------------------------------------------------------------+--------------------------------------------+-------+--------+---------------+
