{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 05 16:08:57 2020 " "Info: Processing started: Sat Dec 05 16:08:57 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off homework -c homework --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off homework -c homework --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clkin " "Info: Assuming node \"clkin\" is an undefined clock" {  } { { "Block1.bdf" "" { Schematic "F:/EDA/home/bigHomework/bigHomework/Block1.bdf" { { -192 -128 40 -176 "clkin" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkin" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "fenpin10:inst5\|out " "Info: Detected ripple clock \"fenpin10:inst5\|out\" as buffer" {  } { { "fenpin10.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/fenpin10.v" 3 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "fenpin10:inst5\|out" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "fenpin100:inst1\|out " "Info: Detected ripple clock \"fenpin100:inst1\|out\" as buffer" {  } { { "fenpin100.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/fenpin100.v" 3 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "fenpin100:inst1\|out" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "fenpin50:inst3\|out " "Info: Detected ripple clock \"fenpin50:inst3\|out\" as buffer" {  } { { "fenpin50.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/fenpin50.v" 3 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "fenpin50:inst3\|out" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "fenpin10:inst4\|out " "Info: Detected ripple clock \"fenpin10:inst4\|out\" as buffer" {  } { { "fenpin10.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/fenpin10.v" 3 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "fenpin10:inst4\|out" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "fenpin100:inst2\|out " "Info: Detected ripple clock \"fenpin100:inst2\|out\" as buffer" {  } { { "fenpin100.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/fenpin100.v" 3 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "fenpin100:inst2\|out" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clkin register qudou:inst17\|clkout register homework:inst\|scorea2\[0\] 112.36 MHz 8.9 ns Internal " "Info: Clock \"clkin\" has Internal fmax of 112.36 MHz between source register \"qudou:inst17\|clkout\" and destination register \"homework:inst\|scorea2\[0\]\" (period= 8.9 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.752 ns + Longest register register " "Info: + Longest register to register delay is 2.752 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns qudou:inst17\|clkout 1 REG LCFF_X58_Y26_N17 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X58_Y26_N17; Fanout = 6; REG Node = 'qudou:inst17\|clkout'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { qudou:inst17|clkout } "NODE_NAME" } } { "qudou.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/qudou.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.527 ns) + CELL(0.245 ns) 0.772 ns homework:inst\|scorea2\[1\]~158 2 COMB LCCOMB_X58_Y25_N2 1 " "Info: 2: + IC(0.527 ns) + CELL(0.245 ns) = 0.772 ns; Loc. = LCCOMB_X58_Y25_N2; Fanout = 1; COMB Node = 'homework:inst\|scorea2\[1\]~158'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.772 ns" { qudou:inst17|clkout homework:inst|scorea2[1]~158 } "NODE_NAME" } } { "homework.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/homework.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.737 ns) + CELL(0.150 ns) 1.659 ns homework:inst\|scorea2\[1\]~159 3 COMB LCCOMB_X57_Y26_N26 4 " "Info: 3: + IC(0.737 ns) + CELL(0.150 ns) = 1.659 ns; Loc. = LCCOMB_X57_Y26_N26; Fanout = 4; COMB Node = 'homework:inst\|scorea2\[1\]~159'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.887 ns" { homework:inst|scorea2[1]~158 homework:inst|scorea2[1]~159 } "NODE_NAME" } } { "homework.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/homework.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.660 ns) 2.752 ns homework:inst\|scorea2\[0\] 4 REG LCFF_X56_Y26_N21 9 " "Info: 4: + IC(0.433 ns) + CELL(0.660 ns) = 2.752 ns; Loc. = LCFF_X56_Y26_N21; Fanout = 9; REG Node = 'homework:inst\|scorea2\[0\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.093 ns" { homework:inst|scorea2[1]~159 homework:inst|scorea2[0] } "NODE_NAME" } } { "homework.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/homework.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.055 ns ( 38.34 % ) " "Info: Total cell delay = 1.055 ns ( 38.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.697 ns ( 61.66 % ) " "Info: Total interconnect delay = 1.697 ns ( 61.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.752 ns" { qudou:inst17|clkout homework:inst|scorea2[1]~158 homework:inst|scorea2[1]~159 homework:inst|scorea2[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.752 ns" { qudou:inst17|clkout {} homework:inst|scorea2[1]~158 {} homework:inst|scorea2[1]~159 {} homework:inst|scorea2[0] {} } { 0.000ns 0.527ns 0.737ns 0.433ns } { 0.000ns 0.245ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.934 ns - Smallest " "Info: - Smallest clock skew is -5.934 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkin destination 2.656 ns + Shortest register " "Info: + Shortest clock path from clock \"clkin\" to destination register is 2.656 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clkin 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clkin'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkin } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "F:/EDA/home/bigHomework/bigHomework/Block1.bdf" { { -192 -128 40 -176 "clkin" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clkin~clkctrl 2 COMB CLKCTRL_G2 51 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 51; COMB Node = 'clkin~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clkin clkin~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "F:/EDA/home/bigHomework/bigHomework/Block1.bdf" { { -192 -128 40 -176 "clkin" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.002 ns) + CELL(0.537 ns) 2.656 ns homework:inst\|scorea2\[0\] 3 REG LCFF_X56_Y26_N21 9 " "Info: 3: + IC(1.002 ns) + CELL(0.537 ns) = 2.656 ns; Loc. = LCFF_X56_Y26_N21; Fanout = 9; REG Node = 'homework:inst\|scorea2\[0\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { clkin~clkctrl homework:inst|scorea2[0] } "NODE_NAME" } } { "homework.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/homework.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.83 % ) " "Info: Total cell delay = 1.536 ns ( 57.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.120 ns ( 42.17 % ) " "Info: Total interconnect delay = 1.120 ns ( 42.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clkin clkin~clkctrl homework:inst|scorea2[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { clkin {} clkin~combout {} clkin~clkctrl {} homework:inst|scorea2[0] {} } { 0.000ns 0.000ns 0.118ns 1.002ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkin source 8.590 ns - Longest register " "Info: - Longest clock path from clock \"clkin\" to source register is 8.590 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clkin 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clkin'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkin } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "F:/EDA/home/bigHomework/bigHomework/Block1.bdf" { { -192 -128 40 -176 "clkin" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns fenpin100:inst1\|out 2 REG LCFF_X1_Y18_N1 3 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N1; Fanout = 3; REG Node = 'fenpin100:inst1\|out'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { clkin fenpin100:inst1|out } "NODE_NAME" } } { "fenpin100.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/fenpin100.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.471 ns) + CELL(0.787 ns) 3.375 ns fenpin50:inst3\|out 3 REG LCFF_X2_Y18_N9 3 " "Info: 3: + IC(0.471 ns) + CELL(0.787 ns) = 3.375 ns; Loc. = LCFF_X2_Y18_N9; Fanout = 3; REG Node = 'fenpin50:inst3\|out'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.258 ns" { fenpin100:inst1|out fenpin50:inst3|out } "NODE_NAME" } } { "fenpin50.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/fenpin50.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.980 ns) + CELL(0.787 ns) 6.142 ns fenpin10:inst4\|out 4 REG LCFF_X32_Y2_N17 3 " "Info: 4: + IC(1.980 ns) + CELL(0.787 ns) = 6.142 ns; Loc. = LCFF_X32_Y2_N17; Fanout = 3; REG Node = 'fenpin10:inst4\|out'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.767 ns" { fenpin50:inst3|out fenpin10:inst4|out } "NODE_NAME" } } { "fenpin10.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/fenpin10.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.924 ns) + CELL(0.000 ns) 7.066 ns fenpin10:inst4\|out~clkctrl 5 COMB CLKCTRL_G14 23 " "Info: 5: + IC(0.924 ns) + CELL(0.000 ns) = 7.066 ns; Loc. = CLKCTRL_G14; Fanout = 23; COMB Node = 'fenpin10:inst4\|out~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.924 ns" { fenpin10:inst4|out fenpin10:inst4|out~clkctrl } "NODE_NAME" } } { "fenpin10.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/fenpin10.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.987 ns) + CELL(0.537 ns) 8.590 ns qudou:inst17\|clkout 6 REG LCFF_X58_Y26_N17 6 " "Info: 6: + IC(0.987 ns) + CELL(0.537 ns) = 8.590 ns; Loc. = LCFF_X58_Y26_N17; Fanout = 6; REG Node = 'qudou:inst17\|clkout'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.524 ns" { fenpin10:inst4|out~clkctrl qudou:inst17|clkout } "NODE_NAME" } } { "qudou.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/qudou.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.897 ns ( 45.37 % ) " "Info: Total cell delay = 3.897 ns ( 45.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.693 ns ( 54.63 % ) " "Info: Total interconnect delay = 4.693 ns ( 54.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.590 ns" { clkin fenpin100:inst1|out fenpin50:inst3|out fenpin10:inst4|out fenpin10:inst4|out~clkctrl qudou:inst17|clkout } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.590 ns" { clkin {} clkin~combout {} fenpin100:inst1|out {} fenpin50:inst3|out {} fenpin10:inst4|out {} fenpin10:inst4|out~clkctrl {} qudou:inst17|clkout {} } { 0.000ns 0.000ns 0.331ns 0.471ns 1.980ns 0.924ns 0.987ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clkin clkin~clkctrl homework:inst|scorea2[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { clkin {} clkin~combout {} clkin~clkctrl {} homework:inst|scorea2[0] {} } { 0.000ns 0.000ns 0.118ns 1.002ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.590 ns" { clkin fenpin100:inst1|out fenpin50:inst3|out fenpin10:inst4|out fenpin10:inst4|out~clkctrl qudou:inst17|clkout } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.590 ns" { clkin {} clkin~combout {} fenpin100:inst1|out {} fenpin50:inst3|out {} fenpin10:inst4|out {} fenpin10:inst4|out~clkctrl {} qudou:inst17|clkout {} } { 0.000ns 0.000ns 0.331ns 0.471ns 1.980ns 0.924ns 0.987ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "qudou.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/qudou.v" 3 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "homework.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/homework.v" 25 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.752 ns" { qudou:inst17|clkout homework:inst|scorea2[1]~158 homework:inst|scorea2[1]~159 homework:inst|scorea2[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.752 ns" { qudou:inst17|clkout {} homework:inst|scorea2[1]~158 {} homework:inst|scorea2[1]~159 {} homework:inst|scorea2[0] {} } { 0.000ns 0.527ns 0.737ns 0.433ns } { 0.000ns 0.245ns 0.150ns 0.660ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clkin clkin~clkctrl homework:inst|scorea2[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { clkin {} clkin~combout {} clkin~clkctrl {} homework:inst|scorea2[0] {} } { 0.000ns 0.000ns 0.118ns 1.002ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.590 ns" { clkin fenpin100:inst1|out fenpin50:inst3|out fenpin10:inst4|out fenpin10:inst4|out~clkctrl qudou:inst17|clkout } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.590 ns" { clkin {} clkin~combout {} fenpin100:inst1|out {} fenpin50:inst3|out {} fenpin10:inst4|out {} fenpin10:inst4|out~clkctrl {} qudou:inst17|clkout {} } { 0.000ns 0.000ns 0.331ns 0.471ns 1.980ns 0.924ns 0.987ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clkin 198 " "Warning: Circuit may not operate. Detected 198 non-operational path(s) clocked by clock \"clkin\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "homework:inst\|sumb\[3\] yima:inst14\|out\[6\] clkin 7.775 ns " "Info: Found hold time violation between source  pin or register \"homework:inst\|sumb\[3\]\" and destination pin or register \"yima:inst14\|out\[6\]\" for clock \"clkin\" (Hold time is 7.775 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "8.325 ns + Largest " "Info: + Largest clock skew is 8.325 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkin destination 10.989 ns + Longest register " "Info: + Longest clock path from clock \"clkin\" to destination register is 10.989 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clkin 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clkin'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkin } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "F:/EDA/home/bigHomework/bigHomework/Block1.bdf" { { -192 -128 40 -176 "clkin" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns fenpin100:inst1\|out 2 REG LCFF_X1_Y18_N1 3 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N1; Fanout = 3; REG Node = 'fenpin100:inst1\|out'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { clkin fenpin100:inst1|out } "NODE_NAME" } } { "fenpin100.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/fenpin100.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.471 ns) + CELL(0.787 ns) 3.375 ns fenpin50:inst3\|out 3 REG LCFF_X2_Y18_N9 3 " "Info: 3: + IC(0.471 ns) + CELL(0.787 ns) = 3.375 ns; Loc. = LCFF_X2_Y18_N9; Fanout = 3; REG Node = 'fenpin50:inst3\|out'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.258 ns" { fenpin100:inst1|out fenpin50:inst3|out } "NODE_NAME" } } { "fenpin50.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/fenpin50.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.980 ns) + CELL(0.787 ns) 6.142 ns fenpin10:inst4\|out 4 REG LCFF_X32_Y2_N17 3 " "Info: 4: + IC(1.980 ns) + CELL(0.787 ns) = 6.142 ns; Loc. = LCFF_X32_Y2_N17; Fanout = 3; REG Node = 'fenpin10:inst4\|out'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.767 ns" { fenpin50:inst3|out fenpin10:inst4|out } "NODE_NAME" } } { "fenpin10.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/fenpin10.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.493 ns) + CELL(0.787 ns) 7.422 ns fenpin100:inst2\|out 5 REG LCFF_X32_Y1_N25 3 " "Info: 5: + IC(0.493 ns) + CELL(0.787 ns) = 7.422 ns; Loc. = LCFF_X32_Y1_N25; Fanout = 3; REG Node = 'fenpin100:inst2\|out'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.280 ns" { fenpin10:inst4|out fenpin100:inst2|out } "NODE_NAME" } } { "fenpin100.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/fenpin100.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.492 ns) + CELL(0.787 ns) 8.701 ns fenpin10:inst5\|out 6 REG LCFF_X33_Y1_N17 2 " "Info: 6: + IC(0.492 ns) + CELL(0.787 ns) = 8.701 ns; Loc. = LCFF_X33_Y1_N17; Fanout = 2; REG Node = 'fenpin10:inst5\|out'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { fenpin100:inst2|out fenpin10:inst5|out } "NODE_NAME" } } { "fenpin10.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/fenpin10.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.754 ns) + CELL(0.000 ns) 9.455 ns fenpin10:inst5\|out~clkctrl 7 COMB CLKCTRL_G13 44 " "Info: 7: + IC(0.754 ns) + CELL(0.000 ns) = 9.455 ns; Loc. = CLKCTRL_G13; Fanout = 44; COMB Node = 'fenpin10:inst5\|out~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.754 ns" { fenpin10:inst5|out fenpin10:inst5|out~clkctrl } "NODE_NAME" } } { "fenpin10.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/fenpin10.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.537 ns) 10.989 ns yima:inst14\|out\[6\] 8 REG LCFF_X57_Y25_N9 4 " "Info: 8: + IC(0.997 ns) + CELL(0.537 ns) = 10.989 ns; Loc. = LCFF_X57_Y25_N9; Fanout = 4; REG Node = 'yima:inst14\|out\[6\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { fenpin10:inst5|out~clkctrl yima:inst14|out[6] } "NODE_NAME" } } { "yima.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/yima.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.471 ns ( 49.79 % ) " "Info: Total cell delay = 5.471 ns ( 49.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.518 ns ( 50.21 % ) " "Info: Total interconnect delay = 5.518 ns ( 50.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "10.989 ns" { clkin fenpin100:inst1|out fenpin50:inst3|out fenpin10:inst4|out fenpin100:inst2|out fenpin10:inst5|out fenpin10:inst5|out~clkctrl yima:inst14|out[6] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "10.989 ns" { clkin {} clkin~combout {} fenpin100:inst1|out {} fenpin50:inst3|out {} fenpin10:inst4|out {} fenpin100:inst2|out {} fenpin10:inst5|out {} fenpin10:inst5|out~clkctrl {} yima:inst14|out[6] {} } { 0.000ns 0.000ns 0.331ns 0.471ns 1.980ns 0.493ns 0.492ns 0.754ns 0.997ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkin source 2.664 ns - Shortest register " "Info: - Shortest clock path from clock \"clkin\" to source register is 2.664 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clkin 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clkin'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkin } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "F:/EDA/home/bigHomework/bigHomework/Block1.bdf" { { -192 -128 40 -176 "clkin" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clkin~clkctrl 2 COMB CLKCTRL_G2 51 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 51; COMB Node = 'clkin~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clkin clkin~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "F:/EDA/home/bigHomework/bigHomework/Block1.bdf" { { -192 -128 40 -176 "clkin" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.537 ns) 2.664 ns homework:inst\|sumb\[3\] 3 REG LCFF_X57_Y25_N7 7 " "Info: 3: + IC(1.010 ns) + CELL(0.537 ns) = 2.664 ns; Loc. = LCFF_X57_Y25_N7; Fanout = 7; REG Node = 'homework:inst\|sumb\[3\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { clkin~clkctrl homework:inst|sumb[3] } "NODE_NAME" } } { "homework.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/homework.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.66 % ) " "Info: Total cell delay = 1.536 ns ( 57.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.128 ns ( 42.34 % ) " "Info: Total interconnect delay = 1.128 ns ( 42.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { clkin clkin~clkctrl homework:inst|sumb[3] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { clkin {} clkin~combout {} clkin~clkctrl {} homework:inst|sumb[3] {} } { 0.000ns 0.000ns 0.118ns 1.010ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "10.989 ns" { clkin fenpin100:inst1|out fenpin50:inst3|out fenpin10:inst4|out fenpin100:inst2|out fenpin10:inst5|out fenpin10:inst5|out~clkctrl yima:inst14|out[6] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "10.989 ns" { clkin {} clkin~combout {} fenpin100:inst1|out {} fenpin50:inst3|out {} fenpin10:inst4|out {} fenpin100:inst2|out {} fenpin10:inst5|out {} fenpin10:inst5|out~clkctrl {} yima:inst14|out[6] {} } { 0.000ns 0.000ns 0.331ns 0.471ns 1.980ns 0.493ns 0.492ns 0.754ns 0.997ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { clkin clkin~clkctrl homework:inst|sumb[3] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { clkin {} clkin~combout {} clkin~clkctrl {} homework:inst|sumb[3] {} } { 0.000ns 0.000ns 0.118ns 1.010ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "homework.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/homework.v" 25 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.566 ns - Shortest register register " "Info: - Shortest register to register delay is 0.566 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns homework:inst\|sumb\[3\] 1 REG LCFF_X57_Y25_N7 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X57_Y25_N7; Fanout = 7; REG Node = 'homework:inst\|sumb\[3\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { homework:inst|sumb[3] } "NODE_NAME" } } { "homework.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/homework.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.150 ns) 0.482 ns flag:inst19\|LessThan0~59 2 COMB LCCOMB_X57_Y25_N8 6 " "Info: 2: + IC(0.332 ns) + CELL(0.150 ns) = 0.482 ns; Loc. = LCCOMB_X57_Y25_N8; Fanout = 6; COMB Node = 'flag:inst19\|LessThan0~59'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.482 ns" { homework:inst|sumb[3] flag:inst19|LessThan0~59 } "NODE_NAME" } } { "flag.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/flag.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.566 ns yima:inst14\|out\[6\] 3 REG LCFF_X57_Y25_N9 4 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.566 ns; Loc. = LCFF_X57_Y25_N9; Fanout = 4; REG Node = 'yima:inst14\|out\[6\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { flag:inst19|LessThan0~59 yima:inst14|out[6] } "NODE_NAME" } } { "yima.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/yima.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 41.34 % ) " "Info: Total cell delay = 0.234 ns ( 41.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.332 ns ( 58.66 % ) " "Info: Total interconnect delay = 0.332 ns ( 58.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { homework:inst|sumb[3] flag:inst19|LessThan0~59 yima:inst14|out[6] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "0.566 ns" { homework:inst|sumb[3] {} flag:inst19|LessThan0~59 {} yima:inst14|out[6] {} } { 0.000ns 0.332ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "yima.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/yima.v" 6 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "10.989 ns" { clkin fenpin100:inst1|out fenpin50:inst3|out fenpin10:inst4|out fenpin100:inst2|out fenpin10:inst5|out fenpin10:inst5|out~clkctrl yima:inst14|out[6] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "10.989 ns" { clkin {} clkin~combout {} fenpin100:inst1|out {} fenpin50:inst3|out {} fenpin10:inst4|out {} fenpin100:inst2|out {} fenpin10:inst5|out {} fenpin10:inst5|out~clkctrl {} yima:inst14|out[6] {} } { 0.000ns 0.000ns 0.331ns 0.471ns 1.980ns 0.493ns 0.492ns 0.754ns 0.997ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { clkin clkin~clkctrl homework:inst|sumb[3] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { clkin {} clkin~combout {} clkin~clkctrl {} homework:inst|sumb[3] {} } { 0.000ns 0.000ns 0.118ns 1.010ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { homework:inst|sumb[3] flag:inst19|LessThan0~59 yima:inst14|out[6] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "0.566 ns" { homework:inst|sumb[3] {} flag:inst19|LessThan0~59 {} yima:inst14|out[6] {} } { 0.000ns 0.332ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "qudou:inst6\|clkout rst clkin -1.196 ns register " "Info: tsu for register \"qudou:inst6\|clkout\" (data pin = \"rst\", clock pin = \"clkin\") is -1.196 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.430 ns + Longest pin register " "Info: + Longest pin to register delay is 7.430 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns rst 1 PIN PIN_W26 6 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 6; PIN Node = 'rst'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "F:/EDA/home/bigHomework/bigHomework/Block1.bdf" { { -8 -96 72 8 "rst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.334 ns) + CELL(0.150 ns) 7.346 ns qudou:inst6\|clkout~47 2 COMB LCCOMB_X57_Y26_N16 1 " "Info: 2: + IC(6.334 ns) + CELL(0.150 ns) = 7.346 ns; Loc. = LCCOMB_X57_Y26_N16; Fanout = 1; COMB Node = 'qudou:inst6\|clkout~47'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.484 ns" { rst qudou:inst6|clkout~47 } "NODE_NAME" } } { "qudou.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/qudou.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.430 ns qudou:inst6\|clkout 3 REG LCFF_X57_Y26_N17 36 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.430 ns; Loc. = LCFF_X57_Y26_N17; Fanout = 36; REG Node = 'qudou:inst6\|clkout'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { qudou:inst6|clkout~47 qudou:inst6|clkout } "NODE_NAME" } } { "qudou.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/qudou.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.096 ns ( 14.75 % ) " "Info: Total cell delay = 1.096 ns ( 14.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.334 ns ( 85.25 % ) " "Info: Total interconnect delay = 6.334 ns ( 85.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.430 ns" { rst qudou:inst6|clkout~47 qudou:inst6|clkout } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "7.430 ns" { rst {} rst~combout {} qudou:inst6|clkout~47 {} qudou:inst6|clkout {} } { 0.000ns 0.000ns 6.334ns 0.000ns } { 0.000ns 0.862ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "qudou.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/qudou.v" 3 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkin destination 8.590 ns - Shortest register " "Info: - Shortest clock path from clock \"clkin\" to destination register is 8.590 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clkin 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clkin'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkin } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "F:/EDA/home/bigHomework/bigHomework/Block1.bdf" { { -192 -128 40 -176 "clkin" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns fenpin100:inst1\|out 2 REG LCFF_X1_Y18_N1 3 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N1; Fanout = 3; REG Node = 'fenpin100:inst1\|out'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { clkin fenpin100:inst1|out } "NODE_NAME" } } { "fenpin100.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/fenpin100.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.471 ns) + CELL(0.787 ns) 3.375 ns fenpin50:inst3\|out 3 REG LCFF_X2_Y18_N9 3 " "Info: 3: + IC(0.471 ns) + CELL(0.787 ns) = 3.375 ns; Loc. = LCFF_X2_Y18_N9; Fanout = 3; REG Node = 'fenpin50:inst3\|out'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.258 ns" { fenpin100:inst1|out fenpin50:inst3|out } "NODE_NAME" } } { "fenpin50.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/fenpin50.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.980 ns) + CELL(0.787 ns) 6.142 ns fenpin10:inst4\|out 4 REG LCFF_X32_Y2_N17 3 " "Info: 4: + IC(1.980 ns) + CELL(0.787 ns) = 6.142 ns; Loc. = LCFF_X32_Y2_N17; Fanout = 3; REG Node = 'fenpin10:inst4\|out'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.767 ns" { fenpin50:inst3|out fenpin10:inst4|out } "NODE_NAME" } } { "fenpin10.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/fenpin10.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.924 ns) + CELL(0.000 ns) 7.066 ns fenpin10:inst4\|out~clkctrl 5 COMB CLKCTRL_G14 23 " "Info: 5: + IC(0.924 ns) + CELL(0.000 ns) = 7.066 ns; Loc. = CLKCTRL_G14; Fanout = 23; COMB Node = 'fenpin10:inst4\|out~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.924 ns" { fenpin10:inst4|out fenpin10:inst4|out~clkctrl } "NODE_NAME" } } { "fenpin10.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/fenpin10.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.987 ns) + CELL(0.537 ns) 8.590 ns qudou:inst6\|clkout 6 REG LCFF_X57_Y26_N17 36 " "Info: 6: + IC(0.987 ns) + CELL(0.537 ns) = 8.590 ns; Loc. = LCFF_X57_Y26_N17; Fanout = 36; REG Node = 'qudou:inst6\|clkout'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.524 ns" { fenpin10:inst4|out~clkctrl qudou:inst6|clkout } "NODE_NAME" } } { "qudou.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/qudou.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.897 ns ( 45.37 % ) " "Info: Total cell delay = 3.897 ns ( 45.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.693 ns ( 54.63 % ) " "Info: Total interconnect delay = 4.693 ns ( 54.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.590 ns" { clkin fenpin100:inst1|out fenpin50:inst3|out fenpin10:inst4|out fenpin10:inst4|out~clkctrl qudou:inst6|clkout } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.590 ns" { clkin {} clkin~combout {} fenpin100:inst1|out {} fenpin50:inst3|out {} fenpin10:inst4|out {} fenpin10:inst4|out~clkctrl {} qudou:inst6|clkout {} } { 0.000ns 0.000ns 0.331ns 0.471ns 1.980ns 0.924ns 0.987ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.430 ns" { rst qudou:inst6|clkout~47 qudou:inst6|clkout } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "7.430 ns" { rst {} rst~combout {} qudou:inst6|clkout~47 {} qudou:inst6|clkout {} } { 0.000ns 0.000ns 6.334ns 0.000ns } { 0.000ns 0.862ns 0.150ns 0.084ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.590 ns" { clkin fenpin100:inst1|out fenpin50:inst3|out fenpin10:inst4|out fenpin10:inst4|out~clkctrl qudou:inst6|clkout } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.590 ns" { clkin {} clkin~combout {} fenpin100:inst1|out {} fenpin50:inst3|out {} fenpin10:inst4|out {} fenpin10:inst4|out~clkctrl {} qudou:inst6|clkout {} } { 0.000ns 0.000ns 0.331ns 0.471ns 1.980ns 0.924ns 0.987ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clkin out5\[1\] yima:inst18\|out\[6\] 19.223 ns register " "Info: tco from clock \"clkin\" to destination pin \"out5\[1\]\" through register \"yima:inst18\|out\[6\]\" is 19.223 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkin source 10.982 ns + Longest register " "Info: + Longest clock path from clock \"clkin\" to source register is 10.982 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clkin 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clkin'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkin } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "F:/EDA/home/bigHomework/bigHomework/Block1.bdf" { { -192 -128 40 -176 "clkin" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns fenpin100:inst1\|out 2 REG LCFF_X1_Y18_N1 3 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N1; Fanout = 3; REG Node = 'fenpin100:inst1\|out'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { clkin fenpin100:inst1|out } "NODE_NAME" } } { "fenpin100.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/fenpin100.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.471 ns) + CELL(0.787 ns) 3.375 ns fenpin50:inst3\|out 3 REG LCFF_X2_Y18_N9 3 " "Info: 3: + IC(0.471 ns) + CELL(0.787 ns) = 3.375 ns; Loc. = LCFF_X2_Y18_N9; Fanout = 3; REG Node = 'fenpin50:inst3\|out'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.258 ns" { fenpin100:inst1|out fenpin50:inst3|out } "NODE_NAME" } } { "fenpin50.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/fenpin50.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.980 ns) + CELL(0.787 ns) 6.142 ns fenpin10:inst4\|out 4 REG LCFF_X32_Y2_N17 3 " "Info: 4: + IC(1.980 ns) + CELL(0.787 ns) = 6.142 ns; Loc. = LCFF_X32_Y2_N17; Fanout = 3; REG Node = 'fenpin10:inst4\|out'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.767 ns" { fenpin50:inst3|out fenpin10:inst4|out } "NODE_NAME" } } { "fenpin10.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/fenpin10.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.493 ns) + CELL(0.787 ns) 7.422 ns fenpin100:inst2\|out 5 REG LCFF_X32_Y1_N25 3 " "Info: 5: + IC(0.493 ns) + CELL(0.787 ns) = 7.422 ns; Loc. = LCFF_X32_Y1_N25; Fanout = 3; REG Node = 'fenpin100:inst2\|out'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.280 ns" { fenpin10:inst4|out fenpin100:inst2|out } "NODE_NAME" } } { "fenpin100.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/fenpin100.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.492 ns) + CELL(0.787 ns) 8.701 ns fenpin10:inst5\|out 6 REG LCFF_X33_Y1_N17 2 " "Info: 6: + IC(0.492 ns) + CELL(0.787 ns) = 8.701 ns; Loc. = LCFF_X33_Y1_N17; Fanout = 2; REG Node = 'fenpin10:inst5\|out'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { fenpin100:inst2|out fenpin10:inst5|out } "NODE_NAME" } } { "fenpin10.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/fenpin10.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.754 ns) + CELL(0.000 ns) 9.455 ns fenpin10:inst5\|out~clkctrl 7 COMB CLKCTRL_G13 44 " "Info: 7: + IC(0.754 ns) + CELL(0.000 ns) = 9.455 ns; Loc. = CLKCTRL_G13; Fanout = 44; COMB Node = 'fenpin10:inst5\|out~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.754 ns" { fenpin10:inst5|out fenpin10:inst5|out~clkctrl } "NODE_NAME" } } { "fenpin10.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/fenpin10.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.537 ns) 10.982 ns yima:inst18\|out\[6\] 8 REG LCFF_X59_Y26_N11 4 " "Info: 8: + IC(0.990 ns) + CELL(0.537 ns) = 10.982 ns; Loc. = LCFF_X59_Y26_N11; Fanout = 4; REG Node = 'yima:inst18\|out\[6\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { fenpin10:inst5|out~clkctrl yima:inst18|out[6] } "NODE_NAME" } } { "yima.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/yima.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.471 ns ( 49.82 % ) " "Info: Total cell delay = 5.471 ns ( 49.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.511 ns ( 50.18 % ) " "Info: Total interconnect delay = 5.511 ns ( 50.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "10.982 ns" { clkin fenpin100:inst1|out fenpin50:inst3|out fenpin10:inst4|out fenpin100:inst2|out fenpin10:inst5|out fenpin10:inst5|out~clkctrl yima:inst18|out[6] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "10.982 ns" { clkin {} clkin~combout {} fenpin100:inst1|out {} fenpin50:inst3|out {} fenpin10:inst4|out {} fenpin100:inst2|out {} fenpin10:inst5|out {} fenpin10:inst5|out~clkctrl {} yima:inst18|out[6] {} } { 0.000ns 0.000ns 0.331ns 0.471ns 1.980ns 0.493ns 0.492ns 0.754ns 0.990ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "yima.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/yima.v" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.991 ns + Longest register pin " "Info: + Longest register to pin delay is 7.991 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns yima:inst18\|out\[6\] 1 REG LCFF_X59_Y26_N11 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X59_Y26_N11; Fanout = 4; REG Node = 'yima:inst18\|out\[6\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { yima:inst18|out[6] } "NODE_NAME" } } { "yima.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/yima.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.349 ns) + CELL(2.642 ns) 7.991 ns out5\[1\] 2 PIN PIN_R6 0 " "Info: 2: + IC(5.349 ns) + CELL(2.642 ns) = 7.991 ns; Loc. = PIN_R6; Fanout = 0; PIN Node = 'out5\[1\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.991 ns" { yima:inst18|out[6] out5[1] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "F:/EDA/home/bigHomework/bigHomework/Block1.bdf" { { 224 1576 1752 240 "out5\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.642 ns ( 33.06 % ) " "Info: Total cell delay = 2.642 ns ( 33.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.349 ns ( 66.94 % ) " "Info: Total interconnect delay = 5.349 ns ( 66.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.991 ns" { yima:inst18|out[6] out5[1] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "7.991 ns" { yima:inst18|out[6] {} out5[1] {} } { 0.000ns 5.349ns } { 0.000ns 2.642ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "10.982 ns" { clkin fenpin100:inst1|out fenpin50:inst3|out fenpin10:inst4|out fenpin100:inst2|out fenpin10:inst5|out fenpin10:inst5|out~clkctrl yima:inst18|out[6] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "10.982 ns" { clkin {} clkin~combout {} fenpin100:inst1|out {} fenpin50:inst3|out {} fenpin10:inst4|out {} fenpin100:inst2|out {} fenpin10:inst5|out {} fenpin10:inst5|out~clkctrl {} yima:inst18|out[6] {} } { 0.000ns 0.000ns 0.331ns 0.471ns 1.980ns 0.493ns 0.492ns 0.754ns 0.990ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.991 ns" { yima:inst18|out[6] out5[1] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "7.991 ns" { yima:inst18|out[6] {} out5[1] {} } { 0.000ns 5.349ns } { 0.000ns 2.642ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "qudou:inst17\|count\[1\] clkin2 clkin 2.230 ns register " "Info: th for register \"qudou:inst17\|count\[1\]\" (data pin = \"clkin2\", clock pin = \"clkin\") is 2.230 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkin destination 8.599 ns + Longest register " "Info: + Longest clock path from clock \"clkin\" to destination register is 8.599 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clkin 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clkin'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkin } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "F:/EDA/home/bigHomework/bigHomework/Block1.bdf" { { -192 -128 40 -176 "clkin" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns fenpin100:inst1\|out 2 REG LCFF_X1_Y18_N1 3 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N1; Fanout = 3; REG Node = 'fenpin100:inst1\|out'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { clkin fenpin100:inst1|out } "NODE_NAME" } } { "fenpin100.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/fenpin100.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.471 ns) + CELL(0.787 ns) 3.375 ns fenpin50:inst3\|out 3 REG LCFF_X2_Y18_N9 3 " "Info: 3: + IC(0.471 ns) + CELL(0.787 ns) = 3.375 ns; Loc. = LCFF_X2_Y18_N9; Fanout = 3; REG Node = 'fenpin50:inst3\|out'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.258 ns" { fenpin100:inst1|out fenpin50:inst3|out } "NODE_NAME" } } { "fenpin50.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/fenpin50.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.980 ns) + CELL(0.787 ns) 6.142 ns fenpin10:inst4\|out 4 REG LCFF_X32_Y2_N17 3 " "Info: 4: + IC(1.980 ns) + CELL(0.787 ns) = 6.142 ns; Loc. = LCFF_X32_Y2_N17; Fanout = 3; REG Node = 'fenpin10:inst4\|out'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.767 ns" { fenpin50:inst3|out fenpin10:inst4|out } "NODE_NAME" } } { "fenpin10.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/fenpin10.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.924 ns) + CELL(0.000 ns) 7.066 ns fenpin10:inst4\|out~clkctrl 5 COMB CLKCTRL_G14 23 " "Info: 5: + IC(0.924 ns) + CELL(0.000 ns) = 7.066 ns; Loc. = CLKCTRL_G14; Fanout = 23; COMB Node = 'fenpin10:inst4\|out~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.924 ns" { fenpin10:inst4|out fenpin10:inst4|out~clkctrl } "NODE_NAME" } } { "fenpin10.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/fenpin10.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.537 ns) 8.599 ns qudou:inst17\|count\[1\] 6 REG LCFF_X59_Y25_N27 3 " "Info: 6: + IC(0.996 ns) + CELL(0.537 ns) = 8.599 ns; Loc. = LCFF_X59_Y25_N27; Fanout = 3; REG Node = 'qudou:inst17\|count\[1\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.533 ns" { fenpin10:inst4|out~clkctrl qudou:inst17|count[1] } "NODE_NAME" } } { "qudou.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/qudou.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.897 ns ( 45.32 % ) " "Info: Total cell delay = 3.897 ns ( 45.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.702 ns ( 54.68 % ) " "Info: Total interconnect delay = 4.702 ns ( 54.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.599 ns" { clkin fenpin100:inst1|out fenpin50:inst3|out fenpin10:inst4|out fenpin10:inst4|out~clkctrl qudou:inst17|count[1] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.599 ns" { clkin {} clkin~combout {} fenpin100:inst1|out {} fenpin50:inst3|out {} fenpin10:inst4|out {} fenpin10:inst4|out~clkctrl {} qudou:inst17|count[1] {} } { 0.000ns 0.000ns 0.331ns 0.471ns 1.980ns 0.924ns 0.996ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "qudou.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/qudou.v" 6 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.635 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.635 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns clkin2 1 PIN PIN_N23 5 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 5; PIN Node = 'clkin2'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkin2 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "F:/EDA/home/bigHomework/bigHomework/Block1.bdf" { { 320 -104 64 336 "clkin2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.296 ns) + CELL(0.413 ns) 6.551 ns qudou:inst17\|count~214 2 COMB LCCOMB_X59_Y25_N26 1 " "Info: 2: + IC(5.296 ns) + CELL(0.413 ns) = 6.551 ns; Loc. = LCCOMB_X59_Y25_N26; Fanout = 1; COMB Node = 'qudou:inst17\|count~214'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.709 ns" { clkin2 qudou:inst17|count~214 } "NODE_NAME" } } { "qudou.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/qudou.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.635 ns qudou:inst17\|count\[1\] 3 REG LCFF_X59_Y25_N27 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.635 ns; Loc. = LCFF_X59_Y25_N27; Fanout = 3; REG Node = 'qudou:inst17\|count\[1\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { qudou:inst17|count~214 qudou:inst17|count[1] } "NODE_NAME" } } { "qudou.v" "" { Text "F:/EDA/home/bigHomework/bigHomework/qudou.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.339 ns ( 20.18 % ) " "Info: Total cell delay = 1.339 ns ( 20.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.296 ns ( 79.82 % ) " "Info: Total interconnect delay = 5.296 ns ( 79.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.635 ns" { clkin2 qudou:inst17|count~214 qudou:inst17|count[1] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.635 ns" { clkin2 {} clkin2~combout {} qudou:inst17|count~214 {} qudou:inst17|count[1] {} } { 0.000ns 0.000ns 5.296ns 0.000ns } { 0.000ns 0.842ns 0.413ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.599 ns" { clkin fenpin100:inst1|out fenpin50:inst3|out fenpin10:inst4|out fenpin10:inst4|out~clkctrl qudou:inst17|count[1] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.599 ns" { clkin {} clkin~combout {} fenpin100:inst1|out {} fenpin50:inst3|out {} fenpin10:inst4|out {} fenpin10:inst4|out~clkctrl {} qudou:inst17|count[1] {} } { 0.000ns 0.000ns 0.331ns 0.471ns 1.980ns 0.924ns 0.996ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.635 ns" { clkin2 qudou:inst17|count~214 qudou:inst17|count[1] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.635 ns" { clkin2 {} clkin2~combout {} qudou:inst17|count~214 {} qudou:inst17|count[1] {} } { 0.000ns 0.000ns 5.296ns 0.000ns } { 0.000ns 0.842ns 0.413ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 05 16:08:57 2020 " "Info: Processing ended: Sat Dec 05 16:08:57 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
