module i_eth_shiftreg(
input       Clk,              // Input clock (Host clock)
input       Mdi,              // MII input data
input   [15:0]Prsd,
input [15:0]CtrlData,         // Control data (data to be written to the PHY)
input       Reset,            // Reset signal
input   [7:0] ShiftReg,         // Shift inputister for shifting the data in and out
input       MdcEn_n,          // Enable signal is asserted for one Clk period before Mdc falls.
input [4:0] Rgad,             // Register address (within the selected PHY)
input       WriteOp,          // The current operation is a PHY inputister write operation
input [3:0] ByteSelect,       // Byte select
input [1:0] LatchByte,        // Byte select for latching (read operation)
input [4:0] Fiad,             // PHY address
input      LinkFail,         // Link Integrity Signal
input      ShiftedBit       // Bit shifted out of the shift inputister
);


property a120;
@(posedge Clk) (ByteSelect[2] == 1) ##1 (ShiftReg[6] == 0 & ShiftReg[5] == 0) |-> (ShiftedBit == 1);
endproperty
assert_a120: assert property(a120);

property a119;
@(posedge Clk) (ByteSelect[1] == 1) ##1 (ShiftReg[6] == 0 & ShiftReg[5] == 0) |-> (ShiftedBit == 1);
endproperty
assert_a119: assert property(a119);

property a118;
@(posedge Clk) (ByteSelect[0] == 1) ##1 (ShiftReg[6] == 0 & ShiftReg[5] == 0) |-> (ShiftedBit == 1);
endproperty
assert_a118: assert property(a118);

property a16;
@(posedge Clk) (CtrlData[6] == 0 & ByteSelect[2] == 0 & MdcEn_n == 1 & ByteSelect[0] == 1) ##1 (ShiftReg[6] == 1 & ShiftReg[4] == 1) |-> (ShiftedBit == 0);
endproperty
assert_a16: assert property(a16);

property a86;
@(posedge Clk) (CtrlData[2] == 0 & ByteSelect[1] == 1 & ByteSelect[2] == 1 & WriteOp == 0 & MdcEn_n == 0 & ByteSelect[0] == 0) ##1 (ShiftReg[3] == 1) |-> (ShiftedBit == 0);
endproperty
assert_a86: assert property(a86);

property a1;
@(posedge Clk) (ByteSelect[2] == 0) ##1 (ShiftReg[6] == 1 & ShiftReg[5] == 1 & ShiftReg[3] == 0) |-> (ShiftedBit == 0);
endproperty
assert_a1: assert property(a1);

property a14;
@(posedge Clk) (ByteSelect[2] == 0 & MdcEn_n == 1 & ShiftReg[5] == 1) ##1 (ShiftReg[6] == 1 & ShiftReg[4] == 1) |-> (ShiftedBit == 0);
endproperty
assert_a14: assert property(a14);

property a148;
@(posedge Clk) (ShiftReg[3] == 1 & CtrlData[4] == 1 & ByteSelect[1] == 1 & ByteSelect[2] == 0 & MdcEn_n == 0) ##1 (ShiftReg[2] == 0 & ShiftReg[5] == 0) |-> (ShiftedBit == 1);
endproperty
assert_a148: assert property(a148);

property a107;
@(posedge Clk) (ByteSelect[2] == 1 & CtrlData[2] == 0 & ByteSelect[1] == 1 & CtrlData[13] == 0 & MdcEn_n == 0) ##1 (ShiftReg[3] == 1 & ShiftReg[4] == 1) |-> (ShiftedBit == 0);
endproperty
assert_a107: assert property(a107);

property a143;
@(posedge Clk) (MdcEn_n == 0 & CtrlData[6] == 0 & ByteSelect[0] == 1) ##1 (ShiftReg[5] == 0 & ShiftReg[4] == 0) |-> (ShiftedBit == 1);
endproperty
assert_a143: assert property(a143);

property a117;
@(posedge Clk) (MdcEn_n == 0) ##1 (ShiftReg[6] == 0 & ShiftReg[5] == 0) |-> (ShiftedBit == 1);
endproperty
assert_a117: assert property(a117);

property a106;
@(posedge Clk) (ByteSelect[2] == 1 & CtrlData[2] == 0 & ByteSelect[1] == 1 & ByteSelect[0] == 1 & WriteOp == 0 & Rgad[0] == 0) ##1 (ShiftReg[3] == 1) |-> (ShiftedBit == 0);
endproperty
assert_a106: assert property(a106);

property a204;
@(posedge Clk) (ShiftReg[0] == 1 & ShiftReg[4] == 0 & ByteSelect[0] == 0 & MdcEn_n == 0) ##1 (ShiftReg[1] == 0) |-> (ShiftedBit == 1);
endproperty
assert_a204: assert property(a204);

property a175;
@(posedge Clk) (CtrlData[4] == 1 & ByteSelect[2] == 1 & MdcEn_n == 0) ##1 (ShiftReg[0] == 0 & ShiftReg[5] == 0 & ShiftReg[3] == 0 & ShiftReg[4] == 0) |-> (ShiftedBit == 1);
endproperty
assert_a175: assert property(a175);

property a138;
@(posedge Clk) (ShiftReg[4] == 1 & ByteSelect[1] == 1) ##1 (ShiftReg[5] == 0 & ShiftReg[4] == 0) |-> (ShiftedBit == 1);
endproperty
assert_a138: assert property(a138);

property a5;
@(posedge Clk) (ShiftReg[6] == 0 & ByteSelect[0] == 1) ##1 (ShiftReg[6] == 1 & ShiftReg[4] == 1) |-> (ShiftedBit == 0);
endproperty
assert_a5: assert property(a5);

property a183;
@(posedge Clk) (ShiftReg[3] == 1 & CtrlData[9] == 1 & ByteSelect[2] == 0 & ShiftReg[5] == 1 & ShiftReg[0] == 1 & ByteSelect[1] == 1 & MdcEn_n == 1) |=> (ShiftedBit == 1);
endproperty
assert_a183: assert property(a183);

property a124;
@(posedge Clk) (Rgad[0] == 0 & CtrlData[9] == 0 & MdcEn_n == 1 & ByteSelect[0] == 1) ##1 (ShiftReg[6] == 0) |-> (ShiftedBit == 1);
endproperty
assert_a124: assert property(a124);

property a52;
@(posedge Clk) (Rgad[3] == 0 & ByteSelect[2] == 1 & CtrlData[5] == 1 & MdcEn_n == 0) ##1 (ShiftReg[5] == 1) |-> (ShiftedBit == 0);
endproperty
assert_a52: assert property(a52);

property a200;
@(posedge Clk) (MdcEn_n == 0 & Rgad[1] == 1 & ByteSelect[0] == 0 & Rgad[2] == 1 & ShiftReg[0] == 1 & Rgad[3] == 0 & ByteSelect[1] == 0) |=> (ShiftedBit == 1);
endproperty
assert_a200: assert property(a200);

property a203;
@(posedge Clk) (MdcEn_n == 0 & Rgad[2] == 1 & CtrlData[2] == 1 & ShiftReg[5] == 0 & ByteSelect[2] == 1 & Rgad[3] == 0 & ByteSelect[0] == 1) |=> (ShiftedBit == 1);
endproperty
assert_a203: assert property(a203);

property a85;
@(posedge Clk) (ByteSelect[2] == 1 & ByteSelect[1] == 1 & Rgad[1] == 0 & Fiad[0] == 1 & ShiftReg[5] == 1 & MdcEn_n == 1) ##1 (ShiftReg[3] == 1) |-> (ShiftedBit == 0);
endproperty
assert_a85: assert property(a85);

property a74;
@(posedge Clk) (MdcEn_n == 0) ##1 (ShiftReg[2] == 0 & ShiftReg[0] == 1 & ShiftReg[6] == 0) |-> (ShiftedBit == 0);
endproperty
assert_a74: assert property(a74);

property a0;
@(posedge Clk) (MdcEn_n == 0) ##1 (ShiftReg[5] == 1 & ShiftReg[6] == 1 & ShiftReg[3] == 0) |-> (ShiftedBit == 0);
endproperty
assert_a0: assert property(a0);

property a88;
@(posedge Clk) (ByteSelect[0] == 1 & Fiad[3] == 1 & ByteSelect[1] == 1 & CtrlData[2] == 0 & ShiftReg[5] == 1 & MdcEn_n == 1) ##1 (ShiftReg[3] == 1) |-> (ShiftedBit == 0);
endproperty
assert_a88: assert property(a88);

property a93;
@(posedge Clk) (CtrlData[2] == 0 & CtrlData[11] == 1 & ByteSelect[2] == 1 & ShiftReg[3] == 0 & ByteSelect[1] == 0) ##1 (ShiftReg[3] == 1) |-> (ShiftedBit == 0);
endproperty
assert_a93: assert property(a93);

property a79;
@(posedge Clk) (CtrlData[9] == 1 & ShiftReg[3] == 0 & ByteSelect[2] == 0 & MdcEn_n == 0) ##1 (ShiftReg[6] == 1 & ShiftReg[1] == 1) |-> (ShiftedBit == 0);
endproperty
assert_a79: assert property(a79);

property a196;
@(posedge Clk) (Rgad[2] == 1 & Rgad[1] == 1 & ByteSelect[0] == 0 & CtrlData[0] == 0 & CtrlData[7] == 0 & ByteSelect[2] == 1 & MdcEn_n == 1) |=> (ShiftedBit == 1);
endproperty
assert_a196: assert property(a196);

property a42;
@(posedge Clk) (ShiftReg[3] == 0 & ByteSelect[2] == 1) ##1 (ShiftReg[6] == 1 & ShiftReg[1] == 1 & ShiftReg[2] == 1) |-> (ShiftedBit == 0);
endproperty
assert_a42: assert property(a42);

property a76;
@(posedge Clk) (ShiftReg[3] == 0 & ByteSelect[2] == 1) ##1 (ShiftReg[6] == 1 & ShiftReg[1] == 1 & ShiftReg[0] == 1) |-> (ShiftedBit == 0);
endproperty
assert_a76: assert property(a76);

property a130;
@(posedge Clk) (ByteSelect[0] == 1 & ShiftReg[2] == 1) ##1 (ShiftReg[5] == 0 & ShiftReg[4] == 0 & ShiftReg[3] == 1) |-> (ShiftedBit == 1);
endproperty
assert_a130: assert property(a130);

property a55;
@(posedge Clk) (ByteSelect[1] == 1 & CtrlData[12] == 1 & CtrlData[10] == 1 & MdcEn_n == 1) ##1 (ShiftReg[6] == 1 & ShiftReg[4] == 1) |-> (ShiftedBit == 0);
endproperty
assert_a55: assert property(a55);

property a182;
@(posedge Clk) (Rgad[1] == 1 & ByteSelect[2] == 1 & CtrlData[11] == 1 & CtrlData[0] == 1 & ByteSelect[0] == 1) ##1 (ShiftReg[2] == 0 & ShiftReg[3] == 0) |-> (ShiftedBit == 1);
endproperty
assert_a182: assert property(a182);

property a37;
@(posedge Clk) (Rgad[1] == 0 & ByteSelect[0] == 1) ##1 (ShiftReg[6] == 1 & ShiftReg[1] == 1 & ShiftReg[0] == 1) |-> (ShiftedBit == 0);
endproperty
assert_a37: assert property(a37);

property a193;
@(posedge Clk) (Rgad[1] == 1 & ByteSelect[0] == 0 & Rgad[2] == 1 & ByteSelect[2] == 1 & WriteOp == 1) ##1 (ShiftReg[6] == 0) |-> (ShiftedBit == 1);
endproperty
assert_a193: assert property(a193);

property a129;
@(posedge Clk) (MdcEn_n == 0) ##1 (ShiftReg[5] == 0 & ShiftReg[4] == 0 & ShiftReg[3] == 1 & ShiftReg[2] == 1) |-> (ShiftedBit == 1);
endproperty
assert_a129: assert property(a129);

property a12;
@(posedge Clk) (MdcEn_n == 0) ##1 (ShiftReg[6] == 1 & ShiftReg[2] == 1 & ShiftReg[1] == 1 & ShiftReg[0] == 1) |-> (ShiftedBit == 0);
endproperty
assert_a12: assert property(a12);

property a133;
@(posedge Clk) (ShiftReg[1] == 1 & ShiftReg[3] == 0 & ByteSelect[0] == 1) ##1 (ShiftReg[6] == 0) |-> (ShiftedBit == 1);
endproperty
assert_a133: assert property(a133);

property a80;
@(posedge Clk) (ByteSelect[0] == 1 & Fiad[1] == 1 & CtrlData[9] == 0 & ShiftReg[4] == 1 & ByteSelect[2] == 0) ##1 (ShiftReg[3] == 1) |-> (ShiftedBit == 0);
endproperty
assert_a80: assert property(a80);

property a198;
@(posedge Clk) (MdcEn_n == 0 & Rgad[1] == 1 & ByteSelect[0] == 0 & ByteSelect[1] == 0 & WriteOp == 0 & Fiad[1] == 1 & ShiftReg[5] == 1) |=> (ShiftedBit == 1);
endproperty
assert_a198: assert property(a198);

property a189;
@(posedge Clk) (Rgad[1] == 1 & ByteSelect[0] == 0 & Rgad[2] == 1 & CtrlData[7] == 0 & ByteSelect[2] == 1 & Rgad[3] == 0) |=> (ShiftedBit == 1);
endproperty
assert_a189: assert property(a189);

property a101;
@(posedge Clk) (CtrlData[13] == 0 & CtrlData[4] == 0 & MdcEn_n == 0 & CtrlData[14] == 0 & ByteSelect[1] == 1) ##1 (ShiftReg[3] == 1) |-> (ShiftedBit == 0);
endproperty
assert_a101: assert property(a101);

property a73;
@(posedge Clk) (CtrlData[2] == 0 & MdcEn_n == 0 & CtrlData[4] == 0 & ShiftReg[3] == 1 & ByteSelect[0] == 0) ##1 (ShiftReg[6] == 1 & ShiftReg[4] == 1) |-> (ShiftedBit == 0);
endproperty
assert_a73: assert property(a73);

property a8;
@(posedge Clk) (ByteSelect[2] == 0 & CtrlData[12] == 1 & Fiad[2] == 0 & MdcEn_n == 1) ##1 (ShiftReg[6] == 1 & ShiftReg[4] == 1) |-> (ShiftedBit == 0);
endproperty
assert_a8: assert property(a8);

property a50;
@(posedge Clk) (ShiftReg[3] == 0 & ByteSelect[2] == 0 & ShiftReg[2] == 1) ##1 (ShiftReg[6] == 1 & ShiftReg[1] == 1) |-> (ShiftedBit == 0);
endproperty
assert_a50: assert property(a50);

property a54;
@(posedge Clk) (ShiftReg[3] == 0 & ShiftReg[0] == 1 & ByteSelect[2] == 1) ##1 (ShiftReg[6] == 1 & ShiftReg[1] == 1) |-> (ShiftedBit == 0);
endproperty
assert_a54: assert property(a54);

property a11;
@(posedge Clk) (CtrlData[3] == 1 & ShiftReg[3] == 0 & ByteSelect[0] == 1) ##1 (ShiftReg[6] == 1 & ShiftReg[5] == 1) |-> (ShiftedBit == 0);
endproperty
assert_a11: assert property(a11);

property a167;
@(posedge Clk) (Rgad[1] == 1 & Rgad[0] == 1 & MdcEn_n == 1 & CtrlData[1] == 0 & ByteSelect[0] == 1) ##1 (ShiftReg[2] == 0 & ShiftReg[5] == 0) |-> (ShiftedBit == 1);
endproperty
assert_a167: assert property(a167);

property a81;
@(posedge Clk) (CtrlData[9] == 1 & MdcEn_n == 1 & CtrlData[12] == 1 & ShiftReg[5] == 1 & ShiftReg[6] == 0 & ByteSelect[0] == 1) |=> (ShiftedBit == 0);
endproperty
assert_a81: assert property(a81);

property a132;
@(posedge Clk) (CtrlData[9] == 0 & CtrlData[5] == 1 & ByteSelect[0] == 1) ##1 (ShiftReg[5] == 0 & ShiftReg[4] == 0) |-> (ShiftedBit == 1);
endproperty
assert_a132: assert property(a132);

property a78;
@(posedge Clk) (ByteSelect[0] == 1 & ShiftReg[4] == 1 & ShiftReg[2] == 0 & Mdi == 1 & ShiftReg[3] == 0 & MdcEn_n == 1) ##1 (ShiftReg[6] == 1) |-> (ShiftedBit == 0);
endproperty
assert_a78: assert property(a78);

property a197;
@(posedge Clk) (MdcEn_n == 0 & Rgad[1] == 1 & CtrlData[6] == 0 & CtrlData[9] == 1 & ShiftReg[6] == 0 & ByteSelect[2] == 0) |=> (ShiftedBit == 1);
endproperty
assert_a197: assert property(a197);

property a111;
@(posedge Clk) (CtrlData[4] == 0 & MdcEn_n == 0 & Rgad[3] == 0 & CtrlData[12] == 0 & ShiftReg[5] == 1 & ByteSelect[2] == 1) |=> (ShiftedBit == 0);
endproperty
assert_a111: assert property(a111);

property a43;
@(posedge Clk) (CtrlData[4] == 0 & ShiftReg[1] == 0 & ByteSelect[1] == 0) ##1 (ShiftReg[6] == 1 & ShiftReg[4] == 1 & ShiftReg[3] == 1) |-> (ShiftedBit == 0);
endproperty
assert_a43: assert property(a43);

property a90;
@(posedge Clk) (ByteSelect[2] == 1 & CtrlData[0] == 1 & ShiftReg[5] == 0 & ShiftReg[1] == 0 & CtrlData[11] == 0 & MdcEn_n == 1) ##1 (ShiftReg[3] == 1) |-> (ShiftedBit == 0);
endproperty
assert_a90: assert property(a90);

property a82;
@(posedge Clk) (CtrlData[9] == 1 & MdcEn_n == 1 & Fiad[0] == 0 & ByteSelect[2] == 0 & ShiftReg[2] == 1) ##1 (ShiftReg[6] == 1) |-> (ShiftedBit == 0);
endproperty
assert_a82: assert property(a82);

property a172;
@(posedge Clk) (Rgad[1] == 1 & ByteSelect[0] == 0 & CtrlData[8] == 0 & Rgad[3] == 0 & MdcEn_n == 1 & ShiftReg[2] == 1) |=> (ShiftedBit == 1);
endproperty
assert_a172: assert property(a172);

property a131;
@(posedge Clk) (ByteSelect[0] == 1 & Fiad[3] == 0) ##1 (ShiftReg[5] == 0 & ShiftReg[4] == 0 & ShiftReg[3] == 1) |-> (ShiftedBit == 1);
endproperty
assert_a131: assert property(a131);

property a163;
@(posedge Clk) (ShiftReg[3] == 1 & CtrlData[2] == 1 & Rgad[0] == 1 & ShiftReg[2] == 0 & ByteSelect[0] == 0 & MdcEn_n == 0) ##1 (ShiftReg[5] == 0) |-> (ShiftedBit == 1);
endproperty
assert_a163: assert property(a163);

property a160;
@(posedge Clk) (CtrlData[11] == 0 & CtrlData[5] == 0 & Mdi == 0 & ShiftReg[1] == 0 & ByteSelect[0] == 1 & MdcEn_n == 1) ##1 (ShiftReg[3] == 1) |-> (ShiftedBit == 1);
endproperty
assert_a160: assert property(a160);

property a177;
@(posedge Clk) (ByteSelect[1] == 0 & CtrlData[3] == 0 & CtrlData[0] == 1 & CtrlData[12] == 1 & CtrlData[9] == 0 & MdcEn_n == 0) ##1 (ShiftReg[2] == 1) |-> (ShiftedBit == 1);
endproperty
assert_a177: assert property(a177);

property a94;
@(posedge Clk) (Mdi == 0 & Fiad[2] == 0 & CtrlData[6] == 0 & ByteSelect[2] == 0 & MdcEn_n == 1) ##1 (ShiftReg[6] == 1) |-> (ShiftedBit == 0);
endproperty
assert_a94: assert property(a94);

property a192;
@(posedge Clk) (Rgad[1] == 1 & ByteSelect[0] == 0 & CtrlData[8] == 0 & Fiad[1] == 1 & MdcEn_n == 1) ##1 (ShiftReg[0] == 1) |-> (ShiftedBit == 1);
endproperty
assert_a192: assert property(a192);

property a136;
@(posedge Clk) (ShiftReg[3] == 1 & ShiftReg[2] == 0 & ShiftReg[4] == 0 & ByteSelect[1] == 0) ##1 (ShiftReg[4] == 1) |-> (ShiftedBit == 1);
endproperty
assert_a136: assert property(a136);

property a41;
@(posedge Clk) (ShiftReg[3] == 0 & MdcEn_n == 0) ##1 (ShiftReg[6] == 1 & ShiftReg[1] == 1 & ShiftReg[2] == 1) |-> (ShiftedBit == 0);
endproperty
assert_a41: assert property(a41);

property a188;
@(posedge Clk) (CtrlData[8] == 0 & CtrlData[3] == 0 & Fiad[3] == 1 & ByteSelect[1] == 0 & ShiftReg[5] == 0 & CtrlData[1] == 0 & ByteSelect[0] == 1) |=> (ShiftedBit == 1);
endproperty
assert_a188: assert property(a188);

property a140;
@(posedge Clk) (ShiftReg[3] == 1 & ShiftReg[4] == 0 & ShiftReg[1] == 1 & ByteSelect[0] == 1) ##1 (ShiftReg[2] == 0 & ShiftReg[5] == 1) |-> (ShiftedBit == 1);
endproperty
assert_a140: assert property(a140);

property a158;
@(posedge Clk) (ShiftReg[3] == 1 & Rgad[1] == 1 & ShiftReg[4] == 0 & ByteSelect[1] == 0) ##1 (ShiftReg[4] == 1) |-> (ShiftedBit == 1);
endproperty
assert_a158: assert property(a158);

property a60;
@(posedge Clk) (CtrlData[9] == 1 & CtrlData[3] == 1 & ShiftReg[5] == 0 & ByteSelect[2] == 0) ##1 (ShiftReg[5] == 1) |-> (ShiftedBit == 0);
endproperty
assert_a60: assert property(a60);

property a59;
@(posedge Clk) (CtrlData[9] == 1 & CtrlData[3] == 1 & ShiftReg[5] == 0 & ByteSelect[1] == 0) ##1 (ShiftReg[5] == 1) |-> (ShiftedBit == 0);
endproperty
assert_a59: assert property(a59);

property a65;
@(posedge Clk) (ShiftReg[0] == 1 & MdcEn_n == 0) ##1 (ShiftReg[6] == 1 & ShiftReg[4] == 1 & ShiftReg[3] == 1 & ShiftReg[2] == 1) |-> (ShiftedBit == 0);
endproperty
assert_a65: assert property(a65);

property a110;
@(posedge Clk) (CtrlData[4] == 0 & CtrlData[10] == 1 & CtrlData[6] == 1 & ByteSelect[0] == 0 & CtrlData[0] == 1 & ShiftReg[2] == 0 & MdcEn_n == 1) |=> (ShiftedBit == 0);
endproperty
assert_a110: assert property(a110);

property a35;
@(posedge Clk) (Rgad[1] == 0 & MdcEn_n == 0) ##1 (ShiftReg[6] == 1 & ShiftReg[1] == 1 & ShiftReg[0] == 1) |-> (ShiftedBit == 0);
endproperty
assert_a35: assert property(a35);

property a53;
@(posedge Clk) (ShiftReg[3] == 0 & ByteSelect[2] == 0 & Fiad[1] == 0) ##1 (ShiftReg[6] == 1 & ShiftReg[1] == 1) |-> (ShiftedBit == 0);
endproperty
assert_a53: assert property(a53);

property a155;
@(posedge Clk) (Fiad[0] == 0 & ShiftReg[1] == 1 & ByteSelect[0] == 0) ##1 (ShiftReg[3] == 1 & ShiftReg[1] == 0) |-> (ShiftedBit == 1);
endproperty
assert_a155: assert property(a155);

property a44;
@(posedge Clk) (ShiftReg[2] == 1 & CtrlData[5] == 1 & CtrlData[14] == 0 & ByteSelect[2] == 0) ##1 (ShiftReg[6] == 1 & ShiftReg[1] == 1) |-> (ShiftedBit == 0);
endproperty
assert_a44: assert property(a44);

property a102;
@(posedge Clk) (CtrlData[9] == 1 & Fiad[1] == 0 & Rgad[1] == 1 & ByteSelect[1] == 0 & CtrlData[6] == 1 & MdcEn_n == 1) |=> (ShiftedBit == 0);
endproperty
assert_a102: assert property(a102);

property a186;
@(posedge Clk) (CtrlData[8] == 0 & CtrlData[3] == 0 & Rgad[2] == 0 & MdcEn_n == 1 & CtrlData[6] == 0 & CtrlData[2] == 0 & ByteSelect[1] == 0) |=> (ShiftedBit == 1);
endproperty
assert_a186: assert property(a186);

property a184;
@(posedge Clk) (CtrlData[8] == 0 & CtrlData[3] == 0 & Rgad[2] == 0 & MdcEn_n == 1 & CtrlData[6] == 0 & CtrlData[2] == 0 & ByteSelect[0] == 0) |=> (ShiftedBit == 1);
endproperty
assert_a184: assert property(a184);

property a95;
@(posedge Clk) (Mdi == 0 & Rgad[1] == 1 & ShiftReg[5] == 1 & ByteSelect[1] == 0) ##1 (ShiftReg[5] == 0) |-> (ShiftedBit == 0);
endproperty
assert_a95: assert property(a95);

property a28;
@(posedge Clk) (Rgad[3] == 0 & CtrlData[0] == 0 & CtrlData[8] == 0 & ByteSelect[0] == 0) ##1 (ShiftReg[5] == 1) |-> (ShiftedBit == 0);
endproperty
assert_a28: assert property(a28);

property a161;
@(posedge Clk) (CtrlData[10] == 0 & ShiftReg[2] == 0 & ByteSelect[1] == 1 & Rgad[1] == 1 & Fiad[2] == 0 & MdcEn_n == 1) ##1 (ShiftReg[3] == 1) |-> (ShiftedBit == 1);
endproperty
assert_a161: assert property(a161);

property a113;
@(posedge Clk) (Fiad[2] == 0 & CtrlData[9] == 1 & Mdi == 0 & MdcEn_n == 0 & Rgad[2] == 0 & ByteSelect[0] == 0) |=> (ShiftedBit == 0);
endproperty
assert_a113: assert property(a113);

property a187;
@(posedge Clk) (CtrlData[8] == 0 & ShiftReg[5] == 0 & Rgad[2] == 0 & ByteSelect[0] == 0) ##1 (ShiftReg[0] == 0 & ShiftReg[4] == 0) |-> (ShiftedBit == 1);
endproperty
assert_a187: assert property(a187);

property a151;
@(posedge Clk) (ShiftReg[3] == 1 & CtrlData[2] == 1 & ByteSelect[0] == 0 & Rgad[0] == 1) ##1 (ShiftReg[2] == 0 & ShiftReg[3] == 0) |-> (ShiftedBit == 1);
endproperty
assert_a151: assert property(a151);

property a92;
@(posedge Clk) (ByteSelect[0] == 1 & Fiad[3] == 1 & CtrlData[8] == 1 & CtrlData[5] == 1 & Rgad[2] == 0 & MdcEn_n == 0) ##1 (ShiftReg[3] == 1) |-> (ShiftedBit == 0);
endproperty
assert_a92: assert property(a92);

property a201;
@(posedge Clk) (Fiad[2] == 0 & ByteSelect[1] == 0 & CtrlData[13] == 0 & CtrlData[8] == 0 & Rgad[2] == 0 & MdcEn_n == 0) ##1 (ShiftReg[1] == 1) |-> (ShiftedBit == 1);
endproperty
assert_a201: assert property(a201);

property a121;
@(posedge Clk) (ShiftReg[1] == 1 & ShiftReg[3] == 0 & MdcEn_n == 0) ##1 (ShiftReg[6] == 0) |-> (ShiftedBit == 1);
endproperty
assert_a121: assert property(a121);

property a153;
@(posedge Clk) (Fiad[0] == 0 & CtrlData[3] == 0 & ByteSelect[1] == 1) ##1 (ShiftReg[3] == 1 & ShiftReg[2] == 0 & ShiftReg[4] == 0) |-> (ShiftedBit == 1);
endproperty
assert_a153: assert property(a153);

property a36;
@(posedge Clk) (WriteOp == 1 & MdcEn_n == 0) ##1 (ShiftReg[6] == 1 & ShiftReg[1] == 1 & ShiftReg[0] == 1) |-> (ShiftedBit == 0);
endproperty
assert_a36: assert property(a36);

property a51;
@(posedge Clk) (ShiftReg[3] == 0 & ShiftReg[0] == 1 & MdcEn_n == 0) ##1 (ShiftReg[6] == 1 & ShiftReg[1] == 1) |-> (ShiftedBit == 0);
endproperty
assert_a51: assert property(a51);

property a34;
@(posedge Clk) (ShiftReg[0] == 0 & ShiftReg[1] == 0 & MdcEn_n == 0) ##1 (ShiftReg[6] == 1 & ShiftReg[2] == 1) |-> (ShiftedBit == 0);
endproperty
assert_a34: assert property(a34);

property a104;
@(posedge Clk) (ByteSelect[2] == 1 & CtrlData[3] == 0 & Rgad[3] == 0 & WriteOp == 1) ##1 (ShiftReg[5] == 1) |-> (ShiftedBit == 0);
endproperty
assert_a104: assert property(a104);

property a174;
@(posedge Clk) (Rgad[1] == 1 & ByteSelect[0] == 0 & ShiftReg[4] == 0 & ShiftReg[3] == 1 & ShiftReg[0] == 0) ##1 (ShiftReg[0] == 1) |-> (ShiftedBit == 1);
endproperty
assert_a174: assert property(a174);

property a114;
@(posedge Clk) (Fiad[2] == 0 & CtrlData[5] == 1 & Fiad[0] == 0 & CtrlData[1] == 1 & MdcEn_n == 1 & ByteSelect[0] == 1) |=> (ShiftedBit == 0);
endproperty
assert_a114: assert property(a114);

property a205;
@(posedge Clk) (Fiad[0] == 0 & WriteOp == 0 & ByteSelect[0] == 1) ##1 (ShiftReg[5] == 0 & ShiftReg[4] == 0) |-> (ShiftedBit == 1);
endproperty
assert_a205: assert property(a205);

property a162;
@(posedge Clk) (CtrlData[5] == 0 & CtrlData[11] == 0 & CtrlData[8] == 1 & ShiftReg[3] == 0 & ByteSelect[1] == 0) ##1 (ShiftReg[3] == 1) |-> (ShiftedBit == 1);
endproperty
assert_a162: assert property(a162);

property a109;
@(posedge Clk) (CtrlData[9] == 1 & CtrlData[11] == 1 & CtrlData[1] == 1 & CtrlData[12] == 1 & ByteSelect[0] == 1) ##1 (ShiftReg[4] == 0) |-> (ShiftedBit == 0);
endproperty
assert_a109: assert property(a109);

property a47;
@(posedge Clk) (ShiftReg[2] == 1 & Fiad[1] == 1 & CtrlData[0] == 0 & ByteSelect[0] == 1) ##1 (ShiftReg[6] == 1 & ShiftReg[1] == 1) |-> (ShiftedBit == 0);
endproperty
assert_a47: assert property(a47);

property a83;
@(posedge Clk) (CtrlData[2] == 0 & Rgad[0] == 1 & CtrlData[13] == 0 & CtrlData[14] == 0 & ByteSelect[1] == 0) ##1 (ShiftReg[6] == 1) |-> (ShiftedBit == 0);
endproperty
assert_a83: assert property(a83);

property a64;
@(posedge Clk) (CtrlData[9] == 1 & CtrlData[14] == 0 & MdcEn_n == 1) ##1 (ShiftReg[6] == 1 & ShiftReg[1] == 1 & ShiftReg[2] == 1) |-> (ShiftedBit == 0);
endproperty
assert_a64: assert property(a64);

property a210;
@(posedge Clk) (CtrlData[5] == 1 & Rgad[2] == 1 & CtrlData[11] == 1 & ByteSelect[0] == 0 & CtrlData[10] == 0) ##1 (ShiftReg[0] == 0 & ShiftReg[5] == 0) |-> (ShiftedBit == 1);
endproperty
assert_a210: assert property(a210);

property a33;
@(posedge Clk) (ShiftReg[3] == 0 & Rgad[1] == 0 & MdcEn_n == 0) ##1 (ShiftReg[6] == 1 & ShiftReg[4] == 1 & ShiftReg[2] == 0) |-> (ShiftedBit == 0);
endproperty
assert_a33: assert property(a33);

property a168;
@(posedge Clk) (Fiad[2] == 0 & Fiad[3] == 1 & ByteSelect[0] == 0) ##1 (ShiftReg[3] == 1 & ShiftReg[6] == 0) |-> (ShiftedBit == 1);
endproperty
assert_a168: assert property(a168);

property a115;
@(posedge Clk) (Fiad[0] == 0 & MdcEn_n == 0) ##1 (ShiftReg[5] == 1 & ShiftReg[1] == 0 & ShiftReg[0] == 0) |-> (ShiftedBit == 0);
endproperty
assert_a115: assert property(a115);

property a66;
@(posedge Clk) (CtrlData[9] == 1 & Rgad[0] == 0 & MdcEn_n == 0) ##1 (ShiftReg[6] == 1 & ShiftReg[1] == 1 & ShiftReg[4] == 0) |-> (ShiftedBit == 0);
endproperty
assert_a66: assert property(a66);

property a27;
@(posedge Clk) (CtrlData[10] == 1 & Rgad[1] == 0 & MdcEn_n == 1) ##1 (ShiftReg[6] == 1 & ShiftReg[4] == 1 & ShiftReg[2] == 0) |-> (ShiftedBit == 0);
endproperty
assert_a27: assert property(a27);

property a112;
@(posedge Clk) (CtrlData[9] == 1 & CtrlData[11] == 1 & CtrlData[1] == 1 & CtrlData[4] == 0 & ByteSelect[1] == 0 & ShiftReg[3] == 1) |=> (ShiftedBit == 0);
endproperty
assert_a112: assert property(a112);

property a87;
@(posedge Clk) (CtrlData[13] == 0 & ShiftReg[1] == 0 & ShiftReg[0] == 0 & MdcEn_n == 0) ##1 (ShiftReg[3] == 1) |-> (ShiftedBit == 0);
endproperty
assert_a87: assert property(a87);

property a134;
@(posedge Clk) (ShiftReg[1] == 0 & ShiftReg[0] == 1 & CtrlData[9] == 0 & MdcEn_n == 1) ##1 (ShiftReg[4] == 0) |-> (ShiftedBit == 1);
endproperty
assert_a134: assert property(a134);

property a165;
@(posedge Clk) (ShiftReg[3] == 1 & CtrlData[5] == 0 & Fiad[2] == 0 & CtrlData[9] == 0 & ByteSelect[0] == 0) ##1 (ShiftReg[3] == 0) |-> (ShiftedBit == 1);
endproperty
assert_a165: assert property(a165);

property a191;
@(posedge Clk) (ShiftReg[4] == 1 & CtrlData[4] == 1 & CtrlData[8] == 0 & ByteSelect[2] == 1 & CtrlData[9] == 1 & Rgad[1] == 0) ##1 (ShiftReg[0] == 0) |-> (ShiftedBit == 1);
endproperty
assert_a191: assert property(a191);

property a173;
@(posedge Clk) (Rgad[1] == 1 & CtrlData[8] == 0 & CtrlData[2] == 1 & CtrlData[10] == 0 & ShiftReg[0] == 1 & ByteSelect[2] == 0) ##1 (ShiftReg[2] == 0) |-> (ShiftedBit == 1);
endproperty
assert_a173: assert property(a173);

property a185;
@(posedge Clk) (ShiftReg[3] == 1 & CtrlData[6] == 1 & CtrlData[0] == 1 & MdcEn_n == 0) ##1 (ShiftReg[6] == 0) |-> (ShiftedBit == 1);
endproperty
assert_a185: assert property(a185);

property a91;
@(posedge Clk) (ByteSelect[0] == 1 & CtrlData[3] == 0 & CtrlData[2] == 1 & Mdi == 1 & CtrlData[4] == 1 & Rgad[0] == 0) |=> (ShiftedBit == 0);
endproperty
assert_a91: assert property(a91);

property a100;
@(posedge Clk) (ByteSelect[0] == 1 & Fiad[1] == 1 & Rgad[2] == 1 & CtrlData[1] == 0 & CtrlData[6] == 0) ##1 (ShiftReg[3] == 1) |-> (ShiftedBit == 0);
endproperty
assert_a100: assert property(a100);

property a209;
@(posedge Clk) (Mdi == 1 & CtrlData[3] == 1 & Rgad[1] == 1 & CtrlData[10] == 1 & CtrlData[12] == 0 & ByteSelect[1] == 0) ##1 (ShiftReg[0] == 0) |-> (ShiftedBit == 1);
endproperty
assert_a209: assert property(a209);

property a98;
@(posedge Clk) (ByteSelect[0] == 1 & ShiftReg[3] == 1 & CtrlData[2] == 0 & Rgad[2] == 1 & Rgad[1] == 1 & Rgad[0] == 1) |=> (ShiftedBit == 0);
endproperty
assert_a98: assert property(a98);

property a213;
@(posedge Clk) (CtrlData[12] == 0 & CtrlData[7] == 1 & Rgad[1] == 0 & ShiftReg[0] == 0 & ShiftReg[4] == 1 & ByteSelect[2] == 0 & ShiftReg[5] == 1) |=> (ShiftedBit == 1);
endproperty
assert_a213: assert property(a213);

property a99;
@(posedge Clk) (ByteSelect[0] == 1 & Fiad[1] == 1 & Rgad[2] == 1 & CtrlData[1] == 0 & Rgad[3] == 0) ##1 (ShiftReg[3] == 1) |-> (ShiftedBit == 0);
endproperty
assert_a99: assert property(a99);

property a137;
@(posedge Clk) (ShiftReg[3] == 1 & Fiad[2] == 0 & MdcEn_n == 0) ##1 (ShiftReg[5] == 0 & ShiftReg[4] == 0) |-> (ShiftedBit == 1);
endproperty
assert_a137: assert property(a137);

property a214;
@(posedge Clk) (CtrlData[14] == 0 & Fiad[2] == 0 & CtrlData[5] == 1 & WriteOp == 0 & ByteSelect[0] == 1) ##1 (ShiftReg[1] == 0) |-> (ShiftedBit == 1);
endproperty
assert_a214: assert property(a214);

property a169;
@(posedge Clk) (Rgad[1] == 1 & ByteSelect[0] == 0 & CtrlData[8] == 0 & Fiad[0] == 1 & ShiftReg[0] == 1 & ShiftReg[6] == 0) |=> (ShiftedBit == 1);
endproperty
assert_a169: assert property(a169);

property a152;
@(posedge Clk) (Fiad[0] == 0 & CtrlData[3] == 0 & MdcEn_n == 0) ##1 (ShiftReg[3] == 1 & ShiftReg[2] == 0 & ShiftReg[4] == 0) |-> (ShiftedBit == 1);
endproperty
assert_a152: assert property(a152);

property a84;
@(posedge Clk) (CtrlData[9] == 1 & MdcEn_n == 1 & ShiftReg[4] == 0 & ShiftReg[1] == 1 & ShiftReg[3] == 0) ##1 (ShiftReg[6] == 1) |-> (ShiftedBit == 0);
endproperty
assert_a84: assert property(a84);

property a157;
@(posedge Clk) (ShiftReg[3] == 1 & CtrlData[11] == 0 & CtrlData[5] == 0 & Mdi == 0 & Fiad[3] == 0 & ByteSelect[1] == 0) |=> (ShiftedBit == 1);
endproperty
assert_a157: assert property(a157);

property a128;
@(posedge Clk) (Rgad[0] == 0 & Rgad[1] == 0 & CtrlData[6] == 1 & MdcEn_n == 0) ##1 (ShiftReg[6] == 0) |-> (ShiftedBit == 1);
endproperty
assert_a128: assert property(a128);

property a206;
@(posedge Clk) (CtrlData[12] == 0 & CtrlData[9] == 1 & CtrlData[14] == 0 & CtrlData[13] == 1 & MdcEn_n == 0) ##1 (ShiftReg[1] == 0) |-> (ShiftedBit == 1);
endproperty
assert_a206: assert property(a206);

property a176;
@(posedge Clk) (ShiftReg[3] == 1 & CtrlData[12] == 1 & Fiad[2] == 0 & CtrlData[1] == 0 & CtrlData[4] == 1 & CtrlData[14] == 0 & ByteSelect[0] == 0) |=> (ShiftedBit == 1);
endproperty
assert_a176: assert property(a176);

property a166;
@(posedge Clk) (CtrlData[5] == 0 & CtrlData[11] == 0 & CtrlData[13] == 1 & Fiad[0] == 1 & WriteOp == 0 & ByteSelect[0] == 1) ##1 (ShiftReg[3] == 1) |-> (ShiftedBit == 1);
endproperty
assert_a166: assert property(a166);

property a194;
@(posedge Clk) (CtrlData[10] == 0 & ShiftReg[2] == 0 & ShiftReg[3] == 1 & Rgad[2] == 0 & MdcEn_n == 1) ##1 (ShiftReg[0] == 0 & ShiftReg[5] == 0) |-> (ShiftedBit == 1);
endproperty
assert_a194: assert property(a194);

property a71;
@(posedge Clk) (CtrlData[2] == 0 & CtrlData[10] == 0 & MdcEn_n == 0 & Mdi == 1 & ShiftReg[6] == 0) ##1 (ShiftReg[4] == 1) |-> (ShiftedBit == 0);
endproperty
assert_a71: assert property(a71);

property a45;
@(posedge Clk) (ShiftReg[2] == 1 & Fiad[2] == 1 & CtrlData[14] == 0 & MdcEn_n == 0) ##1 (ShiftReg[6] == 1 & ShiftReg[1] == 1) |-> (ShiftedBit == 0);
endproperty
assert_a45: assert property(a45);

property a57;
@(posedge Clk) (CtrlData[9] == 1 & Fiad[3] == 0 & CtrlData[4] == 0 & MdcEn_n == 0) ##1 (ShiftReg[5] == 1) |-> (ShiftedBit == 0);
endproperty
assert_a57: assert property(a57);

property a63;
@(posedge Clk) (ShiftReg[5] == 1 & CtrlData[9] == 1 & CtrlData[5] == 1 & CtrlData[1] == 1 & CtrlData[7] == 0 & MdcEn_n == 0) |=> (ShiftedBit == 0);
endproperty
assert_a63: assert property(a63);

property a96;
@(posedge Clk) (Mdi == 0 & Rgad[1] == 1 & CtrlData[2] == 0 & CtrlData[4] == 1 & MdcEn_n == 0) ##1 (ShiftReg[4] == 0) |-> (ShiftedBit == 0);
endproperty
assert_a96: assert property(a96);

property a75;
@(posedge Clk) (ShiftReg[3] == 0 & Fiad[1] == 0 & Rgad[0] == 0 & MdcEn_n == 0) ##1 (ShiftReg[6] == 1 & ShiftReg[1] == 1) |-> (ShiftedBit == 0);
endproperty
assert_a75: assert property(a75);

property a171;
@(posedge Clk) (ShiftReg[3] == 1 & ShiftReg[5] == 1 & Fiad[2] == 0 & CtrlData[14] == 0 & CtrlData[2] == 1 & Fiad[0] == 0 & ByteSelect[0] == 1) |=> (ShiftedBit == 1);
endproperty
assert_a171: assert property(a171);

property a56;
@(posedge Clk) (Fiad[3] == 0 & CtrlData[2] == 0 & Rgad[0] == 1 & MdcEn_n == 0) ##1 (ShiftReg[5] == 1) |-> (ShiftedBit == 0);
endproperty
assert_a56: assert property(a56);

property a145;
@(posedge Clk) (ShiftReg[1] == 0 & ShiftReg[0] == 1 & ShiftReg[4] == 0 & Fiad[1] == 0 & MdcEn_n == 1) |=> (ShiftedBit == 1);
endproperty
assert_a145: assert property(a145);

property a199;
@(posedge Clk) (MdcEn_n == 0 & Rgad[1] == 1 & CtrlData[6] == 0 & CtrlData[9] == 1 & CtrlData[1] == 1 & ShiftReg[6] == 0) |=> (ShiftedBit == 1);
endproperty
assert_a199: assert property(a199);

property a31;
@(posedge Clk) (ShiftReg[6] == 1 & ShiftReg[1] == 1 & ShiftReg[0] == 1 & ShiftReg[5] == 1) |-> (ShiftedBit == 0);
endproperty
assert_a31: assert property(a31);

property a30;
@(posedge Clk) (ShiftReg[5] == 1 & ShiftReg[1] == 0 & ShiftReg[0] == 0 & ShiftReg[2] == 0) |-> (ShiftedBit == 0);
endproperty
assert_a30: assert property(a30);

property a22;
@(posedge Clk) (ShiftReg[6] == 1 & ShiftReg[4] == 1 & ShiftReg[2] == 0 & ShiftReg[5] == 1) |-> (ShiftedBit == 0);
endproperty
assert_a22: assert property(a22);

property a146;
@(posedge Clk) (ShiftReg[5] == 0 & ShiftReg[1] == 0 & ShiftReg[3] == 0 & ShiftReg[2] == 1) |-> (ShiftedBit == 1);
endproperty
assert_a146: assert property(a146);

property a108;
@(posedge Clk) (CtrlData[9] == 1 & CtrlData[1] == 1 & ShiftReg[2] == 0 & CtrlData[10] == 1 & CtrlData[3] == 0 & CtrlData[8] == 1 & MdcEn_n == 0) |=> (ShiftedBit == 0);
endproperty
assert_a108: assert property(a108);

property a77;
@(posedge Clk) (CtrlData[9] == 1 & ShiftReg[5] == 1 & ShiftReg[1] == 0 & ShiftReg[6] == 0 & WriteOp == 1 & MdcEn_n == 1) |=> (ShiftedBit == 0);
endproperty
assert_a77: assert property(a77);

property a156;
@(posedge Clk) (ShiftReg[3] == 1 & Mdi == 0 & Fiad[0] == 0 & CtrlData[9] == 0 & MdcEn_n == 0) ##1 (ShiftReg[1] == 0) |-> (ShiftedBit == 1);
endproperty
assert_a156: assert property(a156);

property a208;
@(posedge Clk) (CtrlData[12] == 0 & CtrlData[9] == 1 & CtrlData[14] == 0 & CtrlData[8] == 0 & MdcEn_n == 1 & Rgad[3] == 0 & ShiftReg[2] == 1) |=> (ShiftedBit == 1);
endproperty
assert_a208: assert property(a208);

property a202;
@(posedge Clk) (Fiad[0] == 0 & CtrlData[1] == 0 & Rgad[1] == 0 & CtrlData[3] == 0 & MdcEn_n == 1) ##1 (ShiftReg[3] == 1 & ShiftReg[0] == 0) |-> (ShiftedBit == 1);
endproperty
assert_a202: assert property(a202);

property a195;
@(posedge Clk) (Fiad[2] == 0 & CtrlData[8] == 0 & Mdi == 1 & CtrlData[3] == 0 & MdcEn_n == 1) ##1 (ShiftReg[6] == 0) |-> (ShiftedBit == 1);
endproperty
assert_a195: assert property(a195);

property a97;
@(posedge Clk) (CtrlData[0] == 1 & ShiftReg[4] == 1 & Fiad[0] == 0 & CtrlData[11] == 1 & CtrlData[9] == 0 & MdcEn_n == 1) |=> (ShiftedBit == 0);
endproperty
assert_a97: assert property(a97);

property a181;
@(posedge Clk) (Rgad[1] == 1 & Fiad[0] == 1 & CtrlData[2] == 1 & CtrlData[3] == 1 & ShiftReg[3] == 0 & MdcEn_n == 1) ##1 (ShiftReg[2] == 0) |-> (ShiftedBit == 1);
endproperty
assert_a181: assert property(a181);

property a24;
@(posedge Clk) (ShiftReg[1] == 0) ##1 (ShiftReg[6] == 1 & ShiftReg[4] == 1 & ShiftReg[1] == 1 & ShiftReg[0] == 1) |-> (ShiftedBit == 0);
endproperty
assert_a24: assert property(a24);

property a122;
@(posedge Clk) (ShiftReg[0] == 1) ##1 (ShiftReg[5] == 0 & ShiftReg[4] == 0 & ShiftReg[1] == 0) |-> (ShiftedBit == 1);
endproperty
assert_a122: assert property(a122);

property a123;
@(posedge Clk) (ShiftReg[1] == 1) ##1 (ShiftReg[5] == 0 & ShiftReg[4] == 0 & ShiftReg[1] == 0) |-> (ShiftedBit == 1);
endproperty
assert_a123: assert property(a123);

property a46;
@(posedge Clk) (ShiftReg[3] == 0) ##1 (ShiftReg[6] == 1 & ShiftReg[1] == 1 & ShiftReg[5] == 1) |-> (ShiftedBit == 0);
endproperty
assert_a46: assert property(a46);

property a26;
@(posedge Clk) (ShiftReg[1] == 0) ##1 (ShiftReg[6] == 1 & ShiftReg[1] == 1 & ShiftReg[0] == 1) |-> (ShiftedBit == 0);
endproperty
assert_a26: assert property(a26);

property a3;
@(posedge Clk) (ShiftReg[6] == 0) ##1 (ShiftReg[6] == 1 & ShiftReg[5] == 1 & ShiftReg[3] == 0) |-> (ShiftedBit == 0);
endproperty
assert_a3: assert property(a3);

property a2;
@(posedge Clk) (ShiftReg[0] == 1) ##1 (ShiftReg[6] == 1 & ShiftReg[5] == 1 & ShiftReg[3] == 0) |-> (ShiftedBit == 0);
endproperty
assert_a2: assert property(a2);

property a127;
@(posedge Clk) (CtrlData[4] == 0) ##1 (ShiftReg[5] == 0 & ShiftReg[4] == 0 & ShiftReg[1] == 0) |-> (ShiftedBit == 1);
endproperty
assert_a127: assert property(a127);

property a29;
@(posedge Clk) (CtrlData[14] == 0) ##1 (ShiftReg[6] == 1 & ShiftReg[1] == 1 & ShiftReg[0] == 1) |-> (ShiftedBit == 0);
endproperty
assert_a29: assert property(a29);

property a7;
@(posedge Clk) (ShiftReg[6] == 0) ##1 (ShiftReg[6] == 1 & ShiftReg[2] == 1) |-> (ShiftedBit == 0);
endproperty
assert_a7: assert property(a7);

property a141;
@(posedge Clk) (CtrlData[2] == 1 & ShiftReg[4] == 1) ##1 (ShiftReg[5] == 0 & ShiftReg[4] == 0 & ShiftReg[3] == 1) |-> (ShiftedBit == 1);
endproperty
assert_a141: assert property(a141);

property a23;
@(posedge Clk) (CtrlData[10] == 1 & ShiftReg[5] == 1) ##1 (ShiftReg[6] == 1 & ShiftReg[4] == 1 & ShiftReg[2] == 0) |-> (ShiftedBit == 0);
endproperty
assert_a23: assert property(a23);

property a142;
@(posedge Clk) (CtrlData[13] == 1 & ShiftReg[2] == 1) ##1 (ShiftReg[5] == 0 & ShiftReg[4] == 0 & ShiftReg[3] == 1) |-> (ShiftedBit == 1);
endproperty
assert_a142: assert property(a142);

property a32;
@(posedge Clk) (ShiftReg[3] == 0 & ShiftReg[4] == 0) ##1 (ShiftReg[6] == 1 & ShiftReg[4] == 1 & ShiftReg[2] == 0) |-> (ShiftedBit == 0);
endproperty
assert_a32: assert property(a32);

property a126;
@(posedge Clk) (CtrlData[9] == 0 & ShiftReg[5] == 1) ##1 (ShiftReg[5] == 0 & ShiftReg[4] == 0) |-> (ShiftedBit == 1);
endproperty
assert_a126: assert property(a126);

property a17;
@(posedge Clk) (CtrlData[6] == 0 & ShiftReg[3] == 0) ##1 (ShiftReg[6] == 1 & ShiftReg[5] == 1) |-> (ShiftedBit == 0);
endproperty
assert_a17: assert property(a17);

property a144;
@(posedge Clk) (CtrlData[0] == 1 & ShiftReg[4] == 1) ##1 (ShiftReg[6] == 0 & ShiftReg[4] == 0) |-> (ShiftedBit == 1);
endproperty
assert_a144: assert property(a144);

property a116;
@(posedge Clk) (ShiftReg[6] == 1) ##1 (ShiftReg[6] == 0) |-> (ShiftedBit == 1);
endproperty
assert_a116: assert property(a116);

property a105;
@(posedge Clk) (CtrlData[13] == 0 & CtrlData[7] == 0 & ShiftReg[3] == 0) ##1 (ShiftReg[3] == 1 & ShiftReg[2] == 1) |-> (ShiftedBit == 0);
endproperty
assert_a105: assert property(a105);

property a13;
@(posedge Clk) (CtrlData[6] == 0 & ShiftReg[5] == 1 & ShiftReg[2] == 0) ##1 (ShiftReg[6] == 1 & ShiftReg[4] == 1) |-> (ShiftedBit == 0);
endproperty
assert_a13: assert property(a13);

property a48;
@(posedge Clk) (ShiftReg[2] == 0 & ShiftReg[3] == 0 & ShiftReg[1] == 0) ##1 (ShiftReg[6] == 1 & ShiftReg[4] == 1) |-> (ShiftedBit == 0);
endproperty
assert_a48: assert property(a48);

property a39;
@(posedge Clk) (ShiftReg[4] == 1 & ShiftReg[3] == 1 & ShiftReg[0] == 0) ##1 (ShiftReg[6] == 1 & ShiftReg[0] == 1) |-> (ShiftedBit == 0);
endproperty
assert_a39: assert property(a39);

property a25;
@(posedge Clk) (ShiftReg[1] == 1 & ShiftReg[3] == 0 & ShiftReg[2] == 1) ##1 (ShiftReg[6] == 1 & ShiftReg[4] == 1) |-> (ShiftedBit == 0);
endproperty
assert_a25: assert property(a25);

property a70;
@(posedge Clk) (CtrlData[8] == 1 & CtrlData[1] == 0 & ShiftReg[2] == 1 & CtrlData[3] == 1) ##1 (ShiftReg[6] == 1 & ShiftReg[1] == 1) |-> (ShiftedBit == 0);
endproperty
assert_a70: assert property(a70);

property a125;
@(posedge Clk) (Rgad[3] == 1) ##1 (ShiftReg[5] == 0 & ShiftReg[4] == 0 & ShiftReg[1] == 0) |-> (ShiftedBit == 1);
endproperty
assert_a125: assert property(a125);

property a178;
@(posedge Clk) (Rgad[2] == 0) ##1 (ShiftReg[0] == 0 & ShiftReg[4] == 1 & ShiftReg[6] == 0) |-> (ShiftedBit == 1);
endproperty
assert_a178: assert property(a178);

property a4;
@(posedge Clk) (Rgad[1] == 1) ##1 (ShiftReg[6] == 1 & ShiftReg[5] == 1 & ShiftReg[3] == 0) |-> (ShiftedBit == 0);
endproperty
assert_a4: assert property(a4);

property a6;
@(posedge Clk) (Rgad[3] == 0) ##1 (ShiftReg[6] == 1 & ShiftReg[5] == 1 & ShiftReg[3] == 0) |-> (ShiftedBit == 0);
endproperty
assert_a6: assert property(a6);

property a15;
@(posedge Clk) (CtrlData[3] == 1 & CtrlData[9] == 0 & ShiftReg[1] == 0 & ShiftReg[0] == 0) ##1 (ShiftReg[6] == 1 & ShiftReg[4] == 1) |-> (ShiftedBit == 0);
endproperty
assert_a15: assert property(a15);

property a179;
@(posedge Clk) (CtrlData[8] == 0 & ShiftReg[0] == 1 & ShiftReg[1] == 1) ##1 (ShiftReg[0] == 0) |-> (ShiftedBit == 1);
endproperty
assert_a179: assert property(a179);

property a62;
@(posedge Clk) (CtrlData[9] == 1 & CtrlData[10] == 0 & ShiftReg[0] == 0 & ShiftReg[5] == 0) ##1 (ShiftReg[5] == 1) |-> (ShiftedBit == 0);
endproperty
assert_a62: assert property(a62);

property a89;
@(posedge Clk) (ShiftReg[5] == 0 & Rgad[1] == 0 & CtrlData[0] == 0) ##1 (ShiftReg[3] == 1 & ShiftReg[6] == 1 & ShiftReg[0] == 1) |-> (ShiftedBit == 0);
endproperty
assert_a89: assert property(a89);

property a67;
@(posedge Clk) (ShiftReg[5] == 1 & ShiftReg[6] == 0 & ShiftReg[2] == 0) ##1 (ShiftReg[1] == 0) |-> (ShiftedBit == 0);
endproperty
assert_a67: assert property(a67);

property a103;
@(posedge Clk) (ShiftReg[0] == 0 & ShiftReg[2] == 1 & ShiftReg[1] == 0 & ShiftReg[3] == 1) ##1 (ShiftReg[1] == 1) |-> (ShiftedBit == 0);
endproperty
assert_a103: assert property(a103);

property a10;
@(posedge Clk) (Rgad[3] == 0 & CtrlData[4] == 0 & CtrlData[8] == 1) ##1 (ShiftReg[6] == 1 & ShiftReg[4] == 1) |-> (ShiftedBit == 0);
endproperty
assert_a10: assert property(a10);

property a207;
@(posedge Clk) (CtrlData[5] == 1 & Rgad[2] == 1 & CtrlData[3] == 0 & ShiftReg[2] == 0) ##1 (ShiftReg[5] == 0 & ShiftReg[4] == 0) |-> (ShiftedBit == 1);
endproperty
assert_a207: assert property(a207);

property a69;
@(posedge Clk) (ShiftReg[5] == 1 & ShiftReg[6] == 0 & ShiftReg[1] == 0 & CtrlData[0] == 0 & ShiftReg[0] == 1) |=> (ShiftedBit == 0);
endproperty
assert_a69: assert property(a69);

property a20;
@(posedge Clk) (CtrlData[3] == 1 & CtrlData[6] == 0 & Fiad[3] == 0) ##1 (ShiftReg[6] == 1 & ShiftReg[4] == 1 & ShiftReg[3] == 1) |-> (ShiftedBit == 0);
endproperty
assert_a20: assert property(a20);

property a212;
@(posedge Clk) (CtrlData[12] == 0 & CtrlData[5] == 1 & Rgad[2] == 1 & ShiftReg[0] == 0 & ShiftReg[4] == 1 & CtrlData[13] == 1) ##1 (ShiftReg[2] == 0) |-> (ShiftedBit == 1);
endproperty
assert_a212: assert property(a212);

property a21;
@(posedge Clk) (Fiad[2] == 1 & ShiftReg[1] == 0) ##1 (ShiftReg[6] == 1 & ShiftReg[4] == 1 & ShiftReg[5] == 1) |-> (ShiftedBit == 0);
endproperty
assert_a21: assert property(a21);

property a135;
@(posedge Clk) (Fiad[3] == 0) ##1 (ShiftReg[5] == 0 & ShiftReg[1] == 0 & ShiftReg[3] == 0) |-> (ShiftedBit == 1);
endproperty
assert_a135: assert property(a135);

property a9;
@(posedge Clk) (Fiad[0] == 0) ##1 (ShiftReg[6] == 1 & ShiftReg[5] == 1 & ShiftReg[3] == 0) |-> (ShiftedBit == 0);
endproperty
assert_a9: assert property(a9);

property a61;
@(posedge Clk) (ShiftReg[3] == 0 & CtrlData[1] == 0 & CtrlData[7] == 1 & WriteOp == 0) ##1 (ShiftReg[6] == 1 & ShiftReg[1] == 1) |-> (ShiftedBit == 0);
endproperty
assert_a61: assert property(a61);

property a150;
@(posedge Clk) (ShiftReg[3] == 1 & CtrlData[3] == 0 & ShiftReg[2] == 1 & Rgad[2] == 0) ##1 (ShiftReg[6] == 0) |-> (ShiftedBit == 1);
endproperty
assert_a150: assert property(a150);

property a190;
@(posedge Clk) (ShiftReg[3] == 1 & CtrlData[6] == 1 & CtrlData[12] == 1 & CtrlData[0] == 1 & Rgad[3] == 0 & ShiftReg[0] == 1) |=> (ShiftedBit == 1);
endproperty
assert_a190: assert property(a190);

property a147;
@(posedge Clk) (CtrlData[0] == 1 & ShiftReg[4] == 0 & Rgad[1] == 0) ##1 (ShiftReg[6] == 0) |-> (ShiftedBit == 1);
endproperty
assert_a147: assert property(a147);

property a18;
@(posedge Clk) (CtrlData[6] == 0 & Fiad[3] == 0 & ShiftReg[5] == 0) ##1 (ShiftReg[6] == 1 & ShiftReg[5] == 1) |-> (ShiftedBit == 0);
endproperty
assert_a18: assert property(a18);

property a159;
@(posedge Clk) (ShiftReg[3] == 1 & CtrlData[11] == 0 & CtrlData[5] == 0 & CtrlData[13] == 1 & Fiad[0] == 1) ##1 (ShiftReg[3] == 0) |-> (ShiftedBit == 1);
endproperty
assert_a159: assert property(a159);

property a154;
@(posedge Clk) (ShiftReg[3] == 1 & Mdi == 0 & ShiftReg[6] == 1) ##1 (ShiftReg[3] == 0) |-> (ShiftedBit == 1);
endproperty
assert_a154: assert property(a154);

property a58;
@(posedge Clk) (CtrlData[9] == 1 & Rgad[0] == 0 & Rgad[1] == 0 & ShiftReg[0] == 1) ##1 (ShiftReg[6] == 1 & ShiftReg[1] == 1) |-> (ShiftedBit == 0);
endproperty
assert_a58: assert property(a58);

property a139;
@(posedge Clk) (ShiftReg[3] == 1 & ShiftReg[4] == 0 & ShiftReg[1] == 1 & Fiad[2] == 0 & ShiftReg[2] == 1) ##1 (ShiftReg[2] == 0) |-> (ShiftedBit == 1);
endproperty
assert_a139: assert property(a139);

property a170;
@(posedge Clk) (ShiftReg[3] == 1 & ShiftReg[5] == 1 & Fiad[2] == 0 & CtrlData[14] == 0 & CtrlData[2] == 1 & ShiftReg[1] == 0) |=> (ShiftedBit == 1);
endproperty
assert_a170: assert property(a170);

property a49;
@(posedge Clk) (Fiad[3] == 0 & CtrlData[14] == 0 & ShiftReg[2] == 0) ##1 (ShiftReg[5] == 1) |-> (ShiftedBit == 0);
endproperty
assert_a49: assert property(a49);

property a72;
@(posedge Clk) (CtrlData[2] == 0 & Fiad[2] == 1 & Mdi == 1 & ShiftReg[5] == 1) ##1 (ShiftReg[6] == 1 & ShiftReg[4] == 1) |-> (ShiftedBit == 0);
endproperty
assert_a72: assert property(a72);

property a68;
@(posedge Clk) (CtrlData[2] == 0 & Mdi == 1 & Fiad[2] == 1 & CtrlData[13] == 0 & ShiftReg[1] == 0) ##1 (ShiftReg[4] == 1) |-> (ShiftedBit == 0);
endproperty
assert_a68: assert property(a68);

property a149;
@(posedge Clk) (ShiftReg[3] == 1 & CtrlData[11] == 0 & CtrlData[5] == 0 & Fiad[2] == 0 & CtrlData[4] == 1 & Rgad[2] == 0) |=> (ShiftedBit == 1);
endproperty
assert_a149: assert property(a149);

property a19;
@(posedge Clk) (CtrlData[6] == 0 & Fiad[3] == 0 & Rgad[0] == 1) ##1 (ShiftReg[6] == 1 & ShiftReg[5] == 1) |-> (ShiftedBit == 0);
endproperty
assert_a19: assert property(a19);

property a38;
@(posedge Clk) (Fiad[3] == 0 & ShiftReg[5] == 0) ##1 (ShiftReg[5] == 1) |-> (ShiftedBit == 0);
endproperty
assert_a38: assert property(a38);

property a180;
@(posedge Clk) (Rgad[1] == 1 & ShiftReg[2] == 0 & CtrlData[8] == 0 & Fiad[0] == 1) ##1 (ShiftReg[2] == 1) |-> (ShiftedBit == 1);
endproperty
assert_a180: assert property(a180);

property a211;
@(posedge Clk) (CtrlData[12] == 0 & Rgad[0] == 1 & CtrlData[4] == 0 & Fiad[3] == 1 & Fiad[2] == 0 & ShiftReg[4] == 0 & ShiftReg[0] == 1) |=> (ShiftedBit == 1);
endproperty
assert_a211: assert property(a211);

property a40;
@(posedge Clk) (Fiad[3] == 0 & Rgad[0] == 1 & CtrlData[4] == 0) ##1 (ShiftReg[5] == 1) |-> (ShiftedBit == 0);
endproperty
assert_a40: assert property(a40);

property a164;
@(posedge Clk) (ShiftReg[3] == 1 & CtrlData[5] == 0 & Fiad[2] == 0 & Rgad[3] == 0 & Rgad[1] == 0 & Rgad[0] == 1) |=> (ShiftedBit == 1);
endproperty
assert_a164: assert property(a164);

endmodule
