# Vitis LED ì œì–´ ì›Œí¬í”Œë¡œìš° ê°€ì´ë“œ

## ğŸ“‹ ê°œìš”

Vitis 2022.2 í™˜ê²½ì—ì„œ KV260 LEDë¥¼ PS(Processing System)ë¡œ ì œì–´í•˜ëŠ” ë°©ë²•ì„ ì•ˆë‚´í•©ë‹ˆë‹¤.

---

## ğŸ”§ ì‚¬ì „ ìš”êµ¬ì‚¬í•­

### í•˜ë“œì›¨ì–´
- KV260 Vision AI Starter Kit
- USB Type-C ì¼€ì´ë¸” (ì „ì› + JTAG)
- PMOD LED ëª¨ë“ˆ (J2 ì—°ê²°)

### ì†Œí”„íŠ¸ì›¨ì–´
- Vivado 2022.2
- Vitis 2022.2
- í„°ë¯¸ë„ í”„ë¡œê·¸ë¨ (PuTTY, Tera Term ë“±)

### íŒŒì¼
- `kv260_led_basic.xsa` (Vivadoì—ì„œ ìƒì„±)

---

## ğŸš€ Step-by-Step ê°€ì´ë“œ

### Step 1: Vivadoì—ì„œ í•˜ë“œì›¨ì–´ ìƒì„±

```tcl
# Vivado TCL Console
cd C:/work/kv260_projects/00.LED_Basic/vivado
source create_project.tcl
source build_all.tcl
```

ì¶œë ¥ íŒŒì¼:
- `kv260_led_basic.xsa` (í•˜ë“œì›¨ì–´ ì •ì˜)
- `design_1_wrapper.bit` (ë¹„íŠ¸ìŠ¤íŠ¸ë¦¼)

### Step 2: Vitis ì›Œí¬ìŠ¤í˜ì´ìŠ¤ ìƒì„±

#### ë°©ë²• A: XSCT ì½˜ì†” ì‚¬ìš©

```tcl
# Vitis IDE > Window > Show View > XSCT Console
cd C:/work/kv260_projects/00.LED_Basic/vitis
source create_vitis_project.tcl
```

#### ë°©ë²• B: Vitis GUI ì‚¬ìš©

1. **Vitis ì‹¤í–‰**
   - `vitis -workspace C:/work/kv260_projects/00.LED_Basic/vitis/workspace`

2. **í”Œë«í¼ í”„ë¡œì íŠ¸ ìƒì„±**
   - `File` â†’ `New` â†’ `Platform Project`
   - Name: `kv260_led_platform`
   - XSA: `../vivado/kv260_led_basic.xsa` ì„ íƒ
   - Processor: `psu_cortexa53_0`
   - OS: `standalone`
   - `Finish` í´ë¦­

3. **í”Œë«í¼ ë¹Œë“œ**
   - Explorerì—ì„œ í”Œë«í¼ ìš°í´ë¦­ â†’ `Build Project`

4. **ì• í”Œë¦¬ì¼€ì´ì…˜ í”„ë¡œì íŠ¸ ìƒì„±**
   - `File` â†’ `New` â†’ `Application Project`
   - Platform: `kv260_led_platform` ì„ íƒ
   - Name: `led_control`
   - Domain: `standalone_domain`
   - Template: `Empty Application`
   - `Finish` í´ë¦­

5. **ì†ŒìŠ¤ íŒŒì¼ ì¶”ê°€**
   - `led_control/src` ìš°í´ë¦­ â†’ `Import Sources`
   - `vitis/src/main.c` ì„ íƒ

6. **ë¹Œë“œ**
   - í”„ë¡œì íŠ¸ ìš°í´ë¦­ â†’ `Build Project`

### Step 3: FPGA í”„ë¡œê·¸ë˜ë°

#### Vivado Hardware Manager ì‚¬ìš© (ê¶Œì¥)

```tcl
# Vivado TCL Console
open_hw_manager
connect_hw_server
open_hw_target

set_property PROGRAM.FILE {C:/work/kv260_projects/00.LED_Basic/vivado/design_1_wrapper.bit} [current_hw_device]
program_hw_devices
```

#### Vitisì—ì„œ í”„ë¡œê·¸ë˜ë°

1. `Xilinx` â†’ `Program Device`
2. Bitstream íŒŒì¼ ì„ íƒ
3. `Program` í´ë¦­

### Step 4: ì• í”Œë¦¬ì¼€ì´ì…˜ ì‹¤í–‰

1. **Run Configuration ìƒì„±**
   - `Run` â†’ `Run Configurations`
   - `Single Application Debug` ë”ë¸”í´ë¦­
   - Project: `led_control`
   - `Apply` â†’ `Run`

2. **UART í„°ë¯¸ë„ ì—°ê²°**
   - COM í¬íŠ¸ í™•ì¸ (ì¥ì¹˜ ê´€ë¦¬ì)
   - í„°ë¯¸ë„ í”„ë¡œê·¸ë¨ ì„¤ì •:
     - Baud Rate: 115200
     - Data Bits: 8
     - Parity: None
     - Stop Bits: 1

---

## ğŸ“º ì• í”Œë¦¬ì¼€ì´ì…˜ ë©”ë‰´

```
============================================================
                    LED CONTROL MENU
------------------------------------------------------------
  [PL Mode Control]
    0. Mode OFF         - All LEDs off
    1. Mode BLINK       - 1Hz blinking
    2. Mode COUNTER     - Binary counter
    3. Mode KNIGHT      - Knight Rider effect

  [PS Direct Control]
    4. All LEDs ON      - 0xFF
    5. All LEDs OFF     - 0x00
    6. Alternate 1      - 0xAA
    7. Alternate 2      - 0x55
    8. Custom Pattern   - Enter hex value

  [Demo & Test]
    D. Run Demo         - All patterns demo
    T. Sequential Test  - Test each LED
    S. Show Status      - Current settings

    Q. Quit
------------------------------------------------------------
Select option:
```

---

## ğŸ” ì œì–´ ë°©ì‹ ë¹„êµ

### PL Mode Control (0-3)

PSì—ì„œ AXI GPIOë¥¼ í†µí•´ `sw[1:0]` ì‹ í˜¸ë¥¼ ì„¤ì •í•˜ë©´, PLì˜ LED ë¡œì§ì´ í•´ë‹¹ ëª¨ë“œë¡œ ë™ì‘í•©ë‹ˆë‹¤.

```c
/* sw[1:0] = 0b01 â†’ BLINK ëª¨ë“œ */
XGpio_DiscreteWrite(&GpioMode, 1, 0x01);
```

LED íŒ¨í„´ì€ PL ë¡œì§(Verilog/VHDL)ì—ì„œ ìƒì„±ë©ë‹ˆë‹¤.

### PS Direct Control (4-8)

PSì—ì„œ ì§ì ‘ LED íŒ¨í„´ì„ ì¶œë ¥í•©ë‹ˆë‹¤. PL ë¡œì§ì„ ìš°íšŒí•˜ê³  GPIOë¡œ ì§ì ‘ ì œì–´í•©ë‹ˆë‹¤.

```c
/* LED = 0xAA (êµì°¨ íŒ¨í„´) */
XGpio_DiscreteWrite(&GpioLed, 2, 0xAA);
```

---

## ğŸ› ï¸ Block Design ìˆ˜ì • (ì„ íƒì‚¬í•­)

PSì—ì„œ LEDë¥¼ ì§ì ‘ ì œì–´í•˜ë ¤ë©´ Block Designì— ë‘ ë²ˆì§¸ AXI GPIOë¥¼ ì¶”ê°€í•´ì•¼ í•©ë‹ˆë‹¤.

### ì¶”ê°€ GPIO ì„¤ì •

```tcl
# Vivado Block Designì—ì„œ
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_led

set_property -dict [list \
    CONFIG.C_GPIO_WIDTH {8} \
    CONFIG.C_ALL_OUTPUTS {1} \
] [get_bd_cells axi_gpio_led]

# LED ì¶œë ¥ í¬íŠ¸ë¡œ ì—°ê²°
make_bd_pins_external [get_bd_pins axi_gpio_led/gpio_io_o]
```

---

## âš ï¸ ë¬¸ì œ í•´ê²°

### ë¬¸ì œ: UART ì¶œë ¥ì´ ì•ˆ ë³´ì„

**ì›ì¸:** ì˜ëª»ëœ COM í¬íŠ¸ ë˜ëŠ” ë³´ë ˆì´íŠ¸

**í•´ê²°:**
1. ì¥ì¹˜ ê´€ë¦¬ìì—ì„œ COM í¬íŠ¸ í™•ì¸
2. ë³´ë ˆì´íŠ¸ 115200 í™•ì¸
3. ë‹¤ë¥¸ í„°ë¯¸ë„ í”„ë¡œê·¸ë¨ ì‚¬ìš©

### ë¬¸ì œ: GPIO ì´ˆê¸°í™” ì‹¤íŒ¨

**ì›ì¸:** XSA íŒŒì¼ê³¼ ì½”ë“œ ë¶ˆì¼ì¹˜

**í•´ê²°:**
1. Block Designì— AXI GPIO í¬í•¨ í™•ì¸
2. XSA ì¬ìƒì„± í›„ í”Œë«í¼ ì¬ë¹Œë“œ
3. `xparameters.h`ì—ì„œ Device ID í™•ì¸

### ë¬¸ì œ: LEDê°€ ë™ì‘í•˜ì§€ ì•ŠìŒ

**ì›ì¸:** ë¹„íŠ¸ìŠ¤íŠ¸ë¦¼ ë¯¸í”„ë¡œê·¸ë˜ë°

**í•´ê²°:**
1. Vivado Hardware Managerì—ì„œ FPGA í”„ë¡œê·¸ë˜ë°
2. DONE LED ì ë“± í™•ì¸
3. PMOD ì—°ê²° ìƒíƒœ í™•ì¸

---

## ğŸ“š ì°¸ê³  ìë£Œ

- [Vitis Embedded Software Development Flow (UG1400)](https://docs.xilinx.com/r/en-US/ug1400-vitis-embedded)
- [AXI GPIO Product Guide (PG144)](https://docs.xilinx.com/r/en-US/pg144-axi-gpio)
- [Standalone Library Documentation (UG643)](https://docs.xilinx.com/r/en-US/oslib_rm)

---

*Made with Claude AI for KV260 FPGA Development*
