<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln16_fu_1138_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:16" VARIABLE="icmp_ln16" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_fu_1144_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:16" VARIABLE="add_ln16" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln21_fu_1176_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21" VARIABLE="sub_ln21" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_1370_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21" VARIABLE="add_ln21" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_1_fu_1199_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21" VARIABLE="add_ln21_1" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_2_fu_1220_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21" VARIABLE="add_ln21_2" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_3_fu_1417_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21" VARIABLE="add_ln21_3" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_4_fu_1225_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21" VARIABLE="add_ln21_4" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_5_fu_1238_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21" VARIABLE="add_ln21_5" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_6_fu_1243_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21" VARIABLE="add_ln21_6" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_7_fu_1266_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21" VARIABLE="add_ln21_7" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_8_fu_1271_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21" VARIABLE="add_ln21_8" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_9_fu_1294_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21" VARIABLE="add_ln21_9" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_10_fu_1182_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21" VARIABLE="add_ln21_10" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_11_fu_1299_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21" VARIABLE="add_ln21_11" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_12_fu_1422_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21" VARIABLE="add_ln21_12" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_13_fu_1461_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21" VARIABLE="add_ln21_13" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_14_fu_1466_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21" VARIABLE="add_ln21_14" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_15_fu_1322_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21" VARIABLE="add_ln21_15" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_16_fu_1501_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21" VARIABLE="add_ln21_16" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_17_fu_1506_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21" VARIABLE="add_ln21_17" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_18_fu_1327_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21" VARIABLE="add_ln21_18" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_19_fu_1350_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21" VARIABLE="add_ln21_19" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_20_fu_1355_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21" VARIABLE="add_ln21_20" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_21_fu_1545_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21" VARIABLE="add_ln21_21" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_22_fu_1550_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21" VARIABLE="add_ln21_22" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_23_fu_1589_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21" VARIABLE="add_ln21_23" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_24_fu_1594_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21" VARIABLE="add_ln21_24" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_25_fu_1641_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21" VARIABLE="add_ln21_25" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_26_fu_1646_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21" VARIABLE="add_ln21_26" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_27_fu_1188_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21" VARIABLE="add_ln21_27" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U3" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" VARIABLE="mul_ln22" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_1427_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" VARIABLE="add_ln22" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U13" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" VARIABLE="mul_ln23" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U7" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" VARIABLE="mul_ln22_1" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_1_fu_1726_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" VARIABLE="add_ln22_1" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U27" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" VARIABLE="mul_ln23_1" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U8" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" VARIABLE="mul_ln22_2" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_2_fu_1732_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" VARIABLE="add_ln22_2" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U28" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" VARIABLE="mul_ln23_2" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U4" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" VARIABLE="mul_ln22_3" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_3_fu_1433_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" VARIABLE="add_ln22_3" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U14" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" VARIABLE="mul_ln23_3" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U5" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" VARIABLE="mul_ln22_4" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_4_fu_1471_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" VARIABLE="add_ln22_4" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U15" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" VARIABLE="mul_ln23_4" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U9" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" VARIABLE="mul_ln22_5" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_5_fu_1748_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" VARIABLE="add_ln22_5" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U29" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" VARIABLE="mul_ln23_5" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U6" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" VARIABLE="mul_ln22_6" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_6_fu_1477_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" VARIABLE="add_ln22_6" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U16" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" VARIABLE="mul_ln23_6" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U7" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" VARIABLE="mul_ln22_7" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_7_fu_1521_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" VARIABLE="add_ln22_7" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U17" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" VARIABLE="mul_ln23_7" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U8" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" VARIABLE="mul_ln22_8" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_8_fu_1527_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" VARIABLE="add_ln22_8" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U18" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" VARIABLE="mul_ln23_8" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U9" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" VARIABLE="mul_ln22_9" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_9_fu_1560_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" VARIABLE="add_ln22_9" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U19" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" VARIABLE="mul_ln23_9" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U10" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" VARIABLE="mul_ln22_10" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_10_fu_1566_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" VARIABLE="add_ln22_10" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U20" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" VARIABLE="mul_ln23_10" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U1" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" VARIABLE="mul_ln22_11" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_11_fu_1599_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" VARIABLE="add_ln22_11" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U21" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" VARIABLE="mul_ln23_11" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U1" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" VARIABLE="mul_ln22_12" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_12_fu_1388_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" VARIABLE="add_ln22_12" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U11" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" VARIABLE="mul_ln23_12" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" VARIABLE="mul_ln22_13" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_13_fu_1605_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" VARIABLE="add_ln22_13" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U22" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" VARIABLE="mul_ln23_13" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U10" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" VARIABLE="mul_ln22_14" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_14_fu_1754_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" VARIABLE="add_ln22_14" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U30" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" VARIABLE="mul_ln23_14" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U1" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" VARIABLE="mul_ln22_15" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_15_fu_1779_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" VARIABLE="add_ln22_15" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U31" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" VARIABLE="mul_ln23_15" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" VARIABLE="mul_ln22_16" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_16_fu_1784_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" VARIABLE="add_ln22_16" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U32" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" VARIABLE="mul_ln23_16" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U3" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" VARIABLE="mul_ln22_17" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_17_fu_1651_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" VARIABLE="add_ln22_17" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U23" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" VARIABLE="mul_ln23_17" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U3" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" VARIABLE="mul_ln22_18" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_18_fu_1794_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" VARIABLE="add_ln22_18" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U33" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" VARIABLE="mul_ln23_18" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U4" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" VARIABLE="mul_ln22_19" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_19_fu_1800_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" VARIABLE="add_ln22_19" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U34" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" VARIABLE="mul_ln23_19" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U4" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" VARIABLE="mul_ln22_20" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_20_fu_1667_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" VARIABLE="add_ln22_20" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U24" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" VARIABLE="mul_ln23_20" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U5" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" VARIABLE="mul_ln22_21" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_21_fu_1694_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" VARIABLE="add_ln22_21" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U25" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" VARIABLE="mul_ln23_21" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U6" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" VARIABLE="mul_ln22_22" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_22_fu_1700_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" VARIABLE="add_ln22_22" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U26" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" VARIABLE="mul_ln23_22" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U5" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" VARIABLE="mul_ln22_23" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_23_fu_1824_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" VARIABLE="add_ln22_23" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U35" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" VARIABLE="mul_ln23_23" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U6" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" VARIABLE="mul_ln22_24" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_24_fu_1830_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" VARIABLE="add_ln22_24" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U36" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" VARIABLE="mul_ln23_24" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U7" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" VARIABLE="mul_ln22_25" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_25_fu_1849_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" VARIABLE="add_ln22_25" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U37" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" VARIABLE="mul_ln23_25" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U8" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" VARIABLE="mul_ln22_26" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_26_fu_1855_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" VARIABLE="add_ln22_26" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U38" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" VARIABLE="mul_ln23_26" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U9" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" VARIABLE="mul_ln22_27" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_27_fu_1879_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" VARIABLE="add_ln22_27" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U39" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" VARIABLE="mul_ln23_27" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U10" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" VARIABLE="mul_ln22_28" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_28_fu_1885_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" VARIABLE="add_ln22_28" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U40" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" VARIABLE="mul_ln23_28" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" VARIABLE="mul_ln22_29" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_29_fu_1716_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22" VARIABLE="add_ln22_29" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U12" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" VARIABLE="mul_ln23_29" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_1891_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" VARIABLE="add_ln23" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln23_1_fu_1895_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" VARIABLE="add_ln23_1" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln23_2_fu_1861_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" VARIABLE="add_ln23_2" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_3_fu_1722_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" VARIABLE="add_ln23_3" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln23_4_fu_1865_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" VARIABLE="add_ln23_4" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln23_5_fu_1899_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" VARIABLE="add_ln23_5" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_6_fu_1836_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" VARIABLE="add_ln23_6" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_7_fu_1790_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" VARIABLE="add_ln23_7" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln23_8_fu_1870_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" VARIABLE="add_ln23_8" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln23_9_fu_1806_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" VARIABLE="add_ln23_9" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_10_fu_1673_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" VARIABLE="add_ln23_10" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln23_11_fu_1810_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" VARIABLE="add_ln23_11" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln23_12_fu_1874_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" VARIABLE="add_ln23_12" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln23_13_fu_1904_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" VARIABLE="add_ln23_13" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln23_14_fu_1815_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" VARIABLE="add_ln23_14" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_15_fu_1449_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" VARIABLE="add_ln23_15" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln23_16_fu_1819_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" VARIABLE="add_ln23_16" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln23_17_fu_1770_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" VARIABLE="add_ln23_17" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_18_fu_1533_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" VARIABLE="add_ln23_18" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln23_19_fu_1774_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" VARIABLE="add_ln23_19" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln23_20_fu_1840_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" VARIABLE="add_ln23_20" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_21_fu_1577_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" VARIABLE="add_ln23_21" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_22_fu_1620_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" VARIABLE="add_ln23_22" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln23_23_fu_1677_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" VARIABLE="add_ln23_23" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln23_24_fu_1624_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" VARIABLE="add_ln23_24" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_25_fu_1399_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" VARIABLE="add_ln23_25" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln23_26_fu_1628_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" VARIABLE="add_ln23_26" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln23_27_fu_1681_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" VARIABLE="add_ln23_27" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln23_28_fu_1844_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" VARIABLE="add_ln23_28" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln23_29_fu_1908_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23" VARIABLE="add_ln23_29" MODULE="bicg_Pipeline_VITIS_LOOP_16_1" LOOP="VITIS_LOOP_16_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
</BindInfo>
