
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.098509                       # Number of seconds simulated
sim_ticks                                 98509103454                       # Number of ticks simulated
final_tick                               611118306342                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 158355                       # Simulator instruction rate (inst/s)
host_op_rate                                   198916                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1826615                       # Simulator tick rate (ticks/s)
host_mem_usage                               67369448                       # Number of bytes of host memory used
host_seconds                                 53929.87                       # Real time elapsed on the host
sim_insts                                  8540071845                       # Number of instructions simulated
sim_ops                                   10727509891                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3264768                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1594368                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1582208                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       983424                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      2733824                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       983680                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      2736512                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      1586432                       # Number of bytes read from this memory
system.physmem.bytes_read::total             15504896                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           39680                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      5563264                       # Number of bytes written to this memory
system.physmem.bytes_written::total           5563264                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        25506                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        12456                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        12361                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         7683                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data        21358                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         7685                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data        21379                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data        12394                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                121132                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           43463                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                43463                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        50676                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     33141790                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        49376                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     16184981                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        44179                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     16061541                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        54574                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      9983077                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        49376                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     27751994                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        55873                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data      9985676                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        50676                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     27779280                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        48077                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     16104420                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               157395565                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        50676                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        49376                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        44179                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        54574                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        49376                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        55873                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        50676                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        48077                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             402805                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          56474618                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               56474618                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          56474618                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        50676                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     33141790                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        49376                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     16184981                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        44179                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     16061541                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        54574                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      9983077                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        49376                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     27751994                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        55873                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data      9985676                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        50676                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     27779280                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        48077                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     16104420                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              213870183                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  23                       # Number of system calls
system.switch_cpus0.numCycles               236232863                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        17547715                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     15834873                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       918784                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      6625326                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         6277898                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          969964                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        40648                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    186054285                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             110347944                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           17547715                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      7247862                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             21826041                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        2888133                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles      12214579                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         10676471                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       923214                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    222041277                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.583011                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.900856                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       200215236     90.17%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          779655      0.35%     90.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1595755      0.72%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          671196      0.30%     91.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3629986      1.63%     93.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3229995      1.45%     94.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          625842      0.28%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1306074      0.59%     95.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         9987538      4.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    222041277                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.074281                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.467115                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       184810362                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     13469946                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         21745945                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        69136                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       1945882                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      1539502                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          490                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     129391571                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2731                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       1945882                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       185013186                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles       11837097                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       975457                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         21629081                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       640568                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     129323698                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          208                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        289275                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       225800                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         5726                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    151820698                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    609111881                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    609111881                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    134722847                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        17097834                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        15017                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         7580                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          1563663                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     30517959                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     15439290                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       140345                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       750769                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         129075054                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        15061                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        124108988                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        67523                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      9922948                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     23790490                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           82                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    222041277                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.558946                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.354400                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    177785802     80.07%     80.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     13336273      6.01%     86.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10901051      4.91%     90.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      4709408      2.12%     93.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      5938673      2.67%     95.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      5710320      2.57%     98.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3242452      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       256999      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       160299      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    222041277                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         314241     11.18%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       2425210     86.31%     97.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        70439      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     77851344     62.73%     62.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1083863      0.87%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         7432      0.01%     63.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     29762313     23.98%     87.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     15404036     12.41%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     124108988                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.525367                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            2809890                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.022641                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    473136666                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    139016289                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    123056381                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     126918878                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       222960                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1169916                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          469                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         3234                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        93954                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads        10969                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       1945882                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles       11429423                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       185972                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    129090196                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1257                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     30517959                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     15439290                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         7583                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        123839                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           92                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         3234                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       535656                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       541538                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1077194                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    123244559                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     29663554                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       864429                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   81                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            45066071                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        16148486                       # Number of branches executed
system.switch_cpus0.iew.exec_stores          15402517                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.521708                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             123059834                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            123056381                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         66462686                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        131027081                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.520911                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.507244                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    117516368                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     11588217                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        14979                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       938930                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    220095395                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.533934                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.356155                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    177431199     80.62%     80.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     15606284      7.09%     87.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      7307109      3.32%     91.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      7216649      3.28%     94.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      1972145      0.90%     95.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      8342597      3.79%     98.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       626765      0.28%     99.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       457412      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1135235      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    220095395                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     117516368                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              44693368                       # Number of memory references committed
system.switch_cpus0.commit.loads             29348035                       # Number of loads committed
system.switch_cpus0.commit.membars               7478                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          15518718                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        104500046                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1138202                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1135235                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           348064446                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          260155246                       # The number of ROB writes
system.switch_cpus0.timesIdled                4048023                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               14191586                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            117516368                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.362329                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.362329                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.423311                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.423311                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       609311338                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      142894507                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      154093872                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         14956                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  47                       # Number of system calls
system.switch_cpus1.numCycles               236232863                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        18625931                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     15276333                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1824347                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      7619146                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         7286646                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1898595                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        81415                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    177543308                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             105911280                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           18625931                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      9185241                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             23284500                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5209143                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       9488619                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         10940643                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1811062                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    213672011                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.606111                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.953315                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       190387511     89.10%     89.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2522875      1.18%     90.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2915071      1.36%     91.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1603175      0.75%     92.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1838633      0.86%     93.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1021837      0.48%     93.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          688275      0.32%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1804082      0.84%     94.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10890552      5.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    213672011                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.078846                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.448334                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       176112879                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles     10946972                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23089837                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       183802                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3338518                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3021925                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        17067                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     129299668                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        84583                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3338518                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       176397044                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        3902180                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      6253915                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         22999022                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       781329                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     129220185                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          188                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        199499                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       360804                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    179542586                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    601550209                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    601550209                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    153082109                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        26460477                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        33520                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        18595                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2104873                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     12342197                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6715718                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       177572                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1490374                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         129014297                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        33584                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        121867142                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       173381                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     16310581                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     37675800                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         3514                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    213672011                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.570347                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.261213                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    162341137     75.98%     75.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20637572      9.66%     85.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11077866      5.18%     90.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7696685      3.60%     94.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6715706      3.14%     97.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3434521      1.61%     99.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       832131      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       535576      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       400817      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    213672011                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          31821     12.00%     12.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        115458     43.55%     55.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       117836     44.45%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    101987233     83.69%     83.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1905464      1.56%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        14907      0.01%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11292967      9.27%     94.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      6666571      5.47%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     121867142                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.515877                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             265115                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002175                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    457844791                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    145359630                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    119819020                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     122132257                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       306047                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2198837                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          736                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         1171                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       152657                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads         7455                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked         1029                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3338518                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        3451887                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       136028                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    129047993                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        54513                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     12342197                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6715718                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        18563                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         96657                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         1171                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1059766                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1026586                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2086352                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    120078198                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     10601620                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1788944                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                  112                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            17266584                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        16786050                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           6664964                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.508304                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             119820979                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            119819020                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         71200164                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        186414301                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.507207                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.381946                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     89894669                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    110288940                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     18760369                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        30070                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1834730                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    210333493                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.524353                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.342663                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    165278096     78.58%     78.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20897410      9.94%     88.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8756873      4.16%     92.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5255286      2.50%     95.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3643943      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2349497      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1224290      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       981855      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1946243      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    210333493                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     89894669                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     110288940                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              16706421                       # Number of memory references committed
system.switch_cpus1.commit.loads             10143360                       # Number of loads committed
system.switch_cpus1.commit.membars              15002                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15783858                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         99430185                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2243789                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1946243                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           337435948                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          261437209                       # The number of ROB writes
system.switch_cpus1.timesIdled                2719624                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               22560852                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           89894669                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            110288940                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     89894669                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.627885                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.627885                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.380534                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.380534                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       541576482                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      166267307                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      120643323                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         30042                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  47                       # Number of system calls
system.switch_cpus2.numCycles               236232863                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        18640699                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     15286631                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1823787                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      7881720                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         7299634                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         1915414                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        82284                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    177983222                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             105885377                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           18640699                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      9215048                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             23301682                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5156742                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       9388971                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         10960359                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1810795                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    213977302                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.605101                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.951021                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       190675620     89.11%     89.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2522562      1.18%     90.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2916523      1.36%     91.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         1608756      0.75%     92.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1869188      0.87%     93.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1023383      0.48%     93.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          692583      0.32%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1802642      0.84%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        10866045      5.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    213977302                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.078908                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.448225                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       176565270                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles     10834352                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         23119290                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       172059                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3286328                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3024959                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        17100                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     129268387                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        84684                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3286328                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       176835157                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        3966362                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      6104766                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         23031572                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       753114                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     129188745                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          190                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        199877                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       346997                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    179537494                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    601496175                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    601496175                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    153559202                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        25978292                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        34080                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        19108                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2019924                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     12340993                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      6720465                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       176837                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1487311                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         128997451                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34165                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        122000435                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       171301                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     15956817                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     36790038                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         4003                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    213977302                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.570156                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.260712                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    162556306     75.97%     75.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     20693421      9.67%     85.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11117033      5.20%     90.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7681114      3.59%     94.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6718896      3.14%     97.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3448807      1.61%     99.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       823105      0.38%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       537603      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       401017      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    213977302                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          32615     12.41%     12.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        111928     42.59%     55.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       118247     45.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    102119001     83.70%     83.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1906220      1.56%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        14953      0.01%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     11287246      9.25%     94.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      6673015      5.47%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     122000435                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.516441                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             262790                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002154                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    458412263                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    144989594                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    119988638                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     122263225                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       308841                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2166078                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          763                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         1165                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       137019                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads         7478                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked         1227                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3286328                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        3520371                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       135153                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    129031732                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        49780                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     12340993                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      6720465                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        19100                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         94917                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         1165                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1059814                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1021024                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2080838                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    120214274                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     10601002                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1786161                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                  116                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            17272608                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        16825988                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           6671606                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.508880                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             119990561                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            119988638                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         71320510                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        186763062                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.507925                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.381877                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     90174715                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    110632576                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     18400469                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        30162                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1834262                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    210690974                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.525094                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.343331                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    165495200     78.55%     78.55% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20956805      9.95%     88.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8783142      4.17%     92.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5280566      2.51%     95.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3654754      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2362561      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1221574      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       984452      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      1951920      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    210690974                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     90174715                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     110632576                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              16758361                       # Number of memory references committed
system.switch_cpus2.commit.loads             10174915                       # Number of loads committed
system.switch_cpus2.commit.membars              15048                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          15833061                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         99739967                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2250787                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      1951920                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           337771488                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          261352488                       # The number of ROB writes
system.switch_cpus2.timesIdled                2723539                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               22255561                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           90174715                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            110632576                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     90174715                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.619724                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.619724                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.381720                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.381720                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       542302054                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      166536238                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      120649801                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         30134                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  49                       # Number of system calls
system.switch_cpus3.numCycles               236232863                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        19200852                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     15710271                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1872661                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      7915586                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         7555109                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         1982585                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        85328                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    184829656                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             107382473                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           19200852                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      9537694                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             22408778                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5110355                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       4962659                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         11306305                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1874277                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    215414397                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.612135                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.953871                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       193005619     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1040498      0.48%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1656391      0.77%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2248928      1.04%     91.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2309685      1.07%     92.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1958798      0.91%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1098309      0.51%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1629242      0.76%     95.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        10466927      4.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    215414397                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081279                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.454562                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       182936015                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      6872305                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         22367873                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        25259                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3212942                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3161061                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          364                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     131762212                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1894                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3212942                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       183435063                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1345351                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      4367449                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         21899926                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1153663                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     131717570                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          149                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        168002                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       496890                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    183788745                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    612772646                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    612772646                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    159378607                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        24410138                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        32588                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        16920                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          3411439                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     12322820                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      6682680                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        78381                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1623291                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         131565239                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        32700                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        124948291                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        17092                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     14527481                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     34789627                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         1106                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    215414397                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.580037                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.270953                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    162522137     75.45%     75.45% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     21763841     10.10%     85.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11014761      5.11%     90.66% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8307196      3.86%     94.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      6527818      3.03%     97.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2645727      1.23%     98.78% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1652005      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       865893      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       115019      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    215414397                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          23963     11.55%     11.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         76668     36.97%     48.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       106775     51.48%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    105087394     84.10%     84.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1867434      1.49%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        15665      0.01%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     11315878      9.06%     94.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      6661920      5.33%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     124948291                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.528920                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             207406                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001660                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    465535477                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    146125937                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    123088479                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     125155697                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       255090                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      1969278                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          100                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          520                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        96190                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3212942                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        1070419                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       112082                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    131598073                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        18278                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     12322820                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      6682680                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        16923                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         94468                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          520                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1088411                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1054791                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2143202                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    123237337                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     10650456                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1710954                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                  134                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            17312115                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        17512741                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           6661659                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.521677                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             123088702                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            123088479                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         70655886                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        190385049                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.521047                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.371121                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     92907134                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    114320888                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     17277203                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        31594                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1896339                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    212201455                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.538738                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.386869                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    165279424     77.89%     77.89% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     23267752     10.96%     88.85% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8778420      4.14%     92.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4190832      1.97%     94.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3539311      1.67%     96.63% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2024670      0.95%     97.59% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1762134      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       800894      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2558018      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    212201455                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     92907134                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     114320888                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              16940032                       # Number of memory references committed
system.switch_cpus3.commit.loads             10353542                       # Number of loads committed
system.switch_cpus3.commit.membars              15762                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          16485230                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        103001741                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2354110                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2558018                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           341240891                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          266409173                       # The number of ROB writes
system.switch_cpus3.timesIdled                2797762                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               20818466                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           92907134                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            114320888                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     92907134                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.542677                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.542677                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.393286                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.393286                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       554651519                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      171459578                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      122152950                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         31566                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  45                       # Number of system calls
system.switch_cpus4.numCycles               236231796                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        18254069                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     14928383                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      1784742                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      7616354                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         7206881                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         1878088                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        79255                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    177247450                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             103555856                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           18254069                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      9084969                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             21706795                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        5178888                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       4839247                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines         10898776                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      1796863                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    207148594                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.610858                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.959778                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       185441799     89.52%     89.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         1177607      0.57%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         1861439      0.90%     90.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         2962320      1.43%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         1223866      0.59%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         1375036      0.66%     93.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6         1459055      0.70%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          953839      0.46%     94.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        10693633      5.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    207148594                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.077272                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.438365                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       175609133                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      6490827                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         21639403                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        54568                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3354660                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      2993015                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          444                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     126458787                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         2869                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3354660                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       175876547                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        1672492                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      4042768                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         21429747                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       772377                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     126383185                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents        23653                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents        214910                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       289589                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents        40349                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands    175470780                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    587903274                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    587903274                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    149895083                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        25575625                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        32188                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts        17696                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          2317753                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     12043932                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      6472842                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads       195231                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores      1471290                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         126213925                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        32287                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        119522703                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued       147806                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     15860469                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     35284985                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved         3059                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    207148594                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.576990                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.269283                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    156737797     75.66%     75.66% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     20242695      9.77%     85.44% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     11067177      5.34%     90.78% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      7537910      3.64%     94.42% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      7047955      3.40%     97.82% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      2025281      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      1583280      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       537973      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8       368526      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    207148594                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          27824     12.62%     12.62% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         84772     38.45%     51.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite       107870     48.93%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu    100135844     83.78%     83.78% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      1887966      1.58%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc        14492      0.01%     85.37% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     11043932      9.24%     94.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      6440469      5.39%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     119522703                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.505955                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             220466                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.001845                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    446562272                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    142107986                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    117603053                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     119743169                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       360891                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      2150859                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses          355                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation         1330                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores       183899                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads         7463                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3354660                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        1066692                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles       107724                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    126246350                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts        45586                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     12043932                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      6472842                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts        17686                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         79445                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents           26                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents         1330                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      1043378                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect      1016939                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      2060317                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    117819857                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     10388787                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      1702846                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                  138                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            16827578                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        16585884                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           6438791                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.498747                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             117603843                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            117603053                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         68761432                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        179621714                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.497829                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.382812                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     88049055                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    107924915                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     18321691                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        29228                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      1822456                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    203793934                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.529579                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.382619                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    159977543     78.50%     78.50% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     21219790     10.41%     88.91% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      8261627      4.05%     92.97% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      4452014      2.18%     95.15% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      3332938      1.64%     96.79% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      1861118      0.91%     97.70% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6      1148162      0.56%     98.26% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7      1026421      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      2514321      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    203793934                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     88049055                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     107924915                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              16181993                       # Number of memory references committed
system.switch_cpus4.commit.loads              9893063                       # Number of loads committed
system.switch_cpus4.commit.membars              14582                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          15492357                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         97248088                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      2192387                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      2514321                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           327525634                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          255848156                       # The number of ROB writes
system.switch_cpus4.timesIdled                2863333                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               29083202                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           88049055                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            107924915                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     88049055                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.682957                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.682957                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.372723                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.372723                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       531314899                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      163019042                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      117953751                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         29202                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  49                       # Number of system calls
system.switch_cpus5.numCycles               236232863                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        19209755                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     15717968                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      1874276                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      7874378                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         7554705                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         1981728                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        85008                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    184904798                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             107445328                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           19209755                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      9536433                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             22416102                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        5121566                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       4990357                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.MiscStallCycles          458                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus5.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.switch_cpus5.fetch.CacheLines         11311737                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      1876007                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    215534635                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.612201                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.954120                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       193118533     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         1038813      0.48%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         1653752      0.77%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         2246346      1.04%     91.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         2312534      1.07%     92.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         1956895      0.91%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6         1099241      0.51%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7         1632970      0.76%     95.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8        10475551      4.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    215534635                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.081317                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.454828                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       183009041                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      6902704                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         22374855                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        25491                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       3222541                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      3162335                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          368                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     131849225                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1915                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       3222541                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       183508054                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        1347847                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      4393681                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         21907202                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles      1155307                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     131805490                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          173                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents        167330                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       498033                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands    183896198                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    613195860                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    613195860                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    159400163                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        24495943                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        32616                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts        16946                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          3417688                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     12335915                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      6686085                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        78519                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores      1603642                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         131656164                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        32732                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        125001262                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        17104                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     14605230                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     35000676                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved         1134                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    215534635                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.579959                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.271087                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    162644878     75.46%     75.46% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     21746885     10.09%     85.55% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     11005608      5.11%     90.66% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      8316551      3.86%     94.52% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      6539178      3.03%     97.55% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      2648716      1.23%     98.78% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      1651796      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       865744      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8       115279      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    215534635                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          23979     11.45%     11.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         78552     37.52%     48.98% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite       106811     51.02%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu    105134048     84.11%     84.11% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      1868600      1.49%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc        15667      0.01%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     11317884      9.05%     94.67% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      6665063      5.33%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     125001262                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.529144                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             209342                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001675                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    465763605                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    146294640                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    123136985                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     125210604                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       254305                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      1980937                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           94                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          518                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        98691                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       3222541                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles        1072807                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles       112294                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    131689028                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         6888                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     12335915                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      6686085                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts        16949                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         94693                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          518                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect      1088636                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect      1057475                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      2146111                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    123285936                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     10650896                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      1715326                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                  132                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            17315702                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        17516465                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           6664806                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.521883                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             123137206                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            123136985                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         70685936                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        190505832                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.521253                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.371043                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     92919692                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    114336392                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     17352582                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        31598                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      1897949                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    212312094                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.538530                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.387022                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    165399493     77.90%     77.90% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     23259099     10.96%     88.86% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      8781255      4.14%     93.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      4184514      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      3534219      1.66%     96.63% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      2020835      0.95%     97.58% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6      1770072      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       801098      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      2561509      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    212312094                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     92919692                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     114336392                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              16942350                       # Number of memory references committed
system.switch_cpus5.commit.loads             10354965                       # Number of loads committed
system.switch_cpus5.commit.membars              15764                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          16487483                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        103015730                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      2354444                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      2561509                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           341438922                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          266600624                       # The number of ROB writes
system.switch_cpus5.timesIdled                2800553                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               20698228                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           92919692                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            114336392                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     92919692                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.542334                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.542334                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.393339                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.393339                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       554852090                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      171518960                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      122218980                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         31570                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  45                       # Number of system calls
system.switch_cpus6.numCycles               236232863                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        18248297                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     14925407                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      1781319                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      7517240                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         7194544                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         1875660                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        79070                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    177027046                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             103583348                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           18248297                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      9070204                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             21703292                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        5187039                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       4857851                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines         10886324                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      1793655                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    206955009                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.611519                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.960997                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       185251717     89.51%     89.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         1178418      0.57%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         1858552      0.90%     90.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         2961512      1.43%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         1222924      0.59%     93.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         1364920      0.66%     93.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6         1461773      0.71%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          951519      0.46%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        10703674      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    206955009                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.077247                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.438480                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       175386206                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      6512050                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         21635621                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        54751                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       3366378                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      2990848                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          444                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     126476743                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         2857                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       3366378                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       175655501                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        1665338                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      4067910                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         21424710                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       775169                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     126400821                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents        18487                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents        216645                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       290666                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents        39750                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands    175490080                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    588020622                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    588020622                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    149743368                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        25746712                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        31945                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts        17467                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          2322190                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     12037644                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      6471205                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads       195728                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores      1475525                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         126227663                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        32040                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        119443336                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued       148361                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     15995208                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     35777635                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved         2842                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    206955009                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.577146                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.269511                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    156589702     75.66%     75.66% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     20217538      9.77%     85.43% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     11049917      5.34%     90.77% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      7537028      3.64%     94.41% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      7050561      3.41%     97.82% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      2023165      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      1581919      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       536135      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       369044      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    206955009                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          27811     12.58%     12.58% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         85305     38.58%     51.15% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite       108016     48.85%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu    100063448     83.77%     83.77% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      1890182      1.58%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc        14478      0.01%     85.37% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     11035803      9.24%     94.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      6439425      5.39%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     119443336                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.505617                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             221132                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.001851                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    446211174                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    142256194                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    117526651                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     119664468                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       359553                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      2154586                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          309                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation         1315                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores       188607                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads         7459                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       3366378                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles        1072377                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles       107373                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    126259836                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts        50460                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     12037644                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      6471205                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts        17455                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         79017                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           25                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents         1315                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      1041072                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect      1017159                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      2058231                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    117744955                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     10379052                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      1698381                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                  133                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            16816891                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        16569992                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           6437839                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.498427                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             117527482                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            117526651                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         68715653                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        179540985                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.497503                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.382730                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     87959969                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    107815658                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     18444485                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        29198                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      1818904                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    203588631                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.529576                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.382759                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    159821401     78.50%     78.50% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     21196666     10.41%     88.91% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      8250947      4.05%     92.97% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      4445699      2.18%     95.15% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      3328603      1.63%     96.79% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      1858611      0.91%     97.70% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6      1147711      0.56%     98.26% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7      1025676      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      2513317      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    203588631                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     87959969                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     107815658                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              16165656                       # Number of memory references committed
system.switch_cpus6.commit.loads              9883058                       # Number of loads committed
system.switch_cpus6.commit.membars              14568                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          15476637                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         97149653                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      2190158                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      2513317                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           327334872                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          255886856                       # The number of ROB writes
system.switch_cpus6.timesIdled                2860381                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               29277854                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           87959969                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            107815658                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     87959969                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.685686                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.685686                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.372344                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.372344                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       530958880                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      162912310                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      117971371                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         29170                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  47                       # Number of system calls
system.switch_cpus7.numCycles               236232863                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        18661790                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     15305573                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      1828854                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      7649967                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         7301555                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         1901823                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        81697                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    177937948                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             106121777                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           18661790                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      9203378                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             23329906                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        5220662                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       9385561                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines         10965202                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      1815842                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    214015847                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.606336                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.953601                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       190685941     89.10%     89.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         2526318      1.18%     90.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         2919669      1.36%     91.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         1605734      0.75%     92.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         1844352      0.86%     93.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         1025825      0.48%     93.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          689793      0.32%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7         1808361      0.84%     94.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        10909854      5.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    214015847                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.078997                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.449225                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       176509091                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles     10842365                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         23136393                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles       182647                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       3345348                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      3027858                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred        17084                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     129555969                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts        84832                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       3345348                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       176792491                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        3913978                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      6140135                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         23045122                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       778770                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     129476124                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          190                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents        197746                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       360301                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands    179894488                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    602746363                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    602746363                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    153393399                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        26501089                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        33711                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        18746                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          2104764                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     12364235                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      6728506                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads       177220                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      1491321                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         129271145                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        33775                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        122114049                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued       172385                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     16339154                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     37722373                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved         3645                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    214015847                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.570584                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.261457                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    162581788     75.97%     75.97% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     20681107      9.66%     85.63% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     11097315      5.19%     90.82% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      7711296      3.60%     94.42% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      6729340      3.14%     97.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      3443713      1.61%     99.17% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       832298      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       537209      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       401781      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    214015847                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          31891     12.01%     12.01% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead        115636     43.53%     55.54% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       118116     44.46%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    102196334     83.69%     83.69% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      1909524      1.56%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc        14937      0.01%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     11312923      9.26%     94.53% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      6680331      5.47%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     122114049                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.516922                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             265643                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.002175                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    458681973                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    145645240                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    120064967                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     122379692                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       305478                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      2200303                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          733                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation         1170                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores       152179                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads         7468                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked         1061                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       3345348                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        3463528                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       135304                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    129305029                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts        54648                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     12364235                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      6728506                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        18726                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         96750                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents         1170                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1063257                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      1028670                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      2091927                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    120324782                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     10622352                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      1789267                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                  109                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            17301247                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        16819984                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           6678895                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.509348                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             120066872                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            120064967                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         71344139                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        186796512                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.508248                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.381935                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     90077298                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    110513100                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     18793178                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        30130                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      1839363                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    210670499                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.524578                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.342900                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    165523422     78.57%     78.57% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     20940791      9.94%     88.51% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      8773075      4.16%     92.67% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      5266572      2.50%     95.17% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      3650775      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      2355330      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      1226732      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       984115      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      1949687      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    210670499                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     90077298                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     110513100                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              16740259                       # Number of memory references committed
system.switch_cpus7.commit.loads             10163932                       # Number of loads committed
system.switch_cpus7.commit.membars              15032                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          15815994                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         99632229                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      2248355                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      1949687                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           338026479                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          261957972                       # The number of ROB writes
system.switch_cpus7.timesIdled                2725990                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               22217016                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           90077298                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            110513100                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     90077298                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.622557                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.622557                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.381307                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.381307                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       542687643                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      166602693                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      120883145                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         30102                       # number of misc regfile writes
system.l20.replacements                         25545                       # number of replacements
system.l20.tagsinuse                      4095.910157                       # Cycle average of tags in use
system.l20.total_refs                          375473                       # Total number of references to valid blocks.
system.l20.sampled_refs                         29641                       # Sample count of references to valid blocks.
system.l20.avg_refs                         12.667353                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           10.105671                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     4.712404                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3349.752899                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           731.339183                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.002467                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001150                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.817811                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.178550                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999978                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data        46538                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  46539                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           18888                       # number of Writeback hits
system.l20.Writeback_hits::total                18888                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           68                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   68                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data        46606                       # number of demand (read+write) hits
system.l20.demand_hits::total                   46607                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data        46606                       # number of overall hits
system.l20.overall_hits::total                  46607                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           39                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        25505                       # number of ReadReq misses
system.l20.ReadReq_misses::total                25544                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data            1                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           39                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        25506                       # number of demand (read+write) misses
system.l20.demand_misses::total                 25545                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           39                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        25506                       # number of overall misses
system.l20.overall_misses::total                25545                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     37919587                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data  13276926311                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total    13314845898                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data       438005                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total       438005                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     37919587                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data  13277364316                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total     13315283903                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     37919587                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data  13277364316                       # number of overall miss cycles
system.l20.overall_miss_latency::total    13315283903                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           40                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        72043                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              72083                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        18888                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            18888                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           69                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               69                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           40                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        72112                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               72152                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           40                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        72112                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              72152                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.975000                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.354025                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.354369                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data     0.014493                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total        0.014493                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.975000                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.353700                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.354044                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.975000                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.353700                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.354044                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 972297.102564                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 520561.705979                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 521251.405340                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data       438005                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total       438005                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 972297.102564                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 520558.469223                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 521248.146526                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 972297.102564                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 520558.469223                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 521248.146526                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4671                       # number of writebacks
system.l20.writebacks::total                     4671                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           39                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        25505                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           25544                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data            1                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           39                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        25506                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            25545                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           39                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        25506                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           25545                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     35118847                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data  11444875671                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total  11479994518                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data       366205                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total       366205                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     35118847                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data  11445241876                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total  11480360723                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     35118847                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data  11445241876                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total  11480360723                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.354025                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.354369                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.014493                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total     0.014493                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.975000                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.353700                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.354044                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.975000                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.353700                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.354044                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 900483.256410                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 448730.667359                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 449420.392969                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data       366205                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total       366205                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 900483.256410                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 448727.431820                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 449417.135369                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 900483.256410                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 448727.431820                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 449417.135369                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         12496                       # number of replacements
system.l21.tagsinuse                      4095.440075                       # Cycle average of tags in use
system.l21.total_refs                          390693                       # Total number of references to valid blocks.
system.l21.sampled_refs                         16592                       # Sample count of references to valid blocks.
system.l21.avg_refs                         23.547071                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           87.584929                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     8.483105                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2725.423447                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1273.948594                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.021383                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.002071                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.665387                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.311023                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999863                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data        37604                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  37605                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           21298                       # number of Writeback hits
system.l21.Writeback_hits::total                21298                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data          141                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                  141                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data        37745                       # number of demand (read+write) hits
system.l21.demand_hits::total                   37746                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data        37745                       # number of overall hits
system.l21.overall_hits::total                  37746                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           38                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        12444                       # number of ReadReq misses
system.l21.ReadReq_misses::total                12482                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data           12                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                 12                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           38                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        12456                       # number of demand (read+write) misses
system.l21.demand_misses::total                 12494                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           38                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        12456                       # number of overall misses
system.l21.overall_misses::total                12494                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     29802646                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   6329682405                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     6359485051                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data      6698474                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total      6698474                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     29802646                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   6336380879                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      6366183525                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     29802646                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   6336380879                       # number of overall miss cycles
system.l21.overall_miss_latency::total     6366183525                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           39                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        50048                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              50087                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        21298                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            21298                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data          153                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total              153                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           39                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        50201                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               50240                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           39                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        50201                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              50240                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.974359                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.248641                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.249206                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data     0.078431                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total        0.078431                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.974359                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.248123                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.248686                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.974359                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.248123                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.248686                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 784280.157895                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 508653.359450                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 509492.473241                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 558206.166667                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 558206.166667                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 784280.157895                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 508701.098186                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 509539.260845                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 784280.157895                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 508701.098186                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 509539.260845                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                7530                       # number of writebacks
system.l21.writebacks::total                     7530                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           38                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        12444                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           12482                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data           12                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total            12                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           38                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        12456                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            12494                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           38                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        12456                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           12494                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     27060401                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   5434207101                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   5461267502                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data      5833874                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total      5833874                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     27060401                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   5440040975                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   5467101376                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     27060401                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   5440040975                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   5467101376                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.248641                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.249206                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.078431                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total     0.078431                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.974359                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.248123                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.248686                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.974359                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.248123                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.248686                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 712115.815789                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 436692.952507                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 437531.445441                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 486156.166667                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 486156.166667                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 712115.815789                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 436740.604929                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 437578.147591                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 712115.815789                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 436740.604929                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 437578.147591                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         12397                       # number of replacements
system.l22.tagsinuse                      4095.452312                       # Cycle average of tags in use
system.l22.total_refs                          390790                       # Total number of references to valid blocks.
system.l22.sampled_refs                         16493                       # Sample count of references to valid blocks.
system.l22.avg_refs                         23.694295                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           89.100338                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     7.842036                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2711.326983                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1287.182955                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.021753                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001915                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.661945                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.314254                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999866                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data        37661                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  37662                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           21338                       # number of Writeback hits
system.l22.Writeback_hits::total                21338                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data          141                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                  141                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data        37802                       # number of demand (read+write) hits
system.l22.demand_hits::total                   37803                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data        37802                       # number of overall hits
system.l22.overall_hits::total                  37803                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           34                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        12349                       # number of ReadReq misses
system.l22.ReadReq_misses::total                12383                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data           12                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                 12                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           34                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        12361                       # number of demand (read+write) misses
system.l22.demand_misses::total                 12395                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           34                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        12361                       # number of overall misses
system.l22.overall_misses::total                12395                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     30120227                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   6087373002                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     6117493229                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data      6010753                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total      6010753                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     30120227                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   6093383755                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      6123503982                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     30120227                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   6093383755                       # number of overall miss cycles
system.l22.overall_miss_latency::total     6123503982                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           35                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        50010                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              50045                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        21338                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            21338                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data          153                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total              153                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           35                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        50163                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               50198                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           35                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        50163                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              50198                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.971429                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.246931                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.247437                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data     0.078431                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total        0.078431                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.971429                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.246417                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.246922                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.971429                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.246417                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.246922                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 885889.029412                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 492944.611062                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 494023.518453                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data 500896.083333                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total 500896.083333                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 885889.029412                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 492952.330313                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 494030.172005                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 885889.029412                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 492952.330313                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 494030.172005                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                7506                       # number of writebacks
system.l22.writebacks::total                     7506                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           34                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        12349                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           12383                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data           12                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total            12                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           34                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        12361                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            12395                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           34                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        12361                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           12395                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     27679027                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   5200461620                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   5228140647                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data      5148240                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total      5148240                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     27679027                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   5205609860                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   5233288887                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     27679027                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   5205609860                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   5233288887                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.246931                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.247437                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.078431                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total     0.078431                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.971429                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.246417                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.246922                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.971429                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.246417                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.246922                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 814089.029412                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 421124.108835                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 422203.072519                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data       429020                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total       429020                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 814089.029412                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 421131.774128                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 422209.672207                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 814089.029412                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 421131.774128                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 422209.672207                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          7727                       # number of replacements
system.l23.tagsinuse                      4095.369078                       # Cycle average of tags in use
system.l23.total_refs                          292734                       # Total number of references to valid blocks.
system.l23.sampled_refs                         11823                       # Sample count of references to valid blocks.
system.l23.avg_refs                         24.759706                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           78.922353                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    14.535548                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2401.513976                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1600.397201                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.019268                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.003549                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.586307                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.390722                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999846                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data        29901                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  29903                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            9211                       # number of Writeback hits
system.l23.Writeback_hits::total                 9211                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data          142                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                  142                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data        30043                       # number of demand (read+write) hits
system.l23.demand_hits::total                   30045                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data        30043                       # number of overall hits
system.l23.overall_hits::total                  30045                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           42                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         7683                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 7725                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           42                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         7683                       # number of demand (read+write) misses
system.l23.demand_misses::total                  7725                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           42                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         7683                       # number of overall misses
system.l23.overall_misses::total                 7725                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     36068383                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   3498916836                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     3534985219                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     36068383                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   3498916836                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      3534985219                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     36068383                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   3498916836                       # number of overall miss cycles
system.l23.overall_miss_latency::total     3534985219                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           44                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        37584                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              37628                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         9211                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             9211                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data          142                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total              142                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           44                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        37726                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               37770                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           44                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        37726                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              37770                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.954545                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.204422                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.205299                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.954545                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.203653                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.204527                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.954545                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.203653                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.204527                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 858771.023810                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 455410.235064                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 457603.264595                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 858771.023810                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 455410.235064                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 457603.264595                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 858771.023810                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 455410.235064                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 457603.264595                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                4004                       # number of writebacks
system.l23.writebacks::total                     4004                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           42                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         7683                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            7725                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           42                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         7683                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             7725                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           42                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         7683                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            7725                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     33051517                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   2946842396                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   2979893913                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     33051517                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   2946842396                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   2979893913                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     33051517                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   2946842396                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   2979893913                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.954545                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.204422                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.205299                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.954545                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.203653                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.204527                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.954545                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.203653                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.204527                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 786940.880952                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 383553.611350                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 385746.784854                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 786940.880952                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 383553.611350                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 385746.784854                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 786940.880952                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 383553.611350                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 385746.784854                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                         21396                       # number of replacements
system.l24.tagsinuse                      4095.570856                       # Cycle average of tags in use
system.l24.total_refs                          399771                       # Total number of references to valid blocks.
system.l24.sampled_refs                         25492                       # Sample count of references to valid blocks.
system.l24.avg_refs                         15.682214                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           37.355709                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    11.684289                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data  2556.855478                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          1489.675380                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.009120                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.002853                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.624232                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.363690                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999895                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data        42724                       # number of ReadReq hits
system.l24.ReadReq_hits::total                  42725                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks           13706                       # number of Writeback hits
system.l24.Writeback_hits::total                13706                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data          118                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                  118                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data        42842                       # number of demand (read+write) hits
system.l24.demand_hits::total                   42843                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data        42842                       # number of overall hits
system.l24.overall_hits::total                  42843                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           38                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data        21356                       # number of ReadReq misses
system.l24.ReadReq_misses::total                21394                       # number of ReadReq misses
system.l24.ReadExReq_misses::switch_cpus4.data            2                       # number of ReadExReq misses
system.l24.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l24.demand_misses::switch_cpus4.inst           38                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data        21358                       # number of demand (read+write) misses
system.l24.demand_misses::total                 21396                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           38                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data        21358                       # number of overall misses
system.l24.overall_misses::total                21396                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     29334110                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data  11107828386                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total    11137162496                       # number of ReadReq miss cycles
system.l24.ReadExReq_miss_latency::switch_cpus4.data       836496                       # number of ReadExReq miss cycles
system.l24.ReadExReq_miss_latency::total       836496                       # number of ReadExReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     29334110                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data  11108664882                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total     11137998992                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     29334110                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data  11108664882                       # number of overall miss cycles
system.l24.overall_miss_latency::total    11137998992                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           39                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data        64080                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total              64119                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks        13706                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total            13706                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data          120                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total              120                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           39                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data        64200                       # number of demand (read+write) accesses
system.l24.demand_accesses::total               64239                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           39                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data        64200                       # number of overall (read+write) accesses
system.l24.overall_accesses::total              64239                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.974359                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.333271                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.333661                       # miss rate for ReadReq accesses
system.l24.ReadExReq_miss_rate::switch_cpus4.data     0.016667                       # miss rate for ReadExReq accesses
system.l24.ReadExReq_miss_rate::total        0.016667                       # miss rate for ReadExReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.974359                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.332679                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.333069                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.974359                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.332679                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.333069                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 771950.263158                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 520126.820847                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 520574.109376                       # average ReadReq miss latency
system.l24.ReadExReq_avg_miss_latency::switch_cpus4.data       418248                       # average ReadExReq miss latency
system.l24.ReadExReq_avg_miss_latency::total       418248                       # average ReadExReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 771950.263158                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 520117.280738                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 520564.544401                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 771950.263158                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 520117.280738                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 520564.544401                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                4118                       # number of writebacks
system.l24.writebacks::total                     4118                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           38                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data        21356                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total           21394                       # number of ReadReq MSHR misses
system.l24.ReadExReq_mshr_misses::switch_cpus4.data            2                       # number of ReadExReq MSHR misses
system.l24.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           38                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data        21358                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total            21396                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           38                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data        21358                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total           21396                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     26605065                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data   9573920084                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total   9600525149                       # number of ReadReq MSHR miss cycles
system.l24.ReadExReq_mshr_miss_latency::switch_cpus4.data       692538                       # number of ReadExReq MSHR miss cycles
system.l24.ReadExReq_mshr_miss_latency::total       692538                       # number of ReadExReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     26605065                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data   9574612622                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total   9601217687                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     26605065                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data   9574612622                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total   9601217687                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.333271                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.333661                       # mshr miss rate for ReadReq accesses
system.l24.ReadExReq_mshr_miss_rate::switch_cpus4.data     0.016667                       # mshr miss rate for ReadExReq accesses
system.l24.ReadExReq_mshr_miss_rate::total     0.016667                       # mshr miss rate for ReadExReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.974359                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.332679                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.333069                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.974359                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.332679                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.333069                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 700133.289474                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 448301.183930                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 448748.487847                       # average ReadReq mshr miss latency
system.l24.ReadExReq_avg_mshr_miss_latency::switch_cpus4.data       346269                       # average ReadExReq mshr miss latency
system.l24.ReadExReq_avg_mshr_miss_latency::total       346269                       # average ReadExReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 700133.289474                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 448291.629460                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 448738.908534                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 700133.289474                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 448291.629460                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 448738.908534                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                          7730                       # number of replacements
system.l25.tagsinuse                      4095.372047                       # Cycle average of tags in use
system.l25.total_refs                          292741                       # Total number of references to valid blocks.
system.l25.sampled_refs                         11826                       # Sample count of references to valid blocks.
system.l25.avg_refs                         24.754017                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           78.925225                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    15.024659                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data  2402.464661                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          1598.957502                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.019269                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.003668                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.586539                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.390370                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999847                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data        29907                       # number of ReadReq hits
system.l25.ReadReq_hits::total                  29909                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks            9212                       # number of Writeback hits
system.l25.Writeback_hits::total                 9212                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data          141                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                  141                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data        30048                       # number of demand (read+write) hits
system.l25.demand_hits::total                   30050                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data        30048                       # number of overall hits
system.l25.overall_hits::total                  30050                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           43                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data         7686                       # number of ReadReq misses
system.l25.ReadReq_misses::total                 7729                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           43                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data         7686                       # number of demand (read+write) misses
system.l25.demand_misses::total                  7729                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           43                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data         7686                       # number of overall misses
system.l25.overall_misses::total                 7729                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     50141565                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data   3454915579                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total     3505057144                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     50141565                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data   3454915579                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total      3505057144                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     50141565                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data   3454915579                       # number of overall miss cycles
system.l25.overall_miss_latency::total     3505057144                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           45                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data        37593                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total              37638                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks         9212                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total             9212                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data          141                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total              141                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           45                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data        37734                       # number of demand (read+write) accesses
system.l25.demand_accesses::total               37779                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           45                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data        37734                       # number of overall (read+write) accesses
system.l25.overall_accesses::total              37779                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.955556                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.204453                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.205351                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.955556                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.203689                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.204585                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.955556                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.203689                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.204585                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 1166082.906977                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 449507.621520                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 453494.261095                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 1166082.906977                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 449507.621520                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 453494.261095                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 1166082.906977                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 449507.621520                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 453494.261095                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                4004                       # number of writebacks
system.l25.writebacks::total                     4004                       # number of writebacks
system.l25.ReadReq_mshr_hits::switch_cpus5.data            1                       # number of ReadReq MSHR hits
system.l25.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l25.demand_mshr_hits::switch_cpus5.data            1                       # number of demand (read+write) MSHR hits
system.l25.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l25.overall_mshr_hits::switch_cpus5.data            1                       # number of overall MSHR hits
system.l25.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           43                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data         7685                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total            7728                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           43                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data         7685                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total             7728                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           43                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data         7685                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total            7728                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     47054165                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data   2902523001                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total   2949577166                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     47054165                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data   2902523001                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total   2949577166                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     47054165                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data   2902523001                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total   2949577166                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.955556                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.204426                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.205324                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.955556                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.203662                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.204558                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.955556                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.203662                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.204558                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1094282.906977                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 377686.792583                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 381674.063923                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 1094282.906977                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 377686.792583                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 381674.063923                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 1094282.906977                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 377686.792583                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 381674.063923                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                         21419                       # number of replacements
system.l26.tagsinuse                      4095.568664                       # Cycle average of tags in use
system.l26.total_refs                          399741                       # Total number of references to valid blocks.
system.l26.sampled_refs                         25515                       # Sample count of references to valid blocks.
system.l26.avg_refs                         15.666902                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks           37.333557                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    12.337808                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data  2558.761601                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          1487.135698                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.009115                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.003012                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.624698                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.363070                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999895                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data        42712                       # number of ReadReq hits
system.l26.ReadReq_hits::total                  42713                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks           13687                       # number of Writeback hits
system.l26.Writeback_hits::total                13687                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data          119                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                  119                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data        42831                       # number of demand (read+write) hits
system.l26.demand_hits::total                   42832                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data        42831                       # number of overall hits
system.l26.overall_hits::total                  42832                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           39                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data        21378                       # number of ReadReq misses
system.l26.ReadReq_misses::total                21417                       # number of ReadReq misses
system.l26.ReadExReq_misses::switch_cpus6.data            1                       # number of ReadExReq misses
system.l26.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l26.demand_misses::switch_cpus6.inst           39                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data        21379                       # number of demand (read+write) misses
system.l26.demand_misses::total                 21418                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           39                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data        21379                       # number of overall misses
system.l26.overall_misses::total                21418                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     32531481                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data  11298550562                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total    11331082043                       # number of ReadReq miss cycles
system.l26.ReadExReq_miss_latency::switch_cpus6.data       253652                       # number of ReadExReq miss cycles
system.l26.ReadExReq_miss_latency::total       253652                       # number of ReadExReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     32531481                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data  11298804214                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total     11331335695                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     32531481                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data  11298804214                       # number of overall miss cycles
system.l26.overall_miss_latency::total    11331335695                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           40                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data        64090                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total              64130                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks        13687                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total            13687                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data          120                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total              120                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           40                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data        64210                       # number of demand (read+write) accesses
system.l26.demand_accesses::total               64250                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           40                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data        64210                       # number of overall (read+write) accesses
system.l26.overall_accesses::total              64250                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.975000                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.333562                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.333962                       # miss rate for ReadReq accesses
system.l26.ReadExReq_miss_rate::switch_cpus6.data     0.008333                       # miss rate for ReadExReq accesses
system.l26.ReadExReq_miss_rate::total        0.008333                       # miss rate for ReadExReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.975000                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.332954                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.333354                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.975000                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.332954                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.333354                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 834140.538462                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 528512.983534                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 529069.526217                       # average ReadReq miss latency
system.l26.ReadExReq_avg_miss_latency::switch_cpus6.data       253652                       # average ReadExReq miss latency
system.l26.ReadExReq_avg_miss_latency::total       253652                       # average ReadExReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 834140.538462                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 528500.126947                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 529056.667056                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 834140.538462                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 528500.126947                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 529056.667056                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                4117                       # number of writebacks
system.l26.writebacks::total                     4117                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           39                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data        21378                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total           21417                       # number of ReadReq MSHR misses
system.l26.ReadExReq_mshr_misses::switch_cpus6.data            1                       # number of ReadExReq MSHR misses
system.l26.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           39                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data        21379                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total            21418                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           39                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data        21379                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total           21418                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     29729253                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data   9762614413                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total   9792343666                       # number of ReadReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::switch_cpus6.data       181852                       # number of ReadExReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::total       181852                       # number of ReadExReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     29729253                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data   9762796265                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total   9792525518                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     29729253                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data   9762796265                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total   9792525518                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.333562                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.333962                       # mshr miss rate for ReadReq accesses
system.l26.ReadExReq_mshr_miss_rate::switch_cpus6.data     0.008333                       # mshr miss rate for ReadExReq accesses
system.l26.ReadExReq_mshr_miss_rate::total     0.008333                       # mshr miss rate for ReadExReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.975000                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.332954                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.333354                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.975000                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.332954                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.333354                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 762288.538462                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 456666.405323                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 457222.938133                       # average ReadReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data       181852                       # average ReadExReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::total       181852                       # average ReadExReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 762288.538462                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 456653.550914                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 457210.081147                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 762288.538462                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 456653.550914                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 457210.081147                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                         12433                       # number of replacements
system.l27.tagsinuse                      4095.439389                       # Cycle average of tags in use
system.l27.total_refs                          390862                       # Total number of references to valid blocks.
system.l27.sampled_refs                         16529                       # Sample count of references to valid blocks.
system.l27.avg_refs                         23.647045                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           88.306000                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst     8.199512                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data  2724.095149                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          1274.838728                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.021559                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.002002                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.665062                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.311240                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999863                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data        37659                       # number of ReadReq hits
system.l27.ReadReq_hits::total                  37660                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks           21410                       # number of Writeback hits
system.l27.Writeback_hits::total                21410                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data          141                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                  141                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data        37800                       # number of demand (read+write) hits
system.l27.demand_hits::total                   37801                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data        37800                       # number of overall hits
system.l27.overall_hits::total                  37801                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           37                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data        12384                       # number of ReadReq misses
system.l27.ReadReq_misses::total                12421                       # number of ReadReq misses
system.l27.ReadExReq_misses::switch_cpus7.data           10                       # number of ReadExReq misses
system.l27.ReadExReq_misses::total                 10                       # number of ReadExReq misses
system.l27.demand_misses::switch_cpus7.inst           37                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data        12394                       # number of demand (read+write) misses
system.l27.demand_misses::total                 12431                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           37                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data        12394                       # number of overall misses
system.l27.overall_misses::total                12431                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     27788649                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data   6063678320                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total     6091466969                       # number of ReadReq miss cycles
system.l27.ReadExReq_miss_latency::switch_cpus7.data      5418123                       # number of ReadExReq miss cycles
system.l27.ReadExReq_miss_latency::total      5418123                       # number of ReadExReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     27788649                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data   6069096443                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total      6096885092                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     27788649                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data   6069096443                       # number of overall miss cycles
system.l27.overall_miss_latency::total     6096885092                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           38                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data        50043                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total              50081                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks        21410                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total            21410                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data          151                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total              151                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           38                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data        50194                       # number of demand (read+write) accesses
system.l27.demand_accesses::total               50232                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           38                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data        50194                       # number of overall (read+write) accesses
system.l27.overall_accesses::total              50232                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.973684                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.247467                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.248018                       # miss rate for ReadReq accesses
system.l27.ReadExReq_miss_rate::switch_cpus7.data     0.066225                       # miss rate for ReadExReq accesses
system.l27.ReadExReq_miss_rate::total        0.066225                       # miss rate for ReadExReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.973684                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.246922                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.247472                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.973684                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.246922                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.247472                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 751044.567568                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 489638.107235                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 490416.791643                       # average ReadReq miss latency
system.l27.ReadExReq_avg_miss_latency::switch_cpus7.data 541812.300000                       # average ReadExReq miss latency
system.l27.ReadExReq_avg_miss_latency::total 541812.300000                       # average ReadExReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 751044.567568                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 489680.203566                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 490458.136272                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 751044.567568                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 489680.203566                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 490458.136272                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                7514                       # number of writebacks
system.l27.writebacks::total                     7514                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           37                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data        12384                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total           12421                       # number of ReadReq MSHR misses
system.l27.ReadExReq_mshr_misses::switch_cpus7.data           10                       # number of ReadExReq MSHR misses
system.l27.ReadExReq_mshr_misses::total            10                       # number of ReadExReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           37                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data        12394                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total            12431                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           37                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data        12394                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total           12431                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     25127691                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data   5174214555                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total   5199342246                       # number of ReadReq MSHR miss cycles
system.l27.ReadExReq_mshr_miss_latency::switch_cpus7.data      4700123                       # number of ReadExReq MSHR miss cycles
system.l27.ReadExReq_mshr_miss_latency::total      4700123                       # number of ReadExReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     25127691                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data   5178914678                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total   5204042369                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     25127691                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data   5178914678                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total   5204042369                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.247467                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.248018                       # mshr miss rate for ReadReq accesses
system.l27.ReadExReq_mshr_miss_rate::switch_cpus7.data     0.066225                       # mshr miss rate for ReadExReq accesses
system.l27.ReadExReq_mshr_miss_rate::total     0.066225                       # mshr miss rate for ReadExReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.973684                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.246922                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.247472                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.973684                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.246922                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.247472                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 679126.783784                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 417814.482800                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 418592.886724                       # average ReadReq mshr miss latency
system.l27.ReadExReq_avg_mshr_miss_latency::switch_cpus7.data 470012.300000                       # average ReadExReq mshr miss latency
system.l27.ReadExReq_avg_mshr_miss_latency::total 470012.300000                       # average ReadExReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 679126.783784                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 417856.598193                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 418634.250583                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 679126.783784                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 417856.598193                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 418634.250583                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               578.344746                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1010684308                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   583                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1733592.295026                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    38.213561                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   540.131185                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.061240                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865595                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.926835                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     10676418                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       10676418                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     10676418                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        10676418                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     10676418                       # number of overall hits
system.cpu0.icache.overall_hits::total       10676418                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           53                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           53                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           53                       # number of overall misses
system.cpu0.icache.overall_misses::total           53                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     49586290                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     49586290                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     49586290                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     49586290                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     49586290                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     49586290                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     10676471                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     10676471                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     10676471                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     10676471                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     10676471                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     10676471                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 935590.377358                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 935590.377358                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 935590.377358                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 935590.377358                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 935590.377358                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 935590.377358                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           13                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           13                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           40                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           40                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           40                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     38318460                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     38318460                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     38318460                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     38318460                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     38318460                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     38318460                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 957961.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 957961.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 957961.500000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 957961.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 957961.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 957961.500000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72112                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               432104602                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 72368                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               5970.934695                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   111.879052                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   144.120948                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.437028                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.562972                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     27990500                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       27990500                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     15329906                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      15329906                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         7492                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         7492                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         7478                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         7478                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     43320406                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        43320406                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     43320406                       # number of overall hits
system.cpu0.dcache.overall_hits::total       43320406                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       259603                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       259603                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          245                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          245                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       259848                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        259848                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       259848                       # number of overall misses
system.cpu0.dcache.overall_misses::total       259848                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  64917112753                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  64917112753                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     26282687                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     26282687                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  64943395440                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  64943395440                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  64943395440                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  64943395440                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     28250103                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     28250103                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     15330151                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     15330151                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         7492                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7492                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         7478                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         7478                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     43580254                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     43580254                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     43580254                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     43580254                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009189                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009189                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000016                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000016                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005963                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005963                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005963                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005963                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 250063.029907                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 250063.029907                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 107276.273469                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 107276.273469                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 249928.402143                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 249928.402143                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 249928.402143                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 249928.402143                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        18888                       # number of writebacks
system.cpu0.dcache.writebacks::total            18888                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       187560                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       187560                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          176                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          176                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       187736                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       187736                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       187736                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       187736                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72043                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72043                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           69                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           69                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72112                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72112                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72112                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72112                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  16674757928                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  16674757928                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      5163974                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      5163974                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  16679921902                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  16679921902                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  16679921902                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  16679921902                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002550                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002550                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001655                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001655                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001655                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001655                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 231455.629666                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 231455.629666                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 74840.202899                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 74840.202899                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 231305.772992                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 231305.772992                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 231305.772992                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 231305.772992                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               519.084753                       # Cycle average of tags in use
system.cpu1.icache.total_refs               982619930                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   521                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1886026.737044                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    37.084753                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          482                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.059431                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.772436                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.831867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     10940589                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       10940589                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     10940589                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        10940589                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     10940589                       # number of overall hits
system.cpu1.icache.overall_hits::total       10940589                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           54                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           54                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           54                       # number of overall misses
system.cpu1.icache.overall_misses::total           54                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     36892763                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     36892763                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     36892763                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     36892763                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     36892763                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     36892763                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     10940643                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     10940643                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     10940643                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     10940643                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     10940643                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     10940643                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000005                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000005                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 683199.314815                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 683199.314815                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 683199.314815                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 683199.314815                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 683199.314815                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 683199.314815                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           15                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           15                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           39                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           39                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           39                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     30206308                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     30206308                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     30206308                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     30206308                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     30206308                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     30206308                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 774520.717949                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 774520.717949                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 774520.717949                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 774520.717949                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 774520.717949                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 774520.717949                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 50201                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               166701681                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 50457                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3303.836554                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.039385                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.960615                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.914216                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.085784                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      7749308                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        7749308                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6525604                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6525604                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        15854                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        15854                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15021                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15021                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     14274912                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        14274912                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     14274912                       # number of overall hits
system.cpu1.dcache.overall_hits::total       14274912                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       171174                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       171174                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         5318                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         5318                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       176492                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        176492                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       176492                       # number of overall misses
system.cpu1.dcache.overall_misses::total       176492                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  39952075501                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  39952075501                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data   2159136306                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   2159136306                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  42111211807                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  42111211807                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  42111211807                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  42111211807                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      7920482                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      7920482                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6530922                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6530922                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        15854                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        15854                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15021                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15021                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     14451404                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     14451404                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     14451404                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     14451404                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021612                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021612                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000814                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000814                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.012213                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.012213                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.012213                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.012213                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 233400.373310                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 233400.373310                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 406005.322678                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 406005.322678                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 238601.249955                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 238601.249955                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 238601.249955                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 238601.249955                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets     11711767                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             70                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 167310.957143                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        21298                       # number of writebacks
system.cpu1.dcache.writebacks::total            21298                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       121126                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       121126                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         5165                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         5165                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       126291                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       126291                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       126291                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       126291                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        50048                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        50048                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          153                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          153                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        50201                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        50201                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        50201                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        50201                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   8901965500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   8901965500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     15942608                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     15942608                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   8917908108                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   8917908108                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   8917908108                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   8917908108                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006319                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006319                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003474                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003474                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003474                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003474                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 177868.556186                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 177868.556186                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 104200.052288                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 104200.052288                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 177644.033147                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 177644.033147                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 177644.033147                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 177644.033147                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               516.517498                       # Cycle average of tags in use
system.cpu2.icache.total_refs               982639652                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1900656.967118                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    34.517498                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          482                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.055317                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.772436                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.827752                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     10960311                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       10960311                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     10960311                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        10960311                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     10960311                       # number of overall hits
system.cpu2.icache.overall_hits::total       10960311                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           48                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           48                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           48                       # number of overall misses
system.cpu2.icache.overall_misses::total           48                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     37385594                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     37385594                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     37385594                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     37385594                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     37385594                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     37385594                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     10960359                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     10960359                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     10960359                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     10960359                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     10960359                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     10960359                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 778866.541667                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 778866.541667                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 778866.541667                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 778866.541667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 778866.541667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 778866.541667                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           13                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           13                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           35                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           35                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           35                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     30486223                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     30486223                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     30486223                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     30486223                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     30486223                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     30486223                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 871034.942857                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 871034.942857                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 871034.942857                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 871034.942857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 871034.942857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 871034.942857                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 50163                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               166710116                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 50419                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3306.493901                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   234.020750                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    21.979250                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.914144                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.085856                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      7737074                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        7737074                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6545788                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6545788                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        16293                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        16293                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        15067                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15067                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     14282862                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        14282862                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     14282862                       # number of overall hits
system.cpu2.dcache.overall_hits::total       14282862                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       171971                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       171971                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         5423                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         5423                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       177394                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        177394                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       177394                       # number of overall misses
system.cpu2.dcache.overall_misses::total       177394                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  39692328899                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  39692328899                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data   2163083963                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   2163083963                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  41855412862                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  41855412862                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  41855412862                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  41855412862                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      7909045                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      7909045                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6551211                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6551211                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        16293                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        16293                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        15067                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15067                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     14460256                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     14460256                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     14460256                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     14460256                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.021744                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.021744                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000828                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000828                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.012268                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.012268                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.012268                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.012268                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 230808.269412                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 230808.269412                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 398872.204131                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 398872.204131                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 235946.045875                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 235946.045875                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 235946.045875                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 235946.045875                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets     14057296                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             76                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets 184964.421053                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        21338                       # number of writebacks
system.cpu2.dcache.writebacks::total            21338                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       121961                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       121961                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         5270                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         5270                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       127231                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       127231                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       127231                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       127231                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        50010                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        50010                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data          153                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          153                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        50163                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        50163                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        50163                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        50163                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   8662732609                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   8662732609                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data     15249693                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     15249693                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   8677982302                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   8677982302                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   8677982302                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   8677982302                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006323                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006323                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.003469                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003469                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.003469                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003469                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 173220.008178                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 173220.008178                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 99671.196078                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 99671.196078                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 172995.680123                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 172995.680123                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 172995.680123                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 172995.680123                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               518.110366                       # Cycle average of tags in use
system.cpu3.icache.total_refs               981756617                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1891631.246628                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    43.110366                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          475                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.069087                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.761218                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.830305                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     11306255                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       11306255                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     11306255                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        11306255                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     11306255                       # number of overall hits
system.cpu3.icache.overall_hits::total       11306255                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           50                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           50                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           50                       # number of overall misses
system.cpu3.icache.overall_misses::total           50                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     42385808                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     42385808                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     42385808                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     42385808                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     42385808                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     42385808                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     11306305                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     11306305                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     11306305                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     11306305                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     11306305                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     11306305                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 847716.160000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 847716.160000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 847716.160000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 847716.160000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 847716.160000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 847716.160000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            6                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            6                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            6                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           44                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           44                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           44                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     36591215                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     36591215                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     36591215                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     36591215                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     36591215                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     36591215                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 831618.522727                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 831618.522727                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 831618.522727                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 831618.522727                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 831618.522727                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 831618.522727                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 37726                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               160986915                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 37982                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4238.505476                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.789631                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.210369                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.913241                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.086759                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      7787631                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        7787631                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      6555378                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6555378                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        16806                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        16806                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        15783                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        15783                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     14343009                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        14343009                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     14343009                       # number of overall hits
system.cpu3.dcache.overall_hits::total       14343009                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       120756                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       120756                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          838                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          838                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       121594                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        121594                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       121594                       # number of overall misses
system.cpu3.dcache.overall_misses::total       121594                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  22395682683                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  22395682683                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     70575839                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     70575839                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  22466258522                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  22466258522                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  22466258522                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  22466258522                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      7908387                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      7908387                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      6556216                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6556216                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        16806                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        16806                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        15783                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        15783                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     14464603                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     14464603                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     14464603                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     14464603                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.015269                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.015269                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000128                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000128                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008406                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008406                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008406                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008406                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 185462.276682                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 185462.276682                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 84219.378282                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 84219.378282                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 184764.532148                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 184764.532148                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 184764.532148                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 184764.532148                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         9211                       # number of writebacks
system.cpu3.dcache.writebacks::total             9211                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        83172                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        83172                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          696                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          696                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        83868                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        83868                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        83868                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        83868                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        37584                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        37584                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          142                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          142                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        37726                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        37726                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        37726                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        37726                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   5510439308                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   5510439308                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      9164383                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      9164383                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   5519603691                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   5519603691                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   5519603691                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   5519603691                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004752                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004752                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002608                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002608                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002608                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002608                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 146616.626969                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 146616.626969                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 64537.908451                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 64537.908451                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 146307.684117                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 146307.684117                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 146307.684117                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 146307.684117                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               527.731862                       # Cycle average of tags in use
system.cpu4.icache.total_refs               987002232                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   529                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1865788.718336                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    37.731862                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          490                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.060468                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.785256                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.845724                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     10898717                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       10898717                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     10898717                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        10898717                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     10898717                       # number of overall hits
system.cpu4.icache.overall_hits::total       10898717                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           59                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           59                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           59                       # number of overall misses
system.cpu4.icache.overall_misses::total           59                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     48561125                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     48561125                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     48561125                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     48561125                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     48561125                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     48561125                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     10898776                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     10898776                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     10898776                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     10898776                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     10898776                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     10898776                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000005                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000005                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 823069.915254                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 823069.915254                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 823069.915254                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 823069.915254                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 823069.915254                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 823069.915254                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           20                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           20                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           20                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           39                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           39                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           39                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     29763777                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     29763777                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     29763777                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     29763777                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     29763777                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     29763777                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 763173.769231                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 763173.769231                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 763173.769231                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 763173.769231                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 763173.769231                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 763173.769231                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 64198                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               175155550                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 64454                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               2717.528004                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   234.296113                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    21.703887                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.915219                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.084781                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      7553114                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        7553114                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      6258693                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       6258693                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        17517                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        17517                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        14601                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        14601                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     13811807                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        13811807                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     13811807                       # number of overall hits
system.cpu4.dcache.overall_hits::total       13811807                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       164689                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       164689                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          739                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          739                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       165428                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        165428                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       165428                       # number of overall misses
system.cpu4.dcache.overall_misses::total       165428                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  38030197819                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  38030197819                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     68185965                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     68185965                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  38098383784                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  38098383784                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  38098383784                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  38098383784                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      7717803                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      7717803                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      6259432                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      6259432                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        17517                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        17517                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        14601                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        14601                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     13977235                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     13977235                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     13977235                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     13977235                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.021339                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.021339                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000118                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000118                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.011836                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.011836                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.011836                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.011836                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 230921.299049                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 230921.299049                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 92267.882273                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 92267.882273                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 230301.906473                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 230301.906473                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 230301.906473                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 230301.906473                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        13706                       # number of writebacks
system.cpu4.dcache.writebacks::total            13706                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data       100609                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       100609                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          619                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          619                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data       101228                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       101228                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data       101228                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       101228                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        64080                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        64080                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data          120                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total          120                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        64200                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        64200                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        64200                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        64200                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data  14091894725                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total  14091894725                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      8522799                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      8522799                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data  14100417524                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total  14100417524                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data  14100417524                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total  14100417524                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.008303                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.008303                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.004593                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.004593                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.004593                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.004593                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 219910.966370                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 219910.966370                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 71023.325000                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 71023.325000                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 219632.671713                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 219632.671713                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 219632.671713                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 219632.671713                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               519.008734                       # Cycle average of tags in use
system.cpu5.icache.total_refs               981762043                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1888003.928846                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    44.008734                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          475                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.070527                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.761218                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.831745                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     11311681                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       11311681                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     11311681                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        11311681                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     11311681                       # number of overall hits
system.cpu5.icache.overall_hits::total       11311681                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           55                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           55                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           55                       # number of overall misses
system.cpu5.icache.overall_misses::total           55                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     55332993                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     55332993                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     55332993                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     55332993                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     55332993                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     55332993                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     11311736                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     11311736                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     11311736                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     11311736                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     11311736                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     11311736                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 1006054.418182                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 1006054.418182                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 1006054.418182                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 1006054.418182                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 1006054.418182                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 1006054.418182                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs       201031                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs       201031                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           10                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           10                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           10                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           45                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           45                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           45                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     50648183                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     50648183                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     50648183                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     50648183                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     50648183                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     50648183                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1125515.177778                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 1125515.177778                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 1125515.177778                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 1125515.177778                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 1125515.177778                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 1125515.177778                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 37734                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               160988886                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 37990                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               4237.664807                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   233.786495                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    22.213505                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.913228                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.086772                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      7788673                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        7788673                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      6556277                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       6556277                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data        16834                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        16834                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data        15785                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        15785                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     14344950                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        14344950                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     14344950                       # number of overall hits
system.cpu5.dcache.overall_hits::total       14344950                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       120584                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       120584                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          830                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          830                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       121414                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        121414                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       121414                       # number of overall misses
system.cpu5.dcache.overall_misses::total       121414                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  22163876902                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  22163876902                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     69786988                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     69786988                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  22233663890                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  22233663890                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  22233663890                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  22233663890                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      7909257                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      7909257                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      6557107                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      6557107                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        16834                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        16834                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        15785                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        15785                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     14466364                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     14466364                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     14466364                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     14466364                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.015246                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.015246                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000127                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000127                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008393                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008393                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008393                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008393                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 183804.459149                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 183804.459149                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 84080.708434                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 84080.708434                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 183122.736175                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 183122.736175                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 183122.736175                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 183122.736175                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         9212                       # number of writebacks
system.cpu5.dcache.writebacks::total             9212                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        82991                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        82991                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          689                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          689                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        83680                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        83680                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        83680                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        83680                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        37593                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        37593                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data          141                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total          141                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        37734                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        37734                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        37734                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        37734                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   5466906533                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   5466906533                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      9106013                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      9106013                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   5476012546                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   5476012546                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   5476012546                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   5476012546                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.004753                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.004753                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002608                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002608                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002608                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002608                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 145423.523874                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 145423.523874                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 64581.652482                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 64581.652482                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 145121.443420                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 145121.443420                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 145121.443420                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 145121.443420                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               528.761239                       # Cycle average of tags in use
system.cpu6.icache.total_refs               986989781                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   530                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1862244.869811                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    38.761239                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          490                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.062117                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.785256                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.847374                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     10886266                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       10886266                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     10886266                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        10886266                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     10886266                       # number of overall hits
system.cpu6.icache.overall_hits::total       10886266                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           58                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           58                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           58                       # number of overall misses
system.cpu6.icache.overall_misses::total           58                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     41194796                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     41194796                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     41194796                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     41194796                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     41194796                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     41194796                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     10886324                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     10886324                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     10886324                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     10886324                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     10886324                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     10886324                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 710255.103448                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 710255.103448                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 710255.103448                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 710255.103448                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 710255.103448                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 710255.103448                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           18                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           18                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           18                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           40                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           40                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           40                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     32949249                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     32949249                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     32949249                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     32949249                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     32949249                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     32949249                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 823731.225000                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 823731.225000                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 823731.225000                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 823731.225000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 823731.225000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 823731.225000                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 64210                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               175143492                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 64466                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               2716.835107                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   234.307001                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    21.692999                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.915262                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.084738                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      7547600                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        7547600                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      6252393                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       6252393                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        17289                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        17289                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        14585                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        14585                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     13799993                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        13799993                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     13799993                       # number of overall hits
system.cpu6.dcache.overall_hits::total       13799993                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       164383                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       164383                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          737                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          737                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       165120                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        165120                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       165120                       # number of overall misses
system.cpu6.dcache.overall_misses::total       165120                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  38209292372                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  38209292372                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     63131659                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     63131659                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  38272424031                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  38272424031                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  38272424031                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  38272424031                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      7711983                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      7711983                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      6253130                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      6253130                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        17289                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        17289                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        14585                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        14585                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     13965113                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     13965113                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     13965113                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     13965113                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.021315                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.021315                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000118                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000118                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.011824                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.011824                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.011824                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.011824                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 232440.656102                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 232440.656102                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 85660.324288                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 85660.324288                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 231785.513754                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 231785.513754                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 231785.513754                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 231785.513754                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        13687                       # number of writebacks
system.cpu6.dcache.writebacks::total            13687                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data       100293                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       100293                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          617                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          617                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data       100910                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       100910                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data       100910                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       100910                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        64090                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        64090                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data          120                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          120                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        64210                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        64210                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        64210                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        64210                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data  14283267481                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total  14283267481                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      7994985                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      7994985                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data  14291262466                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total  14291262466                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data  14291262466                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total  14291262466                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.008310                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.008310                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.004598                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.004598                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.004598                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.004598                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 222862.653784                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 222862.653784                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 66624.875000                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 66624.875000                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 222570.666033                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 222570.666033                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 222570.666033                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 222570.666033                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               519.027951                       # Cycle average of tags in use
system.cpu7.icache.total_refs               982644490                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1889700.942308                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    37.027951                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          482                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.059340                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.772436                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.831776                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     10965149                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       10965149                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     10965149                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        10965149                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     10965149                       # number of overall hits
system.cpu7.icache.overall_hits::total       10965149                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           53                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           53                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           53                       # number of overall misses
system.cpu7.icache.overall_misses::total           53                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     35031572                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     35031572                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     35031572                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     35031572                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     35031572                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     35031572                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     10965202                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     10965202                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     10965202                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     10965202                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     10965202                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     10965202                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 660973.056604                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 660973.056604                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 660973.056604                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 660973.056604                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 660973.056604                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 660973.056604                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           15                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           15                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           15                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           38                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           38                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           38                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     28171779                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     28171779                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     28171779                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     28171779                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     28171779                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     28171779                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 741362.605263                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 741362.605263                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 741362.605263                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 741362.605263                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 741362.605263                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 741362.605263                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 50194                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               166730953                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 50450                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               3304.875183                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   234.037314                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    21.962686                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.914208                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.085792                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      7765346                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        7765346                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      6538744                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       6538744                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        15918                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        15918                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        15051                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        15051                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     14304090                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        14304090                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     14304090                       # number of overall hits
system.cpu7.dcache.overall_hits::total       14304090                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       171531                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       171531                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data         5384                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total         5384                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       176915                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        176915                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       176915                       # number of overall misses
system.cpu7.dcache.overall_misses::total       176915                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  39381371372                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  39381371372                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data   2186197508                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total   2186197508                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  41567568880                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  41567568880                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  41567568880                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  41567568880                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      7936877                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      7936877                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      6544128                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      6544128                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        15918                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        15918                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        15051                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        15051                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     14481005                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     14481005                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     14481005                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     14481005                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.021612                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.021612                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000823                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000823                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.012217                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.012217                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.012217                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.012217                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 229587.487813                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 229587.487813                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 406054.514859                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 406054.514859                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 234957.854789                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 234957.854789                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 234957.854789                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 234957.854789                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets     12005681                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets             80                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets 150071.012500                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        21410                       # number of writebacks
system.cpu7.dcache.writebacks::total            21410                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data       121488                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total       121488                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data         5233                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total         5233                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data       126721                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total       126721                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data       126721                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total       126721                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        50043                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        50043                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data          151                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          151                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        50194                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        50194                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        50194                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        50194                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   8639060235                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   8639060235                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data     14658024                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     14658024                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   8653718259                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   8653718259                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   8653718259                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   8653718259                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.006305                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.006305                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.003466                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.003466                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.003466                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.003466                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 172632.740543                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 172632.740543                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 97073.006623                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 97073.006623                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 172405.432103                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 172405.432103                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 172405.432103                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 172405.432103                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
