# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../data_CPU.gen/sources_1/ip/Inst_addr/sim/Inst_addr.v" \
"../../../../data_CPU.srcs/sources_1/new/ALU.v" \
"../../../../data_CPU.srcs/sources_1/new/Barrel_shifter.v" \
"../../../../data_CPU.srcs/sources_1/new/Universal_Register_Heap_one.v" \
"../../../../data_CPU.srcs/sources_1/new/command_module.v" \
"../../../../data_CPU.srcs/sources_1/new/data_CPU.v" \
"../../../../data_CPU.srcs/sim_1/new/tb_data_CPU.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
