<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file reu_impl1.ncd.
Design name: REU
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-640HC
Package:     TQFP100
Performance: 4
Loading device for application trce from file 'xo2c640.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.1.454</big></U></B>
Thu Apr 28 11:56:52 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o REU_impl1.twr -gui -msgset //Mac/iCloud/Repos/GW4302/cpld/promote.xml REU_impl1.ncd REU_impl1.prf 
Design file:     reu_impl1.ncd
Preference file: reu_impl1.prf
Device,speed:    LCMXO2-640HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>PERIOD PORT "C8M" 122.000000 ns HIGH 61.000000 ns (0 errors)</A></LI>            214 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_0_1' Target='right'>PERIOD PORT "PHI2" 976.000000 ns HIGH 488.000000 ns (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
Voltage:    3.150 V

VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1, defined by PAR)
                   3.300 V (Bank 2, defined by PAR)
                   3.300 V (Bank 3, defined by PAR)
                   2.500 V (Bank 4)
                   2.500 V (Bank 5)
                   2.500 V (Bank 6)
                   2.500 V (Bank 7)



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: PERIOD PORT "C8M" 122.000000 ns HIGH 61.000000 ns ;
            214 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 112.386ns
         The internal maximum frequency of the following component is 104.015 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    IOLOGIC    CLK            RCLK_MGIOL

   Delay:               9.614ns -- based on Minimum Pulse Width


Passed: The following path meets requirements by 56.440ns (weighted slack = 112.880ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ram/PHI2r_0__149  (from C8M_c -)
   Destination:    FF         Data in        ram/S__i2  (to C8M_c +)
                   FF                        ram/S__i1

   Delay:               4.286ns  (33.6% logic, 66.4% route), 3 logic levels.

 Constraint Details:

      4.286ns physical path delay ram/SLICE_219 to ram/SLICE_104 meets
     61.000ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 60.726ns) by 56.440ns

 Physical Path Details:

      Data path ram/SLICE_219 to ram/SLICE_104:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R2C13B.CLK to      R2C13B.Q0 ram/SLICE_219 (from C8M_c)
ROUTE         3     1.026      R2C13B.Q0 to      R2C13B.B1 ram/PHI2r_0
CTOF_DEL    ---     0.495      R2C13B.B1 to      R2C13B.F1 ram/SLICE_219
ROUTE         1     0.436      R2C13B.F1 to      R2C13B.C0 ram/n3877
CTOF_DEL    ---     0.495      R2C13B.C0 to      R2C13B.F0 ram/SLICE_219
ROUTE         1     1.382      R2C13B.F0 to     R3C14D.LSR ram/n1219 (to C8M_c)
                  --------
                    4.286   (33.6% logic, 66.4% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path C8M to ram/SLICE_219:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     1.981       34.PADDI to     R2C13B.CLK C8M_c
                  --------
                    1.981   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path C8M to ram/SLICE_104:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     1.981       34.PADDI to     R3C14D.CLK C8M_c
                  --------
                    1.981   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 115.158ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dmaseq/RAMWR_127  (from PHI2_c -)
   Destination:    FF         Data in        ram/nCS_154  (to C8M_c +)

   Delay:               6.676ns  (32.4% logic, 67.6% route), 4 logic levels.

 Constraint Details:

      6.676ns physical path delay dmaseq/SLICE_60 to ram/SLICE_95 meets
    122.000ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 121.834ns) by 115.158ns

 Physical Path Details:

      Data path dmaseq/SLICE_60 to ram/SLICE_95:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R2C5B.CLK to       R2C5B.Q0 dmaseq/SLICE_60 (from PHI2_c)
ROUTE        13     2.197       R2C5B.Q0 to      R4C14A.C1 RAMWR
CTOF_DEL    ---     0.495      R4C14A.C1 to      R4C14A.F1 ram/SLICE_105
ROUTE         3     1.352      R4C14A.F1 to      R3C13D.B0 ram/n3878
CTOOFX_DEL  ---     0.721      R3C13D.B0 to    R3C13D.OFX0 ram/i3417/SLICE_173
ROUTE         1     0.964    R3C13D.OFX0 to      R2C13C.A0 ram/n3689
CTOF_DEL    ---     0.495      R2C13C.A0 to      R2C13C.F0 ram/SLICE_95
ROUTE         1     0.000      R2C13C.F0 to     R2C13C.DI0 ram/nCS_N_56 (to C8M_c)
                  --------
                    6.676   (32.4% logic, 67.6% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path PHI2 to dmaseq/SLICE_60:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.077         38.PAD to       38.PADDI PHI2
ROUTE        88     1.981       38.PADDI to      R2C5B.CLK PHI2_c
                  --------
                    3.058   (35.2% logic, 64.8% route), 1 logic levels.

      Destination Clock Path C8M to ram/SLICE_95:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.077         34.PAD to       34.PADDI C8M
ROUTE        30     1.981       34.PADDI to     R2C13C.CLK C8M_c
                  --------
                    3.058   (35.2% logic, 64.8% route), 1 logic levels.


Passed: The following path meets requirements by 115.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dmaseq/RAMRD_126  (from PHI2_c -)
   Destination:    FF         Data in        ram/nCS_154  (to C8M_c +)

   Delay:               6.530ns  (33.1% logic, 66.9% route), 4 logic levels.

 Constraint Details:

      6.530ns physical path delay dmaseq/SLICE_55 to ram/SLICE_95 meets
    122.000ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 121.834ns) by 115.304ns

 Physical Path Details:

      Data path dmaseq/SLICE_55 to ram/SLICE_95:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R2C5C.CLK to       R2C5C.Q0 dmaseq/SLICE_55 (from PHI2_c)
ROUTE         7     2.051       R2C5C.Q0 to      R4C14A.D1 RAMRD
CTOF_DEL    ---     0.495      R4C14A.D1 to      R4C14A.F1 ram/SLICE_105
ROUTE         3     1.352      R4C14A.F1 to      R3C13D.B0 ram/n3878
CTOOFX_DEL  ---     0.721      R3C13D.B0 to    R3C13D.OFX0 ram/i3417/SLICE_173
ROUTE         1     0.964    R3C13D.OFX0 to      R2C13C.A0 ram/n3689
CTOF_DEL    ---     0.495      R2C13C.A0 to      R2C13C.F0 ram/SLICE_95
ROUTE         1     0.000      R2C13C.F0 to     R2C13C.DI0 ram/nCS_N_56 (to C8M_c)
                  --------
                    6.530   (33.1% logic, 66.9% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path PHI2 to dmaseq/SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.077         38.PAD to       38.PADDI PHI2
ROUTE        88     1.981       38.PADDI to      R2C5C.CLK PHI2_c
                  --------
                    3.058   (35.2% logic, 64.8% route), 1 logic levels.

      Destination Clock Path C8M to ram/SLICE_95:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.077         34.PAD to       34.PADDI C8M
ROUTE        30     1.981       34.PADDI to     R2C13C.CLK C8M_c
                  --------
                    3.058   (35.2% logic, 64.8% route), 1 logic levels.


Passed: The following path meets requirements by 115.566ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ram/RefCnt_233__i1  (from C8M_c +)
   Destination:    FF         Data in        ram/CKE_158  (to C8M_c +)

   Delay:               6.268ns  (30.9% logic, 69.1% route), 4 logic levels.

 Constraint Details:

      6.268ns physical path delay ram/SLICE_103 to ram/SLICE_44 meets
    122.000ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 121.834ns) by 115.566ns

 Physical Path Details:

      Data path ram/SLICE_103 to ram/SLICE_44:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R4C14D.CLK to      R4C14D.Q1 ram/SLICE_103 (from C8M_c)
ROUTE         7     2.011      R4C14D.Q1 to      R4C13D.B0 ram/RefCnt_1
CTOF_DEL    ---     0.495      R4C13D.B0 to      R4C13D.F0 ram/SLICE_176
ROUTE         3     0.984      R4C13D.F0 to      R4C13C.A1 ram/n3873
CTOF_DEL    ---     0.495      R4C13C.A1 to      R4C13C.F1 ram/SLICE_218
ROUTE         1     1.336      R4C13C.F1 to      R3C14C.B0 ram/n3778
CTOF_DEL    ---     0.495      R3C14C.B0 to      R3C14C.F0 ram/SLICE_44
ROUTE         1     0.000      R3C14C.F0 to     R3C14C.DI0 ram/CKE_N_81 (to C8M_c)
                  --------
                    6.268   (30.9% logic, 69.1% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path C8M to ram/SLICE_103:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     1.981       34.PADDI to     R4C14D.CLK C8M_c
                  --------
                    1.981   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path C8M to ram/SLICE_44:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     1.981       34.PADDI to     R3C14C.CLK C8M_c
                  --------
                    1.981   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 115.655ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ram/RefCnt_233__i1  (from C8M_c +)
   Destination:    FF         Data in        ram/nCS_154  (to C8M_c +)

   Delay:               6.179ns  (31.3% logic, 68.7% route), 4 logic levels.

 Constraint Details:

      6.179ns physical path delay ram/SLICE_103 to ram/SLICE_95 meets
    122.000ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 121.834ns) by 115.655ns

 Physical Path Details:

      Data path ram/SLICE_103 to ram/SLICE_95:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R4C14D.CLK to      R4C14D.Q1 ram/SLICE_103 (from C8M_c)
ROUTE         7     1.974      R4C14D.Q1 to      R4C13A.A0 ram/RefCnt_1
CTOF_DEL    ---     0.495      R4C13A.A0 to      R4C13A.F0 ram/SLICE_217
ROUTE         3     1.437      R4C13A.F0 to      R3C13C.B0 ram/n3885
CTOF_DEL    ---     0.495      R3C13C.B0 to      R3C13C.F0 ram/SLICE_226
ROUTE         1     0.831      R3C13C.F0 to      R2C13C.C0 ram/n3867
CTOF_DEL    ---     0.495      R2C13C.C0 to      R2C13C.F0 ram/SLICE_95
ROUTE         1     0.000      R2C13C.F0 to     R2C13C.DI0 ram/nCS_N_56 (to C8M_c)
                  --------
                    6.179   (31.3% logic, 68.7% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path C8M to ram/SLICE_103:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     1.981       34.PADDI to     R4C14D.CLK C8M_c
                  --------
                    1.981   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path C8M to ram/SLICE_95:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     1.981       34.PADDI to     R2C13C.CLK C8M_c
                  --------
                    1.981   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 115.718ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ram/RefCnt_233__i1  (from C8M_c +)
   Destination:    FF         Data in        ram/CKE_158  (to C8M_c +)

   Delay:               6.116ns  (35.4% logic, 64.6% route), 4 logic levels.

 Constraint Details:

      6.116ns physical path delay ram/SLICE_103 to ram/SLICE_44 meets
    122.000ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 121.834ns) by 115.718ns

 Physical Path Details:

      Data path ram/SLICE_103 to ram/SLICE_44:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R4C14D.CLK to      R4C14D.Q1 ram/SLICE_103 (from C8M_c)
ROUTE         7     1.974      R4C14D.Q1 to      R4C13A.A0 ram/RefCnt_1
CTOF_DEL    ---     0.495      R4C13A.A0 to      R4C13A.F0 ram/SLICE_217
ROUTE         3     1.353      R4C13A.F0 to      R3C14A.B1 ram/n3885
CTOOFX_DEL  ---     0.721      R3C14A.B1 to    R3C14A.OFX0 ram/i3470/SLICE_172
ROUTE         1     0.626    R3C14A.OFX0 to      R3C14C.D0 ram/n3781
CTOF_DEL    ---     0.495      R3C14C.D0 to      R3C14C.F0 ram/SLICE_44
ROUTE         1     0.000      R3C14C.F0 to     R3C14C.DI0 ram/CKE_N_81 (to C8M_c)
                  --------
                    6.116   (35.4% logic, 64.6% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path C8M to ram/SLICE_103:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     1.981       34.PADDI to     R4C14D.CLK C8M_c
                  --------
                    1.981   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path C8M to ram/SLICE_44:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     1.981       34.PADDI to     R3C14C.CLK C8M_c
                  --------
                    1.981   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 115.839ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dmaseq/RAMRD_126  (from PHI2_c -)
   Destination:    FF         Data in        ram/CKE_158  (to C8M_c +)

   Delay:               5.995ns  (32.3% logic, 67.7% route), 4 logic levels.

 Constraint Details:

      5.995ns physical path delay dmaseq/SLICE_55 to ram/SLICE_44 meets
    122.000ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 121.834ns) by 115.839ns

 Physical Path Details:

      Data path dmaseq/SLICE_55 to ram/SLICE_44:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R2C5C.CLK to       R2C5C.Q0 dmaseq/SLICE_55 (from PHI2_c)
ROUTE         7     1.738       R2C5C.Q0 to      R4C13D.C0 RAMRD
CTOF_DEL    ---     0.495      R4C13D.C0 to      R4C13D.F0 ram/SLICE_176
ROUTE         3     0.984      R4C13D.F0 to      R4C13C.A1 ram/n3873
CTOF_DEL    ---     0.495      R4C13C.A1 to      R4C13C.F1 ram/SLICE_218
ROUTE         1     1.336      R4C13C.F1 to      R3C14C.B0 ram/n3778
CTOF_DEL    ---     0.495      R3C14C.B0 to      R3C14C.F0 ram/SLICE_44
ROUTE         1     0.000      R3C14C.F0 to     R3C14C.DI0 ram/CKE_N_81 (to C8M_c)
                  --------
                    5.995   (32.3% logic, 67.7% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path PHI2 to dmaseq/SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.077         38.PAD to       38.PADDI PHI2
ROUTE        88     1.981       38.PADDI to      R2C5C.CLK PHI2_c
                  --------
                    3.058   (35.2% logic, 64.8% route), 1 logic levels.

      Destination Clock Path C8M to ram/SLICE_44:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.077         34.PAD to       34.PADDI C8M
ROUTE        30     1.981       34.PADDI to     R3C14C.CLK C8M_c
                  --------
                    3.058   (35.2% logic, 64.8% route), 1 logic levels.


Passed: The following path meets requirements by 115.863ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dmaseq/RAMWR_127  (from PHI2_c -)
   Destination:    FF         Data in        ram/nRAS_155  (to C8M_c +)

   Delay:               5.971ns  (32.4% logic, 67.6% route), 4 logic levels.

 Constraint Details:

      5.971ns physical path delay dmaseq/SLICE_60 to ram/SLICE_96 meets
    122.000ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 121.834ns) by 115.863ns

 Physical Path Details:

      Data path dmaseq/SLICE_60 to ram/SLICE_96:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R2C5B.CLK to       R2C5B.Q0 dmaseq/SLICE_60 (from PHI2_c)
ROUTE        13     2.197       R2C5B.Q0 to      R4C14A.C1 RAMWR
CTOF_DEL    ---     0.495      R4C14A.C1 to      R4C14A.F1 ram/SLICE_105
ROUTE         3     1.401      R4C14A.F1 to      R4C13A.D1 ram/n3878
CTOF_DEL    ---     0.495      R4C13A.D1 to      R4C13A.F1 ram/SLICE_217
ROUTE         1     0.436      R4C13A.F1 to      R4C13B.C0 ram/n3791
CTOF_DEL    ---     0.495      R4C13B.C0 to      R4C13B.F0 ram/SLICE_96
ROUTE         1     0.000      R4C13B.F0 to     R4C13B.DI0 ram/nRAS_N_76 (to C8M_c)
                  --------
                    5.971   (32.4% logic, 67.6% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path PHI2 to dmaseq/SLICE_60:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.077         38.PAD to       38.PADDI PHI2
ROUTE        88     1.981       38.PADDI to      R2C5B.CLK PHI2_c
                  --------
                    3.058   (35.2% logic, 64.8% route), 1 logic levels.

      Destination Clock Path C8M to ram/SLICE_96:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.077         34.PAD to       34.PADDI C8M
ROUTE        30     1.981       34.PADDI to     R4C13B.CLK C8M_c
                  --------
                    3.058   (35.2% logic, 64.8% route), 1 logic levels.


Passed: The following path meets requirements by 115.928ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dmaseq/RAMWR_127  (from PHI2_c -)
   Destination:    FF         Data in        ram/CKE_158  (to C8M_c +)

   Delay:               5.906ns  (32.8% logic, 67.2% route), 4 logic levels.

 Constraint Details:

      5.906ns physical path delay dmaseq/SLICE_60 to ram/SLICE_44 meets
    122.000ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 121.834ns) by 115.928ns

 Physical Path Details:

      Data path dmaseq/SLICE_60 to ram/SLICE_44:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R2C5B.CLK to       R2C5B.Q0 dmaseq/SLICE_60 (from PHI2_c)
ROUTE        13     1.649       R2C5B.Q0 to      R4C13D.D0 RAMWR
CTOF_DEL    ---     0.495      R4C13D.D0 to      R4C13D.F0 ram/SLICE_176
ROUTE         3     0.984      R4C13D.F0 to      R4C13C.A1 ram/n3873
CTOF_DEL    ---     0.495      R4C13C.A1 to      R4C13C.F1 ram/SLICE_218
ROUTE         1     1.336      R4C13C.F1 to      R3C14C.B0 ram/n3778
CTOF_DEL    ---     0.495      R3C14C.B0 to      R3C14C.F0 ram/SLICE_44
ROUTE         1     0.000      R3C14C.F0 to     R3C14C.DI0 ram/CKE_N_81 (to C8M_c)
                  --------
                    5.906   (32.8% logic, 67.2% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path PHI2 to dmaseq/SLICE_60:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.077         38.PAD to       38.PADDI PHI2
ROUTE        88     1.981       38.PADDI to      R2C5B.CLK PHI2_c
                  --------
                    3.058   (35.2% logic, 64.8% route), 1 logic levels.

      Destination Clock Path C8M to ram/SLICE_44:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.077         34.PAD to       34.PADDI C8M
ROUTE        30     1.981       34.PADDI to     R3C14C.CLK C8M_c
                  --------
                    3.058   (35.2% logic, 64.8% route), 1 logic levels.


Passed: The following path meets requirements by 116.009ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dmaseq/RAMRD_126  (from PHI2_c -)
   Destination:    FF         Data in        ram/nRAS_155  (to C8M_c +)

   Delay:               5.825ns  (33.3% logic, 66.7% route), 4 logic levels.

 Constraint Details:

      5.825ns physical path delay dmaseq/SLICE_55 to ram/SLICE_96 meets
    122.000ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 121.834ns) by 116.009ns

 Physical Path Details:

      Data path dmaseq/SLICE_55 to ram/SLICE_96:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R2C5C.CLK to       R2C5C.Q0 dmaseq/SLICE_55 (from PHI2_c)
ROUTE         7     2.051       R2C5C.Q0 to      R4C14A.D1 RAMRD
CTOF_DEL    ---     0.495      R4C14A.D1 to      R4C14A.F1 ram/SLICE_105
ROUTE         3     1.401      R4C14A.F1 to      R4C13A.D1 ram/n3878
CTOF_DEL    ---     0.495      R4C13A.D1 to      R4C13A.F1 ram/SLICE_217
ROUTE         1     0.436      R4C13A.F1 to      R4C13B.C0 ram/n3791
CTOF_DEL    ---     0.495      R4C13B.C0 to      R4C13B.F0 ram/SLICE_96
ROUTE         1     0.000      R4C13B.F0 to     R4C13B.DI0 ram/nRAS_N_76 (to C8M_c)
                  --------
                    5.825   (33.3% logic, 66.7% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path PHI2 to dmaseq/SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.077         38.PAD to       38.PADDI PHI2
ROUTE        88     1.981       38.PADDI to      R2C5C.CLK PHI2_c
                  --------
                    3.058   (35.2% logic, 64.8% route), 1 logic levels.

      Destination Clock Path C8M to ram/SLICE_96:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.077         34.PAD to       34.PADDI C8M
ROUTE        30     1.981       34.PADDI to     R4C13B.CLK C8M_c
                  --------
                    3.058   (35.2% logic, 64.8% route), 1 logic levels.

Report:    9.614ns is the minimum period for this preference.


================================================================================
<A name="par_twr_pref_0_1"></A>Preference: PERIOD PORT "PHI2" 976.000000 ns HIGH 488.000000 ns ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 115.139ns (weighted slack = 921.112ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ram/RDD_i0_i5  (from C8M_c +)
   Destination:    FF         Data in        reureg/Fault_585  (to PHI2_c -)

   Delay:               6.554ns  (39.9% logic, 60.1% route), 4 logic levels.

 Constraint Details:

      6.554ns physical path delay ram/SLICE_217 to reureg/SLICE_121 meets
    122.000ns delay constraint less
      0.000ns skew and
      0.307ns CE_SET requirement (totaling 121.693ns) by 115.139ns

 Physical Path Details:

      Data path ram/SLICE_217 to reureg/SLICE_121:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R4C13A.CLK to      R4C13A.Q1 ram/SLICE_217 (from C8M_c)
ROUTE         2     1.969      R4C13A.Q1 to       R4C4B.B0 RAMRDD_5
C0TOFCO_DE  ---     1.023       R4C4B.B0 to      R4C4B.FCO SLICE_0
ROUTE         1     0.000      R4C4B.FCO to      R4C4C.FCI n2922
FCITOF1_DE  ---     0.643      R4C4C.FCI to       R4C4C.F1 SLICE_2
ROUTE         3     0.987       R4C4C.F1 to       R3C4A.A0 nWEDMA_N_5
CTOF_DEL    ---     0.495       R3C4A.A0 to       R3C4A.F0 dmaseq/SLICE_193
ROUTE         1     0.985       R3C4A.F0 to       R5C4B.CE PHI2_N_565_enable_23 (to PHI2_c)
                  --------
                    6.554   (39.9% logic, 60.1% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path C8M to ram/SLICE_217:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.077         34.PAD to       34.PADDI C8M
ROUTE        30     1.981       34.PADDI to     R4C13A.CLK C8M_c
                  --------
                    3.058   (35.2% logic, 64.8% route), 1 logic levels.

      Destination Clock Path PHI2 to reureg/SLICE_121:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.077         38.PAD to       38.PADDI PHI2
ROUTE        88     1.981       38.PADDI to      R5C4B.CLK PHI2_c
                  --------
                    3.058   (35.2% logic, 64.8% route), 1 logic levels.


Passed: The following path meets requirements by 115.142ns (weighted slack = 921.136ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ram/RDD_i0_i4  (from C8M_c +)
   Destination:    FF         Data in        reureg/Fault_585  (to PHI2_c -)

   Delay:               6.551ns  (39.9% logic, 60.1% route), 4 logic levels.

 Constraint Details:

      6.551ns physical path delay ram/SLICE_217 to reureg/SLICE_121 meets
    122.000ns delay constraint less
      0.000ns skew and
      0.307ns CE_SET requirement (totaling 121.693ns) by 115.142ns

 Physical Path Details:

      Data path ram/SLICE_217 to reureg/SLICE_121:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R4C13A.CLK to      R4C13A.Q0 ram/SLICE_217 (from C8M_c)
ROUTE         2     1.966      R4C13A.Q0 to       R4C4B.D0 RAMRDD_4
C0TOFCO_DE  ---     1.023       R4C4B.D0 to      R4C4B.FCO SLICE_0
ROUTE         1     0.000      R4C4B.FCO to      R4C4C.FCI n2922
FCITOF1_DE  ---     0.643      R4C4C.FCI to       R4C4C.F1 SLICE_2
ROUTE         3     0.987       R4C4C.F1 to       R3C4A.A0 nWEDMA_N_5
CTOF_DEL    ---     0.495       R3C4A.A0 to       R3C4A.F0 dmaseq/SLICE_193
ROUTE         1     0.985       R3C4A.F0 to       R5C4B.CE PHI2_N_565_enable_23 (to PHI2_c)
                  --------
                    6.551   (39.9% logic, 60.1% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path C8M to ram/SLICE_217:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.077         34.PAD to       34.PADDI C8M
ROUTE        30     1.981       34.PADDI to     R4C13A.CLK C8M_c
                  --------
                    3.058   (35.2% logic, 64.8% route), 1 logic levels.

      Destination Clock Path PHI2 to reureg/SLICE_121:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.077         38.PAD to       38.PADDI PHI2
ROUTE        88     1.981       38.PADDI to      R5C4B.CLK PHI2_c
                  --------
                    3.058   (35.2% logic, 64.8% route), 1 logic levels.


Passed: The following path meets requirements by 115.148ns (weighted slack = 921.184ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ram/RDD_i0_i7  (from C8M_c +)
   Destination:    FF         Data in        reureg/Fault_585  (to PHI2_c -)

   Delay:               6.545ns  (40.4% logic, 59.6% route), 5 logic levels.

 Constraint Details:

      6.545ns physical path delay ram/SLICE_218 to reureg/SLICE_121 meets
    122.000ns delay constraint less
      0.000ns skew and
      0.307ns CE_SET requirement (totaling 121.693ns) by 115.148ns

 Physical Path Details:

      Data path ram/SLICE_218 to reureg/SLICE_121:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R4C13C.CLK to      R4C13C.Q1 ram/SLICE_218 (from C8M_c)
ROUTE         2     1.932      R4C13C.Q1 to       R4C4A.A1 RAMRDD_7
C1TOFCO_DE  ---     0.889       R4C4A.A1 to      R4C4A.FCO SLICE_1
ROUTE         1     0.000      R4C4A.FCO to      R4C4B.FCI n2921
FCITOFCO_D  ---     0.162      R4C4B.FCI to      R4C4B.FCO SLICE_0
ROUTE         1     0.000      R4C4B.FCO to      R4C4C.FCI n2922
FCITOF1_DE  ---     0.643      R4C4C.FCI to       R4C4C.F1 SLICE_2
ROUTE         3     0.987       R4C4C.F1 to       R3C4A.A0 nWEDMA_N_5
CTOF_DEL    ---     0.495       R3C4A.A0 to       R3C4A.F0 dmaseq/SLICE_193
ROUTE         1     0.985       R3C4A.F0 to       R5C4B.CE PHI2_N_565_enable_23 (to PHI2_c)
                  --------
                    6.545   (40.4% logic, 59.6% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path C8M to ram/SLICE_218:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.077         34.PAD to       34.PADDI C8M
ROUTE        30     1.981       34.PADDI to     R4C13C.CLK C8M_c
                  --------
                    3.058   (35.2% logic, 64.8% route), 1 logic levels.

      Destination Clock Path PHI2 to reureg/SLICE_121:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.077         38.PAD to       38.PADDI PHI2
ROUTE        88     1.981       38.PADDI to      R5C4B.CLK PHI2_c
                  --------
                    3.058   (35.2% logic, 64.8% route), 1 logic levels.


Passed: The following path meets requirements by 115.201ns (weighted slack = 921.608ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ram/RDD_i0_i3  (from C8M_c +)
   Destination:    FF         Data in        reureg/Fault_585  (to PHI2_c -)

   Delay:               6.492ns  (38.2% logic, 61.8% route), 4 logic levels.

 Constraint Details:

      6.492ns physical path delay ram/SLICE_216 to reureg/SLICE_121 meets
    122.000ns delay constraint less
      0.000ns skew and
      0.307ns CE_SET requirement (totaling 121.693ns) by 115.201ns

 Physical Path Details:

      Data path ram/SLICE_216 to reureg/SLICE_121:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R4C14B.CLK to      R4C14B.Q1 ram/SLICE_216 (from C8M_c)
ROUTE         2     2.041      R4C14B.Q1 to       R4C4B.B1 RAMRDD_3
C1TOFCO_DE  ---     0.889       R4C4B.B1 to      R4C4B.FCO SLICE_0
ROUTE         1     0.000      R4C4B.FCO to      R4C4C.FCI n2922
FCITOF1_DE  ---     0.643      R4C4C.FCI to       R4C4C.F1 SLICE_2
ROUTE         3     0.987       R4C4C.F1 to       R3C4A.A0 nWEDMA_N_5
CTOF_DEL    ---     0.495       R3C4A.A0 to       R3C4A.F0 dmaseq/SLICE_193
ROUTE         1     0.985       R3C4A.F0 to       R5C4B.CE PHI2_N_565_enable_23 (to PHI2_c)
                  --------
                    6.492   (38.2% logic, 61.8% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path C8M to ram/SLICE_216:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.077         34.PAD to       34.PADDI C8M
ROUTE        30     1.981       34.PADDI to     R4C14B.CLK C8M_c
                  --------
                    3.058   (35.2% logic, 64.8% route), 1 logic levels.

      Destination Clock Path PHI2 to reureg/SLICE_121:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.077         38.PAD to       38.PADDI PHI2
ROUTE        88     1.981       38.PADDI to      R5C4B.CLK PHI2_c
                  --------
                    3.058   (35.2% logic, 64.8% route), 1 logic levels.


Passed: The following path meets requirements by 115.275ns (weighted slack = 922.200ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ram/RDD_i0_i5  (from C8M_c +)
   Destination:    FF         Data in        reureg/IntPending_583  (to PHI2_c -)

   Delay:               6.418ns  (40.7% logic, 59.3% route), 4 logic levels.

 Constraint Details:

      6.418ns physical path delay ram/SLICE_217 to reureg/SLICE_123 meets
    122.000ns delay constraint less
      0.000ns skew and
      0.307ns CE_SET requirement (totaling 121.693ns) by 115.275ns

 Physical Path Details:

      Data path ram/SLICE_217 to reureg/SLICE_123:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R4C13A.CLK to      R4C13A.Q1 ram/SLICE_217 (from C8M_c)
ROUTE         2     1.969      R4C13A.Q1 to       R4C4B.B0 RAMRDD_5
C0TOFCO_DE  ---     1.023       R4C4B.B0 to      R4C4B.FCO SLICE_0
ROUTE         1     0.000      R4C4B.FCO to      R4C4C.FCI n2922
FCITOF1_DE  ---     0.643      R4C4C.FCI to       R4C4C.F1 SLICE_2
ROUTE         3     0.767       R4C4C.F1 to       R3C4D.C0 nWEDMA_N_5
CTOF_DEL    ---     0.495       R3C4D.C0 to       R3C4D.F0 SLICE_186
ROUTE         1     1.069       R3C4D.F0 to       R5C4A.CE IntPending_N_535 (to PHI2_c)
                  --------
                    6.418   (40.7% logic, 59.3% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path C8M to ram/SLICE_217:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.077         34.PAD to       34.PADDI C8M
ROUTE        30     1.981       34.PADDI to     R4C13A.CLK C8M_c
                  --------
                    3.058   (35.2% logic, 64.8% route), 1 logic levels.

      Destination Clock Path PHI2 to reureg/SLICE_123:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.077         38.PAD to       38.PADDI PHI2
ROUTE        88     1.981       38.PADDI to      R5C4A.CLK PHI2_c
                  --------
                    3.058   (35.2% logic, 64.8% route), 1 logic levels.


Passed: The following path meets requirements by 115.278ns (weighted slack = 922.224ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ram/RDD_i0_i4  (from C8M_c +)
   Destination:    FF         Data in        reureg/IntPending_583  (to PHI2_c -)

   Delay:               6.415ns  (40.7% logic, 59.3% route), 4 logic levels.

 Constraint Details:

      6.415ns physical path delay ram/SLICE_217 to reureg/SLICE_123 meets
    122.000ns delay constraint less
      0.000ns skew and
      0.307ns CE_SET requirement (totaling 121.693ns) by 115.278ns

 Physical Path Details:

      Data path ram/SLICE_217 to reureg/SLICE_123:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R4C13A.CLK to      R4C13A.Q0 ram/SLICE_217 (from C8M_c)
ROUTE         2     1.966      R4C13A.Q0 to       R4C4B.D0 RAMRDD_4
C0TOFCO_DE  ---     1.023       R4C4B.D0 to      R4C4B.FCO SLICE_0
ROUTE         1     0.000      R4C4B.FCO to      R4C4C.FCI n2922
FCITOF1_DE  ---     0.643      R4C4C.FCI to       R4C4C.F1 SLICE_2
ROUTE         3     0.767       R4C4C.F1 to       R3C4D.C0 nWEDMA_N_5
CTOF_DEL    ---     0.495       R3C4D.C0 to       R3C4D.F0 SLICE_186
ROUTE         1     1.069       R3C4D.F0 to       R5C4A.CE IntPending_N_535 (to PHI2_c)
                  --------
                    6.415   (40.7% logic, 59.3% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path C8M to ram/SLICE_217:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.077         34.PAD to       34.PADDI C8M
ROUTE        30     1.981       34.PADDI to     R4C13A.CLK C8M_c
                  --------
                    3.058   (35.2% logic, 64.8% route), 1 logic levels.

      Destination Clock Path PHI2 to reureg/SLICE_123:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.077         38.PAD to       38.PADDI PHI2
ROUTE        88     1.981       38.PADDI to      R5C4A.CLK PHI2_c
                  --------
                    3.058   (35.2% logic, 64.8% route), 1 logic levels.


Passed: The following path meets requirements by 115.284ns (weighted slack = 922.272ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ram/RDD_i0_i7  (from C8M_c +)
   Destination:    FF         Data in        reureg/IntPending_583  (to PHI2_c -)

   Delay:               6.409ns  (41.2% logic, 58.8% route), 5 logic levels.

 Constraint Details:

      6.409ns physical path delay ram/SLICE_218 to reureg/SLICE_123 meets
    122.000ns delay constraint less
      0.000ns skew and
      0.307ns CE_SET requirement (totaling 121.693ns) by 115.284ns

 Physical Path Details:

      Data path ram/SLICE_218 to reureg/SLICE_123:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R4C13C.CLK to      R4C13C.Q1 ram/SLICE_218 (from C8M_c)
ROUTE         2     1.932      R4C13C.Q1 to       R4C4A.A1 RAMRDD_7
C1TOFCO_DE  ---     0.889       R4C4A.A1 to      R4C4A.FCO SLICE_1
ROUTE         1     0.000      R4C4A.FCO to      R4C4B.FCI n2921
FCITOFCO_D  ---     0.162      R4C4B.FCI to      R4C4B.FCO SLICE_0
ROUTE         1     0.000      R4C4B.FCO to      R4C4C.FCI n2922
FCITOF1_DE  ---     0.643      R4C4C.FCI to       R4C4C.F1 SLICE_2
ROUTE         3     0.767       R4C4C.F1 to       R3C4D.C0 nWEDMA_N_5
CTOF_DEL    ---     0.495       R3C4D.C0 to       R3C4D.F0 SLICE_186
ROUTE         1     1.069       R3C4D.F0 to       R5C4A.CE IntPending_N_535 (to PHI2_c)
                  --------
                    6.409   (41.2% logic, 58.8% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path C8M to ram/SLICE_218:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.077         34.PAD to       34.PADDI C8M
ROUTE        30     1.981       34.PADDI to     R4C13C.CLK C8M_c
                  --------
                    3.058   (35.2% logic, 64.8% route), 1 logic levels.

      Destination Clock Path PHI2 to reureg/SLICE_123:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.077         38.PAD to       38.PADDI PHI2
ROUTE        88     1.981       38.PADDI to      R5C4A.CLK PHI2_c
                  --------
                    3.058   (35.2% logic, 64.8% route), 1 logic levels.


Passed: The following path meets requirements by 115.337ns (weighted slack = 922.696ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ram/RDD_i0_i3  (from C8M_c +)
   Destination:    FF         Data in        reureg/IntPending_583  (to PHI2_c -)

   Delay:               6.356ns  (39.0% logic, 61.0% route), 4 logic levels.

 Constraint Details:

      6.356ns physical path delay ram/SLICE_216 to reureg/SLICE_123 meets
    122.000ns delay constraint less
      0.000ns skew and
      0.307ns CE_SET requirement (totaling 121.693ns) by 115.337ns

 Physical Path Details:

      Data path ram/SLICE_216 to reureg/SLICE_123:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R4C14B.CLK to      R4C14B.Q1 ram/SLICE_216 (from C8M_c)
ROUTE         2     2.041      R4C14B.Q1 to       R4C4B.B1 RAMRDD_3
C1TOFCO_DE  ---     0.889       R4C4B.B1 to      R4C4B.FCO SLICE_0
ROUTE         1     0.000      R4C4B.FCO to      R4C4C.FCI n2922
FCITOF1_DE  ---     0.643      R4C4C.FCI to       R4C4C.F1 SLICE_2
ROUTE         3     0.767       R4C4C.F1 to       R3C4D.C0 nWEDMA_N_5
CTOF_DEL    ---     0.495       R3C4D.C0 to       R3C4D.F0 SLICE_186
ROUTE         1     1.069       R3C4D.F0 to       R5C4A.CE IntPending_N_535 (to PHI2_c)
                  --------
                    6.356   (39.0% logic, 61.0% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path C8M to ram/SLICE_216:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.077         34.PAD to       34.PADDI C8M
ROUTE        30     1.981       34.PADDI to     R4C14B.CLK C8M_c
                  --------
                    3.058   (35.2% logic, 64.8% route), 1 logic levels.

      Destination Clock Path PHI2 to reureg/SLICE_123:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.077         38.PAD to       38.PADDI PHI2
ROUTE        88     1.981       38.PADDI to      R5C4A.CLK PHI2_c
                  --------
                    3.058   (35.2% logic, 64.8% route), 1 logic levels.


Passed: The following path meets requirements by 115.539ns (weighted slack = 924.312ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ram/RDD_i0_i2  (from C8M_c +)
   Destination:    FF         Data in        reureg/Fault_585  (to PHI2_c -)

   Delay:               6.154ns  (40.3% logic, 59.7% route), 4 logic levels.

 Constraint Details:

      6.154ns physical path delay ram/SLICE_216 to reureg/SLICE_121 meets
    122.000ns delay constraint less
      0.000ns skew and
      0.307ns CE_SET requirement (totaling 121.693ns) by 115.539ns

 Physical Path Details:

      Data path ram/SLICE_216 to reureg/SLICE_121:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R4C14B.CLK to      R4C14B.Q0 ram/SLICE_216 (from C8M_c)
ROUTE         2     1.703      R4C14B.Q0 to       R4C4B.C1 RAMRDD_2
C1TOFCO_DE  ---     0.889       R4C4B.C1 to      R4C4B.FCO SLICE_0
ROUTE         1     0.000      R4C4B.FCO to      R4C4C.FCI n2922
FCITOF1_DE  ---     0.643      R4C4C.FCI to       R4C4C.F1 SLICE_2
ROUTE         3     0.987       R4C4C.F1 to       R3C4A.A0 nWEDMA_N_5
CTOF_DEL    ---     0.495       R3C4A.A0 to       R3C4A.F0 dmaseq/SLICE_193
ROUTE         1     0.985       R3C4A.F0 to       R5C4B.CE PHI2_N_565_enable_23 (to PHI2_c)
                  --------
                    6.154   (40.3% logic, 59.7% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path C8M to ram/SLICE_216:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.077         34.PAD to       34.PADDI C8M
ROUTE        30     1.981       34.PADDI to     R4C14B.CLK C8M_c
                  --------
                    3.058   (35.2% logic, 64.8% route), 1 logic levels.

      Destination Clock Path PHI2 to reureg/SLICE_121:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.077         38.PAD to       38.PADDI PHI2
ROUTE        88     1.981       38.PADDI to      R5C4B.CLK PHI2_c
                  --------
                    3.058   (35.2% logic, 64.8% route), 1 logic levels.


Passed: The following path meets requirements by 115.613ns (weighted slack = 924.904ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ram/RDD_i0_i6  (from C8M_c +)
   Destination:    FF         Data in        reureg/Fault_585  (to PHI2_c -)

   Delay:               6.080ns  (43.4% logic, 56.6% route), 5 logic levels.

 Constraint Details:

      6.080ns physical path delay ram/SLICE_218 to reureg/SLICE_121 meets
    122.000ns delay constraint less
      0.000ns skew and
      0.307ns CE_SET requirement (totaling 121.693ns) by 115.613ns

 Physical Path Details:

      Data path ram/SLICE_218 to reureg/SLICE_121:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R4C13C.CLK to      R4C13C.Q0 ram/SLICE_218 (from C8M_c)
ROUTE         2     1.467      R4C13C.Q0 to       R4C4A.D1 RAMRDD_6
C1TOFCO_DE  ---     0.889       R4C4A.D1 to      R4C4A.FCO SLICE_1
ROUTE         1     0.000      R4C4A.FCO to      R4C4B.FCI n2921
FCITOFCO_D  ---     0.162      R4C4B.FCI to      R4C4B.FCO SLICE_0
ROUTE         1     0.000      R4C4B.FCO to      R4C4C.FCI n2922
FCITOF1_DE  ---     0.643      R4C4C.FCI to       R4C4C.F1 SLICE_2
ROUTE         3     0.987       R4C4C.F1 to       R3C4A.A0 nWEDMA_N_5
CTOF_DEL    ---     0.495       R3C4A.A0 to       R3C4A.F0 dmaseq/SLICE_193
ROUTE         1     0.985       R3C4A.F0 to       R5C4B.CE PHI2_N_565_enable_23 (to PHI2_c)
                  --------
                    6.080   (43.4% logic, 56.6% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path C8M to ram/SLICE_218:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.077         34.PAD to       34.PADDI C8M
ROUTE        30     1.981       34.PADDI to     R4C13C.CLK C8M_c
                  --------
                    3.058   (35.2% logic, 64.8% route), 1 logic levels.

      Destination Clock Path PHI2 to reureg/SLICE_121:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.077         38.PAD to       38.PADDI PHI2
ROUTE        88     1.981       38.PADDI to      R5C4B.CLK PHI2_c
                  --------
                    3.058   (35.2% logic, 64.8% route), 1 logic levels.

Report:   54.888ns is the minimum period for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
PERIOD PORT "C8M" 122.000000 ns HIGH    |             |             |
61.000000 ns ;                          |   122.000 ns|     9.614 ns|   0  
                                        |             |             |
PERIOD PORT "PHI2" 976.000000 ns HIGH   |             |             |
488.000000 ns ;                         |   976.000 ns|    54.888 ns|   4  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: PHI2_c   Source: PHI2.PAD   Loads: 88
   Covered under: PERIOD PORT "PHI2" 976.000000 ns HIGH 488.000000 ns ;

   Data transfers from:
   Clock Domain: C8M_c   Source: C8M.PAD
      Covered under: PERIOD PORT "PHI2" 976.000000 ns HIGH 488.000000 ns ;   Transfers: 8

Clock Domain: C8M_c   Source: C8M.PAD   Loads: 30
   Covered under: PERIOD PORT "C8M" 122.000000 ns HIGH 61.000000 ns ;

   Data transfers from:
   Clock Domain: PHI2_c   Source: PHI2.PAD
      Covered under: PERIOD PORT "C8M" 122.000000 ns HIGH 61.000000 ns ;   Transfers: 26


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 11442 paths, 2 nets, and 1167 connections (64.55% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.1.454</big></U></B>
Thu Apr 28 11:56:53 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o REU_impl1.twr -gui -msgset //Mac/iCloud/Repos/GW4302/cpld/promote.xml REU_impl1.ncd REU_impl1.prf 
Design file:     reu_impl1.ncd
Preference file: reu_impl1.prf
Device,speed:    LCMXO2-640HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>PERIOD PORT "C8M" 122.000000 ns HIGH 61.000000 ns (0 errors)</A></LI>            214 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_1' Target='right'>PERIOD PORT "PHI2" 976.000000 ns HIGH 488.000000 ns (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
Voltage:    3.150 V

VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1, defined by PAR)
                   3.300 V (Bank 2, defined by PAR)
                   3.300 V (Bank 3, defined by PAR)
                   2.500 V (Bank 4)
                   2.500 V (Bank 5)
                   2.500 V (Bank 6)
                   2.500 V (Bank 7)



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: PERIOD PORT "C8M" 122.000000 ns HIGH 61.000000 ns ;
            214 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ram/nRESETr_4__144  (from C8M_c +)
   Destination:    FF         Data in        ram/nRESETr_5__143  (to C8M_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_31 to SLICE_31 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SLICE_31 to SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R6C12A.CLK to      R6C12A.Q0 SLICE_31 (from C8M_c)
ROUTE         2     0.154      R6C12A.Q0 to      R6C12A.M1 ram/nRESETr_4 (to C8M_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path C8M to SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     0.646       34.PADDI to     R6C12A.CLK C8M_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path C8M to SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     0.646       34.PADDI to     R6C12A.CLK C8M_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.307ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reureg/REUA_0__631  (from PHI2_c -)
   Destination:    FF         Data in        ram/DQMH_161  (to C8M_c +)

   Delay:               0.288ns  (46.2% logic, 53.8% route), 1 logic levels.

 Constraint Details:

      0.288ns physical path delay reureg/SLICE_70 to SLICE_47 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.307ns

 Physical Path Details:

      Data path reureg/SLICE_70 to SLICE_47:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C11B.CLK to      R2C11B.Q0 reureg/SLICE_70 (from PHI2_c)
ROUTE         5     0.155      R2C11B.Q0 to      R2C11A.M1 REUA_0 (to C8M_c)
                  --------
                    0.288   (46.2% logic, 53.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PHI2 to reureg/SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.454         38.PAD to       38.PADDI PHI2
ROUTE        88     0.646       38.PADDI to     R2C11B.CLK PHI2_c
                  --------
                    1.100   (41.3% logic, 58.7% route), 1 logic levels.

      Destination Clock Path C8M to SLICE_47:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.454         34.PAD to       34.PADDI C8M
ROUTE        30     0.646       34.PADDI to     R2C11A.CLK C8M_c
                  --------
                    1.100   (41.3% logic, 58.7% route), 1 logic levels.


Passed: The following path meets requirements by 0.309ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ram/nRESETr_2__146  (from C8M_c +)
   Destination:    FF         Data in        ram/nRESETr_3__145  (to C8M_c +)

   Delay:               0.290ns  (45.9% logic, 54.1% route), 1 logic levels.

 Constraint Details:

      0.290ns physical path delay SLICE_19 to SLICE_19 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.309ns

 Physical Path Details:

      Data path SLICE_19 to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R5C12A.CLK to      R5C12A.Q0 SLICE_19 (from C8M_c)
ROUTE         2     0.157      R5C12A.Q0 to      R5C12A.M1 ram/nRESETr_2 (to C8M_c)
                  --------
                    0.290   (45.9% logic, 54.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path C8M to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     0.646       34.PADDI to     R5C12A.CLK C8M_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path C8M to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     0.646       34.PADDI to     R5C12A.CLK C8M_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ram/RefCnt_233__i2  (from C8M_c +)
   Destination:    FF         Data in        ram/RefCnt_233__i2  (to C8M_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay ram/SLICE_105 to ram/SLICE_105 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path ram/SLICE_105 to ram/SLICE_105:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R4C14A.CLK to      R4C14A.Q0 ram/SLICE_105 (from C8M_c)
ROUTE         2     0.132      R4C14A.Q0 to      R4C14A.A0 ram/n1_adj_663
CTOF_DEL    ---     0.101      R4C14A.A0 to      R4C14A.F0 ram/SLICE_105
ROUTE         1     0.000      R4C14A.F0 to     R4C14A.DI0 ram/n15 (to C8M_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path C8M to ram/SLICE_105:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     0.646       34.PADDI to     R4C14A.CLK C8M_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path C8M to ram/SLICE_105:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     0.646       34.PADDI to     R4C14A.CLK C8M_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.380ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ram/RefCnt_233__i1  (from C8M_c +)
   Destination:    FF         Data in        ram/RefCnt_233__i1  (to C8M_c +)

   Delay:               0.367ns  (63.8% logic, 36.2% route), 2 logic levels.

 Constraint Details:

      0.367ns physical path delay ram/SLICE_103 to ram/SLICE_103 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.380ns

 Physical Path Details:

      Data path ram/SLICE_103 to ram/SLICE_103:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R4C14D.CLK to      R4C14D.Q1 ram/SLICE_103 (from C8M_c)
ROUTE         7     0.133      R4C14D.Q1 to      R4C14D.A1 ram/RefCnt_1
CTOF_DEL    ---     0.101      R4C14D.A1 to      R4C14D.F1 ram/SLICE_103
ROUTE         1     0.000      R4C14D.F1 to     R4C14D.DI1 ram/n16 (to C8M_c)
                  --------
                    0.367   (63.8% logic, 36.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path C8M to ram/SLICE_103:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     0.646       34.PADDI to     R4C14D.CLK C8M_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path C8M to ram/SLICE_103:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     0.646       34.PADDI to     R4C14D.CLK C8M_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.381ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ram/RefCnt_233__i0  (from C8M_c +)
   Destination:    FF         Data in        ram/RefCnt_233__i0  (to C8M_c +)

   Delay:               0.368ns  (63.6% logic, 36.4% route), 2 logic levels.

 Constraint Details:

      0.368ns physical path delay ram/SLICE_103 to ram/SLICE_103 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.381ns

 Physical Path Details:

      Data path ram/SLICE_103 to ram/SLICE_103:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R4C14D.CLK to      R4C14D.Q0 ram/SLICE_103 (from C8M_c)
ROUTE         8     0.134      R4C14D.Q0 to      R4C14D.A0 ram/RefCnt_0
CTOF_DEL    ---     0.101      R4C14D.A0 to      R4C14D.F0 ram/SLICE_103
ROUTE         1     0.000      R4C14D.F0 to     R4C14D.DI0 ram/n1865 (to C8M_c)
                  --------
                    0.368   (63.6% logic, 36.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path C8M to ram/SLICE_103:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     0.646       34.PADDI to     R4C14D.CLK C8M_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path C8M to ram/SLICE_103:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     0.646       34.PADDI to     R4C14D.CLK C8M_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.382ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ram/S__i2  (from C8M_c +)
   Destination:    FF         Data in        ram/S__i2  (to C8M_c +)

   Delay:               0.369ns  (63.4% logic, 36.6% route), 2 logic levels.

 Constraint Details:

      0.369ns physical path delay ram/SLICE_104 to ram/SLICE_104 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.382ns

 Physical Path Details:

      Data path ram/SLICE_104 to ram/SLICE_104:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R3C14D.CLK to      R3C14D.Q1 ram/SLICE_104 (from C8M_c)
ROUTE        20     0.135      R3C14D.Q1 to      R3C14D.A1 ram/S_2
CTOF_DEL    ---     0.101      R3C14D.A1 to      R3C14D.F1 ram/SLICE_104
ROUTE         1     0.000      R3C14D.F1 to     R3C14D.DI1 ram/n26 (to C8M_c)
                  --------
                    0.369   (63.4% logic, 36.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path C8M to ram/SLICE_104:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     0.646       34.PADDI to     R3C14D.CLK C8M_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path C8M to ram/SLICE_104:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     0.646       34.PADDI to     R3C14D.CLK C8M_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.383ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ram/S__i1  (from C8M_c +)
   Destination:    FF         Data in        ram/S__i1  (to C8M_c +)

   Delay:               0.370ns  (63.2% logic, 36.8% route), 2 logic levels.

 Constraint Details:

      0.370ns physical path delay ram/SLICE_104 to ram/SLICE_104 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.383ns

 Physical Path Details:

      Data path ram/SLICE_104 to ram/SLICE_104:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R3C14D.CLK to      R3C14D.Q0 ram/SLICE_104 (from C8M_c)
ROUTE        19     0.136      R3C14D.Q0 to      R3C14D.A0 ram/S_1
CTOF_DEL    ---     0.101      R3C14D.A0 to      R3C14D.F0 ram/SLICE_104
ROUTE         1     0.000      R3C14D.F0 to     R3C14D.DI0 ram/n27 (to C8M_c)
                  --------
                    0.370   (63.2% logic, 36.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path C8M to ram/SLICE_104:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     0.646       34.PADDI to     R3C14D.CLK C8M_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path C8M to ram/SLICE_104:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     0.646       34.PADDI to     R3C14D.CLK C8M_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.384ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reureg/REUA_23__656  (from PHI2_c -)
   Destination:    FF         Data in        ram/RA_i9  (to C8M_c +)

   Delay:               0.371ns  (63.1% logic, 36.9% route), 2 logic levels.

 Constraint Details:

      0.371ns physical path delay reureg/SLICE_206 to ram/SLICE_65 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.384ns

 Physical Path Details:

      Data path reureg/SLICE_206 to ram/SLICE_65:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R3C12B.CLK to      R3C12B.Q1 reureg/SLICE_206 (from PHI2_c)
ROUTE         1     0.137      R3C12B.Q1 to      R3C13A.C0 REUA_23
CTOF_DEL    ---     0.101      R3C13A.C0 to      R3C13A.F0 ram/SLICE_65
ROUTE         1     0.000      R3C13A.F0 to     R3C13A.DI0 ram/n1_adj_671 (to C8M_c)
                  --------
                    0.371   (63.1% logic, 36.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PHI2 to reureg/SLICE_206:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.454         38.PAD to       38.PADDI PHI2
ROUTE        88     0.646       38.PADDI to     R3C12B.CLK PHI2_c
                  --------
                    1.100   (41.3% logic, 58.7% route), 1 logic levels.

      Destination Clock Path C8M to ram/SLICE_65:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.454         34.PAD to       34.PADDI C8M
ROUTE        30     0.646       34.PADDI to     R3C13A.CLK C8M_c
                  --------
                    1.100   (41.3% logic, 58.7% route), 1 logic levels.


Passed: The following path meets requirements by 0.384ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reureg/REUA_16__663  (from PHI2_c -)
   Destination:    FF         Data in        ram/RA_i8  (to C8M_c +)

   Delay:               0.371ns  (63.1% logic, 36.9% route), 2 logic levels.

 Constraint Details:

      0.371ns physical path delay reureg/SLICE_80 to ram/SLICE_64 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.384ns

 Physical Path Details:

      Data path reureg/SLICE_80 to ram/SLICE_64:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R3C12D.CLK to      R3C12D.Q0 reureg/SLICE_80 (from PHI2_c)
ROUTE         5     0.137      R3C12D.Q0 to      R2C12A.D1 REUA_16
CTOF_DEL    ---     0.101      R2C12A.D1 to      R2C12A.F1 ram/SLICE_64
ROUTE         1     0.000      R2C12A.F1 to     R2C12A.DI1 ram/n1_adj_670 (to C8M_c)
                  --------
                    0.371   (63.1% logic, 36.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PHI2 to reureg/SLICE_80:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.454         38.PAD to       38.PADDI PHI2
ROUTE        88     0.646       38.PADDI to     R3C12D.CLK PHI2_c
                  --------
                    1.100   (41.3% logic, 58.7% route), 1 logic levels.

      Destination Clock Path C8M to ram/SLICE_64:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.454         34.PAD to       34.PADDI C8M
ROUTE        30     0.646       34.PADDI to     R2C12A.CLK C8M_c
                  --------
                    1.100   (41.3% logic, 58.7% route), 1 logic levels.


================================================================================
<A name="par_twr_pref_1_1"></A>Preference: PERIOD PORT "PHI2" 976.000000 ns HIGH 488.000000 ns ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dmaseq/nRESETr_i1  (from PHI2_c -)
   Destination:    FF         Data in        dmaseq/nRESETr_i2  (to PHI2_c -)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_215 to SLICE_215 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SLICE_215 to SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R5C4D.CLK to       R5C4D.Q0 SLICE_215 (from PHI2_c)
ROUTE         6     0.154       R5C4D.Q0 to       R5C4D.M1 dmaseq/nRESETr_1 (to PHI2_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PHI2 to SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        88     0.646       38.PADDI to      R5C4D.CLK PHI2_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PHI2 to SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        88     0.646       38.PADDI to      R5C4D.CLK PHI2_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.381ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dmaseq/DMA_124  (from PHI2_c -)
   Destination:    FF         Data in        dmaseq/DMA_124  (to PHI2_c -)

   Delay:               0.368ns  (63.6% logic, 36.4% route), 2 logic levels.

 Constraint Details:

      0.368ns physical path delay dmaseq/SLICE_45 to dmaseq/SLICE_45 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.381ns

 Physical Path Details:

      Data path dmaseq/SLICE_45 to dmaseq/SLICE_45:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R2C4D.CLK to       R2C4D.Q0 dmaseq/SLICE_45 (from PHI2_c)
ROUTE        34     0.134       R2C4D.Q0 to       R2C4D.A0 DMA
CTOF_DEL    ---     0.101       R2C4D.A0 to       R2C4D.F0 dmaseq/SLICE_45
ROUTE         1     0.000       R2C4D.F0 to      R2C4D.DI0 dmaseq/DMA_N_591 (to PHI2_c)
                  --------
                    0.368   (63.6% logic, 36.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PHI2 to dmaseq/SLICE_45:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        88     0.646       38.PADDI to      R2C4D.CLK PHI2_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PHI2 to dmaseq/SLICE_45:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        88     0.646       38.PADDI to      R2C4D.CLK PHI2_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.383ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reureg/XferType__i1  (from PHI2_c -)
   Destination:    FF         Data in        reureg/XferType__i1  (to PHI2_c -)

   Delay:               0.370ns  (63.2% logic, 36.8% route), 2 logic levels.

 Constraint Details:

      0.370ns physical path delay SLICE_152 to SLICE_152 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.383ns

 Physical Path Details:

      Data path SLICE_152 to SLICE_152:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R2C7B.CLK to       R2C7B.Q0 SLICE_152 (from PHI2_c)
ROUTE         2     0.132       R2C7B.Q0 to       R2C7B.A0 reureg/XferType_1_adj_675
CTOF_DEL    ---     0.101       R2C7B.A0 to       R2C7B.F0 SLICE_152
ROUTE        19     0.004       R2C7B.F0 to      R2C7B.DI0 XferType_1 (to PHI2_c)
                  --------
                    0.370   (63.2% logic, 36.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PHI2 to SLICE_152:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        88     0.646       38.PADDI to      R2C7B.CLK PHI2_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PHI2 to SLICE_152:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        88     0.646       38.PADDI to      R2C7B.CLK PHI2_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.386ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reureg/XferType__i0  (from PHI2_c -)
   Destination:    FF         Data in        reureg/XferType__i0  (to PHI2_c -)

   Delay:               0.373ns  (62.7% logic, 37.3% route), 2 logic levels.

 Constraint Details:

      0.373ns physical path delay SLICE_90 to SLICE_90 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.386ns

 Physical Path Details:

      Data path SLICE_90 to SLICE_90:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R2C5A.CLK to       R2C5A.Q0 SLICE_90 (from PHI2_c)
ROUTE         7     0.133       R2C5A.Q0 to       R2C5A.A0 XferType_0
CTOF_DEL    ---     0.101       R2C5A.A0 to       R2C5A.F0 SLICE_90
ROUTE        14     0.006       R2C5A.F0 to      R2C5A.DI0 n3853 (to PHI2_c)
                  --------
                    0.373   (62.7% logic, 37.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PHI2 to SLICE_90:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        88     0.646       38.PADDI to      R2C5A.CLK PHI2_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PHI2 to SLICE_90:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        88     0.646       38.PADDI to      R2C5A.CLK PHI2_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.397ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dmaseq/DMA_124  (from PHI2_c -)
   Destination:    FF         Data in        dmaseq/nWEDMA_125  (to PHI2_c -)

   Delay:               0.384ns  (59.4% logic, 40.6% route), 2 logic levels.

 Constraint Details:

      0.384ns physical path delay dmaseq/SLICE_45 to dmaseq/SLICE_98 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.397ns

 Physical Path Details:

      Data path dmaseq/SLICE_45 to dmaseq/SLICE_98:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R2C4D.CLK to       R2C4D.Q0 dmaseq/SLICE_45 (from PHI2_c)
ROUTE        34     0.156       R2C4D.Q0 to       R2C4A.M0 DMA
MTOOFX_DEL  ---     0.095       R2C4A.M0 to     R2C4A.OFX0 dmaseq/SLICE_98
ROUTE         1     0.000     R2C4A.OFX0 to      R2C4A.DI0 dmaseq/nWEDMA_N_608 (to PHI2_c)
                  --------
                    0.384   (59.4% logic, 40.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PHI2 to dmaseq/SLICE_45:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        88     0.646       38.PADDI to      R2C4D.CLK PHI2_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PHI2 to dmaseq/SLICE_98:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        88     0.646       38.PADDI to      R2C4A.CLK PHI2_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.427ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dmaseq/DMA_124  (from PHI2_c -)
   Destination:    FF         Data in        dmaseq/DMAr_128  (to PHI2_c -)

   Delay:               0.408ns  (32.6% logic, 67.4% route), 1 logic levels.

 Constraint Details:

      0.408ns physical path delay dmaseq/SLICE_45 to dmaseq/SLICE_189 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.427ns

 Physical Path Details:

      Data path dmaseq/SLICE_45 to dmaseq/SLICE_189:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R2C4D.CLK to       R2C4D.Q0 dmaseq/SLICE_45 (from PHI2_c)
ROUTE        34     0.275       R2C4D.Q0 to       R2C6A.M0 DMA (to PHI2_c)
                  --------
                    0.408   (32.6% logic, 67.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PHI2 to dmaseq/SLICE_45:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        88     0.646       38.PADDI to      R2C4D.CLK PHI2_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PHI2 to dmaseq/SLICE_189:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        88     0.646       38.PADDI to      R2C6A.CLK PHI2_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.519ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dmaseq/DMA_124  (from PHI2_c -)
   Destination:    FF         Data in        dmaseq/RAMWR_127  (to PHI2_c -)

   Delay:               0.506ns  (46.2% logic, 53.8% route), 2 logic levels.

 Constraint Details:

      0.506ns physical path delay dmaseq/SLICE_45 to dmaseq/SLICE_60 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.519ns

 Physical Path Details:

      Data path dmaseq/SLICE_45 to dmaseq/SLICE_60:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R2C4D.CLK to       R2C4D.Q0 dmaseq/SLICE_45 (from PHI2_c)
ROUTE        34     0.272       R2C4D.Q0 to       R2C5B.C0 DMA
CTOF_DEL    ---     0.101       R2C5B.C0 to       R2C5B.F0 dmaseq/SLICE_60
ROUTE         1     0.000       R2C5B.F0 to      R2C5B.DI0 dmaseq/RAMWR_N_579 (to PHI2_c)
                  --------
                    0.506   (46.2% logic, 53.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PHI2 to dmaseq/SLICE_45:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        88     0.646       38.PADDI to      R2C4D.CLK PHI2_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PHI2 to dmaseq/SLICE_60:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        88     0.646       38.PADDI to      R2C5B.CLK PHI2_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.529ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dmaseq/DMA_124  (from PHI2_c -)
   Destination:    FF         Data in        dmaseq/RAMRD_126  (to PHI2_c -)

   Delay:               0.516ns  (44.2% logic, 55.8% route), 2 logic levels.

 Constraint Details:

      0.516ns physical path delay dmaseq/SLICE_45 to dmaseq/SLICE_55 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.529ns

 Physical Path Details:

      Data path dmaseq/SLICE_45 to dmaseq/SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R2C4D.CLK to       R2C4D.Q0 dmaseq/SLICE_45 (from PHI2_c)
ROUTE        34     0.288       R2C4D.Q0 to       R2C5C.M0 DMA
MTOOFX_DEL  ---     0.095       R2C5C.M0 to     R2C5C.OFX0 dmaseq/SLICE_55
ROUTE         1     0.000     R2C5C.OFX0 to      R2C5C.DI0 dmaseq/RAMRD_N_566 (to PHI2_c)
                  --------
                    0.516   (44.2% logic, 55.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PHI2 to dmaseq/SLICE_45:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        88     0.646       38.PADDI to      R2C4D.CLK PHI2_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PHI2 to dmaseq/SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        88     0.646       38.PADDI to      R2C5C.CLK PHI2_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.540ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reureg/XferType__i0  (from PHI2_c -)
   Destination:    FF         Data in        dmaseq/RAMWR_127  (to PHI2_c -)

   Delay:               0.527ns  (63.6% logic, 36.4% route), 3 logic levels.

 Constraint Details:

      0.527ns physical path delay SLICE_90 to dmaseq/SLICE_60 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.540ns

 Physical Path Details:

      Data path SLICE_90 to dmaseq/SLICE_60:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R2C5A.CLK to       R2C5A.Q0 SLICE_90 (from PHI2_c)
ROUTE         7     0.133       R2C5A.Q0 to       R2C5A.A0 XferType_0
CTOF_DEL    ---     0.101       R2C5A.A0 to       R2C5A.F0 SLICE_90
ROUTE        14     0.059       R2C5A.F0 to       R2C5B.D0 n3853
CTOF_DEL    ---     0.101       R2C5B.D0 to       R2C5B.F0 dmaseq/SLICE_60
ROUTE         1     0.000       R2C5B.F0 to      R2C5B.DI0 dmaseq/RAMWR_N_579 (to PHI2_c)
                  --------
                    0.527   (63.6% logic, 36.4% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path PHI2 to SLICE_90:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        88     0.646       38.PADDI to      R2C5A.CLK PHI2_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PHI2 to dmaseq/SLICE_60:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        88     0.646       38.PADDI to      R2C5B.CLK PHI2_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.540ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reureg/CA_15__608  (from PHI2_c -)
   Destination:    FF         Data in        reureg/CA_15__608  (to PHI2_c -)

   Delay:               0.527ns  (63.6% logic, 36.4% route), 3 logic levels.

 Constraint Details:

      0.527ns physical path delay reureg/SLICE_43 to reureg/SLICE_43 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.540ns

 Physical Path Details:

      Data path reureg/SLICE_43 to reureg/SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R5C12B.CLK to      R5C12B.Q0 reureg/SLICE_43 (from PHI2_c)
ROUTE         3     0.136      R5C12B.Q0 to      R5C12A.D1 CA_15
CTOF_DEL    ---     0.101      R5C12A.D1 to      R5C12A.F1 SLICE_19
ROUTE         1     0.056      R5C12A.F1 to      R5C12B.C0 reureg/CAOut_15_N_225_7
CTOF_DEL    ---     0.101      R5C12B.C0 to      R5C12B.F0 reureg/SLICE_43
ROUTE         1     0.000      R5C12B.F0 to     R5C12B.DI0 reureg/CAOut_15__N_222 (to PHI2_c)
                  --------
                    0.527   (63.6% logic, 36.4% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path PHI2 to reureg/SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        88     0.646       38.PADDI to     R5C12B.CLK PHI2_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PHI2 to reureg/SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        88     0.646       38.PADDI to     R5C12B.CLK PHI2_c
                  --------
                    0.646   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
PERIOD PORT "C8M" 122.000000 ns HIGH    |             |             |
61.000000 ns ;                          |            -|            -|   1  
                                        |             |             |
PERIOD PORT "PHI2" 976.000000 ns HIGH   |             |             |
488.000000 ns ;                         |            -|            -|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: PHI2_c   Source: PHI2.PAD   Loads: 88
   Covered under: PERIOD PORT "PHI2" 976.000000 ns HIGH 488.000000 ns ;

   Data transfers from:
   Clock Domain: C8M_c   Source: C8M.PAD
      Covered under: PERIOD PORT "PHI2" 976.000000 ns HIGH 488.000000 ns ;   Transfers: 8

Clock Domain: C8M_c   Source: C8M.PAD   Loads: 30
   Covered under: PERIOD PORT "C8M" 122.000000 ns HIGH 61.000000 ns ;

   Data transfers from:
   Clock Domain: PHI2_c   Source: PHI2.PAD
      Covered under: PERIOD PORT "C8M" 122.000000 ns HIGH 61.000000 ns ;   Transfers: 26


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 11442 paths, 2 nets, and 1167 connections (64.55% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
