{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 23 01:02:01 2013 " "Info: Processing started: Thu May 23 01:02:01 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Voltimetro -c Voltimetro " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Voltimetro -c Voltimetro" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Voltimetro.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Voltimetro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Voltimetro-arquitecturaVoltimetro " "Info: Found design unit 1: Voltimetro-arquitecturaVoltimetro" {  } { { "Voltimetro.vhd" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/Voltimetro.vhd" 42 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Voltimetro " "Info: Found entity 1: Voltimetro" {  } { { "Voltimetro.vhd" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/Voltimetro.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Voltimetro " "Info: Elaborating entity \"Voltimetro\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "senialMuestreo Voltimetro.vhd(79) " "Warning (10492): VHDL Process Statement warning at Voltimetro.vhd(79): signal \"senialMuestreo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Voltimetro.vhd" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/Voltimetro.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INT Voltimetro.vhd(84) " "Warning (10492): VHDL Process Statement warning at Voltimetro.vhd(84): signal \"INT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Voltimetro.vhd" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/Voltimetro.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D Voltimetro.vhd(91) " "Warning (10492): VHDL Process Statement warning at Voltimetro.vhd(91): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Voltimetro.vhd" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/Voltimetro.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RD Voltimetro.vhd(73) " "Warning (10631): VHDL Process Statement warning at Voltimetro.vhd(73): inferring latch(es) for signal or variable \"RD\", which holds its previous value in one or more paths through the process" {  } { { "Voltimetro.vhd" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/Voltimetro.vhd" 73 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CS Voltimetro.vhd(73) " "Warning (10631): VHDL Process Statement warning at Voltimetro.vhd(73): inferring latch(es) for signal or variable \"CS\", which holds its previous value in one or more paths through the process" {  } { { "Voltimetro.vhd" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/Voltimetro.vhd" 73 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "voltaje Voltimetro.vhd(73) " "Warning (10631): VHDL Process Statement warning at Voltimetro.vhd(73): inferring latch(es) for signal or variable \"voltaje\", which holds its previous value in one or more paths through the process" {  } { { "Voltimetro.vhd" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/Voltimetro.vhd" 73 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "voltaje\[0\] Voltimetro.vhd(73) " "Info (10041): Inferred latch for \"voltaje\[0\]\" at Voltimetro.vhd(73)" {  } { { "Voltimetro.vhd" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/Voltimetro.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "voltaje\[1\] Voltimetro.vhd(73) " "Info (10041): Inferred latch for \"voltaje\[1\]\" at Voltimetro.vhd(73)" {  } { { "Voltimetro.vhd" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/Voltimetro.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "voltaje\[2\] Voltimetro.vhd(73) " "Info (10041): Inferred latch for \"voltaje\[2\]\" at Voltimetro.vhd(73)" {  } { { "Voltimetro.vhd" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/Voltimetro.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "voltaje\[3\] Voltimetro.vhd(73) " "Info (10041): Inferred latch for \"voltaje\[3\]\" at Voltimetro.vhd(73)" {  } { { "Voltimetro.vhd" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/Voltimetro.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "voltaje\[4\] Voltimetro.vhd(73) " "Info (10041): Inferred latch for \"voltaje\[4\]\" at Voltimetro.vhd(73)" {  } { { "Voltimetro.vhd" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/Voltimetro.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "voltaje\[5\] Voltimetro.vhd(73) " "Info (10041): Inferred latch for \"voltaje\[5\]\" at Voltimetro.vhd(73)" {  } { { "Voltimetro.vhd" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/Voltimetro.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "voltaje\[6\] Voltimetro.vhd(73) " "Info (10041): Inferred latch for \"voltaje\[6\]\" at Voltimetro.vhd(73)" {  } { { "Voltimetro.vhd" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/Voltimetro.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "voltaje\[7\] Voltimetro.vhd(73) " "Info (10041): Inferred latch for \"voltaje\[7\]\" at Voltimetro.vhd(73)" {  } { { "Voltimetro.vhd" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/Voltimetro.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senialMuestreo.estado3 Voltimetro.vhd(73) " "Info (10041): Inferred latch for \"senialMuestreo.estado3\" at Voltimetro.vhd(73)" {  } { { "Voltimetro.vhd" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/Voltimetro.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senialMuestreo.estado2 Voltimetro.vhd(73) " "Info (10041): Inferred latch for \"senialMuestreo.estado2\" at Voltimetro.vhd(73)" {  } { { "Voltimetro.vhd" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/Voltimetro.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senialMuestreo.estado1 Voltimetro.vhd(73) " "Info (10041): Inferred latch for \"senialMuestreo.estado1\" at Voltimetro.vhd(73)" {  } { { "Voltimetro.vhd" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/Voltimetro.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CS Voltimetro.vhd(73) " "Info (10041): Inferred latch for \"CS\" at Voltimetro.vhd(73)" {  } { { "Voltimetro.vhd" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/Voltimetro.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD Voltimetro.vhd(73) " "Info (10041): Inferred latch for \"RD\" at Voltimetro.vhd(73)" {  } { { "Voltimetro.vhd" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/Voltimetro.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "Voltimetro.vhd(84) " "Error (10822): HDL error at Voltimetro.vhd(84): couldn't implement registers for assignments on this clock edge" {  } { { "Voltimetro.vhd" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/Voltimetro.vhd" 84 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "Voltimetro.vhd(97) " "Error (10822): HDL error at Voltimetro.vhd(97): couldn't implement registers for assignments on this clock edge" {  } { { "Voltimetro.vhd" "" { Text "C:/Users/Griffith/Documents/Universidad/3º Ingeniería Telecomunicaciones/Diseño de Circuitos y Sistemas Electrónicos/Prácticas/Práctica 03/Voltímetro_02/Voltimetro.vhd" 97 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "" 0 -1}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Error: Can't elaborate top-level user hierarchy" {  } {  } 0 0 "Can't elaborate top-level user hierarchy" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 6 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 3 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "239 " "Error: Peak virtual memory: 239 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 23 01:02:02 2013 " "Error: Processing ended: Thu May 23 01:02:02 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
