--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
16 logic loops found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! M_myAlu_fout[3]                   SLICE_X8Y33.AMUX  SLICE_X8Y33.A1   !
 ! M_myAlu_fout[2]                   SLICE_X8Y31.AMUX  SLICE_X8Y31.A1   !
 ! M_myAlu_fout[1]                   LICE_X10Y33.AMUX  SLICE_X10Y33.A1  !
 ! M_myAlu_fout[0]                   LICE_X10Y31.AMUX  SLICE_X10Y31.A1  !
 ! M_myAlu_fout[4]                   SLICE_X8Y33.BMUX  SLICE_X8Y33.B1   !
 ! M_myAlu_fout[5]                   SLICE_X8Y33.CMUX  SLICE_X8Y33.C1   !
 ! M_myAlu_fout[6]                   SLICE_X8Y33.DMUX  SLICE_X8Y33.D1   !
 ! M_myAlu_fout[7]                   SLICE_X8Y34.AMUX  SLICE_X8Y34.A1   !
 ! M_myAlu_fout[8]                   SLICE_X8Y34.BMUX  SLICE_X8Y34.B1   !
 ! M_myAlu_fout[9]                   SLICE_X8Y34.CMUX  SLICE_X8Y34.C1   !
 ! M_myAlu_fout[10]                  SLICE_X8Y34.DMUX  SLICE_X8Y34.D1   !
 ! M_myAlu_fout[11]                  SLICE_X8Y35.AMUX  SLICE_X8Y35.A1   !
 ! M_myAlu_fout[12]                  SLICE_X8Y35.BMUX  SLICE_X8Y35.B1   !
 ! M_myAlu_fout[13]                  SLICE_X8Y35.CMUX  SLICE_X8Y35.C1   !
 ! M_myAlu_fout[14]                  SLICE_X8Y35.DMUX  SLICE_X8Y35.D1   !
 ! M_myAlu_fout[15]                  SLICE_X8Y36.AMUX  SLICE_X8Y36.A1   !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 51363081 paths analyzed, 240 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.368ns.
--------------------------------------------------------------------------------
Slack:                  0.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 (FF)
  Destination:          dec_ctr/dctr_gen_0[1].dctr/M_val_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.306ns (Levels of Logic = 19)
  Clock Path Skew:      -0.027ns (0.716 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 to dec_ctr/dctr_gen_0[1].dctr/M_val_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.AQ       Tcko                  0.430   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    SLICE_X8Y33.A6       net (fanout=18)       0.398   M_dec_ctr_digits[12]
    SLICE_X8Y33.AMUX     Topaa                 0.456   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.A1       net (fanout=7)        0.610   M_myAlu_fout[3]
    SLICE_X8Y33.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.B1       net (fanout=8)        0.594   M_myAlu_fout[4]
    SLICE_X8Y33.CMUX     Topbc                 0.650   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<4>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.C1       net (fanout=9)        0.594   M_myAlu_fout[5]
    SLICE_X8Y33.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<5>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.D1       net (fanout=8)        0.652   M_myAlu_fout[6]
    SLICE_X8Y33.COUT     Topcyd                0.312   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<6>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[6]
    SLICE_X8Y34.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.A1       net (fanout=3)        0.597   M_myAlu_fout[7]
    SLICE_X8Y34.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<7>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.BX       net (fanout=3)        0.929   M_myAlu_fout[8]
    SLICE_X8Y34.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.C1       net (fanout=3)        0.577   M_myAlu_fout[9]
    SLICE_X8Y34.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<9>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.DX       net (fanout=3)        0.957   M_myAlu_fout[10]
    SLICE_X8Y34.COUT     Tdxcy                 0.109   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[10]
    SLICE_X8Y35.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.A1       net (fanout=3)        0.603   M_myAlu_fout[11]
    SLICE_X8Y35.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<11>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.BX       net (fanout=3)        1.118   M_myAlu_fout[12]
    SLICE_X8Y35.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.C1       net (fanout=3)        0.577   M_myAlu_fout[13]
    SLICE_X8Y35.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<13>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.D1       net (fanout=2)        0.629   M_myAlu_fout[14]
    SLICE_X8Y35.COUT     Topcyd                0.312   myAlu/add/Maddsub_out_cy[14]
                                                       M_myAlu_fout[14]_rt
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y36.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[14]
    SLICE_X8Y36.AMUX     Tcina                 0.220   N6
                                                       myAlu/add/Maddsub_out_xor<15>
    SLICE_X9Y33.C6       net (fanout=2)        0.868   M_myAlu_fout[15]
    SLICE_X9Y33.C        Tilo                  0.259   N0
                                                       M_myAlu_fout[15]_GND_1_o_equal_68_o<15>1
    SLICE_X10Y33.C6      net (fanout=4)        0.369   M_myAlu_fout[15]_GND_1_o_equal_68_o<15>1
    SLICE_X10Y33.C       Tilo                  0.235   Reset_OR_DriverANDClockEnable12
                                                       Mmux_M_dec_ctr_resetSignal1
    SLICE_X9Y30.B6       net (fanout=8)        0.781   M_dec_ctr_resetSignal
    SLICE_X9Y30.B        Tilo                  0.259   Reset_OR_DriverANDClockEnable10
                                                       Reset_OR_DriverANDClockEnable10
    SLICE_X8Y29.SR       net (fanout=2)        0.336   Reset_OR_DriverANDClockEnable10
    SLICE_X8Y29.CLK      Tsrck                 0.470   M_dec_ctr_digits[7]
                                                       dec_ctr/dctr_gen_0[1].dctr/M_val_q_3
    -------------------------------------------------  ---------------------------
    Total                                     19.306ns (8.108ns logic, 11.198ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack:                  0.641ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 (FF)
  Destination:          dec_ctr/dctr_gen_0[1].dctr/M_val_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.297ns (Levels of Logic = 19)
  Clock Path Skew:      -0.027ns (0.716 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 to dec_ctr/dctr_gen_0[1].dctr/M_val_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.AQ       Tcko                  0.430   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    SLICE_X8Y33.A6       net (fanout=18)       0.398   M_dec_ctr_digits[12]
    SLICE_X8Y33.AMUX     Topaa                 0.456   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.A1       net (fanout=7)        0.610   M_myAlu_fout[3]
    SLICE_X8Y33.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.B1       net (fanout=8)        0.594   M_myAlu_fout[4]
    SLICE_X8Y33.CMUX     Topbc                 0.650   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<4>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.C1       net (fanout=9)        0.594   M_myAlu_fout[5]
    SLICE_X8Y33.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<5>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.D1       net (fanout=8)        0.652   M_myAlu_fout[6]
    SLICE_X8Y33.COUT     Topcyd                0.312   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<6>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[6]
    SLICE_X8Y34.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.A1       net (fanout=3)        0.597   M_myAlu_fout[7]
    SLICE_X8Y34.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<7>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.BX       net (fanout=3)        0.929   M_myAlu_fout[8]
    SLICE_X8Y34.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.C1       net (fanout=3)        0.577   M_myAlu_fout[9]
    SLICE_X8Y34.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<9>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.DX       net (fanout=3)        0.957   M_myAlu_fout[10]
    SLICE_X8Y34.COUT     Tdxcy                 0.109   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[10]
    SLICE_X8Y35.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.A1       net (fanout=3)        0.603   M_myAlu_fout[11]
    SLICE_X8Y35.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<11>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.BX       net (fanout=3)        1.118   M_myAlu_fout[12]
    SLICE_X8Y35.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.C1       net (fanout=3)        0.577   M_myAlu_fout[13]
    SLICE_X8Y35.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<13>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.D1       net (fanout=2)        0.629   M_myAlu_fout[14]
    SLICE_X8Y35.COUT     Topcyd                0.312   myAlu/add/Maddsub_out_cy[14]
                                                       M_myAlu_fout[14]_rt
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y36.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[14]
    SLICE_X8Y36.AMUX     Tcina                 0.220   N6
                                                       myAlu/add/Maddsub_out_xor<15>
    SLICE_X9Y33.C6       net (fanout=2)        0.868   M_myAlu_fout[15]
    SLICE_X9Y33.C        Tilo                  0.259   N0
                                                       M_myAlu_fout[15]_GND_1_o_equal_68_o<15>1
    SLICE_X10Y33.C6      net (fanout=4)        0.369   M_myAlu_fout[15]_GND_1_o_equal_68_o<15>1
    SLICE_X10Y33.C       Tilo                  0.235   Reset_OR_DriverANDClockEnable12
                                                       Mmux_M_dec_ctr_resetSignal1
    SLICE_X9Y30.B6       net (fanout=8)        0.781   M_dec_ctr_resetSignal
    SLICE_X9Y30.B        Tilo                  0.259   Reset_OR_DriverANDClockEnable10
                                                       Reset_OR_DriverANDClockEnable10
    SLICE_X8Y29.SR       net (fanout=2)        0.336   Reset_OR_DriverANDClockEnable10
    SLICE_X8Y29.CLK      Tsrck                 0.461   M_dec_ctr_digits[7]
                                                       dec_ctr/dctr_gen_0[1].dctr/M_val_q_2
    -------------------------------------------------  ---------------------------
    Total                                     19.297ns (8.099ns logic, 11.198ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack:                  0.652ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 (FF)
  Destination:          dec_ctr/dctr_gen_0[1].dctr/M_val_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.286ns (Levels of Logic = 19)
  Clock Path Skew:      -0.027ns (0.716 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 to dec_ctr/dctr_gen_0[1].dctr/M_val_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.AQ       Tcko                  0.430   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    SLICE_X8Y33.A6       net (fanout=18)       0.398   M_dec_ctr_digits[12]
    SLICE_X8Y33.AMUX     Topaa                 0.456   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.A1       net (fanout=7)        0.610   M_myAlu_fout[3]
    SLICE_X8Y33.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.B1       net (fanout=8)        0.594   M_myAlu_fout[4]
    SLICE_X8Y33.CMUX     Topbc                 0.650   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<4>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.C1       net (fanout=9)        0.594   M_myAlu_fout[5]
    SLICE_X8Y33.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<5>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.D1       net (fanout=8)        0.652   M_myAlu_fout[6]
    SLICE_X8Y33.COUT     Topcyd                0.312   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<6>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[6]
    SLICE_X8Y34.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.A1       net (fanout=3)        0.597   M_myAlu_fout[7]
    SLICE_X8Y34.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<7>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.BX       net (fanout=3)        0.929   M_myAlu_fout[8]
    SLICE_X8Y34.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.C1       net (fanout=3)        0.577   M_myAlu_fout[9]
    SLICE_X8Y34.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<9>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.DX       net (fanout=3)        0.957   M_myAlu_fout[10]
    SLICE_X8Y34.COUT     Tdxcy                 0.109   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[10]
    SLICE_X8Y35.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.A1       net (fanout=3)        0.603   M_myAlu_fout[11]
    SLICE_X8Y35.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<11>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.BX       net (fanout=3)        1.118   M_myAlu_fout[12]
    SLICE_X8Y35.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.C1       net (fanout=3)        0.577   M_myAlu_fout[13]
    SLICE_X8Y35.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<13>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.D1       net (fanout=2)        0.629   M_myAlu_fout[14]
    SLICE_X8Y35.COUT     Topcyd                0.312   myAlu/add/Maddsub_out_cy[14]
                                                       M_myAlu_fout[14]_rt
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y36.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[14]
    SLICE_X8Y36.AMUX     Tcina                 0.220   N6
                                                       myAlu/add/Maddsub_out_xor<15>
    SLICE_X9Y33.C6       net (fanout=2)        0.868   M_myAlu_fout[15]
    SLICE_X9Y33.C        Tilo                  0.259   N0
                                                       M_myAlu_fout[15]_GND_1_o_equal_68_o<15>1
    SLICE_X10Y33.C6      net (fanout=4)        0.369   M_myAlu_fout[15]_GND_1_o_equal_68_o<15>1
    SLICE_X10Y33.C       Tilo                  0.235   Reset_OR_DriverANDClockEnable12
                                                       Mmux_M_dec_ctr_resetSignal1
    SLICE_X9Y30.B6       net (fanout=8)        0.781   M_dec_ctr_resetSignal
    SLICE_X9Y30.B        Tilo                  0.259   Reset_OR_DriverANDClockEnable10
                                                       Reset_OR_DriverANDClockEnable10
    SLICE_X8Y29.SR       net (fanout=2)        0.336   Reset_OR_DriverANDClockEnable10
    SLICE_X8Y29.CLK      Tsrck                 0.450   M_dec_ctr_digits[7]
                                                       dec_ctr/dctr_gen_0[1].dctr/M_val_q_1
    -------------------------------------------------  ---------------------------
    Total                                     19.286ns (8.088ns logic, 11.198ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack:                  0.672ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 (FF)
  Destination:          dec_ctr/dctr_gen_0[1].dctr/M_val_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.266ns (Levels of Logic = 19)
  Clock Path Skew:      -0.027ns (0.716 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 to dec_ctr/dctr_gen_0[1].dctr/M_val_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.AQ       Tcko                  0.430   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    SLICE_X8Y33.A6       net (fanout=18)       0.398   M_dec_ctr_digits[12]
    SLICE_X8Y33.AMUX     Topaa                 0.456   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.A1       net (fanout=7)        0.610   M_myAlu_fout[3]
    SLICE_X8Y33.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.B1       net (fanout=8)        0.594   M_myAlu_fout[4]
    SLICE_X8Y33.CMUX     Topbc                 0.650   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<4>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.C1       net (fanout=9)        0.594   M_myAlu_fout[5]
    SLICE_X8Y33.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<5>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.D1       net (fanout=8)        0.652   M_myAlu_fout[6]
    SLICE_X8Y33.COUT     Topcyd                0.312   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<6>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[6]
    SLICE_X8Y34.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.A1       net (fanout=3)        0.597   M_myAlu_fout[7]
    SLICE_X8Y34.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<7>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.BX       net (fanout=3)        0.929   M_myAlu_fout[8]
    SLICE_X8Y34.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.C1       net (fanout=3)        0.577   M_myAlu_fout[9]
    SLICE_X8Y34.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<9>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.DX       net (fanout=3)        0.957   M_myAlu_fout[10]
    SLICE_X8Y34.COUT     Tdxcy                 0.109   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[10]
    SLICE_X8Y35.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.A1       net (fanout=3)        0.603   M_myAlu_fout[11]
    SLICE_X8Y35.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<11>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.BX       net (fanout=3)        1.118   M_myAlu_fout[12]
    SLICE_X8Y35.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.C1       net (fanout=3)        0.577   M_myAlu_fout[13]
    SLICE_X8Y35.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<13>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.D1       net (fanout=2)        0.629   M_myAlu_fout[14]
    SLICE_X8Y35.COUT     Topcyd                0.312   myAlu/add/Maddsub_out_cy[14]
                                                       M_myAlu_fout[14]_rt
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y36.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[14]
    SLICE_X8Y36.AMUX     Tcina                 0.220   N6
                                                       myAlu/add/Maddsub_out_xor<15>
    SLICE_X9Y33.C6       net (fanout=2)        0.868   M_myAlu_fout[15]
    SLICE_X9Y33.C        Tilo                  0.259   N0
                                                       M_myAlu_fout[15]_GND_1_o_equal_68_o<15>1
    SLICE_X10Y33.C6      net (fanout=4)        0.369   M_myAlu_fout[15]_GND_1_o_equal_68_o<15>1
    SLICE_X10Y33.C       Tilo                  0.235   Reset_OR_DriverANDClockEnable12
                                                       Mmux_M_dec_ctr_resetSignal1
    SLICE_X9Y30.A4       net (fanout=8)        0.901   M_dec_ctr_resetSignal
    SLICE_X9Y30.A        Tilo                  0.259   Reset_OR_DriverANDClockEnable10
                                                       dec_ctr/dctr_gen_0[1].dctr/_n0026_inv1
    SLICE_X8Y29.CE       net (fanout=2)        0.333   _n0026_inv_0
    SLICE_X8Y29.CLK      Tceck                 0.313   M_dec_ctr_digits[7]
                                                       dec_ctr/dctr_gen_0[1].dctr/M_val_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.266ns (7.951ns logic, 11.315ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack:                  0.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 (FF)
  Destination:          dec_ctr/dctr_gen_0[1].dctr/M_val_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.264ns (Levels of Logic = 19)
  Clock Path Skew:      -0.027ns (0.716 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 to dec_ctr/dctr_gen_0[1].dctr/M_val_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.AQ       Tcko                  0.430   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    SLICE_X8Y33.A6       net (fanout=18)       0.398   M_dec_ctr_digits[12]
    SLICE_X8Y33.AMUX     Topaa                 0.456   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.A1       net (fanout=7)        0.610   M_myAlu_fout[3]
    SLICE_X8Y33.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.B1       net (fanout=8)        0.594   M_myAlu_fout[4]
    SLICE_X8Y33.CMUX     Topbc                 0.650   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<4>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.C1       net (fanout=9)        0.594   M_myAlu_fout[5]
    SLICE_X8Y33.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<5>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.D1       net (fanout=8)        0.652   M_myAlu_fout[6]
    SLICE_X8Y33.COUT     Topcyd                0.312   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<6>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[6]
    SLICE_X8Y34.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.A1       net (fanout=3)        0.597   M_myAlu_fout[7]
    SLICE_X8Y34.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<7>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.BX       net (fanout=3)        0.929   M_myAlu_fout[8]
    SLICE_X8Y34.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.C1       net (fanout=3)        0.577   M_myAlu_fout[9]
    SLICE_X8Y34.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<9>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.DX       net (fanout=3)        0.957   M_myAlu_fout[10]
    SLICE_X8Y34.COUT     Tdxcy                 0.109   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[10]
    SLICE_X8Y35.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.A1       net (fanout=3)        0.603   M_myAlu_fout[11]
    SLICE_X8Y35.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<11>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.BX       net (fanout=3)        1.118   M_myAlu_fout[12]
    SLICE_X8Y35.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.C1       net (fanout=3)        0.577   M_myAlu_fout[13]
    SLICE_X8Y35.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<13>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.D1       net (fanout=2)        0.629   M_myAlu_fout[14]
    SLICE_X8Y35.COUT     Topcyd                0.312   myAlu/add/Maddsub_out_cy[14]
                                                       M_myAlu_fout[14]_rt
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y36.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[14]
    SLICE_X8Y36.AMUX     Tcina                 0.220   N6
                                                       myAlu/add/Maddsub_out_xor<15>
    SLICE_X9Y33.C6       net (fanout=2)        0.868   M_myAlu_fout[15]
    SLICE_X9Y33.C        Tilo                  0.259   N0
                                                       M_myAlu_fout[15]_GND_1_o_equal_68_o<15>1
    SLICE_X10Y33.C6      net (fanout=4)        0.369   M_myAlu_fout[15]_GND_1_o_equal_68_o<15>1
    SLICE_X10Y33.C       Tilo                  0.235   Reset_OR_DriverANDClockEnable12
                                                       Mmux_M_dec_ctr_resetSignal1
    SLICE_X9Y30.B6       net (fanout=8)        0.781   M_dec_ctr_resetSignal
    SLICE_X9Y30.B        Tilo                  0.259   Reset_OR_DriverANDClockEnable10
                                                       Reset_OR_DriverANDClockEnable10
    SLICE_X8Y29.SR       net (fanout=2)        0.336   Reset_OR_DriverANDClockEnable10
    SLICE_X8Y29.CLK      Tsrck                 0.428   M_dec_ctr_digits[7]
                                                       dec_ctr/dctr_gen_0[1].dctr/M_val_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.264ns (8.066ns logic, 11.198ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack:                  0.675ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 (FF)
  Destination:          dec_ctr/dctr_gen_0[1].dctr/M_val_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.263ns (Levels of Logic = 19)
  Clock Path Skew:      -0.027ns (0.716 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 to dec_ctr/dctr_gen_0[1].dctr/M_val_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.AQ       Tcko                  0.430   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    SLICE_X8Y33.A6       net (fanout=18)       0.398   M_dec_ctr_digits[12]
    SLICE_X8Y33.AMUX     Topaa                 0.456   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.A1       net (fanout=7)        0.610   M_myAlu_fout[3]
    SLICE_X8Y33.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.B1       net (fanout=8)        0.594   M_myAlu_fout[4]
    SLICE_X8Y33.CMUX     Topbc                 0.650   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<4>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.C1       net (fanout=9)        0.594   M_myAlu_fout[5]
    SLICE_X8Y33.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<5>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.DX       net (fanout=8)        0.812   M_myAlu_fout[6]
    SLICE_X8Y33.COUT     Tdxcy                 0.109   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[6]
    SLICE_X8Y34.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.A1       net (fanout=3)        0.597   M_myAlu_fout[7]
    SLICE_X8Y34.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<7>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.BX       net (fanout=3)        0.929   M_myAlu_fout[8]
    SLICE_X8Y34.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.C1       net (fanout=3)        0.577   M_myAlu_fout[9]
    SLICE_X8Y34.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<9>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.DX       net (fanout=3)        0.957   M_myAlu_fout[10]
    SLICE_X8Y34.COUT     Tdxcy                 0.109   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[10]
    SLICE_X8Y35.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.A1       net (fanout=3)        0.603   M_myAlu_fout[11]
    SLICE_X8Y35.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<11>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.BX       net (fanout=3)        1.118   M_myAlu_fout[12]
    SLICE_X8Y35.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.C1       net (fanout=3)        0.577   M_myAlu_fout[13]
    SLICE_X8Y35.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<13>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.D1       net (fanout=2)        0.629   M_myAlu_fout[14]
    SLICE_X8Y35.COUT     Topcyd                0.312   myAlu/add/Maddsub_out_cy[14]
                                                       M_myAlu_fout[14]_rt
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y36.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[14]
    SLICE_X8Y36.AMUX     Tcina                 0.220   N6
                                                       myAlu/add/Maddsub_out_xor<15>
    SLICE_X9Y33.C6       net (fanout=2)        0.868   M_myAlu_fout[15]
    SLICE_X9Y33.C        Tilo                  0.259   N0
                                                       M_myAlu_fout[15]_GND_1_o_equal_68_o<15>1
    SLICE_X10Y33.C6      net (fanout=4)        0.369   M_myAlu_fout[15]_GND_1_o_equal_68_o<15>1
    SLICE_X10Y33.C       Tilo                  0.235   Reset_OR_DriverANDClockEnable12
                                                       Mmux_M_dec_ctr_resetSignal1
    SLICE_X9Y30.B6       net (fanout=8)        0.781   M_dec_ctr_resetSignal
    SLICE_X9Y30.B        Tilo                  0.259   Reset_OR_DriverANDClockEnable10
                                                       Reset_OR_DriverANDClockEnable10
    SLICE_X8Y29.SR       net (fanout=2)        0.336   Reset_OR_DriverANDClockEnable10
    SLICE_X8Y29.CLK      Tsrck                 0.470   M_dec_ctr_digits[7]
                                                       dec_ctr/dctr_gen_0[1].dctr/M_val_q_3
    -------------------------------------------------  ---------------------------
    Total                                     19.263ns (7.905ns logic, 11.358ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack:                  0.675ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 (FF)
  Destination:          dec_ctr/dctr_gen_0[1].dctr/M_val_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.263ns (Levels of Logic = 19)
  Clock Path Skew:      -0.027ns (0.716 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 to dec_ctr/dctr_gen_0[1].dctr/M_val_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.AQ       Tcko                  0.430   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    SLICE_X8Y33.A6       net (fanout=18)       0.398   M_dec_ctr_digits[12]
    SLICE_X8Y33.AMUX     Topaa                 0.456   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.A1       net (fanout=7)        0.610   M_myAlu_fout[3]
    SLICE_X8Y33.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.B1       net (fanout=8)        0.594   M_myAlu_fout[4]
    SLICE_X8Y33.CMUX     Topbc                 0.650   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<4>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.C1       net (fanout=9)        0.594   M_myAlu_fout[5]
    SLICE_X8Y33.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<5>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.D1       net (fanout=8)        0.652   M_myAlu_fout[6]
    SLICE_X8Y33.COUT     Topcyd                0.312   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<6>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[6]
    SLICE_X8Y34.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.AX       net (fanout=3)        0.794   M_myAlu_fout[7]
    SLICE_X8Y34.BMUX     Taxb                  0.292   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.BX       net (fanout=3)        0.929   M_myAlu_fout[8]
    SLICE_X8Y34.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.C1       net (fanout=3)        0.577   M_myAlu_fout[9]
    SLICE_X8Y34.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<9>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.DX       net (fanout=3)        0.957   M_myAlu_fout[10]
    SLICE_X8Y34.COUT     Tdxcy                 0.109   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[10]
    SLICE_X8Y35.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.A1       net (fanout=3)        0.603   M_myAlu_fout[11]
    SLICE_X8Y35.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<11>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.BX       net (fanout=3)        1.118   M_myAlu_fout[12]
    SLICE_X8Y35.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.C1       net (fanout=3)        0.577   M_myAlu_fout[13]
    SLICE_X8Y35.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<13>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.D1       net (fanout=2)        0.629   M_myAlu_fout[14]
    SLICE_X8Y35.COUT     Topcyd                0.312   myAlu/add/Maddsub_out_cy[14]
                                                       M_myAlu_fout[14]_rt
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y36.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[14]
    SLICE_X8Y36.AMUX     Tcina                 0.220   N6
                                                       myAlu/add/Maddsub_out_xor<15>
    SLICE_X9Y33.C6       net (fanout=2)        0.868   M_myAlu_fout[15]
    SLICE_X9Y33.C        Tilo                  0.259   N0
                                                       M_myAlu_fout[15]_GND_1_o_equal_68_o<15>1
    SLICE_X10Y33.C6      net (fanout=4)        0.369   M_myAlu_fout[15]_GND_1_o_equal_68_o<15>1
    SLICE_X10Y33.C       Tilo                  0.235   Reset_OR_DriverANDClockEnable12
                                                       Mmux_M_dec_ctr_resetSignal1
    SLICE_X9Y30.B6       net (fanout=8)        0.781   M_dec_ctr_resetSignal
    SLICE_X9Y30.B        Tilo                  0.259   Reset_OR_DriverANDClockEnable10
                                                       Reset_OR_DriverANDClockEnable10
    SLICE_X8Y29.SR       net (fanout=2)        0.336   Reset_OR_DriverANDClockEnable10
    SLICE_X8Y29.CLK      Tsrck                 0.470   M_dec_ctr_digits[7]
                                                       dec_ctr/dctr_gen_0[1].dctr/M_val_q_3
    -------------------------------------------------  ---------------------------
    Total                                     19.263ns (7.868ns logic, 11.395ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack:                  0.680ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 (FF)
  Destination:          dec_ctr/dctr_gen_0[1].dctr/M_val_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.258ns (Levels of Logic = 19)
  Clock Path Skew:      -0.027ns (0.716 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 to dec_ctr/dctr_gen_0[1].dctr/M_val_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.AQ       Tcko                  0.430   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    SLICE_X8Y33.A6       net (fanout=18)       0.398   M_dec_ctr_digits[12]
    SLICE_X8Y33.AMUX     Topaa                 0.456   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.A1       net (fanout=7)        0.610   M_myAlu_fout[3]
    SLICE_X8Y33.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.BX       net (fanout=8)        0.820   M_myAlu_fout[4]
    SLICE_X8Y33.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.C1       net (fanout=9)        0.594   M_myAlu_fout[5]
    SLICE_X8Y33.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<5>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.D1       net (fanout=8)        0.652   M_myAlu_fout[6]
    SLICE_X8Y33.COUT     Topcyd                0.312   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<6>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[6]
    SLICE_X8Y34.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.A1       net (fanout=3)        0.597   M_myAlu_fout[7]
    SLICE_X8Y34.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<7>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.BX       net (fanout=3)        0.929   M_myAlu_fout[8]
    SLICE_X8Y34.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.C1       net (fanout=3)        0.577   M_myAlu_fout[9]
    SLICE_X8Y34.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<9>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.DX       net (fanout=3)        0.957   M_myAlu_fout[10]
    SLICE_X8Y34.COUT     Tdxcy                 0.109   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[10]
    SLICE_X8Y35.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.A1       net (fanout=3)        0.603   M_myAlu_fout[11]
    SLICE_X8Y35.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<11>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.BX       net (fanout=3)        1.118   M_myAlu_fout[12]
    SLICE_X8Y35.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.C1       net (fanout=3)        0.577   M_myAlu_fout[13]
    SLICE_X8Y35.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<13>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.D1       net (fanout=2)        0.629   M_myAlu_fout[14]
    SLICE_X8Y35.COUT     Topcyd                0.312   myAlu/add/Maddsub_out_cy[14]
                                                       M_myAlu_fout[14]_rt
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y36.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[14]
    SLICE_X8Y36.AMUX     Tcina                 0.220   N6
                                                       myAlu/add/Maddsub_out_xor<15>
    SLICE_X9Y33.C6       net (fanout=2)        0.868   M_myAlu_fout[15]
    SLICE_X9Y33.C        Tilo                  0.259   N0
                                                       M_myAlu_fout[15]_GND_1_o_equal_68_o<15>1
    SLICE_X10Y33.C6      net (fanout=4)        0.369   M_myAlu_fout[15]_GND_1_o_equal_68_o<15>1
    SLICE_X10Y33.C       Tilo                  0.235   Reset_OR_DriverANDClockEnable12
                                                       Mmux_M_dec_ctr_resetSignal1
    SLICE_X9Y30.B6       net (fanout=8)        0.781   M_dec_ctr_resetSignal
    SLICE_X9Y30.B        Tilo                  0.259   Reset_OR_DriverANDClockEnable10
                                                       Reset_OR_DriverANDClockEnable10
    SLICE_X8Y29.SR       net (fanout=2)        0.336   Reset_OR_DriverANDClockEnable10
    SLICE_X8Y29.CLK      Tsrck                 0.470   M_dec_ctr_digits[7]
                                                       dec_ctr/dctr_gen_0[1].dctr/M_val_q_3
    -------------------------------------------------  ---------------------------
    Total                                     19.258ns (7.834ns logic, 11.424ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack:                  0.684ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 (FF)
  Destination:          dec_ctr/dctr_gen_0[1].dctr/M_val_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.254ns (Levels of Logic = 19)
  Clock Path Skew:      -0.027ns (0.716 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 to dec_ctr/dctr_gen_0[1].dctr/M_val_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.AQ       Tcko                  0.430   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    SLICE_X8Y33.A6       net (fanout=18)       0.398   M_dec_ctr_digits[12]
    SLICE_X8Y33.AMUX     Topaa                 0.456   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.A1       net (fanout=7)        0.610   M_myAlu_fout[3]
    SLICE_X8Y33.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.B1       net (fanout=8)        0.594   M_myAlu_fout[4]
    SLICE_X8Y33.CMUX     Topbc                 0.650   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<4>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.C1       net (fanout=9)        0.594   M_myAlu_fout[5]
    SLICE_X8Y33.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<5>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.DX       net (fanout=8)        0.812   M_myAlu_fout[6]
    SLICE_X8Y33.COUT     Tdxcy                 0.109   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[6]
    SLICE_X8Y34.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.A1       net (fanout=3)        0.597   M_myAlu_fout[7]
    SLICE_X8Y34.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<7>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.BX       net (fanout=3)        0.929   M_myAlu_fout[8]
    SLICE_X8Y34.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.C1       net (fanout=3)        0.577   M_myAlu_fout[9]
    SLICE_X8Y34.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<9>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.DX       net (fanout=3)        0.957   M_myAlu_fout[10]
    SLICE_X8Y34.COUT     Tdxcy                 0.109   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[10]
    SLICE_X8Y35.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.A1       net (fanout=3)        0.603   M_myAlu_fout[11]
    SLICE_X8Y35.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<11>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.BX       net (fanout=3)        1.118   M_myAlu_fout[12]
    SLICE_X8Y35.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.C1       net (fanout=3)        0.577   M_myAlu_fout[13]
    SLICE_X8Y35.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<13>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.D1       net (fanout=2)        0.629   M_myAlu_fout[14]
    SLICE_X8Y35.COUT     Topcyd                0.312   myAlu/add/Maddsub_out_cy[14]
                                                       M_myAlu_fout[14]_rt
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y36.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[14]
    SLICE_X8Y36.AMUX     Tcina                 0.220   N6
                                                       myAlu/add/Maddsub_out_xor<15>
    SLICE_X9Y33.C6       net (fanout=2)        0.868   M_myAlu_fout[15]
    SLICE_X9Y33.C        Tilo                  0.259   N0
                                                       M_myAlu_fout[15]_GND_1_o_equal_68_o<15>1
    SLICE_X10Y33.C6      net (fanout=4)        0.369   M_myAlu_fout[15]_GND_1_o_equal_68_o<15>1
    SLICE_X10Y33.C       Tilo                  0.235   Reset_OR_DriverANDClockEnable12
                                                       Mmux_M_dec_ctr_resetSignal1
    SLICE_X9Y30.B6       net (fanout=8)        0.781   M_dec_ctr_resetSignal
    SLICE_X9Y30.B        Tilo                  0.259   Reset_OR_DriverANDClockEnable10
                                                       Reset_OR_DriverANDClockEnable10
    SLICE_X8Y29.SR       net (fanout=2)        0.336   Reset_OR_DriverANDClockEnable10
    SLICE_X8Y29.CLK      Tsrck                 0.461   M_dec_ctr_digits[7]
                                                       dec_ctr/dctr_gen_0[1].dctr/M_val_q_2
    -------------------------------------------------  ---------------------------
    Total                                     19.254ns (7.896ns logic, 11.358ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack:                  0.684ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 (FF)
  Destination:          dec_ctr/dctr_gen_0[1].dctr/M_val_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.254ns (Levels of Logic = 19)
  Clock Path Skew:      -0.027ns (0.716 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 to dec_ctr/dctr_gen_0[1].dctr/M_val_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.AQ       Tcko                  0.430   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    SLICE_X8Y33.A6       net (fanout=18)       0.398   M_dec_ctr_digits[12]
    SLICE_X8Y33.AMUX     Topaa                 0.456   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.A1       net (fanout=7)        0.610   M_myAlu_fout[3]
    SLICE_X8Y33.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.B1       net (fanout=8)        0.594   M_myAlu_fout[4]
    SLICE_X8Y33.CMUX     Topbc                 0.650   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<4>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.C1       net (fanout=9)        0.594   M_myAlu_fout[5]
    SLICE_X8Y33.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<5>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.D1       net (fanout=8)        0.652   M_myAlu_fout[6]
    SLICE_X8Y33.COUT     Topcyd                0.312   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<6>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[6]
    SLICE_X8Y34.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.AX       net (fanout=3)        0.794   M_myAlu_fout[7]
    SLICE_X8Y34.BMUX     Taxb                  0.292   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.BX       net (fanout=3)        0.929   M_myAlu_fout[8]
    SLICE_X8Y34.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.C1       net (fanout=3)        0.577   M_myAlu_fout[9]
    SLICE_X8Y34.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<9>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.DX       net (fanout=3)        0.957   M_myAlu_fout[10]
    SLICE_X8Y34.COUT     Tdxcy                 0.109   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[10]
    SLICE_X8Y35.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.A1       net (fanout=3)        0.603   M_myAlu_fout[11]
    SLICE_X8Y35.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<11>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.BX       net (fanout=3)        1.118   M_myAlu_fout[12]
    SLICE_X8Y35.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.C1       net (fanout=3)        0.577   M_myAlu_fout[13]
    SLICE_X8Y35.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<13>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.D1       net (fanout=2)        0.629   M_myAlu_fout[14]
    SLICE_X8Y35.COUT     Topcyd                0.312   myAlu/add/Maddsub_out_cy[14]
                                                       M_myAlu_fout[14]_rt
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y36.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[14]
    SLICE_X8Y36.AMUX     Tcina                 0.220   N6
                                                       myAlu/add/Maddsub_out_xor<15>
    SLICE_X9Y33.C6       net (fanout=2)        0.868   M_myAlu_fout[15]
    SLICE_X9Y33.C        Tilo                  0.259   N0
                                                       M_myAlu_fout[15]_GND_1_o_equal_68_o<15>1
    SLICE_X10Y33.C6      net (fanout=4)        0.369   M_myAlu_fout[15]_GND_1_o_equal_68_o<15>1
    SLICE_X10Y33.C       Tilo                  0.235   Reset_OR_DriverANDClockEnable12
                                                       Mmux_M_dec_ctr_resetSignal1
    SLICE_X9Y30.B6       net (fanout=8)        0.781   M_dec_ctr_resetSignal
    SLICE_X9Y30.B        Tilo                  0.259   Reset_OR_DriverANDClockEnable10
                                                       Reset_OR_DriverANDClockEnable10
    SLICE_X8Y29.SR       net (fanout=2)        0.336   Reset_OR_DriverANDClockEnable10
    SLICE_X8Y29.CLK      Tsrck                 0.461   M_dec_ctr_digits[7]
                                                       dec_ctr/dctr_gen_0[1].dctr/M_val_q_2
    -------------------------------------------------  ---------------------------
    Total                                     19.254ns (7.859ns logic, 11.395ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack:                  0.689ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 (FF)
  Destination:          dec_ctr/dctr_gen_0[1].dctr/M_val_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.249ns (Levels of Logic = 19)
  Clock Path Skew:      -0.027ns (0.716 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 to dec_ctr/dctr_gen_0[1].dctr/M_val_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.AQ       Tcko                  0.430   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    SLICE_X8Y33.A6       net (fanout=18)       0.398   M_dec_ctr_digits[12]
    SLICE_X8Y33.AMUX     Topaa                 0.456   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.A1       net (fanout=7)        0.610   M_myAlu_fout[3]
    SLICE_X8Y33.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.BX       net (fanout=8)        0.820   M_myAlu_fout[4]
    SLICE_X8Y33.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.C1       net (fanout=9)        0.594   M_myAlu_fout[5]
    SLICE_X8Y33.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<5>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.D1       net (fanout=8)        0.652   M_myAlu_fout[6]
    SLICE_X8Y33.COUT     Topcyd                0.312   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<6>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[6]
    SLICE_X8Y34.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.A1       net (fanout=3)        0.597   M_myAlu_fout[7]
    SLICE_X8Y34.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<7>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.BX       net (fanout=3)        0.929   M_myAlu_fout[8]
    SLICE_X8Y34.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.C1       net (fanout=3)        0.577   M_myAlu_fout[9]
    SLICE_X8Y34.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<9>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.DX       net (fanout=3)        0.957   M_myAlu_fout[10]
    SLICE_X8Y34.COUT     Tdxcy                 0.109   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[10]
    SLICE_X8Y35.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.A1       net (fanout=3)        0.603   M_myAlu_fout[11]
    SLICE_X8Y35.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<11>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.BX       net (fanout=3)        1.118   M_myAlu_fout[12]
    SLICE_X8Y35.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.C1       net (fanout=3)        0.577   M_myAlu_fout[13]
    SLICE_X8Y35.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<13>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.D1       net (fanout=2)        0.629   M_myAlu_fout[14]
    SLICE_X8Y35.COUT     Topcyd                0.312   myAlu/add/Maddsub_out_cy[14]
                                                       M_myAlu_fout[14]_rt
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y36.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[14]
    SLICE_X8Y36.AMUX     Tcina                 0.220   N6
                                                       myAlu/add/Maddsub_out_xor<15>
    SLICE_X9Y33.C6       net (fanout=2)        0.868   M_myAlu_fout[15]
    SLICE_X9Y33.C        Tilo                  0.259   N0
                                                       M_myAlu_fout[15]_GND_1_o_equal_68_o<15>1
    SLICE_X10Y33.C6      net (fanout=4)        0.369   M_myAlu_fout[15]_GND_1_o_equal_68_o<15>1
    SLICE_X10Y33.C       Tilo                  0.235   Reset_OR_DriverANDClockEnable12
                                                       Mmux_M_dec_ctr_resetSignal1
    SLICE_X9Y30.B6       net (fanout=8)        0.781   M_dec_ctr_resetSignal
    SLICE_X9Y30.B        Tilo                  0.259   Reset_OR_DriverANDClockEnable10
                                                       Reset_OR_DriverANDClockEnable10
    SLICE_X8Y29.SR       net (fanout=2)        0.336   Reset_OR_DriverANDClockEnable10
    SLICE_X8Y29.CLK      Tsrck                 0.461   M_dec_ctr_digits[7]
                                                       dec_ctr/dctr_gen_0[1].dctr/M_val_q_2
    -------------------------------------------------  ---------------------------
    Total                                     19.249ns (7.825ns logic, 11.424ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack:                  0.695ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 (FF)
  Destination:          dec_ctr/dctr_gen_0[1].dctr/M_val_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.243ns (Levels of Logic = 19)
  Clock Path Skew:      -0.027ns (0.716 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 to dec_ctr/dctr_gen_0[1].dctr/M_val_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.AQ       Tcko                  0.430   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    SLICE_X8Y33.A6       net (fanout=18)       0.398   M_dec_ctr_digits[12]
    SLICE_X8Y33.AMUX     Topaa                 0.456   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.A1       net (fanout=7)        0.610   M_myAlu_fout[3]
    SLICE_X8Y33.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.B1       net (fanout=8)        0.594   M_myAlu_fout[4]
    SLICE_X8Y33.CMUX     Topbc                 0.650   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<4>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.C1       net (fanout=9)        0.594   M_myAlu_fout[5]
    SLICE_X8Y33.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<5>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.D1       net (fanout=8)        0.652   M_myAlu_fout[6]
    SLICE_X8Y33.COUT     Topcyd                0.312   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<6>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[6]
    SLICE_X8Y34.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.AX       net (fanout=3)        0.794   M_myAlu_fout[7]
    SLICE_X8Y34.BMUX     Taxb                  0.292   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.BX       net (fanout=3)        0.929   M_myAlu_fout[8]
    SLICE_X8Y34.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.C1       net (fanout=3)        0.577   M_myAlu_fout[9]
    SLICE_X8Y34.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<9>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.DX       net (fanout=3)        0.957   M_myAlu_fout[10]
    SLICE_X8Y34.COUT     Tdxcy                 0.109   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[10]
    SLICE_X8Y35.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.A1       net (fanout=3)        0.603   M_myAlu_fout[11]
    SLICE_X8Y35.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<11>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.BX       net (fanout=3)        1.118   M_myAlu_fout[12]
    SLICE_X8Y35.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.C1       net (fanout=3)        0.577   M_myAlu_fout[13]
    SLICE_X8Y35.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<13>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.D1       net (fanout=2)        0.629   M_myAlu_fout[14]
    SLICE_X8Y35.COUT     Topcyd                0.312   myAlu/add/Maddsub_out_cy[14]
                                                       M_myAlu_fout[14]_rt
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y36.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[14]
    SLICE_X8Y36.AMUX     Tcina                 0.220   N6
                                                       myAlu/add/Maddsub_out_xor<15>
    SLICE_X9Y33.C6       net (fanout=2)        0.868   M_myAlu_fout[15]
    SLICE_X9Y33.C        Tilo                  0.259   N0
                                                       M_myAlu_fout[15]_GND_1_o_equal_68_o<15>1
    SLICE_X10Y33.C6      net (fanout=4)        0.369   M_myAlu_fout[15]_GND_1_o_equal_68_o<15>1
    SLICE_X10Y33.C       Tilo                  0.235   Reset_OR_DriverANDClockEnable12
                                                       Mmux_M_dec_ctr_resetSignal1
    SLICE_X9Y30.B6       net (fanout=8)        0.781   M_dec_ctr_resetSignal
    SLICE_X9Y30.B        Tilo                  0.259   Reset_OR_DriverANDClockEnable10
                                                       Reset_OR_DriverANDClockEnable10
    SLICE_X8Y29.SR       net (fanout=2)        0.336   Reset_OR_DriverANDClockEnable10
    SLICE_X8Y29.CLK      Tsrck                 0.450   M_dec_ctr_digits[7]
                                                       dec_ctr/dctr_gen_0[1].dctr/M_val_q_1
    -------------------------------------------------  ---------------------------
    Total                                     19.243ns (7.848ns logic, 11.395ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack:                  0.695ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 (FF)
  Destination:          dec_ctr/dctr_gen_0[1].dctr/M_val_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.243ns (Levels of Logic = 19)
  Clock Path Skew:      -0.027ns (0.716 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 to dec_ctr/dctr_gen_0[1].dctr/M_val_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.AQ       Tcko                  0.430   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    SLICE_X8Y33.A6       net (fanout=18)       0.398   M_dec_ctr_digits[12]
    SLICE_X8Y33.AMUX     Topaa                 0.456   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.A1       net (fanout=7)        0.610   M_myAlu_fout[3]
    SLICE_X8Y33.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.B1       net (fanout=8)        0.594   M_myAlu_fout[4]
    SLICE_X8Y33.CMUX     Topbc                 0.650   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<4>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.C1       net (fanout=9)        0.594   M_myAlu_fout[5]
    SLICE_X8Y33.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<5>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.DX       net (fanout=8)        0.812   M_myAlu_fout[6]
    SLICE_X8Y33.COUT     Tdxcy                 0.109   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[6]
    SLICE_X8Y34.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.A1       net (fanout=3)        0.597   M_myAlu_fout[7]
    SLICE_X8Y34.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<7>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.BX       net (fanout=3)        0.929   M_myAlu_fout[8]
    SLICE_X8Y34.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.C1       net (fanout=3)        0.577   M_myAlu_fout[9]
    SLICE_X8Y34.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<9>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.DX       net (fanout=3)        0.957   M_myAlu_fout[10]
    SLICE_X8Y34.COUT     Tdxcy                 0.109   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[10]
    SLICE_X8Y35.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.A1       net (fanout=3)        0.603   M_myAlu_fout[11]
    SLICE_X8Y35.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<11>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.BX       net (fanout=3)        1.118   M_myAlu_fout[12]
    SLICE_X8Y35.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.C1       net (fanout=3)        0.577   M_myAlu_fout[13]
    SLICE_X8Y35.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<13>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.D1       net (fanout=2)        0.629   M_myAlu_fout[14]
    SLICE_X8Y35.COUT     Topcyd                0.312   myAlu/add/Maddsub_out_cy[14]
                                                       M_myAlu_fout[14]_rt
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y36.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[14]
    SLICE_X8Y36.AMUX     Tcina                 0.220   N6
                                                       myAlu/add/Maddsub_out_xor<15>
    SLICE_X9Y33.C6       net (fanout=2)        0.868   M_myAlu_fout[15]
    SLICE_X9Y33.C        Tilo                  0.259   N0
                                                       M_myAlu_fout[15]_GND_1_o_equal_68_o<15>1
    SLICE_X10Y33.C6      net (fanout=4)        0.369   M_myAlu_fout[15]_GND_1_o_equal_68_o<15>1
    SLICE_X10Y33.C       Tilo                  0.235   Reset_OR_DriverANDClockEnable12
                                                       Mmux_M_dec_ctr_resetSignal1
    SLICE_X9Y30.B6       net (fanout=8)        0.781   M_dec_ctr_resetSignal
    SLICE_X9Y30.B        Tilo                  0.259   Reset_OR_DriverANDClockEnable10
                                                       Reset_OR_DriverANDClockEnable10
    SLICE_X8Y29.SR       net (fanout=2)        0.336   Reset_OR_DriverANDClockEnable10
    SLICE_X8Y29.CLK      Tsrck                 0.450   M_dec_ctr_digits[7]
                                                       dec_ctr/dctr_gen_0[1].dctr/M_val_q_1
    -------------------------------------------------  ---------------------------
    Total                                     19.243ns (7.885ns logic, 11.358ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack:                  0.695ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 (FF)
  Destination:          dec_ctr/dctr_gen_0[2].dctr/M_val_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.258ns (Levels of Logic = 19)
  Clock Path Skew:      -0.012ns (0.326 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 to dec_ctr/dctr_gen_0[2].dctr/M_val_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.AQ       Tcko                  0.430   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    SLICE_X8Y33.A6       net (fanout=18)       0.398   M_dec_ctr_digits[12]
    SLICE_X8Y33.AMUX     Topaa                 0.456   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.A1       net (fanout=7)        0.610   M_myAlu_fout[3]
    SLICE_X8Y33.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.B1       net (fanout=8)        0.594   M_myAlu_fout[4]
    SLICE_X8Y33.CMUX     Topbc                 0.650   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<4>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.C1       net (fanout=9)        0.594   M_myAlu_fout[5]
    SLICE_X8Y33.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<5>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.D1       net (fanout=8)        0.652   M_myAlu_fout[6]
    SLICE_X8Y33.COUT     Topcyd                0.312   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<6>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[6]
    SLICE_X8Y34.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.A1       net (fanout=3)        0.597   M_myAlu_fout[7]
    SLICE_X8Y34.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<7>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.BX       net (fanout=3)        0.929   M_myAlu_fout[8]
    SLICE_X8Y34.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.C1       net (fanout=3)        0.577   M_myAlu_fout[9]
    SLICE_X8Y34.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<9>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.DX       net (fanout=3)        0.957   M_myAlu_fout[10]
    SLICE_X8Y34.COUT     Tdxcy                 0.109   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[10]
    SLICE_X8Y35.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.A1       net (fanout=3)        0.603   M_myAlu_fout[11]
    SLICE_X8Y35.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<11>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.BX       net (fanout=3)        1.118   M_myAlu_fout[12]
    SLICE_X8Y35.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.C1       net (fanout=3)        0.577   M_myAlu_fout[13]
    SLICE_X8Y35.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<13>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.D1       net (fanout=2)        0.629   M_myAlu_fout[14]
    SLICE_X8Y35.COUT     Topcyd                0.312   myAlu/add/Maddsub_out_cy[14]
                                                       M_myAlu_fout[14]_rt
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y36.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[14]
    SLICE_X8Y36.AMUX     Tcina                 0.220   N6
                                                       myAlu/add/Maddsub_out_xor<15>
    SLICE_X9Y33.C6       net (fanout=2)        0.868   M_myAlu_fout[15]
    SLICE_X9Y33.C        Tilo                  0.259   N0
                                                       M_myAlu_fout[15]_GND_1_o_equal_68_o<15>1
    SLICE_X10Y33.C6      net (fanout=4)        0.369   M_myAlu_fout[15]_GND_1_o_equal_68_o<15>1
    SLICE_X10Y33.C       Tilo                  0.235   Reset_OR_DriverANDClockEnable12
                                                       Mmux_M_dec_ctr_resetSignal1
    SLICE_X6Y35.A6       net (fanout=8)        0.680   M_dec_ctr_resetSignal
    SLICE_X6Y35.A        Tilo                  0.235   N8
                                                       Reset_OR_DriverANDClockEnable4
    SLICE_X6Y36.SR       net (fanout=2)        0.454   Reset_OR_DriverANDClockEnable4
    SLICE_X6Y36.CLK      Tsrck                 0.429   M_dec_ctr_digits[11]
                                                       dec_ctr/dctr_gen_0[2].dctr/M_val_q_1
    -------------------------------------------------  ---------------------------
    Total                                     19.258ns (8.043ns logic, 11.215ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack:                  0.696ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 (FF)
  Destination:          dec_ctr/dctr_gen_0[1].dctr/M_val_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.242ns (Levels of Logic = 19)
  Clock Path Skew:      -0.027ns (0.716 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 to dec_ctr/dctr_gen_0[1].dctr/M_val_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.AQ       Tcko                  0.430   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    SLICE_X8Y33.A6       net (fanout=18)       0.398   M_dec_ctr_digits[12]
    SLICE_X8Y33.AMUX     Topaa                 0.456   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.A1       net (fanout=7)        0.610   M_myAlu_fout[3]
    SLICE_X8Y33.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.B1       net (fanout=8)        0.594   M_myAlu_fout[4]
    SLICE_X8Y33.CMUX     Topbc                 0.650   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<4>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.C1       net (fanout=9)        0.594   M_myAlu_fout[5]
    SLICE_X8Y33.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<5>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.D1       net (fanout=8)        0.652   M_myAlu_fout[6]
    SLICE_X8Y33.COUT     Topcyd                0.312   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<6>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[6]
    SLICE_X8Y34.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.A1       net (fanout=3)        0.597   M_myAlu_fout[7]
    SLICE_X8Y34.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<7>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.BX       net (fanout=3)        0.929   M_myAlu_fout[8]
    SLICE_X8Y34.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.C1       net (fanout=3)        0.577   M_myAlu_fout[9]
    SLICE_X8Y34.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<9>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.DX       net (fanout=3)        0.957   M_myAlu_fout[10]
    SLICE_X8Y34.COUT     Tdxcy                 0.109   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[10]
    SLICE_X8Y35.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.A1       net (fanout=3)        0.603   M_myAlu_fout[11]
    SLICE_X8Y35.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<11>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.BX       net (fanout=3)        1.118   M_myAlu_fout[12]
    SLICE_X8Y35.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.CX       net (fanout=3)        0.716   M_myAlu_fout[13]
    SLICE_X8Y35.DMUX     Tcxd                  0.333   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.D1       net (fanout=2)        0.629   M_myAlu_fout[14]
    SLICE_X8Y35.COUT     Topcyd                0.312   myAlu/add/Maddsub_out_cy[14]
                                                       M_myAlu_fout[14]_rt
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y36.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[14]
    SLICE_X8Y36.AMUX     Tcina                 0.220   N6
                                                       myAlu/add/Maddsub_out_xor<15>
    SLICE_X9Y33.C6       net (fanout=2)        0.868   M_myAlu_fout[15]
    SLICE_X9Y33.C        Tilo                  0.259   N0
                                                       M_myAlu_fout[15]_GND_1_o_equal_68_o<15>1
    SLICE_X10Y33.C6      net (fanout=4)        0.369   M_myAlu_fout[15]_GND_1_o_equal_68_o<15>1
    SLICE_X10Y33.C       Tilo                  0.235   Reset_OR_DriverANDClockEnable12
                                                       Mmux_M_dec_ctr_resetSignal1
    SLICE_X9Y30.B6       net (fanout=8)        0.781   M_dec_ctr_resetSignal
    SLICE_X9Y30.B        Tilo                  0.259   Reset_OR_DriverANDClockEnable10
                                                       Reset_OR_DriverANDClockEnable10
    SLICE_X8Y29.SR       net (fanout=2)        0.336   Reset_OR_DriverANDClockEnable10
    SLICE_X8Y29.CLK      Tsrck                 0.470   M_dec_ctr_digits[7]
                                                       dec_ctr/dctr_gen_0[1].dctr/M_val_q_3
    -------------------------------------------------  ---------------------------
    Total                                     19.242ns (7.905ns logic, 11.337ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack:                  0.696ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 (FF)
  Destination:          dec_ctr/dctr_gen_0[1].dctr/M_val_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.242ns (Levels of Logic = 19)
  Clock Path Skew:      -0.027ns (0.716 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 to dec_ctr/dctr_gen_0[1].dctr/M_val_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.AQ       Tcko                  0.430   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    SLICE_X8Y33.A6       net (fanout=18)       0.398   M_dec_ctr_digits[12]
    SLICE_X8Y33.AMUX     Topaa                 0.456   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.A1       net (fanout=7)        0.610   M_myAlu_fout[3]
    SLICE_X8Y33.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.B1       net (fanout=8)        0.594   M_myAlu_fout[4]
    SLICE_X8Y33.CMUX     Topbc                 0.650   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<4>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.C1       net (fanout=9)        0.594   M_myAlu_fout[5]
    SLICE_X8Y33.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<5>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.D1       net (fanout=8)        0.652   M_myAlu_fout[6]
    SLICE_X8Y33.COUT     Topcyd                0.312   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<6>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[6]
    SLICE_X8Y34.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.A1       net (fanout=3)        0.597   M_myAlu_fout[7]
    SLICE_X8Y34.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<7>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.BX       net (fanout=3)        0.929   M_myAlu_fout[8]
    SLICE_X8Y34.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.CX       net (fanout=3)        0.716   M_myAlu_fout[9]
    SLICE_X8Y34.DMUX     Tcxd                  0.333   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.DX       net (fanout=3)        0.957   M_myAlu_fout[10]
    SLICE_X8Y34.COUT     Tdxcy                 0.109   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[10]
    SLICE_X8Y35.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.A1       net (fanout=3)        0.603   M_myAlu_fout[11]
    SLICE_X8Y35.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<11>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.BX       net (fanout=3)        1.118   M_myAlu_fout[12]
    SLICE_X8Y35.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.C1       net (fanout=3)        0.577   M_myAlu_fout[13]
    SLICE_X8Y35.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<13>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.D1       net (fanout=2)        0.629   M_myAlu_fout[14]
    SLICE_X8Y35.COUT     Topcyd                0.312   myAlu/add/Maddsub_out_cy[14]
                                                       M_myAlu_fout[14]_rt
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y36.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[14]
    SLICE_X8Y36.AMUX     Tcina                 0.220   N6
                                                       myAlu/add/Maddsub_out_xor<15>
    SLICE_X9Y33.C6       net (fanout=2)        0.868   M_myAlu_fout[15]
    SLICE_X9Y33.C        Tilo                  0.259   N0
                                                       M_myAlu_fout[15]_GND_1_o_equal_68_o<15>1
    SLICE_X10Y33.C6      net (fanout=4)        0.369   M_myAlu_fout[15]_GND_1_o_equal_68_o<15>1
    SLICE_X10Y33.C       Tilo                  0.235   Reset_OR_DriverANDClockEnable12
                                                       Mmux_M_dec_ctr_resetSignal1
    SLICE_X9Y30.B6       net (fanout=8)        0.781   M_dec_ctr_resetSignal
    SLICE_X9Y30.B        Tilo                  0.259   Reset_OR_DriverANDClockEnable10
                                                       Reset_OR_DriverANDClockEnable10
    SLICE_X8Y29.SR       net (fanout=2)        0.336   Reset_OR_DriverANDClockEnable10
    SLICE_X8Y29.CLK      Tsrck                 0.470   M_dec_ctr_digits[7]
                                                       dec_ctr/dctr_gen_0[1].dctr/M_val_q_3
    -------------------------------------------------  ---------------------------
    Total                                     19.242ns (7.905ns logic, 11.337ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack:                  0.697ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 (FF)
  Destination:          dec_ctr/dctr_gen_0[1].dctr/M_val_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.241ns (Levels of Logic = 19)
  Clock Path Skew:      -0.027ns (0.716 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 to dec_ctr/dctr_gen_0[1].dctr/M_val_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.AQ       Tcko                  0.430   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    SLICE_X8Y33.A6       net (fanout=18)       0.398   M_dec_ctr_digits[12]
    SLICE_X8Y33.AMUX     Topaa                 0.456   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.A1       net (fanout=7)        0.610   M_myAlu_fout[3]
    SLICE_X8Y33.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.B1       net (fanout=8)        0.594   M_myAlu_fout[4]
    SLICE_X8Y33.CMUX     Topbc                 0.650   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<4>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.CX       net (fanout=9)        0.732   M_myAlu_fout[5]
    SLICE_X8Y33.DMUX     Tcxd                  0.333   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.D1       net (fanout=8)        0.652   M_myAlu_fout[6]
    SLICE_X8Y33.COUT     Topcyd                0.312   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<6>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[6]
    SLICE_X8Y34.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.A1       net (fanout=3)        0.597   M_myAlu_fout[7]
    SLICE_X8Y34.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<7>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.BX       net (fanout=3)        0.929   M_myAlu_fout[8]
    SLICE_X8Y34.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.C1       net (fanout=3)        0.577   M_myAlu_fout[9]
    SLICE_X8Y34.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<9>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.DX       net (fanout=3)        0.957   M_myAlu_fout[10]
    SLICE_X8Y34.COUT     Tdxcy                 0.109   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[10]
    SLICE_X8Y35.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.A1       net (fanout=3)        0.603   M_myAlu_fout[11]
    SLICE_X8Y35.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<11>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.BX       net (fanout=3)        1.118   M_myAlu_fout[12]
    SLICE_X8Y35.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.C1       net (fanout=3)        0.577   M_myAlu_fout[13]
    SLICE_X8Y35.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<13>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.D1       net (fanout=2)        0.629   M_myAlu_fout[14]
    SLICE_X8Y35.COUT     Topcyd                0.312   myAlu/add/Maddsub_out_cy[14]
                                                       M_myAlu_fout[14]_rt
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y36.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[14]
    SLICE_X8Y36.AMUX     Tcina                 0.220   N6
                                                       myAlu/add/Maddsub_out_xor<15>
    SLICE_X9Y33.C6       net (fanout=2)        0.868   M_myAlu_fout[15]
    SLICE_X9Y33.C        Tilo                  0.259   N0
                                                       M_myAlu_fout[15]_GND_1_o_equal_68_o<15>1
    SLICE_X10Y33.C6      net (fanout=4)        0.369   M_myAlu_fout[15]_GND_1_o_equal_68_o<15>1
    SLICE_X10Y33.C       Tilo                  0.235   Reset_OR_DriverANDClockEnable12
                                                       Mmux_M_dec_ctr_resetSignal1
    SLICE_X9Y30.B6       net (fanout=8)        0.781   M_dec_ctr_resetSignal
    SLICE_X9Y30.B        Tilo                  0.259   Reset_OR_DriverANDClockEnable10
                                                       Reset_OR_DriverANDClockEnable10
    SLICE_X8Y29.SR       net (fanout=2)        0.336   Reset_OR_DriverANDClockEnable10
    SLICE_X8Y29.CLK      Tsrck                 0.470   M_dec_ctr_digits[7]
                                                       dec_ctr/dctr_gen_0[1].dctr/M_val_q_3
    -------------------------------------------------  ---------------------------
    Total                                     19.241ns (7.905ns logic, 11.336ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack:                  0.700ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 (FF)
  Destination:          dec_ctr/dctr_gen_0[1].dctr/M_val_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.238ns (Levels of Logic = 19)
  Clock Path Skew:      -0.027ns (0.716 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 to dec_ctr/dctr_gen_0[1].dctr/M_val_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.AQ       Tcko                  0.430   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    SLICE_X8Y33.A6       net (fanout=18)       0.398   M_dec_ctr_digits[12]
    SLICE_X8Y33.AMUX     Topaa                 0.456   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.A1       net (fanout=7)        0.610   M_myAlu_fout[3]
    SLICE_X8Y33.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.BX       net (fanout=8)        0.820   M_myAlu_fout[4]
    SLICE_X8Y33.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.C1       net (fanout=9)        0.594   M_myAlu_fout[5]
    SLICE_X8Y33.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<5>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.D1       net (fanout=8)        0.652   M_myAlu_fout[6]
    SLICE_X8Y33.COUT     Topcyd                0.312   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<6>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[6]
    SLICE_X8Y34.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.A1       net (fanout=3)        0.597   M_myAlu_fout[7]
    SLICE_X8Y34.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<7>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.BX       net (fanout=3)        0.929   M_myAlu_fout[8]
    SLICE_X8Y34.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.C1       net (fanout=3)        0.577   M_myAlu_fout[9]
    SLICE_X8Y34.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<9>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.DX       net (fanout=3)        0.957   M_myAlu_fout[10]
    SLICE_X8Y34.COUT     Tdxcy                 0.109   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[10]
    SLICE_X8Y35.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.A1       net (fanout=3)        0.603   M_myAlu_fout[11]
    SLICE_X8Y35.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<11>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.BX       net (fanout=3)        1.118   M_myAlu_fout[12]
    SLICE_X8Y35.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.C1       net (fanout=3)        0.577   M_myAlu_fout[13]
    SLICE_X8Y35.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<13>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.D1       net (fanout=2)        0.629   M_myAlu_fout[14]
    SLICE_X8Y35.COUT     Topcyd                0.312   myAlu/add/Maddsub_out_cy[14]
                                                       M_myAlu_fout[14]_rt
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y36.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[14]
    SLICE_X8Y36.AMUX     Tcina                 0.220   N6
                                                       myAlu/add/Maddsub_out_xor<15>
    SLICE_X9Y33.C6       net (fanout=2)        0.868   M_myAlu_fout[15]
    SLICE_X9Y33.C        Tilo                  0.259   N0
                                                       M_myAlu_fout[15]_GND_1_o_equal_68_o<15>1
    SLICE_X10Y33.C6      net (fanout=4)        0.369   M_myAlu_fout[15]_GND_1_o_equal_68_o<15>1
    SLICE_X10Y33.C       Tilo                  0.235   Reset_OR_DriverANDClockEnable12
                                                       Mmux_M_dec_ctr_resetSignal1
    SLICE_X9Y30.B6       net (fanout=8)        0.781   M_dec_ctr_resetSignal
    SLICE_X9Y30.B        Tilo                  0.259   Reset_OR_DriverANDClockEnable10
                                                       Reset_OR_DriverANDClockEnable10
    SLICE_X8Y29.SR       net (fanout=2)        0.336   Reset_OR_DriverANDClockEnable10
    SLICE_X8Y29.CLK      Tsrck                 0.450   M_dec_ctr_digits[7]
                                                       dec_ctr/dctr_gen_0[1].dctr/M_val_q_1
    -------------------------------------------------  ---------------------------
    Total                                     19.238ns (7.814ns logic, 11.424ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack:                  0.705ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 (FF)
  Destination:          dec_ctr/dctr_gen_0[1].dctr/M_val_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.233ns (Levels of Logic = 19)
  Clock Path Skew:      -0.027ns (0.716 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 to dec_ctr/dctr_gen_0[1].dctr/M_val_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.AQ       Tcko                  0.430   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    SLICE_X8Y33.A6       net (fanout=18)       0.398   M_dec_ctr_digits[12]
    SLICE_X8Y33.AMUX     Topaa                 0.456   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.A1       net (fanout=7)        0.610   M_myAlu_fout[3]
    SLICE_X8Y33.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.B1       net (fanout=8)        0.594   M_myAlu_fout[4]
    SLICE_X8Y33.CMUX     Topbc                 0.650   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<4>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.C1       net (fanout=9)        0.594   M_myAlu_fout[5]
    SLICE_X8Y33.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<5>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.D1       net (fanout=8)        0.652   M_myAlu_fout[6]
    SLICE_X8Y33.COUT     Topcyd                0.312   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<6>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[6]
    SLICE_X8Y34.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.A1       net (fanout=3)        0.597   M_myAlu_fout[7]
    SLICE_X8Y34.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<7>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.BX       net (fanout=3)        0.929   M_myAlu_fout[8]
    SLICE_X8Y34.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.CX       net (fanout=3)        0.716   M_myAlu_fout[9]
    SLICE_X8Y34.DMUX     Tcxd                  0.333   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.DX       net (fanout=3)        0.957   M_myAlu_fout[10]
    SLICE_X8Y34.COUT     Tdxcy                 0.109   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[10]
    SLICE_X8Y35.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.A1       net (fanout=3)        0.603   M_myAlu_fout[11]
    SLICE_X8Y35.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<11>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.BX       net (fanout=3)        1.118   M_myAlu_fout[12]
    SLICE_X8Y35.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.C1       net (fanout=3)        0.577   M_myAlu_fout[13]
    SLICE_X8Y35.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<13>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.D1       net (fanout=2)        0.629   M_myAlu_fout[14]
    SLICE_X8Y35.COUT     Topcyd                0.312   myAlu/add/Maddsub_out_cy[14]
                                                       M_myAlu_fout[14]_rt
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y36.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[14]
    SLICE_X8Y36.AMUX     Tcina                 0.220   N6
                                                       myAlu/add/Maddsub_out_xor<15>
    SLICE_X9Y33.C6       net (fanout=2)        0.868   M_myAlu_fout[15]
    SLICE_X9Y33.C        Tilo                  0.259   N0
                                                       M_myAlu_fout[15]_GND_1_o_equal_68_o<15>1
    SLICE_X10Y33.C6      net (fanout=4)        0.369   M_myAlu_fout[15]_GND_1_o_equal_68_o<15>1
    SLICE_X10Y33.C       Tilo                  0.235   Reset_OR_DriverANDClockEnable12
                                                       Mmux_M_dec_ctr_resetSignal1
    SLICE_X9Y30.B6       net (fanout=8)        0.781   M_dec_ctr_resetSignal
    SLICE_X9Y30.B        Tilo                  0.259   Reset_OR_DriverANDClockEnable10
                                                       Reset_OR_DriverANDClockEnable10
    SLICE_X8Y29.SR       net (fanout=2)        0.336   Reset_OR_DriverANDClockEnable10
    SLICE_X8Y29.CLK      Tsrck                 0.461   M_dec_ctr_digits[7]
                                                       dec_ctr/dctr_gen_0[1].dctr/M_val_q_2
    -------------------------------------------------  ---------------------------
    Total                                     19.233ns (7.896ns logic, 11.337ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack:                  0.705ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 (FF)
  Destination:          dec_ctr/dctr_gen_0[1].dctr/M_val_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.233ns (Levels of Logic = 19)
  Clock Path Skew:      -0.027ns (0.716 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 to dec_ctr/dctr_gen_0[1].dctr/M_val_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.AQ       Tcko                  0.430   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    SLICE_X8Y33.A6       net (fanout=18)       0.398   M_dec_ctr_digits[12]
    SLICE_X8Y33.AMUX     Topaa                 0.456   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.A1       net (fanout=7)        0.610   M_myAlu_fout[3]
    SLICE_X8Y33.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.B1       net (fanout=8)        0.594   M_myAlu_fout[4]
    SLICE_X8Y33.CMUX     Topbc                 0.650   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<4>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.C1       net (fanout=9)        0.594   M_myAlu_fout[5]
    SLICE_X8Y33.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<5>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.D1       net (fanout=8)        0.652   M_myAlu_fout[6]
    SLICE_X8Y33.COUT     Topcyd                0.312   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<6>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[6]
    SLICE_X8Y34.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.A1       net (fanout=3)        0.597   M_myAlu_fout[7]
    SLICE_X8Y34.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<7>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.BX       net (fanout=3)        0.929   M_myAlu_fout[8]
    SLICE_X8Y34.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.C1       net (fanout=3)        0.577   M_myAlu_fout[9]
    SLICE_X8Y34.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<9>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.DX       net (fanout=3)        0.957   M_myAlu_fout[10]
    SLICE_X8Y34.COUT     Tdxcy                 0.109   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[10]
    SLICE_X8Y35.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.A1       net (fanout=3)        0.603   M_myAlu_fout[11]
    SLICE_X8Y35.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<11>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.BX       net (fanout=3)        1.118   M_myAlu_fout[12]
    SLICE_X8Y35.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.CX       net (fanout=3)        0.716   M_myAlu_fout[13]
    SLICE_X8Y35.DMUX     Tcxd                  0.333   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.D1       net (fanout=2)        0.629   M_myAlu_fout[14]
    SLICE_X8Y35.COUT     Topcyd                0.312   myAlu/add/Maddsub_out_cy[14]
                                                       M_myAlu_fout[14]_rt
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y36.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[14]
    SLICE_X8Y36.AMUX     Tcina                 0.220   N6
                                                       myAlu/add/Maddsub_out_xor<15>
    SLICE_X9Y33.C6       net (fanout=2)        0.868   M_myAlu_fout[15]
    SLICE_X9Y33.C        Tilo                  0.259   N0
                                                       M_myAlu_fout[15]_GND_1_o_equal_68_o<15>1
    SLICE_X10Y33.C6      net (fanout=4)        0.369   M_myAlu_fout[15]_GND_1_o_equal_68_o<15>1
    SLICE_X10Y33.C       Tilo                  0.235   Reset_OR_DriverANDClockEnable12
                                                       Mmux_M_dec_ctr_resetSignal1
    SLICE_X9Y30.B6       net (fanout=8)        0.781   M_dec_ctr_resetSignal
    SLICE_X9Y30.B        Tilo                  0.259   Reset_OR_DriverANDClockEnable10
                                                       Reset_OR_DriverANDClockEnable10
    SLICE_X8Y29.SR       net (fanout=2)        0.336   Reset_OR_DriverANDClockEnable10
    SLICE_X8Y29.CLK      Tsrck                 0.461   M_dec_ctr_digits[7]
                                                       dec_ctr/dctr_gen_0[1].dctr/M_val_q_2
    -------------------------------------------------  ---------------------------
    Total                                     19.233ns (7.896ns logic, 11.337ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack:                  0.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 (FF)
  Destination:          dec_ctr/dctr_gen_0[1].dctr/M_val_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.232ns (Levels of Logic = 19)
  Clock Path Skew:      -0.027ns (0.716 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 to dec_ctr/dctr_gen_0[1].dctr/M_val_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.AQ       Tcko                  0.430   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    SLICE_X8Y33.A6       net (fanout=18)       0.398   M_dec_ctr_digits[12]
    SLICE_X8Y33.AMUX     Topaa                 0.456   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.A1       net (fanout=7)        0.610   M_myAlu_fout[3]
    SLICE_X8Y33.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.B1       net (fanout=8)        0.594   M_myAlu_fout[4]
    SLICE_X8Y33.CMUX     Topbc                 0.650   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<4>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.CX       net (fanout=9)        0.732   M_myAlu_fout[5]
    SLICE_X8Y33.DMUX     Tcxd                  0.333   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.D1       net (fanout=8)        0.652   M_myAlu_fout[6]
    SLICE_X8Y33.COUT     Topcyd                0.312   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<6>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[6]
    SLICE_X8Y34.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.A1       net (fanout=3)        0.597   M_myAlu_fout[7]
    SLICE_X8Y34.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<7>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.BX       net (fanout=3)        0.929   M_myAlu_fout[8]
    SLICE_X8Y34.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.C1       net (fanout=3)        0.577   M_myAlu_fout[9]
    SLICE_X8Y34.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<9>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.DX       net (fanout=3)        0.957   M_myAlu_fout[10]
    SLICE_X8Y34.COUT     Tdxcy                 0.109   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[10]
    SLICE_X8Y35.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.A1       net (fanout=3)        0.603   M_myAlu_fout[11]
    SLICE_X8Y35.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<11>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.BX       net (fanout=3)        1.118   M_myAlu_fout[12]
    SLICE_X8Y35.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.C1       net (fanout=3)        0.577   M_myAlu_fout[13]
    SLICE_X8Y35.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<13>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.D1       net (fanout=2)        0.629   M_myAlu_fout[14]
    SLICE_X8Y35.COUT     Topcyd                0.312   myAlu/add/Maddsub_out_cy[14]
                                                       M_myAlu_fout[14]_rt
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y36.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[14]
    SLICE_X8Y36.AMUX     Tcina                 0.220   N6
                                                       myAlu/add/Maddsub_out_xor<15>
    SLICE_X9Y33.C6       net (fanout=2)        0.868   M_myAlu_fout[15]
    SLICE_X9Y33.C        Tilo                  0.259   N0
                                                       M_myAlu_fout[15]_GND_1_o_equal_68_o<15>1
    SLICE_X10Y33.C6      net (fanout=4)        0.369   M_myAlu_fout[15]_GND_1_o_equal_68_o<15>1
    SLICE_X10Y33.C       Tilo                  0.235   Reset_OR_DriverANDClockEnable12
                                                       Mmux_M_dec_ctr_resetSignal1
    SLICE_X9Y30.B6       net (fanout=8)        0.781   M_dec_ctr_resetSignal
    SLICE_X9Y30.B        Tilo                  0.259   Reset_OR_DriverANDClockEnable10
                                                       Reset_OR_DriverANDClockEnable10
    SLICE_X8Y29.SR       net (fanout=2)        0.336   Reset_OR_DriverANDClockEnable10
    SLICE_X8Y29.CLK      Tsrck                 0.461   M_dec_ctr_digits[7]
                                                       dec_ctr/dctr_gen_0[1].dctr/M_val_q_2
    -------------------------------------------------  ---------------------------
    Total                                     19.232ns (7.896ns logic, 11.336ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack:                  0.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 (FF)
  Destination:          dec_ctr/dctr_gen_0[2].dctr/M_val_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.247ns (Levels of Logic = 19)
  Clock Path Skew:      -0.012ns (0.326 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 to dec_ctr/dctr_gen_0[2].dctr/M_val_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.AQ       Tcko                  0.430   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    SLICE_X8Y33.A6       net (fanout=18)       0.398   M_dec_ctr_digits[12]
    SLICE_X8Y33.AMUX     Topaa                 0.456   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.A1       net (fanout=7)        0.610   M_myAlu_fout[3]
    SLICE_X8Y33.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.B1       net (fanout=8)        0.594   M_myAlu_fout[4]
    SLICE_X8Y33.CMUX     Topbc                 0.650   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<4>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.C1       net (fanout=9)        0.594   M_myAlu_fout[5]
    SLICE_X8Y33.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<5>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.D1       net (fanout=8)        0.652   M_myAlu_fout[6]
    SLICE_X8Y33.COUT     Topcyd                0.312   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<6>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[6]
    SLICE_X8Y34.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.A1       net (fanout=3)        0.597   M_myAlu_fout[7]
    SLICE_X8Y34.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<7>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.BX       net (fanout=3)        0.929   M_myAlu_fout[8]
    SLICE_X8Y34.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.C1       net (fanout=3)        0.577   M_myAlu_fout[9]
    SLICE_X8Y34.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<9>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.DX       net (fanout=3)        0.957   M_myAlu_fout[10]
    SLICE_X8Y34.COUT     Tdxcy                 0.109   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[10]
    SLICE_X8Y35.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.A1       net (fanout=3)        0.603   M_myAlu_fout[11]
    SLICE_X8Y35.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<11>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.BX       net (fanout=3)        1.118   M_myAlu_fout[12]
    SLICE_X8Y35.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.C1       net (fanout=3)        0.577   M_myAlu_fout[13]
    SLICE_X8Y35.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<13>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.D1       net (fanout=2)        0.629   M_myAlu_fout[14]
    SLICE_X8Y35.COUT     Topcyd                0.312   myAlu/add/Maddsub_out_cy[14]
                                                       M_myAlu_fout[14]_rt
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y36.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[14]
    SLICE_X8Y36.AMUX     Tcina                 0.220   N6
                                                       myAlu/add/Maddsub_out_xor<15>
    SLICE_X9Y33.C6       net (fanout=2)        0.868   M_myAlu_fout[15]
    SLICE_X9Y33.C        Tilo                  0.259   N0
                                                       M_myAlu_fout[15]_GND_1_o_equal_68_o<15>1
    SLICE_X10Y33.C6      net (fanout=4)        0.369   M_myAlu_fout[15]_GND_1_o_equal_68_o<15>1
    SLICE_X10Y33.C       Tilo                  0.235   Reset_OR_DriverANDClockEnable12
                                                       Mmux_M_dec_ctr_resetSignal1
    SLICE_X6Y35.A6       net (fanout=8)        0.680   M_dec_ctr_resetSignal
    SLICE_X6Y35.A        Tilo                  0.235   N8
                                                       Reset_OR_DriverANDClockEnable4
    SLICE_X6Y36.SR       net (fanout=2)        0.454   Reset_OR_DriverANDClockEnable4
    SLICE_X6Y36.CLK      Tsrck                 0.418   M_dec_ctr_digits[11]
                                                       dec_ctr/dctr_gen_0[2].dctr/M_val_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.247ns (8.032ns logic, 11.215ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack:                  0.713ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 (FF)
  Destination:          Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.232ns (Levels of Logic = 19)
  Clock Path Skew:      -0.020ns (0.723 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 to Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.AQ       Tcko                  0.430   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    SLICE_X8Y33.A6       net (fanout=18)       0.398   M_dec_ctr_digits[12]
    SLICE_X8Y33.AMUX     Topaa                 0.456   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.A1       net (fanout=7)        0.610   M_myAlu_fout[3]
    SLICE_X8Y33.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.B1       net (fanout=8)        0.594   M_myAlu_fout[4]
    SLICE_X8Y33.CMUX     Topbc                 0.650   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<4>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.C1       net (fanout=9)        0.594   M_myAlu_fout[5]
    SLICE_X8Y33.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<5>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.D1       net (fanout=8)        0.652   M_myAlu_fout[6]
    SLICE_X8Y33.COUT     Topcyd                0.312   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<6>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[6]
    SLICE_X8Y34.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.A1       net (fanout=3)        0.597   M_myAlu_fout[7]
    SLICE_X8Y34.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<7>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.BX       net (fanout=3)        0.929   M_myAlu_fout[8]
    SLICE_X8Y34.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.C1       net (fanout=3)        0.577   M_myAlu_fout[9]
    SLICE_X8Y34.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<9>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.DX       net (fanout=3)        0.957   M_myAlu_fout[10]
    SLICE_X8Y34.COUT     Tdxcy                 0.109   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[10]
    SLICE_X8Y35.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.A1       net (fanout=3)        0.603   M_myAlu_fout[11]
    SLICE_X8Y35.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<11>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.BX       net (fanout=3)        1.118   M_myAlu_fout[12]
    SLICE_X8Y35.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.C1       net (fanout=3)        0.577   M_myAlu_fout[13]
    SLICE_X8Y35.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<13>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.D1       net (fanout=2)        0.629   M_myAlu_fout[14]
    SLICE_X8Y35.COUT     Topcyd                0.312   myAlu/add/Maddsub_out_cy[14]
                                                       M_myAlu_fout[14]_rt
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y36.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[14]
    SLICE_X8Y36.AMUX     Tcina                 0.220   N6
                                                       myAlu/add/Maddsub_out_xor<15>
    SLICE_X9Y33.C6       net (fanout=2)        0.868   M_myAlu_fout[15]
    SLICE_X9Y33.C        Tilo                  0.259   N0
                                                       M_myAlu_fout[15]_GND_1_o_equal_68_o<15>1
    SLICE_X10Y33.C6      net (fanout=4)        0.369   M_myAlu_fout[15]_GND_1_o_equal_68_o<15>1
    SLICE_X10Y33.C       Tilo                  0.235   Reset_OR_DriverANDClockEnable12
                                                       Mmux_M_dec_ctr_resetSignal1
    SLICE_X9Y30.B6       net (fanout=8)        0.781   M_dec_ctr_resetSignal
    SLICE_X9Y30.B        Tilo                  0.259   Reset_OR_DriverANDClockEnable10
                                                       Reset_OR_DriverANDClockEnable10
    DSP48_X0Y7.RSTB      net (fanout=2)        0.583   Reset_OR_DriverANDClockEnable10
    DSP48_X0Y7.CLK       Tdspdck_RSTB_B0REG    0.149   Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
                                                       Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.232ns (7.787ns logic, 11.445ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack:                  0.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 (FF)
  Destination:          dec_ctr/dctr_gen_0[1].dctr/M_val_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.224ns (Levels of Logic = 19)
  Clock Path Skew:      -0.027ns (0.716 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 to dec_ctr/dctr_gen_0[1].dctr/M_val_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.AQ       Tcko                  0.430   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    SLICE_X8Y33.A6       net (fanout=18)       0.398   M_dec_ctr_digits[12]
    SLICE_X8Y33.AMUX     Topaa                 0.456   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.A1       net (fanout=7)        0.610   M_myAlu_fout[3]
    SLICE_X8Y33.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.B1       net (fanout=8)        0.594   M_myAlu_fout[4]
    SLICE_X8Y33.CMUX     Topbc                 0.650   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<4>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.C1       net (fanout=9)        0.594   M_myAlu_fout[5]
    SLICE_X8Y33.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<5>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.D1       net (fanout=8)        0.652   M_myAlu_fout[6]
    SLICE_X8Y33.COUT     Topcyd                0.312   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<6>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[6]
    SLICE_X8Y34.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.A1       net (fanout=3)        0.597   M_myAlu_fout[7]
    SLICE_X8Y34.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<7>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.B1       net (fanout=3)        0.573   M_myAlu_fout[8]
    SLICE_X8Y34.CMUX     Topbc                 0.650   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<8>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.C1       net (fanout=3)        0.577   M_myAlu_fout[9]
    SLICE_X8Y34.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<9>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.DX       net (fanout=3)        0.957   M_myAlu_fout[10]
    SLICE_X8Y34.COUT     Tdxcy                 0.109   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[10]
    SLICE_X8Y35.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.A1       net (fanout=3)        0.603   M_myAlu_fout[11]
    SLICE_X8Y35.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<11>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.BX       net (fanout=3)        1.118   M_myAlu_fout[12]
    SLICE_X8Y35.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.C1       net (fanout=3)        0.577   M_myAlu_fout[13]
    SLICE_X8Y35.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<13>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.D1       net (fanout=2)        0.629   M_myAlu_fout[14]
    SLICE_X8Y35.COUT     Topcyd                0.312   myAlu/add/Maddsub_out_cy[14]
                                                       M_myAlu_fout[14]_rt
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y36.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[14]
    SLICE_X8Y36.AMUX     Tcina                 0.220   N6
                                                       myAlu/add/Maddsub_out_xor<15>
    SLICE_X9Y33.C6       net (fanout=2)        0.868   M_myAlu_fout[15]
    SLICE_X9Y33.C        Tilo                  0.259   N0
                                                       M_myAlu_fout[15]_GND_1_o_equal_68_o<15>1
    SLICE_X10Y33.C6      net (fanout=4)        0.369   M_myAlu_fout[15]_GND_1_o_equal_68_o<15>1
    SLICE_X10Y33.C       Tilo                  0.235   Reset_OR_DriverANDClockEnable12
                                                       Mmux_M_dec_ctr_resetSignal1
    SLICE_X9Y30.B6       net (fanout=8)        0.781   M_dec_ctr_resetSignal
    SLICE_X9Y30.B        Tilo                  0.259   Reset_OR_DriverANDClockEnable10
                                                       Reset_OR_DriverANDClockEnable10
    SLICE_X8Y29.SR       net (fanout=2)        0.336   Reset_OR_DriverANDClockEnable10
    SLICE_X8Y29.CLK      Tsrck                 0.470   M_dec_ctr_digits[7]
                                                       dec_ctr/dctr_gen_0[1].dctr/M_val_q_3
    -------------------------------------------------  ---------------------------
    Total                                     19.224ns (8.382ns logic, 10.842ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack:                  0.715ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 (FF)
  Destination:          dec_ctr/dctr_gen_0[1].dctr/M_val_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.223ns (Levels of Logic = 19)
  Clock Path Skew:      -0.027ns (0.716 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 to dec_ctr/dctr_gen_0[1].dctr/M_val_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.AQ       Tcko                  0.430   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    SLICE_X8Y33.A6       net (fanout=18)       0.398   M_dec_ctr_digits[12]
    SLICE_X8Y33.AMUX     Topaa                 0.456   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.A1       net (fanout=7)        0.610   M_myAlu_fout[3]
    SLICE_X8Y33.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.B1       net (fanout=8)        0.594   M_myAlu_fout[4]
    SLICE_X8Y33.CMUX     Topbc                 0.650   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<4>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.C1       net (fanout=9)        0.594   M_myAlu_fout[5]
    SLICE_X8Y33.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<5>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.D1       net (fanout=8)        0.652   M_myAlu_fout[6]
    SLICE_X8Y33.COUT     Topcyd                0.312   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<6>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[6]
    SLICE_X8Y34.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.AX       net (fanout=3)        0.794   M_myAlu_fout[7]
    SLICE_X8Y34.BMUX     Taxb                  0.292   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.BX       net (fanout=3)        0.929   M_myAlu_fout[8]
    SLICE_X8Y34.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.C1       net (fanout=3)        0.577   M_myAlu_fout[9]
    SLICE_X8Y34.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<9>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.DX       net (fanout=3)        0.957   M_myAlu_fout[10]
    SLICE_X8Y34.COUT     Tdxcy                 0.109   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[10]
    SLICE_X8Y35.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.A1       net (fanout=3)        0.603   M_myAlu_fout[11]
    SLICE_X8Y35.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<11>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.BX       net (fanout=3)        1.118   M_myAlu_fout[12]
    SLICE_X8Y35.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.C1       net (fanout=3)        0.577   M_myAlu_fout[13]
    SLICE_X8Y35.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<13>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.D1       net (fanout=2)        0.629   M_myAlu_fout[14]
    SLICE_X8Y35.COUT     Topcyd                0.312   myAlu/add/Maddsub_out_cy[14]
                                                       M_myAlu_fout[14]_rt
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y36.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[14]
    SLICE_X8Y36.AMUX     Tcina                 0.220   N6
                                                       myAlu/add/Maddsub_out_xor<15>
    SLICE_X9Y33.C6       net (fanout=2)        0.868   M_myAlu_fout[15]
    SLICE_X9Y33.C        Tilo                  0.259   N0
                                                       M_myAlu_fout[15]_GND_1_o_equal_68_o<15>1
    SLICE_X10Y33.C6      net (fanout=4)        0.369   M_myAlu_fout[15]_GND_1_o_equal_68_o<15>1
    SLICE_X10Y33.C       Tilo                  0.235   Reset_OR_DriverANDClockEnable12
                                                       Mmux_M_dec_ctr_resetSignal1
    SLICE_X9Y30.A4       net (fanout=8)        0.901   M_dec_ctr_resetSignal
    SLICE_X9Y30.A        Tilo                  0.259   Reset_OR_DriverANDClockEnable10
                                                       dec_ctr/dctr_gen_0[1].dctr/_n0026_inv1
    SLICE_X8Y29.CE       net (fanout=2)        0.333   _n0026_inv_0
    SLICE_X8Y29.CLK      Tceck                 0.313   M_dec_ctr_digits[7]
                                                       dec_ctr/dctr_gen_0[1].dctr/M_val_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.223ns (7.711ns logic, 11.512ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack:                  0.715ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 (FF)
  Destination:          dec_ctr/dctr_gen_0[1].dctr/M_val_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.223ns (Levels of Logic = 19)
  Clock Path Skew:      -0.027ns (0.716 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 to dec_ctr/dctr_gen_0[1].dctr/M_val_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.AQ       Tcko                  0.430   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    SLICE_X8Y33.A6       net (fanout=18)       0.398   M_dec_ctr_digits[12]
    SLICE_X8Y33.AMUX     Topaa                 0.456   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.A1       net (fanout=7)        0.610   M_myAlu_fout[3]
    SLICE_X8Y33.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.B1       net (fanout=8)        0.594   M_myAlu_fout[4]
    SLICE_X8Y33.CMUX     Topbc                 0.650   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<4>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.C1       net (fanout=9)        0.594   M_myAlu_fout[5]
    SLICE_X8Y33.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<5>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.DX       net (fanout=8)        0.812   M_myAlu_fout[6]
    SLICE_X8Y33.COUT     Tdxcy                 0.109   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[6]
    SLICE_X8Y34.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.A1       net (fanout=3)        0.597   M_myAlu_fout[7]
    SLICE_X8Y34.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<7>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.BX       net (fanout=3)        0.929   M_myAlu_fout[8]
    SLICE_X8Y34.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.C1       net (fanout=3)        0.577   M_myAlu_fout[9]
    SLICE_X8Y34.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<9>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.DX       net (fanout=3)        0.957   M_myAlu_fout[10]
    SLICE_X8Y34.COUT     Tdxcy                 0.109   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[10]
    SLICE_X8Y35.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.A1       net (fanout=3)        0.603   M_myAlu_fout[11]
    SLICE_X8Y35.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<11>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.BX       net (fanout=3)        1.118   M_myAlu_fout[12]
    SLICE_X8Y35.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.C1       net (fanout=3)        0.577   M_myAlu_fout[13]
    SLICE_X8Y35.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<13>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.D1       net (fanout=2)        0.629   M_myAlu_fout[14]
    SLICE_X8Y35.COUT     Topcyd                0.312   myAlu/add/Maddsub_out_cy[14]
                                                       M_myAlu_fout[14]_rt
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y36.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[14]
    SLICE_X8Y36.AMUX     Tcina                 0.220   N6
                                                       myAlu/add/Maddsub_out_xor<15>
    SLICE_X9Y33.C6       net (fanout=2)        0.868   M_myAlu_fout[15]
    SLICE_X9Y33.C        Tilo                  0.259   N0
                                                       M_myAlu_fout[15]_GND_1_o_equal_68_o<15>1
    SLICE_X10Y33.C6      net (fanout=4)        0.369   M_myAlu_fout[15]_GND_1_o_equal_68_o<15>1
    SLICE_X10Y33.C       Tilo                  0.235   Reset_OR_DriverANDClockEnable12
                                                       Mmux_M_dec_ctr_resetSignal1
    SLICE_X9Y30.A4       net (fanout=8)        0.901   M_dec_ctr_resetSignal
    SLICE_X9Y30.A        Tilo                  0.259   Reset_OR_DriverANDClockEnable10
                                                       dec_ctr/dctr_gen_0[1].dctr/_n0026_inv1
    SLICE_X8Y29.CE       net (fanout=2)        0.333   _n0026_inv_0
    SLICE_X8Y29.CLK      Tceck                 0.313   M_dec_ctr_digits[7]
                                                       dec_ctr/dctr_gen_0[1].dctr/M_val_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.223ns (7.748ns logic, 11.475ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack:                  0.716ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 (FF)
  Destination:          dec_ctr/dctr_gen_0[1].dctr/M_val_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.222ns (Levels of Logic = 19)
  Clock Path Skew:      -0.027ns (0.716 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 to dec_ctr/dctr_gen_0[1].dctr/M_val_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.AQ       Tcko                  0.430   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    SLICE_X8Y33.A6       net (fanout=18)       0.398   M_dec_ctr_digits[12]
    SLICE_X8Y33.AMUX     Topaa                 0.456   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.A1       net (fanout=7)        0.610   M_myAlu_fout[3]
    SLICE_X8Y33.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.B1       net (fanout=8)        0.594   M_myAlu_fout[4]
    SLICE_X8Y33.CMUX     Topbc                 0.650   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<4>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.C1       net (fanout=9)        0.594   M_myAlu_fout[5]
    SLICE_X8Y33.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<5>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.D1       net (fanout=8)        0.652   M_myAlu_fout[6]
    SLICE_X8Y33.COUT     Topcyd                0.312   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<6>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[6]
    SLICE_X8Y34.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.A1       net (fanout=3)        0.597   M_myAlu_fout[7]
    SLICE_X8Y34.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<7>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.BX       net (fanout=3)        0.929   M_myAlu_fout[8]
    SLICE_X8Y34.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.C1       net (fanout=3)        0.577   M_myAlu_fout[9]
    SLICE_X8Y34.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<9>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.DX       net (fanout=3)        0.957   M_myAlu_fout[10]
    SLICE_X8Y34.COUT     Tdxcy                 0.109   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[10]
    SLICE_X8Y35.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.A1       net (fanout=3)        0.603   M_myAlu_fout[11]
    SLICE_X8Y35.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<11>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.BX       net (fanout=3)        1.118   M_myAlu_fout[12]
    SLICE_X8Y35.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.CX       net (fanout=3)        0.716   M_myAlu_fout[13]
    SLICE_X8Y35.DMUX     Tcxd                  0.333   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.D1       net (fanout=2)        0.629   M_myAlu_fout[14]
    SLICE_X8Y35.COUT     Topcyd                0.312   myAlu/add/Maddsub_out_cy[14]
                                                       M_myAlu_fout[14]_rt
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y36.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[14]
    SLICE_X8Y36.AMUX     Tcina                 0.220   N6
                                                       myAlu/add/Maddsub_out_xor<15>
    SLICE_X9Y33.C6       net (fanout=2)        0.868   M_myAlu_fout[15]
    SLICE_X9Y33.C        Tilo                  0.259   N0
                                                       M_myAlu_fout[15]_GND_1_o_equal_68_o<15>1
    SLICE_X10Y33.C6      net (fanout=4)        0.369   M_myAlu_fout[15]_GND_1_o_equal_68_o<15>1
    SLICE_X10Y33.C       Tilo                  0.235   Reset_OR_DriverANDClockEnable12
                                                       Mmux_M_dec_ctr_resetSignal1
    SLICE_X9Y30.B6       net (fanout=8)        0.781   M_dec_ctr_resetSignal
    SLICE_X9Y30.B        Tilo                  0.259   Reset_OR_DriverANDClockEnable10
                                                       Reset_OR_DriverANDClockEnable10
    SLICE_X8Y29.SR       net (fanout=2)        0.336   Reset_OR_DriverANDClockEnable10
    SLICE_X8Y29.CLK      Tsrck                 0.450   M_dec_ctr_digits[7]
                                                       dec_ctr/dctr_gen_0[1].dctr/M_val_q_1
    -------------------------------------------------  ---------------------------
    Total                                     19.222ns (7.885ns logic, 11.337ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack:                  0.716ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 (FF)
  Destination:          dec_ctr/dctr_gen_0[1].dctr/M_val_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.222ns (Levels of Logic = 19)
  Clock Path Skew:      -0.027ns (0.716 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 to dec_ctr/dctr_gen_0[1].dctr/M_val_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.AQ       Tcko                  0.430   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    SLICE_X8Y33.A6       net (fanout=18)       0.398   M_dec_ctr_digits[12]
    SLICE_X8Y33.AMUX     Topaa                 0.456   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.A1       net (fanout=7)        0.610   M_myAlu_fout[3]
    SLICE_X8Y33.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.B1       net (fanout=8)        0.594   M_myAlu_fout[4]
    SLICE_X8Y33.CMUX     Topbc                 0.650   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<4>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.C1       net (fanout=9)        0.594   M_myAlu_fout[5]
    SLICE_X8Y33.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<5>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.D1       net (fanout=8)        0.652   M_myAlu_fout[6]
    SLICE_X8Y33.COUT     Topcyd                0.312   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<6>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[6]
    SLICE_X8Y34.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.A1       net (fanout=3)        0.597   M_myAlu_fout[7]
    SLICE_X8Y34.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<7>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.BX       net (fanout=3)        0.929   M_myAlu_fout[8]
    SLICE_X8Y34.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.CX       net (fanout=3)        0.716   M_myAlu_fout[9]
    SLICE_X8Y34.DMUX     Tcxd                  0.333   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.DX       net (fanout=3)        0.957   M_myAlu_fout[10]
    SLICE_X8Y34.COUT     Tdxcy                 0.109   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[10]
    SLICE_X8Y35.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.A1       net (fanout=3)        0.603   M_myAlu_fout[11]
    SLICE_X8Y35.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<11>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.BX       net (fanout=3)        1.118   M_myAlu_fout[12]
    SLICE_X8Y35.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.C1       net (fanout=3)        0.577   M_myAlu_fout[13]
    SLICE_X8Y35.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<13>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.D1       net (fanout=2)        0.629   M_myAlu_fout[14]
    SLICE_X8Y35.COUT     Topcyd                0.312   myAlu/add/Maddsub_out_cy[14]
                                                       M_myAlu_fout[14]_rt
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y36.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[14]
    SLICE_X8Y36.AMUX     Tcina                 0.220   N6
                                                       myAlu/add/Maddsub_out_xor<15>
    SLICE_X9Y33.C6       net (fanout=2)        0.868   M_myAlu_fout[15]
    SLICE_X9Y33.C        Tilo                  0.259   N0
                                                       M_myAlu_fout[15]_GND_1_o_equal_68_o<15>1
    SLICE_X10Y33.C6      net (fanout=4)        0.369   M_myAlu_fout[15]_GND_1_o_equal_68_o<15>1
    SLICE_X10Y33.C       Tilo                  0.235   Reset_OR_DriverANDClockEnable12
                                                       Mmux_M_dec_ctr_resetSignal1
    SLICE_X9Y30.B6       net (fanout=8)        0.781   M_dec_ctr_resetSignal
    SLICE_X9Y30.B        Tilo                  0.259   Reset_OR_DriverANDClockEnable10
                                                       Reset_OR_DriverANDClockEnable10
    SLICE_X8Y29.SR       net (fanout=2)        0.336   Reset_OR_DriverANDClockEnable10
    SLICE_X8Y29.CLK      Tsrck                 0.450   M_dec_ctr_digits[7]
                                                       dec_ctr/dctr_gen_0[1].dctr/M_val_q_1
    -------------------------------------------------  ---------------------------
    Total                                     19.222ns (7.885ns logic, 11.337ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack:                  0.716ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 (FF)
  Destination:          dec_ctr/dctr_gen_0[1].dctr/M_val_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.222ns (Levels of Logic = 19)
  Clock Path Skew:      -0.027ns (0.716 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 to dec_ctr/dctr_gen_0[1].dctr/M_val_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.AQ       Tcko                  0.430   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    SLICE_X8Y33.A6       net (fanout=18)       0.398   M_dec_ctr_digits[12]
    SLICE_X8Y33.AMUX     Topaa                 0.456   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.A1       net (fanout=7)        0.610   M_myAlu_fout[3]
    SLICE_X8Y33.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.B1       net (fanout=8)        0.594   M_myAlu_fout[4]
    SLICE_X8Y33.CMUX     Topbc                 0.650   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<4>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.C1       net (fanout=9)        0.594   M_myAlu_fout[5]
    SLICE_X8Y33.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<5>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.D1       net (fanout=8)        0.652   M_myAlu_fout[6]
    SLICE_X8Y33.COUT     Topcyd                0.312   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<6>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[6]
    SLICE_X8Y34.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.A1       net (fanout=3)        0.597   M_myAlu_fout[7]
    SLICE_X8Y34.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<7>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.BX       net (fanout=3)        0.929   M_myAlu_fout[8]
    SLICE_X8Y34.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.C1       net (fanout=3)        0.577   M_myAlu_fout[9]
    SLICE_X8Y34.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<9>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.DX       net (fanout=3)        0.957   M_myAlu_fout[10]
    SLICE_X8Y34.COUT     Tdxcy                 0.109   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[10]
    SLICE_X8Y35.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.A1       net (fanout=3)        0.603   M_myAlu_fout[11]
    SLICE_X8Y35.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<11>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.BX       net (fanout=3)        1.118   M_myAlu_fout[12]
    SLICE_X8Y35.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.C1       net (fanout=3)        0.577   M_myAlu_fout[13]
    SLICE_X8Y35.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<13>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.D1       net (fanout=2)        0.629   M_myAlu_fout[14]
    SLICE_X8Y35.COUT     Topcyd                0.312   myAlu/add/Maddsub_out_cy[14]
                                                       M_myAlu_fout[14]_rt
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y36.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[14]
    SLICE_X8Y36.AMUX     Tcina                 0.220   N6
                                                       myAlu/add/Maddsub_out_xor<15>
    SLICE_X9Y33.C6       net (fanout=2)        0.868   M_myAlu_fout[15]
    SLICE_X9Y33.C        Tilo                  0.259   N0
                                                       M_myAlu_fout[15]_GND_1_o_equal_68_o<15>1
    SLICE_X10Y33.C6      net (fanout=4)        0.369   M_myAlu_fout[15]_GND_1_o_equal_68_o<15>1
    SLICE_X10Y33.C       Tilo                  0.235   Reset_OR_DriverANDClockEnable12
                                                       Mmux_M_dec_ctr_resetSignal1
    SLICE_X9Y30.A4       net (fanout=8)        0.901   M_dec_ctr_resetSignal
    SLICE_X9Y30.A        Tilo                  0.259   Reset_OR_DriverANDClockEnable10
                                                       dec_ctr/dctr_gen_0[1].dctr/_n0026_inv1
    SLICE_X8Y29.CE       net (fanout=2)        0.333   _n0026_inv_0
    SLICE_X8Y29.CLK      Tceck                 0.269   M_dec_ctr_digits[7]
                                                       dec_ctr/dctr_gen_0[1].dctr/M_val_q_2
    -------------------------------------------------  ---------------------------
    Total                                     19.222ns (7.907ns logic, 11.315ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack:                  0.717ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 (FF)
  Destination:          dec_ctr/dctr_gen_0[1].dctr/M_val_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.221ns (Levels of Logic = 19)
  Clock Path Skew:      -0.027ns (0.716 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 to dec_ctr/dctr_gen_0[1].dctr/M_val_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.AQ       Tcko                  0.430   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    SLICE_X8Y33.A6       net (fanout=18)       0.398   M_dec_ctr_digits[12]
    SLICE_X8Y33.AMUX     Topaa                 0.456   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.A1       net (fanout=7)        0.610   M_myAlu_fout[3]
    SLICE_X8Y33.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.B1       net (fanout=8)        0.594   M_myAlu_fout[4]
    SLICE_X8Y33.CMUX     Topbc                 0.650   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<4>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.C1       net (fanout=9)        0.594   M_myAlu_fout[5]
    SLICE_X8Y33.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<5>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y33.D1       net (fanout=8)        0.652   M_myAlu_fout[6]
    SLICE_X8Y33.COUT     Topcyd                0.312   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<6>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[6]
    SLICE_X8Y34.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.AX       net (fanout=3)        0.794   M_myAlu_fout[7]
    SLICE_X8Y34.BMUX     Taxb                  0.292   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.BX       net (fanout=3)        0.929   M_myAlu_fout[8]
    SLICE_X8Y34.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.C1       net (fanout=3)        0.577   M_myAlu_fout[9]
    SLICE_X8Y34.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<9>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y34.DX       net (fanout=3)        0.957   M_myAlu_fout[10]
    SLICE_X8Y34.COUT     Tdxcy                 0.109   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[10]
    SLICE_X8Y35.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.A1       net (fanout=3)        0.603   M_myAlu_fout[11]
    SLICE_X8Y35.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<11>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.BX       net (fanout=3)        1.118   M_myAlu_fout[12]
    SLICE_X8Y35.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.C1       net (fanout=3)        0.577   M_myAlu_fout[13]
    SLICE_X8Y35.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<13>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y35.D1       net (fanout=2)        0.629   M_myAlu_fout[14]
    SLICE_X8Y35.COUT     Topcyd                0.312   myAlu/add/Maddsub_out_cy[14]
                                                       M_myAlu_fout[14]_rt
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y36.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[14]
    SLICE_X8Y36.AMUX     Tcina                 0.220   N6
                                                       myAlu/add/Maddsub_out_xor<15>
    SLICE_X9Y33.C6       net (fanout=2)        0.868   M_myAlu_fout[15]
    SLICE_X9Y33.C        Tilo                  0.259   N0
                                                       M_myAlu_fout[15]_GND_1_o_equal_68_o<15>1
    SLICE_X10Y33.C6      net (fanout=4)        0.369   M_myAlu_fout[15]_GND_1_o_equal_68_o<15>1
    SLICE_X10Y33.C       Tilo                  0.235   Reset_OR_DriverANDClockEnable12
                                                       Mmux_M_dec_ctr_resetSignal1
    SLICE_X9Y30.B6       net (fanout=8)        0.781   M_dec_ctr_resetSignal
    SLICE_X9Y30.B        Tilo                  0.259   Reset_OR_DriverANDClockEnable10
                                                       Reset_OR_DriverANDClockEnable10
    SLICE_X8Y29.SR       net (fanout=2)        0.336   Reset_OR_DriverANDClockEnable10
    SLICE_X8Y29.CLK      Tsrck                 0.428   M_dec_ctr_digits[7]
                                                       dec_ctr/dctr_gen_0[1].dctr/M_val_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.221ns (7.826ns logic, 11.395ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: M_button_state_q/CLK0
  Logical resource: M_button_state_q/CLK0
  Location pin: ILOGIC_X6Y1.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: M_button_state_q/SR
  Logical resource: M_button_state_q/SR
  Location pin: ILOGIC_X6Y1.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[19]/CLK
  Logical resource: ctr/M_ctr_q_16/CK
  Location pin: SLICE_X16Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[19]/CLK
  Logical resource: ctr/M_ctr_q_18/CK
  Location pin: SLICE_X16Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[19]/CLK
  Logical resource: ctr/M_ctr_q_19/CK
  Location pin: SLICE_X16Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[23]/CLK
  Logical resource: ctr/M_ctr_q_20/CK
  Location pin: SLICE_X16Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[23]/CLK
  Logical resource: ctr/M_ctr_q_21/CK
  Location pin: SLICE_X16Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[23]/CLK
  Logical resource: ctr/M_ctr_q_22/CK
  Location pin: SLICE_X16Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[23]/CLK
  Logical resource: ctr/M_ctr_q_23/CK
  Location pin: SLICE_X16Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_value/CLK
  Logical resource: ctr/M_ctr_q_24/CK
  Location pin: SLICE_X16Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X8Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X8Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X8Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_dec_ctr_digits[7]/CLK
  Logical resource: dec_ctr/dctr_gen_0[1].dctr/M_val_q_0/CK
  Location pin: SLICE_X8Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_dec_ctr_digits[7]/CLK
  Logical resource: dec_ctr/dctr_gen_0[1].dctr/M_val_q_1/CK
  Location pin: SLICE_X8Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_dec_ctr_digits[7]/CLK
  Logical resource: dec_ctr/dctr_gen_0[1].dctr/M_val_q_2/CK
  Location pin: SLICE_X8Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_dec_ctr_digits[7]/CLK
  Logical resource: dec_ctr/dctr_gen_0[1].dctr/M_val_q_3/CK
  Location pin: SLICE_X8Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_seven_check_q[0]/CLK
  Logical resource: M_seven_check_q_0/CK
  Location pin: SLICE_X8Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_seven_check_q[1]/CLK
  Logical resource: M_seven_check_q_1/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: seg/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X18Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: seg/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X18Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: seg/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X18Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: seg/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X18Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: seg/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X18Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: seg/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X18Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: seg/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X18Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: seg/ctr/M_ctr_q_7/CK
  Location pin: SLICE_X18Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_11/CLK
  Logical resource: seg/ctr/M_ctr_q_8/CK
  Location pin: SLICE_X18Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_11/CLK
  Logical resource: seg/ctr/M_ctr_q_9/CK
  Location pin: SLICE_X18Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   19.368|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 51363081 paths, 0 nets, and 552 connections

Design statistics:
   Minimum period:  19.368ns{1}   (Maximum frequency:  51.632MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Dec 06 16:50:04 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 171 MB



