{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1720289986030 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720289986031 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 06 11:19:45 2024 " "Processing started: Sat Jul 06 11:19:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720289986031 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720289986031 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Counter_lab6_74ls93 -c Counter_lab6_74ls93 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Counter_lab6_74ls93 -c Counter_lab6_74ls93" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720289986031 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1720289986463 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1720289986463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_lab6_74ls93.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter_lab6_74ls93.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_lab6_74ls93 " "Found entity 1: Counter_lab6_74ls93" {  } { { "Counter_lab6_74ls93.sv" "" { Text "C:/Users/aghol/Documents/GitHub/Counter_74LS93/Counter_lab6_74ls93.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720289993558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720289993558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jk_flipflop.sv 1 1 " "Found 1 design units, including 1 entities, in source file jk_flipflop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 JK_flipflop " "Found entity 1: JK_flipflop" {  } { { "JK_flipflop.sv" "" { Text "C:/Users/aghol/Documents/GitHub/Counter_74LS93/JK_flipflop.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720289993565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720289993565 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "J Counter_lab6_74ls93.sv(10) " "Verilog HDL Implicit Net warning at Counter_lab6_74ls93.sv(10): created implicit net for \"J\"" {  } { { "Counter_lab6_74ls93.sv" "" { Text "C:/Users/aghol/Documents/GitHub/Counter_74LS93/Counter_lab6_74ls93.sv" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720289993567 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "K Counter_lab6_74ls93.sv(11) " "Verilog HDL Implicit Net warning at Counter_lab6_74ls93.sv(11): created implicit net for \"K\"" {  } { { "Counter_lab6_74ls93.sv" "" { Text "C:/Users/aghol/Documents/GitHub/Counter_74LS93/Counter_lab6_74ls93.sv" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720289993567 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MR1 Counter_lab6_74ls93.sv(15) " "Verilog HDL Implicit Net warning at Counter_lab6_74ls93.sv(15): created implicit net for \"MR1\"" {  } { { "Counter_lab6_74ls93.sv" "" { Text "C:/Users/aghol/Documents/GitHub/Counter_74LS93/Counter_lab6_74ls93.sv" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720289993567 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MR2 Counter_lab6_74ls93.sv(16) " "Verilog HDL Implicit Net warning at Counter_lab6_74ls93.sv(16): created implicit net for \"MR2\"" {  } { { "Counter_lab6_74ls93.sv" "" { Text "C:/Users/aghol/Documents/GitHub/Counter_74LS93/Counter_lab6_74ls93.sv" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720289993567 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "InvCd Counter_lab6_74ls93.sv(18) " "Verilog HDL Implicit Net warning at Counter_lab6_74ls93.sv(18): created implicit net for \"InvCd\"" {  } { { "Counter_lab6_74ls93.sv" "" { Text "C:/Users/aghol/Documents/GitHub/Counter_74LS93/Counter_lab6_74ls93.sv" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720289993567 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cd Counter_lab6_74ls93.sv(19) " "Verilog HDL Implicit Net warning at Counter_lab6_74ls93.sv(19): created implicit net for \"Cd\"" {  } { { "Counter_lab6_74ls93.sv" "" { Text "C:/Users/aghol/Documents/GitHub/Counter_74LS93/Counter_lab6_74ls93.sv" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720289993568 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Counter_lab6_74ls93 " "Elaborating entity \"Counter_lab6_74ls93\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1720289993597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JK_flipflop JK_flipflop:mod2_counter " "Elaborating entity \"JK_flipflop\" for hierarchy \"JK_flipflop:mod2_counter\"" {  } { { "Counter_lab6_74ls93.sv" "mod2_counter" { Text "C:/Users/aghol/Documents/GitHub/Counter_74LS93/Counter_lab6_74ls93.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720289993602 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1720289994173 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1720289994451 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720289994451 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10 " "Implemented 10 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1720289994567 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1720289994567 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5 " "Implemented 5 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1720289994567 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1720289994567 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4824 " "Peak virtual memory: 4824 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720289994588 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 06 11:19:54 2024 " "Processing ended: Sat Jul 06 11:19:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720289994588 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720289994588 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720289994588 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1720289994588 ""}
