$date
	Thu Jun 16 11:03:26 2022
$end
$version
	Icarus Verilog
$end
$timescale
	100ns
$end
$scope module ALU_tb $end
$var wire 1 ! Z $end
$var wire 1 " S $end
$var wire 32 # R [31:0] $end
$var wire 1 $ O $end
$var wire 1 % C $end
$var reg 32 & A [31:0] $end
$var reg 32 ' B [31:0] $end
$var reg 5 ( op [4:0] $end
$scope module alu $end
$var wire 5 ) opcode [4:0] $end
$var wire 32 * operando_a [31:0] $end
$var wire 32 + operando_b [31:0] $end
$var reg 1 % C $end
$var reg 1 $ O $end
$var reg 1 " S $end
$var reg 1 ! Z $end
$var reg 32 , resultado [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx ,
bx +
bx *
bx )
bx (
bx '
bx &
x%
x$
bx #
x"
x!
$end
#10
b0 '
b0 +
b0 &
b0 *
b0 (
b0 )
#20
0!
0$
1"
1%
b11111111111111101111111111111111 #
b11111111111111101111111111111111 ,
b11111111111111111111111111111111 '
b11111111111111111111111111111111 +
b11111111111111110000000000000000 &
b11111111111111110000000000000000 *
b10101 (
b10101 )
#30
0%
b11111111111111111111111111111111 #
b11111111111111111111111111111111 ,
b1111111111111111 '
b1111111111111111 +
b10010 (
b10010 )
#40
b11111111111111111111111111111110 #
b11111111111111111111111111111110 ,
b1 '
b1 +
b11111111111111111111111111111111 &
b11111111111111111111111111111111 *
b10110 (
b10110 )
#50
0"
b10001 #
b10001 ,
b10000000100000000000000010001 '
b10000000100000000000000010001 +
b1000100010001 &
b1000100010001 *
b10001 (
b10001 )
#60
b1 #
b1 ,
b11111111111111111111111111111111 &
b11111111111111111111111111111111 *
b10100 (
b10100 )
#70
1"
b11111111111111110000000000000000 #
b11111111111111110000000000000000 ,
b1111111111111111 &
b1111111111111111 *
b10000 (
b10000 )
#80
x!
x$
x"
x%
bx #
bx ,
b0 '
b0 +
b0 &
b0 *
b0 (
b0 )
#90
b11111 (
b11111 )
#100
