# do {cpu_tb_simulate.do}
# vsim -voptargs=""+acc"" -L unisims_ver -L unimacro_ver -L secureip -L xil_defaultlib -L dist_mem_gen_v8_0_10 -lib xil_defaultlib xil_defaultlib.cpu_tb xil_defaultlib.glbl 
# Start time: 12:45:11 on Jul 10,2021
# //  ModelSim PE 10.4c Jul 20 2015 
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading xil_defaultlib.cpu_tb
# Loading xil_defaultlib.sccomp_dataflow
# Loading xil_defaultlib.imen
# Loading dist_mem_gen_v8_0_10.dist_mem_gen_v8_0_10
# Loading xil_defaultlib.Dram
# Loading xil_defaultlib.cpu
# Loading xil_defaultlib.Ext5
# Loading xil_defaultlib.Ext16
# Loading xil_defaultlib.S_Ext16
# Loading xil_defaultlib.S_Ext18
# Loading xil_defaultlib.Ext8
# Loading xil_defaultlib.S_Ext8
# Loading xil_defaultlib.CLZ
# Loading xil_defaultlib.MUX8
# Loading xil_defaultlib.MUX
# Loading xil_defaultlib.MUX_5bit
# Loading xil_defaultlib.MULT
# Loading xil_defaultlib.multu
# Loading xil_defaultlib.DIV
# Loading xil_defaultlib.DIVU
# Loading xil_defaultlib.pcreg
# Loading xil_defaultlib.alu
# Loading xil_defaultlib.regfile
# Loading xil_defaultlib.CP0
# Loading xil_defaultlib.seg7x16
# Loading xil_defaultlib.glbl
# ** Warning: (vsim-3015) ../../../cpu_54.srcs/sources_1/new/cpu.v(352): [PCDPC] - Port size (5) does not match connection size (32) for port 'iC3'. The port definition is at: ../../../cpu_54.srcs/sources_1/new/MUX_5bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/sc/sccpu/MUX5 File: ../../../cpu_54.srcs/sources_1/new/MUX_5bit.v
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
# ** Warning: (vsim-PLI-3408) Too few data words read on line 1315 of file "imen.mif". Expected 2048, found 1314.    : ../../../cpu_54.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v(234)
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/sc/IM/inst
# End time: 12:46:59 on Jul 10,2021, Elapsed time: 0:01:48
# Errors: 0, Warnings: 2
