// Seed: 932941038
module module_0 (
    input uwire id_0,
    output wand id_1,
    input tri1 id_2,
    output tri id_3,
    input tri1 id_4,
    input wand id_5,
    output supply1 id_6,
    input wand id_7,
    output tri0 id_8,
    input supply1 id_9,
    input tri id_10
    , id_17,
    input uwire id_11,
    output tri0 id_12
    , id_18,
    input supply0 id_13,
    output uwire id_14,
    output wand id_15
);
  assign id_15 = 1;
  assign id_6  = id_2;
endmodule
module module_1 (
    input wor id_0,
    output wor id_1
    , id_11,
    input wand id_2,
    input uwire id_3,
    output supply1 id_4,
    input tri1 id_5,
    output wor id_6,
    input tri0 id_7,
    input supply1 id_8,
    output wor id_9
);
  wire id_12, id_13;
  assign id_4 = id_3;
  wire id_14;
  module_0(
      id_8, id_4, id_5, id_9, id_5, id_8, id_6, id_5, id_4, id_2, id_5, id_3, id_4, id_3, id_9, id_4
  );
endmodule
