

================================================================
== Vitis HLS Report for 'buff'
================================================================
* Date:           Wed Jun  5 00:39:31 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        m42
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.677 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  20.000 ns|  20.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.06>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%c_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %c"   --->   Operation 4 'read' 'c_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%din_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %din"   --->   Operation 5 'read' 'din_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %buff1_ram_V, i64 666, i64 207, i64 18446744073709551615"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %buff0_ram_V, i64 666, i64 207, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%guard_variable_for_buff_ap_uint_8_int_ap_uint_8_sel_load = load i1 %guard_variable_for_buff_ap_uint_8_int_ap_uint_8_sel"   --->   Operation 8 'load' 'guard_variable_for_buff_ap_uint_8_int_ap_uint_8_sel_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sel_load = load i1 %sel"   --->   Operation 9 'load' 'sel_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.46ns)   --->   "%br_ln27 = br i1 %guard_variable_for_buff_ap_uint_8_int_ap_uint_8_sel_load, void, void %thread-pre-split1" [../src/window_2d.cpp:27]   --->   Operation 10 'br' 'br_ln27' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%store_ln0 = store i1 1, i1 %guard_variable_for_buff_ap_uint_8_int_ap_uint_8_sel"   --->   Operation 11 'store' 'store_ln0' <Predicate = (!guard_variable_for_buff_ap_uint_8_int_ap_uint_8_sel_load)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.46ns)   --->   "%br_ln27 = br void %thread-pre-split1" [../src/window_2d.cpp:27]   --->   Operation 12 'br' 'br_ln27' <Predicate = (!guard_variable_for_buff_ap_uint_8_int_ap_uint_8_sel_load)> <Delay = 0.46>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty = phi i1 1, void, i1 %sel_load, void %._crit_edge"   --->   Operation 13 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.76ns)   --->   "%icmp_ln30 = icmp_eq  i10 %c_read, i10 0" [../src/window_2d.cpp:30]   --->   Operation 14 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%buff1_cnt_V_load = load i1 %buff1_cnt_V"   --->   Operation 15 'load' 'buff1_cnt_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void %thread-pre-split, void" [../src/window_2d.cpp:30]   --->   Operation 16 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.14ns)   --->   "%xor_ln885_2 = xor i1 %empty, i1 1"   --->   Operation 17 'xor' 'xor_ln885_2' <Predicate = (icmp_ln30)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.46ns)   --->   "%br_ln41 = br i1 %empty, void %thread-pre-split._crit_edge, void %thread-pre-split._crit_edge4" [../src/./singleport_ram.hpp:41]   --->   Operation 18 'br' 'br_ln41' <Predicate = (icmp_ln30)> <Delay = 0.46>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_Val2_s = load i16 %buff1_write_data_V"   --->   Operation 19 'load' 'p_Val2_s' <Predicate = (icmp_ln30 & !empty) | (!icmp_ln30 & empty)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %buff1_cnt_V_load, void %.thread63, void" [../src/./singleport_ram.hpp:42]   --->   Operation 20 'br' 'br_ln42' <Predicate = (icmp_ln30 & !empty) | (!icmp_ln30 & empty)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %p_Val2_s, i32 8, i32 15"   --->   Operation 21 'partselect' 'tmp' <Predicate = (icmp_ln30 & !empty & !buff1_cnt_V_load) | (!icmp_ln30 & empty & !buff1_cnt_V_load)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%ret_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp, i8 %din_read"   --->   Operation 22 'bitconcatenate' 'ret_1' <Predicate = (icmp_ln30 & !empty & !buff1_cnt_V_load) | (!icmp_ln30 & empty & !buff1_cnt_V_load)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.46ns)   --->   "%store_ln43 = store i16 %ret_1, i16 %buff1_write_data_V" [../src/./singleport_ram.hpp:43]   --->   Operation 23 'store' 'store_ln43' <Predicate = (icmp_ln30 & !empty & !buff1_cnt_V_load) | (!icmp_ln30 & empty & !buff1_cnt_V_load)> <Delay = 0.46>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i16 %p_Val2_s"   --->   Operation 24 'trunc' 'trunc_ln674' <Predicate = (icmp_ln30 & !empty & buff1_cnt_V_load) | (!icmp_ln30 & empty & buff1_cnt_V_load)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%ret = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %din_read, i8 %trunc_ln674"   --->   Operation 25 'bitconcatenate' 'ret' <Predicate = (icmp_ln30 & !empty & buff1_cnt_V_load) | (!icmp_ln30 & empty & buff1_cnt_V_load)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.46ns)   --->   "%store_ln46 = store i16 %ret, i16 %buff1_write_data_V" [../src/./singleport_ram.hpp:46]   --->   Operation 26 'store' 'store_ln46' <Predicate = (icmp_ln30 & !empty & buff1_cnt_V_load) | (!icmp_ln30 & empty & buff1_cnt_V_load)> <Delay = 0.46>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %c_read, i32 1, i32 9" [../src/./singleport_ram.hpp:56]   --->   Operation 27 'partselect' 'lshr_ln' <Predicate = (icmp_ln30 & !empty & buff1_cnt_V_load) | (!icmp_ln30 & empty & buff1_cnt_V_load)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i9 %lshr_ln" [../src/./singleport_ram.hpp:56]   --->   Operation 28 'zext' 'zext_ln56' <Predicate = (icmp_ln30 & !empty & buff1_cnt_V_load) | (!icmp_ln30 & empty & buff1_cnt_V_load)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%buff1_ram_V_addr = getelementptr i16 %buff1_ram_V, i64 0, i64 %zext_ln56" [../src/./singleport_ram.hpp:56]   --->   Operation 29 'getelementptr' 'buff1_ram_V_addr' <Predicate = (icmp_ln30 & !empty & buff1_cnt_V_load) | (!icmp_ln30 & empty & buff1_cnt_V_load)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.29ns)   --->   "%store_ln56 = store i16 %ret, i9 %buff1_ram_V_addr" [../src/./singleport_ram.hpp:56]   --->   Operation 30 'store' 'store_ln56' <Predicate = (icmp_ln30 & !empty & buff1_cnt_V_load) | (!icmp_ln30 & empty & buff1_cnt_V_load)> <Delay = 1.29> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 320> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %c_read, i32 1, i32 9" [../src/./singleport_ram.hpp:52]   --->   Operation 31 'partselect' 'lshr_ln1' <Predicate = (!buff1_cnt_V_load)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i9 %lshr_ln1" [../src/./singleport_ram.hpp:52]   --->   Operation 32 'zext' 'zext_ln52' <Predicate = (!buff1_cnt_V_load)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%buff1_ram_V_addr_1 = getelementptr i16 %buff1_ram_V, i64 0, i64 %zext_ln52" [../src/./singleport_ram.hpp:52]   --->   Operation 33 'getelementptr' 'buff1_ram_V_addr_1' <Predicate = (!buff1_cnt_V_load)> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (1.29ns)   --->   "%p_Val2_2 = load i9 %buff1_ram_V_addr_1" [../src/./singleport_ram.hpp:52]   --->   Operation 34 'load' 'p_Val2_2' <Predicate = (!buff1_cnt_V_load)> <Delay = 1.29> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 320> <RAM>
ST_1 : Operation 35 [1/1] (0.14ns)   --->   "%xor_ln885 = xor i1 %buff1_cnt_V_load, i1 1"   --->   Operation 35 'xor' 'xor_ln885' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%store_ln885 = store i1 %xor_ln885, i1 %buff1_cnt_V"   --->   Operation 36 'store' 'store_ln885' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.67>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%sel_flag_0 = phi i1 1, void, i1 0, void %._crit_edge"   --->   Operation 37 'phi' 'sel_flag_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.46ns)   --->   "%br_ln41 = br i1 %empty, void %thread-pre-split._crit_edge4, void %thread-pre-split._crit_edge" [../src/./singleport_ram.hpp:41]   --->   Operation 38 'br' 'br_ln41' <Predicate = (!icmp_ln30)> <Delay = 0.46>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%sel_flag_1 = phi i1 1, void, i1 %sel_flag_0, void %thread-pre-split"   --->   Operation 39 'phi' 'sel_flag_1' <Predicate = (icmp_ln30 & !empty) | (!icmp_ln30 & empty)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%sel_new_1 = phi i1 %xor_ln885_2, void, i1 1, void %thread-pre-split"   --->   Operation 40 'phi' 'sel_new_1' <Predicate = (icmp_ln30 & !empty) | (!icmp_ln30 & empty)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.46ns)   --->   "%br_ln51 = br void %._crit_edge8" [../src/./singleport_ram.hpp:51]   --->   Operation 41 'br' 'br_ln51' <Predicate = (icmp_ln30 & !empty & !buff1_cnt_V_load) | (!icmp_ln30 & empty & !buff1_cnt_V_load)> <Delay = 0.46>
ST_2 : Operation 42 [1/1] (0.46ns)   --->   "%br_ln57 = br void %._crit_edge7" [../src/./singleport_ram.hpp:57]   --->   Operation 42 'br' 'br_ln57' <Predicate = (icmp_ln30 & !empty & buff1_cnt_V_load) | (!icmp_ln30 & empty & buff1_cnt_V_load)> <Delay = 0.46>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%sel_flag_2 = phi i1 1, void, i1 %sel_flag_0, void %thread-pre-split"   --->   Operation 43 'phi' 'sel_flag_2' <Predicate = (icmp_ln30 & empty) | (!icmp_ln30 & !empty)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%sel_new_2 = phi i1 %xor_ln885_2, void, i1 1, void %thread-pre-split"   --->   Operation 44 'phi' 'sel_new_2' <Predicate = (icmp_ln30 & empty) | (!icmp_ln30 & !empty)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.46ns)   --->   "%br_ln51 = br i1 %buff1_cnt_V_load, void %._crit_edge8, void %._crit_edge7" [../src/./singleport_ram.hpp:51]   --->   Operation 45 'br' 'br_ln51' <Predicate = (icmp_ln30 & empty) | (!icmp_ln30 & !empty)> <Delay = 0.46>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%sel_flag_3 = phi i1 %sel_flag_2, void %thread-pre-split._crit_edge4, i1 %sel_flag_1, void %.thread63"   --->   Operation 46 'phi' 'sel_flag_3' <Predicate = (!buff1_cnt_V_load)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%sel_new_3 = phi i1 %sel_new_2, void %thread-pre-split._crit_edge4, i1 %sel_new_1, void %.thread63"   --->   Operation 47 'phi' 'sel_new_3' <Predicate = (!buff1_cnt_V_load)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%empty_19 = phi i1 0, void %thread-pre-split._crit_edge4, i1 1, void %.thread63"   --->   Operation 48 'phi' 'empty_19' <Predicate = (!buff1_cnt_V_load)> <Delay = 0.00>
ST_2 : Operation 49 [1/2] (1.29ns)   --->   "%p_Val2_2 = load i9 %buff1_ram_V_addr_1" [../src/./singleport_ram.hpp:52]   --->   Operation 49 'load' 'p_Val2_2' <Predicate = (!buff1_cnt_V_load)> <Delay = 1.29> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 320> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%store_ln52 = store i16 %p_Val2_2, i16 %buff1_read_data_V" [../src/./singleport_ram.hpp:52]   --->   Operation 50 'store' 'store_ln52' <Predicate = (!buff1_cnt_V_load)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln674_1 = trunc i16 %p_Val2_2"   --->   Operation 51 'trunc' 'trunc_ln674_1' <Predicate = (!buff1_cnt_V_load)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.46ns)   --->   "%br_ln62 = br void %_ZN14singleport_ramILi640ELi8EE4execE7ap_uintILi8EEib.exit153" [../src/./singleport_ram.hpp:62]   --->   Operation 52 'br' 'br_ln62' <Predicate = (!buff1_cnt_V_load)> <Delay = 0.46>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%sel_flag_4 = phi i1 %sel_flag_2, void %thread-pre-split._crit_edge4, i1 %sel_flag_1, void"   --->   Operation 53 'phi' 'sel_flag_4' <Predicate = (buff1_cnt_V_load)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%sel_new_4 = phi i1 %sel_new_2, void %thread-pre-split._crit_edge4, i1 %sel_new_1, void"   --->   Operation 54 'phi' 'sel_new_4' <Predicate = (buff1_cnt_V_load)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%p_ph = phi i1 0, void %thread-pre-split._crit_edge4, i1 1, void"   --->   Operation 55 'phi' 'p_ph' <Predicate = (buff1_cnt_V_load)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%buff1_read_data_V_load = load i16 %buff1_read_data_V"   --->   Operation 56 'load' 'buff1_read_data_V_load' <Predicate = (buff1_cnt_V_load)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%p_Result_6 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %buff1_read_data_V_load, i32 8, i32 15"   --->   Operation 57 'partselect' 'p_Result_6' <Predicate = (buff1_cnt_V_load)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.46ns)   --->   "%br_ln0 = br void %_ZN14singleport_ramILi640ELi8EE4execE7ap_uintILi8EEib.exit153"   --->   Operation 58 'br' 'br_ln0' <Predicate = (buff1_cnt_V_load)> <Delay = 0.46>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%sel_flag_5 = phi i1 %sel_flag_4, void %._crit_edge7, i1 %sel_flag_3, void %._crit_edge8"   --->   Operation 59 'phi' 'sel_flag_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%sel_new_5 = phi i1 %sel_new_4, void %._crit_edge7, i1 %sel_new_3, void %._crit_edge8"   --->   Operation 60 'phi' 'sel_new_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%empty_20 = phi i1 %p_ph, void %._crit_edge7, i1 %empty_19, void %._crit_edge8"   --->   Operation 61 'phi' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%buff0_cnt_V_load = load i1 %buff0_cnt_V"   --->   Operation 62 'load' 'buff0_cnt_V_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %sel_flag_5, void %_ZN14singleport_ramILi640ELi8EE4execE7ap_uintILi8EEib.exit153.new, void %mergeST"   --->   Operation 63 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%store_ln321 = store i1 %sel_new_5, i1 %sel"   --->   Operation 64 'store' 'store_ln321' <Predicate = (sel_flag_5)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN14singleport_ramILi640ELi8EE4execE7ap_uintILi8EEib.exit153.new"   --->   Operation 65 'br' 'br_ln0' <Predicate = (sel_flag_5)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%p_Val2_3 = load i16 %buff0_write_data_V"   --->   Operation 66 'load' 'p_Val2_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.46ns)   --->   "%br_ln41 = br i1 %empty_20, void %_ifconv, void %_ZN14singleport_ramILi640ELi8EE4execE7ap_uintILi8EEib.exit153._crit_edge" [../src/./singleport_ram.hpp:41]   --->   Operation 67 'br' 'br_ln41' <Predicate = true> <Delay = 0.46>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln674_2 = trunc i16 %p_Val2_3"   --->   Operation 68 'trunc' 'trunc_ln674_2' <Predicate = (!empty_20)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%ret_2 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %din_read, i8 %trunc_ln674_2"   --->   Operation 69 'bitconcatenate' 'ret_2' <Predicate = (!empty_20)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %p_Val2_3, i32 8, i32 15"   --->   Operation 70 'partselect' 'tmp_2' <Predicate = (!empty_20)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%ret_3 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_2, i8 %din_read"   --->   Operation 71 'bitconcatenate' 'ret_3' <Predicate = (!empty_20)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.29ns)   --->   "%ret_4 = select i1 %buff0_cnt_V_load, i16 %ret_2, i16 %ret_3"   --->   Operation 72 'select' 'ret_4' <Predicate = (!empty_20)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%store_ln43 = store i16 %ret_4, i16 %buff0_write_data_V" [../src/./singleport_ram.hpp:43]   --->   Operation 73 'store' 'store_ln43' <Predicate = (!empty_20)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.46ns)   --->   "%br_ln48 = br void %_ZN14singleport_ramILi640ELi8EE4execE7ap_uintILi8EEib.exit153._crit_edge" [../src/./singleport_ram.hpp:48]   --->   Operation 74 'br' 'br_ln48' <Predicate = (!empty_20)> <Delay = 0.46>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%buff0_write_data_V_loc_0 = phi i16 %p_Val2_3, void %_ZN14singleport_ramILi640ELi8EE4execE7ap_uintILi8EEib.exit153.new, i16 %ret_4, void %_ifconv"   --->   Operation 75 'phi' 'buff0_write_data_V_loc_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %buff0_cnt_V_load, void, void" [../src/./singleport_ram.hpp:51]   --->   Operation 76 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%lshr_ln52_1 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %c_read, i32 1, i32 9" [../src/./singleport_ram.hpp:52]   --->   Operation 77 'partselect' 'lshr_ln52_1' <Predicate = (!buff0_cnt_V_load)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln52_1 = zext i9 %lshr_ln52_1" [../src/./singleport_ram.hpp:52]   --->   Operation 78 'zext' 'zext_ln52_1' <Predicate = (!buff0_cnt_V_load)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%buff0_ram_V_addr = getelementptr i16 %buff0_ram_V, i64 0, i64 %zext_ln52_1" [../src/./singleport_ram.hpp:52]   --->   Operation 79 'getelementptr' 'buff0_ram_V_addr' <Predicate = (!buff0_cnt_V_load)> <Delay = 0.00>
ST_2 : Operation 80 [2/2] (1.29ns)   --->   "%buff0_ram_V_load = load i9 %buff0_ram_V_addr" [../src/./singleport_ram.hpp:52]   --->   Operation 80 'load' 'buff0_ram_V_load' <Predicate = (!buff0_cnt_V_load)> <Delay = 1.29> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 320> <RAM>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %empty_20, void, void %._crit_edge9" [../src/./singleport_ram.hpp:55]   --->   Operation 81 'br' 'br_ln55' <Predicate = (buff0_cnt_V_load)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%lshr_ln56_1 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %c_read, i32 1, i32 9" [../src/./singleport_ram.hpp:56]   --->   Operation 82 'partselect' 'lshr_ln56_1' <Predicate = (!empty_20 & buff0_cnt_V_load)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln56_2 = zext i9 %lshr_ln56_1" [../src/./singleport_ram.hpp:56]   --->   Operation 83 'zext' 'zext_ln56_2' <Predicate = (!empty_20 & buff0_cnt_V_load)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%buff0_ram_V_addr_1 = getelementptr i16 %buff0_ram_V, i64 0, i64 %zext_ln56_2" [../src/./singleport_ram.hpp:56]   --->   Operation 84 'getelementptr' 'buff0_ram_V_addr_1' <Predicate = (!empty_20 & buff0_cnt_V_load)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (1.29ns)   --->   "%store_ln56 = store i16 %buff0_write_data_V_loc_0, i9 %buff0_ram_V_addr_1" [../src/./singleport_ram.hpp:56]   --->   Operation 85 'store' 'store_ln56' <Predicate = (!empty_20 & buff0_cnt_V_load)> <Delay = 1.29> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 320> <RAM>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln57 = br void %._crit_edge9" [../src/./singleport_ram.hpp:57]   --->   Operation 86 'br' 'br_ln57' <Predicate = (!empty_20 & buff0_cnt_V_load)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.14ns)   --->   "%xor_ln885_1 = xor i1 %buff0_cnt_V_load, i1 1"   --->   Operation 87 'xor' 'xor_ln885_1' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%store_ln885 = store i1 %xor_ln885_1, i1 %buff0_cnt_V"   --->   Operation 88 'store' 'store_ln885' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.15>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_4 = phi i8 %p_Result_6, void %._crit_edge7, i8 %trunc_ln674_1, void %._crit_edge8"   --->   Operation 89 'phi' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/2] (1.29ns)   --->   "%buff0_ram_V_load = load i9 %buff0_ram_V_addr" [../src/./singleport_ram.hpp:52]   --->   Operation 90 'load' 'buff0_ram_V_load' <Predicate = (!buff0_cnt_V_load)> <Delay = 1.29> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 320> <RAM>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%store_ln52 = store i16 %buff0_ram_V_load, i16 %buff0_read_data_V" [../src/./singleport_ram.hpp:52]   --->   Operation 91 'store' 'store_ln52' <Predicate = (!buff0_cnt_V_load)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln674_3 = trunc i16 %buff0_ram_V_load"   --->   Operation 92 'trunc' 'trunc_ln674_3' <Predicate = (!buff0_cnt_V_load)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.46ns)   --->   "%br_ln62 = br void %_ZN14singleport_ramILi640ELi8EE4execE7ap_uintILi8EEib.exit" [../src/./singleport_ram.hpp:62]   --->   Operation 93 'br' 'br_ln62' <Predicate = (!buff0_cnt_V_load)> <Delay = 0.46>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%p_Val2_5 = load i16 %buff0_read_data_V"   --->   Operation 94 'load' 'p_Val2_5' <Predicate = (buff0_cnt_V_load)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%p_Result_s = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %p_Val2_5, i32 8, i32 15"   --->   Operation 95 'partselect' 'p_Result_s' <Predicate = (buff0_cnt_V_load)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.46ns)   --->   "%br_ln0 = br void %_ZN14singleport_ramILi640ELi8EE4execE7ap_uintILi8EEib.exit"   --->   Operation 96 'br' 'br_ln0' <Predicate = (buff0_cnt_V_load)> <Delay = 0.46>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_5 = phi i8 %trunc_ln674_3, void, i8 %p_Result_s, void %._crit_edge9"   --->   Operation 97 'phi' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.40ns)   --->   "%select_ln37 = select i1 %empty_20, i8 %tmp_4, i8 %tmp_5" [../src/window_2d.cpp:37]   --->   Operation 98 'select' 'select_ln37' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.40ns)   --->   "%select_ln38 = select i1 %empty_20, i8 %tmp_5, i8 %tmp_4" [../src/window_2d.cpp:38]   --->   Operation 99 'select' 'select_ln38' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%mrv = insertvalue i24 <undef>, i8 %select_ln37" [../src/window_2d.cpp:40]   --->   Operation 100 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i24 %mrv, i8 %select_ln38" [../src/window_2d.cpp:40]   --->   Operation 101 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i24 %mrv_1, i8 %din_read" [../src/window_2d.cpp:40]   --->   Operation 102 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%ret_ln40 = ret i24 %mrv_2" [../src/window_2d.cpp:40]   --->   Operation 103 'ret' 'ret_ln40' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.07ns
The critical path consists of the following:
	wire read operation ('c_read') on port 'c' [13]  (0 ns)
	'getelementptr' operation ('buff1_ram_V_addr', ../src/./singleport_ram.hpp:56) [50]  (0 ns)
	'store' operation ('store_ln56', ../src/./singleport_ram.hpp:56) of variable 'ret' on array 'buff1_ram_V' [51]  (1.3 ns)
	blocking operation 0.769 ns on control path)

 <State 2>: 2.68ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('empty_19') [60]  (0.46 ns)
	'phi' operation ('empty_19') [60]  (0 ns)
	multiplexor before 'phi' operation ('empty_20') [78]  (0.46 ns)
	'phi' operation ('empty_20') [78]  (0 ns)
	multiplexor before 'phi' operation ('ret') with incoming values : ('__Val2__') ('ret') [99]  (0.46 ns)
	'phi' operation ('ret') with incoming values : ('__Val2__') ('ret') [99]  (0 ns)
	'store' operation ('store_ln56', ../src/./singleport_ram.hpp:56) of variable 'ret' on array 'buff0_ram_V' [115]  (1.3 ns)

 <State 3>: 2.16ns
The critical path consists of the following:
	'load' operation ('buff0_ram_V_load', ../src/./singleport_ram.hpp:52) on array 'buff0_ram_V' [105]  (1.3 ns)
	multiplexor before 'phi' operation ('tmp') with incoming values : ('trunc_ln674_3') ('p_Result_s') [122]  (0.46 ns)
	'phi' operation ('tmp') with incoming values : ('trunc_ln674_3') ('p_Result_s') [122]  (0 ns)
	'select' operation ('window.V[0]', ../src/window_2d.cpp:37) [125]  (0.4 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
