\doxysubsubsubsubsubsection{STM32\+WLXX\+\_\+\+NUCLEO LOW LEVEL COM}
\hypertarget{group__STM32WLXX__NUCLEO__LOW__LEVEL__COM}{}\label{group__STM32WLXX__NUCLEO__LOW__LEVEL__COM}\index{STM32WLXX\_NUCLEO LOW LEVEL COM@{STM32WLXX\_NUCLEO LOW LEVEL COM}}
\doxysubsubsubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__STM32WLXX__NUCLEO__LOW__LEVEL__COM_ga9dbb47fb77045eaab9bc21b5ce0a4563}{BUS\+\_\+\+LPUART1\+\_\+\+INSTANCE}}~\mbox{\hyperlink{group__Peripheral__declaration_ga73eb37d103f4e4f2d18ec3d3f5208ab9}{LPUART1}}
\begin{DoxyCompactList}\small\item\em Definition for COM portx, connected to LPUART1. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__STM32WLXX__NUCLEO__LOW__LEVEL__COM_ga7053abb713b9318d899fae3ea7b9881c}{BUS\+\_\+\+LPUART1\+\_\+\+CTS\+\_\+\+GPIO\+\_\+\+AF}}~\mbox{\hyperlink{group__GPIOEx__Alternate__function__selection_gae0fa3a1c080d30ed70f6caac952da16f}{GPIO\+\_\+\+AF8\+\_\+\+LPUART1}}
\item 
\#define \mbox{\hyperlink{group__STM32WLXX__NUCLEO__LOW__LEVEL__COM_gacfb0750d0adcf8e860c43b59fe1a1cea}{BUS\+\_\+\+LPUART1\+\_\+\+CTS\+\_\+\+GPIO\+\_\+\+PORT}}~\mbox{\hyperlink{group__Peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}{GPIOB}}
\item 
\#define \mbox{\hyperlink{group__STM32WLXX__NUCLEO__LOW__LEVEL__COM_gace831c673b37d7d346862a314f1ef794}{BUS\+\_\+\+LPUART1\+\_\+\+CTS\+\_\+\+GPIO\+\_\+\+CLK\+\_\+\+ENABLE}}()~\mbox{\hyperlink{group__RCC__AHB2__Peripheral__Clock__Enable__Disable_ga5ad43f3f4d8163d40f7d402ef75d27c5}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group__STM32WLXX__NUCLEO__LOW__LEVEL__COM_ga234b6fddd2a7a501c0eb9c20761163d3}{BUS\+\_\+\+LPUART1\+\_\+\+CTS\+\_\+\+GPIO\+\_\+\+PIN}}~\mbox{\hyperlink{group__GPIO__pins_ga173023dced8f9692ade0f1176558ef70}{GPIO\+\_\+\+PIN\+\_\+13}}
\item 
\#define \mbox{\hyperlink{group__STM32WLXX__NUCLEO__LOW__LEVEL__COM_gad40ddd905b42e578caca7ab413d35b9a}{BUS\+\_\+\+LPUART1\+\_\+\+CTS\+\_\+\+GPIO\+\_\+\+CLK\+\_\+\+DISABLE}}()~\mbox{\hyperlink{group__RCC__AHB2__Peripheral__Clock__Enable__Disable_ga60be1be419b57dafbbb93df67d68a424}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+DISABLE}}()
\item 
\#define \mbox{\hyperlink{group__STM32WLXX__NUCLEO__LOW__LEVEL__COM_gae9baaf96032a5cf93da4a522b24b5511}{BUS\+\_\+\+LPUART1\+\_\+\+RTS\+\_\+\+GPIO\+\_\+\+PIN}}~\mbox{\hyperlink{group__GPIO__pins_ga95f9ce5911fa8b209defb969db93ced3}{GPIO\+\_\+\+PIN\+\_\+12}}
\item 
\#define \mbox{\hyperlink{group__STM32WLXX__NUCLEO__LOW__LEVEL__COM_ga94cd285f9a138e49abb544d8f5d6de8e}{BUS\+\_\+\+LPUART1\+\_\+\+RTS\+\_\+\+GPIO\+\_\+\+PORT}}~\mbox{\hyperlink{group__Peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}{GPIOB}}
\item 
\#define \mbox{\hyperlink{group__STM32WLXX__NUCLEO__LOW__LEVEL__COM_ga2cec3914092a724308c1c25fde6a22f9}{BUS\+\_\+\+LPUART1\+\_\+\+RTS\+\_\+\+GPIO\+\_\+\+CLK\+\_\+\+DISABLE}}()~\mbox{\hyperlink{group__RCC__AHB2__Peripheral__Clock__Enable__Disable_ga60be1be419b57dafbbb93df67d68a424}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+DISABLE}}()
\item 
\#define \mbox{\hyperlink{group__STM32WLXX__NUCLEO__LOW__LEVEL__COM_ga4180394dcab06e2d6ce0705f68af48f6}{BUS\+\_\+\+LPUART1\+\_\+\+RTS\+\_\+\+GPIO\+\_\+\+AF}}~\mbox{\hyperlink{group__GPIOEx__Alternate__function__selection_gae0fa3a1c080d30ed70f6caac952da16f}{GPIO\+\_\+\+AF8\+\_\+\+LPUART1}}
\item 
\#define \mbox{\hyperlink{group__STM32WLXX__NUCLEO__LOW__LEVEL__COM_ga93d408576b51c794b7de51a940d428f6}{BUS\+\_\+\+LPUART1\+\_\+\+RTS\+\_\+\+GPIO\+\_\+\+CLK\+\_\+\+ENABLE}}()~\mbox{\hyperlink{group__RCC__AHB2__Peripheral__Clock__Enable__Disable_ga5ad43f3f4d8163d40f7d402ef75d27c5}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group__STM32WLXX__NUCLEO__LOW__LEVEL__COM_ga1b9e73df5fcb7e5999bf719a6738b695}{BUS\+\_\+\+LPUART1\+\_\+\+RX\+\_\+\+GPIO\+\_\+\+AF}}~\mbox{\hyperlink{group__GPIOEx__Alternate__function__selection_gae0fa3a1c080d30ed70f6caac952da16f}{GPIO\+\_\+\+AF8\+\_\+\+LPUART1}}
\item 
\#define \mbox{\hyperlink{group__STM32WLXX__NUCLEO__LOW__LEVEL__COM_gaeac0515af806aed26e90f5dc15ca2f1f}{BUS\+\_\+\+LPUART1\+\_\+\+RX\+\_\+\+GPIO\+\_\+\+CLK\+\_\+\+ENABLE}}()~\mbox{\hyperlink{group__RCC__AHB2__Peripheral__Clock__Enable__Disable_ga1fde58d775fd2458002df817a68f486e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group__STM32WLXX__NUCLEO__LOW__LEVEL__COM_ga4bb7a15b603b5cf884b78c27abc2c747}{BUS\+\_\+\+LPUART1\+\_\+\+RX\+\_\+\+GPIO\+\_\+\+CLK\+\_\+\+DISABLE}}()~\mbox{\hyperlink{group__RCC__AHB2__Peripheral__Clock__Enable__Disable_ga7083e491e6a1e165d064d199304bd2f0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+DISABLE}}()
\item 
\#define \mbox{\hyperlink{group__STM32WLXX__NUCLEO__LOW__LEVEL__COM_gaad87c80001f46757d2dc0a00d07c0d79}{BUS\+\_\+\+LPUART1\+\_\+\+RX\+\_\+\+GPIO\+\_\+\+PIN}}~\mbox{\hyperlink{group__GPIO__pins_gadcaf899c018a0dde572b5af783565c62}{GPIO\+\_\+\+PIN\+\_\+3}}
\item 
\#define \mbox{\hyperlink{group__STM32WLXX__NUCLEO__LOW__LEVEL__COM_ga72dc69bdeb7980575387c78ab0a121f3}{BUS\+\_\+\+LPUART1\+\_\+\+RX\+\_\+\+GPIO\+\_\+\+PORT}}~\mbox{\hyperlink{group__Peripheral__declaration_gac485358099728ddae050db37924dd6b7}{GPIOA}}
\item 
\#define \mbox{\hyperlink{group__STM32WLXX__NUCLEO__LOW__LEVEL__COM_ga823671b59f2f0112ecb2dc1ae62aa604}{BUS\+\_\+\+LPUART1\+\_\+\+TX\+\_\+\+GPIO\+\_\+\+CLK\+\_\+\+ENABLE}}()~\mbox{\hyperlink{group__RCC__AHB2__Peripheral__Clock__Enable__Disable_ga1fde58d775fd2458002df817a68f486e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group__STM32WLXX__NUCLEO__LOW__LEVEL__COM_ga98149616f29e19bd45830dbc261985d1}{BUS\+\_\+\+LPUART1\+\_\+\+TX\+\_\+\+GPIO\+\_\+\+AF}}~\mbox{\hyperlink{group__GPIOEx__Alternate__function__selection_gae0fa3a1c080d30ed70f6caac952da16f}{GPIO\+\_\+\+AF8\+\_\+\+LPUART1}}
\item 
\#define \mbox{\hyperlink{group__STM32WLXX__NUCLEO__LOW__LEVEL__COM_gab5d7f3034d342baa71fb0a0d510cd836}{BUS\+\_\+\+LPUART1\+\_\+\+TX\+\_\+\+GPIO\+\_\+\+CLK\+\_\+\+DISABLE}}()~\mbox{\hyperlink{group__RCC__AHB2__Peripheral__Clock__Enable__Disable_ga7083e491e6a1e165d064d199304bd2f0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+DISABLE}}()
\item 
\#define \mbox{\hyperlink{group__STM32WLXX__NUCLEO__LOW__LEVEL__COM_ga4c6423346aa7226da6dc43e741f7d7c4}{BUS\+\_\+\+LPUART1\+\_\+\+TX\+\_\+\+GPIO\+\_\+\+PIN}}~\mbox{\hyperlink{group__GPIO__pins_ga6eee38b797a7268f04357dfa2759efd2}{GPIO\+\_\+\+PIN\+\_\+2}}
\item 
\#define \mbox{\hyperlink{group__STM32WLXX__NUCLEO__LOW__LEVEL__COM_gae9cef43be57b56a3d1c932efc82cee2a}{BUS\+\_\+\+LPUART1\+\_\+\+TX\+\_\+\+GPIO\+\_\+\+PORT}}~\mbox{\hyperlink{group__Peripheral__declaration_gac485358099728ddae050db37924dd6b7}{GPIOA}}
\end{DoxyCompactItemize}


\doxysubsubsubsubsubsubsection{Detailed Description}


\doxysubsubsubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group__STM32WLXX__NUCLEO__LOW__LEVEL__COM_ga7053abb713b9318d899fae3ea7b9881c}\label{group__STM32WLXX__NUCLEO__LOW__LEVEL__COM_ga7053abb713b9318d899fae3ea7b9881c} 
\index{STM32WLXX\_NUCLEO LOW LEVEL COM@{STM32WLXX\_NUCLEO LOW LEVEL COM}!BUS\_LPUART1\_CTS\_GPIO\_AF@{BUS\_LPUART1\_CTS\_GPIO\_AF}}
\index{BUS\_LPUART1\_CTS\_GPIO\_AF@{BUS\_LPUART1\_CTS\_GPIO\_AF}!STM32WLXX\_NUCLEO LOW LEVEL COM@{STM32WLXX\_NUCLEO LOW LEVEL COM}}
\doxysubsubsubsubsubsubsubsection{\texorpdfstring{BUS\_LPUART1\_CTS\_GPIO\_AF}{BUS\_LPUART1\_CTS\_GPIO\_AF}}
{\footnotesize\ttfamily \#define BUS\+\_\+\+LPUART1\+\_\+\+CTS\+\_\+\+GPIO\+\_\+\+AF~\mbox{\hyperlink{group__GPIOEx__Alternate__function__selection_gae0fa3a1c080d30ed70f6caac952da16f}{GPIO\+\_\+\+AF8\+\_\+\+LPUART1}}}



Definition at line \mbox{\hyperlink{stm32wlxx__nucleo_8h_source_l00138}{138}} of file \mbox{\hyperlink{stm32wlxx__nucleo_8h_source}{stm32wlxx\+\_\+nucleo.\+h}}.

\Hypertarget{group__STM32WLXX__NUCLEO__LOW__LEVEL__COM_gad40ddd905b42e578caca7ab413d35b9a}\label{group__STM32WLXX__NUCLEO__LOW__LEVEL__COM_gad40ddd905b42e578caca7ab413d35b9a} 
\index{STM32WLXX\_NUCLEO LOW LEVEL COM@{STM32WLXX\_NUCLEO LOW LEVEL COM}!BUS\_LPUART1\_CTS\_GPIO\_CLK\_DISABLE@{BUS\_LPUART1\_CTS\_GPIO\_CLK\_DISABLE}}
\index{BUS\_LPUART1\_CTS\_GPIO\_CLK\_DISABLE@{BUS\_LPUART1\_CTS\_GPIO\_CLK\_DISABLE}!STM32WLXX\_NUCLEO LOW LEVEL COM@{STM32WLXX\_NUCLEO LOW LEVEL COM}}
\doxysubsubsubsubsubsubsubsection{\texorpdfstring{BUS\_LPUART1\_CTS\_GPIO\_CLK\_DISABLE}{BUS\_LPUART1\_CTS\_GPIO\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define BUS\+\_\+\+LPUART1\+\_\+\+CTS\+\_\+\+GPIO\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\mbox{\hyperlink{group__RCC__AHB2__Peripheral__Clock__Enable__Disable_ga60be1be419b57dafbbb93df67d68a424}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+DISABLE}}()}



Definition at line \mbox{\hyperlink{stm32wlxx__nucleo_8h_source_l00142}{142}} of file \mbox{\hyperlink{stm32wlxx__nucleo_8h_source}{stm32wlxx\+\_\+nucleo.\+h}}.

\Hypertarget{group__STM32WLXX__NUCLEO__LOW__LEVEL__COM_gace831c673b37d7d346862a314f1ef794}\label{group__STM32WLXX__NUCLEO__LOW__LEVEL__COM_gace831c673b37d7d346862a314f1ef794} 
\index{STM32WLXX\_NUCLEO LOW LEVEL COM@{STM32WLXX\_NUCLEO LOW LEVEL COM}!BUS\_LPUART1\_CTS\_GPIO\_CLK\_ENABLE@{BUS\_LPUART1\_CTS\_GPIO\_CLK\_ENABLE}}
\index{BUS\_LPUART1\_CTS\_GPIO\_CLK\_ENABLE@{BUS\_LPUART1\_CTS\_GPIO\_CLK\_ENABLE}!STM32WLXX\_NUCLEO LOW LEVEL COM@{STM32WLXX\_NUCLEO LOW LEVEL COM}}
\doxysubsubsubsubsubsubsubsection{\texorpdfstring{BUS\_LPUART1\_CTS\_GPIO\_CLK\_ENABLE}{BUS\_LPUART1\_CTS\_GPIO\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define BUS\+\_\+\+LPUART1\+\_\+\+CTS\+\_\+\+GPIO\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\mbox{\hyperlink{group__RCC__AHB2__Peripheral__Clock__Enable__Disable_ga5ad43f3f4d8163d40f7d402ef75d27c5}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+ENABLE}}()}



Definition at line \mbox{\hyperlink{stm32wlxx__nucleo_8h_source_l00140}{140}} of file \mbox{\hyperlink{stm32wlxx__nucleo_8h_source}{stm32wlxx\+\_\+nucleo.\+h}}.

\Hypertarget{group__STM32WLXX__NUCLEO__LOW__LEVEL__COM_ga234b6fddd2a7a501c0eb9c20761163d3}\label{group__STM32WLXX__NUCLEO__LOW__LEVEL__COM_ga234b6fddd2a7a501c0eb9c20761163d3} 
\index{STM32WLXX\_NUCLEO LOW LEVEL COM@{STM32WLXX\_NUCLEO LOW LEVEL COM}!BUS\_LPUART1\_CTS\_GPIO\_PIN@{BUS\_LPUART1\_CTS\_GPIO\_PIN}}
\index{BUS\_LPUART1\_CTS\_GPIO\_PIN@{BUS\_LPUART1\_CTS\_GPIO\_PIN}!STM32WLXX\_NUCLEO LOW LEVEL COM@{STM32WLXX\_NUCLEO LOW LEVEL COM}}
\doxysubsubsubsubsubsubsubsection{\texorpdfstring{BUS\_LPUART1\_CTS\_GPIO\_PIN}{BUS\_LPUART1\_CTS\_GPIO\_PIN}}
{\footnotesize\ttfamily \#define BUS\+\_\+\+LPUART1\+\_\+\+CTS\+\_\+\+GPIO\+\_\+\+PIN~\mbox{\hyperlink{group__GPIO__pins_ga173023dced8f9692ade0f1176558ef70}{GPIO\+\_\+\+PIN\+\_\+13}}}



Definition at line \mbox{\hyperlink{stm32wlxx__nucleo_8h_source_l00141}{141}} of file \mbox{\hyperlink{stm32wlxx__nucleo_8h_source}{stm32wlxx\+\_\+nucleo.\+h}}.

\Hypertarget{group__STM32WLXX__NUCLEO__LOW__LEVEL__COM_gacfb0750d0adcf8e860c43b59fe1a1cea}\label{group__STM32WLXX__NUCLEO__LOW__LEVEL__COM_gacfb0750d0adcf8e860c43b59fe1a1cea} 
\index{STM32WLXX\_NUCLEO LOW LEVEL COM@{STM32WLXX\_NUCLEO LOW LEVEL COM}!BUS\_LPUART1\_CTS\_GPIO\_PORT@{BUS\_LPUART1\_CTS\_GPIO\_PORT}}
\index{BUS\_LPUART1\_CTS\_GPIO\_PORT@{BUS\_LPUART1\_CTS\_GPIO\_PORT}!STM32WLXX\_NUCLEO LOW LEVEL COM@{STM32WLXX\_NUCLEO LOW LEVEL COM}}
\doxysubsubsubsubsubsubsubsection{\texorpdfstring{BUS\_LPUART1\_CTS\_GPIO\_PORT}{BUS\_LPUART1\_CTS\_GPIO\_PORT}}
{\footnotesize\ttfamily \#define BUS\+\_\+\+LPUART1\+\_\+\+CTS\+\_\+\+GPIO\+\_\+\+PORT~\mbox{\hyperlink{group__Peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}{GPIOB}}}



Definition at line \mbox{\hyperlink{stm32wlxx__nucleo_8h_source_l00139}{139}} of file \mbox{\hyperlink{stm32wlxx__nucleo_8h_source}{stm32wlxx\+\_\+nucleo.\+h}}.

\Hypertarget{group__STM32WLXX__NUCLEO__LOW__LEVEL__COM_ga9dbb47fb77045eaab9bc21b5ce0a4563}\label{group__STM32WLXX__NUCLEO__LOW__LEVEL__COM_ga9dbb47fb77045eaab9bc21b5ce0a4563} 
\index{STM32WLXX\_NUCLEO LOW LEVEL COM@{STM32WLXX\_NUCLEO LOW LEVEL COM}!BUS\_LPUART1\_INSTANCE@{BUS\_LPUART1\_INSTANCE}}
\index{BUS\_LPUART1\_INSTANCE@{BUS\_LPUART1\_INSTANCE}!STM32WLXX\_NUCLEO LOW LEVEL COM@{STM32WLXX\_NUCLEO LOW LEVEL COM}}
\doxysubsubsubsubsubsubsubsection{\texorpdfstring{BUS\_LPUART1\_INSTANCE}{BUS\_LPUART1\_INSTANCE}}
{\footnotesize\ttfamily \#define BUS\+\_\+\+LPUART1\+\_\+\+INSTANCE~\mbox{\hyperlink{group__Peripheral__declaration_ga73eb37d103f4e4f2d18ec3d3f5208ab9}{LPUART1}}}



Definition for COM portx, connected to LPUART1. 



Definition at line \mbox{\hyperlink{stm32wlxx__nucleo_8h_source_l00137}{137}} of file \mbox{\hyperlink{stm32wlxx__nucleo_8h_source}{stm32wlxx\+\_\+nucleo.\+h}}.

\Hypertarget{group__STM32WLXX__NUCLEO__LOW__LEVEL__COM_ga4180394dcab06e2d6ce0705f68af48f6}\label{group__STM32WLXX__NUCLEO__LOW__LEVEL__COM_ga4180394dcab06e2d6ce0705f68af48f6} 
\index{STM32WLXX\_NUCLEO LOW LEVEL COM@{STM32WLXX\_NUCLEO LOW LEVEL COM}!BUS\_LPUART1\_RTS\_GPIO\_AF@{BUS\_LPUART1\_RTS\_GPIO\_AF}}
\index{BUS\_LPUART1\_RTS\_GPIO\_AF@{BUS\_LPUART1\_RTS\_GPIO\_AF}!STM32WLXX\_NUCLEO LOW LEVEL COM@{STM32WLXX\_NUCLEO LOW LEVEL COM}}
\doxysubsubsubsubsubsubsubsection{\texorpdfstring{BUS\_LPUART1\_RTS\_GPIO\_AF}{BUS\_LPUART1\_RTS\_GPIO\_AF}}
{\footnotesize\ttfamily \#define BUS\+\_\+\+LPUART1\+\_\+\+RTS\+\_\+\+GPIO\+\_\+\+AF~\mbox{\hyperlink{group__GPIOEx__Alternate__function__selection_gae0fa3a1c080d30ed70f6caac952da16f}{GPIO\+\_\+\+AF8\+\_\+\+LPUART1}}}



Definition at line \mbox{\hyperlink{stm32wlxx__nucleo_8h_source_l00146}{146}} of file \mbox{\hyperlink{stm32wlxx__nucleo_8h_source}{stm32wlxx\+\_\+nucleo.\+h}}.

\Hypertarget{group__STM32WLXX__NUCLEO__LOW__LEVEL__COM_ga2cec3914092a724308c1c25fde6a22f9}\label{group__STM32WLXX__NUCLEO__LOW__LEVEL__COM_ga2cec3914092a724308c1c25fde6a22f9} 
\index{STM32WLXX\_NUCLEO LOW LEVEL COM@{STM32WLXX\_NUCLEO LOW LEVEL COM}!BUS\_LPUART1\_RTS\_GPIO\_CLK\_DISABLE@{BUS\_LPUART1\_RTS\_GPIO\_CLK\_DISABLE}}
\index{BUS\_LPUART1\_RTS\_GPIO\_CLK\_DISABLE@{BUS\_LPUART1\_RTS\_GPIO\_CLK\_DISABLE}!STM32WLXX\_NUCLEO LOW LEVEL COM@{STM32WLXX\_NUCLEO LOW LEVEL COM}}
\doxysubsubsubsubsubsubsubsection{\texorpdfstring{BUS\_LPUART1\_RTS\_GPIO\_CLK\_DISABLE}{BUS\_LPUART1\_RTS\_GPIO\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define BUS\+\_\+\+LPUART1\+\_\+\+RTS\+\_\+\+GPIO\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\mbox{\hyperlink{group__RCC__AHB2__Peripheral__Clock__Enable__Disable_ga60be1be419b57dafbbb93df67d68a424}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+DISABLE}}()}



Definition at line \mbox{\hyperlink{stm32wlxx__nucleo_8h_source_l00145}{145}} of file \mbox{\hyperlink{stm32wlxx__nucleo_8h_source}{stm32wlxx\+\_\+nucleo.\+h}}.

\Hypertarget{group__STM32WLXX__NUCLEO__LOW__LEVEL__COM_ga93d408576b51c794b7de51a940d428f6}\label{group__STM32WLXX__NUCLEO__LOW__LEVEL__COM_ga93d408576b51c794b7de51a940d428f6} 
\index{STM32WLXX\_NUCLEO LOW LEVEL COM@{STM32WLXX\_NUCLEO LOW LEVEL COM}!BUS\_LPUART1\_RTS\_GPIO\_CLK\_ENABLE@{BUS\_LPUART1\_RTS\_GPIO\_CLK\_ENABLE}}
\index{BUS\_LPUART1\_RTS\_GPIO\_CLK\_ENABLE@{BUS\_LPUART1\_RTS\_GPIO\_CLK\_ENABLE}!STM32WLXX\_NUCLEO LOW LEVEL COM@{STM32WLXX\_NUCLEO LOW LEVEL COM}}
\doxysubsubsubsubsubsubsubsection{\texorpdfstring{BUS\_LPUART1\_RTS\_GPIO\_CLK\_ENABLE}{BUS\_LPUART1\_RTS\_GPIO\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define BUS\+\_\+\+LPUART1\+\_\+\+RTS\+\_\+\+GPIO\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\mbox{\hyperlink{group__RCC__AHB2__Peripheral__Clock__Enable__Disable_ga5ad43f3f4d8163d40f7d402ef75d27c5}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+ENABLE}}()}



Definition at line \mbox{\hyperlink{stm32wlxx__nucleo_8h_source_l00147}{147}} of file \mbox{\hyperlink{stm32wlxx__nucleo_8h_source}{stm32wlxx\+\_\+nucleo.\+h}}.

\Hypertarget{group__STM32WLXX__NUCLEO__LOW__LEVEL__COM_gae9baaf96032a5cf93da4a522b24b5511}\label{group__STM32WLXX__NUCLEO__LOW__LEVEL__COM_gae9baaf96032a5cf93da4a522b24b5511} 
\index{STM32WLXX\_NUCLEO LOW LEVEL COM@{STM32WLXX\_NUCLEO LOW LEVEL COM}!BUS\_LPUART1\_RTS\_GPIO\_PIN@{BUS\_LPUART1\_RTS\_GPIO\_PIN}}
\index{BUS\_LPUART1\_RTS\_GPIO\_PIN@{BUS\_LPUART1\_RTS\_GPIO\_PIN}!STM32WLXX\_NUCLEO LOW LEVEL COM@{STM32WLXX\_NUCLEO LOW LEVEL COM}}
\doxysubsubsubsubsubsubsubsection{\texorpdfstring{BUS\_LPUART1\_RTS\_GPIO\_PIN}{BUS\_LPUART1\_RTS\_GPIO\_PIN}}
{\footnotesize\ttfamily \#define BUS\+\_\+\+LPUART1\+\_\+\+RTS\+\_\+\+GPIO\+\_\+\+PIN~\mbox{\hyperlink{group__GPIO__pins_ga95f9ce5911fa8b209defb969db93ced3}{GPIO\+\_\+\+PIN\+\_\+12}}}



Definition at line \mbox{\hyperlink{stm32wlxx__nucleo_8h_source_l00143}{143}} of file \mbox{\hyperlink{stm32wlxx__nucleo_8h_source}{stm32wlxx\+\_\+nucleo.\+h}}.

\Hypertarget{group__STM32WLXX__NUCLEO__LOW__LEVEL__COM_ga94cd285f9a138e49abb544d8f5d6de8e}\label{group__STM32WLXX__NUCLEO__LOW__LEVEL__COM_ga94cd285f9a138e49abb544d8f5d6de8e} 
\index{STM32WLXX\_NUCLEO LOW LEVEL COM@{STM32WLXX\_NUCLEO LOW LEVEL COM}!BUS\_LPUART1\_RTS\_GPIO\_PORT@{BUS\_LPUART1\_RTS\_GPIO\_PORT}}
\index{BUS\_LPUART1\_RTS\_GPIO\_PORT@{BUS\_LPUART1\_RTS\_GPIO\_PORT}!STM32WLXX\_NUCLEO LOW LEVEL COM@{STM32WLXX\_NUCLEO LOW LEVEL COM}}
\doxysubsubsubsubsubsubsubsection{\texorpdfstring{BUS\_LPUART1\_RTS\_GPIO\_PORT}{BUS\_LPUART1\_RTS\_GPIO\_PORT}}
{\footnotesize\ttfamily \#define BUS\+\_\+\+LPUART1\+\_\+\+RTS\+\_\+\+GPIO\+\_\+\+PORT~\mbox{\hyperlink{group__Peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}{GPIOB}}}



Definition at line \mbox{\hyperlink{stm32wlxx__nucleo_8h_source_l00144}{144}} of file \mbox{\hyperlink{stm32wlxx__nucleo_8h_source}{stm32wlxx\+\_\+nucleo.\+h}}.

\Hypertarget{group__STM32WLXX__NUCLEO__LOW__LEVEL__COM_ga1b9e73df5fcb7e5999bf719a6738b695}\label{group__STM32WLXX__NUCLEO__LOW__LEVEL__COM_ga1b9e73df5fcb7e5999bf719a6738b695} 
\index{STM32WLXX\_NUCLEO LOW LEVEL COM@{STM32WLXX\_NUCLEO LOW LEVEL COM}!BUS\_LPUART1\_RX\_GPIO\_AF@{BUS\_LPUART1\_RX\_GPIO\_AF}}
\index{BUS\_LPUART1\_RX\_GPIO\_AF@{BUS\_LPUART1\_RX\_GPIO\_AF}!STM32WLXX\_NUCLEO LOW LEVEL COM@{STM32WLXX\_NUCLEO LOW LEVEL COM}}
\doxysubsubsubsubsubsubsubsection{\texorpdfstring{BUS\_LPUART1\_RX\_GPIO\_AF}{BUS\_LPUART1\_RX\_GPIO\_AF}}
{\footnotesize\ttfamily \#define BUS\+\_\+\+LPUART1\+\_\+\+RX\+\_\+\+GPIO\+\_\+\+AF~\mbox{\hyperlink{group__GPIOEx__Alternate__function__selection_gae0fa3a1c080d30ed70f6caac952da16f}{GPIO\+\_\+\+AF8\+\_\+\+LPUART1}}}



Definition at line \mbox{\hyperlink{stm32wlxx__nucleo_8h_source_l00148}{148}} of file \mbox{\hyperlink{stm32wlxx__nucleo_8h_source}{stm32wlxx\+\_\+nucleo.\+h}}.

\Hypertarget{group__STM32WLXX__NUCLEO__LOW__LEVEL__COM_ga4bb7a15b603b5cf884b78c27abc2c747}\label{group__STM32WLXX__NUCLEO__LOW__LEVEL__COM_ga4bb7a15b603b5cf884b78c27abc2c747} 
\index{STM32WLXX\_NUCLEO LOW LEVEL COM@{STM32WLXX\_NUCLEO LOW LEVEL COM}!BUS\_LPUART1\_RX\_GPIO\_CLK\_DISABLE@{BUS\_LPUART1\_RX\_GPIO\_CLK\_DISABLE}}
\index{BUS\_LPUART1\_RX\_GPIO\_CLK\_DISABLE@{BUS\_LPUART1\_RX\_GPIO\_CLK\_DISABLE}!STM32WLXX\_NUCLEO LOW LEVEL COM@{STM32WLXX\_NUCLEO LOW LEVEL COM}}
\doxysubsubsubsubsubsubsubsection{\texorpdfstring{BUS\_LPUART1\_RX\_GPIO\_CLK\_DISABLE}{BUS\_LPUART1\_RX\_GPIO\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define BUS\+\_\+\+LPUART1\+\_\+\+RX\+\_\+\+GPIO\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\mbox{\hyperlink{group__RCC__AHB2__Peripheral__Clock__Enable__Disable_ga7083e491e6a1e165d064d199304bd2f0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+DISABLE}}()}



Definition at line \mbox{\hyperlink{stm32wlxx__nucleo_8h_source_l00150}{150}} of file \mbox{\hyperlink{stm32wlxx__nucleo_8h_source}{stm32wlxx\+\_\+nucleo.\+h}}.

\Hypertarget{group__STM32WLXX__NUCLEO__LOW__LEVEL__COM_gaeac0515af806aed26e90f5dc15ca2f1f}\label{group__STM32WLXX__NUCLEO__LOW__LEVEL__COM_gaeac0515af806aed26e90f5dc15ca2f1f} 
\index{STM32WLXX\_NUCLEO LOW LEVEL COM@{STM32WLXX\_NUCLEO LOW LEVEL COM}!BUS\_LPUART1\_RX\_GPIO\_CLK\_ENABLE@{BUS\_LPUART1\_RX\_GPIO\_CLK\_ENABLE}}
\index{BUS\_LPUART1\_RX\_GPIO\_CLK\_ENABLE@{BUS\_LPUART1\_RX\_GPIO\_CLK\_ENABLE}!STM32WLXX\_NUCLEO LOW LEVEL COM@{STM32WLXX\_NUCLEO LOW LEVEL COM}}
\doxysubsubsubsubsubsubsubsection{\texorpdfstring{BUS\_LPUART1\_RX\_GPIO\_CLK\_ENABLE}{BUS\_LPUART1\_RX\_GPIO\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define BUS\+\_\+\+LPUART1\+\_\+\+RX\+\_\+\+GPIO\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\mbox{\hyperlink{group__RCC__AHB2__Peripheral__Clock__Enable__Disable_ga1fde58d775fd2458002df817a68f486e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+ENABLE}}()}



Definition at line \mbox{\hyperlink{stm32wlxx__nucleo_8h_source_l00149}{149}} of file \mbox{\hyperlink{stm32wlxx__nucleo_8h_source}{stm32wlxx\+\_\+nucleo.\+h}}.

\Hypertarget{group__STM32WLXX__NUCLEO__LOW__LEVEL__COM_gaad87c80001f46757d2dc0a00d07c0d79}\label{group__STM32WLXX__NUCLEO__LOW__LEVEL__COM_gaad87c80001f46757d2dc0a00d07c0d79} 
\index{STM32WLXX\_NUCLEO LOW LEVEL COM@{STM32WLXX\_NUCLEO LOW LEVEL COM}!BUS\_LPUART1\_RX\_GPIO\_PIN@{BUS\_LPUART1\_RX\_GPIO\_PIN}}
\index{BUS\_LPUART1\_RX\_GPIO\_PIN@{BUS\_LPUART1\_RX\_GPIO\_PIN}!STM32WLXX\_NUCLEO LOW LEVEL COM@{STM32WLXX\_NUCLEO LOW LEVEL COM}}
\doxysubsubsubsubsubsubsubsection{\texorpdfstring{BUS\_LPUART1\_RX\_GPIO\_PIN}{BUS\_LPUART1\_RX\_GPIO\_PIN}}
{\footnotesize\ttfamily \#define BUS\+\_\+\+LPUART1\+\_\+\+RX\+\_\+\+GPIO\+\_\+\+PIN~\mbox{\hyperlink{group__GPIO__pins_gadcaf899c018a0dde572b5af783565c62}{GPIO\+\_\+\+PIN\+\_\+3}}}



Definition at line \mbox{\hyperlink{stm32wlxx__nucleo_8h_source_l00151}{151}} of file \mbox{\hyperlink{stm32wlxx__nucleo_8h_source}{stm32wlxx\+\_\+nucleo.\+h}}.

\Hypertarget{group__STM32WLXX__NUCLEO__LOW__LEVEL__COM_ga72dc69bdeb7980575387c78ab0a121f3}\label{group__STM32WLXX__NUCLEO__LOW__LEVEL__COM_ga72dc69bdeb7980575387c78ab0a121f3} 
\index{STM32WLXX\_NUCLEO LOW LEVEL COM@{STM32WLXX\_NUCLEO LOW LEVEL COM}!BUS\_LPUART1\_RX\_GPIO\_PORT@{BUS\_LPUART1\_RX\_GPIO\_PORT}}
\index{BUS\_LPUART1\_RX\_GPIO\_PORT@{BUS\_LPUART1\_RX\_GPIO\_PORT}!STM32WLXX\_NUCLEO LOW LEVEL COM@{STM32WLXX\_NUCLEO LOW LEVEL COM}}
\doxysubsubsubsubsubsubsubsection{\texorpdfstring{BUS\_LPUART1\_RX\_GPIO\_PORT}{BUS\_LPUART1\_RX\_GPIO\_PORT}}
{\footnotesize\ttfamily \#define BUS\+\_\+\+LPUART1\+\_\+\+RX\+\_\+\+GPIO\+\_\+\+PORT~\mbox{\hyperlink{group__Peripheral__declaration_gac485358099728ddae050db37924dd6b7}{GPIOA}}}



Definition at line \mbox{\hyperlink{stm32wlxx__nucleo_8h_source_l00152}{152}} of file \mbox{\hyperlink{stm32wlxx__nucleo_8h_source}{stm32wlxx\+\_\+nucleo.\+h}}.

\Hypertarget{group__STM32WLXX__NUCLEO__LOW__LEVEL__COM_ga98149616f29e19bd45830dbc261985d1}\label{group__STM32WLXX__NUCLEO__LOW__LEVEL__COM_ga98149616f29e19bd45830dbc261985d1} 
\index{STM32WLXX\_NUCLEO LOW LEVEL COM@{STM32WLXX\_NUCLEO LOW LEVEL COM}!BUS\_LPUART1\_TX\_GPIO\_AF@{BUS\_LPUART1\_TX\_GPIO\_AF}}
\index{BUS\_LPUART1\_TX\_GPIO\_AF@{BUS\_LPUART1\_TX\_GPIO\_AF}!STM32WLXX\_NUCLEO LOW LEVEL COM@{STM32WLXX\_NUCLEO LOW LEVEL COM}}
\doxysubsubsubsubsubsubsubsection{\texorpdfstring{BUS\_LPUART1\_TX\_GPIO\_AF}{BUS\_LPUART1\_TX\_GPIO\_AF}}
{\footnotesize\ttfamily \#define BUS\+\_\+\+LPUART1\+\_\+\+TX\+\_\+\+GPIO\+\_\+\+AF~\mbox{\hyperlink{group__GPIOEx__Alternate__function__selection_gae0fa3a1c080d30ed70f6caac952da16f}{GPIO\+\_\+\+AF8\+\_\+\+LPUART1}}}



Definition at line \mbox{\hyperlink{stm32wlxx__nucleo_8h_source_l00154}{154}} of file \mbox{\hyperlink{stm32wlxx__nucleo_8h_source}{stm32wlxx\+\_\+nucleo.\+h}}.

\Hypertarget{group__STM32WLXX__NUCLEO__LOW__LEVEL__COM_gab5d7f3034d342baa71fb0a0d510cd836}\label{group__STM32WLXX__NUCLEO__LOW__LEVEL__COM_gab5d7f3034d342baa71fb0a0d510cd836} 
\index{STM32WLXX\_NUCLEO LOW LEVEL COM@{STM32WLXX\_NUCLEO LOW LEVEL COM}!BUS\_LPUART1\_TX\_GPIO\_CLK\_DISABLE@{BUS\_LPUART1\_TX\_GPIO\_CLK\_DISABLE}}
\index{BUS\_LPUART1\_TX\_GPIO\_CLK\_DISABLE@{BUS\_LPUART1\_TX\_GPIO\_CLK\_DISABLE}!STM32WLXX\_NUCLEO LOW LEVEL COM@{STM32WLXX\_NUCLEO LOW LEVEL COM}}
\doxysubsubsubsubsubsubsubsection{\texorpdfstring{BUS\_LPUART1\_TX\_GPIO\_CLK\_DISABLE}{BUS\_LPUART1\_TX\_GPIO\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define BUS\+\_\+\+LPUART1\+\_\+\+TX\+\_\+\+GPIO\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\mbox{\hyperlink{group__RCC__AHB2__Peripheral__Clock__Enable__Disable_ga7083e491e6a1e165d064d199304bd2f0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+DISABLE}}()}



Definition at line \mbox{\hyperlink{stm32wlxx__nucleo_8h_source_l00155}{155}} of file \mbox{\hyperlink{stm32wlxx__nucleo_8h_source}{stm32wlxx\+\_\+nucleo.\+h}}.

\Hypertarget{group__STM32WLXX__NUCLEO__LOW__LEVEL__COM_ga823671b59f2f0112ecb2dc1ae62aa604}\label{group__STM32WLXX__NUCLEO__LOW__LEVEL__COM_ga823671b59f2f0112ecb2dc1ae62aa604} 
\index{STM32WLXX\_NUCLEO LOW LEVEL COM@{STM32WLXX\_NUCLEO LOW LEVEL COM}!BUS\_LPUART1\_TX\_GPIO\_CLK\_ENABLE@{BUS\_LPUART1\_TX\_GPIO\_CLK\_ENABLE}}
\index{BUS\_LPUART1\_TX\_GPIO\_CLK\_ENABLE@{BUS\_LPUART1\_TX\_GPIO\_CLK\_ENABLE}!STM32WLXX\_NUCLEO LOW LEVEL COM@{STM32WLXX\_NUCLEO LOW LEVEL COM}}
\doxysubsubsubsubsubsubsubsection{\texorpdfstring{BUS\_LPUART1\_TX\_GPIO\_CLK\_ENABLE}{BUS\_LPUART1\_TX\_GPIO\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define BUS\+\_\+\+LPUART1\+\_\+\+TX\+\_\+\+GPIO\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\mbox{\hyperlink{group__RCC__AHB2__Peripheral__Clock__Enable__Disable_ga1fde58d775fd2458002df817a68f486e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+ENABLE}}()}



Definition at line \mbox{\hyperlink{stm32wlxx__nucleo_8h_source_l00153}{153}} of file \mbox{\hyperlink{stm32wlxx__nucleo_8h_source}{stm32wlxx\+\_\+nucleo.\+h}}.

\Hypertarget{group__STM32WLXX__NUCLEO__LOW__LEVEL__COM_ga4c6423346aa7226da6dc43e741f7d7c4}\label{group__STM32WLXX__NUCLEO__LOW__LEVEL__COM_ga4c6423346aa7226da6dc43e741f7d7c4} 
\index{STM32WLXX\_NUCLEO LOW LEVEL COM@{STM32WLXX\_NUCLEO LOW LEVEL COM}!BUS\_LPUART1\_TX\_GPIO\_PIN@{BUS\_LPUART1\_TX\_GPIO\_PIN}}
\index{BUS\_LPUART1\_TX\_GPIO\_PIN@{BUS\_LPUART1\_TX\_GPIO\_PIN}!STM32WLXX\_NUCLEO LOW LEVEL COM@{STM32WLXX\_NUCLEO LOW LEVEL COM}}
\doxysubsubsubsubsubsubsubsection{\texorpdfstring{BUS\_LPUART1\_TX\_GPIO\_PIN}{BUS\_LPUART1\_TX\_GPIO\_PIN}}
{\footnotesize\ttfamily \#define BUS\+\_\+\+LPUART1\+\_\+\+TX\+\_\+\+GPIO\+\_\+\+PIN~\mbox{\hyperlink{group__GPIO__pins_ga6eee38b797a7268f04357dfa2759efd2}{GPIO\+\_\+\+PIN\+\_\+2}}}



Definition at line \mbox{\hyperlink{stm32wlxx__nucleo_8h_source_l00156}{156}} of file \mbox{\hyperlink{stm32wlxx__nucleo_8h_source}{stm32wlxx\+\_\+nucleo.\+h}}.

\Hypertarget{group__STM32WLXX__NUCLEO__LOW__LEVEL__COM_gae9cef43be57b56a3d1c932efc82cee2a}\label{group__STM32WLXX__NUCLEO__LOW__LEVEL__COM_gae9cef43be57b56a3d1c932efc82cee2a} 
\index{STM32WLXX\_NUCLEO LOW LEVEL COM@{STM32WLXX\_NUCLEO LOW LEVEL COM}!BUS\_LPUART1\_TX\_GPIO\_PORT@{BUS\_LPUART1\_TX\_GPIO\_PORT}}
\index{BUS\_LPUART1\_TX\_GPIO\_PORT@{BUS\_LPUART1\_TX\_GPIO\_PORT}!STM32WLXX\_NUCLEO LOW LEVEL COM@{STM32WLXX\_NUCLEO LOW LEVEL COM}}
\doxysubsubsubsubsubsubsubsection{\texorpdfstring{BUS\_LPUART1\_TX\_GPIO\_PORT}{BUS\_LPUART1\_TX\_GPIO\_PORT}}
{\footnotesize\ttfamily \#define BUS\+\_\+\+LPUART1\+\_\+\+TX\+\_\+\+GPIO\+\_\+\+PORT~\mbox{\hyperlink{group__Peripheral__declaration_gac485358099728ddae050db37924dd6b7}{GPIOA}}}



Definition at line \mbox{\hyperlink{stm32wlxx__nucleo_8h_source_l00157}{157}} of file \mbox{\hyperlink{stm32wlxx__nucleo_8h_source}{stm32wlxx\+\_\+nucleo.\+h}}.

