

================================================================
== Vivado HLS Report for 'xFUDivAreaUp_2'
================================================================
* Date:           Wed Mar 18 11:36:35 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 50.00 ns | 4.486 ns |   6.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       49|       49| 2.450 us | 2.450 us |   49|   49|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       -|      -|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|     551|    333|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    226|    -|
|Register         |        -|      -|     125|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     676|    559|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+-----+-----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +---------------------------+----------------------+---------+-------+-----+-----+-----+
    |ip_accel_app_udivbak_U533  |ip_accel_app_udivbak  |        0|      0|  551|  333|    0|
    +---------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                      |                      |        0|      0|  551|  333|    0|
    +---------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------+-----+-----------+-----+-----------+
    |    Name   | LUT | Input Size| Bits| Total Bits|
    +-----------+-----+-----------+-----+-----------+
    |ap_NS_fsm  |  217|         50|    1|         50|
    |ap_return  |    9|          2|   38|         76|
    +-----------+-----+-----------+-----+-----------+
    |Total      |  226|         52|   39|        126|
    +-----------+-----+-----------+-----+-----------+

    * Register: 
    +----------------+----+----+-----+-----------+
    |      Name      | FF | LUT| Bits| Const Bits|
    +----------------+----+----+-----+-----------+
    |ap_CS_fsm       |  49|   0|   49|          0|
    |ap_return       |  38|   0|   38|          0|
    |ap_return_preg  |  38|   0|   38|          0|
    +----------------+----+----+-----+-----------+
    |Total           | 125|   0|  125|          0|
    +----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+----------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------+-----+-----+------------+----------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | xFUDivAreaUp_2 | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | xFUDivAreaUp_2 | return value |
|ap_start   |  in |    1| ap_ctrl_hs | xFUDivAreaUp_2 | return value |
|ap_done    | out |    1| ap_ctrl_hs | xFUDivAreaUp_2 | return value |
|ap_idle    | out |    1| ap_ctrl_hs | xFUDivAreaUp_2 | return value |
|ap_ready   | out |    1| ap_ctrl_hs | xFUDivAreaUp_2 | return value |
|ap_return  | out |   38| ap_ctrl_hs | xFUDivAreaUp_2 | return value |
|in_n       |  in |   45|   ap_none  |      in_n      |    scalar    |
|in_d       |  in |   12|   ap_none  |      in_d      |    scalar    |
+-----------+-----+-----+------------+----------------+--------------+

