<def f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='1352' ll='1355' type='bool llvm::MachineInstr::registerDefIsDead(llvm::Register Reg, const llvm::TargetRegisterInfo * TRI = nullptr) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='1349'>/// Returns true if the register is dead in this machine instruction.
  /// If TargetRegisterInfo is passed, then it also checks
  /// if there is a dead def of a super-register.</doc>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='317' u='c' c='_ZN4llvm17ScheduleDAGInstrs14addPhysRegDepsEPNS_5SUnitEj'/>
<use f='llvm/llvm/lib/CodeGen/TwoAddressInstructionPass.cpp' l='1267' u='c' c='_ZN12_GLOBAL__N_125TwoAddressInstructionPass23tryInstructionTransformERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_jjjb'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='1407' u='c' c='_ZNK4llvm16AArch64InstrInfo18optimizePTestInstrEPNS_12MachineInstrEjjPKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIPreEmitPeephole.cpp' l='138' u='c' c='_ZNK12_GLOBAL__N_117SIPreEmitPeephole17optimizeVccBranchERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZISelLowering.cpp' l='7681' u='c' c='_ZNK4llvm21SystemZTargetLowering18emitAtomicCmpSwapWERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZInstrInfo.cpp' l='932' u='c' c='_ZL14transferDeadCCPN4llvm12MachineInstrES1_'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZInstrInfo.cpp' l='1299' u='c' c='_ZNK4llvm16SystemZInstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrENS_8ArrayRefIjEENS_26MachineInstrBundleIteratorIS3_Lb0EEEi15416259'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='4263' u='c' c='_ZNK4llvm12X86InstrInfo20optimizeCompareInstrERNS_12MachineInstrENS_8RegisterES3_iiPKNS_19MachineRegisterInfoE'/>
