<def f='linux-4.14.y/include/linux/clk-provider.h' l='468' ll='476'/>
<size>56</size>
<doc f='linux-4.14.y/include/linux/clk-provider.h' l='445'>/**
 * struct clk_mux - multiplexer clock
 *
 * @hw:		handle between common and hardware-specific interfaces
 * @reg:	register controlling multiplexer
 * @shift:	shift to multiplexer bit field
 * @width:	width of mutliplexer bit field
 * @flags:	hardware-specific flags
 * @lock:	register lock
 *
 * Clock with multiple selectable parents.  Implements .get_parent, .set_parent
 * and .recalc_rate
 *
 * Flags:
 * CLK_MUX_INDEX_ONE - register index starts at 1, not 0
 * CLK_MUX_INDEX_BIT - register index is a single bit (power of two)
 * CLK_MUX_HIWORD_MASK - The mux settings are only in lower 16-bit of this
 *	register, and mask of mux bits are in higher 16-bit of this register.
 *	While setting the mux bits, higher 16-bit should also be updated to
 *	indicate changing mux bits.
 * CLK_MUX_ROUND_CLOSEST - Use the parent rate that is closest to the desired
 *	frequency.
 */</doc>
<mbr r='clk_mux::hw' o='0' t='struct clk_hw'/>
<mbr r='clk_mux::reg' o='192' t='void *'/>
<mbr r='clk_mux::table' o='256' t='u32 *'/>
<mbr r='clk_mux::mask' o='320' t='u32'/>
<mbr r='clk_mux::shift' o='352' t='u8'/>
<mbr r='clk_mux::flags' o='360' t='u8'/>
<mbr r='clk_mux::lock' o='384' t='spinlock_t *'/>
<def f='linux-4.14.y/include/linux/clk-provider.h' l='468' ll='476'/>
<size>56</size>
<doc f='linux-4.14.y/include/linux/clk-provider.h' l='445'>/**
 * struct clk_mux - multiplexer clock
 *
 * @hw:		handle between common and hardware-specific interfaces
 * @reg:	register controlling multiplexer
 * @shift:	shift to multiplexer bit field
 * @width:	width of mutliplexer bit field
 * @flags:	hardware-specific flags
 * @lock:	register lock
 *
 * Clock with multiple selectable parents.  Implements .get_parent, .set_parent
 * and .recalc_rate
 *
 * Flags:
 * CLK_MUX_INDEX_ONE - register index starts at 1, not 0
 * CLK_MUX_INDEX_BIT - register index is a single bit (power of two)
 * CLK_MUX_HIWORD_MASK - The mux settings are only in lower 16-bit of this
 *	register, and mask of mux bits are in higher 16-bit of this register.
 *	While setting the mux bits, higher 16-bit should also be updated to
 *	indicate changing mux bits.
 * CLK_MUX_ROUND_CLOSEST - Use the parent rate that is closest to the desired
 *	frequency.
 */</doc>
<mbr r='clk_mux::hw' o='0' t='struct clk_hw'/>
<mbr r='clk_mux::reg' o='192' t='void *'/>
<mbr r='clk_mux::table' o='256' t='u32 *'/>
<mbr r='clk_mux::mask' o='320' t='u32'/>
<mbr r='clk_mux::shift' o='352' t='u8'/>
<mbr r='clk_mux::flags' o='360' t='u8'/>
<mbr r='clk_mux::lock' o='384' t='spinlock_t *'/>
