// Seed: 430652637
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_3 = 1;
  assign module_1.type_5 = 0;
endmodule
module module_1 (
    input wor id_0,
    output supply1 id_1,
    input supply1 id_2,
    input tri0 id_3,
    input wor id_4,
    input wor id_5,
    output tri id_6,
    output wire id_7,
    input tri1 id_8,
    input uwire id_9,
    input supply1 id_10
    , id_13,
    output wor id_11
);
  wire id_14;
  xor primCall (id_1, id_5, id_14, id_9, id_0, id_15, id_16, id_10, id_3, id_8, id_2, id_13, id_4);
  tri id_15;
  assign id_15 = 1;
  wire id_16;
  module_0 modCall_1 (
      id_16,
      id_13,
      id_15,
      id_14,
      id_14
  );
  wire id_17;
  wire id_18;
endmodule
