```json
{
  "fields": [
    {
      "register_location": [
        {
          "register_address": 1,
          "reg_start_bit": 4,
          "reg_end_bit": 4
        }
      ],
      "name": "DEVICE RESET",
      "description": "This bit will auto clear.\n**0: Normal operation**\n1: Device will be reset",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 1,
          "reg_start_bit": 3,
          "reg_end_bit": 3
        }
      ],
      "name": "CLEAR FAULT",
      "description": "This bit will auto clear.\n**0: Normal operation**\n1: Clear analog fault, not including load diagnostic fault",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 1,
          "reg_start_bit": 0,
          "reg_end_bit": 0
        }
      ],
      "name": "REGISTER RESET",
      "description": "This bit will auto clear.\nThis bit resets the mode registers back to their initial values. This\nbit must be set only when the device is in SLEEP or DEEP SLEEP\nmode.\n**0: Normal operation**\n1: Reset mode registers",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 2,
          "reg_start_bit": 7,
          "reg_end_bit": 7
        }
      ],
      "name": "CH1 LO MODE",
      "description": "**0: Channel 1 is in normal / speaker mode**\n1: Channel 1 is in line output mode",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 2,
          "reg_start_bit": 1,
          "reg_end_bit": 0
        }
      ],
      "name": "MODULATION CTRL",
      "description": "**00: BD mode**\n01: 1SPW mode\n10: Hybrid mode",
      "reserved": false,
      "digital_physical_map": {
        "0": "BD mode",
        "1": "1SPW mode",
        "2": "Hybrid mode"
      }
    },
    {
      "register_location": [
        {
          "register_address": 3,
          "reg_start_bit": 7,
          "reg_end_bit": 7
        }
      ],
      "name": "CH1 MUTE",
      "description": "Mute Channel 1\nThis bit issues soft mute request for channel 1. The volume will be\nsmoothly ramped down/up to avoid pop/click noise.\n**0: Normal volume**\n1: Mute",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 3,
          "reg_start_bit": 6,
          "reg_end_bit": 4
        }
      ],
      "name": "CH1 STATE CTRL",
      "description": "Channel 1 State Control\n000: DEEP SLEEP\n001: LOAD DIAG\n**010: SLEEP**\n011: HI-Z\n100: PLAY",
      "reserved": false,
      "digital_physical_map": {
        "0": "DEEP SLEEP",
        "1": "LOAD DIAG",
        "2": "SLEEP",
        "3": "HI-Z",
        "4": "PLAY"
      }
    },
    {
      "register_location": [
        {
          "register_address": 5,
          "reg_start_bit": 3,
          "reg_end_bit": 3
        }
      ],
      "name": "CH1 ISENSE ENABLE",
      "description": "**0: Disable Current Sense Channel 1**\n1: Enable Current Sense Channel 1",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 20,
          "reg_start_bit": 5,
          "reg_end_bit": 5
        }
      ],
      "name": "SCLK INV TX",
      "description": "SCLK Polarity This bit sets the Inverted SCLK mode. In inverted\nSCLK mode, the DAC assumes that the FSYNC and DIN edges are\naligned to the rising edge of the SCLK. In Normal SCLK mode, the\nFSYNC and DIN edges are assumed to be aligned to the falling edge\nof the SCLK.\n**0: Normal SCLK mode**\n1: Inverted SCLK mode",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 20,
          "reg_start_bit": 4,
          "reg_end_bit": 4
        }
      ],
      "name": "SCLK INV",
      "description": "SCLK Polarity\nThis bit sets the inverted SCLK mode. In inverted SCLK mode, the\nDAC assumes that the FSYNC and DIN edges are aligned to the\nrising edge of the SCLK. Normally they are assumed to be aligned to\nthe falling edge of the SCLK.\n**0: Normal SCLK mode**\n1: Inverted SCLK mode",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 21,
          "reg_start_bit": 7,
          "reg_end_bit": 7
        }
      ],
      "name": "LAST SAMPLE HOLD",
      "description": "Disable Last Sample Hold\nThis bit controls whether to hold the last sample at audio interface\nin the event of clock error. The last known good sample is held to\nprevent errorneous samples to flow through the DAC.\n**0: Enable last sample hold**\n1: Disable last sample hold",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 21,
          "reg_start_bit": 3,
          "reg_end_bit": 2
        }
      ],
      "name": "ASI FORMAT",
      "description": "Data Format\nThese bits control both input and output audio interface formats for\nDAC operation.\n**00: I2S**\n01: TDM/DSP\n10: RTJ\n11: LTJ",
      "reserved": false,
      "digital_physical_map": {
        "0": "I2S",
        "1": "TDM/DSP",
        "2": "RTJ",
        "3": "LTJ"
      }
    },
    {
      "register_location": [
        {
          "register_address": 21,
          "reg_start_bit": 1,
          "reg_end_bit": 0
        }
      ],
      "name": "FS PULSE WIDTH",
      "description": "FSYNC pulse < 8 x SCLK\n**00: High width of FSYNC in TDM/DSP mode is equal or greater**\n**than 8 cycles of SCLK**\n01: High width of FSYNC in TDM/DSP mode is less than 8 cycles of\nSCLK\n10 / 11: Reserved",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 22,
          "reg_start_bit": 7,
          "reg_end_bit": 6
        }
      ],
      "name": "AUDIO I2S",
      "description": "I2S Audio Left/Right Data Selection\nSelect left or right I2S data for the Audio path.\n00: Zero data (mute)\n**01: Left channel data**\n10: Right channel data\n11: Reserved",
      "reserved": false,
      "digital_physical_map": {
        "0": "Zero data (mute)",
        "1": "Left channel data",
        "2": "Right channel data"
      }
    },
    {
      "register_location": [
        {
          "register_address": 22,
          "reg_start_bit": 5,
          "reg_end_bit": 4
        }
      ],
      "name": "LOW LATENCY I2S",
      "description": "I2S Low Latency Left/Right Data Selection\nSelect left or right I2S data for the Low Latency path.\n00: Zero data (mute)\n**01: Right channel data**\n10: Left channel data\n11: Reserved",
      "reserved": false,
      "digital_physical_map": {
        "0": "Zero data (mute)",
        "1": "Right channel data",
        "2": "Left channel data"
      }
    },
    {
      "register_location": [
        {
          "register_address": 23,
          "reg_start_bit": 3,
          "reg_end_bit": 2
        }
      ],
      "name": "SDIN WL SELECT",
      "description": "In non-TDM mode, these bits are used to control input Channel 1. In\nTDM mode, these bits are used to control the word length of input for\nboth audio and low latency path channels.\n00: 16 bits\n01: 20 bits\n**10: 24 bits**\n11: 32 bits",
      "reserved": false,
      "digital_physical_map": {
        "0": "16 bits",
        "1": "20 bits",
        "2": "24 bits",
        "3": "32 bits"
      }
    },
    {
      "register_location": [
        {
          "register_address": 25,
          "reg_start_bit": 3,
          "reg_end_bit": 2
        }
      ],
      "name": "SDOUT WL SELECT",
      "description": "I2S Word Length\nThese bits control output audio interface sample word lengths for\nisense and vpredict output channels.\n00: 16 bits\n01: 20 bits\n**10: 24 bits**\n11: 32 bits",
      "reserved": false,
      "digital_physical_map": {
        "0": "16 bits",
        "1": "20 bits",
        "2": "24 bits",
        "3": "32 bits"
      }
    },
    {
      "register_location": [
        {
          "register_address": 27,
          "reg_start_bit": 7,
          "reg_end_bit": 6
        }
      ],
      "name": "AUDIO PATH OFFSET MSB",
      "description": "MSB for Audio Path Offset, refer to SDIN_AUDIO_OFFSET (0x28)",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 27,
          "reg_start_bit": 5,
          "reg_end_bit": 4
        }
      ],
      "name": "LL PATH OFFSET MSB",
      "description": "MSB for Low Latency Path Offset, refer to SDIN_LL_OFFSET (0x29)",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 28,
          "reg_start_bit": 7,
          "reg_end_bit": 0
        }
      ],
      "name": "AUDIO PATH OFFSET LSB",
      "description": "Used with AUDIO PATH OFFSET MSB in SDIN OFFSET MSB\nregister (0x27), for a total of 10 bits. Selects the offset of whole Audio\nPath between 0 SCLK to 511 SCLK.\n**0000000000: offset = 0 SCLK (no offset)**\n0000000001: offset = 1 SCLK\n0000000010: offset = 2 SCLKs\n...\n0111111111: offset = 511 SCLKs\n1000000000 - 1111111111: Reserved",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 29,
          "reg_start_bit": 7,
          "reg_end_bit": 0
        }
      ],
      "name": "LOW LATENCY PATH\nOFFSET LSB",
      "description": "Used with LL PATH OFFSET MSB in SDIN Offset MSB register\n(0x27), for a total of 10 bits. Selects the offset of whole Low Latency\nPath between 0 SCLK to 511 SCLK.\n**0000000000: offset = 0 SCLK (no offset)**\n0000000001: offset = 1 SCLK\n0000000010: offset = 2 SCLKs\n...\n0111111111: offset = 511 SCLKs",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 44,
          "reg_start_bit": 7,
          "reg_end_bit": 6
        }
      ],
      "name": "DIGITAL VOLUME RAMP\nDOWN FREQUENCY",
      "description": "These bits control the frequency of the digital volume updates when\nthe volume is ramping down.\n**00: Update every 1 FS period**\n01: Update every 2 FS periods\n10: Update every 4 FS periods\n11: Directly set the volume to zero (Instant mute)",
      "reserved": false,
      "digital_physical_map": {
        "0": "Update every 1 FS period",
        "1": "Update every 2 FS periods",
        "2": "Update every 4 FS periods",
        "3": "Directly set the volume to zero (Instant mute)"
      }
    },
    {
      "register_location": [
        {
          "register_address": 44,
          "reg_start_bit": 5,
          "reg_end_bit": 4
        }
      ],
      "name": "DIGITAL VOLUME RAMP\nDOWN STEP",
      "description": "These bits control the step of the digital volume updates when the\nvolume is ramping down.\n00: Decrement by 4 dB for each update\n01: Decrement by 2 dB for each update\n10: Decrement by 1 dB for each update\n**11: Decrement by 0.5 dB for each update**",
      "reserved": false,
      "digital_physical_map": {
        "0": "Decrement by 4 dB for each update",
        "1": "Decrement by 2 dB for each update",
        "2": "Decrement by 1 dB for each update",
        "3": "Decrement by 0.5 dB for each update"
      }
    },
    {
      "register_location": [
        {
          "register_address": 44,
          "reg_start_bit": 3,
          "reg_end_bit": 2
        }
      ],
      "name": "DIGITAL VOLUME RAMP\nUP FRQUENCY",
      "description": "These bits control the frequency of the digital volume updates when\nthe volume is ramping up.\n**00: Update every 1 FS period**\n01: Update every 2 FS periods\n10: Update every 4 FS periods\n11: Directly restore the volume (Instant unmute)",
      "reserved": false,
      "digital_physical_map": {
        "0": "Update every 1 FS period",
        "1": "Update every 2 FS periods",
        "2": "Update every 4 FS periods",
        "3": "Directly restore the volume (Instant unmute)"
      }
    },
    {
      "register_location": [
        {
          "register_address": 44,
          "reg_start_bit": 1,
          "reg_end_bit": 0
        }
      ],
      "name": "DIGITAL VOLUME RAMP\nUP STEP",
      "description": "These bits control the step of the digital volume updates when the\nvolume is ramping up.\n00: Increment by 4 dB for each update\n01: Increment by 2 dB for each update\n10: Increment by 1 dB for each update\n**11: Increment by 0.5 dB for each update**",
      "reserved": false,
      "digital_physical_map": {
        "0": "Increment by 4 dB for each update",
        "1": "Increment by 2 dB for each update",
        "2": "Increment by 1 dB for each update",
        "3": "Increment by 0.5 dB for each update"
      }
    },
    {
      "register_location": [
        {
          "register_address": 47,
          "reg_start_bit": 0,
          "reg_end_bit": 0
        }
      ],
      "name": "CH1 AUTO MUTE\nENABLE",
      "description": "**0: Disable Channel 1 auto mute**\n1: Enable Channel 1 auto mute",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 48,
          "reg_start_bit": 6,
          "reg_end_bit": 4
        }
      ],
      "name": "CH1 AUTO MUTE TIMING",
      "description": "Auto Mute Time for Channel 1\nThese bits specify the length of consecutive zero samples at channel\n1 before the channel can be auto muted. The times shown are for 96\nkHz sampling rate and will scale with other rates. At 48kHz the timing\ndurations will double. At 192kHz the timing durations will be halved.\n**000: 11.5 ms**\n001: 53 ms\n010: 106.5 ms\n011: 266.5 ms\n100: 0.535 sec\n101: 1.065 sec\n110: 2.665 sec\n111: 5.33 sec",
      "reserved": false,
      "digital_physical_map": {
        "0": "11.5 ms",
        "1": "53 ms",
        "2": "106.5 ms",
        "3": "266.5 ms",
        "4": "0.535 sec",
        "5": "1.065 sec",
        "6": "2.665 sec",
        "7": "5.33 sec"
      }
    },
    {
      "register_location": [
        {
          "register_address": 51,
          "reg_start_bit": 2,
          "reg_end_bit": 0
        }
      ],
      "name": "ZERO FREQUENCY",
      "description": "Zero frequency control (zero resistor value)\n**000: 300KΩ (recommended for 2.048MHz FSW, speaker mode)**\n001: 600kΩ (recommended for all other FSW)\n010: 750kΩ\n011: 900kΩ (recommended for 384kHz FSW)\n1xx: 1735kΩ (recommended for 2.048MHz FSW, lineout mode)",
      "reserved": false,
      "digital_physical_map": {
        "0": "300KΩ (recommended for 2.048MHz FSW, speaker mode)",
        "1": "600kΩ (recommended for all other FSW)",
        "2": "750kΩ",
        "3": "900kΩ (recommended for 384kHz FSW)",
        "17": "1735kΩ (recommended for 2.048MHz FSW, lineout mode)"
      }
    },
    {
      "register_location": [
        {
          "register_address": 52,
          "reg_start_bit": 7,
          "reg_end_bit": 7
        }
      ],
      "name": "PULSE INJECTION",
      "description": "**0: Disable pulse injection**\n1: Enable pulse injection",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 52,
          "reg_start_bit": 2,
          "reg_end_bit": 0
        }
      ],
      "name": "FSW SELECT",
      "description": "Class-D Switching Frequency\n**011: 2.048MHz**\n000: 384kHz\n001: 480kHz\n010: 1.024MHz\n100: 432kHz\n101: 528kHz\n110: 576kHz\n111: 624kHz",
      "reserved": false,
      "digital_physical_map": {
        "0": "384kHz",
        "1": "480kHz",
        "2": "1.024MHz",
        "3": "2.048MHz",
        "4": "432kHz",
        "5": "528kHz",
        "6": "576kHz",
        "7": "624kHz"
      }
    },
    {
      "register_location": [
        {
          "register_address": 54,
          "reg_start_bit": 1,
          "reg_end_bit": 1
        }
      ],
      "name": "CBC FAULT ENABLE",
      "description": "0: Disable CBC fault detection\n**1: Enable CBC fault detection**",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 54,
          "reg_start_bit": 0,
          "reg_end_bit": 0
        }
      ],
      "name": "CBC WARN DISABLE",
      "description": "0: Disable CBC warning detection\n**1: Enable CBC waring detection**",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 55,
          "reg_start_bit": 1,
          "reg_end_bit": 0
        }
      ],
      "name": "CBC/OC LEVEL",
      "description": "Select the CBC and OC Current Limit level\n**00: Level 4**\n01: Level 3\n10: Level 2\n11: Level 1",
      "reserved": false,
      "digital_physical_map": {
        "0": "Level 4",
        "1": "Level 3",
        "2": "Level 2",
        "3": "Level 1"
      }
    },
    {
      "register_location": [
        {
          "register_address": 56,
          "reg_start_bit": 2,
          "reg_end_bit": 0
        }
      ],
      "name": "OVERTEMP WARN\nLEVEL",
      "description": "Select OT Warning level1~7 report to register\n**000: NO OT Warning Level**\n001: OT Warning Level 1 (trigger when temperature > 95C)\n010: OT Warning Level 2 (trigger when temperature > 110C)\n011: OT Warning Level 3 (trigger when temperature > 125C)\n100: OT Warning Level 4 (trigger when temperature > 135C)\n101: OT Warning Level 5 (trigger when temperature > 145C)\n110: OT Warning Level 6 (trigger when temperature > 155C)\n111: OT Warning Level 7 (trigger when temperature > 165C)",
      "reserved": false,
      "digital_physical_map": {
        "0": "NO OT Warning Level",
        "1": "OT Warning Level 1 (trigger when temperature > 95C)",
        "2": "OT Warning Level 2 (trigger when temperature > 110C)",
        "3": "OT Warning Level 3 (trigger when temperature > 125C)",
        "4": "OT Warning Level 4 (trigger when temperature > 135C)",
        "5": "OT Warning Level 5 (trigger when temperature > 145C)",
        "6": "OT Warning Level 6 (trigger when temperature > 155C)",
        "7": "OT Warning Level 7 (trigger when temperature > 165C)"
      }
    },
    {
      "register_location": [
        {
          "register_address": 59,
          "reg_start_bit": 5,
          "reg_end_bit": 5
        }
      ],
      "name": "TEMP PVDD\nSDOUT EN",
      "description": "Send temperature, Isense, and Vpredict data to SDOUT\n**0: No temperature data and PVDD data sent with Vpredict and**\n**Isense data**\n1: Send Temperature data and PVDD data with Vpredict and Isense\ndata",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 59,
          "reg_start_bit": 3,
          "reg_end_bit": 3
        }
      ],
      "name": "reg_isns_cal",
      "description": "Isense offset calibration enable\n**0: Disable Isense offset calibration**\n1: Enable Isense offset calibration",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 60,
          "reg_start_bit": 7,
          "reg_end_bit": 7
        }
      ],
      "name": "PWM PHASE\nMANUAL\nMODE ENABLE",
      "description": "**0: Disable manual phase mode (default)**\n1: Enable manual phase mode (Configure in 0x69)",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 60,
          "reg_start_bit": 1,
          "reg_end_bit": 1
        }
      ],
      "name": "PWM PHASE\nSYNC SELECT",
      "description": "**0: GPIO sync**\n1: SCLK sync",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 60,
          "reg_start_bit": 0,
          "reg_end_bit": 0
        }
      ],
      "name": "PWM PHASE\nSYNC ENABLE",
      "description": "**0: Disable ramp phase sync**\n1: Enable ramp phase sync",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 61,
          "reg_start_bit": 2,
          "reg_end_bit": 2
        }
      ],
      "name": "RDM PERIOD\nTRIANLE SS\nENABLE",
      "description": "**0: Normal triangle spread spectrum**\n1: Triangle spread spectrum but the period of triangle spread\nspectrum is random",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 61,
          "reg_start_bit": 1,
          "reg_end_bit": 1
        }
      ],
      "name": "RANDOM SS\nENABLE",
      "description": "**0: Disable random spread spectrum**\n1: Enable random SS",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 61,
          "reg_start_bit": 0,
          "reg_end_bit": 0
        }
      ],
      "name": "TRIANGLE SS\nENABLE",
      "description": "**0: Disable triangle spread spectrum**\n1: Enable triangle SS",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 62,
          "reg_start_bit": 6,
          "reg_end_bit": 4
        }
      ],
      "name": "RANDOM SS RANGE",
      "description": "Random SS range control\nThis setting is active when Random SS mode is enabled\nfor 384kHz fsw\n**000: SS range +0.31%**\n001: SS range ±0.31%\n010: SS range ±0.94%\n011: SS range ±2.19%\n100: SS range ±4.69%\n101: SS range ±9.69%\nfor 480kHz fsw\n**000: SS range +0.39%**\n001: SS range ±0.39%\n010: SS range ±1.17%\n011: SS range ±2.73%\n100: SS range ±5.86%\n101: SS range ±12.11%\nfor 1024kHz fsw\n**000: SS range +0.83%**\n001: SS range ±0.83%\n010: SS range ±2.5%\n011: SS range ±5.83%\n100: SS range ±12.5%\n101: SS range ±25.83%\nfor 2048kHz fsw\n**000: SS range +1.67%**\n001: SS range ±1.67%\n010: SS range ±5%\n101: SS range ±11.67%\n100: SS range ±25%\n101: SS range ±51.67%",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 62,
          "reg_start_bit": 3,
          "reg_end_bit": 2
        }
      ],
      "name": "RDM PERIOD TRIANGLE SS\nCTRL.",
      "description": "Random Period Triangle SS control\nThis setting is active when Random Period Triangle SS mode is\nenabled\n**00: Random triangle SS period from 1/FSS to 2/FSS**\n01: Random triangle SS period from 1/FSS to 4/FSS\n10: Random triangle SS period from 1/FSS to 8/FSS\n11: Random triangle SS period from 1/FSS to 15/FSS",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 62,
          "reg_start_bit": 1,
          "reg_end_bit": 0
        }
      ],
      "name": "TRIANGLE SS RANGE",
      "description": "Triangle SS range control\nThis setting is active when TRIANGLE SS is enabled\nFor 384k FSW\n**00: 24kHz FSS with 15% range(±7.5%)**\n01: 24kHz FSS with 25% range(±12.5%)\n10: 48kHz FSS with 15% range(±7.5%)\n11: 48kHz FSS with 25% range(±12.5%)\nFor 480k FSW\n**00: 30kHz Fss with 19% range(±9.5%)**\n01: 30kHz Fss with 25% range(±12.5%)\n10: 60kHz Fss with 19% range(±9.5%)\n11: 60kHz Fss with 25% range(±12.5%)\nFor 1024k FSW\n**00: 85kHz Fss with 10% range(±5%)**\n01: 85kHz Fss with 20% range(±10%)\n10: 128kHz Fss with 17% range(±8.5%)\n11: 128kHz Fss with 24% range(±12%)\nFor 2048k FSW\n**00: 128kHz Fss with 13% range(±6.5%)**\n01: 128kHz Fss with 27% range(±13.5%)\n10: 170kHz Fss with 10% range(±5%)\n11: 170kHz Fss with 20% range(±10%)",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 68,
          "reg_start_bit": 7,
          "reg_end_bit": 0
        }
      ],
      "name": "GPO PHASE CONTROL",
      "description": "Control phase for GPO Clock Sync. Requires bit 7 of 0x60 to be set\nto manual mode\nDetermine phase offset: 360 deg x reg_dephase_gpo / 256\n**0x00: 0 deg**\n0x01: 1.4 deg\n...\n0x40: 90 deg\n...\n0xFF: 358.6 deg",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 69,
          "reg_start_bit": 7,
          "reg_end_bit": 0
        }
      ],
      "name": "CH1 PWM PHASE\nMANUAL CTRL",
      "description": "PWM PHASE MANUAL MODE EN in register 0x60 must be enabled.\n1.4 degrees per step.\n**0x00: 0 deg**\n0x01: 1.4 deg\n...\n0x40: 90 deg\n...\n0xFF: 358.6 deg",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 71,
          "reg_start_bit": 3,
          "reg_end_bit": 3
        }
      ],
      "name": "CH1 AM STATUS",
      "description": "This bit indicates the auto mute status for channel 1.\n**0: Not auto muted**\n1: Auto muted",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 72,
          "reg_start_bit": 7,
          "reg_end_bit": 4
        }
      ],
      "name": "CH1 STATUS",
      "description": "**000: DEEP SLEEP**\n001: LOAD DIAG\n010: SLEEP\n011: HI-Z\n100: PLAY\n101: FAULT\n110: AUTOREC",
      "reserved": false,
      "digital_physical_map": {
        "0": "DEEP SLEEP",
        "1": "LOAD DIAG",
        "2": "SLEEP",
        "3": "HI-Z",
        "4": "PLAY",
        "5": "FAULT",
        "6": "AUTOREC"
      }
    },
    {
      "register_location": [
        {
          "register_address": 74,
          "reg_start_bit": 7,
          "reg_end_bit": 0
        }
      ],
      "name": "PVDD SENSE",
      "description": "Sensed PVDD voltage = Bit value x 0.19\n0000 0000: 0V\n0000 0001: 0.19V\n...\n0100 1101: 14.63V\n...\n1111 1111: 48.45V",
      "reserved": false,
      "digital_physical_map": {
        "0": "0V",
        "1": "0.19V",
        "77": "14.63V",
        "255": "48.45V"
      }
    },
    {
      "register_location": [
        {
          "register_address": 75,
          "reg_start_bit": 7,
          "reg_end_bit": 0
        }
      ],
      "name": "TEMP SENSOR",
      "description": "Temp in Kelvin K = Bit value x 2.19\nTemp in Celsius = Temp in Kelvin - 273.15",
      "reserved": false,
      "digital_physical_map": {
        "0": "Temp in Kelvin K = 0 * 2.19 = 0K",
        "1": "Temp in Kelvin K = 1 * 2.19 = 2.19K",
        "255": "Temp in Kelvin K = 255 * 2.19 = 558.45K"
      }
    },
    {
      "register_location": [
        {
          "register_address": 76,
          "reg_start_bit": 3,
          "reg_end_bit": 0
        }
      ],
      "name": "DETECTED SAMPLE RATE",
      "description": "**0000: FS Error**\n0100: 16KHz\n0110: 32KHz\n1001: 48KHz\n1011: 96KHz\n1101: 192KHz\nOthers Reserved",
      "reserved": false,
      "digital_physical_map": {
        "0": "FS Error",
        "4": "16KHz",
        "6": "32KHz",
        "9": "48KHz",
        "11": "96KHz",
        "13": "192KHz"
      }
    },
    {
      "register_location": [
        {
          "register_address": 80,
          "reg_start_bit": 7,
          "reg_end_bit": 7
        }
      ],
      "name": "GLOBAL WARNING\nSTATUS",
      "description": "Unlatched\n**0: No warning**\n1: If any warning active in device, regardless of warning signal\nconfiguration",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 80,
          "reg_start_bit": 6,
          "reg_end_bit": 6
        }
      ],
      "name": "GLOBAL FAULT STATUS",
      "description": "Unlatched\n**0: No fault**\n1: If any fault active in device, regardless of fault signal configuration",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 80,
          "reg_start_bit": 4,
          "reg_end_bit": 4
        }
      ],
      "name": "DVDD UV\nSTATUS",
      "description": "Unlatched\n**0: DVDD supply voltage is above UV threshold**\n1:DVDD supply voltage is below UV threshold",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 80,
          "reg_start_bit": 3,
          "reg_end_bit": 3
        }
      ],
      "name": "PVDD OV\nSTATUS",
      "description": "Unlatched\n**0: PVDD supply voltage is below OV threshold**\n1: PVDD supply voltage is above OV threshold",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 80,
          "reg_start_bit": 1,
          "reg_end_bit": 1
        }
      ],
      "name": "PVDD UV\nSTATUS",
      "description": "Unlatched\n**0: PVDD supply voltage is above UV threshold**\n1:PVDD supply voltage is below UV threshold",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 81,
          "reg_start_bit": 7,
          "reg_end_bit": 7
        }
      ],
      "name": "GLOBAL\nWARNING",
      "description": "**0: No warning**\n1: Any warning triggered",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 81,
          "reg_start_bit": 6,
          "reg_end_bit": 6
        }
      ],
      "name": "GLOBAL\nFAULT",
      "description": "**0: No fault**\n1: Any fault triggered",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 81,
          "reg_start_bit": 4,
          "reg_end_bit": 4
        }
      ],
      "name": "OTSD STATUS",
      "description": "Unlatched\n**0: Die temperature is below OTSD threshold**\n1: Die temperature is above OTSD threshold",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 82,
          "reg_start_bit": 4,
          "reg_end_bit": 4
        }
      ],
      "name": "OTW STATUS",
      "description": "Unlatched\n**0: Die temperature is below OTW threshold**\n1: Die temperature is above OTW threshold",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 83,
          "reg_start_bit": 3,
          "reg_end_bit": 3
        }
      ],
      "name": "CH1 CLIP STATUS",
      "description": "**0: Channel 1 clipping is not present or below clip detect**\n**threshold**\n1: Channel 1 clipping is above clip detect threshold",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 85,
          "reg_start_bit": 7,
          "reg_end_bit": 7
        }
      ],
      "name": "CH1 CBC\nWARN STATUS",
      "description": "**0: Channel 1 CBC warning is not present**\n1: Channel 1 CBC warning is present",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 86,
          "reg_start_bit": 7,
          "reg_end_bit": 7
        }
      ],
      "name": "DVDD POR\nSTORED",
      "description": "Latched\n**0: No DVDD power on reset event stored**\n1: DVDD power on reset event detected and stored",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 86,
          "reg_start_bit": 4,
          "reg_end_bit": 4
        }
      ],
      "name": "DVDD UV\nSTORED",
      "description": "Latched\n**0: No DVDD under voltage event stored**\n1: DVDD under voltage event detected and stored",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 86,
          "reg_start_bit": 3,
          "reg_end_bit": 3
        }
      ],
      "name": "PVDD OV\nSTORED",
      "description": "Latched\n**0: No PVDD over voltage event stored**\n1: PVDD over voltage event detected and stored",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 86,
          "reg_start_bit": 1,
          "reg_end_bit": 1
        }
      ],
      "name": "PVDD UV\nSTORED",
      "description": "Latched\n**0: No PVDD under voltage event stored**\n1: PVDD under voltage event detected and stored",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 87,
          "reg_start_bit": 4,
          "reg_end_bit": 4
        }
      ],
      "name": "OTSD STORED",
      "description": "Latched\n**0: No over temperature shutdown event stored**\n1: Over temperature shutdown event detected and stored",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 88,
          "reg_start_bit": 4,
          "reg_end_bit": 4
        }
      ],
      "name": "OTW STORED",
      "description": "Latched\n**0: No over temperature warning event stored**\n1: Global over temperature warning event detected and stored",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 89,
          "reg_start_bit": 3,
          "reg_end_bit": 3
        }
      ],
      "name": "CH1 CLIP STORED",
      "description": "Latched\n**0: No channel 1 clipping event stored**\n1: Channel 1 clipping event detcted and stored",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 90,
          "reg_start_bit": 7,
          "reg_end_bit": 7
        }
      ],
      "name": "CBC LATCH FAULT GPIO",
      "description": "0: Latching Overcurrent Limiting events are not routed to~~FAULT~~\n**1: Latching Overcurrent Limiting events are routed to**~~** FAULT**~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 90,
          "reg_start_bit": 5,
          "reg_end_bit": 5
        }
      ],
      "name": "OTSD LATCH FAULT\nGPIO",
      "description": "0: Latching Overtemperature Shutdown events are not routed to\n~~FAULT~~\n**1: Latching Overtemperature Shutdown events are routed to**\n~~**FAULT**~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 90,
          "reg_start_bit": 4,
          "reg_end_bit": 4
        }
      ],
      "name": "POWER LATCH FAULT\nGPIO",
      "description": "**0: Latching Power Fault events are not routed to** ~~**FAULT**~~\n1: Latching Power Fault events are routed to~~FAULT~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 90,
          "reg_start_bit": 3,
          "reg_end_bit": 3
        }
      ],
      "name": "DC LDG FAULT GPIO",
      "description": "**0: Non-Latched DC Load Diagnostic events are not routed to**\n~~**FAULT**~~\n1: Non-Latched DC Load Diagnostics events are routed to~~FAULT~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 90,
          "reg_start_bit": 1,
          "reg_end_bit": 1
        }
      ],
      "name": "OTSD FAULT GPIO",
      "description": "0: Non-Latched Overtemperature Shutdown events are not routed to\n~~FAULT~~\n**1: Non-Latched Overtemperature Shutdown events are routed to**\n~~**FAULT**~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 90,
          "reg_start_bit": 0,
          "reg_end_bit": 0
        }
      ],
      "name": "POWER FAULT GPIO",
      "description": "**0: Non-Latching Power Fault events are not routed to**~~** FAULT**~~\n1: Non-Latching Power Fault events are routed to~~FAULT~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 91,
          "reg_start_bit": 7,
          "reg_end_bit": 7
        }
      ],
      "name": "CBC LATCH WARN GPIO",
      "description": "**0: Latching Overcurrent Limiting events are not routed to**~~** WARN**~~\n1: Latching Overcurrent Limiting events are routed to~~WARN~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 91,
          "reg_start_bit": 5,
          "reg_end_bit": 5
        }
      ],
      "name": "OTSD LATCH WARN\nGPIO",
      "description": "**0: Latching Overtemperature Shutdown events are not routed to**\n~~**WARN**~~\n1: Latching Overtemperature Shutdown events are routed to~~WARN~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 91,
          "reg_start_bit": 4,
          "reg_end_bit": 4
        }
      ],
      "name": "POWER LATCH WARN\nGPIO",
      "description": "**0: Latching Power Fault events are not routed to** ~~**WARN**~~\n1: Latching Power Fault events are routed to~~WARN~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 91,
          "reg_start_bit": 3,
          "reg_end_bit": 3
        }
      ],
      "name": "DC LDG WARN GPIO",
      "description": "**0: Non-Latched DC Load Diagnostic events are not routed to**\n~~**WARN**~~\n1: Non-Latched DC Load Diagnostics events are routed to~~WARN~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 91,
          "reg_start_bit": 1,
          "reg_end_bit": 1
        }
      ],
      "name": "OTSD WARN GPIO",
      "description": "**0:Non-latched Overtemperature Warning events are not routed**\n**to**~~** WARN**~~ \n1: Non-latched Overtemperature Warning events are routed to\n~~WARN~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 91,
          "reg_start_bit": 0,
          "reg_end_bit": 0
        }
      ],
      "name": "POWER WARN GPIO",
      "description": "**0: Non-Latching Power Fault events are not routed to**~~** WARN**~~\n1: Non-Latching Power Fault events are routed to~~WARN~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 92,
          "reg_start_bit": 7,
          "reg_end_bit": 7
        }
      ],
      "name": "RESERVED",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 92,
          "reg_start_bit": 6,
          "reg_end_bit": 6
        }
      ],
      "name": "CLIP LATCH\nWARN GPIO",
      "description": "**0: Latching Clip Detect events are not routed to** ~~**WARN**~~\n1: Latching Clip Detect events are routed to~~WARN~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 92,
          "reg_start_bit": 5,
          "reg_end_bit": 5
        }
      ],
      "name": "OTW LATCH\nWARN GPIO",
      "description": "**0: Latching Overtemperature Warning events are not routed to**\n~~**WARN**~~\n1: Latching Overtemperature Warning events are routed to~~WARN~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 92,
          "reg_start_bit": 4,
          "reg_end_bit": 4
        }
      ],
      "name": "OTW WARN GPIO",
      "description": "**0:Non-latched Overtemperature Warning events are not routed**\n**to**~~** WARN**~~ \n1: Non-latched Overtemperature Warning events are routed to\n~~WARN~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 92,
          "reg_start_bit": 3,
          "reg_end_bit": 3
        }
      ],
      "name": "PROT SD FAULT GPIO",
      "description": "**0: If any channel enters the FAULT state it is not reported to**\n~~**FAULT**~~ \n1: If any channel enters the FAULT state it is reported to~~ FAULT~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 92,
          "reg_start_bit": 2,
          "reg_end_bit": 2
        }
      ],
      "name": "OC LATCH\nFAULT GPIO",
      "description": "0: Latching Overcurrent shutdown events are not routed to~~FAULT~~\n**1: Latching Overcurrent shutdown events are routed to**~~** FAULT**~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 92,
          "reg_start_bit": 1,
          "reg_end_bit": 1
        }
      ],
      "name": "DC LATCH\nFAULT GPIO",
      "description": "0: Latching DC Detect events are not routed to ~~FAULT~~\n**1: Latching DC Detect events are routed to**~~** FAULT**~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 92,
          "reg_start_bit": 0,
          "reg_end_bit": 0
        }
      ],
      "name": "FAULT WARN\nGPIO",
      "description": "**0: **~~**WARN **~~**pin signals are not routedto the**~~** FAULT**~~**pin**\n1:~~ WARN~~ pin signals are routed to the~~FAULT~~pin",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 93,
          "reg_start_bit": 6,
          "reg_end_bit": 6
        }
      ],
      "name": "CLIP DETECT ENABLE",
      "description": "**0: Disable Clip detect**\n1: Enable Clip detect",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 94,
          "reg_start_bit": 7,
          "reg_end_bit": 7
        }
      ],
      "name": "CLK FAULT\nGPIO",
      "description": "**0: Non-Latched Clock error events are not routed to**~~** FAULT**~~** and**\n~~**WARN**~~\n1: Non-Latched Clock error events are routed to~~FAULT~~and~~WARN~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 94,
          "reg_start_bit": 6,
          "reg_end_bit": 6
        }
      ],
      "name": "CLK LATCH\nFAULT GPIO",
      "description": "**0: Latched Clock error events are not routed to**~~** FAULT**~~**and**\n~~**WARN**~~\n1: Latched Clock error events are routed to~~FAULT~~ and~~ WARN~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 94,
          "reg_start_bit": 5,
          "reg_end_bit": 5
        }
      ],
      "name": "CBC WARN\nFAULT GPIO",
      "description": "**0: Unlatched CBC warning events are not routed to** ~~**WARN**~~\n1: Unlatched CBC warning events are routed to~~WARN~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 94,
          "reg_start_bit": 4,
          "reg_end_bit": 4
        }
      ],
      "name": "RTLDG LATCH\nFAULT GPIO",
      "description": "**0: Latched Real-time load diagnostic events are not routed to**\n~~**FAULT**~~ \n1: Latched Real-time load diagnostic events are routed to~~FAULT~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 94,
          "reg_start_bit": 1,
          "reg_end_bit": 1
        }
      ],
      "name": "CLIP WARN\nGPIO",
      "description": "**0: Non-latched Clip Detect events are not routed to** ~~**WARN**~~\n1: Non-latched Clip Detect events are routed to~~WARN~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 94,
          "reg_start_bit": 0,
          "reg_end_bit": 0
        }
      ],
      "name": "RTLDG LATCH\nWARN GPIO",
      "description": "**0: Latched Real-time load diagnostic events are not routed to**\n~~**WARN**~~\n1: Latched Real-time load diagnostic events are routed to~~WARN~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 95,
          "reg_start_bit": 4,
          "reg_end_bit": 0
        }
      ],
      "name": "GPIO1 OUTPUT",
      "description": "GPIO1 pin output function\n**0x00: LOW**\n0x06: Auto Mute Channel 1\n0x09:SDOUT1\n0x0A:~~WARN~~\n0x0B:~~FAULT~~\n0x0E: Clock sync to secondary devices(e.g.DCDC)\n0x0F: Clock Error\nAll other values are RESERVED",
      "reserved": false,
      "digital_physical_map": {
        "0": "LOW",
        "6": "Auto Mute Channel 1",
        "9": "SDOUT1",
        "10": "WARN",
        "11": "FAULT",
        "14": "Clock sync to secondary devices(e.g.DCDC)",
        "15": "Clock Error"
      }
    },
    {
      "register_location": [
        {
          "register_address": 96,
          "reg_start_bit": 4,
          "reg_end_bit": 0
        }
      ],
      "name": "GPIO2 OUTPUT",
      "description": "GPIO2 pin output function\n0x00: LOW\n0x06: Auto Mute Channel 1\n0x09:SDOUT1\n0x0A:~~WARN~~\n**0x0B:**~~**FAULT**~~\n0x0E: Clock sync to secondary devices(e.g.DCDC)\n0x0F: Clock Error\nAll other values are RESERVED",
      "reserved": false,
      "digital_physical_map": {
        "0": "LOW",
        "6": "Auto Mute Channel 1",
        "9": "SDOUT1",
        "10": "WARN",
        "11": "FAULT",
        "14": "Clock sync to secondary devices(e.g.DCDC)",
        "15": "Clock Error"
      }
    },
    {
      "register_location": [
        {
          "register_address": 96,
          "reg_start_bit": 4,
          "reg_end_bit": 4
        }
      ],
      "name": "GPIO INPUT FOR DEEP\nSLEEP",
      "description": "GPIO Source for DEEP SLEEP state\nConfigures the GPIO pin to set the device into DEEP SLEEP state\n**000: N/A**\n001: GPIO1\n010: GPIO2\nothers: Reserved",
      "reserved": false,
      "digital_physical_map": {
        "0": "N/A",
        "1": "GPIO1",
        "2": "GPIO2"
      }
    },
    {
      "register_location": [
        {
          "register_address": 96,
          "reg_start_bit": 2,
          "reg_end_bit": 0
        }
      ],
      "name": "GPIO INPUT FOR HI Z",
      "description": "GPIO Source for Hi-Z state\nConfigures the GPIO pin to set the device channels into Hi-Z state\n**000: N/A**\n001: GPIO1\n010: GPIO2\nothers: Reserved",
      "reserved": false,
      "digital_physical_map": {
        "0": "N/A",
        "1": "GPIO1",
        "2": "GPIO2"
      }
    },
    {
      "register_location": [
        {
          "register_address": 97,
          "reg_start_bit": 6,
          "reg_end_bit": 4
        }
      ],
      "name": "GPIO INPUT PLAY",
      "description": "GPIO Source for PLAY state\nConfigures the GPIO pin to set the device channels into PLAY state\n**000: N/A**\n001: GPIO1\n010: GPIO2\nothers: Reserved",
      "reserved": false,
      "digital_physical_map": {
        "0": "N/A",
        "1": "GPIO1",
        "2": "GPIO2"
      }
    },
    {
      "register_location": [
        {
          "register_address": 97,
          "reg_start_bit": 2,
          "reg_end_bit": 0
        }
      ],
      "name": "GPIO INPUT SLEEP",
      "description": "GPIO Source for SLEEP state\nConfigures the GPIO pin to set the device into SLEEP state\n**000: N/A**\n001: GPIO1\n010: GPIO2\nothers: Reserved",
      "reserved": false,
      "digital_physical_map": {
        "0": "N/A",
        "1": "GPIO1",
        "2": "GPIO2"
      }
    },
    {
      "register_location": [
        {
          "register_address": 98,
          "reg_start_bit": 2,
          "reg_end_bit": 0
        }
      ],
      "name": "GPIO INPUT MUTE",
      "description": "GPIO Source for~~ MUTE~~\nConfigures the GPIO pin to control MUTE for all channels\n**000: N/A**\n001: GPIO1\n010: GPIO2\nothers: Reserved",
      "reserved": false,
      "digital_physical_map": {
        "0": "N/A",
        "1": "GPIO1",
        "2": "GPIO2"
      }
    },
    {
      "register_location": [
        {
          "register_address": 99,
          "reg_start_bit": 2,
          "reg_end_bit": 0
        }
      ],
      "name": "GPIO INPUT SYNC",
      "description": "GPIO Source for Phase Sync\nConfigures the GPIO pin become the input to sync phase with\nanother device in target configuration\n**000: N/A**\n001: GPIO1\n010: GPIO2\nothers: Reserved",
      "reserved": false,
      "digital_physical_map": {
        "0": "N/A",
        "1": "GPIO1",
        "2": "GPIO2"
      }
    },
    {
      "register_location": [
        {
          "register_address": 100,
          "reg_start_bit": 7,
          "reg_end_bit": 7
        }
      ],
      "name": "GPIO1 IO\nSELECT",
      "description": "**0: Set GPIO1 as input**\n1: Set GPIO1 as output",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 100,
          "reg_start_bit": 6,
          "reg_end_bit": 6
        }
      ],
      "name": "GPIO2 IO\nSELECT",
      "description": "0: Set GPIO2 as input\n**1: Set GPIO2 as output**",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 100,
          "reg_start_bit": 3,
          "reg_end_bit": 3
        }
      ],
      "name": "GPO1 MODE",
      "description": "Set GPIO1 as open drain. This bit only applies to GPO functions with\nOutput buffer mode and has no effect on functions that use Open\nDrain mode by default\n**0: Output Buffer mode**\n1: Open drain mode",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 100,
          "reg_start_bit": 2,
          "reg_end_bit": 2
        }
      ],
      "name": "GPO2 MODE",
      "description": "Set GPIO2 as open drain. This bit only applies to GPO functions with\nOutput buffer mode and has no effect on functions that use Open\nDrain mode by default\n**0: Output Buffer mode**\n1: Open drain mode",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 101,
          "reg_start_bit": 7,
          "reg_end_bit": 7
        }
      ],
      "name": "GPO1 INV",
      "description": "**0: GPIO1 Output signal is non-inverted**\n1: GPIO1 Output signal is inverted",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 101,
          "reg_start_bit": 6,
          "reg_end_bit": 6
        }
      ],
      "name": "GPO2 INV",
      "description": "**0: GPIO2 Output signal is non-inverted**\n1: GPIO2 Output signal is inverted",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 101,
          "reg_start_bit": 0,
          "reg_end_bit": 0
        }
      ],
      "name": "GPO PU\nDISABLE",
      "description": "**0: Enable pull-up of GP outputs in open drain**\n1: Disable pull-up of GP outputs in open drain",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 112,
          "reg_start_bit": 7,
          "reg_end_bit": 6
        }
      ],
      "name": "LDG RAMP SL OL",
      "description": "Ramp time, shorted load and open load diagnostics\n**00: 10 ms**\n01: 5 ms\n10: 20 ms\n11: 15 ms",
      "reserved": false,
      "digital_physical_map": {
        "0": "10 ms",
        "1": "5 ms",
        "2": "20 ms",
        "3": "15 ms"
      }
    },
    {
      "register_location": [
        {
          "register_address": 112,
          "reg_start_bit": 5,
          "reg_end_bit": 4
        }
      ],
      "name": "LDG SETTLING SL OL",
      "description": "Settling time, shorted load and open load diagnostics\n**00: 15 ms**\n01: 30 ms\n10: 10 ms\n11: 20 ms",
      "reserved": false,
      "digital_physical_map": {
        "0": "15 ms",
        "1": "30 ms",
        "2": "10 ms",
        "3": "20 ms"
      }
    },
    {
      "register_location": [
        {
          "register_address": 112,
          "reg_start_bit": 3,
          "reg_end_bit": 2
        }
      ],
      "name": "LDG RAMP S2PG",
      "description": "Ramp time, short to power and short to ground diagnostics\n**00: 5 ms**\n01: 2.5 ms\n10: 10 ms\n11: 15 ms",
      "reserved": false,
      "digital_physical_map": {
        "0": "5 ms",
        "1": "2.5 ms",
        "2": "10 ms",
        "3": "15 ms"
      }
    },
    {
      "register_location": [
        {
          "register_address": 112,
          "reg_start_bit": 1,
          "reg_end_bit": 0
        }
      ],
      "name": "LDG SETTLING S2PG",
      "description": "Settling time, short to power and short to ground diagnostics\n**00: 10ms**\n01: 5 ms\n10: 20 ms\n11: 30 ms",
      "reserved": false,
      "digital_physical_map": {
        "0": "10ms",
        "1": "5 ms",
        "2": "20 ms",
        "3": "30 ms"
      }
    },
    {
      "register_location": [
        {
          "register_address": 113,
          "reg_start_bit": 7,
          "reg_end_bit": 4
        }
      ],
      "name": "CH1 DC LDG SL",
      "description": "DC load diagnostic shorted-load threshold Channel 1\n0000 : 0.5Ω\n**0001 : 1Ω**\n0010 : 1.5Ω\n...\n1001 : 5Ω",
      "reserved": false,
      "digital_physical_map": {
        "0": "0.5Ω",
        "1": "1Ω",
        "2": "1.5Ω",
        "9": "5Ω"
      }
    },
    {
      "register_location": [
        {
          "register_address": 117,
          "reg_start_bit": 4,
          "reg_end_bit": 4
        }
      ],
      "name": "AC DIAG GAIN",
      "description": "Used together with 0xB7 to select tweeter detection threshold.\n0: Gain 1\n**1: Gain 8**",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 117,
          "reg_start_bit": 3,
          "reg_end_bit": 3
        }
      ],
      "name": "CH1 AC DIAG START",
      "description": "**0: Normal operation**\n1: Start AC diagnostic on channel 1 once channel is in Hi-Z mode",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 118,
          "reg_start_bit": 1,
          "reg_end_bit": 1
        }
      ],
      "name": "TWEETWER\nDETECT CALC\nTYPE",
      "description": "**0: AC pass/fail judgement type 2**\nCalculate magnitude of impedance as Re(Z)+0.5*Im(Z)\n1: AC pass/fail judgement type 1\nCalculate magnitude of impedance as Re(Z)",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 118,
          "reg_start_bit": 0,
          "reg_end_bit": 0
        }
      ],
      "name": "TWEETER\nDETECT\nDISABLE",
      "description": "Calculate magnitude of impedance\nCheck whether calculated result is lower than tweeter detection\nthreshold value\nIf yes, set tweeter detection bit.\n**0: Enable Tweeter detection judgement**\n1: Disable Tweeter detection calculation",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 119,
          "reg_start_bit": 7,
          "reg_end_bit": 0
        }
      ],
      "name": "TWEETER DETECT\nTHRESHOLD",
      "description": "Set the reference value for AC load diagnostics pass/fail judgement.\nIf AC DIAG GAIN in AC_LDG_CTRL(0xB5) = 0: Bit value x 0.8 Ω/\ncode\nIf AC DIAG GAIN in AC_LDG_CTRL(0xB5) = 1: Bit value x 0.1 Ω/\ncode",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 120,
          "reg_start_bit": 7,
          "reg_end_bit": 0
        }
      ],
      "name": "AC LDG STIMULUS\nFREQUENCY",
      "description": "Frquency = 93.75Hz * bit value\n0000 0000: Reserved\n0000 0001: 93.75Hz\n0000 0010: 187.5Hz\n0000 0011: 281.25Hz\n....\n**1100 1000: 18.75kHz**\n....\n1111 1111: 23.91kHz",
      "reserved": false,
      "digital_physical_map": {
        "1": "93.75Hz",
        "2": "187.5Hz",
        "3": "281.25Hz",
        "200": "18.75kHz",
        "255": "23.91kHz"
      }
    },
    {
      "register_location": [
        {
          "register_address": 128,
          "reg_start_bit": 7,
          "reg_end_bit": 7
        }
      ],
      "name": "CH1 S2G",
      "description": "**0: No short-to-GND detected on Channel 1**\n1: Short-to-GND detected on Channel 1",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 128,
          "reg_start_bit": 6,
          "reg_end_bit": 6
        }
      ],
      "name": "CH1 S2P",
      "description": "**0: No short-to-power detected on Channel 1**\n1: Short-to-power detected on Channel 1",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 128,
          "reg_start_bit": 5,
          "reg_end_bit": 5
        }
      ],
      "name": "CH1 OL",
      "description": "**0: No open load detected on Channel 1**\n1: Open load detected on Channel 1",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 128,
          "reg_start_bit": 4,
          "reg_end_bit": 4
        }
      ],
      "name": "CH1 SL",
      "description": "**0: No shorted load detected on Channel 1**\n1: Shorted load detected on Channel 1",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 130,
          "reg_start_bit": 7,
          "reg_end_bit": 7
        }
      ],
      "name": "CH1 LO LDG\nRESULT",
      "description": "**0: Lineout load not detected on Channel 1**\n1: Lineout load detected on Channel 1",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 130,
          "reg_start_bit": 3,
          "reg_end_bit": 3
        }
      ],
      "name": "CH1 DC LDG\nRESULT",
      "description": "**0: DC Load Diagnostic did not complete without faults on**\n**channel 1**\n1: DC Load Diagnostic completed without faults on channel 1",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 131,
          "reg_start_bit": 7,
          "reg_end_bit": 0
        }
      ],
      "name": "CH1 AC IMP R",
      "description": "Register value corresponds to real part of complex impedance seen\nat Channel 1 output\nMSB determines the leading sign (0: positive, 1: negative)\n0.8Ω/code if AC DIAG GAIN in 0xB5 = 0\n0.1Ω/code if AC DIAG GAIN in 0xB5 = 1",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 132,
          "reg_start_bit": 7,
          "reg_end_bit": 0
        }
      ],
      "name": "CH1 AC IMP I",
      "description": "Register value corresponds to imaginary part of complex impedance\nseen at Channel 1 output\nMSB determines the leading sign (0: positive, 1: negative)\n0.8Ω/code if AC DIAG GAIN in 0xB5 = 0\n0.1Ω/code if AC DIAG GAIN in 0xB5 = 1",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 133,
          "reg_start_bit": 1,
          "reg_end_bit": 0
        }
      ],
      "name": "CH1 DC RESISTANCE\nMSB",
      "description": "MSB for DC Diagnostics resistance measurement, refer to\nDC_LDG_DCR_LSB (0xC6)",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 134,
          "reg_start_bit": 7,
          "reg_end_bit": 0
        }
      ],
      "name": "CH1 DC RESISTANCE\nLSB",
      "description": "Channel 1 DC Load diagnostics resistance measurement. Combine\nwith MSB in 0xC5.\n0.1Ω/code.",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 139,
          "reg_start_bit": 3,
          "reg_end_bit": 3
        }
      ],
      "name": "CH1 TW DET",
      "description": "**0: No tweeter detected on Channel 1**\n1: Tweeter detected on Channel 1",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 173,
          "reg_start_bit": 7,
          "reg_end_bit": 0
        }
      ],
      "name": "CH1 RTLDG IMPEDANCE\nMSB",
      "description": "Combine with LSB in register 0xD2 for RTLDG impedance",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 174,
          "reg_start_bit": 7,
          "reg_end_bit": 0
        }
      ],
      "name": "CH1 RTLDG IMPEDANCE\nLSB",
      "description": "Combined with MSB in 0xD1 for RTLDG impedance\nImpedance reading is combined MSB and LSB in decimal, divided by\n285",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 177,
          "reg_start_bit": 0,
          "reg_end_bit": 0
        }
      ],
      "name": "PAGE AUTO\nINCREMENT\nDISABLE",
      "description": "Page auto increment disable\nDisable page auto increment mode for non-zero books. When end of\npage is reached it goes back to 4th address location of next page\nwhen this bit is 0. When this bit is 1 the device goes to the start\nlocation of the current page\n**0: Enable Page auto increment**\n1: Disable Page auto increment",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 208,
          "reg_start_bit": 6,
          "reg_end_bit": 6
        }
      ],
      "name": "SPEAKER\nGUARD\nENABLE",
      "description": "**0: Disable Speaker Guard**\n1: Enable Speaker Guard",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 208,
          "reg_start_bit": 0,
          "reg_end_bit": 0
        }
      ],
      "name": "DC BLOCK\nBYPASS",
      "description": "**0: Enable DC Blocking**\n1: Bypass DC Blocking",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 209,
          "reg_start_bit": 4,
          "reg_end_bit": 4
        }
      ],
      "name": "PVDD\nFOLDBACK\nENABLE",
      "description": "PVDD Foldback (AGL tracking)\n**0: Disable PVDD Foldback**\n1: Enable PVDD Foldback",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 209,
          "reg_start_bit": 0,
          "reg_end_bit": 0
        }
      ],
      "name": "THERMAL\nFOLDBACK\nENABLE",
      "description": "Thermal Foldback\n**0: Disable Thermal Foldback**\n1: Enable Thermal Foldback",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 210,
          "reg_start_bit": 3,
          "reg_end_bit": 3
        }
      ],
      "name": "PAGE AUTO\nINCREMENT\nDISABLE",
      "description": "Page auto increment disable\nDisable page auto increment mode for non-zero books. When end of\npage is reached it goes back to 4th address location of next page\nwhen this bit is 0. When this bit is 1 the device goes to the start\nlocation of the current page\n**0: Enable Page auto increment**\n1: Disable Page auto increment",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 216,
          "reg_start_bit": 7,
          "reg_end_bit": 0
        }
      ],
      "name": "CH1 DIGITAL VOLUME",
      "description": "The digital volume is 0 dB to -103 dB in -0.5 dB steps.\n**00110000: 0.0 dB**\n00110001: -0.5 dB\n...\n11111110: -103 dB\n11111111: Mute",
      "reserved": false,
      "digital_physical_map": {
        "48": "0.0 dB",
        "49": "-0.5 dB",
        "254": "-103 dB",
        "255": "Mute"
      }
    },
    {
      "register_location": [
        {
          "register_address": 224,
          "reg_start_bit": 7,
          "reg_end_bit": 6
        }
      ],
      "name": "DIGITAL VOLUME RAMP\nDOWN FREQUENCY",
      "description": "These bits control the frequency of the digital volume updates when\nthe volume is ramping down.\n**00: Update every 1 FS period**\n01: Update every 2 FS periods\n10: Update every 4 FS periods\n11: Directly set the volume to zero (Instant mute)",
      "reserved": false,
      "digital_physical_map": {
        "0": "Update every 1 FS period",
        "1": "Update every 2 FS periods",
        "2": "Update every 4 FS periods",
        "3": "Directly set the volume to zero (Instant mute)"
      }
    },
    {
      "register_location": [
        {
          "register_address": 224,
          "reg_start_bit": 5,
          "reg_end_bit": 4
        }
      ],
      "name": "DIGITAL VOLUME RAMP\nDOWN STEP",
      "description": "These bits control the step of the digital volume updates when the\nvolume is ramping down.\n00: Decrement by 4 dB for each update\n01: Decrement by 2 dB for each update\n10: Decrement by 1 dB for each update\n**11: Decrement by 0.5 dB for each update**",
      "reserved": false,
      "digital_physical_map": {
        "0": "Decrement by 4 dB for each update",
        "1": "Decrement by 2 dB for each update",
        "2": "Decrement by 1 dB for each update",
        "3": "Decrement by 0.5 dB for each update"
      }
    },
    {
      "register_location": [
        {
          "register_address": 224,
          "reg_start_bit": 3,
          "reg_end_bit": 2
        }
      ],
      "name": "DIGITAL VOLUME RAMP\nUP FRQUENCY",
      "description": "These bits control the frequency of the digital volume updates when\nthe volume is ramping up.\n**00: Update every 1 FS period**\n01: Update every 2 FS periods\n10: Update every 4 FS periods\n11: Directly restore the volume (Instant unmute)",
      "reserved": false,
      "digital_physical_map": {
        "0": "Update every 1 FS period",
        "1": "Update every 2 FS periods",
        "2": "Update every 4 FS periods",
        "3": "Directly restore the volume (Instant unmute)"
      }
    },
    {
      "register_location": [
        {
          "register_address": 224,
          "reg_start_bit": 1,
          "reg_end_bit": 0
        }
      ],
      "name": "DIGITAL VOLUME RAMP\nUP STEP",
      "description": "These bits control the step of the digital volume updates when the\nvolume is ramping up.\n00: Increment by 4 dB for each update\n01: Increment by 2 dB for each update\n10: Increment by 1 dB for each update\n**11: Increment by 0.5 dB for each update**",
      "reserved": false,
      "digital_physical_map": {
        "0": "Increment by 4 dB for each update",
        "1": "Increment by 2 dB for each update",
        "2": "Increment by 1 dB for each update",
        "3": "Increment by 0.5 dB for each update"
      }
    },
    {
      "register_location": [
        {
          "register_address": 231,
          "reg_start_bit": 0,
          "reg_end_bit": 0
        }
      ],
      "name": "CH1 AUTO MUTE\nENABLE",
      "description": "**0: Disable Channel 1 auto mute**\n1: Enable Channel 1 auto mute",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 232,
          "reg_start_bit": 6,
          "reg_end_bit": 4
        }
      ],
      "name": "CH1 AUTO MUTE TIMING",
      "description": "Auto Mute Time for Channel 1\nThese bits specify the length of consecutive zero samples at channel\n1 before the channel can be auto muted. The times shown are for 96\nkHz sampling rate and will scale with other rates. At 48kHz the timing\ndurations will double. At 192kHz the timing durations will be halved.\n**000: 11.5 ms**\n001: 53 ms\n010: 106.5 ms\n011: 266.5 ms\n100: 0.535 sec\n101: 1.065 sec\n110: 2.665 sec\n111: 5.33 sec",
      "reserved": false,
      "digital_physical_map": {
        "0": "11.5 ms",
        "1": "53 ms",
        "2": "106.5 ms",
        "3": "266.5 ms",
        "4": "0.535 sec",
        "5": "1.065 sec",
        "6": "2.665 sec",
        "7": "5.33 sec"
      }
    },
    {
      "register_location": [
        {
          "register_address": 234,
          "reg_start_bit": 5,
          "reg_end_bit": 4
        }
      ],
      "name": "CH1 ANALOG GAIN",
      "description": "Analog Gain Control\n**00: 0 dB (21V)**\n01: -2.9dB (15V)\n10: -8.9dB (7.5V)\n11: -14.9dB (3.75V)",
      "reserved": false,
      "digital_physical_map": {
        "0": "0 dB (21V)",
        "1": "-2.9dB (15V)",
        "2": "-8.9dB (7.5V)",
        "3": "-14.9dB (3.75V)"
      }
    },
    {
      "register_location": [
        {
          "register_address": 238,
          "reg_start_bit": 3,
          "reg_end_bit": 2
        }
      ],
      "name": "ANALOG GAIN RAMP\nSTEP",
      "description": "Applies to ramp up and ramp down\n**00: 15us/step**\n01: 60us/step\n10: 200us/step\n11: 400us/step",
      "reserved": false,
      "digital_physical_map": {
        "0": "15us/step",
        "1": "60us/step",
        "2": "200us/step",
        "3": "400us/step"
      }
    },
    {
      "register_location": [
        {
          "register_address": 238,
          "reg_start_bit": 1,
          "reg_end_bit": 1
        }
      ],
      "name": "ANALOG GAIN RAMP\nDOWN DISABLE",
      "description": "**0: Enable Analog Gain ramp down**\n1: Disable Analog Gain ramp down",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 238,
          "reg_start_bit": 0,
          "reg_end_bit": 0
        }
      ],
      "name": "ANALOG GAIN RAMP UP\nDISABLE",
      "description": "**0: Enable Analog Gain ramp up**\n1: Disable Analog Gain ramp up",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 241,
          "reg_start_bit": 2,
          "reg_end_bit": 0
        }
      ],
      "name": "ZERO FREQUENCY",
      "description": "Zero frequency control (zero resistor value)\n**000: 300KΩ (recommended for 2.048MHz FSW, speaker mode)**\n001: 600kΩ (recommended for all other FSW)\n010: 750kΩ\n011: 900kΩ (recommended for 384kHz FSW)\n1xx: 1735kΩ (recommended for 2.048MHz FSW, lineout mode)",
      "reserved": false,
      "digital_physical_map": {
        "0": "300KΩ (recommended for 2.048MHz FSW, speaker mode)",
        "1": "600kΩ (recommended for all other FSW)",
        "2": "750kΩ",
        "3": "900kΩ (recommended for 384kHz FSW)",
        "17": "1735kΩ (recommended for 2.048MHz FSW, lineout mode)"
      }
    },
    {
      "register_location": [
        {
          "register_address": 242,
          "reg_start_bit": 7,
          "reg_end_bit": 7
        }
      ],
      "name": "PULSE\nINJECTION",
      "description": "**0: Disable pulse injection**\n1: Enable pulse injection",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 242,
          "reg_start_bit": 2,
          "reg_end_bit": 0
        }
      ],
      "name": "FSW SELECT",
      "description": "Class-D Switching Frequency\n**011: 2.048MHz**\n000: 384kHz\n001: 480kHz\n010: 1.024MHz\n100: 432kHz\n101: 528kHz\n110: 576kHz\n111: 624kHz",
      "reserved": false,
      "digital_physical_map": {
        "0": "384kHz",
        "1": "480kHz",
        "2": "1.024MHz",
        "3": "2.048MHz",
        "4": "432kHz",
        "5": "528kHz",
        "6": "576kHz",
        "7": "624kHz"
      }
    },
    {
      "register_location": [
        {
          "register_address": 244,
          "reg_start_bit": 2,
          "reg_end_bit": 2
        }
      ],
      "name": "CBC HIGH\nFSW EN",
      "description": "Enable CBC Warn and CBC Fault detection for high fsw (1024k and\n2048k) when CBC WARNDISABLE and CBC FAULT DISABLE are\nset to 1.\n**0: Disabled**\n1: Enabled",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 244,
          "reg_start_bit": 1,
          "reg_end_bit": 1
        }
      ],
      "name": "CBC FAULT\nENABLE",
      "description": "0: Disable CBC fault detection\n**1: Enable CBC fault detection**",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 244,
          "reg_start_bit": 0,
          "reg_end_bit": 0
        }
      ],
      "name": "CBC WARN\nDISABLE",
      "description": "0: Disable CBC warning detection\n**1: Enable CBC waring detection**",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 245,
          "reg_start_bit": 1,
          "reg_end_bit": 0
        }
      ],
      "name": "CBC/OC LEVEL",
      "description": "Select the CBC and OC Current Limit level\n**00: Level 4**\n01: Level 3\n10: Level 2\n11: Level 1",
      "reserved": false,
      "digital_physical_map": {
        "0": "Level 4",
        "1": "Level 3",
        "2": "Level 2",
        "3": "Level 1"
      }
    },
    {
      "register_location": [
        {
          "register_address": 248,
          "reg_start_bit": 0,
          "reg_end_bit": 0
        }
      ],
      "name": "OTSD AUTO\nREC",
      "description": "**0: Disable Overtemperature Shutdown Auto-recovery**\n1: Enable Overtemperature Shutdown Auto-recovery",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 250,
          "reg_start_bit": 7,
          "reg_end_bit": 7
        }
      ],
      "name": "CBC LATCH\nFAULT GPIO",
      "description": "0: Latching Overcurrent Limiting events are not routed to~~FAULT~~\n**1: Latching Overcurrent Limiting events are routed to**~~** FAULT**~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 250,
          "reg_start_bit": 5,
          "reg_end_bit": 5
        }
      ],
      "name": "OTSD LATCH\nFAULT GPIO",
      "description": "0: Latching Overtemperature Shutdown events are not routed to\n~~FAULT~~\n**1: Latching Overtemperature Shutdown events are routed to**\n~~**FAULT**~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 250,
          "reg_start_bit": 4,
          "reg_end_bit": 4
        }
      ],
      "name": "POWER LATCH\nFAULT GPIO",
      "description": "**0: Latching Power Fault events are not routed to** ~~**FAULT**~~\n1: Latching Power Fault events are routed to~~FAULT~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 250,
          "reg_start_bit": 3,
          "reg_end_bit": 3
        }
      ],
      "name": "DC LDG FAULT\nGPIO",
      "description": "**0: Non-Latched DC Load Diagnostic events are not routed to**\n~~**FAULT**~~\n1: Non-Latched DC Load Diagnostics events are routed to~~FAULT~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 250,
          "reg_start_bit": 1,
          "reg_end_bit": 1
        }
      ],
      "name": "OTSD FAULT GPIO",
      "description": "0: Non-Latched Overtemperature Shutdown events are not routed to\n~~FAULT~~\n**1: Non-Latched Overtemperature Shutdown events are routed to**\n~~**FAULT**~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 250,
          "reg_start_bit": 0,
          "reg_end_bit": 0
        }
      ],
      "name": "POWER FAULT GPIO",
      "description": "**0: Non-Latching Power Fault events are not routed to**~~** FAULT**~~\n1: Non-Latching Power Fault events are routed to~~FAULT~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 251,
          "reg_start_bit": 7,
          "reg_end_bit": 7
        }
      ],
      "name": "CBC LATCH WARN GPIO",
      "description": "**0: Latching Overcurrent Limiting events are not routed to**~~** WARN**~~\n1: Latching Overcurrent Limiting events are routed to~~WARN~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 251,
          "reg_start_bit": 5,
          "reg_end_bit": 5
        }
      ],
      "name": "OTW LATCH WARN\nGPIO",
      "description": "**0: Latching Overtemperature Warning events are not routed to**\n~~**WARN**~~\n1: Latching Overtemperature Warning events are routed to~~WARN~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 251,
          "reg_start_bit": 4,
          "reg_end_bit": 4
        }
      ],
      "name": "OTW WARN GPIO",
      "description": "**0:Non-latched Overtemperature Warning events are not routed**\n**to**~~** WARN**~~ \n1: Non-latched Overtemperature Warning events are routed to\n~~WARN~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 252,
          "reg_start_bit": 7,
          "reg_end_bit": 7
        }
      ],
      "name": "RESERVED",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 252,
          "reg_start_bit": 6,
          "reg_end_bit": 6
        }
      ],
      "name": "CLIP LATCH\nWARN GPIO",
      "description": "**0: Latching Clip Detect events are not routed to** ~~**WARN**~~\n1: Latching Clip Detect events are routed to~~WARN~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 252,
          "reg_start_bit": 3,
          "reg_end_bit": 3
        }
      ],
      "name": "PROT SD FAULT GPIO",
      "description": "**0: If any channel enters the FAULT state it is not reported to**\n~~**FAULT**~~ \n1: If any channel enters the FAULT state it is reported to~~ FAULT~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 252,
          "reg_start_bit": 2,
          "reg_end_bit": 2
        }
      ],
      "name": "OC LATCH\nFAULT GPIO",
      "description": "0: Latching Overcurrent shutdown events are not routed to~~FAULT~~\n**1: Latching Overcurrent shutdown events are routed to**~~** FAULT**~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 252,
          "reg_start_bit": 1,
          "reg_end_bit": 1
        }
      ],
      "name": "DC LATCH\nFAULT GPIO",
      "description": "0: Latching DC Detect events are not routed to ~~FAULT~~\n**1: Latching DC Detect events are routed to**~~** FAULT**~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 252,
          "reg_start_bit": 0,
          "reg_end_bit": 0
        }
      ],
      "name": "FAULT WARN\nGPIO",
      "description": "**0: **~~**WARN **~~**pin signals are not routedto the**~~** FAULT**~~**pin**\n1:~~ WARN~~ pin signals are routed to the~~FAULT~~pin",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 253,
          "reg_start_bit": 7,
          "reg_end_bit": 7
        }
      ],
      "name": "CLK FAULT\nGPIO",
      "description": "**0: Non-Latched Clock error events are not routed to**~~** FAULT**~~** and**\n~~**WARN**~~\n1: Non-Latched Clock error events are routed to~~FAULT~~and~~WARN~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 253,
          "reg_start_bit": 6,
          "reg_end_bit": 6
        }
      ],
      "name": "CLK LATCH\nFAULT GPIO",
      "description": "**0: Latched Clock error events are not routed to**~~** FAULT**~~**and**\n~~**WARN**~~\n1: Latched Clock error events are routed to~~FAULT~~ and~~ WARN~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 253,
          "reg_start_bit": 5,
          "reg_end_bit": 5
        }
      ],
      "name": "CBC WARN\nFAULT GPIO",
      "description": "**0: Unlatched CBC warning events are not routed to** ~~**WARN**~~\n1: Unlatched CBC warning events are routed to~~WARN~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 253,
          "reg_start_bit": 4,
          "reg_end_bit": 4
        }
      ],
      "name": "RTLDG LATCH\nFAULT GPIO",
      "description": "**0: Latched Real-time load diagnostic events are not routed to**\n~~**FAULT**~~ \n1: Latched Real-time load diagnostic events are routed to~~FAULT~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 253,
          "reg_start_bit": 1,
          "reg_end_bit": 1
        }
      ],
      "name": "CLIP WARN\nGPIO",
      "description": "**0: Non-latched Clip Detect events are not routed to** ~~**WARN**~~\n1: Non-latched Clip Detect events are routed to~~WARN~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 253,
          "reg_start_bit": 0,
          "reg_end_bit": 0
        }
      ],
      "name": "RTLDG LATCH\nWARN GPIO",
      "description": "**0: Latched Real-time load diagnostic events are not routed to**\n~~**WARN**~~\n1: Latched Real-time load diagnostic events are routed to~~WARN~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 255,
          "reg_start_bit": 4,
          "reg_end_bit": 0
        }
      ],
      "name": "GPIO1 OUTPUT",
      "description": "GPIO1 pin output function\n**0x00: LOW**\n0x06: Auto Mute Channel 1\n0x09:SDOUT1\n0x0A:~~WARN~~\n0x0B:~~FAULT~~\n0x0E: Clock sync to secondary devices(e.g.DCDC)\n0x0F: Clock Error\nAll other values are RESERVED",
      "reserved": false,
      "digital_physical_map": {
        "0": "LOW",
        "6": "Auto Mute Channel 1",
        "9": "SDOUT1",
        "10": "WARN",
        "11": "FAULT",
        "14": "Clock sync to secondary devices(e.g.DCDC)",
        "15": "Clock Error"
      }
    },
    {
      "register_location": [
        {
          "register_address": 254,
          "reg_start_bit": 4,
          "reg_end_bit": 0
        }
      ],
      "name": "GPIO2 OUTPUT",
      "description": "GPIO2 pin output function\n0x00: LOW\n0x06: Auto Mute Channel 1\n0x09:SDOUT1\n0x0A:~~WARN~~\n**0x0B:**~~**FAULT**~~\n0x0E: Clock sync to secondary devices(e.g.DCDC)\n0x0F: Clock Error\nAll other values are RESERVED",
      "reserved": false,
      "digital_physical_map": {
        "0": "LOW",
        "6": "Auto Mute Channel 1",
        "9": "SDOUT1",
        "10": "WARN",
        "11": "FAULT",
        "14": "Clock sync to secondary devices(e.g.DCDC)",
        "15": "Clock Error"
      }
    },
    {
      "register_location": [
        {
          "register_address": 245,
          "reg_start_bit": 7,
          "reg_end_bit": 7
        }
      ],
      "name": "CBC LATCH\nFAULT GPIO",
      "description": "0: Latching Overcurrent Limiting events are not routed to~~FAULT~~\n**1: Latching Overcurrent Limiting events are routed to**~~** FAULT**~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 245,
          "reg_start_bit": 5,
          "reg_end_bit": 5
        }
      ],
      "name": "OTSD LATCH\nFAULT GPIO",
      "description": "0: Latching Overtemperature Shutdown events are not routed to\n~~FAULT~~\n**1: Latching Overtemperature Shutdown events are routed to**\n~~**FAULT**~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 245,
          "reg_start_bit": 4,
          "reg_end_bit": 4
        }
      ],
      "name": "POWER LATCH\nFAULT GPIO",
      "description": "**0: Latching Power Fault events are not routed to** ~~**FAULT**~~\n1: Latching Power Fault events are routed to~~FAULT~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 245,
          "reg_start_bit": 3,
          "reg_end_bit": 3
        }
      ],
      "name": "DC LDG FAULT GPIO",
      "description": "**0: Non-Latched DC Load Diagnostic events are not routed to**\n~~**FAULT**~~\n1: Non-Latched DC Load Diagnostics events are routed to~~FAULT~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 245,
          "reg_start_bit": 1,
          "reg_end_bit": 1
        }
      ],
      "name": "OTSD FAULT GPIO",
      "description": "0: Non-Latched Overtemperature Shutdown events are not routed to\n~~FAULT~~\n**1: Non-Latched Overtemperature Shutdown events are routed to**\n~~**FAULT**~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 245,
          "reg_start_bit": 0,
          "reg_end_bit": 0
        }
      ],
      "name": "POWER FAULT GPIO",
      "description": "**0: Non-Latching Power Fault events are not routed to**~~** FAULT**~~\n1: Non-Latching Power Fault events are routed to~~FAULT~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 250,
          "reg_start_bit": 7,
          "reg_end_bit": 7
        }
      ],
      "name": "CBC LATCH WARN GPIO",
      "description": "**0: Latching Overcurrent Limiting events are not routed to**~~** WARN**~~\n1: Latching Overcurrent Limiting events are routed to~~WARN~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 250,
          "reg_start_bit": 5,
          "reg_end_bit": 5
        }
      ],
      "name": "OTSD LATCH WARN\nGPIO",
      "description": "**0: Latching Overtemperature Warning events are not routed to**\n~~**WARN**~~\n1: Latching Overtemperature Warning events are routed to~~WARN~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 250,
          "reg_start_bit": 4,
          "reg_end_bit": 4
        }
      ],
      "name": "OTW WARN GPIO",
      "description": "**0:Non-latched Overtemperature Warning events are not routed**\n**to**~~** WARN**~~ \n1: Non-latched Overtemperature Warning events are routed to\n~~WARN~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 250,
          "reg_start_bit": 3,
          "reg_end_bit": 3
        }
      ],
      "name": "PROT SD FAULT GPIO",
      "description": "**0: If any channel enters the FAULT state it is not reported to**\n~~**FAULT**~~ \n1: If any channel enters the FAULT state it is reported to~~ FAULT~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 250,
          "reg_start_bit": 2,
          "reg_end_bit": 2
        }
      ],
      "name": "OC LATCH\nFAULT GPIO",
      "description": "0: Latching Overcurrent shutdown events are not routed to~~FAULT~~\n**1: Latching Overcurrent shutdown events are routed to**~~** FAULT**~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 250,
          "reg_start_bit": 1,
          "reg_end_bit": 1
        }
      ],
      "name": "DC LATCH\nFAULT GPIO",
      "description": "0: Latching DC Detect events are not routed to ~~FAULT~~\n**1: Latching DC Detect events are routed to**~~** FAULT**~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 250,
          "reg_start_bit": 0,
          "reg_end_bit": 0
        }
      ],
      "name": "FAULT WARN\nGPIO",
      "description": "**0: **~~**WARN **~~**pin signals are not routedto the**~~** FAULT**~~**pin**\n1:~~ WARN~~ pin signals are routed to the~~FAULT~~pin",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 251,
          "reg_start_bit": 7,
          "reg_end_bit": 7
        }
      ],
      "name": "CLK FAULT\nGPIO",
      "description": "**0: Non-Latched Clock error events are not routed to**~~** FAULT**~~** and**\n~~**WARN**~~\n1: Non-Latched Clock error events are routed to~~FAULT~~and~~WARN~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 251,
          "reg_start_bit": 6,
          "reg_end_bit": 6
        }
      ],
      "name": "CLK LATCH\nFAULT GPIO",
      "description": "**0: Latched Clock error events are not routed to**~~** FAULT**~~**and**\n~~**WARN**~~\n1: Latched Clock error events are routed to~~FAULT~~ and~~ WARN~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 251,
          "reg_start_bit": 5,
          "reg_end_bit": 5
        }
      ],
      "name": "CBC WARN\nFAULT GPIO",
      "description": "**0: Unlatched CBC warning events are not routed to** ~~**WARN**~~\n1: Unlatched CBC warning events are routed to~~WARN~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 251,
          "reg_start_bit": 4,
          "reg_end_bit": 4
        }
      ],
      "name": "RTLDG LATCH\nFAULT GPIO",
      "description": "**0: Latched Real-time load diagnostic events are not routed to**\n~~**FAULT**~~ \n1: Latched Real-time load diagnostic events are routed to~~FAULT~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 251,
          "reg_start_bit": 1,
          "reg_end_bit": 1
        }
      ],
      "name": "CLIP WARN\nGPIO",
      "description": "**0: Non-latched Clip Detect events are not routed to** ~~**WARN**~~\n1: Non-latched Clip Detect events are routed to~~WARN~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 251,
          "reg_start_bit": 0,
          "reg_end_bit": 0
        }
      ],
      "name": "RTLDG LATCH\nWARN GPIO",
      "description": "**0: Latched Real-time load diagnostic events are not routed to**\n~~**WARN**~~\n1: Latched Real-time load diagnostic events are routed to~~WARN~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 255,
          "reg_start_bit": 4,
          "reg_end_bit": 0
        }
      ],
      "name": "GPIO1 OUTPUT",
      "description": "GPIO1 pin output function\n**0x00: LOW**\n0x06: Auto Mute Channel 1\n0x09:SDOUT1\n0x0A:~~WARN~~\n0x0B:~~FAULT~~\n0x0E: Clock sync to secondary devices(e.g.DCDC)\n0x0F: Clock Error\nAll other values are RESERVED",
      "reserved": false,
      "digital_physical_map": {
        "0": "LOW",
        "6": "Auto Mute Channel 1",
        "9": "SDOUT1",
        "10": "WARN",
        "11": "FAULT",
        "14": "Clock sync to secondary devices(e.g.DCDC)",
        "15": "Clock Error"
      }
    },
    {
      "register_location": [
        {
          "register_address": 254,
          "reg_start_bit": 4,
          "reg_end_bit": 0
        }
      ],
      "name": "GPIO2 OUTPUT",
      "description": "GPIO2 pin output function\n0x00: LOW\n0x06: Auto Mute Channel 1\n0x09:SDOUT1\n0x0A:~~WARN~~\n**0x0B:**~~**FAULT**~~\n0x0E: Clock sync to secondary devices(e.g.DCDC)\n0x0F: Clock Error\nAll other values are RESERVED",
      "reserved": false,
      "digital_physical_map": {
        "0": "LOW",
        "6": "Auto Mute Channel 1",
        "9": "SDOUT1",
        "10": "WARN",
        "11": "FAULT",
        "14": "Clock sync to secondary devices(e.g.DCDC)",
        "15": "Clock Error"
      }
    },
    {
      "register_location": [
        {
          "register_address": 245,
          "reg_start_bit": 7,
          "reg_end_bit": 7
        }
      ],
      "name": "CBC LATCH\nFAULT GPIO",
      "description": "0: Latching Overcurrent Limiting events are not routed to~~FAULT~~\n**1: Latching Overcurrent Limiting events are routed to**~~** FAULT**~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 245,
          "reg_start_bit": 5,
          "reg_end_bit": 5
        }
      ],
      "name": "OTSD LATCH\nFAULT GPIO",
      "description": "0: Latching Overtemperature Shutdown events are not routed to\n~~FAULT~~\n**1: Latching Overtemperature Shutdown events are routed to**\n~~**FAULT**~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 245,
          "reg_start_bit": 4,
          "reg_end_bit": 4
        }
      ],
      "name": "POWER LATCH\nFAULT GPIO",
      "description": "**0: Latching Power Fault events are not routed to** ~~**FAULT**~~\n1: Latching Power Fault events are routed to~~FAULT~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 245,
          "reg_start_bit": 3,
          "reg_end_bit": 3
        }
      ],
      "name": "DC LDG FAULT GPIO",
      "description": "**0: Non-Latched DC Load Diagnostic events are not routed to**\n~~**FAULT**~~\n1: Non-Latched DC Load Diagnostics events are routed to~~FAULT~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 245,
          "reg_start_bit": 1,
          "reg_end_bit": 1
        }
      ],
      "name": "OTSD FAULT GPIO",
      "description": "0: Non-Latched Overtemperature Shutdown events are not routed to\n~~FAULT~~\n**1: Non-Latched Overtemperature Shutdown events are routed to**\n~~**FAULT**~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 245,
          "reg_start_bit": 0,
          "reg_end_bit": 0
        }
      ],
      "name": "POWER FAULT GPIO",
      "description": "**0: Non-Latching Power Fault events are not routed to**~~** FAULT**~~\n1: Non-Latching Power Fault events are routed to~~FAULT~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 248,
          "reg_start_bit": 0,
          "reg_end_bit": 0
        }
      ],
      "name": "OTSD AUTO\nREC",
      "description": "**0: Disable Overtemperature Shutdown Auto-recovery**\n1: Enable Overtemperature Shutdown Auto-recovery",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 249,
          "reg_start_bit": 7,
          "reg_end_bit": 7
        }
      ],
      "name": "CBC LATCH WARN GPIO",
      "description": "**0: Latching Overcurrent Limiting events are not routed to**~~** WARN**~~\n1: Latching Overcurrent Limiting events are routed to~~WARN~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 249,
          "reg_start_bit": 5,
          "reg_end_bit": 5
        }
      ],
      "name": "OTSD LATCH WARN\nGPIO",
      "description": "**0: Latching Overtemperature Warning events are not routed to**\n~~**WARN**~~\n1: Latching Overtemperature Warning events are routed to~~WARN~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 249,
          "reg_start_bit": 4,
          "reg_end_bit": 4
        }
      ],
      "name": "OTW WARN GPIO",
      "description": "**0:Non-latched Overtemperature Warning events are not routed**\n**to**~~** WARN**~~ \n1: Non-latched Overtemperature Warning events are routed to\n~~WARN~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 249,
          "reg_start_bit": 3,
          "reg_end_bit": 3
        }
      ],
      "name": "PROT SD FAULT GPIO",
      "description": "**0: If any channel enters the FAULT state it is not reported to**\n~~**FAULT**~~ \n1: If any channel enters the FAULT state it is reported to~~ FAULT~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 249,
          "reg_start_bit": 2,
          "reg_end_bit": 2
        }
      ],
      "name": "OC LATCH\nFAULT GPIO",
      "description": "0: Latching Overcurrent shutdown events are not routed to~~FAULT~~\n**1: Latching Overcurrent shutdown events are routed to**~~** FAULT**~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 249,
          "reg_start_bit": 1,
          "reg_end_bit": 1
        }
      ],
      "name": "DC LATCH\nFAULT GPIO",
      "description": "0: Latching DC Detect events are not routed to ~~FAULT~~\n**1: Latching DC Detect events are routed to**~~** FAULT**~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 249,
          "reg_start_bit": 0,
          "reg_end_bit": 0
        }
      ],
      "name": "FAULT WARN\nGPIO",
      "description": "**0: **~~**WARN **~~**pin signals are not routedto the**~~** FAULT**~~**pin**\n1:~~ WARN~~ pin signals are routed to the~~FAULT~~pin",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 250,
          "reg_start_bit": 7,
          "reg_end_bit": 7
        }
      ],
      "name": "CLK FAULT\nGPIO",
      "description": "**0: Non-Latched Clock error events are not routed to**~~** FAULT**~~** and**\n~~**WARN**~~\n1: Non-Latched Clock error events are routed to~~FAULT~~and~~WARN~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 250,
          "reg_start_bit": 6,
          "reg_end_bit": 6
        }
      ],
      "name": "CLK LATCH\nFAULT GPIO",
      "description": "**0: Latched Clock error events are not routed to**~~** FAULT**~~**and**\n~~**WARN**~~\n1: Latched Clock error events are routed to~~FAULT~~ and~~ WARN~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 250,
          "reg_start_bit": 5,
          "reg_end_bit": 5
        }
      ],
      "name": "CBC WARN\nFAULT GPIO",
      "description": "**0: Unlatched CBC warning events are not routed to** ~~**WARN**~~\n1: Unlatched CBC warning events are routed to~~WARN~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 250,
          "reg_start_bit": 4,
          "reg_end_bit": 4
        }
      ],
      "name": "RTLDG LATCH\nFAULT GPIO",
      "description": "**0: Latched Real-time load diagnostic events are not routed to**\n~~**FAULT**~~ \n1: Latched Real-time load diagnostic events are routed to~~FAULT~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 250,
          "reg_start_bit": 1,
          "reg_end_bit": 1
        }
      ],
      "name": "CLIP WARN\nGPIO",
      "description": "**0: Non-latched Clip Detect events are not routed to** ~~**WARN**~~\n1: Non-latched Clip Detect events are routed to~~WARN~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 250,
          "reg_start_bit": 0,
          "reg_end_bit": 0
        }
      ],
      "name": "RTLDG LATCH\nWARN GPIO",
      "description": "**0: Latched Real-time load diagnostic events are not routed to**\n~~**WARN**~~\n1: Latched Real-time load diagnostic events are routed to~~WARN~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 255,
          "reg_start_bit": 4,
          "reg_end_bit": 0
        }
      ],
      "name": "GPIO1 OUTPUT",
      "description": "GPIO1 pin output function\n**0x00: LOW**\n0x06: Auto Mute Channel 1\n0x09:SDOUT1\n0x0A:~~WARN~~\n0x0B:~~FAULT~~\n0x0E: Clock sync to secondary devices(e.g.DCDC)\n0x0F: Clock Error\nAll other values are RESERVED",
      "reserved": false,
      "digital_physical_map": {
        "0": "LOW",
        "6": "Auto Mute Channel 1",
        "9": "SDOUT1",
        "10": "WARN",
        "11": "FAULT",
        "14": "Clock sync to secondary devices(e.g.DCDC)",
        "15": "Clock Error"
      }
    },
    {
      "register_location": [
        {
          "register_address": 254,
          "reg_start_bit": 4,
          "reg_end_bit": 0
        }
      ],
      "name": "GPIO2 OUTPUT",
      "description": "GPIO2 pin output function\n0x00: LOW\n0x06: Auto Mute Channel 1\n0x09:SDOUT1\n0x0A:~~WARN~~\n**0x0B:**~~**FAULT**~~\n0x0E: Clock sync to secondary devices(e.g.DCDC)\n0x0F: Clock Error\nAll other values are RESERVED",
      "reserved": false,
      "digital_physical_map": {
        "0": "LOW",
        "6": "Auto Mute Channel 1",
        "9": "SDOUT1",
        "10": "WARN",
        "11": "FAULT",
        "14": "Clock sync to secondary devices(e.g.DCDC)",
        "15": "Clock Error"
      }
    },
    {
      "register_location": [
        {
          "register_address": 245,
          "reg_start_bit": 7,
          "reg_end_bit": 7
        }
      ],
      "name": "CBC LATCH\nFAULT GPIO",
      "description": "0: Latching Overcurrent Limiting events are not routed to~~FAULT~~\n**1: Latching Overcurrent Limiting events are routed to**~~** FAULT**~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 245,
          "reg_start_bit": 5,
          "reg_end_bit": 5
        }
      ],
      "name": "OTSD LATCH\nFAULT GPIO",
      "description": "0: Latching Overtemperature Shutdown events are not routed to\n~~FAULT~~\n**1: Latching Overtemperature Shutdown events are routed to**\n~~**FAULT**~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 245,
          "reg_start_bit": 4,
          "reg_end_bit": 4
        }
      ],
      "name": "POWER LATCH\nFAULT GPIO",
      "description": "**0: Latching Power Fault events are not routed to** ~~**FAULT**~~\n1: Latching Power Fault events are routed to~~FAULT~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 245,
          "reg_start_bit": 3,
          "reg_end_bit": 3
        }
      ],
      "name": "DC LDG FAULT GPIO",
      "description": "**0: Non-Latched DC Load Diagnostic events are not routed to**\n~~**FAULT**~~\n1: Non-Latched DC Load Diagnostics events are routed to~~FAULT~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 245,
          "reg_start_bit": 1,
          "reg_end_bit": 1
        }
      ],
      "name": "OTSD FAULT GPIO",
      "description": "0: Non-Latched Overtemperature Shutdown events are not routed to\n~~FAULT~~\n**1: Non-Latched Overtemperature Shutdown events are routed to**\n~~**FAULT**~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 245,
          "reg_start_bit": 0,
          "reg_end_bit": 0
        }
      ],
      "name": "POWER FAULT GPIO",
      "description": "**0: Non-Latching Power Fault events are not routed to**~~** FAULT**~~\n1: Non-Latching Power Fault events are routed to~~FAULT~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 248,
          "reg_start_bit": 0,
          "reg_end_bit": 0
        }
      ],
      "name": "OTSD AUTO\nREC",
      "description": "**0: Disable Overtemperature Shutdown Auto-recovery**\n1: Enable Overtemperature Shutdown Auto-recovery",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 249,
          "reg_start_bit": 7,
          "reg_end_bit": 7
        }
      ],
      "name": "CBC LATCH WARN GPIO",
      "description": "**0: Latching Overcurrent Limiting events are not routed to**~~** WARN**~~\n1: Latching Overcurrent Limiting events are routed to~~WARN~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 249,
          "reg_start_bit": 5,
          "reg_end_bit": 5
        }
      ],
      "name": "OTSD LATCH WARN\nGPIO",
      "description": "**0: Latching Overtemperature Warning events are not routed to**\n~~**WARN**~~\n1: Latching Overtemperature Warning events are routed to~~WARN~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 249,
          "reg_start_bit": 4,
          "reg_end_bit": 4
        }
      ],
      "name": "OTW WARN GPIO",
      "description": "**0:Non-latched Overtemperature Warning events are not routed**\n**to**~~** WARN**~~ \n1: Non-latched Overtemperature Warning events are routed to\n~~WARN~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 249,
          "reg_start_bit": 3,
          "reg_end_bit": 3
        }
      ],
      "name": "PROT SD FAULT GPIO",
      "description": "**0: If any channel enters the FAULT state it is not reported to**\n~~**FAULT**~~ \n1: If any channel enters the FAULT state it is reported to~~ FAULT~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 249,
          "reg_start_bit": 2,
          "reg_end_bit": 2
        }
      ],
      "name": "OC LATCH\nFAULT GPIO",
      "description": "0: Latching Overcurrent shutdown events are not routed to~~FAULT~~\n**1: Latching Overcurrent shutdown events are routed to**~~** FAULT**~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 249,
          "reg_start_bit": 1,
          "reg_end_bit": 1
        }
      ],
      "name": "DC LATCH\nFAULT GPIO",
      "description": "0: Latching DC Detect events are not routed to ~~FAULT~~\n**1: Latching DC Detect events are routed to**~~** FAULT**~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 249,
          "reg_start_bit": 0,
          "reg_end_bit": 0
        }
      ],
      "name": "FAULT WARN\nGPIO",
      "description": "**0: **~~**WARN **~~**pin signals are not routedto the**~~** FAULT**~~**pin**\n1:~~ WARN~~ pin signals are routed to the~~FAULT~~pin",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 250,
          "reg_start_bit": 7,
          "reg_end_bit": 7
        }
      ],
      "name": "CLK FAULT\nGPIO",
      "description": "**0: Non-Latched Clock error events are not routed to**~~** FAULT**~~** and**\n~~**WARN**~~\n1: Non-Latched Clock error events are routed to~~FAULT~~and~~WARN~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 250,
          "reg_start_bit": 6,
          "reg_end_bit": 6
        }
      ],
      "name": "CLK LATCH\nFAULT GPIO",
      "description": "**0: Latched Clock error events are not routed to**~~** FAULT**~~**and**\n~~**WARN**~~\n1: Latched Clock error events are routed to~~FAULT~~ and~~ WARN~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 250,
          "reg_start_bit": 5,
          "reg_end_bit": 5
        }
      ],
      "name": "CBC WARN\nFAULT GPIO",
      "description": "**0: Unlatched CBC warning events are not routed to** ~~**WARN**~~\n1: Unlatched CBC warning events are routed to~~WARN~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 250,
          "reg_start_bit": 4,
          "reg_end_bit": 4
        }
      ],
      "name": "RTLDG LATCH\nFAULT GPIO",
      "description": "**0: Latched Real-time load diagnostic events are not routed to**\n~~**FAULT**~~ \n1: Latched Real-time load diagnostic events are routed to~~FAULT~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 250,
          "reg_start_bit": 1,
          "reg_end_bit": 1
        }
      ],
      "name": "CLIP WARN\nGPIO",
      "description": "**0: Non-latched Clip Detect events are not routed to** ~~**WARN**~~\n1: Non-latched Clip Detect events are routed to~~WARN~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 250,
          "reg_start_bit": 0,
          "reg_end_bit": 0
        }
      ],
      "name": "RTLDG LATCH\nWARN GPIO",
      "description": "**0: Latched Real-time load diagnostic events are not routed to**\n~~**WARN**~~\n1: Latched Real-time load diagnostic events are routed to~~WARN~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 255,
          "reg_start_bit": 4,
          "reg_end_bit": 0
        }
      ],
      "name": "GPIO1 OUTPUT",
      "description": "GPIO1 pin output function\n**0x00: LOW**\n0x06: Auto Mute Channel 1\n0x09:SDOUT1\n0x0A:~~WARN~~\n0x0B:~~FAULT~~\n0x0E: Clock sync to secondary devices(e.g.DCDC)\n0x0F: Clock Error\nAll other values are RESERVED",
      "reserved": false,
      "digital_physical_map": {
        "0": "LOW",
        "6": "Auto Mute Channel 1",
        "9": "SDOUT1",
        "10": "WARN",
        "11": "FAULT",
        "14": "Clock sync to secondary devices(e.g.DCDC)",
        "15": "Clock Error"
      }
    },
    {
      "register_location": [
        {
          "register_address": 254,
          "reg_start_bit": 4,
          "reg_end_bit": 0
        }
      ],
      "name": "GPIO2 OUTPUT",
      "description": "GPIO2 pin output function\n0x00: LOW\n0x06: Auto Mute Channel 1\n0x09:SDOUT1\n0x0A:~~WARN~~\n**0x0B:**~~**FAULT**~~\n0x0E: Clock sync to secondary devices(e.g.DCDC)\n0x0F: Clock Error\nAll other values are RESERVED",
      "reserved": false,
      "digital_physical_map": {
        "0": "LOW",
        "6": "Auto Mute Channel 1",
        "9": "SDOUT1",
        "10": "WARN",
        "11": "FAULT",
        "14": "Clock sync to secondary devices(e.g.DCDC)",
        "15": "Clock Error"
      }
    },
    {
      "register_location": [
        {
          "register_address": 112,
          "reg_start_bit": 7,
          "reg_end_bit": 6
        }
      ],
      "name": "LDG RAMP SL OL",
      "description": "Ramp time, shorted load and open load diagnostics\n**00: 10 ms**\n01: 5 ms\n10: 20 ms\n11: 15 ms",
      "reserved": false,
      "digital_physical_map": {
        "0": "10 ms",
        "1": "5 ms",
        "2": "20 ms",
        "3": "15 ms"
      }
    },
    {
      "register_location": [
        {
          "register_address": 112,
          "reg_start_bit": 5,
          "reg_end_bit": 4
        }
      ],
      "name": "LDG SETTLING SL OL",
      "description": "Settling time, shorted load and open load diagnostics\n**00: 15 ms**\n01: 30 ms\n10: 10 ms\n11: 20 ms",
      "reserved": false,
      "digital_physical_map": {
        "0": "15 ms",
        "1": "30 ms",
        "2": "10 ms",
        "3": "20 ms"
      }
    },
    {
      "register_location": [
        {
          "register_address": 112,
          "reg_start_bit": 3,
          "reg_end_bit": 2
        }
      ],
      "name": "LDG RAMP S2PG",
      "description": "Ramp time, short to power and short to ground diagnostics\n**00: 5 ms**\n01: 2.5 ms\n10: 10 ms\n11: 15 ms",
      "reserved": false,
      "digital_physical_map": {
        "0": "5 ms",
        "1": "2.5 ms",
        "2": "10 ms",
        "3": "15 ms"
      }
    },
    {
      "register_location": [
        {
          "register_address": 112,
          "reg_start_bit": 1,
          "reg_end_bit": 0
        }
      ],
      "name": "LDG SETTLING S2PG",
      "description": "Settling time, short to power and short to ground diagnostics\n**00: 10ms**\n01: 5 ms\n10: 20 ms\n11: 30 ms",
      "reserved": false,
      "digital_physical_map": {
        "0": "10ms",
        "1": "5 ms",
        "2": "20 ms",
        "3": "30 ms"
      }
    },
    {
      "register_location": [
        {
          "register_address": 113,
          "reg_start_bit": 7,
          "reg_end_bit": 4
        }
      ],
      "name": "CH1 DC LDG SL",
      "description": "DC load diagnostic shorted-load threshold Channel 1\n0000 : 0.5Ω\n**0001 : 1Ω**\n0010 : 1.5Ω\n...\n1001 : 5Ω",
      "reserved": false,
      "digital_physical_map": {
        "0": "0.5Ω",
        "1": "1Ω",
        "2": "1.5Ω",
        "9": "5Ω"
      }
    },
    {
      "register_location": [
        {
          "register_address": 117,
          "reg_start_bit": 4,
          "reg_end_bit": 4
        }
      ],
      "name": "AC DIAG GAIN",
      "description": "Used together with 0xB7 to select tweeter detection threshold.\n0: Gain 1\n**1: Gain 8**",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 117,
          "reg_start_bit": 3,
          "reg_end_bit": 3
        }
      ],
      "name": "CH1 AC DIAG START",
      "description": "**0: Normal operation**\n1: Start AC diagnostic on channel 1 once channel is in Hi-Z mode",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 118,
          "reg_start_bit": 1,
          "reg_end_bit": 1
        }
      ],
      "name": "TWEETWER\nDETECT CALC\nTYPE",
      "description": "**0: AC pass/fail judgement type 2**\nCalculate magnitude of impedance as Re(Z)+0.5*Im(Z)\n1: AC pass/fail judgement type 1\nCalculate magnitude of impedance as Re(Z)",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 118,
          "reg_start_bit": 0,
          "reg_end_bit": 0
        }
      ],
      "name": "TWEETER\nDETECT\nDISABLE",
      "description": "Calculate magnitude of impedance\nCheck whether calculated result is lower than tweeter detection\nthreshold value\nIf yes, set tweeter detection bit.\n**0: Enable Tweeter detection judgement**\n1: Disable Tweeter detection calculation",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 119,
          "reg_start_bit": 7,
          "reg_end_bit": 0
        }
      ],
      "name": "TWEETER DETECT\nTHRESHOLD",
      "description": "Set the reference value for AC load diagnostics pass/fail judgement.\nIf AC DIAG GAIN in AC_LDG_CTRL(0xB5) = 0: Bit value x 0.8 Ω/\ncode\nIf AC DIAG GAIN in AC_LDG_CTRL(0xB5) = 1: Bit value x 0.1 Ω/\ncode",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 120,
          "reg_start_bit": 7,
          "reg_end_bit": 0
        }
      ],
      "name": "AC LDG STIMULUS\nFREQUENCY",
      "description": "Frquency = 93.75Hz * bit value\n0000 0000: Reserved\n0000 0001: 93.75Hz\n0000 0010: 187.5Hz\n0000 0011: 281.25Hz\n....\n**1100 1000: 18.75kHz**\n....\n1111 1111: 23.91kHz",
      "reserved": false,
      "digital_physical_map": {
        "1": "93.75Hz",
        "2": "187.5Hz",
        "3": "281.25Hz",
        "200": "18.75kHz",
        "255": "23.91kHz"
      }
    },
    {
      "register_location": [
        {
          "register_address": 128,
          "reg_start_bit": 7,
          "reg_end_bit": 7
        }
      ],
      "name": "CH1 S2G",
      "description": "**0: No short-to-GND detected on Channel 1**\n1: Short-to-GND detected on Channel 1",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 128,
          "reg_start_bit": 6,
          "reg_end_bit": 6
        }
      ],
      "name": "CH1 S2P",
      "description": "**0: No short-to-power detected on Channel 1**\n1: Short-to-power detected on Channel 1",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 128,
          "reg_start_bit": 5,
          "reg_end_bit": 5
        }
      ],
      "name": "CH1 OL",
      "description": "**0: No open load detected on Channel 1**\n1: Open load detected on Channel 1",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 128,
          "reg_start_bit": 4,
          "reg_end_bit": 4
        }
      ],
      "name": "CH1 SL",
      "description": "**0: No shorted load detected on Channel 1**\n1: Shorted load detected on Channel 1",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 130,
          "reg_start_bit": 7,
          "reg_end_bit": 7
        }
      ],
      "name": "CH1 LO LDG\nRESULT",
      "description": "**0: Lineout load not detected on Channel 1**\n1: Lineout load detected on Channel 1",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 130,
          "reg_start_bit": 3,
          "reg_end_bit": 3
        }
      ],
      "name": "CH1 DC LDG\nRESULT",
      "description": "**0: DC Load Diagnostic did not complete without faults on**\n**channel 1**\n1: DC Load Diagnostic completed without faults on channel 1",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 131,
          "reg_start_bit": 7,
          "reg_end_bit": 0
        }
      ],
      "name": "CH1 AC IMP R",
      "description": "Register value corresponds to real part of complex impedance seen\nat Channel 1 output\nMSB determines the leading sign (0: positive, 1: negative)\n0.8Ω/code if AC DIAG GAIN in 0xB5 = 0\n0.1Ω/code if AC DIAG GAIN in 0xB5 = 1",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 132,
          "reg_start_bit": 7,
          "reg_end_bit": 0
        }
      ],
      "name": "CH1 AC IMP I",
      "description": "Register value corresponds to imaginary part of complex impedance\nseen at Channel 1 output\nMSB determines the leading sign (0: positive, 1: negative)\n0.8Ω/code if AC DIAG GAIN in 0xB5 = 0\n0.1Ω/code if AC DIAG GAIN in 0xB5 = 1",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 133,
          "reg_start_bit": 1,
          "reg_end_bit": 0
        }
      ],
      "name": "CH1 DC RESISTANCE\nMSB",
      "description": "MSB for DC Diagnostics resistance measurement, refer to\nDC_LDG_DCR_LSB (0xC6)",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 134,
          "reg_start_bit": 7,
          "reg_end_bit": 0
        }
      ],
      "name": "CH1 DC RESISTANCE\nLSB",
      "description": "Channel 1 DC Load diagnostics resistance measurement. Combine\nwith MSB in 0xC5.\n0.1Ω/code.",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 139,
          "reg_start_bit": 3,
          "reg_end_bit": 3
        }
      ],
      "name": "CH1 TW DET",
      "description": "**0: No tweeter detected on Channel 1**\n1: Tweeter detected on Channel 1",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 173,
          "reg_start_bit": 7,
          "reg_end_bit": 0
        }
      ],
      "name": "CH1 RTLDG IMPEDANCE\nMSB",
      "description": "Combine with LSB in register 0xD2 for RTLDG impedance",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 174,
          "reg_start_bit": 7,
          "reg_end_bit": 0
        }
      ],
      "name": "CH1 RTLDG IMPEDANCE\nLSB",
      "description": "Combined with MSB in 0xD1 for RTLDG impedance\nImpedance reading is combined MSB and LSB in decimal, divided by\n285",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 177,
          "reg_start_bit": 0,
          "reg_end_bit": 0
        }
      ],
      "name": "PAGE AUTO\nINCREMENT\nDISABLE",
      "description": "Page auto increment disable\nDisable page auto increment mode for non-zero books. When end of\npage is reached it goes back to 4th address location of next page\nwhen this bit is 0. When this bit is 1 the device goes to the start\nlocation of the current page\n**0: Enable Page auto increment**\n1: Disable Page auto increment",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 208,
          "reg_start_bit": 6,
          "reg_end_bit": 6
        }
      ],
      "name": "SPEAKER\nGUARD\nENABLE",
      "description": "**0: Disable Speaker Guard**\n1: Enable Speaker Guard",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 208,
          "reg_start_bit": 0,
          "reg_end_bit": 0
        }
      ],
      "name": "DC BLOCK\nBYPASS",
      "description": "**0: Enable DC Blocking**\n1: Bypass DC Blocking",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 209,
          "reg_start_bit": 4,
          "reg_end_bit": 4
        }
      ],
      "name": "PVDD\nFOLDBACK\nENABLE",
      "description": "PVDD Foldback (AGL tracking)\n**0: Disable PVDD Foldback**\n1: Enable PVDD Foldback",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 209,
          "reg_start_bit": 0,
          "reg_end_bit": 0
        }
      ],
      "name": "THERMAL\nFOLDBACK\nENABLE",
      "description": "Thermal Foldback\n**0: Disable Thermal Foldback**\n1: Enable Thermal Foldback",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 210,
          "reg_start_bit": 3,
          "reg_end_bit": 3
        }
      ],
      "name": "PAGE AUTO\nINCREMENT\nDISABLE",
      "description": "Page auto increment disable\nDisable page auto increment mode for non-zero books. When end of\npage is reached it goes back to 4th address location of next page\nwhen this bit is 0. When this bit is 1 the device goes to the start\nlocation of the current page\n**0: Enable Page auto increment**\n1: Disable Page auto increment",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 216,
          "reg_start_bit": 7,
          "reg_end_bit": 0
        }
      ],
      "name": "CH1 DIGITAL VOLUME",
      "description": "The digital volume is 0 dB to -103 dB in -0.5 dB steps.\n**00110000: 0.0 dB**\n00110001: -0.5 dB\n...\n11111110: -103 dB\n11111111: Mute",
      "reserved": false,
      "digital_physical_map": {
        "48": "0.0 dB",
        "49": "-0.5 dB",
        "254": "-103 dB",
        "255": "Mute"
      }
    },
    {
      "register_location": [
        {
          "register_address": 224,
          "reg_start_bit": 7,
          "reg_end_bit": 6
        }
      ],
      "name": "DIGITAL VOLUME RAMP\nDOWN FREQUENCY",
      "description": "These bits control the frequency of the digital volume updates when\nthe volume is ramping down.\n**00: Update every 1 FS period**\n01: Update every 2 FS periods\n10: Update every 4 FS periods\n11: Directly set the volume to zero (Instant mute)",
      "reserved": false,
      "digital_physical_map": {
        "0": "Update every 1 FS period",
        "1": "Update every 2 FS periods",
        "2": "Update every 4 FS periods",
        "3": "Directly set the volume to zero (Instant mute)"
      }
    },
    {
      "register_location": [
        {
          "register_address": 224,
          "reg_start_bit": 5,
          "reg_end_bit": 4
        }
      ],
      "name": "DIGITAL VOLUME RAMP\nDOWN STEP",
      "description": "These bits control the step of the digital volume updates when the\nvolume is ramping down.\n00: Decrement by 4 dB for each update\n01: Decrement by 2 dB for each update\n10: Decrement by 1 dB for each update\n**11: Decrement by 0.5 dB for each update**",
      "reserved": false,
      "digital_physical_map": {
        "0": "Decrement by 4 dB for each update",
        "1": "Decrement by 2 dB for each update",
        "2": "Decrement by 1 dB for each update",
        "3": "Decrement by 0.5 dB for each update"
      }
    },
    {
      "register_location": [
        {
          "register_address": 224,
          "reg_start_bit": 3,
          "reg_end_bit": 2
        }
      ],
      "name": "DIGITAL VOLUME RAMP\nUP FRQUENCY",
      "description": "These bits control the frequency of the digital volume updates when\nthe volume is ramping up.\n**00: Update every 1 FS period**\n01: Update every 2 FS periods\n10: Update every 4 FS periods\n11: Directly restore the volume (Instant unmute)",
      "reserved": false,
      "digital_physical_map": {
        "0": "Update every 1 FS period",
        "1": "Update every 2 FS periods",
        "2": "Update every 4 FS periods",
        "3": "Directly restore the volume (Instant unmute)"
      }
    },
    {
      "register_location": [
        {
          "register_address": 224,
          "reg_start_bit": 1,
          "reg_end_bit": 0
        }
      ],
      "name": "DIGITAL VOLUME RAMP\nUP STEP",
      "description": "These bits control the step of the digital volume updates when the\nvolume is ramping up.\n00: Increment by 4 dB for each update\n01: Increment by 2 dB for each update\n10: Increment by 1 dB for each update\n**11: Increment by 0.5 dB for each update**",
      "reserved": false,
      "digital_physical_map": {
        "0": "Increment by 4 dB for each update",
        "1": "Increment by 2 dB for each update",
        "2": "Increment by 1 dB for each update",
        "3": "Increment by 0.5 dB for each update"
      }
    },
    {
      "register_location": [
        {
          "register_address": 231,
          "reg_start_bit": 0,
          "reg_end_bit": 0
        }
      ],
      "name": "CH1 AUTO MUTE\nENABLE",
      "description": "**0: Disable Channel 1 auto mute**\n1: Enable Channel 1 auto mute",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 232,
          "reg_start_bit": 6,
          "reg_end_bit": 4
        }
      ],
      "name": "CH1 AUTO MUTE TIMING",
      "description": "Auto Mute Time for Channel 1\nThese bits specify the length of consecutive zero samples at channel\n1 before the channel can be auto muted. The times shown are for 96\nkHz sampling rate and will scale with other rates. At 48kHz the timing\ndurations will double. At 192kHz the timing durations will be halved.\n**000: 11.5 ms**\n001: 53 ms\n010: 106.5 ms\n011: 266.5 ms\n100: 0.535 sec\n101: 1.065 sec\n110: 2.665 sec\n111: 5.33 sec",
      "reserved": false,
      "digital_physical_map": {
        "0": "11.5 ms",
        "1": "53 ms",
        "2": "106.5 ms",
        "3": "266.5 ms",
        "4": "0.535 sec",
        "5": "1.065 sec",
        "6": "2.665 sec",
        "7": "5.33 sec"
      }
    },
    {
      "register_location": [
        {
          "register_address": 234,
          "reg_start_bit": 5,
          "reg_end_bit": 4
        }
      ],
      "name": "CH1 ANALOG GAIN",
      "description": "Analog Gain Control\n**00: 0 dB (21V)**\n01: -2.9dB (15V)\n10: -8.9dB (7.5V)\n11: -14.9dB (3.75V)",
      "reserved": false,
      "digital_physical_map": {
        "0": "0 dB (21V)",
        "1": "-2.9dB (15V)",
        "2": "-8.9dB (7.5V)",
        "3": "-14.9dB (3.75V)"
      }
    },
    {
      "register_location": [
        {
          "register_address": 238,
          "reg_start_bit": 3,
          "reg_end_bit": 2
        }
      ],
      "name": "ANALOG GAIN RAMP\nSTEP",
      "description": "Applies to ramp up and ramp down\n**00: 15us/step**\n01: 60us/step\n10: 200us/step\n11: 400us/step",
      "reserved": false,
      "digital_physical_map": {
        "0": "15us/step",
        "1": "60us/step",
        "2": "200us/step",
        "3": "400us/step"
      }
    },
    {
      "register_location": [
        {
          "register_address": 238,
          "reg_start_bit": 1,
          "reg_end_bit": 1
        }
      ],
      "name": "ANALOG GAIN RAMP\nDOWN DISABLE",
      "description": "**0: Enable Analog Gain ramp down**\n1: Disable Analog Gain ramp down",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 238,
          "reg_start_bit": 0,
          "reg_end_bit": 0
        }
      ],
      "name": "ANALOG GAIN RAMP UP\nDISABLE",
      "description": "**0: Enable Analog Gain ramp up**\n1: Disable Analog Gain ramp up",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 241,
          "reg_start_bit": 2,
          "reg_end_bit": 0
        }
      ],
      "name": "ZERO FREQUENCY",
      "description": "Zero frequency control (zero resistor value)\n**000: 300KΩ (recommended for 2.048MHz FSW, speaker mode)**\n001: 600kΩ (recommended for all other FSW)\n010: 750kΩ\n011: 900kΩ (recommended for 384kHz FSW)\n1xx: 1735kΩ (recommended for 2.048MHz FSW, lineout mode)",
      "reserved": false,
      "digital_physical_map": {
        "0": "300KΩ (recommended for 2.048MHz FSW, speaker mode)",
        "1": "600kΩ (recommended for all other FSW)",
        "2": "750kΩ",
        "3": "900kΩ (recommended for 384kHz FSW)",
        "17": "1735kΩ (recommended for 2.048MHz FSW, lineout mode)"
      }
    },
    {
      "register_location": [
        {
          "register_address": 242,
          "reg_start_bit": 7,
          "reg_end_bit": 7
        }
      ],
      "name": "PULSE\nINJECTION",
      "description": "**0: Disable pulse injection**\n1: Enable pulse injection",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 242,
          "reg_start_bit": 2,
          "reg_end_bit": 0
        }
      ],
      "name": "FSW SELECT",
      "description": "Class-D Switching Frequency\n**011: 2.048MHz**\n000: 384kHz\n001: 480kHz\n010: 1.024MHz\n100: 432kHz\n101: 528kHz\n110: 576kHz\n111: 624kHz",
      "reserved": false,
      "digital_physical_map": {
        "0": "384kHz",
        "1": "480kHz",
        "2": "1.024MHz",
        "3": "2.048MHz",
        "4": "432kHz",
        "5": "528kHz",
        "6": "576kHz",
        "7": "624kHz"
      }
    },
    {
      "register_location": [
        {
          "register_address": 244,
          "reg_start_bit": 2,
          "reg_end_bit": 2
        }
      ],
      "name": "CBC HIGH\nFSW EN",
      "description": "Enable CBC Warn and CBC Fault detection for high fsw (1024k and\n2048k) when CBC WARNDISABLE and CBC FAULT DISABLE are\nset to 1.\n**0: Disabled**\n1: Enabled",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 244,
          "reg_start_bit": 1,
          "reg_end_bit": 1
        }
      ],
      "name": "CBC FAULT\nENABLE",
      "description": "0: Disable CBC fault detection\n**1: Enable CBC fault detection**",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 244,
          "reg_start_bit": 0,
          "reg_end_bit": 0
        }
      ],
      "name": "CBC WARN\nDISABLE",
      "description": "0: Disable CBC warning detection\n**1: Enable CBC waring detection**",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 245,
          "reg_start_bit": 1,
          "reg_end_bit": 0
        }
      ],
      "name": "CBC/OC LEVEL",
      "description": "Select the CBC and OC Current Limit level\n**00: Level 4**\n01: Level 3\n10: Level 2\n11: Level 1",
      "reserved": false,
      "digital_physical_map": {
        "0": "Level 4",
        "1": "Level 3",
        "2": "Level 2",
        "3": "Level 1"
      }
    },
    {
      "register_location": [
        {
          "register_address": 248,
          "reg_start_bit": 0,
          "reg_end_bit": 0
        }
      ],
      "name": "OTSD AUTO\nREC",
      "description": "**0: Disable Overtemperature Shutdown Auto-recovery**\n1: Enable Overtemperature Shutdown Auto-recovery",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 249,
          "reg_start_bit": 7,
          "reg_end_bit": 7
        }
      ],
      "name": "CBC LATCH WARN GPIO",
      "description": "**0: Latching Overcurrent Limiting events are not routed to**~~** WARN**~~\n1: Latching Overcurrent Limiting events are routed to~~WARN~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 249,
          "reg_start_bit": 5,
          "reg_end_bit": 5
        }
      ],
      "name": "OTSD LATCH WARN\nGPIO",
      "description": "**0: Latching Overtemperature Warning events are not routed to**\n~~**WARN**~~\n1: Latching Overtemperature Warning events are routed to~~WARN~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 249,
          "reg_start_bit": 4,
          "reg_end_bit": 4
        }
      ],
      "name": "OTW WARN GPIO",
      "description": "**0:Non-latched Overtemperature Warning events are not routed**\n**to**~~** WARN**~~ \n1: Non-latched Overtemperature Warning events are routed to\n~~WARN~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 249,
          "reg_start_bit": 3,
          "reg_end_bit": 3
        }
      ],
      "name": "PROT SD FAULT GPIO",
      "description": "**0: If any channel enters the FAULT state it is not reported to**\n~~**FAULT**~~ \n1: If any channel enters the FAULT state it is reported to~~ FAULT~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 249,
          "reg_start_bit": 2,
          "reg_end_bit": 2
        }
      ],
      "name": "OC LATCH\nFAULT GPIO",
      "description": "0: Latching Overcurrent shutdown events are not routed to~~FAULT~~\n**1: Latching Overcurrent shutdown events are routed to**~~** FAULT**~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 249,
          "reg_start_bit": 1,
          "reg_end_bit": 1
        }
      ],
      "name": "DC LATCH\nFAULT GPIO",
      "description": "0: Latching DC Detect events are not routed to ~~FAULT~~\n**1: Latching DC Detect events are routed to**~~** FAULT**~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 249,
          "reg_start_bit": 0,
          "reg_end_bit": 0
        }
      ],
      "name": "FAULT WARN\nGPIO",
      "description": "**0: **~~**WARN **~~**pin signals are not routedto the**~~** FAULT**~~**pin**\n1:~~ WARN~~ pin signals are routed to the~~FAULT~~pin",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 250,
          "reg_start_bit": 7,
          "reg_end_bit": 7
        }
      ],
      "name": "CLK FAULT\nGPIO",
      "description": "**0: Non-Latched Clock error events are not routed to**~~** FAULT**~~** and**\n~~**WARN**~~\n1: Non-Latched Clock error events are routed to~~FAULT~~and~~WARN~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 250,
          "reg_start_bit": 6,
          "reg_end_bit": 6
        }
      ],
      "name": "CLK LATCH\nFAULT GPIO",
      "description": "**0: Latched Clock error events are not routed to**~~** FAULT**~~**and**\n~~**WARN**~~\n1: Latched Clock error events are routed to~~FAULT~~ and~~ WARN~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 250,
          "reg_start_bit": 5,
          "reg_end_bit": 5
        }
      ],
      "name": "CBC WARN\nFAULT GPIO",
      "description": "**0: Unlatched CBC warning events are not routed to** ~~**WARN**~~\n1: Unlatched CBC warning events are routed to~~WARN~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 250,
          "reg_start_bit": 4,
          "reg_end_bit": 4
        }
      ],
      "name": "RTLDG LATCH\nFAULT GPIO",
      "description": "**0: Latched Real-time load diagnostic events are not routed to**\n~~**FAULT**~~ \n1: Latched Real-time load diagnostic events are routed to~~FAULT~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 250,
          "reg_start_bit": 1,
          "reg_end_bit": 1
        }
      ],
      "name": "CLIP WARN\nGPIO",
      "description": "**0: Non-latched Clip Detect events are not routed to** ~~**WARN**~~\n1: Non-latched Clip Detect events are routed to~~WARN~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 250,
          "reg_start_bit": 0,
          "reg_end_bit": 0
        }
      ],
      "name": "RTLDG LATCH\nWARN GPIO",
      "description": "**0: Latched Real-time load diagnostic events are not routed to**\n~~**WARN**~~\n1: Latched Real-time load diagnostic events are routed to~~WARN~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 255,
          "reg_start_bit": 4,
          "reg_end_bit": 0
        }
      ],
      "name": "GPIO1 OUTPUT",
      "description": "GPIO1 pin output function\n**0x00: LOW**\n0x06: Auto Mute Channel 1\n0x09:SDOUT1\n0x0A:~~WARN~~\n0x0B:~~FAULT~~\n0x0E: Clock sync to secondary devices(e.g.DCDC)\n0x0F: Clock Error\nAll other values are RESERVED",
      "reserved": false,
      "digital_physical_map": {
        "0": "LOW",
        "6": "Auto Mute Channel 1",
        "9": "SDOUT1",
        "10": "WARN",
        "11": "FAULT",
        "14": "Clock sync to secondary devices(e.g.DCDC)",
        "15": "Clock Error"
      }
    },
    {
      "register_location": [
        {
          "register_address": 254,
          "reg_start_bit": 4,
          "reg_end_bit": 0
        }
      ],
      "name": "GPIO2 OUTPUT",
      "description": "GPIO2 pin output function\n0x00: LOW\n0x06: Auto Mute Channel 1\n0x09:SDOUT1\n0x0A:~~WARN~~\n**0x0B:**~~**FAULT**~~\n0x0E: Clock sync to secondary devices(e.g.DCDC)\n0x0F: Clock Error\nAll other values are RESERVED",
      "reserved": false,
      "digital_physical_map": {
        "0": "LOW",
        "6": "Auto Mute Channel 1",
        "9": "SDOUT1",
        "10": "WARN",
        "11": "FAULT",
        "14": "Clock sync to secondary devices(e.g.DCDC)",
        "15": "Clock Error"
      }
    },
    {
      "register_location": [
        {
          "register_address": 160,
          "reg_start_bit": 1,
          "reg_end_bit": 0
        }
      ],
      "name": "CH1 DC RESISTANCE\nMSB",
      "description": "MSB for DC Diagnostics resistance measurement, refer to\nDC_LDG_DCR_LSB (0xC6)",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 161,
          "reg_start_bit": 7,
          "reg_end_bit": 0
        }
      ],
      "name": "CH1 DC RESISTANCE\nLSB",
      "description": "Channel 1 DC Load diagnostics resistance measurement. Combine\nwith MSB in 0xC5.\n0.1Ω/code.",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 133,
          "reg_start_bit": 1,
          "reg_end_bit": 0
        }
      ],
      "name": "CH1 DC RESISTANCE\nMSB",
      "description": "MSB for DC Diagnostics resistance measurement, refer to\nDC_LDG_DCR_LSB (0xC6)",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 134,
          "reg_start_bit": 7,
          "reg_end_bit": 0
        }
      ],
      "name": "CH1 DC RESISTANCE\nLSB",
      "description": "Channel 1 DC Load diagnostics resistance measurement. Combine\nwith MSB in 0xC5.\n0.1Ω/code.",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 139,
          "reg_start_bit": 3,
          "reg_end_bit": 3
        }
      ],
      "name": "CH1 TW DET",
      "description": "**0: No tweeter detected on Channel 1**\n1: Tweeter detected on Channel 1",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 173,
          "reg_start_bit": 7,
          "reg_end_bit": 0
        }
      ],
      "name": "CH1 RTLDG IMPEDANCE\nMSB",
      "description": "Combine with LSB in register 0xD2 for RTLDG impedance",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 174,
          "reg_start_bit": 7,
          "reg_end_bit": 0
        }
      ],
      "name": "CH1 RTLDG IMPEDANCE\nLSB",
      "description": "Combined with MSB in 0xD1 for RTLDG impedance\nImpedance reading is combined MSB and LSB in decimal, divided by\n285",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 177,
          "reg_start_bit": 0,
          "reg_end_bit": 0
        }
      ],
      "name": "PAGE AUTO\nINCREMENT\nDISABLE",
      "description": "Page auto increment disable\nDisable page auto increment mode for non-zero books. When end of\npage is reached it goes back to 4th address location of next page\nwhen this bit is 0. When this bit is 1 the device goes to the start\nlocation of the current page\n**0: Enable Page auto increment**\n1: Disable Page auto increment",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 208,
          "reg_start_bit": 6,
          "reg_end_bit": 6
        }
      ],
      "name": "SPEAKER\nGUARD\nENABLE",
      "description": "**0: Disable Speaker Guard**\n1: Enable Speaker Guard",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 208,
          "reg_start_bit": 0,
          "reg_end_bit": 0
        }
      ],
      "name": "DC BLOCK\nBYPASS",
      "description": "**0: Enable DC Blocking**\n1: Bypass DC Blocking",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 209,
          "reg_start_bit": 4,
          "reg_end_bit": 4
        }
      ],
      "name": "PVDD\nFOLDBACK\nENABLE",
      "description": "PVDD Foldback (AGL tracking)\n**0: Disable PVDD Foldback**\n1: Enable PVDD Foldback",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 209,
          "reg_start_bit": 0,
          "reg_end_bit": 0
        }
      ],
      "name": "THERMAL\nFOLDBACK\nENABLE",
      "description": "Thermal Foldback\n**0: Disable Thermal Foldback**\n1: Enable Thermal Foldback",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 210,
          "reg_start_bit": 3,
          "reg_end_bit": 3
        }
      ],
      "name": "PAGE AUTO\nINCREMENT\nDISABLE",
      "description": "Page auto increment disable\nDisable page auto increment mode for non-zero books. When end of\npage is reached it goes back to 4th address location of next page\nwhen this bit is 0. When this bit is 1 the device goes to the start\nlocation of the current page\n**0: Enable Page auto increment**\n1: Disable Page auto increment",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 216,
          "reg_start_bit": 7,
          "reg_end_bit": 0
        }
      ],
      "name": "CH1 DIGITAL VOLUME",
      "description": "The digital volume is 0 dB to -103 dB in -0.5 dB steps.\n**00110000: 0.0 dB**\n00110001: -0.5 dB\n...\n11111110: -103 dB\n11111111: Mute",
      "reserved": false,
      "digital_physical_map": {
        "48": "0.0 dB",
        "49": "-0.5 dB",
        "254": "-103 dB",
        "255": "Mute"
      }
    },
    {
      "register_location": [
        {
          "register_address": 224,
          "reg_start_bit": 7,
          "reg_end_bit": 6
        }
      ],
      "name": "DIGITAL VOLUME RAMP\nDOWN FREQUENCY",
      "description": "These bits control the frequency of the digital volume updates when\nthe volume is ramping down.\n**00: Update every 1 FS period**\n01: Update every 2 FS periods\n10: Update every 4 FS periods\n11: Directly set the volume to zero (Instant mute)",
      "reserved": false,
      "digital_physical_map": {
        "0": "Update every 1 FS period",
        "1": "Update every 2 FS periods",
        "2": "Update every 4 FS periods",
        "3": "Directly set the volume to zero (Instant mute)"
      }
    },
    {
      "register_location": [
        {
          "register_address": 224,
          "reg_start_bit": 5,
          "reg_end_bit": 4
        }
      ],
      "name": "DIGITAL VOLUME RAMP\nDOWN STEP",
      "description": "These bits control the step of the digital volume updates when the\nvolume is ramping down.\n00: Decrement by 4 dB for each update\n01: Decrement by 2 dB for each update\n10: Decrement by 1 dB for each update\n**11: Decrement by 0.5 dB for each update**",
      "reserved": false,
      "digital_physical_map": {
        "0": "Decrement by 4 dB for each update",
        "1": "Decrement by 2 dB for each update",
        "2": "Decrement by 1 dB for each update",
        "3": "Decrement by 0.5 dB for each update"
      }
    },
    {
      "register_location": [
        {
          "register_address": 224,
          "reg_start_bit": 3,
          "reg_end_bit": 2
        }
      ],
      "name": "DIGITAL VOLUME RAMP\nUP FRQUENCY",
      "description": "These bits control the frequency of the digital volume updates when\nthe volume is ramping up.\n**00: Update every 1 FS period**\n01: Update every 2 FS periods\n10: Update every 4 FS periods\n11: Directly restore the volume (Instant unmute)",
      "reserved": false,
      "digital_physical_map": {
        "0": "Update every 1 FS period",
        "1": "Update every 2 FS periods",
        "2": "Update every 4 FS periods",
        "3": "Directly restore the volume (Instant unmute)"
      }
    },
    {
      "register_location": [
        {
          "register_address": 224,
          "reg_start_bit": 1,
          "reg_end_bit": 0
        }
      ],
      "name": "DIGITAL VOLUME RAMP\nUP STEP",
      "description": "These bits control the step of the digital volume updates when the\nvolume is ramping up.\n00: Increment by 4 dB for each update\n01: Increment by 2 dB for each update\n10: Increment by 1 dB for each update\n**11: Increment by 0.5 dB for each update**",
      "reserved": false,
      "digital_physical_map": {
        "0": "Increment by 4 dB for each update",
        "1": "Increment by 2 dB for each update",
        "2": "Increment by 1 dB for each update",
        "3": "Increment by 0.5 dB for each update"
      }
    },
    {
      "register_location": [
        {
          "register_address": 231,
          "reg_start_bit": 0,
          "reg_end_bit": 0
        }
      ],
      "name": "CH1 AUTO MUTE\nENABLE",
      "description": "**0: Disable Channel 1 auto mute**\n1: Enable Channel 1 auto mute",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 232,
          "reg_start_bit": 6,
          "reg_end_bit": 4
        }
      ],
      "name": "CH1 AUTO MUTE TIMING",
      "description": "Auto Mute Time for Channel 1\nThese bits specify the length of consecutive zero samples at channel\n1 before the channel can be auto muted. The times shown are for 96\nkHz sampling rate and will scale with other rates. At 48kHz the timing\ndurations will double. At 192kHz the timing durations will be halved.\n**000: 11.5 ms**\n001: 53 ms\n010: 106.5 ms\n011: 266.5 ms\n100: 0.535 sec\n101: 1.065 sec\n110: 2.665 sec\n111: 5.33 sec",
      "reserved": false,
      "digital_physical_map": {
        "0": "11.5 ms",
        "1": "53 ms",
        "2": "106.5 ms",
        "3": "266.5 ms",
        "4": "0.535 sec",
        "5": "1.065 sec",
        "6": "2.665 sec",
        "7": "5.33 sec"
      }
    },
    {
      "register_location": [
        {
          "register_address": 234,
          "reg_start_bit": 5,
          "reg_end_bit": 4
        }
      ],
      "name": "CH1 ANALOG GAIN",
      "description": "Analog Gain Control\n**00: 0 dB (21V)**\n01: -2.9dB (15V)\n10: -8.9dB (7.5V)\n11: -14.9dB (3.75V)",
      "reserved": false,
      "digital_physical_map": {
        "0": "0 dB (21V)",
        "1": "-2.9dB (15V)",
        "2": "-8.9dB (7.5V)",
        "3": "-14.9dB (3.75V)"
      }
    },
    {
      "register_location": [
        {
          "register_address": 238,
          "reg_start_bit": 3,
          "reg_end_bit": 2
        }
      ],
      "name": "ANALOG GAIN RAMP\nSTEP",
      "description": "Applies to ramp up and ramp down\n**00: 15us/step**\n01: 60us/step\n10: 200us/step\n11: 400us/step",
      "reserved": false,
      "digital_physical_map": {
        "0": "15us/step",
        "1": "60us/step",
        "2": "200us/step",
        "3": "400us/step"
      }
    },
    {
      "register_location": [
        {
          "register_address": 238,
          "reg_start_bit": 1,
          "reg_end_bit": 1
        }
      ],
      "name": "ANALOG GAIN RAMP\nDOWN DISABLE",
      "description": "**0: Enable Analog Gain ramp down**\n1: Disable Analog Gain ramp down",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 238,
          "reg_start_bit": 0,
          "reg_end_bit": 0
        }
      ],
      "name": "ANALOG GAIN RAMP UP\nDISABLE",
      "description": "**0: Enable Analog Gain ramp up**\n1: Disable Analog Gain ramp up",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 241,
          "reg_start_bit": 2,
          "reg_end_bit": 0
        }
      ],
      "name": "ZERO FREQUENCY",
      "description": "Zero frequency control (zero resistor value)\n**000: 300KΩ (recommended for 2.048MHz FSW, speaker mode)**\n001: 600kΩ (recommended for all other FSW)\n010: 750kΩ\n011: 900kΩ (recommended for 384kHz FSW)\n1xx: 1735kΩ (recommended for 2.048MHz FSW, lineout mode)",
      "reserved": false,
      "digital_physical_map": {
        "0": "300KΩ (recommended for 2.048MHz FSW, speaker mode)",
        "1": "600kΩ (recommended for all other FSW)",
        "2": "750kΩ",
        "3": "900kΩ (recommended for 384kHz FSW)",
        "17": "1735kΩ (recommended for 2.048MHz FSW, lineout mode)"
      }
    },
    {
      "register_location": [
        {
          "register_address": 242,
          "reg_start_bit": 7,
          "reg_end_bit": 7
        }
      ],
      "name": "PULSE\nINJECTION",
      "description": "**0: Disable pulse injection**\n1: Enable pulse injection",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 242,
          "reg_start_bit": 2,
          "reg_end_bit": 0
        }
      ],
      "name": "FSW SELECT",
      "description": "Class-D Switching Frequency\n**011: 2.048MHz**\n000: 384kHz\n001: 480kHz\n010: 1.024MHz\n100: 432kHz\n101: 528kHz\n110: 576kHz\n111: 624kHz",
      "reserved": false,
      "digital_physical_map": {
        "0": "384kHz",
        "1": "480kHz",
        "2": "1.024MHz",
        "3": "2.048MHz",
        "4": "432kHz",
        "5": "528kHz",
        "6": "576kHz",
        "7": "624kHz"
      }
    },
    {
      "register_location": [
        {
          "register_address": 244,
          "reg_start_bit": 2,
          "reg_end_bit": 2
        }
      ],
      "name": "CBC HIGH\nFSW EN",
      "description": "Enable CBC Warn and CBC Fault detection for high fsw (1024k and\n2048k) when CBC WARNDISABLE and CBC FAULT DISABLE are\nset to 1.\n**0: Disabled**\n1: Enabled",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 244,
          "reg_start_bit": 1,
          "reg_end_bit": 1
        }
      ],
      "name": "CBC FAULT\nENABLE",
      "description": "0: Disable CBC fault detection\n**1: Enable CBC fault detection**",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 244,
          "reg_start_bit": 0,
          "reg_end_bit": 0
        }
      ],
      "name": "CBC WARN\nDISABLE",
      "description": "0: Disable CBC warning detection\n**1: Enable CBC waring detection**",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 245,
          "reg_start_bit": 1,
          "reg_end_bit": 0
        }
      ],
      "name": "CBC/OC LEVEL",
      "description": "Select the CBC and OC Current Limit level\n**00: Level 4**\n01: Level 3\n10: Level 2\n11: Level 1",
      "reserved": false,
      "digital_physical_map": {
        "0": "Level 4",
        "1": "Level 3",
        "2": "Level 2",
        "3": "Level 1"
      }
    },
    {
      "register_location": [
        {
          "register_address": 248,
          "reg_start_bit": 0,
          "reg_end_bit": 0
        }
      ],
      "name": "OTSD AUTO\nREC",
      "description": "**0: Disable Overtemperature Shutdown Auto-recovery**\n1: Enable Overtemperature Shutdown Auto-recovery",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 249,
          "reg_start_bit": 7,
          "reg_end_bit": 7
        }
      ],
      "name": "CBC LATCH WARN GPIO",
      "description": "**0: Latching Overcurrent Limiting events are not routed to**~~** WARN**~~\n1: Latching Overcurrent Limiting events are routed to~~WARN~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 249,
          "reg_start_bit": 5,
          "reg_end_bit": 5
        }
      ],
      "name": "OTSD LATCH WARN\nGPIO",
      "description": "**0: Latching Overtemperature Warning events are not routed to**\n~~**WARN**~~\n1: Latching Overtemperature Warning events are routed to~~WARN~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 249,
          "reg_start_bit": 4,
          "reg_end_bit": 4
        }
      ],
      "name": "OTW WARN GPIO",
      "description": "**0:Non-latched Overtemperature Warning events are not routed**\n**to**~~** WARN**~~ \n1: Non-latched Overtemperature Warning events are routed to\n~~WARN~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 249,
          "reg_start_bit": 3,
          "reg_end_bit": 3
        }
      ],
      "name": "PROT SD FAULT GPIO",
      "description": "**0: If any channel enters the FAULT state it is not reported to**\n~~**FAULT**~~ \n1: If any channel enters the FAULT state it is reported to~~ FAULT~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 249,
          "reg_start_bit": 2,
          "reg_end_bit": 2
        }
      ],
      "name": "OC LATCH\nFAULT GPIO",
      "description": "0: Latching Overcurrent shutdown events are not routed to~~FAULT~~\n**1: Latching Overcurrent shutdown events are routed to**~~** FAULT**~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 249,
          "reg_start_bit": 1,
          "reg_end_bit": 1
        }
      ],
      "name": "DC LATCH\nFAULT GPIO",
      "description": "0: Latching DC Detect events are not routed to ~~FAULT~~\n**1: Latching DC Detect events are routed to**~~** FAULT**~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 249,
          "reg_start_bit": 0,
          "reg_end_bit": 0
        }
      ],
      "name": "FAULT WARN\nGPIO",
      "description": "**0: **~~**WARN **~~**pin signals are not routedto the**~~** FAULT**~~**pin**\n1:~~ WARN~~ pin signals are routed to the~~FAULT~~pin",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 250,
          "reg_start_bit": 7,
          "reg_end_bit": 7
        }
      ],
      "name": "CLK FAULT\nGPIO",
      "description": "**0: Non-Latched Clock error events are not routed to**~~** FAULT**~~** and**\n~~**WARN**~~\n1: Non-Latched Clock error events are routed to~~FAULT~~and~~WARN~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 250,
          "reg_start_bit": 6,
          "reg_end_bit": 6
        }
      ],
      "name": "CLK LATCH\nFAULT GPIO",
      "description": "**0: Latched Clock error events are not routed to**~~** FAULT**~~**and**\n~~**WARN**~~\n1: Latched Clock error events are routed to~~FAULT~~ and~~ WARN~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 250,
          "reg_start_bit": 5,
          "reg_end_bit": 5
        }
      ],
      "name": "CBC WARN\nFAULT GPIO",
      "description": "**0: Unlatched CBC warning events are not routed to** ~~**WARN**~~\n1: Unlatched CBC warning events are routed to~~WARN~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 250,
          "reg_start_bit": 4,
          "reg_end_bit": 4
        }
      ],
      "name": "RTLDG LATCH\nFAULT GPIO",
      "description": "**0: Latched Real-time load diagnostic events are not routed to**\n~~**FAULT**~~ \n1: Latched Real-time load diagnostic events are routed to~~FAULT~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 250,
          "reg_start_bit": 1,
          "reg_end_bit": 1
        }
      ],
      "name": "CLIP WARN\nGPIO",
      "description": "**0: Non-latched Clip Detect events are not routed to** ~~**WARN**~~\n1: Non-latched Clip Detect events are routed to~~WARN~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 250,
          "reg_start_bit": 0,
          "reg_end_bit": 0
        }
      ],
      "name": "RTLDG LATCH\nWARN GPIO",
      "description": "**0: Latched Real-time load diagnostic events are not routed to**\n~~**WARN**~~\n1: Latched Real-time load diagnostic events are routed to~~WARN~~",
      "reserved": false
    },
    {
      "register_location": [
        {
          "register_address": 255,
          "reg_start_bit": 4,
          "reg_end_bit": 0
        }
      ],
      "name": "GPIO1 OUTPUT",
      "description": "GPIO1 pin output function\n**0x00: LOW**\n0x06: Auto Mute Channel 1\n0x09:SDOUT1\n0x0A:~~WARN~~\n0x0B:~~FAULT~~\n0x0E: Clock sync to secondary devices(e.g.DCDC)\n0x0F: Clock Error\nAll other values are RESERVED",
      "reserved": false,
      "digital_physical_map": {
        "0": "LOW",
        "6": "Auto Mute Channel 1",
        "9": "SDOUT1",
        "10": "WARN",
        "11": "FAULT",
        "14": "Clock sync to secondary devices(e.g.DCDC)",
        "15": "Clock Error"
      }
    },
    {
      "register_location": [
        {
          "register_address": 254,
          "reg_start_bit": 4,
          "reg_end_bit": 0
        }
      ],
      "name": "GPIO2 OUTPUT",
      "description": "GPIO2 pin output function\n0x00: LOW\n0x06: Auto Mute Channel 1\n0x09:SDOUT1\n0x0A:~~WARN~~\n**0x0B:**~~**FAULT**~~\n0x0E: Clock sync to secondary devices(e.g.DCDC)\n0x0F: Clock Error\nAll other values are RESERVED",
      "reserved": false,
      "digital_physical_map": {
        "0": "LOW",
        "6": "Auto Mute Channel 1",
        "9": "SDOUT1",
        "10": "WARN",
        "11": "FAULT",
        "14": "Clock sync to secondary devices(e.g.DCDC)",
        "15": "Clock Error"
      }
    }
  ],
  "registers": {
    "1": {
      "address": 1,
      "init_value": 0,
      "name": "RESET",
      "read_only": false,
      "bit_width": 8
    },
    "2": {
      "address": 2,
      "init_value": 0,
      "name": "OUTPUT_CTRL",
      "read_only": false,
      "bit_width": 8
    },
    "3": {
      "address": 3,
      "init_value": 32,
      "name": "STATE_CTRL",
      "read_only": false,
      "bit_width": 8
    },
    "5": {
      "address": 5,
      "init_value": 0,
      "name": "ISENSE_CTRL",
      "read_only": false,
      "bit_width": 8
    },
    "20": {
      "address": 20,
      "init_value": 0,
      "name": "SCLK_INV_CTRL",
      "read_only": false,
      "bit_width": 8
    },
    "21": {
      "address": 21,
      "init_value": 0,
      "name": "AUDIO_INTERFACE_CTRL",
      "read_only": false,
      "bit_width": 8
    },
    "22": {
      "address": 22,
      "init_value": 80,
      "name": "I2S_CTRL",
      "read_only": false,
      "bit_width": 8
    },
    "23": {
      "address": 23,
      "init_value": 8,
      "name": "SDIN_CTRL",
      "read_only": false,
      "bit_width": 8
    },
    "25": {
      "address": 25,
      "init_value": 8,
      "name": "SDOUT_CTRL",
      "read_only": false,
      "bit_width": 8
    },
    "27": {
      "address": 27,
      "init_value": 0,
      "name": "SDIN_OFFSET_MSB",
      "read_only": false,
      "bit_width": 8
    },
    "28": {
      "address": 28,
      "init_value": 0,
      "name": "SDIN_AUDIO_OFFSET",
      "read_only": false,
      "bit_width": 8
    },
    "29": {
      "address": 29,
      "init_value": 0,
      "name": "SDIN_LL_OFFSET",
      "read_only": false,
      "bit_width": 8
    },
    "32": {
      "address": 32,
      "init_value": 0,
      "name": "LL_EN",
      "read_only": false,
      "bit_width": 8
    },
    "33": {
      "address": 33,
      "init_value": 0,
      "name": "AUDIO_SLOT_SELECT",
      "read_only": false,
      "bit_width": 8
    },
    "34": {
      "address": 34,
      "init_value": 0,
      "name": "LL_SLOT_SELECT",
      "read_only": false,
      "bit_width": 8
    },
    "35": {
      "address": 35,
      "init_value": 0,
      "name": "ISENSE_OUTPUT_SLOT",
      "read_only": false,
      "bit_width": 8
    },
    "36": {
      "address": 36,
      "init_value": 0,
      "name": "VPREDICT_OUTPUT_SLOT",
      "read_only": false,
      "bit_width": 8
    },
    "37": {
      "address": 37,
      "init_value": 0,
      "name": "RTLDG_EN",
      "read_only": false,
      "bit_width": 8
    },
    "38": {
      "address": 38,
      "init_value": 0,
      "name": "RTLDG_S2PG_EN",
      "read_only": false,
      "bit_width": 8
    },
    "39": {
      "address": 39,
      "init_value": 0,
      "name": "DC_BLOCK_SPEAKER_GUARD_EN",
      "read_only": false,
      "bit_width": 8
    },
    "40": {
      "address": 40,
      "init_value": 0,
      "name": "FOLDBACK_EN",
      "read_only": false,
      "bit_width": 8
    },
    "44": {
      "address": 44,
      "init_value": 52,
      "name": "DIG_VOL_CH1",
      "read_only": false,
      "bit_width": 8
    },
    "48": {
      "address": 48,
      "init_value": 51,
      "name": "DIG_VOL_RAMP_CTRL",
      "read_only": false,
      "bit_width": 8
    },
    "51": {
      "address": 51,
      "init_value": 0,
      "name": "AUTO_MUTE_EN",
      "read_only": false,
      "bit_width": 8
    },
    "52": {
      "address": 52,
      "init_value": 0,
      "name": "AUTO_MUTE_TIMING",
      "read_only": false,
      "bit_width": 8
    },
    "54": {
      "address": 54,
      "init_value": 0,
      "name": "ANALOG_GAIN",
      "read_only": false,
      "bit_width": 8
    },
    "55": {
      "address": 55,
      "init_value": 0,
      "name": "ANALOG_GAIN_RAMP_CTRL",
      "read_only": false,
      "bit_width": 8
    },
    "60": {
      "address": 60,
      "init_value": 0,
      "name": "RZ_CTRL",
      "read_only": false,
      "bit_width": 8
    },
    "61": {
      "address": 61,
      "init_value": 3,
      "name": "FSW_CTRL",
      "read_only": false,
      "bit_width": 8
    },
    "62": {
      "address": 62,
      "init_value": 0,
      "name": "CBC_CTRL",
      "read_only": false,
      "bit_width": 8
    },
    "63": {
      "address": 63,
      "init_value": 0,
      "name": "CURRENT_LIMIT_CTRL",
      "read_only": false,
      "bit_width": 8
    },
    "64": {
      "address": 64,
      "init_value": 0,
      "name": "OTW_LEVEL",
      "read_only": false,
      "bit_width": 8
    },
    "67": {
      "address": 67,
      "init_value": 0,
      "name": "SDOUT_DATA",
      "read_only": false,
      "bit_width": 8
    },
    "68": {
      "address": 68,
      "init_value": 0,
      "name": "PWM_PHASE_CTRL",
      "read_only": false,
      "bit_width": 8
    },
    "69": {
      "address": 69,
      "init_value": 0,
      "name": "SS_CTRL",
      "read_only": false,
      "bit_width": 8
    },
    "70": {
      "address": 70,
      "init_value": 0,
      "name": "SS_RANGE_CTRL",
      "read_only": false,
      "bit_width": 8
    },
    "72": {
      "address": 72,
      "init_value": 0,
      "name": "RAMP_PHASE_CTRL_GPO",
      "read_only": false,
      "bit_width": 8
    },
    "73": {
      "address": 73,
      "init_value": 0,
      "name": "PWM_PHASE_M_CTRL",
      "read_only": false,
      "bit_width": 8
    },
    "74": {
      "address": 74,
      "init_value": 0,
      "name": "AUTO_MUTE_STATUS",
      "read_only": true,
      "bit_width": 8
    },
    "75": {
      "address": 75,
      "init_value": 0,
      "name": "STATE_REPORT",
      "read_only": true,
      "bit_width": 8
    },
    "77": {
      "address": 77,
      "init_value": 0,
      "name": "FS_MON",
      "read_only": true,
      "bit_width": 8
    },
    "78": {
      "address": 78,
      "init_value": 0,
      "name": "SCLK_MON",
      "read_only": true,
      "bit_width": 8
    },
    "80": {
      "address": 80,
      "init_value": 0,
      "name": "POWER_FAULT_STATUS",
      "read_only": true,
      "bit_width": 8
    },
    "81": {
      "address": 81,
      "init_value": 0,
      "name": "OT_FAULT",
      "read_only": true,
      "bit_width": 8
    },
    "82": {
      "address": 82,
      "init_value": 0,
      "name": "OTW_STATUS",
      "read_only": true,
      "bit_width": 8
    },
    "83": {
      "address": 83,
      "init_value": 0,
      "name": "CLIP_WARN_STATUS",
      "read_only": true,
      "bit_width": 8
    },
    "85": {
      "address": 85,
      "init_value": 0,
      "name": "CBC_WARNING_STATUS",
      "read_only": true,
      "bit_width": 8
    },
    "86": {
      "address": 86,
      "init_value": 0,
      "name": "POWER_FAULT_LATCHED",
      "read_only": true,
      "bit_width": 8
    },
    "87": {
      "address": 87,
      "init_value": 0,
      "name": "OTSD_LATCHED",
      "read_only": true,
      "bit_width": 8
    },
    "88": {
      "address": 88,
      "init_value": 0,
      "name": "OTW_LATCHED",
      "read_only": true,
      "bit_width": 8
    },
    "89": {
      "address": 89,
      "init_value": 0,
      "name": "CLIP_WARN_LATCHED",
      "read_only": true,
      "bit_width": 8
    },
    "90": {
      "address": 90,
      "init_value": 162,
      "name": "REPORT_ROUTING_2",
      "read_only": false,
      "bit_width": 8
    },
    "91": {
      "address": 91,
      "init_value": 0,
      "name": "REPORT_ROUTING_3",
      "read_only": false,
      "bit_width": 8
    },
    "92": {
      "address": 92,
      "init_value": 6,
      "name": "REPORT_ROUTING_4",
      "read_only": false,
      "bit_width": 8
    },
    "93": {
      "address": 93,
      "init_value": 0,
      "name": "CLIP_DETECT_CTRL",
      "read_only": false,
      "bit_width": 8
    },
    "94": {
      "address": 94,
      "init_value": 0,
      "name": "REPORT_ROUTING_5",
      "read_only": false,
      "bit_width": 8
    },
    "95": {
      "address": 95,
      "init_value": 0,
      "name": "GPIO1_OUTPUT_SELECT",
      "read_only": false,
      "bit_width": 8
    },
    "96": {
      "address": 96,
      "init_value": 11,
      "name": "GPIO2_OUTPUT_SELECT",
      "read_only": false,
      "bit_width": 8
    },
    "98": {
      "address": 98,
      "init_value": 0,
      "name": "GPIO_INPUT_PLAY_SLEEP",
      "read_only": false,
      "bit_width": 8
    },
    "99": {
      "address": 99,
      "init_value": 0,
      "name": "GPIO_INPUT_MUTE",
      "read_only": false,
      "bit_width": 8
    },
    "100": {
      "address": 100,
      "init_value": 0,
      "name": "GPIO_INPUT_SYNC",
      "read_only": false,
      "bit_width": 8
    },
    "101": {
      "address": 101,
      "init_value": 64,
      "name": "GPIO_CTRL",
      "read_only": false,
      "bit_width": 8
    },
    "102": {
      "address": 102,
      "init_value": 0,
      "name": "GPIO_INVERT",
      "read_only": false,
      "bit_width": 8
    },
    "177": {
      "address": 177,
      "init_value": 0,
      "name": "PAGE_AUTO_INC",
      "read_only": false,
      "bit_width": 8
    },
    "178": {
      "address": 178,
      "init_value": 0,
      "name": "DC_LDG_CTRL",
      "read_only": false,
      "bit_width": 8
    },
    "179": {
      "address": 179,
      "init_value": 0,
      "name": "DC_LDG_LO_CTRL",
      "read_only": false,
      "bit_width": 8
    },
    "180": {
      "address": 180,
      "init_value": 0,
      "name": "DC_LDG_TIME_CTRL",
      "read_only": false,
      "bit_width": 8
    },
    "181": {
      "address": 181,
      "init_value": 17,
      "name": "DC_LDG_SL_CTRL",
      "read_only": false,
      "bit_width": 8
    },
    "183": {
      "address": 183,
      "init_value": 16,
      "name": "AC_LDG_CTRL",
      "read_only": false,
      "bit_width": 8
    },
    "184": {
      "address": 184,
      "init_value": 8,
      "name": "TWEETER_DETECT_CTRL",
      "read_only": false,
      "bit_width": 8
    },
    "185": {
      "address": 185,
      "init_value": 0,
      "name": "TWEETER_DETECT_THRESH",
      "read_only": false,
      "bit_width": 8
    },
    "186": {
      "address": 186,
      "init_value": 200,
      "name": "AC_LDG_FREQ_CTRL",
      "read_only": false,
      "bit_width": 8
    },
    "187": {
      "address": 187,
      "init_value": 0,
      "name": "DC_LDG_REPORT",
      "read_only": true,
      "bit_width": 8
    },
    "189": {
      "address": 189,
      "init_value": 0,
      "name": "DC_LDG_RESULT",
      "read_only": true,
      "bit_width": 8
    },
    "190": {
      "address": 190,
      "init_value": 0,
      "name": "AC_LDG_REPORT_CH1_R",
      "read_only": true,
      "bit_width": 8
    },
    "191": {
      "address": 191,
      "init_value": 0,
      "name": "AC_LDG_REPORT_CH1_I",
      "read_only": true,
      "bit_width": 8
    },
    "192": {
      "address": 192,
      "init_value": 0,
      "name": "DC_LDG_DCR_MSB",
      "read_only": true,
      "bit_width": 8
    },
    "193": {
      "address": 193,
      "init_value": 0,
      "name": "DC_LDG_DCR_LSB",
      "read_only": true,
      "bit_width": 8
    },
    "195": {
      "address": 195,
      "init_value": 0,
      "name": "TWEETER_REPORT",
      "read_only": true,
      "bit_width": 8
    },
    "197": {
      "address": 197,
      "init_value": 0,
      "name": "CH1_RTLDG_IMP_MSB",
      "read_only": true,
      "bit_width": 8
    },
    "198": {
      "address": 198,
      "init_value": 0,
      "name": "CH1_RTLDG_IMP_LSB",
      "read_only": true,
      "bit_width": 8
    },
    "208": {
      "address": 208,
      "init_value": 0,
      "name": "CLK_FAULT_LATCHED",
      "read_only": true,
      "bit_width": 8
    },
    "209": {
      "address": 209,
      "init_value": 0,
      "name": "RTLDG_OL_SL_FAULT_LATCHED",
      "read_only": true,
      "bit_width": 8
    },
    "210": {
      "address": 210,
      "init_value": 0,
      "name": "RTLDG_S2G_S2P_FAULT_LATCHED",
      "read_only": true,
      "bit_width": 8
    },
    "211": {
      "address": 211,
      "init_value": 0,
      "name": "CBC_FAULT_WARN_LATCHED",
      "read_only": true,
      "bit_width": 8
    },
    "212": {
      "address": 212,
      "init_value": 0,
      "name": "OC_DC_FAULT_LATCHED",
      "read_only": true,
      "bit_width": 8
    },
    "214": {
      "address": 214,
      "init_value": 0,
      "name": "OTSD_RECOVERY_EN",
      "read_only": false,
      "bit_width": 8
    },
    "215": {
      "address": 215,
      "init_value": 162,
      "name": "REPORT_ROUTING_2",
      "read_only": false,
      "bit_width": 8
    },
    "216": {
      "address": 216,
      "init_value": 0,
      "name": "REPORT_ROUTING_3",
      "read_only": false,
      "bit_width": 8
    },
    "217": {
      "address": 217,
      "init_value": 6,
      "name": "REPORT_ROUTING_4",
      "read_only": false,
      "bit_width": 8
    },
    "218": {
      "address": 218,
      "init_value": 0,
      "name": "CLIP_DETECT_CTRL",
      "read_only": false,
      "bit_width": 8
    },
    "219": {
      "address": 219,
      "init_value": 0,
      "name": "REPORT_ROUTING_5",
      "read_only": false,
      "bit_width": 8
    },
    "220": {
      "address": 220,
      "init_value": 0,
      "name": "GPIO1_OUTPUT_SELECT",
      "read_only": false,
      "bit_width": 8
    },
    "221": {
      "address": 221,
      "init_value": 11,
      "name": "GPIO2_OUTPUT_SELECT",
      "read_only": false,
      "bit_width": 8
    },
    "222": {
      "address": 222,
      "init_value": 0,
      "name": "GPIO_INPUT_SLEEP_HIZ",
      "read_only": false,
      "bit_width": 8
    },
    "223": {
      "address": 223,
      "init_value": 0,
      "name": "GPIO_INPUT_PLAY_SLEEP",
      "read_only": false,
      "bit_width": 8
    },
    "224": {
      "address": 224,
      "init_value": 0,
      "name": "GPIO_INPUT_MUTE",
      "read_only": false,
      "bit_width": 8
    },
    "225": {
      "address": 225,
      "init_value": 0,
      "name": "GPIO_INPUT_SYNC",
      "read_only": false,
      "bit_width": 8
    },
    "226": {
      "address": 226,
      "init_value": 64,
      "name": "GPIO_CTRL",
      "read_only": false,
      "bit_width": 8
    },
    "227": {
      "address": 227,
      "init_value": 0,
      "name": "GPIO_INVERT",
      "read_only": false,
      "bit_width": 8
    },
    "232": {
      "address": 232,
      "init_value": 0,
      "name": "DC_LDG_CTRL",
      "read_only": false,
      "bit_width": 8
    },
    "233": {
      "address": 233,
      "init_value": 0,
      "name": "DC_LDG_LO_CTRL",
      "read_only": false,
      "bit_width": 8
    },
    "234": {
      "address": 234,
      "init_value": 0,
      "name": "DC_LDG_TIME_CTRL",
      "read_only": false,
      "bit_width": 8
    },
    "235": {
      "address": 235,
      "init_value": 17,
      "name": "DC_LDG_SL_CTRL",
      "read_only": false,
      "bit_width": 8
    },
    "237": {
      "address": 237,
      "init_value": 16,
      "name": "AC_LDG_CTRL",
      "read_only": false,
      "bit_width": 8
    },
    "238": {
      "address": 238,
      "init_value": 8,
      "name": "TWEETER_DETECT_CTRL",
      "read_only": false,
      "bit_width": 8
    },
    "239": {
      "address": 239,
      "init_value": 0,
      "name": "TWEETER_DETECT_THRESH",
      "read_only": false,
      "bit_width": 8
    },
    "240": {
      "address": 240,
      "init_value": 200,
      "name": "AC_LDG_FREQ_CTRL",
      "read_only": false,
      "bit_width": 8
    },
    "241": {
      "address": 241,
      "init_value": 0,
      "name": "DC_LDG_REPORT",
      "read_only": true,
      "bit_width": 8
    },
    "242": {
      "address": 242,
      "init_value": 0,
      "name": "DC_LDG_RESULT",
      "read_only": true,
      "bit_width": 8
    },
    "243": {
      "address": 243,
      "init_value": 0,
      "name": "AC_LDG_REPORT_CH1_R",
      "read_only": true,
      "bit_width": 8
    },
    "244": {
      "address": 244,
      "init_value": 0,
      "name": "AC_LDG_REPORT_CH1_I",
      "read_only": true,
      "bit_width": 8
    },
    "245": {
      "address": 245,
      "init_value": 0,
      "name": "DC_LDG_DCR_MSB",
      "read_only": true,
      "bit_width": 8
    },
    "246": {
      "address": 246,
      "init_value": 0,
      "name": "DC_LDG_DCR_LSB",
      "read_only": true,
      "bit_width": 8
    },
    "247": {
      "address": 247,
      "init_value": 0,
      "name": "TWEETER_REPORT",
      "read_only": true,
      "bit_width": 8
    },
    "249": {
      "address": 249,
      "init_value": 0,
      "name": "CH1_RTLDG_IMP_MSB",
      "read_only": true,
      "bit_width": 8
    },
    "250": {
      "address": 250,
      "init_value": 0,
      "name": "CH1_RTLDG_IMP_LSB",
      "read_only": true,
      "bit_width": 8
    },
    "251": {
      "address": 251,
      "init_value": 0,
      "name": "CLK_FAULT_LATCHED",
      "read_only": true,
      "bit_width": 8
    },
    "252": {
      "address": 252,
      "init_value": 0,
      "name": "RTLDG_OL_SL_FAULT_LATCHED",
      "read_only": true,
      "bit_width": 8
    },
    "253": {
      "address": 253,
      "init_value": 0,
      "name": "RTLDG_S2G_S2P_FAULT_LATCHED",
      "read_only": true,
      "bit_width": 8
    },
    "254": {
      "address": 254,
      "init_value": 0,
      "name": "CBC_FAULT_WARN_LATCHED",
      "read_only": true,
      "bit_width": 8
    },
    "255": {
      "address": 255,
      "init_value": 0,
      "name": "OC_DC_FAULT_LATCHED",
      "read_only": true,
      "bit_width": 8
    },
    "257": {
      "address": 257,
      "init_value": 0,
      "name": "OTSD_RECOVERY_EN",
      "read_only": false,
      "bit_width": 8
    },
    "258": {
      "address": 258,
      "init_value": 162,
      "name": "REPORT_ROUTING_2",
      "read_only": false,
      "bit_width": 8
    },
    "259": {
      "address": 259,
      "init_value": 0,
      "name": "REPORT_ROUTING_3",
      "read_only": false,
      "bit_width": 8
    },
    "260": {
      "address": 260,
      "init_value": 6,
      "name": "REPORT_ROUTING_4",
      "read_only": false,
      "bit_width": 8
    },
    "261": {
      "address": 261,
      "init_value": 0,
      "name": "CLIP_DETECT_CTRL",
      "read_only": false,
      "bit_width": 8
    },
    "262": {
      "address": 262,
      "init_value": 0,
      "name": "REPORT_ROUTING_5",
      "read_only": false,
      "bit_width": 8
    },
    "263": {
      "address": 263,
      "init_value": 0,
      "name": "GPIO1_OUTPUT_SELECT",
      "read_only": false,
      "bit_width": 8
    },
    "264": {
      "address": 264,
      "init_value": 11,
      "name": "GPIO2_OUTPUT_SELECT",
      "read_only": false,
      "bit_width": 8
    },
    "265": {
      "address": 265,
      "init_value": 0,
      "name": "GPIO_INPUT_SLEEP_HIZ",
      "read_only": false,
      "bit_width": 8
    },
    "266": {
      "address": 266,
      "init_value": 0,
      "name": "GPIO_INPUT_PLAY_SLEEP",
      "read_only": false,
      "bit_width": 8
    },
    "267": {
      "address": 267,
      "init_value": 0,
      "name": "GPIO_INPUT_MUTE",
      "read_only": false,
      "bit_width": 8
    },
    "268": {
      "address": 268,
      "init_value": 0,
      "name": "GPIO_INPUT_SYNC",
      "read_only": false,
      "bit_width": 8
    },
    "269": {
      "address": 269,
      "init_value": 64,
      "name": "GPIO_CTRL",
      "read_only": false,
      "bit_width": 8
    },
    "270": {
      "address": 270,
      "init_value": 0,
      "name": "GPIO_INVERT",
      "read_only": false,
      "bit_width": 8
    },
    "273": {
      "address": 273,
      "init_value": 0,
      "name": "DC_LDG_CTRL",
      "read_only": false,
      "bit_width": 8
    },
    "274": {
      "address": 274,
      "init_value": 0,
      "name": "DC_LDG_LO_CTRL",
      "read_only": false,
      "bit_width": 8
    },
    "275": {
      "address": 275,
      "init_value": 0,
      "name": "DC_LDG_TIME_CTRL",
      "read_only": false,
      "bit_width": 8
    },
    "276": {
      "address": 276,
      "init_value": 17,
      "name": "DC_LDG_SL_CTRL",
      "read_only": false,
      "bit_width": 8
    },
    "278": {
      "address": 278,
      "init_value": 16,
      "name": "AC_LDG_CTRL",
      "read_only": false,
      "bit_width": 8
    },
    "279": {
      "address": 279,
      "init_value": 8,
      "name": "TWEETER_DETECT_CTRL",
      "read_only": false,
      "bit_width": 8
    },
    "280": {
      "address": 280,
      "init_value": 0,
      "name": "TWEETER_DETECT_THRESH",
      "read_only": false,
      "bit_width": 8
    },
    "281": {
      "address": 281,
      "init_value": 200,
      "name": "AC_LDG_FREQ_CTRL",
      "read_only": false,
      "bit_width": 8
    },
    "282": {
      "address": 282,
      "init_value": 0,
      "name": "DC_LDG_REPORT",
      "read_only": true,
      "bit_width": 8
    },
    "284": {
      "address": 284,
      "init_value": 0,
      "name": "DC_LDG_RESULT",
      "read_only": true,
      "bit_width": 8
    },
    "285": {
      "address": 285,
      "init_value": 0,
      "name": "AC_LDG_REPORT_CH1_R",
      "read_only": true,
      "bit_width": 8
    },
    "286": {
      "address": 286,
      "init_value": 0,
      "name": "AC_LDG_REPORT_CH1_I",
      "read_only": true,
      "bit_width": 8
    },
    "287": {
      "address": 287,
      "init_value": 0,
      "name": "DC_LDG_DCR_MSB",
      "read_only": true,
      "bit_width": 8
    },
    "288": {
      "address": 288,
      "init_value": 0,
      "name": "DC_LDG_DCR_LSB",
      "read_only": true,
      "bit_width": 8
    },
    "289": {
      "address": 289,
      "init_value": 0,
      "name": "TWEETER_REPORT",
      "read_only": true,
      "bit_width": 8
    },
    "290": {
      "address": 290,
      "init_value": 0,
      "name": "CH1_RTLDG_IMP_MSB",
      "read_only": true,
      "bit_width": 8
    },
    "291": {
      "address": 291,
      "init_value": 0,
      "name": "CH1_RTLDG_IMP_LSB",
      "read_only": true,
      "bit_width": 8
    },
    "292": {
      "address": 292,
      "init_value": 0,
      "name": "CLK_FAULT_LATCHED",
      "read_only": true,
      "bit_width": 8
    },
    "293": {
      "address": 293,
      "init_value": 0,
      "name": "RTLDG_OL_SL_FAULT_LATCHED",
      "read_only": true,
      "bit_width": 8
    },
    "294": {
      "address": 294,
      "init_value": 0,
      "name": "RTLDG_S2G_S2P_FAULT_LATCHED",
      "read_only": true,
      "bit_width": 8
    },
    "295": {
      "address": 295,
      "init_value": 0,
      "name": "CBC_FAULT_WARN_LATCHED",
      "read_only": true,
      "bit_width": 8
    },
    "296": {
      "address": 296,
      "init_value": 0,
      "name": "OC_DC_FAULT_LATCHED",
      "read_only": true,
      "bit_width": 8
    },
    "297": {
      "address": 297,
      "init_value": 0,
      "name": "OTSD_RECOVERY_EN",
      "read_only": false,
      "bit_width": 8
    },
    "298": {
      "address": 298,
      "init_value": 162,
      "name": "REPORT_ROUTING_2",
      "read_only": false,
      "bit_width": 8
    },
    "299": {
      "address": 299,
      "init_value": 0,
      "name": "REPORT_ROUTING_3",
      "read_only": false,
      "bit_width": 8
    },
    "300": {
      "address": 300,
      "init_value": 6,
      "name": "REPORT_ROUTING_4",
      "read_only": false,
      "bit_width": 8
    },
    "301": {
      "address": 301,
      "init_value": 0,
      "name": "CLIP_DETECT_CTRL",
      "read_only": false,
      "bit_width": 8
    },
    "302": {
      "address": 302,
      "init_value": 0,
      "name": "REPORT_ROUTING_5",
      "read_only": false,
      "bit_width": 8
    },
    "303": {
      "address": 303,
      "init_value": 0,
      "name": "GPIO1_OUTPUT_SELECT",
      "read_only": false,
      "bit_width": 8
    },
    "304": {
      "address": 304,
      "init_value": 11,
      "name": "GPIO2_OUTPUT_SELECT",
      "read_only": false,
      "bit_width": 8
    },
    "305": {
      "address": 305,
      "init_value": 0,
      "name": "GPIO_INPUT_SLEEP_HIZ",
      "read_only": false,
      "bit_width": 8
    },
    "306": {
      "address": 306,
      "init_value": 0,
      "name": "GPIO_INPUT_PLAY_SLEEP",
      "read_only": false,
      "bit_width": 8
    },
    "307": {
      "address": 307,
      "init_value": 0,
      "name": "GPIO_INPUT_MUTE",
      "read_only": false,
      "bit_width": 8
    },
    "308": {
      "address": 308,
      "init_value": 0,
      "name": "GPIO_INPUT_SYNC",
      "read_only": false,
      "bit_width": 8
    },
    "309": {
      "address": 309,
      "init_value": 64,
      "name": "GPIO_CTRL",
      "read_only": false,
      "bit_width": 8
    },
    "310": {
      "address": 310,
      "init_value": 0,
      "name": "GPIO_INVERT",
      "read_only": false,
      "bit_width": 8
    },
    "311": {
      "address": 245,
      "init_value": 0,
      "name": "DC_LDG_CTRL",
      "read_only": false,
      "bit_width": 8
    },
    "312": {
      "address": 246,
      "init_value": 0,
      "name": "DC_LDG_LO_CTRL",
      "read_only": false,
      "bit_width": 8
    },
    "313": {
      "address": 247,
      "init_value": 0,
      "name": "DC_LDG_TIME_CTRL",
      "read_only": false,
      "bit_width": 8
    },
    "314": {
      "address": 248,
      "init_value": 17,
      "name": "DC_LDG_SL_CTRL",
      "read_only": false,
      "bit_width": 8
    },
    "316": {
      "address": 316,
      "init_value": 16,
      "name": "AC_LDG_CTRL",
      "read_only": false,
      "bit_width": 8
    },
    "317": {
      "address": 317,
      "init_value": 8,
      "name": "TWEETER_DETECT_CTRL",
      "read_only": false,
      "bit_width":