$date
	Sun Oct 23 05:45:01 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1073166
b101 &
b101 %
1$
b101 !
1"
#1073167
0"
#1073170
b10000 &
b10000 %
#1073174
b1000 &
b1000 %
#1073178
b100 &
b100 %
#1073182
b10 &
b10 %
#1073186
b1 &
b1 %
1#
#1073190
b0 &
0#
b0 %
0$
#2026682
b10100 &
b10100 %
1$
b10100 !
1"
#2026683
0"
#2026686
b1010 &
b1010 %
#2026690
b101 &
b101 %
#2026694
b10000 &
b10000 %
#2026698
b1000 &
b1000 %
#2026702
b100 &
b100 %
#2026706
b10 &
b10 %
#2026710
b1 &
1#
b1 %
#2026714
b0 &
b0 %
0#
0$
#3029451
b111 !
1"
#3029454
b111 &
b111 %
1$
#3029455
0"
#3029458
b10110 &
b10110 %
#3029462
b1011 &
b1011 %
#3029466
b100010 &
b100010 %
#3029470
b10001 &
b10001 %
#3029474
b110100 &
b110100 %
#3029478
b11010 &
b11010 %
#3029482
b1101 &
b1101 %
#3029486
b101000 &
b101000 %
#3029490
b10100 &
b10100 %
#3029494
b1010 &
b1010 %
#3029498
b101 &
b101 %
#3029502
b10000 &
b10000 %
#3029506
b1000 &
b1000 %
#3029510
b100 &
b100 %
#3029514
b10 &
b10 %
#3029518
b1 &
1#
b1 %
#3029522
b0 &
b0 %
0#
0$
#4500012
