#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed Jan  8 16:57:51 2025
# Process ID         : 14030
# Current directory  : /home/lukas/fpga_vivado/projects
# Command line       : vivado
# Log file           : /home/lukas/fpga_vivado/projects/vivado.log
# Journal file       : /home/lukas/fpga_vivado/projects/vivado.jou
# Running On         : LukasDell
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.1 LTS
# Processor Detail   : AMD Ryzen 5 5625U with Radeon Graphics
# CPU Frequency      : 3471.964 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 24508 MB
# Swap memory        : 8589 MB
# Total Virtual      : 33098 MB
# Available Virtual  : 29551 MB
#-----------------------------------------------------------
start_gui
open_project /home/lukas/fpga_vivado/projects/trafficlights/trafficlights.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.0 available at /home/lukas/fpga_vivado/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/emb-plus-vpr-4616/1.0/board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /home/lukas/fpga_vivado/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /home/lukas/fpga_vivado/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /home/lukas/fpga_vivado/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at /home/lukas/fpga_vivado/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at /home/lukas/fpga_vivado/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /home/lukas/fpga_vivado/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at /home/lukas/fpga_vivado/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at /home/lukas/fpga_vivado/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at /home/lukas/fpga_vivado/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at /home/lukas/fpga_vivado/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at /home/lukas/fpga_vivado/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /home/lukas/fpga_vivado/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at /home/lukas/fpga_vivado/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.2 available at /home/lukas/fpga_vivado/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.2/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /home/lukas/fpga_vivado/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /home/lukas/fpga_vivado/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /home/lukas/fpga_vivado/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at /home/lukas/fpga_vivado/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /home/lukas/fpga_vivado/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at /home/lukas/fpga_vivado/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /home/lukas/fpga_vivado/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at /home/lukas/fpga_vivado/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at /home/lukas/fpga_vivado/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /home/lukas/fpga_vivado/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at /home/lukas/fpga_vivado/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at /home/lukas/fpga_vivado/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.2/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/lukas/fpga_vivado/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/lukas/fpga_vivado/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /home/lukas/fpga_vivado/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/lukas/fpga_vivado/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'ila_0' generated file not found '/home/lukas/fpga_vivado/projects/trafficlights/trafficlights.gen/sources_1/ip/ila_0/ila_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'ila_0' generated file not found '/home/lukas/fpga_vivado/projects/trafficlights/trafficlights.gen/sources_1/ip/ila_0/ila_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'ila_0' generated file not found '/home/lukas/fpga_vivado/projects/trafficlights/trafficlights.gen/sources_1/ip/ila_0/ila_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'ila_0' generated file not found '/home/lukas/fpga_vivado/projects/trafficlights/trafficlights.gen/sources_1/ip/ila_0/ila_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'ila_0' generated file not found '/home/lukas/fpga_vivado/projects/trafficlights/trafficlights.gen/sources_1/ip/ila_0/ila_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'ila_1' generated file not found '/home/lukas/fpga_vivado/projects/trafficlights/trafficlights.gen/sources_1/ip/ila_1/ila_1.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'ila_1' generated file not found '/home/lukas/fpga_vivado/projects/trafficlights/trafficlights.gen/sources_1/ip/ila_1/ila_1_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'ila_1' generated file not found '/home/lukas/fpga_vivado/projects/trafficlights/trafficlights.gen/sources_1/ip/ila_1/ila_1_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'ila_1' generated file not found '/home/lukas/fpga_vivado/projects/trafficlights/trafficlights.gen/sources_1/ip/ila_1/ila_1_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'ila_1' generated file not found '/home/lukas/fpga_vivado/projects/trafficlights/trafficlights.gen/sources_1/ip/ila_1/ila_1_sim_netlist.vhdl'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 8135.090 ; gain = 448.078 ; free physical = 13972 ; free virtual = 27015
update_compile_order -fileset sources_1
set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Jan  8 16:59:44 2025] Launched impl_1...
Run output will be captured here: /home/lukas/fpga_vivado/projects/trafficlights/trafficlights.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Jan  8 17:03:26 2025] Launched impl_1...
Run output will be captured here: /home/lukas/fpga_vivado/projects/trafficlights/trafficlights.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/lukas/fpga_vivado/projects/trafficlights/trafficlights.srcs/utils_1/imports/synth_1/trafficlight.dcp with file /home/lukas/fpga_vivado/projects/trafficlights/trafficlights.runs/synth_1/trafficlight.dcp
launch_runs synth_1 -jobs 12
[Wed Jan  8 17:04:57 2025] Launched synth_1...
Run output will be captured here: /home/lukas/fpga_vivado/projects/trafficlights/trafficlights.runs/synth_1/runme.log
export_ip_user_files -of_objects  [get_files /home/lukas/fpga_vivado/projects/trafficlights/trafficlights.srcs/sources_1/ip/ila_1/ila_1.xci] -no_script -reset -force -quiet
remove_files  -fileset ila_1 /home/lukas/fpga_vivado/projects/trafficlights/trafficlights.srcs/sources_1/ip/ila_1/ila_1.xci
INFO: [Project 1-386] Moving file '/home/lukas/fpga_vivado/projects/trafficlights/trafficlights.srcs/sources_1/ip/ila_1/ila_1.xci' from fileset 'ila_1' to fileset 'sources_1'.
export_ip_user_files -of_objects  [get_files /home/lukas/fpga_vivado/projects/trafficlights/trafficlights.srcs/sources_1/ip/ila_0/ila_0.xci] -no_script -reset -force -quiet
remove_files  -fileset ila_0 /home/lukas/fpga_vivado/projects/trafficlights/trafficlights.srcs/sources_1/ip/ila_0/ila_0.xci
INFO: [Project 1-386] Moving file '/home/lukas/fpga_vivado/projects/trafficlights/trafficlights.srcs/sources_1/ip/ila_0/ila_0.xci' from fileset 'ila_0' to fileset 'sources_1'.
launch_runs impl_1 -jobs 12
[Wed Jan  8 17:05:52 2025] Launched impl_1...
Run output will be captured here: /home/lukas/fpga_vivado/projects/trafficlights/trafficlights.runs/impl_1/runme.log
reset_run impl_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Attempt to kill process failed

launch_runs impl_1 -jobs 12
[Wed Jan  8 17:06:08 2025] Launched impl_1...
Run output will be captured here: /home/lukas/fpga_vivado/projects/trafficlights/trafficlights.runs/impl_1/runme.log
WARNING: [Common 17-9] Error reading message records.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/lukas/fpga_vivado/projects/trafficlights/trafficlights.srcs/utils_1/imports/synth_1/trafficlight.dcp with file /home/lukas/fpga_vivado/projects/trafficlights/trafficlights.runs/synth_1/trafficlight.dcp
launch_runs impl_1 -jobs 12
[Wed Jan  8 17:07:55 2025] Launched synth_1...
Run output will be captured here: /home/lukas/fpga_vivado/projects/trafficlights/trafficlights.runs/synth_1/runme.log
[Wed Jan  8 17:07:55 2025] Launched impl_1...
Run output will be captured here: /home/lukas/fpga_vivado/projects/trafficlights/trafficlights.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8461.984 ; gain = 0.000 ; free physical = 11337 ; free virtual = 24761
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 8518.859 ; gain = 0.000 ; free physical = 11244 ; free virtual = 24667
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9103.031 ; gain = 0.000 ; free physical = 12695 ; free virtual = 26115
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 9103.031 ; gain = 0.000 ; free physical = 12687 ; free virtual = 26107
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9103.031 ; gain = 0.000 ; free physical = 12687 ; free virtual = 26107
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9103.031 ; gain = 0.000 ; free physical = 12687 ; free virtual = 26107
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9103.031 ; gain = 0.000 ; free physical = 12687 ; free virtual = 26107
Read Physdb Files: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9103.031 ; gain = 0.000 ; free physical = 12687 ; free virtual = 26107
Restored from archive | CPU: 0.010000 secs | Memory: 0.054703 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9103.031 ; gain = 0.000 ; free physical = 12687 ; free virtual = 26107
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9103.031 ; gain = 0.000 ; free physical = 12687 ; free virtual = 26107
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 9412.379 ; gain = 1008.777 ; free physical = 12399 ; free virtual = 25819
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Jan  8 17:09:23 2025] Launched impl_1...
Run output will be captured here: /home/lukas/fpga_vivado/projects/trafficlights/trafficlights.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.2
  **** Build date : Oct 29 2024 at 10:16:47
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 30 2024-19:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183BD2AEDA
set_property PROGRAM.FILE {/home/lukas/fpga_vivado/projects/trafficlights/trafficlights.runs/impl_1/trafficlight.bit} [get_hw_devices xc7a35t_0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/lukas/fpga_vivado/projects/trafficlights/trafficlights.runs/impl_1/trafficlight.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/lukas/fpga_vivado/projects/trafficlights/trafficlights.runs/impl_1/trafficlight.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/lukas/fpga_vivado/projects/trafficlights/trafficlights.srcs/utils_1/imports/synth_1/trafficlight.dcp with file /home/lukas/fpga_vivado/projects/trafficlights/trafficlights.runs/synth_1/trafficlight.dcp
launch_runs impl_1 -jobs 12
[Wed Jan  8 17:15:10 2025] Launched synth_1...
Run output will be captured here: /home/lukas/fpga_vivado/projects/trafficlights/trafficlights.runs/synth_1/runme.log
[Wed Jan  8 17:15:10 2025] Launched impl_1...
Run output will be captured here: /home/lukas/fpga_vivado/projects/trafficlights/trafficlights.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/lukas/fpga_vivado/projects/trafficlights/trafficlights.srcs/utils_1/imports/synth_1/trafficlight.dcp with file /home/lukas/fpga_vivado/projects/trafficlights/trafficlights.runs/synth_1/trafficlight.dcp
launch_runs impl_1 -jobs 12
[Wed Jan  8 17:21:08 2025] Launched synth_1...
Run output will be captured here: /home/lukas/fpga_vivado/projects/trafficlights/trafficlights.runs/synth_1/runme.log
[Wed Jan  8 17:21:08 2025] Launched impl_1...
Run output will be captured here: /home/lukas/fpga_vivado/projects/trafficlights/trafficlights.runs/impl_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9506.902 ; gain = 0.000 ; free physical = 11287 ; free virtual = 25682
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9506.902 ; gain = 0.000 ; free physical = 11282 ; free virtual = 25677
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9506.902 ; gain = 0.000 ; free physical = 11278 ; free virtual = 25673
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9506.902 ; gain = 0.000 ; free physical = 11278 ; free virtual = 25673
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9506.902 ; gain = 0.000 ; free physical = 11278 ; free virtual = 25673
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9506.902 ; gain = 0.000 ; free physical = 11278 ; free virtual = 25673
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9506.902 ; gain = 0.000 ; free physical = 11278 ; free virtual = 25673
Read Physdb Files: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9506.902 ; gain = 0.000 ; free physical = 11278 ; free virtual = 25673
Restored from archive | CPU: 0.010000 secs | Memory: 0.052567 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9506.902 ; gain = 0.000 ; free physical = 11278 ; free virtual = 25673
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 9525.906 ; gain = 63.848 ; free physical = 11254 ; free virtual = 25655
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Jan  8 17:23:10 2025] Launched impl_1...
Run output will be captured here: /home/lukas/fpga_vivado/projects/trafficlights/trafficlights.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/lukas/fpga_vivado/projects/trafficlights/trafficlights.runs/impl_1/trafficlight.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183BD2AEDA
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jan  8 17:59:54 2025...
