#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Aug 21 12:19:53 2020
# Process ID: 7604
# Current directory: G:/studia/fpga/project_sdup_ocr/OCR_FPGA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5956 G:\studia\fpga\project_sdup_ocr\OCR_FPGA\OCR_FPGA.xpr
# Log file: G:/studia/fpga/project_sdup_ocr/OCR_FPGA/vivado.log
# Journal file: G:/studia/fpga/project_sdup_ocr/OCR_FPGA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.xpr
update_compile_order -fileset sources_1
open_bd_design {G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/bd/design_ocr/design_ocr.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
set_property location {1 250 184} [get_bd_cells microblaze_0]
delete_bd_objs [get_bd_cells microblaze_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_1
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_2
endgroup
open_bd_design {G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/bd/design_ocr/design_ocr.bd}
create_peripheral xilinx.com user neural_network 1.0 -dir G:/studia/fpga/project_sdup_ocr/OCR_FPGA/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:neural_network:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:neural_network:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:neural_network:1.0]
set_property  ip_repo_paths  G:/studia/fpga/project_sdup_ocr/OCR_FPGA/../ip_repo/neural_network_1.0 [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_neural_network_v1_0 -directory G:/studia/fpga/project_sdup_ocr/OCR_FPGA/../ip_repo g:/studia/fpga/project_sdup_ocr/ip_repo/neural_network_1.0/component.xml
update_compile_order -fileset sources_1
current_project OCR_FPGA
current_project edit_neural_network_v1_0
set_property file_type SystemVerilog [get_files  g:/studia/fpga/project_sdup_ocr/ip_repo/neural_network_1.0/hdl/neural_network_v1_0_S00_AXI.v]
launch_simulation
current_project OCR_FPGA
current_project edit_neural_network_v1_0
launch_simulation
current_project OCR_FPGA
current_project edit_neural_network_v1_0
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source neural_network_v1_0.tcl
run 20 us
run 20 us
run 20 us
run 20 us
run 20 us
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
open_bd_design {G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/bd/design_ocr/design_ocr.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:neural_network:1.0 neural_network_0
endgroup
set_property location {5 1154 -291} [get_bd_cells neural_network_0]
set_property name axi_gpio_expected [get_bd_cells axi_gpio_1]
set_property name axi_gpio_in [get_bd_cells axi_gpio_0]
set_property name axi_gpio_out [get_bd_cells axi_gpio_2]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property name axi_gpio_mode [get_bd_cells axi_gpio_0]
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:5.4 clk_wiz_0
endgroup
set_property CONFIG.C_GPIO_WIDTH 16 [get_bd_cells /axi_gpio_in]
set_property CONFIG.C_GPIO_WIDTH 1 [get_bd_cells /axi_gpio_mode]
set_property CONFIG.C_GPIO_WIDTH 72 [get_bd_cells /axi_gpio_out]
set_property CONFIG.C_GPIO_WIDTH 33 [get_bd_cells /axi_gpio_out]
set_property CONFIG.C_GPIO_WIDTH 18 [get_bd_cells /axi_gpio_out]
set_property name axi_gpio_out1 [get_bd_cells axi_gpio_out]
copy_bd_objs /  [get_bd_cells {axi_gpio_out1}]
copy_bd_objs /  [get_bd_cells {axi_gpio_out1}]
copy_bd_objs /  [get_bd_cells {axi_gpio_out1}]
set_property location {6 1206 176} [get_bd_cells axi_gpio_mode]
set_property location {6 1186 -33} [get_bd_cells axi_gpio_out3]
set_property location {6 1393 177} [get_bd_cells axi_gpio_out4]
set_property location {3 982 -225} [get_bd_cells clk_wiz_0]
set_property location {4 1375 -153} [get_bd_cells axi_gpio_out1]
set_property CONFIG.C_GPIO_WIDTH 4 [get_bd_cells /axi_gpio_expected]
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {80.000} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT0_DIVIDE_F {12.500} CONFIG.CLKOUT1_JITTER {137.143}] [get_bd_cells clk_wiz_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {8} CONFIG.C_GPIO2_WIDTH {8} CONFIG.C_IS_DUAL {1} CONFIG.C_ALL_INPUTS_2 {1} CONFIG.GPIO_BOARD_INTERFACE {leds_8bits} CONFIG.GPIO2_BOARD_INTERFACE {sws_8bits}] [get_bd_cells axi_gpio_0]
set_property location {5 1715 302} [get_bd_cells axi_gpio_0]
set_property name axi_gpio_leds [get_bd_cells axi_gpio_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "New AXI Interconnect" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_gpio_in/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "Custom" }  [get_bd_intf_pins axi_gpio_in/GPIO]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "New AXI Interconnect" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_gpio_expected/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "Custom" }  [get_bd_intf_pins axi_gpio_expected/GPIO]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "New AXI Interconnect" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_gpio_out1/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "Custom" }  [get_bd_intf_pins axi_gpio_out1/GPIO]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "New AXI Interconnect" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins neural_network_0/S00_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "New AXI Interconnect" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_gpio_mode/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "Custom" }  [get_bd_intf_pins axi_gpio_mode/GPIO]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {rst_polarity "ACTIVE_HIGH" }  [get_bd_pins clk_wiz_0/reset]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "sys_clock ( System clock ) " }  [get_bd_pins clk_wiz_0/clk_in1]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "New AXI Interconnect" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_gpio_out2/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "Custom" }  [get_bd_intf_pins axi_gpio_out2/GPIO]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "New AXI Interconnect" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_gpio_out3/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "Custom" }  [get_bd_intf_pins axi_gpio_out3/GPIO]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "New AXI Interconnect" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_gpio_out4/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "Custom" }  [get_bd_intf_pins axi_gpio_out4/GPIO]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "New AXI Interconnect" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_gpio_leds/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "leds_8bits ( LED ) " }  [get_bd_intf_pins axi_gpio_leds/GPIO]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "sws_8bits ( DIP switches ) " }  [get_bd_intf_pins axi_gpio_leds/GPIO2]
endgroup
startgroup
endgroup
save_bd_design
set_property name gpio_expected [get_bd_intf_ports gpio_rtl_0]
set_property name gpio_in [get_bd_intf_ports gpio_rtl]
set_property name gpio_out1 [get_bd_intf_ports gpio_rtl_1]
set_property name gpio_mode [get_bd_intf_ports gpio_rtl_2]
set_property name gpio_out2 [get_bd_intf_ports gpio_rtl_3]
set_property name gpio_out3 [get_bd_intf_ports gpio_rtl_4]
set_property name gpio_out4 [get_bd_intf_ports gpio_rtl_5]
save_bd_design
open_bd_design {G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/bd/design_ocr/design_ocr.bd}
make_wrapper -files [get_files G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/bd/design_ocr/design_ocr.bd] -top
add_files -norecurse G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/bd/design_ocr/hdl/design_ocr_wrapper.v
update_compile_order -fileset sources_1
open_bd_design {G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/bd/design_ocr/design_ocr.bd}
open_bd_design {G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/bd/design_ocr/design_ocr.bd}
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top design_ocr_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
generate_target all [get_files  G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/bd/design_ocr/design_ocr.bd]
catch { config_ip_cache -export [get_ips -all design_ocr_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all design_ocr_axi_gpio_0_0] }
catch { config_ip_cache -export [get_ips -all design_ocr_axi_gpio_1_0] }
catch { config_ip_cache -export [get_ips -all design_ocr_axi_gpio_2_0] }
catch { config_ip_cache -export [get_ips -all design_ocr_neural_network_0_0] }
catch { config_ip_cache -export [get_ips -all design_ocr_axi_gpio_0_1] }
catch { config_ip_cache -export [get_ips -all design_ocr_clk_wiz_0_0] }
catch { config_ip_cache -export [get_ips -all design_ocr_axi_gpio_out1_0] }
catch { config_ip_cache -export [get_ips -all design_ocr_axi_gpio_out1_1] }
catch { config_ip_cache -export [get_ips -all design_ocr_axi_gpio_out1_2] }
catch { config_ip_cache -export [get_ips -all design_ocr_axi_gpio_0_2] }
catch { config_ip_cache -export [get_ips -all design_ocr_rst_ps7_0_100M_0] }
catch { config_ip_cache -export [get_ips -all design_ocr_xbar_0] }
catch { config_ip_cache -export [get_ips -all design_ocr_auto_pc_0] }
export_ip_user_files -of_objects [get_files G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/bd/design_ocr/design_ocr.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/bd/design_ocr/design_ocr.bd]
launch_runs -jobs 4 {design_ocr_processing_system7_0_0_synth_1 design_ocr_axi_gpio_0_0_synth_1 design_ocr_axi_gpio_1_0_synth_1 design_ocr_axi_gpio_2_0_synth_1 design_ocr_neural_network_0_0_synth_1 design_ocr_axi_gpio_0_1_synth_1 design_ocr_clk_wiz_0_0_synth_1 design_ocr_axi_gpio_out1_0_synth_1 design_ocr_axi_gpio_out1_1_synth_1 design_ocr_axi_gpio_out1_2_synth_1 design_ocr_axi_gpio_0_2_synth_1 design_ocr_rst_ps7_0_100M_0_synth_1 design_ocr_xbar_0_synth_1 design_ocr_auto_pc_0_synth_1}
export_simulation -of_objects [get_files G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/bd/design_ocr/design_ocr.bd] -directory G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.ip_user_files/sim_scripts -ip_user_files_dir G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.ip_user_files -ipstatic_source_dir G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.cache/compile_simlib/modelsim} {questa=G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.cache/compile_simlib/questa} {riviera=G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.cache/compile_simlib/riviera} {activehdl=G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
file mkdir G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.sdk
write_hwdef -force  -file G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.sdk/design_ocr_wrapper.hdf
launch_sdk -workspace G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.sdk -hwspec G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.sdk/design_ocr_wrapper.hdf
reset_run synth_1
reset_run design_ocr_neural_network_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top network_rtl [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
reset_run design_ocr_neural_network_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run design_ocr_neural_network_0_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run design_ocr_neural_network_0_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
