library ieee; 
use ieee.std_logic_1164.all;
--use ieee.numeric_std.all;

entity LFSR_4 is
	port
	(
		-- Input ports
		Clk	: in  std_logic;
		Clr	: in	std_logic;

		-- Output ports
		b0,b1,b2,b3	: out std_logic
	);
end LFSR_4;

architecture shift of LFSR_4 is
	
	component FF_D is
	port
	(
		-- Input ports
		D		: in  std_logic;
		Clk	: in  std_logic;
		Clr	: in	std_logic;

		-- Output ports
		Q	: out std_logic
	);
	end component;

	signal XOR1: std_logic;
	signal int: std_logic_vector(3 downto 0);
	
begin

	XOR1<=int(0) XOR int(3);
	
	LFSR: for i in 3 downto 0 generate
		i32: if (i<3 and i>1) generate
			bit32: FF_D port map(D=>int(i-1), Clk=>Clk, Clr=>Clr,Q=>int(i));
		end generate i32;
		i1: if(i=1) generate
			bit1: FF_D port map(D=>XOR1,Clk=>Clk,Clr=>Clr,Q=>int(i));
		end generate i1;
		i0: if(i=0) generate
			bit0: FF_D port map(D=>int(3),Clk=>Clk,Clr=>Clr,Q=>int(i));
		end generate i0;
	end generate LFSR;
	
end shift;
	