# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:38:18 on Aug 20,2025
# vlog -reportprogress 300 source/divide.sv 
# ** Error (suppressible): source/divide.sv(16): (vlog-2388) 'div' already declared in this scope (divide).
# End time: 11:38:18 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "source/divide.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:42:36 on Aug 20,2025
# vlog -reportprogress 300 source/divide.sv 
# -- Compiling package divide_sv_unit
# -- Compiling module divide
# -- Compiling module datapath_dv
# -- Compiling module control_dv
# -- Compiling module divide_tb
# 
# Top level modules:
# 	divide_tb
# End time: 11:42:36 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:42:36 on Aug 20,2025
# vlog -reportprogress 300 source/add.sv 
# ** Error (suppressible): source/add.sv(20): (vlog-2388) 'carry' already declared in this scope (add).
# End time: 11:42:36 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 8
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "source/add.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:07 on Aug 20,2025
# vlog -reportprogress 300 source/divide.sv 
# -- Compiling package divide_sv_unit
# -- Compiling module divide
# -- Compiling module datapath_dv
# -- Compiling module control_dv
# -- Compiling module divide_tb
# 
# Top level modules:
# 	divide_tb
# End time: 11:43:07 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:07 on Aug 20,2025
# vlog -reportprogress 300 source/add.sv 
# -- Compiling package add_sv_unit
# -- Compiling module add
# -- Compiling module adder_32bit
# -- Compiling module full_add
# -- Compiling module half_add
# -- Compiling module zero_detect
# 
# Top level modules:
# 	add
# 	zero_detect
# End time: 11:43:07 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:07 on Aug 20,2025
# vlog -reportprogress 300 source/branch_prediction_buffer.sv 
# -- Compiling package branch_prediction_buffer_sv_unit
# -- Compiling module bpb
# -- Compiling module demux_10_to_1024
# 
# Top level modules:
# 	bpb
# End time: 11:43:07 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:08 on Aug 20,2025
# vlog -reportprogress 300 source/cdb_scheduler.sv 
# ** Error: (vlog-13069) source/cdb_scheduler.sv(35): near "else": syntax error, unexpected else.
# End time: 11:43:08 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 10
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "source/cdb_scheduler.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:41 on Aug 20,2025
# vlog -reportprogress 300 source/divide.sv 
# -- Compiling package divide_sv_unit
# -- Compiling module divide
# -- Compiling module datapath_dv
# -- Compiling module control_dv
# -- Compiling module divide_tb
# 
# Top level modules:
# 	divide_tb
# End time: 11:43:41 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:41 on Aug 20,2025
# vlog -reportprogress 300 source/add.sv 
# -- Compiling package add_sv_unit
# -- Compiling module add
# -- Compiling module adder_32bit
# -- Compiling module full_add
# -- Compiling module half_add
# -- Compiling module zero_detect
# 
# Top level modules:
# 	add
# 	zero_detect
# End time: 11:43:42 on Aug 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:42 on Aug 20,2025
# vlog -reportprogress 300 source/branch_prediction_buffer.sv 
# -- Compiling package branch_prediction_buffer_sv_unit
# -- Compiling module bpb
# -- Compiling module demux_10_to_1024
# 
# Top level modules:
# 	bpb
# End time: 11:43:42 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:42 on Aug 20,2025
# vlog -reportprogress 300 source/cdb_scheduler.sv 
# -- Compiling package cdb_scheduler_sv_unit
# -- Compiling module cdb_scheduler
# 
# Top level modules:
# 	cdb_scheduler
# End time: 11:43:42 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:42 on Aug 20,2025
# vlog -reportprogress 300 source/commit.sv 
# ** Error: (vlog-13069) source/commit.sv(75): near "else": syntax error, unexpected else.
# ** Error: (vlog-13069) source/commit.sv(88): near "end": syntax error, unexpected end.
# End time: 11:43:42 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 11
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "source/commit.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:03 on Aug 20,2025
# vlog -reportprogress 300 source/divide.sv 
# -- Compiling package divide_sv_unit
# -- Compiling module divide
# -- Compiling module datapath_dv
# -- Compiling module control_dv
# -- Compiling module divide_tb
# 
# Top level modules:
# 	divide_tb
# End time: 11:45:03 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:03 on Aug 20,2025
# vlog -reportprogress 300 source/add.sv 
# -- Compiling package add_sv_unit
# -- Compiling module add
# -- Compiling module adder_32bit
# -- Compiling module full_add
# -- Compiling module half_add
# -- Compiling module zero_detect
# 
# Top level modules:
# 	add
# 	zero_detect
# End time: 11:45:03 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:04 on Aug 20,2025
# vlog -reportprogress 300 source/branch_prediction_buffer.sv 
# -- Compiling package branch_prediction_buffer_sv_unit
# -- Compiling module bpb
# -- Compiling module demux_10_to_1024
# 
# Top level modules:
# 	bpb
# End time: 11:45:04 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:04 on Aug 20,2025
# vlog -reportprogress 300 source/cdb_scheduler.sv 
# -- Compiling package cdb_scheduler_sv_unit
# -- Compiling module cdb_scheduler
# 
# Top level modules:
# 	cdb_scheduler
# End time: 11:45:04 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:04 on Aug 20,2025
# vlog -reportprogress 300 source/commit.sv 
# -- Compiling package commit_sv_unit
# -- Compiling module commit
# 
# Top level modules:
# 	commit
# End time: 11:45:04 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:04 on Aug 20,2025
# vlog -reportprogress 300 source/D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 11:45:04 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:04 on Aug 20,2025
# vlog -reportprogress 300 source/datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 11:45:04 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:04 on Aug 20,2025
# vlog -reportprogress 300 source/fetch.sv 
# ** Error: source/fetch.sv(32): (vlog-2730) Undefined variable: 'pop'.
# ** Error: source/fetch.sv(32): (vlog-2730) Undefined variable: 'ras_new_pc'.
# ** Error (suppressible): source/fetch.sv(48): (vlog-2388) 'pop' already declared in this scope (fetch).
# ** Error (suppressible): source/fetch.sv(48): (vlog-2388) 'push' already declared in this scope (fetch).
# ** Error (suppressible): source/fetch.sv(49): (vlog-2388) 'ras_new_pc' already declared in this scope (fetch).
# ** Error: source/fetch.sv(52): (vlog-2730) Undefined variable: 'ins'.
# ** Error: source/fetch.sv(57): (vlog-2730) Undefined variable: 'jal'.
# ** Error: source/fetch.sv(66): (vlog-2730) Undefined variable: 'rs'.
# ** Error: (vlog-13069) source/fetch.sv(82): near "always_comb": syntax error, unexpected "SystemVerilog keyword 'always_comb'", expecting ';' or ','.
# ** Error: (vlog-13069) source/fetch.sv(84): near "=": syntax error, unexpected '=', expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# ** Error: (vlog-13069) source/fetch.sv(85): near "=": syntax error, unexpected '=', expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# ** Error: (vlog-13069) source/fetch.sv(86): near "=": syntax error, unexpected '=', expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# ** Error: (vlog-13069) source/fetch.sv(87): near "=": syntax error, unexpected '=', expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# ** Error: (vlog-13069) source/fetch.sv(88): near "=": syntax error, unexpected '=', expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# ** Error: (vlog-13069) source/fetch.sv(89): near "=": syntax error, unexpected '=', expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# End time: 11:45:04 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 15, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 14
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "source/fetch.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:48:27 on Aug 20,2025
# vlog -reportprogress 300 source/divide.sv 
# -- Compiling package divide_sv_unit
# -- Compiling module divide
# -- Compiling module datapath_dv
# -- Compiling module control_dv
# -- Compiling module divide_tb
# 
# Top level modules:
# 	divide_tb
# End time: 11:48:27 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:48:27 on Aug 20,2025
# vlog -reportprogress 300 source/add.sv 
# -- Compiling package add_sv_unit
# -- Compiling module add
# -- Compiling module adder_32bit
# -- Compiling module full_add
# -- Compiling module half_add
# -- Compiling module zero_detect
# 
# Top level modules:
# 	add
# 	zero_detect
# End time: 11:48:27 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:48:28 on Aug 20,2025
# vlog -reportprogress 300 source/branch_prediction_buffer.sv 
# -- Compiling package branch_prediction_buffer_sv_unit
# -- Compiling module bpb
# -- Compiling module demux_10_to_1024
# 
# Top level modules:
# 	bpb
# End time: 11:48:28 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:48:28 on Aug 20,2025
# vlog -reportprogress 300 source/cdb_scheduler.sv 
# -- Compiling package cdb_scheduler_sv_unit
# -- Compiling module cdb_scheduler
# 
# Top level modules:
# 	cdb_scheduler
# End time: 11:48:28 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:48:28 on Aug 20,2025
# vlog -reportprogress 300 source/commit.sv 
# -- Compiling package commit_sv_unit
# -- Compiling module commit
# 
# Top level modules:
# 	commit
# End time: 11:48:28 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:48:28 on Aug 20,2025
# vlog -reportprogress 300 source/D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 11:48:28 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:48:28 on Aug 20,2025
# vlog -reportprogress 300 source/datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 11:48:28 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:48:28 on Aug 20,2025
# vlog -reportprogress 300 source/fetch.sv 
# ** Error (suppressible): source/fetch.sv(30): (vlog-2388) 'push' already declared in this scope (fetch).
# ** Error: (vlog-13069) source/fetch.sv(81): near "always_comb": syntax error, unexpected "SystemVerilog keyword 'always_comb'", expecting ';' or ','.
# ** Error: (vlog-13069) source/fetch.sv(83): near "=": syntax error, unexpected '=', expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# ** Error: (vlog-13069) source/fetch.sv(84): near "=": syntax error, unexpected '=', expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# ** Error: (vlog-13069) source/fetch.sv(85): near "=": syntax error, unexpected '=', expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# ** Error: (vlog-13069) source/fetch.sv(86): near "=": syntax error, unexpected '=', expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# ** Error: (vlog-13069) source/fetch.sv(87): near "=": syntax error, unexpected '=', expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# ** Error: (vlog-13069) source/fetch.sv(88): near "=": syntax error, unexpected '=', expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# End time: 11:48:28 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 8, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 14
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "source/fetch.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:03 on Aug 20,2025
# vlog -reportprogress 300 source/divide.sv 
# -- Compiling package divide_sv_unit
# -- Compiling module divide
# -- Compiling module datapath_dv
# -- Compiling module control_dv
# -- Compiling module divide_tb
# 
# Top level modules:
# 	divide_tb
# End time: 11:49:03 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:03 on Aug 20,2025
# vlog -reportprogress 300 source/add.sv 
# -- Compiling package add_sv_unit
# -- Compiling module add
# -- Compiling module adder_32bit
# -- Compiling module full_add
# -- Compiling module half_add
# -- Compiling module zero_detect
# 
# Top level modules:
# 	add
# 	zero_detect
# End time: 11:49:03 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:03 on Aug 20,2025
# vlog -reportprogress 300 source/branch_prediction_buffer.sv 
# -- Compiling package branch_prediction_buffer_sv_unit
# -- Compiling module bpb
# -- Compiling module demux_10_to_1024
# 
# Top level modules:
# 	bpb
# End time: 11:49:04 on Aug 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:04 on Aug 20,2025
# vlog -reportprogress 300 source/cdb_scheduler.sv 
# -- Compiling package cdb_scheduler_sv_unit
# -- Compiling module cdb_scheduler
# 
# Top level modules:
# 	cdb_scheduler
# End time: 11:49:04 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:04 on Aug 20,2025
# vlog -reportprogress 300 source/commit.sv 
# -- Compiling package commit_sv_unit
# -- Compiling module commit
# 
# Top level modules:
# 	commit
# End time: 11:49:04 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:04 on Aug 20,2025
# vlog -reportprogress 300 source/D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 11:49:04 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:04 on Aug 20,2025
# vlog -reportprogress 300 source/datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 11:49:04 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:04 on Aug 20,2025
# vlog -reportprogress 300 source/fetch.sv 
# ** Error (suppressible): source/fetch.sv(30): (vlog-2388) 'push' already declared in this scope (fetch).
# End time: 11:49:04 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 14
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "source/fetch.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:25 on Aug 20,2025
# vlog -reportprogress 300 source/divide.sv 
# -- Compiling package divide_sv_unit
# -- Compiling module divide
# -- Compiling module datapath_dv
# -- Compiling module control_dv
# -- Compiling module divide_tb
# 
# Top level modules:
# 	divide_tb
# End time: 11:49:25 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:25 on Aug 20,2025
# vlog -reportprogress 300 source/add.sv 
# -- Compiling package add_sv_unit
# -- Compiling module add
# -- Compiling module adder_32bit
# -- Compiling module full_add
# -- Compiling module half_add
# -- Compiling module zero_detect
# 
# Top level modules:
# 	add
# 	zero_detect
# End time: 11:49:25 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:25 on Aug 20,2025
# vlog -reportprogress 300 source/branch_prediction_buffer.sv 
# -- Compiling package branch_prediction_buffer_sv_unit
# -- Compiling module bpb
# -- Compiling module demux_10_to_1024
# 
# Top level modules:
# 	bpb
# End time: 11:49:25 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:25 on Aug 20,2025
# vlog -reportprogress 300 source/cdb_scheduler.sv 
# -- Compiling package cdb_scheduler_sv_unit
# -- Compiling module cdb_scheduler
# 
# Top level modules:
# 	cdb_scheduler
# End time: 11:49:25 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:25 on Aug 20,2025
# vlog -reportprogress 300 source/commit.sv 
# -- Compiling package commit_sv_unit
# -- Compiling module commit
# 
# Top level modules:
# 	commit
# End time: 11:49:25 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:25 on Aug 20,2025
# vlog -reportprogress 300 source/D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 11:49:25 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:25 on Aug 20,2025
# vlog -reportprogress 300 source/datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 11:49:26 on Aug 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:26 on Aug 20,2025
# vlog -reportprogress 300 source/fetch.sv 
# -- Compiling package fetch_sv_unit
# -- Compiling module fetch
# 
# Top level modules:
# 	fetch
# End time: 11:49:26 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:26 on Aug 20,2025
# vlog -reportprogress 300 source/fu_scheduler.sv 
# ** Error: (vlog-13069) source/fu_scheduler.sv(106): near "else": syntax error, unexpected else.
# ** Error: source/fu_scheduler.sv(109): (vlog-13205) Syntax error found in the scope following 'ROB_entry'. Is there a missing '::'?
# End time: 11:49:26 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 15
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "source/fu_scheduler.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:25 on Aug 20,2025
# vlog -reportprogress 300 source/divide.sv 
# -- Compiling package divide_sv_unit
# -- Compiling module divide
# -- Compiling module datapath_dv
# -- Compiling module control_dv
# -- Compiling module divide_tb
# 
# Top level modules:
# 	divide_tb
# End time: 11:50:25 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:25 on Aug 20,2025
# vlog -reportprogress 300 source/add.sv 
# -- Compiling package add_sv_unit
# -- Compiling module add
# -- Compiling module adder_32bit
# -- Compiling module full_add
# -- Compiling module half_add
# -- Compiling module zero_detect
# 
# Top level modules:
# 	add
# 	zero_detect
# End time: 11:50:25 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:25 on Aug 20,2025
# vlog -reportprogress 300 source/branch_prediction_buffer.sv 
# -- Compiling package branch_prediction_buffer_sv_unit
# -- Compiling module bpb
# -- Compiling module demux_10_to_1024
# 
# Top level modules:
# 	bpb
# End time: 11:50:25 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:25 on Aug 20,2025
# vlog -reportprogress 300 source/cdb_scheduler.sv 
# -- Compiling package cdb_scheduler_sv_unit
# -- Compiling module cdb_scheduler
# 
# Top level modules:
# 	cdb_scheduler
# End time: 11:50:25 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:25 on Aug 20,2025
# vlog -reportprogress 300 source/commit.sv 
# -- Compiling package commit_sv_unit
# -- Compiling module commit
# 
# Top level modules:
# 	commit
# End time: 11:50:25 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:25 on Aug 20,2025
# vlog -reportprogress 300 source/D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 11:50:25 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:25 on Aug 20,2025
# vlog -reportprogress 300 source/datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 11:50:25 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:25 on Aug 20,2025
# vlog -reportprogress 300 source/fetch.sv 
# -- Compiling package fetch_sv_unit
# -- Compiling module fetch
# 
# Top level modules:
# 	fetch
# End time: 11:50:25 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:25 on Aug 20,2025
# vlog -reportprogress 300 source/fu_scheduler.sv 
# -- Compiling package fu_scheduler_sv_unit
# -- Compiling module fu_scheduler
# 
# Top level modules:
# 	fu_scheduler
# End time: 11:50:25 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:26 on Aug 20,2025
# vlog -reportprogress 300 source/gbhsr.sv 
# -- Compiling package gbhsr_sv_unit
# -- Compiling module gbhsr
# 
# Top level modules:
# 	gbhsr
# End time: 11:50:26 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:26 on Aug 20,2025
# vlog -reportprogress 300 source/instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 11:50:26 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:26 on Aug 20,2025
# vlog -reportprogress 300 source/lsq.sv 
# -- Compiling package lsq_sv_unit
# -- Compiling module lsq
# 
# Top level modules:
# 	lsq
# End time: 11:50:26 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:26 on Aug 20,2025
# vlog -reportprogress 300 source/lsq_scheduler.sv 
# -- Compiling package lsq_scheduler_sv_unit
# -- Compiling module lsq_scheduler
# 
# Top level modules:
# 	lsq_scheduler
# End time: 11:50:26 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:26 on Aug 20,2025
# vlog -reportprogress 300 source/memory.sv 
# ** Error: (vlog-13069) source/memory.sv(52): near ",": syntax error, unexpected ',', expecting '}'.
# ** Error: (vlog-13069) source/memory.sv(60): near ",": syntax error, unexpected ',', expecting '}'.
# End time: 11:50:26 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 20
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "source/memory.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:34 on Aug 20,2025
# vlog -reportprogress 300 source/divide.sv 
# -- Compiling package divide_sv_unit
# -- Compiling module divide
# -- Compiling module datapath_dv
# -- Compiling module control_dv
# -- Compiling module divide_tb
# 
# Top level modules:
# 	divide_tb
# End time: 11:52:34 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:34 on Aug 20,2025
# vlog -reportprogress 300 source/add.sv 
# -- Compiling package add_sv_unit
# -- Compiling module add
# -- Compiling module adder_32bit
# -- Compiling module full_add
# -- Compiling module half_add
# -- Compiling module zero_detect
# 
# Top level modules:
# 	add
# 	zero_detect
# End time: 11:52:34 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:34 on Aug 20,2025
# vlog -reportprogress 300 source/branch_prediction_buffer.sv 
# -- Compiling package branch_prediction_buffer_sv_unit
# -- Compiling module bpb
# -- Compiling module demux_10_to_1024
# 
# Top level modules:
# 	bpb
# End time: 11:52:34 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:34 on Aug 20,2025
# vlog -reportprogress 300 source/cdb_scheduler.sv 
# -- Compiling package cdb_scheduler_sv_unit
# -- Compiling module cdb_scheduler
# 
# Top level modules:
# 	cdb_scheduler
# End time: 11:52:34 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:34 on Aug 20,2025
# vlog -reportprogress 300 source/commit.sv 
# -- Compiling package commit_sv_unit
# -- Compiling module commit
# 
# Top level modules:
# 	commit
# End time: 11:52:35 on Aug 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:35 on Aug 20,2025
# vlog -reportprogress 300 source/D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 11:52:35 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:35 on Aug 20,2025
# vlog -reportprogress 300 source/datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 11:52:35 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:35 on Aug 20,2025
# vlog -reportprogress 300 source/fetch.sv 
# -- Compiling package fetch_sv_unit
# -- Compiling module fetch
# 
# Top level modules:
# 	fetch
# End time: 11:52:35 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:35 on Aug 20,2025
# vlog -reportprogress 300 source/fu_scheduler.sv 
# -- Compiling package fu_scheduler_sv_unit
# -- Compiling module fu_scheduler
# 
# Top level modules:
# 	fu_scheduler
# End time: 11:52:35 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:35 on Aug 20,2025
# vlog -reportprogress 300 source/gbhsr.sv 
# -- Compiling package gbhsr_sv_unit
# -- Compiling module gbhsr
# 
# Top level modules:
# 	gbhsr
# End time: 11:52:35 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:35 on Aug 20,2025
# vlog -reportprogress 300 source/instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 11:52:35 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:35 on Aug 20,2025
# vlog -reportprogress 300 source/lsq.sv 
# -- Compiling package lsq_sv_unit
# -- Compiling module lsq
# 
# Top level modules:
# 	lsq
# End time: 11:52:35 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:35 on Aug 20,2025
# vlog -reportprogress 300 source/lsq_scheduler.sv 
# -- Compiling package lsq_scheduler_sv_unit
# -- Compiling module lsq_scheduler
# 
# Top level modules:
# 	lsq_scheduler
# End time: 11:52:35 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:35 on Aug 20,2025
# vlog -reportprogress 300 source/memory.sv 
# -- Compiling package memory_sv_unit
# -- Compiling module memory
# 
# Top level modules:
# 	memory
# End time: 11:52:35 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:35 on Aug 20,2025
# vlog -reportprogress 300 source/multiply.sv 
# -- Compiling package multiply_sv_unit
# -- Compiling module multiply
# -- Compiling module datapath
# -- Compiling module control
# -- Compiling module multiply_tb
# 
# Top level modules:
# 	multiply_tb
# End time: 11:52:35 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:35 on Aug 20,2025
# vlog -reportprogress 300 source/new_pc.sv 
# -- Compiling package new_pc_sv_unit
# -- Compiling module new_pc
# 
# Top level modules:
# 	new_pc
# End time: 11:52:36 on Aug 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:36 on Aug 20,2025
# vlog -reportprogress 300 out_of_order.sv 
# ** Error (suppressible): out_of_order.sv(119): (vlog-2388) 'commit_jalr' already declared in this scope (out_of_order).
# ** Error: (vlog-13069) out_of_order.sv(190): near "fu_scheduler": syntax error, unexpected IDENTIFIER, expecting ';' or ','.
# End time: 11:52:36 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 23
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "out_of_order.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:53:41 on Aug 20,2025
# vlog -reportprogress 300 source/divide.sv 
# -- Compiling package divide_sv_unit
# -- Compiling module divide
# -- Compiling module datapath_dv
# -- Compiling module control_dv
# -- Compiling module divide_tb
# 
# Top level modules:
# 	divide_tb
# End time: 11:53:41 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:53:41 on Aug 20,2025
# vlog -reportprogress 300 source/add.sv 
# -- Compiling package add_sv_unit
# -- Compiling module add
# -- Compiling module adder_32bit
# -- Compiling module full_add
# -- Compiling module half_add
# -- Compiling module zero_detect
# 
# Top level modules:
# 	add
# 	zero_detect
# End time: 11:53:41 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:53:42 on Aug 20,2025
# vlog -reportprogress 300 source/branch_prediction_buffer.sv 
# -- Compiling package branch_prediction_buffer_sv_unit
# -- Compiling module bpb
# -- Compiling module demux_10_to_1024
# 
# Top level modules:
# 	bpb
# End time: 11:53:42 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:53:42 on Aug 20,2025
# vlog -reportprogress 300 source/cdb_scheduler.sv 
# -- Compiling package cdb_scheduler_sv_unit
# -- Compiling module cdb_scheduler
# 
# Top level modules:
# 	cdb_scheduler
# End time: 11:53:42 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:53:42 on Aug 20,2025
# vlog -reportprogress 300 source/commit.sv 
# -- Compiling package commit_sv_unit
# -- Compiling module commit
# 
# Top level modules:
# 	commit
# End time: 11:53:42 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:53:42 on Aug 20,2025
# vlog -reportprogress 300 source/D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 11:53:42 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:53:42 on Aug 20,2025
# vlog -reportprogress 300 source/datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 11:53:42 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:53:42 on Aug 20,2025
# vlog -reportprogress 300 source/fetch.sv 
# -- Compiling package fetch_sv_unit
# -- Compiling module fetch
# 
# Top level modules:
# 	fetch
# End time: 11:53:42 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:53:42 on Aug 20,2025
# vlog -reportprogress 300 source/fu_scheduler.sv 
# -- Compiling package fu_scheduler_sv_unit
# -- Compiling module fu_scheduler
# 
# Top level modules:
# 	fu_scheduler
# End time: 11:53:42 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:53:42 on Aug 20,2025
# vlog -reportprogress 300 source/gbhsr.sv 
# -- Compiling package gbhsr_sv_unit
# -- Compiling module gbhsr
# 
# Top level modules:
# 	gbhsr
# End time: 11:53:42 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:53:42 on Aug 20,2025
# vlog -reportprogress 300 source/instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 11:53:42 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:53:42 on Aug 20,2025
# vlog -reportprogress 300 source/lsq.sv 
# -- Compiling package lsq_sv_unit
# -- Compiling module lsq
# 
# Top level modules:
# 	lsq
# End time: 11:53:42 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:53:42 on Aug 20,2025
# vlog -reportprogress 300 source/lsq_scheduler.sv 
# -- Compiling package lsq_scheduler_sv_unit
# -- Compiling module lsq_scheduler
# 
# Top level modules:
# 	lsq_scheduler
# End time: 11:53:42 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:53:42 on Aug 20,2025
# vlog -reportprogress 300 source/memory.sv 
# -- Compiling package memory_sv_unit
# -- Compiling module memory
# 
# Top level modules:
# 	memory
# End time: 11:53:42 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:53:42 on Aug 20,2025
# vlog -reportprogress 300 source/multiply.sv 
# -- Compiling package multiply_sv_unit
# -- Compiling module multiply
# -- Compiling module datapath
# -- Compiling module control
# -- Compiling module multiply_tb
# 
# Top level modules:
# 	multiply_tb
# End time: 11:53:43 on Aug 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:53:43 on Aug 20,2025
# vlog -reportprogress 300 source/new_pc.sv 
# -- Compiling package new_pc_sv_unit
# -- Compiling module new_pc
# 
# Top level modules:
# 	new_pc
# End time: 11:53:43 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:53:43 on Aug 20,2025
# vlog -reportprogress 300 core.sv 
# ** Error (suppressible): core.sv(119): (vlog-2388) 'commit_jalr' already declared in this scope (core).
# End time: 11:53:43 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 23
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "core.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:54:29 on Aug 20,2025
# vlog -reportprogress 300 source/divide.sv 
# -- Compiling package divide_sv_unit
# -- Compiling module divide
# -- Compiling module datapath_dv
# -- Compiling module control_dv
# -- Compiling module divide_tb
# 
# Top level modules:
# 	divide_tb
# End time: 11:54:29 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:54:29 on Aug 20,2025
# vlog -reportprogress 300 source/add.sv 
# -- Compiling package add_sv_unit
# -- Compiling module add
# -- Compiling module adder_32bit
# -- Compiling module full_add
# -- Compiling module half_add
# -- Compiling module zero_detect
# 
# Top level modules:
# 	add
# 	zero_detect
# End time: 11:54:29 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:54:29 on Aug 20,2025
# vlog -reportprogress 300 source/branch_prediction_buffer.sv 
# -- Compiling package branch_prediction_buffer_sv_unit
# -- Compiling module bpb
# -- Compiling module demux_10_to_1024
# 
# Top level modules:
# 	bpb
# End time: 11:54:29 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:54:29 on Aug 20,2025
# vlog -reportprogress 300 source/cdb_scheduler.sv 
# -- Compiling package cdb_scheduler_sv_unit
# -- Compiling module cdb_scheduler
# 
# Top level modules:
# 	cdb_scheduler
# End time: 11:54:29 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:54:29 on Aug 20,2025
# vlog -reportprogress 300 source/commit.sv 
# -- Compiling package commit_sv_unit
# -- Compiling module commit
# 
# Top level modules:
# 	commit
# End time: 11:54:29 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:54:29 on Aug 20,2025
# vlog -reportprogress 300 source/D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 11:54:29 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:54:30 on Aug 20,2025
# vlog -reportprogress 300 source/datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 11:54:30 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:54:30 on Aug 20,2025
# vlog -reportprogress 300 source/fetch.sv 
# -- Compiling package fetch_sv_unit
# -- Compiling module fetch
# 
# Top level modules:
# 	fetch
# End time: 11:54:30 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:54:30 on Aug 20,2025
# vlog -reportprogress 300 source/fu_scheduler.sv 
# -- Compiling package fu_scheduler_sv_unit
# -- Compiling module fu_scheduler
# 
# Top level modules:
# 	fu_scheduler
# End time: 11:54:30 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:54:30 on Aug 20,2025
# vlog -reportprogress 300 source/gbhsr.sv 
# -- Compiling package gbhsr_sv_unit
# -- Compiling module gbhsr
# 
# Top level modules:
# 	gbhsr
# End time: 11:54:30 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:54:30 on Aug 20,2025
# vlog -reportprogress 300 source/instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 11:54:30 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:54:30 on Aug 20,2025
# vlog -reportprogress 300 source/lsq.sv 
# -- Compiling package lsq_sv_unit
# -- Compiling module lsq
# 
# Top level modules:
# 	lsq
# End time: 11:54:30 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:54:30 on Aug 20,2025
# vlog -reportprogress 300 source/lsq_scheduler.sv 
# -- Compiling package lsq_scheduler_sv_unit
# -- Compiling module lsq_scheduler
# 
# Top level modules:
# 	lsq_scheduler
# End time: 11:54:30 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:54:30 on Aug 20,2025
# vlog -reportprogress 300 source/memory.sv 
# -- Compiling package memory_sv_unit
# -- Compiling module memory
# 
# Top level modules:
# 	memory
# End time: 11:54:30 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:54:30 on Aug 20,2025
# vlog -reportprogress 300 source/multiply.sv 
# -- Compiling package multiply_sv_unit
# -- Compiling module multiply
# -- Compiling module datapath
# -- Compiling module control
# -- Compiling module multiply_tb
# 
# Top level modules:
# 	multiply_tb
# End time: 11:54:30 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:54:30 on Aug 20,2025
# vlog -reportprogress 300 source/new_pc.sv 
# -- Compiling package new_pc_sv_unit
# -- Compiling module new_pc
# 
# Top level modules:
# 	new_pc
# End time: 11:54:31 on Aug 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:54:31 on Aug 20,2025
# vlog -reportprogress 300 core.sv 
# -- Compiling package core_sv_unit
# -- Compiling module core
# ** Warning: core.sv(222): (vlog-2576) [BSOB] - Bit-select into 'ready_bus' is out of bounds.
# 
# Top level modules:
# 	core
# End time: 11:54:31 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:54:31 on Aug 20,2025
# vlog -reportprogress 300 source/pc.sv 
# -- Compiling package pc_sv_unit
# -- Compiling module pc
# 
# Top level modules:
# 	pc
# End time: 11:54:31 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:54:31 on Aug 20,2025
# vlog -reportprogress 300 source/pipeline_reg.sv 
# -- Compiling package pipeline_reg_sv_unit
# -- Compiling module pipeline_reg
# 
# Top level modules:
# 	pipeline_reg
# End time: 11:54:31 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:54:31 on Aug 20,2025
# vlog -reportprogress 300 source/regfile.sv 
# -- Compiling package regfile_sv_unit
# -- Compiling module regfile
# -- Compiling module register
# 
# Top level modules:
# 	regfile
# End time: 11:54:31 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:54:31 on Aug 20,2025
# vlog -reportprogress 300 source/regstat.sv 
# -- Compiling package regstat_sv_unit
# -- Compiling module regstat
# -- Compiling module reg_status_entry
# -- Compiling module five_to_thirtytwo_decoder
# 
# Top level modules:
# 	regstat
# End time: 11:54:31 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:54:31 on Aug 20,2025
# vlog -reportprogress 300 source/rob.sv 
# -- Compiling package rob_sv_unit
# -- Compiling module rob
# 
# Top level modules:
# 	rob
# End time: 11:54:31 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:54:31 on Aug 20,2025
# vlog -reportprogress 300 source/rs.sv 
# -- Compiling package rs_sv_unit
# -- Compiling module rs_module
# -- Compiling module rs
# ** Error (suppressible): (vlog-8386) source/rs.sv(56): An enum variable 'q_reg.ALU_op' of type 'ALU_op_t' may only be assigned the same enum typed variable or one of its values. Value '0' requires an explicit cast.
# ** Error (suppressible): (vlog-8386) source/rs.sv(57): An enum variable 'q_reg.branch_type' of type 'branch_type_t' may only be assigned the same enum typed variable or one of its values. Value '0' requires an explicit cast.
# End time: 11:54:31 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 29
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "source/rs.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:18 on Aug 20,2025
# vlog -reportprogress 300 source/divide.sv 
# -- Compiling package divide_sv_unit
# -- Compiling module divide
# -- Compiling module datapath_dv
# -- Compiling module control_dv
# -- Compiling module divide_tb
# 
# Top level modules:
# 	divide_tb
# End time: 11:58:18 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:19 on Aug 20,2025
# vlog -reportprogress 300 source/add.sv 
# -- Compiling package add_sv_unit
# -- Compiling module add
# -- Compiling module adder_32bit
# -- Compiling module full_add
# -- Compiling module half_add
# -- Compiling module zero_detect
# 
# Top level modules:
# 	add
# 	zero_detect
# End time: 11:58:19 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:19 on Aug 20,2025
# vlog -reportprogress 300 source/branch_prediction_buffer.sv 
# -- Compiling package branch_prediction_buffer_sv_unit
# -- Compiling module bpb
# -- Compiling module demux_10_to_1024
# 
# Top level modules:
# 	bpb
# End time: 11:58:19 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:19 on Aug 20,2025
# vlog -reportprogress 300 source/cdb_scheduler.sv 
# -- Compiling package cdb_scheduler_sv_unit
# -- Compiling module cdb_scheduler
# 
# Top level modules:
# 	cdb_scheduler
# End time: 11:58:19 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:19 on Aug 20,2025
# vlog -reportprogress 300 source/commit.sv 
# -- Compiling package commit_sv_unit
# -- Compiling module commit
# 
# Top level modules:
# 	commit
# End time: 11:58:19 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:19 on Aug 20,2025
# vlog -reportprogress 300 source/D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 11:58:19 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:19 on Aug 20,2025
# vlog -reportprogress 300 source/datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 11:58:20 on Aug 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:20 on Aug 20,2025
# vlog -reportprogress 300 source/fetch.sv 
# -- Compiling package fetch_sv_unit
# -- Compiling module fetch
# 
# Top level modules:
# 	fetch
# End time: 11:58:20 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:20 on Aug 20,2025
# vlog -reportprogress 300 source/fu_scheduler.sv 
# -- Compiling package fu_scheduler_sv_unit
# -- Compiling module fu_scheduler
# 
# Top level modules:
# 	fu_scheduler
# End time: 11:58:20 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:20 on Aug 20,2025
# vlog -reportprogress 300 source/gbhsr.sv 
# -- Compiling package gbhsr_sv_unit
# -- Compiling module gbhsr
# 
# Top level modules:
# 	gbhsr
# End time: 11:58:20 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:20 on Aug 20,2025
# vlog -reportprogress 300 source/instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 11:58:20 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:20 on Aug 20,2025
# vlog -reportprogress 300 source/lsq.sv 
# -- Compiling package lsq_sv_unit
# -- Compiling module lsq
# 
# Top level modules:
# 	lsq
# End time: 11:58:20 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:20 on Aug 20,2025
# vlog -reportprogress 300 source/lsq_scheduler.sv 
# -- Compiling package lsq_scheduler_sv_unit
# -- Compiling module lsq_scheduler
# 
# Top level modules:
# 	lsq_scheduler
# End time: 11:58:20 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:20 on Aug 20,2025
# vlog -reportprogress 300 source/memory.sv 
# -- Compiling package memory_sv_unit
# -- Compiling module memory
# 
# Top level modules:
# 	memory
# End time: 11:58:20 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:20 on Aug 20,2025
# vlog -reportprogress 300 source/multiply.sv 
# -- Compiling package multiply_sv_unit
# -- Compiling module multiply
# -- Compiling module datapath
# -- Compiling module control
# -- Compiling module multiply_tb
# 
# Top level modules:
# 	multiply_tb
# End time: 11:58:20 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:20 on Aug 20,2025
# vlog -reportprogress 300 source/new_pc.sv 
# -- Compiling package new_pc_sv_unit
# -- Compiling module new_pc
# 
# Top level modules:
# 	new_pc
# End time: 11:58:21 on Aug 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:21 on Aug 20,2025
# vlog -reportprogress 300 core.sv 
# -- Compiling package core_sv_unit
# -- Compiling module core
# ** Warning: core.sv(222): (vlog-2576) [BSOB] - Bit-select into 'ready_bus' is out of bounds.
# 
# Top level modules:
# 	core
# End time: 11:58:21 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:21 on Aug 20,2025
# vlog -reportprogress 300 source/pc.sv 
# -- Compiling package pc_sv_unit
# -- Compiling module pc
# 
# Top level modules:
# 	pc
# End time: 11:58:21 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:21 on Aug 20,2025
# vlog -reportprogress 300 source/pipeline_reg.sv 
# -- Compiling package pipeline_reg_sv_unit
# -- Compiling module pipeline_reg
# 
# Top level modules:
# 	pipeline_reg
# End time: 11:58:21 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:21 on Aug 20,2025
# vlog -reportprogress 300 source/regfile.sv 
# -- Compiling package regfile_sv_unit
# -- Compiling module regfile
# -- Compiling module register
# 
# Top level modules:
# 	regfile
# End time: 11:58:21 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:21 on Aug 20,2025
# vlog -reportprogress 300 source/regstat.sv 
# -- Compiling package regstat_sv_unit
# -- Compiling module regstat
# -- Compiling module reg_status_entry
# -- Compiling module five_to_thirtytwo_decoder
# 
# Top level modules:
# 	regstat
# End time: 11:58:21 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:21 on Aug 20,2025
# vlog -reportprogress 300 source/rob.sv 
# -- Compiling package rob_sv_unit
# -- Compiling module rob
# 
# Top level modules:
# 	rob
# End time: 11:58:21 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:21 on Aug 20,2025
# vlog -reportprogress 300 source/rs.sv 
# -- Compiling package rs_sv_unit
# -- Compiling module rs_module
# -- Compiling module rs
# 
# Top level modules:
# 	rs_module
# End time: 11:58:21 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:21 on Aug 20,2025
# vlog -reportprogress 300 source/rs_scheduler.sv 
# ** Error: (vlog-13069) source/rs_scheduler.sv(333): near "12": syntax error, unexpected INTEGER NUMBER, expecting ',' or '}'.
# ** Error: (vlog-13069) source/rs_scheduler.sv(338): near "12": syntax error, unexpected INTEGER NUMBER, expecting ',' or '}'.
# ** Error: (vlog-13069) source/rs_scheduler.sv(423): near "==": syntax error, unexpected ==.
# ** Error: (vlog-13069) source/rs_scheduler.sv(427): near "==": syntax error, unexpected ==.
# ** Error: (vlog-13069) source/rs_scheduler.sv(431): near "==": syntax error, unexpected ==.
# ** Error: (vlog-13069) source/rs_scheduler.sv(435): near "==": syntax error, unexpected ==.
# ** Error: (vlog-13069) source/rs_scheduler.sv(439): near "==": syntax error, unexpected ==.
# ** Error: (vlog-13069) source/rs_scheduler.sv(481): near "==": syntax error, unexpected ==.
# ** Error: source/rs_scheduler.sv(502): (vlog-2730) Undefined variable: 'jalrq_imm'.
# ** Error: source/rs_scheduler.sv(506): (vlog-2730) Undefined variable: 'Q_address'.
# ** Error: source/rs_scheduler.sv(510): (vlog-2730) Undefined variable: 'Q_address'.
# ** Error: source/rs_scheduler.sv(514): (vlog-2730) Undefined variable: 'Q_address'.
# End time: 11:58:21 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 12, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 30
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "source/rs_scheduler.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:14 on Aug 20,2025
# vlog -reportprogress 300 source/divide.sv 
# -- Compiling package divide_sv_unit
# -- Compiling module divide
# -- Compiling module datapath_dv
# -- Compiling module control_dv
# -- Compiling module divide_tb
# 
# Top level modules:
# 	divide_tb
# End time: 12:00:14 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:14 on Aug 20,2025
# vlog -reportprogress 300 source/add.sv 
# -- Compiling package add_sv_unit
# -- Compiling module add
# -- Compiling module adder_32bit
# -- Compiling module full_add
# -- Compiling module half_add
# -- Compiling module zero_detect
# 
# Top level modules:
# 	add
# 	zero_detect
# End time: 12:00:14 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:14 on Aug 20,2025
# vlog -reportprogress 300 source/branch_prediction_buffer.sv 
# -- Compiling package branch_prediction_buffer_sv_unit
# -- Compiling module bpb
# -- Compiling module demux_10_to_1024
# 
# Top level modules:
# 	bpb
# End time: 12:00:14 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:14 on Aug 20,2025
# vlog -reportprogress 300 source/cdb_scheduler.sv 
# -- Compiling package cdb_scheduler_sv_unit
# -- Compiling module cdb_scheduler
# 
# Top level modules:
# 	cdb_scheduler
# End time: 12:00:14 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:14 on Aug 20,2025
# vlog -reportprogress 300 source/commit.sv 
# -- Compiling package commit_sv_unit
# -- Compiling module commit
# 
# Top level modules:
# 	commit
# End time: 12:00:14 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:14 on Aug 20,2025
# vlog -reportprogress 300 source/D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 12:00:14 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:14 on Aug 20,2025
# vlog -reportprogress 300 source/datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 12:00:14 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:14 on Aug 20,2025
# vlog -reportprogress 300 source/fetch.sv 
# -- Compiling package fetch_sv_unit
# -- Compiling module fetch
# 
# Top level modules:
# 	fetch
# End time: 12:00:14 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:14 on Aug 20,2025
# vlog -reportprogress 300 source/fu_scheduler.sv 
# -- Compiling package fu_scheduler_sv_unit
# -- Compiling module fu_scheduler
# 
# Top level modules:
# 	fu_scheduler
# End time: 12:00:14 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:14 on Aug 20,2025
# vlog -reportprogress 300 source/gbhsr.sv 
# -- Compiling package gbhsr_sv_unit
# -- Compiling module gbhsr
# 
# Top level modules:
# 	gbhsr
# End time: 12:00:15 on Aug 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:15 on Aug 20,2025
# vlog -reportprogress 300 source/instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 12:00:15 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:15 on Aug 20,2025
# vlog -reportprogress 300 source/lsq.sv 
# -- Compiling package lsq_sv_unit
# -- Compiling module lsq
# 
# Top level modules:
# 	lsq
# End time: 12:00:15 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:15 on Aug 20,2025
# vlog -reportprogress 300 source/lsq_scheduler.sv 
# -- Compiling package lsq_scheduler_sv_unit
# -- Compiling module lsq_scheduler
# 
# Top level modules:
# 	lsq_scheduler
# End time: 12:00:15 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:15 on Aug 20,2025
# vlog -reportprogress 300 source/memory.sv 
# -- Compiling package memory_sv_unit
# -- Compiling module memory
# 
# Top level modules:
# 	memory
# End time: 12:00:15 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:15 on Aug 20,2025
# vlog -reportprogress 300 source/multiply.sv 
# -- Compiling package multiply_sv_unit
# -- Compiling module multiply
# -- Compiling module datapath
# -- Compiling module control
# -- Compiling module multiply_tb
# 
# Top level modules:
# 	multiply_tb
# End time: 12:00:15 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:15 on Aug 20,2025
# vlog -reportprogress 300 source/new_pc.sv 
# -- Compiling package new_pc_sv_unit
# -- Compiling module new_pc
# 
# Top level modules:
# 	new_pc
# End time: 12:00:15 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:15 on Aug 20,2025
# vlog -reportprogress 300 core.sv 
# -- Compiling package core_sv_unit
# -- Compiling module core
# ** Warning: core.sv(222): (vlog-2576) [BSOB] - Bit-select into 'ready_bus' is out of bounds.
# 
# Top level modules:
# 	core
# End time: 12:00:15 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:15 on Aug 20,2025
# vlog -reportprogress 300 source/pc.sv 
# -- Compiling package pc_sv_unit
# -- Compiling module pc
# 
# Top level modules:
# 	pc
# End time: 12:00:15 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:15 on Aug 20,2025
# vlog -reportprogress 300 source/pipeline_reg.sv 
# -- Compiling package pipeline_reg_sv_unit
# -- Compiling module pipeline_reg
# 
# Top level modules:
# 	pipeline_reg
# End time: 12:00:15 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:15 on Aug 20,2025
# vlog -reportprogress 300 source/regfile.sv 
# -- Compiling package regfile_sv_unit
# -- Compiling module regfile
# -- Compiling module register
# 
# Top level modules:
# 	regfile
# End time: 12:00:15 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:15 on Aug 20,2025
# vlog -reportprogress 300 source/regstat.sv 
# -- Compiling package regstat_sv_unit
# -- Compiling module regstat
# -- Compiling module reg_status_entry
# -- Compiling module five_to_thirtytwo_decoder
# 
# Top level modules:
# 	regstat
# End time: 12:00:15 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:16 on Aug 20,2025
# vlog -reportprogress 300 source/rob.sv 
# -- Compiling package rob_sv_unit
# -- Compiling module rob
# 
# Top level modules:
# 	rob
# End time: 12:00:16 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:16 on Aug 20,2025
# vlog -reportprogress 300 source/rs.sv 
# -- Compiling package rs_sv_unit
# -- Compiling module rs_module
# -- Compiling module rs
# 
# Top level modules:
# 	rs_module
# End time: 12:00:16 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:16 on Aug 20,2025
# vlog -reportprogress 300 source/rs_scheduler.sv 
# ** Error: (vlog-13069) source/rs_scheduler.sv(342): near "else": syntax error, unexpected else.
# ** Error: (vlog-13069) source/rs_scheduler.sv(481): near "==": syntax error, unexpected ==.
# End time: 12:00:16 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 30
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "source/rs_scheduler.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:57 on Aug 20,2025
# vlog -reportprogress 300 source/divide.sv 
# -- Compiling package divide_sv_unit
# -- Compiling module divide
# -- Compiling module datapath_dv
# -- Compiling module control_dv
# -- Compiling module divide_tb
# 
# Top level modules:
# 	divide_tb
# End time: 12:00:57 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:57 on Aug 20,2025
# vlog -reportprogress 300 source/add.sv 
# -- Compiling package add_sv_unit
# -- Compiling module add
# -- Compiling module adder_32bit
# -- Compiling module full_add
# -- Compiling module half_add
# -- Compiling module zero_detect
# 
# Top level modules:
# 	add
# 	zero_detect
# End time: 12:00:57 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:57 on Aug 20,2025
# vlog -reportprogress 300 source/branch_prediction_buffer.sv 
# -- Compiling package branch_prediction_buffer_sv_unit
# -- Compiling module bpb
# -- Compiling module demux_10_to_1024
# 
# Top level modules:
# 	bpb
# End time: 12:00:57 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:57 on Aug 20,2025
# vlog -reportprogress 300 source/cdb_scheduler.sv 
# -- Compiling package cdb_scheduler_sv_unit
# -- Compiling module cdb_scheduler
# 
# Top level modules:
# 	cdb_scheduler
# End time: 12:00:57 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:57 on Aug 20,2025
# vlog -reportprogress 300 source/commit.sv 
# -- Compiling package commit_sv_unit
# -- Compiling module commit
# 
# Top level modules:
# 	commit
# End time: 12:00:57 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:57 on Aug 20,2025
# vlog -reportprogress 300 source/D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 12:00:58 on Aug 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:58 on Aug 20,2025
# vlog -reportprogress 300 source/datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 12:00:58 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:58 on Aug 20,2025
# vlog -reportprogress 300 source/fetch.sv 
# -- Compiling package fetch_sv_unit
# -- Compiling module fetch
# 
# Top level modules:
# 	fetch
# End time: 12:00:58 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:58 on Aug 20,2025
# vlog -reportprogress 300 source/fu_scheduler.sv 
# -- Compiling package fu_scheduler_sv_unit
# -- Compiling module fu_scheduler
# 
# Top level modules:
# 	fu_scheduler
# End time: 12:00:58 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:58 on Aug 20,2025
# vlog -reportprogress 300 source/gbhsr.sv 
# -- Compiling package gbhsr_sv_unit
# -- Compiling module gbhsr
# 
# Top level modules:
# 	gbhsr
# End time: 12:00:58 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:58 on Aug 20,2025
# vlog -reportprogress 300 source/instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 12:00:58 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:58 on Aug 20,2025
# vlog -reportprogress 300 source/lsq.sv 
# -- Compiling package lsq_sv_unit
# -- Compiling module lsq
# 
# Top level modules:
# 	lsq
# End time: 12:00:58 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:58 on Aug 20,2025
# vlog -reportprogress 300 source/lsq_scheduler.sv 
# -- Compiling package lsq_scheduler_sv_unit
# -- Compiling module lsq_scheduler
# 
# Top level modules:
# 	lsq_scheduler
# End time: 12:00:58 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:58 on Aug 20,2025
# vlog -reportprogress 300 source/memory.sv 
# -- Compiling package memory_sv_unit
# -- Compiling module memory
# 
# Top level modules:
# 	memory
# End time: 12:00:58 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:58 on Aug 20,2025
# vlog -reportprogress 300 source/multiply.sv 
# -- Compiling package multiply_sv_unit
# -- Compiling module multiply
# -- Compiling module datapath
# -- Compiling module control
# -- Compiling module multiply_tb
# 
# Top level modules:
# 	multiply_tb
# End time: 12:00:58 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:58 on Aug 20,2025
# vlog -reportprogress 300 source/new_pc.sv 
# -- Compiling package new_pc_sv_unit
# -- Compiling module new_pc
# 
# Top level modules:
# 	new_pc
# End time: 12:00:58 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:58 on Aug 20,2025
# vlog -reportprogress 300 core.sv 
# -- Compiling package core_sv_unit
# -- Compiling module core
# ** Warning: core.sv(222): (vlog-2576) [BSOB] - Bit-select into 'ready_bus' is out of bounds.
# 
# Top level modules:
# 	core
# End time: 12:00:59 on Aug 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:59 on Aug 20,2025
# vlog -reportprogress 300 source/pc.sv 
# -- Compiling package pc_sv_unit
# -- Compiling module pc
# 
# Top level modules:
# 	pc
# End time: 12:00:59 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:59 on Aug 20,2025
# vlog -reportprogress 300 source/pipeline_reg.sv 
# -- Compiling package pipeline_reg_sv_unit
# -- Compiling module pipeline_reg
# 
# Top level modules:
# 	pipeline_reg
# End time: 12:00:59 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:59 on Aug 20,2025
# vlog -reportprogress 300 source/regfile.sv 
# -- Compiling package regfile_sv_unit
# -- Compiling module regfile
# -- Compiling module register
# 
# Top level modules:
# 	regfile
# End time: 12:00:59 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:59 on Aug 20,2025
# vlog -reportprogress 300 source/regstat.sv 
# -- Compiling package regstat_sv_unit
# -- Compiling module regstat
# -- Compiling module reg_status_entry
# -- Compiling module five_to_thirtytwo_decoder
# 
# Top level modules:
# 	regstat
# End time: 12:00:59 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:59 on Aug 20,2025
# vlog -reportprogress 300 source/rob.sv 
# -- Compiling package rob_sv_unit
# -- Compiling module rob
# 
# Top level modules:
# 	rob
# End time: 12:00:59 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:59 on Aug 20,2025
# vlog -reportprogress 300 source/rs.sv 
# -- Compiling package rs_sv_unit
# -- Compiling module rs_module
# -- Compiling module rs
# 
# Top level modules:
# 	rs_module
# End time: 12:00:59 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:59 on Aug 20,2025
# vlog -reportprogress 300 source/rs_scheduler.sv 
# -- Compiling package rs_scheduler_sv_unit
# -- Compiling module rs_scheduler
# ** Error (suppressible): (vlog-8386) source/rs_scheduler.sv(374): An enum variable 'rs_input.ALU_op' of type 'ALU_op_t' may only be assigned the same enum typed variable or one of its values. Variable alu_op requires an explicit cast.
# ** Error (suppressible): (vlog-8386) source/rs_scheduler.sv(375): An enum variable 'rs_input.branch_type' of type 'branch_type_t' may only be assigned the same enum typed variable or one of its values. Variable branch_type requires an explicit cast.
# End time: 12:00:59 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 30
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "source/rs_scheduler.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:01:52 on Aug 20,2025
# vlog -reportprogress 300 source/divide.sv 
# -- Compiling package divide_sv_unit
# -- Compiling module divide
# -- Compiling module datapath_dv
# -- Compiling module control_dv
# -- Compiling module divide_tb
# 
# Top level modules:
# 	divide_tb
# End time: 12:01:52 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:01:52 on Aug 20,2025
# vlog -reportprogress 300 source/add.sv 
# -- Compiling package add_sv_unit
# -- Compiling module add
# -- Compiling module adder_32bit
# -- Compiling module full_add
# -- Compiling module half_add
# -- Compiling module zero_detect
# 
# Top level modules:
# 	add
# 	zero_detect
# End time: 12:01:52 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:01:52 on Aug 20,2025
# vlog -reportprogress 300 source/branch_prediction_buffer.sv 
# -- Compiling package branch_prediction_buffer_sv_unit
# -- Compiling module bpb
# -- Compiling module demux_10_to_1024
# 
# Top level modules:
# 	bpb
# End time: 12:01:52 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:01:52 on Aug 20,2025
# vlog -reportprogress 300 source/cdb_scheduler.sv 
# -- Compiling package cdb_scheduler_sv_unit
# -- Compiling module cdb_scheduler
# 
# Top level modules:
# 	cdb_scheduler
# End time: 12:01:52 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:01:52 on Aug 20,2025
# vlog -reportprogress 300 source/commit.sv 
# -- Compiling package commit_sv_unit
# -- Compiling module commit
# 
# Top level modules:
# 	commit
# End time: 12:01:52 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:01:52 on Aug 20,2025
# vlog -reportprogress 300 source/D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 12:01:52 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:01:52 on Aug 20,2025
# vlog -reportprogress 300 source/datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 12:01:52 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:01:52 on Aug 20,2025
# vlog -reportprogress 300 source/fetch.sv 
# -- Compiling package fetch_sv_unit
# -- Compiling module fetch
# 
# Top level modules:
# 	fetch
# End time: 12:01:52 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:01:52 on Aug 20,2025
# vlog -reportprogress 300 source/fu_scheduler.sv 
# -- Compiling package fu_scheduler_sv_unit
# -- Compiling module fu_scheduler
# 
# Top level modules:
# 	fu_scheduler
# End time: 12:01:52 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:01:53 on Aug 20,2025
# vlog -reportprogress 300 source/gbhsr.sv 
# -- Compiling package gbhsr_sv_unit
# -- Compiling module gbhsr
# 
# Top level modules:
# 	gbhsr
# End time: 12:01:53 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:01:53 on Aug 20,2025
# vlog -reportprogress 300 source/instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 12:01:53 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:01:53 on Aug 20,2025
# vlog -reportprogress 300 source/lsq.sv 
# -- Compiling package lsq_sv_unit
# -- Compiling module lsq
# 
# Top level modules:
# 	lsq
# End time: 12:01:53 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:01:53 on Aug 20,2025
# vlog -reportprogress 300 source/lsq_scheduler.sv 
# -- Compiling package lsq_scheduler_sv_unit
# -- Compiling module lsq_scheduler
# 
# Top level modules:
# 	lsq_scheduler
# End time: 12:01:53 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:01:53 on Aug 20,2025
# vlog -reportprogress 300 source/memory.sv 
# -- Compiling package memory_sv_unit
# -- Compiling module memory
# 
# Top level modules:
# 	memory
# End time: 12:01:53 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:01:53 on Aug 20,2025
# vlog -reportprogress 300 source/multiply.sv 
# -- Compiling package multiply_sv_unit
# -- Compiling module multiply
# -- Compiling module datapath
# -- Compiling module control
# -- Compiling module multiply_tb
# 
# Top level modules:
# 	multiply_tb
# End time: 12:01:53 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:01:53 on Aug 20,2025
# vlog -reportprogress 300 source/new_pc.sv 
# -- Compiling package new_pc_sv_unit
# -- Compiling module new_pc
# 
# Top level modules:
# 	new_pc
# End time: 12:01:53 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:01:53 on Aug 20,2025
# vlog -reportprogress 300 core.sv 
# -- Compiling package core_sv_unit
# -- Compiling module core
# ** Warning: core.sv(222): (vlog-2576) [BSOB] - Bit-select into 'ready_bus' is out of bounds.
# 
# Top level modules:
# 	core
# End time: 12:01:53 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:01:53 on Aug 20,2025
# vlog -reportprogress 300 source/pc.sv 
# -- Compiling package pc_sv_unit
# -- Compiling module pc
# 
# Top level modules:
# 	pc
# End time: 12:01:53 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:01:53 on Aug 20,2025
# vlog -reportprogress 300 source/pipeline_reg.sv 
# -- Compiling package pipeline_reg_sv_unit
# -- Compiling module pipeline_reg
# 
# Top level modules:
# 	pipeline_reg
# End time: 12:01:53 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:01:53 on Aug 20,2025
# vlog -reportprogress 300 source/regfile.sv 
# -- Compiling package regfile_sv_unit
# -- Compiling module regfile
# -- Compiling module register
# 
# Top level modules:
# 	regfile
# End time: 12:01:53 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:01:53 on Aug 20,2025
# vlog -reportprogress 300 source/regstat.sv 
# -- Compiling package regstat_sv_unit
# -- Compiling module regstat
# -- Compiling module reg_status_entry
# -- Compiling module five_to_thirtytwo_decoder
# 
# Top level modules:
# 	regstat
# End time: 12:01:54 on Aug 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:01:54 on Aug 20,2025
# vlog -reportprogress 300 source/rob.sv 
# -- Compiling package rob_sv_unit
# -- Compiling module rob
# 
# Top level modules:
# 	rob
# End time: 12:01:54 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:01:54 on Aug 20,2025
# vlog -reportprogress 300 source/rs.sv 
# -- Compiling package rs_sv_unit
# -- Compiling module rs_module
# -- Compiling module rs
# 
# Top level modules:
# 	rs_module
# End time: 12:01:54 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:01:54 on Aug 20,2025
# vlog -reportprogress 300 source/rs_scheduler.sv 
# -- Compiling package rs_scheduler_sv_unit
# -- Compiling module rs_scheduler
# ** Error (suppressible): (vlog-8386) source/rs_scheduler.sv(226): An enum variable 'branch_type' of type 'branch_type_t' may only be assigned the same enum typed variable or one of its values. Value 'ins[14:12]' requires an explicit cast.
# End time: 12:01:54 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 30
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "source/rs_scheduler.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:28 on Aug 20,2025
# vlog -reportprogress 300 source/divide.sv 
# -- Compiling package divide_sv_unit
# -- Compiling module divide
# -- Compiling module datapath_dv
# -- Compiling module control_dv
# -- Compiling module divide_tb
# 
# Top level modules:
# 	divide_tb
# End time: 12:02:28 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:28 on Aug 20,2025
# vlog -reportprogress 300 source/add.sv 
# -- Compiling package add_sv_unit
# -- Compiling module add
# -- Compiling module adder_32bit
# -- Compiling module full_add
# -- Compiling module half_add
# -- Compiling module zero_detect
# 
# Top level modules:
# 	add
# 	zero_detect
# End time: 12:02:29 on Aug 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:29 on Aug 20,2025
# vlog -reportprogress 300 source/branch_prediction_buffer.sv 
# -- Compiling package branch_prediction_buffer_sv_unit
# -- Compiling module bpb
# -- Compiling module demux_10_to_1024
# 
# Top level modules:
# 	bpb
# End time: 12:02:29 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:29 on Aug 20,2025
# vlog -reportprogress 300 source/cdb_scheduler.sv 
# -- Compiling package cdb_scheduler_sv_unit
# -- Compiling module cdb_scheduler
# 
# Top level modules:
# 	cdb_scheduler
# End time: 12:02:29 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:29 on Aug 20,2025
# vlog -reportprogress 300 source/commit.sv 
# -- Compiling package commit_sv_unit
# -- Compiling module commit
# 
# Top level modules:
# 	commit
# End time: 12:02:29 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:29 on Aug 20,2025
# vlog -reportprogress 300 source/D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 12:02:29 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:29 on Aug 20,2025
# vlog -reportprogress 300 source/datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 12:02:29 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:29 on Aug 20,2025
# vlog -reportprogress 300 source/fetch.sv 
# -- Compiling package fetch_sv_unit
# -- Compiling module fetch
# 
# Top level modules:
# 	fetch
# End time: 12:02:29 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:29 on Aug 20,2025
# vlog -reportprogress 300 source/fu_scheduler.sv 
# -- Compiling package fu_scheduler_sv_unit
# -- Compiling module fu_scheduler
# 
# Top level modules:
# 	fu_scheduler
# End time: 12:02:29 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:29 on Aug 20,2025
# vlog -reportprogress 300 source/gbhsr.sv 
# -- Compiling package gbhsr_sv_unit
# -- Compiling module gbhsr
# 
# Top level modules:
# 	gbhsr
# End time: 12:02:29 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:29 on Aug 20,2025
# vlog -reportprogress 300 source/instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 12:02:29 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:29 on Aug 20,2025
# vlog -reportprogress 300 source/lsq.sv 
# -- Compiling package lsq_sv_unit
# -- Compiling module lsq
# 
# Top level modules:
# 	lsq
# End time: 12:02:29 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:30 on Aug 20,2025
# vlog -reportprogress 300 source/lsq_scheduler.sv 
# -- Compiling package lsq_scheduler_sv_unit
# -- Compiling module lsq_scheduler
# 
# Top level modules:
# 	lsq_scheduler
# End time: 12:02:30 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:30 on Aug 20,2025
# vlog -reportprogress 300 source/memory.sv 
# -- Compiling package memory_sv_unit
# -- Compiling module memory
# 
# Top level modules:
# 	memory
# End time: 12:02:30 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:30 on Aug 20,2025
# vlog -reportprogress 300 source/multiply.sv 
# -- Compiling package multiply_sv_unit
# -- Compiling module multiply
# -- Compiling module datapath
# -- Compiling module control
# -- Compiling module multiply_tb
# 
# Top level modules:
# 	multiply_tb
# End time: 12:02:30 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:30 on Aug 20,2025
# vlog -reportprogress 300 source/new_pc.sv 
# -- Compiling package new_pc_sv_unit
# -- Compiling module new_pc
# 
# Top level modules:
# 	new_pc
# End time: 12:02:30 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:30 on Aug 20,2025
# vlog -reportprogress 300 core.sv 
# -- Compiling package core_sv_unit
# -- Compiling module core
# ** Warning: core.sv(222): (vlog-2576) [BSOB] - Bit-select into 'ready_bus' is out of bounds.
# 
# Top level modules:
# 	core
# End time: 12:02:30 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:30 on Aug 20,2025
# vlog -reportprogress 300 source/pc.sv 
# -- Compiling package pc_sv_unit
# -- Compiling module pc
# 
# Top level modules:
# 	pc
# End time: 12:02:30 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:30 on Aug 20,2025
# vlog -reportprogress 300 source/pipeline_reg.sv 
# -- Compiling package pipeline_reg_sv_unit
# -- Compiling module pipeline_reg
# 
# Top level modules:
# 	pipeline_reg
# End time: 12:02:30 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:30 on Aug 20,2025
# vlog -reportprogress 300 source/regfile.sv 
# -- Compiling package regfile_sv_unit
# -- Compiling module regfile
# -- Compiling module register
# 
# Top level modules:
# 	regfile
# End time: 12:02:30 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:30 on Aug 20,2025
# vlog -reportprogress 300 source/regstat.sv 
# -- Compiling package regstat_sv_unit
# -- Compiling module regstat
# -- Compiling module reg_status_entry
# -- Compiling module five_to_thirtytwo_decoder
# 
# Top level modules:
# 	regstat
# End time: 12:02:30 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:30 on Aug 20,2025
# vlog -reportprogress 300 source/rob.sv 
# -- Compiling package rob_sv_unit
# -- Compiling module rob
# 
# Top level modules:
# 	rob
# End time: 12:02:30 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:30 on Aug 20,2025
# vlog -reportprogress 300 source/rs.sv 
# -- Compiling package rs_sv_unit
# -- Compiling module rs_module
# -- Compiling module rs
# 
# Top level modules:
# 	rs_module
# End time: 12:02:30 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:30 on Aug 20,2025
# vlog -reportprogress 300 source/rs_scheduler.sv 
# ** Error: (vlog-13005) source/rs_scheduler.sv(226.40): near ")": syntax error, unexpected type name found where an identifier was expected. The type 'branch_type_t' is defined at source\structs.svh(33).
# End time: 12:02:31 on Aug 20,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 30
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "source/rs_scheduler.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:45 on Aug 20,2025
# vlog -reportprogress 300 source/divide.sv 
# -- Compiling package divide_sv_unit
# -- Compiling module divide
# -- Compiling module datapath_dv
# -- Compiling module control_dv
# -- Compiling module divide_tb
# 
# Top level modules:
# 	divide_tb
# End time: 12:03:45 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:45 on Aug 20,2025
# vlog -reportprogress 300 source/add.sv 
# -- Compiling package add_sv_unit
# -- Compiling module add
# -- Compiling module adder_32bit
# -- Compiling module full_add
# -- Compiling module half_add
# -- Compiling module zero_detect
# 
# Top level modules:
# 	add
# 	zero_detect
# End time: 12:03:45 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:45 on Aug 20,2025
# vlog -reportprogress 300 source/branch_prediction_buffer.sv 
# -- Compiling package branch_prediction_buffer_sv_unit
# -- Compiling module bpb
# -- Compiling module demux_10_to_1024
# 
# Top level modules:
# 	bpb
# End time: 12:03:45 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:45 on Aug 20,2025
# vlog -reportprogress 300 source/cdb_scheduler.sv 
# -- Compiling package cdb_scheduler_sv_unit
# -- Compiling module cdb_scheduler
# 
# Top level modules:
# 	cdb_scheduler
# End time: 12:03:45 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:45 on Aug 20,2025
# vlog -reportprogress 300 source/commit.sv 
# -- Compiling package commit_sv_unit
# -- Compiling module commit
# 
# Top level modules:
# 	commit
# End time: 12:03:46 on Aug 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:46 on Aug 20,2025
# vlog -reportprogress 300 source/D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 12:03:46 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:46 on Aug 20,2025
# vlog -reportprogress 300 source/datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 12:03:46 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:46 on Aug 20,2025
# vlog -reportprogress 300 source/fetch.sv 
# -- Compiling package fetch_sv_unit
# -- Compiling module fetch
# 
# Top level modules:
# 	fetch
# End time: 12:03:46 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:46 on Aug 20,2025
# vlog -reportprogress 300 source/fu_scheduler.sv 
# -- Compiling package fu_scheduler_sv_unit
# -- Compiling module fu_scheduler
# 
# Top level modules:
# 	fu_scheduler
# End time: 12:03:46 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:46 on Aug 20,2025
# vlog -reportprogress 300 source/gbhsr.sv 
# -- Compiling package gbhsr_sv_unit
# -- Compiling module gbhsr
# 
# Top level modules:
# 	gbhsr
# End time: 12:03:46 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:46 on Aug 20,2025
# vlog -reportprogress 300 source/instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 12:03:46 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:46 on Aug 20,2025
# vlog -reportprogress 300 source/lsq.sv 
# -- Compiling package lsq_sv_unit
# -- Compiling module lsq
# 
# Top level modules:
# 	lsq
# End time: 12:03:46 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:46 on Aug 20,2025
# vlog -reportprogress 300 source/lsq_scheduler.sv 
# -- Compiling package lsq_scheduler_sv_unit
# -- Compiling module lsq_scheduler
# 
# Top level modules:
# 	lsq_scheduler
# End time: 12:03:46 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:46 on Aug 20,2025
# vlog -reportprogress 300 source/memory.sv 
# -- Compiling package memory_sv_unit
# -- Compiling module memory
# 
# Top level modules:
# 	memory
# End time: 12:03:46 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:46 on Aug 20,2025
# vlog -reportprogress 300 source/multiply.sv 
# -- Compiling package multiply_sv_unit
# -- Compiling module multiply
# -- Compiling module datapath
# -- Compiling module control
# -- Compiling module multiply_tb
# 
# Top level modules:
# 	multiply_tb
# End time: 12:03:47 on Aug 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:47 on Aug 20,2025
# vlog -reportprogress 300 source/new_pc.sv 
# -- Compiling package new_pc_sv_unit
# -- Compiling module new_pc
# 
# Top level modules:
# 	new_pc
# End time: 12:03:47 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:47 on Aug 20,2025
# vlog -reportprogress 300 core.sv 
# -- Compiling package core_sv_unit
# -- Compiling module core
# ** Warning: core.sv(222): (vlog-2576) [BSOB] - Bit-select into 'ready_bus' is out of bounds.
# 
# Top level modules:
# 	core
# End time: 12:03:47 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:47 on Aug 20,2025
# vlog -reportprogress 300 source/pc.sv 
# -- Compiling package pc_sv_unit
# -- Compiling module pc
# 
# Top level modules:
# 	pc
# End time: 12:03:47 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:47 on Aug 20,2025
# vlog -reportprogress 300 source/pipeline_reg.sv 
# -- Compiling package pipeline_reg_sv_unit
# -- Compiling module pipeline_reg
# 
# Top level modules:
# 	pipeline_reg
# End time: 12:03:47 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:47 on Aug 20,2025
# vlog -reportprogress 300 source/regfile.sv 
# -- Compiling package regfile_sv_unit
# -- Compiling module regfile
# -- Compiling module register
# 
# Top level modules:
# 	regfile
# End time: 12:03:47 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:47 on Aug 20,2025
# vlog -reportprogress 300 source/regstat.sv 
# -- Compiling package regstat_sv_unit
# -- Compiling module regstat
# -- Compiling module reg_status_entry
# -- Compiling module five_to_thirtytwo_decoder
# 
# Top level modules:
# 	regstat
# End time: 12:03:47 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:47 on Aug 20,2025
# vlog -reportprogress 300 source/rob.sv 
# -- Compiling package rob_sv_unit
# -- Compiling module rob
# 
# Top level modules:
# 	rob
# End time: 12:03:47 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:47 on Aug 20,2025
# vlog -reportprogress 300 source/rs.sv 
# -- Compiling package rs_sv_unit
# -- Compiling module rs_module
# -- Compiling module rs
# 
# Top level modules:
# 	rs_module
# End time: 12:03:47 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:47 on Aug 20,2025
# vlog -reportprogress 300 source/rs_scheduler.sv 
# -- Compiling package rs_scheduler_sv_unit
# -- Compiling module rs_scheduler
# 
# Top level modules:
# 	rs_scheduler
# End time: 12:03:47 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:47 on Aug 20,2025
# vlog -reportprogress 300 source/structs.svh 
# 
# Top level modules:
# 	--none--
# End time: 12:03:47 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:47 on Aug 20,2025
# vlog -reportprogress 300 source/tl_test.sv 
# -- Compiling module tl_test
# 
# Top level modules:
# 	tl_test
# End time: 12:03:47 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:48 on Aug 20,2025
# vlog -reportprogress 300 source/two_bit_predictor.sv 
# -- Compiling package two_bit_predictor_sv_unit
# -- Compiling module two_bit_predictor
# 
# Top level modules:
# 	two_bit_predictor
# End time: 12:03:48 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:48 on Aug 20,2025
# vlog -reportprogress 300 source/shift.sv 
# ** Error: source/shift.sv(28): (vlog-2730) Undefined variable: 'output_inter'.
# ** Error: (vlog-13069) source/shift.sv(75): near "end": syntax error, unexpected end, expecting ';'.
# ** Error: (vlog-13069) source/shift.sv(83): near "endmodule": syntax error, unexpected endmodule.
# ** Error: source/shift.sv(94): Illegal declaration after the statement near line '89'.  Declarations must precede statements.  Look for stray semicolons.
# ** Error: source/shift.sv(95): LHS in procedural continuous assignment may not be a net: shiftregs.
# ** Error: source/shift.sv(96): (vlog-2730) Undefined variable: 'valid_out'.
# ** Error: source/shift.sv(96): LHS in procedural continuous assignment may not be a net: valid_out.
# ** Error: source/shift.sv(97): (vlog-2730) Undefined variable: 'ready'.
# ** Error: source/shift.sv(97): LHS in procedural continuous assignment may not be a net: ready.
# ** Error: (vlog-13069) source/shift.sv(100): near "always_ff": syntax error, unexpected "SystemVerilog keyword 'always_ff'".
# ** Error: source/shift.sv(108): (vlog-2730) Undefined variable: 'ps'.
# ** Error: source/shift.sv(109): (vlog-2730) Undefined variable: 's_idle'.
# ** Error: source/shift.sv(109): (vlog-2730) Undefined variable: 'ns'.
# ** Error: source/shift.sv(109): (vlog-2730) Undefined variable: 'valid_in'.
# ** Error: source/shift.sv(109): (vlog-2730) Undefined variable: 's_add'.
# ** Error: source/shift.sv(110): (vlog-2730) Undefined variable: 's_shift'.
# ** Error: source/shift.sv(110): (vlog-2730) Undefined variable: 's_done'.
# ** Error: source/shift.sv(111): (vlog-2730) Undefined variable: 'yumi_in'.
# End time: 12:03:48 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 18, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 34
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "source/shift.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:08:16 on Aug 20,2025
# vlog -reportprogress 300 source/divide.sv 
# -- Compiling package divide_sv_unit
# -- Compiling module divide
# -- Compiling module datapath_dv
# -- Compiling module control_dv
# -- Compiling module divide_tb
# 
# Top level modules:
# 	divide_tb
# End time: 12:08:16 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:08:16 on Aug 20,2025
# vlog -reportprogress 300 source/add.sv 
# -- Compiling package add_sv_unit
# -- Compiling module add
# -- Compiling module adder_32bit
# -- Compiling module full_add
# -- Compiling module half_add
# -- Compiling module zero_detect
# 
# Top level modules:
# 	add
# 	zero_detect
# End time: 12:08:16 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:08:17 on Aug 20,2025
# vlog -reportprogress 300 source/branch_prediction_buffer.sv 
# -- Compiling package branch_prediction_buffer_sv_unit
# -- Compiling module bpb
# -- Compiling module demux_10_to_1024
# 
# Top level modules:
# 	bpb
# End time: 12:08:17 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:08:17 on Aug 20,2025
# vlog -reportprogress 300 source/cdb_scheduler.sv 
# -- Compiling package cdb_scheduler_sv_unit
# -- Compiling module cdb_scheduler
# 
# Top level modules:
# 	cdb_scheduler
# End time: 12:08:17 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:08:17 on Aug 20,2025
# vlog -reportprogress 300 source/commit.sv 
# -- Compiling package commit_sv_unit
# -- Compiling module commit
# 
# Top level modules:
# 	commit
# End time: 12:08:17 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:08:17 on Aug 20,2025
# vlog -reportprogress 300 source/D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 12:08:17 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:08:17 on Aug 20,2025
# vlog -reportprogress 300 source/datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 12:08:17 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:08:17 on Aug 20,2025
# vlog -reportprogress 300 source/fetch.sv 
# -- Compiling package fetch_sv_unit
# -- Compiling module fetch
# 
# Top level modules:
# 	fetch
# End time: 12:08:17 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:08:17 on Aug 20,2025
# vlog -reportprogress 300 source/fu_scheduler.sv 
# -- Compiling package fu_scheduler_sv_unit
# -- Compiling module fu_scheduler
# 
# Top level modules:
# 	fu_scheduler
# End time: 12:08:17 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:08:17 on Aug 20,2025
# vlog -reportprogress 300 source/gbhsr.sv 
# -- Compiling package gbhsr_sv_unit
# -- Compiling module gbhsr
# 
# Top level modules:
# 	gbhsr
# End time: 12:08:17 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:08:17 on Aug 20,2025
# vlog -reportprogress 300 source/instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 12:08:17 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:08:17 on Aug 20,2025
# vlog -reportprogress 300 source/lsq.sv 
# -- Compiling package lsq_sv_unit
# -- Compiling module lsq
# 
# Top level modules:
# 	lsq
# End time: 12:08:17 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:08:17 on Aug 20,2025
# vlog -reportprogress 300 source/lsq_scheduler.sv 
# -- Compiling package lsq_scheduler_sv_unit
# -- Compiling module lsq_scheduler
# 
# Top level modules:
# 	lsq_scheduler
# End time: 12:08:17 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:08:17 on Aug 20,2025
# vlog -reportprogress 300 source/memory.sv 
# -- Compiling package memory_sv_unit
# -- Compiling module memory
# 
# Top level modules:
# 	memory
# End time: 12:08:18 on Aug 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:08:18 on Aug 20,2025
# vlog -reportprogress 300 source/multiply.sv 
# -- Compiling package multiply_sv_unit
# -- Compiling module multiply
# -- Compiling module datapath
# -- Compiling module control
# -- Compiling module multiply_tb
# 
# Top level modules:
# 	multiply_tb
# End time: 12:08:18 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:08:18 on Aug 20,2025
# vlog -reportprogress 300 source/new_pc.sv 
# -- Compiling package new_pc_sv_unit
# -- Compiling module new_pc
# 
# Top level modules:
# 	new_pc
# End time: 12:08:18 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:08:18 on Aug 20,2025
# vlog -reportprogress 300 core.sv 
# -- Compiling package core_sv_unit
# -- Compiling module core
# ** Warning: core.sv(222): (vlog-2576) [BSOB] - Bit-select into 'ready_bus' is out of bounds.
# 
# Top level modules:
# 	core
# End time: 12:08:18 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:08:18 on Aug 20,2025
# vlog -reportprogress 300 source/pc.sv 
# -- Compiling package pc_sv_unit
# -- Compiling module pc
# 
# Top level modules:
# 	pc
# End time: 12:08:18 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:08:18 on Aug 20,2025
# vlog -reportprogress 300 source/pipeline_reg.sv 
# -- Compiling package pipeline_reg_sv_unit
# -- Compiling module pipeline_reg
# 
# Top level modules:
# 	pipeline_reg
# End time: 12:08:18 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:08:18 on Aug 20,2025
# vlog -reportprogress 300 source/regfile.sv 
# -- Compiling package regfile_sv_unit
# -- Compiling module regfile
# -- Compiling module register
# 
# Top level modules:
# 	regfile
# End time: 12:08:18 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:08:18 on Aug 20,2025
# vlog -reportprogress 300 source/regstat.sv 
# -- Compiling package regstat_sv_unit
# -- Compiling module regstat
# -- Compiling module reg_status_entry
# -- Compiling module five_to_thirtytwo_decoder
# 
# Top level modules:
# 	regstat
# End time: 12:08:18 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:08:18 on Aug 20,2025
# vlog -reportprogress 300 source/rob.sv 
# -- Compiling package rob_sv_unit
# -- Compiling module rob
# 
# Top level modules:
# 	rob
# End time: 12:08:18 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:08:18 on Aug 20,2025
# vlog -reportprogress 300 source/rs.sv 
# -- Compiling package rs_sv_unit
# -- Compiling module rs_module
# -- Compiling module rs
# 
# Top level modules:
# 	rs_module
# End time: 12:08:18 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:08:18 on Aug 20,2025
# vlog -reportprogress 300 source/rs_scheduler.sv 
# -- Compiling package rs_scheduler_sv_unit
# -- Compiling module rs_scheduler
# 
# Top level modules:
# 	rs_scheduler
# End time: 12:08:19 on Aug 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:08:19 on Aug 20,2025
# vlog -reportprogress 300 source/structs.svh 
# 
# Top level modules:
# 	--none--
# End time: 12:08:19 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:08:19 on Aug 20,2025
# vlog -reportprogress 300 source/tl_test.sv 
# -- Compiling module tl_test
# 
# Top level modules:
# 	tl_test
# End time: 12:08:19 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:08:19 on Aug 20,2025
# vlog -reportprogress 300 source/two_bit_predictor.sv 
# -- Compiling package two_bit_predictor_sv_unit
# -- Compiling module two_bit_predictor
# 
# Top level modules:
# 	two_bit_predictor
# End time: 12:08:19 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:08:19 on Aug 20,2025
# vlog -reportprogress 300 source/shift.sv 
# -- Compiling package shift_sv_unit
# -- Compiling module shift
# -- Compiling module datapath
# -- Compiling module control
# 
# Top level modules:
# 	shift
# End time: 12:08:19 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:08:19 on Aug 20,2025
# vlog -reportprogress 300 source/ras.sv 
# -- Compiling module ras
# ** Error: (vlog-13069) source/ras.sv(20): near "always_comb": syntax error, unexpected "SystemVerilog keyword 'always_comb'", expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER or '='.
# ** Error: source/ras.sv(41): (vlog-13205) Syntax error found in the scope following 'sp'. Is there a missing '::'?
# End time: 12:08:19 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 35
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "source/ras.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:10:24 on Aug 20,2025
# vlog -reportprogress 300 source/divide.sv 
# -- Compiling package divide_sv_unit
# -- Compiling module divide
# -- Compiling module datapath_dv
# -- Compiling module control_dv
# -- Compiling module divide_tb
# 
# Top level modules:
# 	divide_tb
# End time: 12:10:24 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:10:24 on Aug 20,2025
# vlog -reportprogress 300 source/add.sv 
# -- Compiling package add_sv_unit
# -- Compiling module add
# -- Compiling module adder_32bit
# -- Compiling module full_add
# -- Compiling module half_add
# -- Compiling module zero_detect
# 
# Top level modules:
# 	add
# 	zero_detect
# End time: 12:10:24 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:10:24 on Aug 20,2025
# vlog -reportprogress 300 source/branch_prediction_buffer.sv 
# -- Compiling package branch_prediction_buffer_sv_unit
# -- Compiling module bpb
# -- Compiling module demux_10_to_1024
# 
# Top level modules:
# 	bpb
# End time: 12:10:24 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:10:24 on Aug 20,2025
# vlog -reportprogress 300 source/cdb_scheduler.sv 
# -- Compiling package cdb_scheduler_sv_unit
# -- Compiling module cdb_scheduler
# 
# Top level modules:
# 	cdb_scheduler
# End time: 12:10:24 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:10:24 on Aug 20,2025
# vlog -reportprogress 300 source/commit.sv 
# -- Compiling package commit_sv_unit
# -- Compiling module commit
# 
# Top level modules:
# 	commit
# End time: 12:10:24 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:10:24 on Aug 20,2025
# vlog -reportprogress 300 source/D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 12:10:24 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:10:24 on Aug 20,2025
# vlog -reportprogress 300 source/datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 12:10:25 on Aug 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:10:25 on Aug 20,2025
# vlog -reportprogress 300 source/fetch.sv 
# -- Compiling package fetch_sv_unit
# -- Compiling module fetch
# 
# Top level modules:
# 	fetch
# End time: 12:10:25 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:10:25 on Aug 20,2025
# vlog -reportprogress 300 source/fu_scheduler.sv 
# -- Compiling package fu_scheduler_sv_unit
# -- Compiling module fu_scheduler
# 
# Top level modules:
# 	fu_scheduler
# End time: 12:10:25 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:10:25 on Aug 20,2025
# vlog -reportprogress 300 source/gbhsr.sv 
# -- Compiling package gbhsr_sv_unit
# -- Compiling module gbhsr
# 
# Top level modules:
# 	gbhsr
# End time: 12:10:25 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:10:25 on Aug 20,2025
# vlog -reportprogress 300 source/instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 12:10:25 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:10:25 on Aug 20,2025
# vlog -reportprogress 300 source/lsq.sv 
# -- Compiling package lsq_sv_unit
# -- Compiling module lsq
# 
# Top level modules:
# 	lsq
# End time: 12:10:25 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:10:25 on Aug 20,2025
# vlog -reportprogress 300 source/lsq_scheduler.sv 
# -- Compiling package lsq_scheduler_sv_unit
# -- Compiling module lsq_scheduler
# 
# Top level modules:
# 	lsq_scheduler
# End time: 12:10:25 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:10:25 on Aug 20,2025
# vlog -reportprogress 300 source/memory.sv 
# -- Compiling package memory_sv_unit
# -- Compiling module memory
# 
# Top level modules:
# 	memory
# End time: 12:10:25 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:10:25 on Aug 20,2025
# vlog -reportprogress 300 source/multiply.sv 
# -- Compiling package multiply_sv_unit
# -- Compiling module multiply
# -- Compiling module datapath
# -- Compiling module control
# -- Compiling module multiply_tb
# 
# Top level modules:
# 	multiply_tb
# End time: 12:10:25 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:10:25 on Aug 20,2025
# vlog -reportprogress 300 source/new_pc.sv 
# -- Compiling package new_pc_sv_unit
# -- Compiling module new_pc
# 
# Top level modules:
# 	new_pc
# End time: 12:10:25 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:10:25 on Aug 20,2025
# vlog -reportprogress 300 core.sv 
# -- Compiling package core_sv_unit
# -- Compiling module core
# ** Warning: core.sv(222): (vlog-2576) [BSOB] - Bit-select into 'ready_bus' is out of bounds.
# 
# Top level modules:
# 	core
# End time: 12:10:25 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:10:25 on Aug 20,2025
# vlog -reportprogress 300 source/pc.sv 
# -- Compiling package pc_sv_unit
# -- Compiling module pc
# 
# Top level modules:
# 	pc
# End time: 12:10:25 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:10:25 on Aug 20,2025
# vlog -reportprogress 300 source/pipeline_reg.sv 
# -- Compiling package pipeline_reg_sv_unit
# -- Compiling module pipeline_reg
# 
# Top level modules:
# 	pipeline_reg
# End time: 12:10:26 on Aug 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:10:26 on Aug 20,2025
# vlog -reportprogress 300 source/regfile.sv 
# -- Compiling package regfile_sv_unit
# -- Compiling module regfile
# -- Compiling module register
# 
# Top level modules:
# 	regfile
# End time: 12:10:26 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:10:26 on Aug 20,2025
# vlog -reportprogress 300 source/regstat.sv 
# -- Compiling package regstat_sv_unit
# -- Compiling module regstat
# -- Compiling module reg_status_entry
# -- Compiling module five_to_thirtytwo_decoder
# 
# Top level modules:
# 	regstat
# End time: 12:10:26 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:10:26 on Aug 20,2025
# vlog -reportprogress 300 source/rob.sv 
# -- Compiling package rob_sv_unit
# -- Compiling module rob
# 
# Top level modules:
# 	rob
# End time: 12:10:26 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:10:26 on Aug 20,2025
# vlog -reportprogress 300 source/rs.sv 
# -- Compiling package rs_sv_unit
# -- Compiling module rs_module
# -- Compiling module rs
# 
# Top level modules:
# 	rs_module
# End time: 12:10:26 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:10:26 on Aug 20,2025
# vlog -reportprogress 300 source/rs_scheduler.sv 
# -- Compiling package rs_scheduler_sv_unit
# -- Compiling module rs_scheduler
# 
# Top level modules:
# 	rs_scheduler
# End time: 12:10:26 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:10:26 on Aug 20,2025
# vlog -reportprogress 300 source/structs.svh 
# 
# Top level modules:
# 	--none--
# End time: 12:10:26 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:10:26 on Aug 20,2025
# vlog -reportprogress 300 source/tl_test.sv 
# -- Compiling module tl_test
# 
# Top level modules:
# 	tl_test
# End time: 12:10:26 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:10:26 on Aug 20,2025
# vlog -reportprogress 300 source/two_bit_predictor.sv 
# -- Compiling package two_bit_predictor_sv_unit
# -- Compiling module two_bit_predictor
# 
# Top level modules:
# 	two_bit_predictor
# End time: 12:10:26 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:10:26 on Aug 20,2025
# vlog -reportprogress 300 source/shift.sv 
# -- Compiling package shift_sv_unit
# -- Compiling module shift
# -- Compiling module datapath
# -- Compiling module control
# 
# Top level modules:
# 	shift
# End time: 12:10:26 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:10:26 on Aug 20,2025
# vlog -reportprogress 300 source/ras.sv 
# -- Compiling module ras
# ** Error: source/ras.sv(19): (vlog-2730) Undefined variable: 'full'.
# ** Error: source/ras.sv(37): (vlog-2730) Undefined variable: 'full'.
# End time: 12:10:26 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 35
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "source/ras.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:10:59 on Aug 20,2025
# vlog -reportprogress 300 source/divide.sv 
# -- Compiling package divide_sv_unit
# -- Compiling module divide
# -- Compiling module datapath_dv
# -- Compiling module control_dv
# -- Compiling module divide_tb
# 
# Top level modules:
# 	divide_tb
# End time: 12:10:59 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:10:59 on Aug 20,2025
# vlog -reportprogress 300 source/add.sv 
# -- Compiling package add_sv_unit
# -- Compiling module add
# -- Compiling module adder_32bit
# -- Compiling module full_add
# -- Compiling module half_add
# -- Compiling module zero_detect
# 
# Top level modules:
# 	add
# 	zero_detect
# End time: 12:10:59 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:10:59 on Aug 20,2025
# vlog -reportprogress 300 source/branch_prediction_buffer.sv 
# -- Compiling package branch_prediction_buffer_sv_unit
# -- Compiling module bpb
# -- Compiling module demux_10_to_1024
# 
# Top level modules:
# 	bpb
# End time: 12:10:59 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:10:59 on Aug 20,2025
# vlog -reportprogress 300 source/cdb_scheduler.sv 
# -- Compiling package cdb_scheduler_sv_unit
# -- Compiling module cdb_scheduler
# 
# Top level modules:
# 	cdb_scheduler
# End time: 12:10:59 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:10:59 on Aug 20,2025
# vlog -reportprogress 300 source/commit.sv 
# -- Compiling package commit_sv_unit
# -- Compiling module commit
# 
# Top level modules:
# 	commit
# End time: 12:10:59 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:10:59 on Aug 20,2025
# vlog -reportprogress 300 source/D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 12:10:59 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:10:59 on Aug 20,2025
# vlog -reportprogress 300 source/datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 12:10:59 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:10:59 on Aug 20,2025
# vlog -reportprogress 300 source/fetch.sv 
# -- Compiling package fetch_sv_unit
# -- Compiling module fetch
# 
# Top level modules:
# 	fetch
# End time: 12:10:59 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:10:59 on Aug 20,2025
# vlog -reportprogress 300 source/fu_scheduler.sv 
# -- Compiling package fu_scheduler_sv_unit
# -- Compiling module fu_scheduler
# 
# Top level modules:
# 	fu_scheduler
# End time: 12:10:59 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:10:59 on Aug 20,2025
# vlog -reportprogress 300 source/gbhsr.sv 
# -- Compiling package gbhsr_sv_unit
# -- Compiling module gbhsr
# 
# Top level modules:
# 	gbhsr
# End time: 12:11:00 on Aug 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:00 on Aug 20,2025
# vlog -reportprogress 300 source/instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 12:11:00 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:00 on Aug 20,2025
# vlog -reportprogress 300 source/lsq.sv 
# -- Compiling package lsq_sv_unit
# -- Compiling module lsq
# 
# Top level modules:
# 	lsq
# End time: 12:11:00 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:00 on Aug 20,2025
# vlog -reportprogress 300 source/lsq_scheduler.sv 
# -- Compiling package lsq_scheduler_sv_unit
# -- Compiling module lsq_scheduler
# 
# Top level modules:
# 	lsq_scheduler
# End time: 12:11:00 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:00 on Aug 20,2025
# vlog -reportprogress 300 source/memory.sv 
# -- Compiling package memory_sv_unit
# -- Compiling module memory
# 
# Top level modules:
# 	memory
# End time: 12:11:00 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:00 on Aug 20,2025
# vlog -reportprogress 300 source/multiply.sv 
# -- Compiling package multiply_sv_unit
# -- Compiling module multiply
# -- Compiling module datapath
# -- Compiling module control
# -- Compiling module multiply_tb
# 
# Top level modules:
# 	multiply_tb
# End time: 12:11:00 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:00 on Aug 20,2025
# vlog -reportprogress 300 source/new_pc.sv 
# -- Compiling package new_pc_sv_unit
# -- Compiling module new_pc
# 
# Top level modules:
# 	new_pc
# End time: 12:11:00 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:00 on Aug 20,2025
# vlog -reportprogress 300 core.sv 
# -- Compiling package core_sv_unit
# -- Compiling module core
# ** Warning: core.sv(222): (vlog-2576) [BSOB] - Bit-select into 'ready_bus' is out of bounds.
# 
# Top level modules:
# 	core
# End time: 12:11:00 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:00 on Aug 20,2025
# vlog -reportprogress 300 source/pc.sv 
# -- Compiling package pc_sv_unit
# -- Compiling module pc
# 
# Top level modules:
# 	pc
# End time: 12:11:00 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:00 on Aug 20,2025
# vlog -reportprogress 300 source/pipeline_reg.sv 
# -- Compiling package pipeline_reg_sv_unit
# -- Compiling module pipeline_reg
# 
# Top level modules:
# 	pipeline_reg
# End time: 12:11:00 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:00 on Aug 20,2025
# vlog -reportprogress 300 source/regfile.sv 
# -- Compiling package regfile_sv_unit
# -- Compiling module regfile
# -- Compiling module register
# 
# Top level modules:
# 	regfile
# End time: 12:11:00 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:00 on Aug 20,2025
# vlog -reportprogress 300 source/regstat.sv 
# -- Compiling package regstat_sv_unit
# -- Compiling module regstat
# -- Compiling module reg_status_entry
# -- Compiling module five_to_thirtytwo_decoder
# 
# Top level modules:
# 	regstat
# End time: 12:11:01 on Aug 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:01 on Aug 20,2025
# vlog -reportprogress 300 source/rob.sv 
# -- Compiling package rob_sv_unit
# -- Compiling module rob
# 
# Top level modules:
# 	rob
# End time: 12:11:01 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:01 on Aug 20,2025
# vlog -reportprogress 300 source/rs.sv 
# -- Compiling package rs_sv_unit
# -- Compiling module rs_module
# -- Compiling module rs
# 
# Top level modules:
# 	rs_module
# End time: 12:11:01 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:01 on Aug 20,2025
# vlog -reportprogress 300 source/rs_scheduler.sv 
# -- Compiling package rs_scheduler_sv_unit
# -- Compiling module rs_scheduler
# 
# Top level modules:
# 	rs_scheduler
# End time: 12:11:01 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:01 on Aug 20,2025
# vlog -reportprogress 300 source/structs.svh 
# 
# Top level modules:
# 	--none--
# End time: 12:11:01 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:01 on Aug 20,2025
# vlog -reportprogress 300 source/tl_test.sv 
# -- Compiling module tl_test
# 
# Top level modules:
# 	tl_test
# End time: 12:11:01 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:01 on Aug 20,2025
# vlog -reportprogress 300 source/two_bit_predictor.sv 
# -- Compiling package two_bit_predictor_sv_unit
# -- Compiling module two_bit_predictor
# 
# Top level modules:
# 	two_bit_predictor
# End time: 12:11:01 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:01 on Aug 20,2025
# vlog -reportprogress 300 source/shift.sv 
# -- Compiling package shift_sv_unit
# -- Compiling module shift
# -- Compiling module datapath
# -- Compiling module control
# 
# Top level modules:
# 	shift
# End time: 12:11:01 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:01 on Aug 20,2025
# vlog -reportprogress 300 source/ras.sv 
# -- Compiling module ras
# 
# Top level modules:
# 	ras
# End time: 12:11:01 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:01 on Aug 20,2025
# vlog -reportprogress 300 source/jalrq.sv 
# ** Error: (vlog-13069) source/jalrq.sv(23): near "==": syntax error, unexpected ==.
# ** Error: source/jalrq.sv(34): (vlog-2730) Undefined variable: 'ljalrq_data'.
# End time: 12:11:01 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 36
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "source/jalrq.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:32 on Aug 20,2025
# vlog -reportprogress 300 source/divide.sv 
# -- Compiling package divide_sv_unit
# -- Compiling module divide
# -- Compiling module datapath_dv
# -- Compiling module control_dv
# -- Compiling module divide_tb
# 
# Top level modules:
# 	divide_tb
# End time: 12:11:32 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:32 on Aug 20,2025
# vlog -reportprogress 300 source/add.sv 
# -- Compiling package add_sv_unit
# -- Compiling module add
# -- Compiling module adder_32bit
# -- Compiling module full_add
# -- Compiling module half_add
# -- Compiling module zero_detect
# 
# Top level modules:
# 	add
# 	zero_detect
# End time: 12:11:32 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:32 on Aug 20,2025
# vlog -reportprogress 300 source/branch_prediction_buffer.sv 
# -- Compiling package branch_prediction_buffer_sv_unit
# -- Compiling module bpb
# -- Compiling module demux_10_to_1024
# 
# Top level modules:
# 	bpb
# End time: 12:11:33 on Aug 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:33 on Aug 20,2025
# vlog -reportprogress 300 source/cdb_scheduler.sv 
# -- Compiling package cdb_scheduler_sv_unit
# -- Compiling module cdb_scheduler
# 
# Top level modules:
# 	cdb_scheduler
# End time: 12:11:33 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:33 on Aug 20,2025
# vlog -reportprogress 300 source/commit.sv 
# -- Compiling package commit_sv_unit
# -- Compiling module commit
# 
# Top level modules:
# 	commit
# End time: 12:11:33 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:33 on Aug 20,2025
# vlog -reportprogress 300 source/D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 12:11:33 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:33 on Aug 20,2025
# vlog -reportprogress 300 source/datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 12:11:33 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:33 on Aug 20,2025
# vlog -reportprogress 300 source/fetch.sv 
# -- Compiling package fetch_sv_unit
# -- Compiling module fetch
# 
# Top level modules:
# 	fetch
# End time: 12:11:33 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:33 on Aug 20,2025
# vlog -reportprogress 300 source/fu_scheduler.sv 
# -- Compiling package fu_scheduler_sv_unit
# -- Compiling module fu_scheduler
# 
# Top level modules:
# 	fu_scheduler
# End time: 12:11:33 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:33 on Aug 20,2025
# vlog -reportprogress 300 source/gbhsr.sv 
# -- Compiling package gbhsr_sv_unit
# -- Compiling module gbhsr
# 
# Top level modules:
# 	gbhsr
# End time: 12:11:33 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:33 on Aug 20,2025
# vlog -reportprogress 300 source/instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 12:11:33 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:33 on Aug 20,2025
# vlog -reportprogress 300 source/lsq.sv 
# -- Compiling package lsq_sv_unit
# -- Compiling module lsq
# 
# Top level modules:
# 	lsq
# End time: 12:11:33 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:33 on Aug 20,2025
# vlog -reportprogress 300 source/lsq_scheduler.sv 
# -- Compiling package lsq_scheduler_sv_unit
# -- Compiling module lsq_scheduler
# 
# Top level modules:
# 	lsq_scheduler
# End time: 12:11:33 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:33 on Aug 20,2025
# vlog -reportprogress 300 source/memory.sv 
# -- Compiling package memory_sv_unit
# -- Compiling module memory
# 
# Top level modules:
# 	memory
# End time: 12:11:33 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:33 on Aug 20,2025
# vlog -reportprogress 300 source/multiply.sv 
# -- Compiling package multiply_sv_unit
# -- Compiling module multiply
# -- Compiling module datapath
# -- Compiling module control
# -- Compiling module multiply_tb
# 
# Top level modules:
# 	multiply_tb
# End time: 12:11:34 on Aug 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:34 on Aug 20,2025
# vlog -reportprogress 300 source/new_pc.sv 
# -- Compiling package new_pc_sv_unit
# -- Compiling module new_pc
# 
# Top level modules:
# 	new_pc
# End time: 12:11:34 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:34 on Aug 20,2025
# vlog -reportprogress 300 core.sv 
# -- Compiling package core_sv_unit
# -- Compiling module core
# ** Warning: core.sv(222): (vlog-2576) [BSOB] - Bit-select into 'ready_bus' is out of bounds.
# 
# Top level modules:
# 	core
# End time: 12:11:34 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:34 on Aug 20,2025
# vlog -reportprogress 300 source/pc.sv 
# -- Compiling package pc_sv_unit
# -- Compiling module pc
# 
# Top level modules:
# 	pc
# End time: 12:11:34 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:34 on Aug 20,2025
# vlog -reportprogress 300 source/pipeline_reg.sv 
# -- Compiling package pipeline_reg_sv_unit
# -- Compiling module pipeline_reg
# 
# Top level modules:
# 	pipeline_reg
# End time: 12:11:34 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:34 on Aug 20,2025
# vlog -reportprogress 300 source/regfile.sv 
# -- Compiling package regfile_sv_unit
# -- Compiling module regfile
# -- Compiling module register
# 
# Top level modules:
# 	regfile
# End time: 12:11:34 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:34 on Aug 20,2025
# vlog -reportprogress 300 source/regstat.sv 
# -- Compiling package regstat_sv_unit
# -- Compiling module regstat
# -- Compiling module reg_status_entry
# -- Compiling module five_to_thirtytwo_decoder
# 
# Top level modules:
# 	regstat
# End time: 12:11:34 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:34 on Aug 20,2025
# vlog -reportprogress 300 source/rob.sv 
# -- Compiling package rob_sv_unit
# -- Compiling module rob
# 
# Top level modules:
# 	rob
# End time: 12:11:34 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:34 on Aug 20,2025
# vlog -reportprogress 300 source/rs.sv 
# -- Compiling package rs_sv_unit
# -- Compiling module rs_module
# -- Compiling module rs
# 
# Top level modules:
# 	rs_module
# End time: 12:11:34 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:34 on Aug 20,2025
# vlog -reportprogress 300 source/rs_scheduler.sv 
# -- Compiling package rs_scheduler_sv_unit
# -- Compiling module rs_scheduler
# 
# Top level modules:
# 	rs_scheduler
# End time: 12:11:34 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:34 on Aug 20,2025
# vlog -reportprogress 300 source/structs.svh 
# 
# Top level modules:
# 	--none--
# End time: 12:11:34 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:34 on Aug 20,2025
# vlog -reportprogress 300 source/tl_test.sv 
# -- Compiling module tl_test
# 
# Top level modules:
# 	tl_test
# End time: 12:11:34 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:34 on Aug 20,2025
# vlog -reportprogress 300 source/two_bit_predictor.sv 
# -- Compiling package two_bit_predictor_sv_unit
# -- Compiling module two_bit_predictor
# 
# Top level modules:
# 	two_bit_predictor
# End time: 12:11:35 on Aug 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:35 on Aug 20,2025
# vlog -reportprogress 300 source/shift.sv 
# -- Compiling package shift_sv_unit
# -- Compiling module shift
# -- Compiling module datapath
# -- Compiling module control
# 
# Top level modules:
# 	shift
# End time: 12:11:35 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:35 on Aug 20,2025
# vlog -reportprogress 300 source/ras.sv 
# -- Compiling module ras
# 
# Top level modules:
# 	ras
# End time: 12:11:35 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:35 on Aug 20,2025
# vlog -reportprogress 300 source/jalrq.sv 
# ** Error: source/jalrq.sv(58): (vlog-2730) Undefined variable: 'empty'.
# End time: 12:11:35 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 36
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "source/jalrq.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:26 on Aug 20,2025
# vlog -reportprogress 300 source/divide.sv 
# -- Compiling package divide_sv_unit
# -- Compiling module divide
# -- Compiling module datapath_dv
# -- Compiling module control_dv
# -- Compiling module divide_tb
# 
# Top level modules:
# 	divide_tb
# End time: 12:12:26 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:26 on Aug 20,2025
# vlog -reportprogress 300 source/add.sv 
# -- Compiling package add_sv_unit
# -- Compiling module add
# -- Compiling module adder_32bit
# -- Compiling module full_add
# -- Compiling module half_add
# -- Compiling module zero_detect
# 
# Top level modules:
# 	add
# 	zero_detect
# End time: 12:12:26 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:26 on Aug 20,2025
# vlog -reportprogress 300 source/branch_prediction_buffer.sv 
# -- Compiling package branch_prediction_buffer_sv_unit
# -- Compiling module bpb
# -- Compiling module demux_10_to_1024
# 
# Top level modules:
# 	bpb
# End time: 12:12:26 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:26 on Aug 20,2025
# vlog -reportprogress 300 source/cdb_scheduler.sv 
# -- Compiling package cdb_scheduler_sv_unit
# -- Compiling module cdb_scheduler
# 
# Top level modules:
# 	cdb_scheduler
# End time: 12:12:26 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:27 on Aug 20,2025
# vlog -reportprogress 300 source/commit.sv 
# -- Compiling package commit_sv_unit
# -- Compiling module commit
# 
# Top level modules:
# 	commit
# End time: 12:12:27 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:27 on Aug 20,2025
# vlog -reportprogress 300 source/D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 12:12:27 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:27 on Aug 20,2025
# vlog -reportprogress 300 source/datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 12:12:27 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:27 on Aug 20,2025
# vlog -reportprogress 300 source/fetch.sv 
# -- Compiling package fetch_sv_unit
# -- Compiling module fetch
# 
# Top level modules:
# 	fetch
# End time: 12:12:27 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:27 on Aug 20,2025
# vlog -reportprogress 300 source/fu_scheduler.sv 
# -- Compiling package fu_scheduler_sv_unit
# -- Compiling module fu_scheduler
# 
# Top level modules:
# 	fu_scheduler
# End time: 12:12:27 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:27 on Aug 20,2025
# vlog -reportprogress 300 source/gbhsr.sv 
# -- Compiling package gbhsr_sv_unit
# -- Compiling module gbhsr
# 
# Top level modules:
# 	gbhsr
# End time: 12:12:27 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:28 on Aug 20,2025
# vlog -reportprogress 300 source/instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 12:12:28 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:28 on Aug 20,2025
# vlog -reportprogress 300 source/lsq.sv 
# -- Compiling package lsq_sv_unit
# -- Compiling module lsq
# 
# Top level modules:
# 	lsq
# End time: 12:12:28 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:28 on Aug 20,2025
# vlog -reportprogress 300 source/lsq_scheduler.sv 
# -- Compiling package lsq_scheduler_sv_unit
# -- Compiling module lsq_scheduler
# 
# Top level modules:
# 	lsq_scheduler
# End time: 12:12:28 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:28 on Aug 20,2025
# vlog -reportprogress 300 source/memory.sv 
# -- Compiling package memory_sv_unit
# -- Compiling module memory
# 
# Top level modules:
# 	memory
# End time: 12:12:28 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:28 on Aug 20,2025
# vlog -reportprogress 300 source/multiply.sv 
# -- Compiling package multiply_sv_unit
# -- Compiling module multiply
# -- Compiling module datapath
# -- Compiling module control
# -- Compiling module multiply_tb
# 
# Top level modules:
# 	multiply_tb
# End time: 12:12:28 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:28 on Aug 20,2025
# vlog -reportprogress 300 source/new_pc.sv 
# -- Compiling package new_pc_sv_unit
# -- Compiling module new_pc
# 
# Top level modules:
# 	new_pc
# End time: 12:12:28 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:29 on Aug 20,2025
# vlog -reportprogress 300 core.sv 
# -- Compiling package core_sv_unit
# -- Compiling module core
# ** Warning: core.sv(222): (vlog-2576) [BSOB] - Bit-select into 'ready_bus' is out of bounds.
# 
# Top level modules:
# 	core
# End time: 12:12:29 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:29 on Aug 20,2025
# vlog -reportprogress 300 source/pc.sv 
# -- Compiling package pc_sv_unit
# -- Compiling module pc
# 
# Top level modules:
# 	pc
# End time: 12:12:29 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:29 on Aug 20,2025
# vlog -reportprogress 300 source/pipeline_reg.sv 
# -- Compiling package pipeline_reg_sv_unit
# -- Compiling module pipeline_reg
# 
# Top level modules:
# 	pipeline_reg
# End time: 12:12:29 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:29 on Aug 20,2025
# vlog -reportprogress 300 source/regfile.sv 
# -- Compiling package regfile_sv_unit
# -- Compiling module regfile
# -- Compiling module register
# 
# Top level modules:
# 	regfile
# End time: 12:12:29 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:29 on Aug 20,2025
# vlog -reportprogress 300 source/regstat.sv 
# -- Compiling package regstat_sv_unit
# -- Compiling module regstat
# -- Compiling module reg_status_entry
# -- Compiling module five_to_thirtytwo_decoder
# 
# Top level modules:
# 	regstat
# End time: 12:12:29 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:29 on Aug 20,2025
# vlog -reportprogress 300 source/rob.sv 
# -- Compiling package rob_sv_unit
# -- Compiling module rob
# 
# Top level modules:
# 	rob
# End time: 12:12:29 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:29 on Aug 20,2025
# vlog -reportprogress 300 source/rs.sv 
# -- Compiling package rs_sv_unit
# -- Compiling module rs_module
# -- Compiling module rs
# 
# Top level modules:
# 	rs_module
# End time: 12:12:29 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:29 on Aug 20,2025
# vlog -reportprogress 300 source/rs_scheduler.sv 
# -- Compiling package rs_scheduler_sv_unit
# -- Compiling module rs_scheduler
# 
# Top level modules:
# 	rs_scheduler
# End time: 12:12:29 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:29 on Aug 20,2025
# vlog -reportprogress 300 source/structs.svh 
# 
# Top level modules:
# 	--none--
# End time: 12:12:30 on Aug 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:30 on Aug 20,2025
# vlog -reportprogress 300 source/tl_test.sv 
# -- Compiling module tl_test
# 
# Top level modules:
# 	tl_test
# End time: 12:12:30 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:30 on Aug 20,2025
# vlog -reportprogress 300 source/two_bit_predictor.sv 
# -- Compiling package two_bit_predictor_sv_unit
# -- Compiling module two_bit_predictor
# 
# Top level modules:
# 	two_bit_predictor
# End time: 12:12:30 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:30 on Aug 20,2025
# vlog -reportprogress 300 source/shift.sv 
# -- Compiling package shift_sv_unit
# -- Compiling module shift
# -- Compiling module datapath
# -- Compiling module control
# 
# Top level modules:
# 	shift
# End time: 12:12:30 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:30 on Aug 20,2025
# vlog -reportprogress 300 source/ras.sv 
# -- Compiling module ras
# 
# Top level modules:
# 	ras
# End time: 12:12:30 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:30 on Aug 20,2025
# vlog -reportprogress 300 source/jalrq.sv 
# -- Compiling package jalrq_sv_unit
# -- Compiling module jalrq
# ** Error: source/jalrq.sv(47): Field/method name (result) not in 'jalrq_data'
# End time: 12:12:30 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 36
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "source/jalrq.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:32 on Aug 20,2025
# vlog -reportprogress 300 source/divide.sv 
# -- Compiling package divide_sv_unit
# -- Compiling module divide
# -- Compiling module datapath_dv
# -- Compiling module control_dv
# -- Compiling module divide_tb
# 
# Top level modules:
# 	divide_tb
# End time: 12:13:32 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:32 on Aug 20,2025
# vlog -reportprogress 300 source/add.sv 
# -- Compiling package add_sv_unit
# -- Compiling module add
# -- Compiling module adder_32bit
# -- Compiling module full_add
# -- Compiling module half_add
# -- Compiling module zero_detect
# 
# Top level modules:
# 	add
# 	zero_detect
# End time: 12:13:32 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:32 on Aug 20,2025
# vlog -reportprogress 300 source/branch_prediction_buffer.sv 
# -- Compiling package branch_prediction_buffer_sv_unit
# -- Compiling module bpb
# -- Compiling module demux_10_to_1024
# 
# Top level modules:
# 	bpb
# End time: 12:13:32 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:32 on Aug 20,2025
# vlog -reportprogress 300 source/cdb_scheduler.sv 
# -- Compiling package cdb_scheduler_sv_unit
# -- Compiling module cdb_scheduler
# 
# Top level modules:
# 	cdb_scheduler
# End time: 12:13:32 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:32 on Aug 20,2025
# vlog -reportprogress 300 source/commit.sv 
# -- Compiling package commit_sv_unit
# -- Compiling module commit
# 
# Top level modules:
# 	commit
# End time: 12:13:32 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:33 on Aug 20,2025
# vlog -reportprogress 300 source/D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 12:13:33 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:33 on Aug 20,2025
# vlog -reportprogress 300 source/datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 12:13:33 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:33 on Aug 20,2025
# vlog -reportprogress 300 source/fetch.sv 
# -- Compiling package fetch_sv_unit
# -- Compiling module fetch
# 
# Top level modules:
# 	fetch
# End time: 12:13:33 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:33 on Aug 20,2025
# vlog -reportprogress 300 source/fu_scheduler.sv 
# -- Compiling package fu_scheduler_sv_unit
# -- Compiling module fu_scheduler
# 
# Top level modules:
# 	fu_scheduler
# End time: 12:13:33 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:33 on Aug 20,2025
# vlog -reportprogress 300 source/gbhsr.sv 
# -- Compiling package gbhsr_sv_unit
# -- Compiling module gbhsr
# 
# Top level modules:
# 	gbhsr
# End time: 12:13:33 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:33 on Aug 20,2025
# vlog -reportprogress 300 source/instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 12:13:33 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:33 on Aug 20,2025
# vlog -reportprogress 300 source/lsq.sv 
# -- Compiling package lsq_sv_unit
# -- Compiling module lsq
# 
# Top level modules:
# 	lsq
# End time: 12:13:33 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:33 on Aug 20,2025
# vlog -reportprogress 300 source/lsq_scheduler.sv 
# -- Compiling package lsq_scheduler_sv_unit
# -- Compiling module lsq_scheduler
# 
# Top level modules:
# 	lsq_scheduler
# End time: 12:13:33 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:33 on Aug 20,2025
# vlog -reportprogress 300 source/memory.sv 
# -- Compiling package memory_sv_unit
# -- Compiling module memory
# 
# Top level modules:
# 	memory
# End time: 12:13:33 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:33 on Aug 20,2025
# vlog -reportprogress 300 source/multiply.sv 
# -- Compiling package multiply_sv_unit
# -- Compiling module multiply
# -- Compiling module datapath
# -- Compiling module control
# -- Compiling module multiply_tb
# 
# Top level modules:
# 	multiply_tb
# End time: 12:13:33 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:33 on Aug 20,2025
# vlog -reportprogress 300 source/new_pc.sv 
# -- Compiling package new_pc_sv_unit
# -- Compiling module new_pc
# 
# Top level modules:
# 	new_pc
# End time: 12:13:33 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:33 on Aug 20,2025
# vlog -reportprogress 300 core.sv 
# -- Compiling package core_sv_unit
# -- Compiling module core
# ** Warning: core.sv(222): (vlog-2576) [BSOB] - Bit-select into 'ready_bus' is out of bounds.
# 
# Top level modules:
# 	core
# End time: 12:13:34 on Aug 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:34 on Aug 20,2025
# vlog -reportprogress 300 source/pc.sv 
# -- Compiling package pc_sv_unit
# -- Compiling module pc
# 
# Top level modules:
# 	pc
# End time: 12:13:34 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:34 on Aug 20,2025
# vlog -reportprogress 300 source/pipeline_reg.sv 
# -- Compiling package pipeline_reg_sv_unit
# -- Compiling module pipeline_reg
# 
# Top level modules:
# 	pipeline_reg
# End time: 12:13:34 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:34 on Aug 20,2025
# vlog -reportprogress 300 source/regfile.sv 
# -- Compiling package regfile_sv_unit
# -- Compiling module regfile
# -- Compiling module register
# 
# Top level modules:
# 	regfile
# End time: 12:13:34 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:34 on Aug 20,2025
# vlog -reportprogress 300 source/regstat.sv 
# -- Compiling package regstat_sv_unit
# -- Compiling module regstat
# -- Compiling module reg_status_entry
# -- Compiling module five_to_thirtytwo_decoder
# 
# Top level modules:
# 	regstat
# End time: 12:13:34 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:34 on Aug 20,2025
# vlog -reportprogress 300 source/rob.sv 
# -- Compiling package rob_sv_unit
# -- Compiling module rob
# 
# Top level modules:
# 	rob
# End time: 12:13:34 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:35 on Aug 20,2025
# vlog -reportprogress 300 source/rs.sv 
# -- Compiling package rs_sv_unit
# -- Compiling module rs_module
# -- Compiling module rs
# 
# Top level modules:
# 	rs_module
# End time: 12:13:35 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:35 on Aug 20,2025
# vlog -reportprogress 300 source/rs_scheduler.sv 
# -- Compiling package rs_scheduler_sv_unit
# -- Compiling module rs_scheduler
# 
# Top level modules:
# 	rs_scheduler
# End time: 12:13:35 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:35 on Aug 20,2025
# vlog -reportprogress 300 source/structs.svh 
# 
# Top level modules:
# 	--none--
# End time: 12:13:35 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:35 on Aug 20,2025
# vlog -reportprogress 300 source/tl_test.sv 
# -- Compiling module tl_test
# 
# Top level modules:
# 	tl_test
# End time: 12:13:35 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:35 on Aug 20,2025
# vlog -reportprogress 300 source/two_bit_predictor.sv 
# -- Compiling package two_bit_predictor_sv_unit
# -- Compiling module two_bit_predictor
# 
# Top level modules:
# 	two_bit_predictor
# End time: 12:13:35 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:35 on Aug 20,2025
# vlog -reportprogress 300 source/shift.sv 
# -- Compiling package shift_sv_unit
# -- Compiling module shift
# -- Compiling module datapath
# -- Compiling module control
# 
# Top level modules:
# 	shift
# End time: 12:13:35 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:35 on Aug 20,2025
# vlog -reportprogress 300 source/ras.sv 
# -- Compiling module ras
# 
# Top level modules:
# 	ras
# End time: 12:13:35 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:35 on Aug 20,2025
# vlog -reportprogress 300 source/jalrq.sv 
# -- Compiling package jalrq_sv_unit
# -- Compiling module jalrq
# 
# Top level modules:
# 	jalrq
# End time: 12:13:35 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work tl_test 
# Start time: 12:13:37 on Aug 20,2025
# Loading sv_std.std
# Loading work.tl_test
# Loading work.out_of_order_sv_unit
# Loading work.out_of_order
# Loading work.fetch_sv_unit
# Loading work.fetch
# Loading work.pc_sv_unit
# Loading work.pc
# Loading work.instructmem
# Loading work.gbhsr_sv_unit
# Loading work.gbhsr
# Loading work.branch_prediction_buffer_sv_unit
# Loading work.bpb
# Loading work.demux_10_to_1024
# Loading work.ras
# Loading work.pipeline_reg_sv_unit
# Loading work.pipeline_reg
# Loading work.new_pc_sv_unit
# Loading work.new_pc
# Loading work.rs_scheduler_sv_unit
# Loading work.rs_scheduler
# Loading work.regfile_sv_unit
# Loading work.regfile
# Loading work.regstat_sv_unit
# Loading work.five_to_thirtytwo_decoder
# Loading work.regstat
# Loading work.rs_sv_unit
# Loading work.rs_module
# Loading work.rs
# Loading work.lsq_sv_unit
# Loading work.lsq
# Loading work.lsq_scheduler_sv_unit
# Loading work.lsq_scheduler
# Loading work.fu_scheduler_sv_unit
# Loading work.fu_scheduler
# Loading work.add_sv_unit
# Loading work.add
# Loading work.adder_32bit
# Loading work.multiply_sv_unit
# Loading work.multiply
# Loading work.shift_sv_unit
# Loading work.datapath
# Loading work.control
# Loading work.divide_sv_unit
# Loading work.divide
# Loading work.datapath_dv
# Loading work.control_dv
# Loading work.memory_sv_unit
# Loading work.memory
# Loading work.datamem
# Loading work.cdb_scheduler_sv_unit
# Loading work.cdb_scheduler
# Loading work.rob_sv_unit
# Loading work.rob
# Loading work.commit_sv_unit
# Loading work.commit
# Loading work.D_FF
# Loading work.two_bit_predictor_sv_unit
# Loading work.two_bit_predictor
# Loading work.register
# Loading work.reg_status_entry
# Loading work.full_add
# Loading work.half_add
# ** Warning: (vsim-3017) source/out_of_order.sv(112): [TFMPC] - Too few port connections. Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /tl_test/dut/fetch_stage File: source/fetch.sv
# ** Error: (vsim-8378) source/out_of_order.sv(112): Port size (103) does not match connection size (67) for implicit .name connection port 'pipe_in'. The port definition is at: source/fetch.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /tl_test/dut/fetch_stage File: source/fetch.sv
# ** Warning: (vsim-3722) source/out_of_order.sv(112): [TFMPC] - Missing connection for port 'flush_ptr'.
# ** Warning: (vsim-3017) source/out_of_order.sv(115): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tl_test/dut/fetch_issue_reg File: source/pipeline_reg.sv
# ** Warning: (vsim-3015) source/out_of_order.sv(115): [PCDPC] - Port size (103) does not match connection size (67) for port 'd'. The port definition is at: source/pipeline_reg.sv(13).
#    Time: 0 ps  Iteration: 0  Instance: /tl_test/dut/fetch_issue_reg File: source/pipeline_reg.sv
# ** Warning: (vsim-3015) source/out_of_order.sv(115): [PCDPC] - Port size (103) does not match connection size (67) for port 'q'. The port definition is at: source/pipeline_reg.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /tl_test/dut/fetch_issue_reg File: source/pipeline_reg.sv
# ** Warning: (vsim-3722) source/out_of_order.sv(115): [TFMPC] - Missing connection for port 'stall'.
# ** Warning: (vsim-3017) source/out_of_order.sv(118): [TFMPC] - Too few port connections. Expected 13, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /tl_test/dut/generate_new_pc File: source/new_pc.sv
# ** Error: (vsim-8378) source/out_of_order.sv(118): Port size (103) does not match connection size (67) for implicit .name connection port 'pipe_in'. The port definition is at: source/new_pc.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /tl_test/dut/generate_new_pc File: source/new_pc.sv
# ** Warning: (vsim-3722) source/out_of_order.sv(118): [TFMPC] - Missing connection for port 'jalr_actual_address'.
# ** Warning: (vsim-3722) source/out_of_order.sv(118): [TFMPC] - Missing connection for port 'jalr_taken_address'.
# ** Warning: (vsim-3722) source/out_of_order.sv(118): [TFMPC] - Missing connection for port 'commit_jalr'.
# ** Warning: (vsim-3017) source/out_of_order.sv(123): [TFMPC] - Too few port connections. Expected 31, found 24.
#    Time: 0 ps  Iteration: 0  Instance: /tl_test/dut/res_sched File: source/rs_scheduler.sv
# ** Error: (vsim-8378) source/out_of_order.sv(123): Port size (103) does not match connection size (67) for implicit .name connection port 'pipe_out'. The port definition is at: source/rs_scheduler.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /tl_test/dut/res_sched File: source/rs_scheduler.sv
# ** Error: (vsim-8378) source/out_of_order.sv(123): Port size (79) does not match connection size (75) for implicit .name connection port 'lsq_input'. The port definition is at: source/rs_scheduler.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /tl_test/dut/res_sched File: source/rs_scheduler.sv
# ** Error: (vsim-8378) source/out_of_order.sv(123): Port size (85) does not match connection size (83) for implicit .name connection port 'rs_input'. The port definition is at: source/rs_scheduler.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /tl_test/dut/res_sched File: source/rs_scheduler.sv
# ** Warning: (vsim-3015) source/out_of_order.sv(123): [PCDPC] - Port size (78) does not match connection size (73) for port 'new_packet'. The port definition is at: source/rs_scheduler.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /tl_test/dut/res_sched File: source/rs_scheduler.sv
# ** Warning: (vsim-3722) source/out_of_order.sv(123): [TFMPC] - Missing connection for port 'WriteData'.
# ** Warning: (vsim-3722) source/out_of_order.sv(123): [TFMPC] - Missing connection for port 'valid_commit'.
# ** Warning: (vsim-3722) source/out_of_order.sv(123): [TFMPC] - Missing connection for port 'jalrq_full'.
# ** Warning: (vsim-3722) source/out_of_order.sv(123): [TFMPC] - Missing connection for port 'commit_ROB'.
# ** Warning: (vsim-3722) source/out_of_order.sv(123): [TFMPC] - Missing connection for port 'stall_reg'.
# ** Warning: (vsim-3722) source/out_of_order.sv(123): [TFMPC] - Missing connection for port 'pc_pipe_stall'.
# ** Warning: (vsim-3722) source/out_of_order.sv(123): [TFMPC] - Missing connection for port 'jalrq_input'.
# ** Warning: (vsim-3017) source/out_of_order.sv(129): [TFMPC] - Too few port connections. Expected 15, found 14.
#    Time: 0 ps  Iteration: 0  Instance: /tl_test/dut/reg_status_register File: source/regstat.sv
# ** Warning: (vsim-3722) source/out_of_order.sv(129): [TFMPC] - Missing connection for port 'stall'.
# ** Warning: (vsim-3015) source/out_of_order.sv(132): [PCDPC] - Port size (85) does not match connection size (83) for port 'd'. The port definition is at: source/rs.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tl_test/dut/reservation_stations File: source/rs.sv
# ** Error: (vsim-8378) source/out_of_order.sv(132): Port size (77) does not match connection size (75) for implicit .name connection port 'rs0_data'. The port definition is at: source/rs.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /tl_test/dut/reservation_stations File: source/rs.sv
# ** Error: (vsim-8378) source/out_of_order.sv(132): Port size (77) does not match connection size (75) for implicit .name connection port 'rs1_data'. The port definition is at: source/rs.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /tl_test/dut/reservation_stations File: source/rs.sv
# ** Error: (vsim-8378) source/out_of_order.sv(132): Port size (77) does not match connection size (75) for implicit .name connection port 'rs2_data'. The port definition is at: source/rs.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /tl_test/dut/reservation_stations File: source/rs.sv
# ** Error: (vsim-8378) source/out_of_order.sv(132): Port size (77) does not match connection size (75) for implicit .name connection port 'rs3_data'. The port definition is at: source/rs.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /tl_test/dut/reservation_stations File: source/rs.sv
# ** Warning: (vsim-3017) source/out_of_order.sv(135): [TFMPC] - Too few port connections. Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /tl_test/dut/load_store_queue File: source/lsq.sv
# ** Warning: (vsim-3015) source/out_of_order.sv(135): [PCDPC] - Port size (79) does not match connection size (75) for port 'din'. The port definition is at: source/lsq.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /tl_test/dut/load_store_queue File: source/lsq.sv
# ** Warning: (vsim-3015) source/out_of_order.sv(135): [PCDPC] - Port size (79) does not match connection size (75) for port 'dout'. The port definition is at: source/lsq.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /tl_test/dut/load_store_queue File: source/lsq.sv
# ** Warning: (vsim-3722) source/out_of_order.sv(135): [TFMPC] - Missing connection for port 'empty'.
# ** Warning: (vsim-3015) source/out_of_order.sv(139): [PCDPC] - Port size (79) does not match connection size (75) for port 'in'. The port definition is at: source/lsq_scheduler.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /tl_test/dut/lsq_sched File: source/lsq_scheduler.sv
# ** Warning: (vsim-3015) source/out_of_order.sv(139): [PCDPC] - Port size (79) does not match connection size (75) for port 'out'. The port definition is at: source/lsq_scheduler.sv(10).
#    Time: 0 ps  Iteration: 0  Instance: /tl_test/dut/lsq_sched File: source/lsq_scheduler.sv
# ** Error: (vsim-8378) source/out_of_order.sv(142): Port size (77) does not match connection size (75) for implicit .name connection port 'rs0_data'. The port definition is at: source/fu_scheduler.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /tl_test/dut/fu_sched File: source/fu_scheduler.sv
# ** Error: (vsim-8378) source/out_of_order.sv(142): Port size (77) does not match connection size (75) for implicit .name connection port 'rs1_data'. The port definition is at: source/fu_scheduler.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /tl_test/dut/fu_sched File: source/fu_scheduler.sv
# ** Error: (vsim-8378) source/out_of_order.sv(142): Port size (77) does not match connection size (75) for implicit .name connection port 'rs2_data'. The port definition is at: source/fu_scheduler.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /tl_test/dut/fu_sched File: source/fu_scheduler.sv
# ** Error: (vsim-8378) source/out_of_order.sv(142): Port size (77) does not match connection size (75) for implicit .name connection port 'rs3_data'. The port definition is at: source/fu_scheduler.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /tl_test/dut/fu_sched File: source/fu_scheduler.sv
# ** Error: (vsim-8378) source/out_of_order.sv(142): Port size (5) does not match connection size (4) for implicit .name connection port 'ready_bus'. The port definition is at: source/fu_scheduler.sv(10).
#    Time: 0 ps  Iteration: 0  Instance: /tl_test/dut/fu_sched File: source/fu_scheduler.sv
# ** Error: (vsim-8378) source/out_of_order.sv(142): Port size (5) does not match connection size (4) for implicit .name connection port 'valid_in_bus'. The port definition is at: source/fu_scheduler.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /tl_test/dut/fu_sched File: source/fu_scheduler.sv
# ** Error: (vsim-3906) source/out_of_order.sv(145): Connection type 'reg[1:0]' is incompatible with 'tl_test.dut.adder_fu_0.enum reg[2:0] ' for  port (branch_type):  Enum types must match.
#    Time: 0 ps  Iteration: 0  Instance: /tl_test/dut/adder_fu_0 File: source/add.sv
# ** Error: (vsim-3906) source/out_of_order.sv(145): Connection type 'reg' is incompatible with 'tl_test.dut.adder_fu_0.enum reg[3:0] ' for  port (ALUop):  Enum types must match.
#    Time: 0 ps  Iteration: 0  Instance: /tl_test/dut/adder_fu_0 File: source/add.sv
# ** Error: (vsim-3694) The implicit port connection (.*) did not find a matching port, net, variable or interface instance in adder_fu_0 for port 'sub'.
#    Time: 0 ps  Iteration: 0  Instance: /tl_test/dut/adder_fu_0/adder File: source/add.sv
# ** Warning: (vsim-3017) source/add.sv(25): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /tl_test/dut/adder_fu_0/adder File: source/add.sv
# ** Warning: (vsim-3722) source/add.sv(25): [TFMPC] - Missing connection for port 'sub'.
# ** Error: (vsim-3906) source/out_of_order.sv(151): Connection type 'reg[1:0]' is incompatible with 'tl_test.dut.adder_fu_0.enum reg[2:0] ' for  port (branch_type):  Enum types must match.
#    Time: 0 ps  Iteration: 0  Instance: /tl_test/dut/adder_fu_1 File: source/add.sv
# ** Error: (vsim-3906) source/out_of_order.sv(151): Connection type 'reg' is incompatible with 'tl_test.dut.adder_fu_0.enum reg[3:0] ' for  port (ALUop):  Enum types must match.
#    Time: 0 ps  Iteration: 0  Instance: /tl_test/dut/adder_fu_1 File: source/add.sv
# ** Error: (vsim-3694) The implicit port connection (.*) did not find a matching port, net, variable or interface instance in adder_fu_1 for port 'sub'.
#    Time: 0 ps  Iteration: 0  Instance: /tl_test/dut/adder_fu_1/adder File: source/add.sv
# ** Warning: (vsim-3017) source/add.sv(25): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /tl_test/dut/adder_fu_1/adder File: source/add.sv
# ** Warning: (vsim-3722) source/add.sv(25): [TFMPC] - Missing connection for port 'sub'.
# ** Error: (vsim-3906) source/out_of_order.sv(156): Connection type 'reg' is incompatible with 'tl_test.dut.mult_fu.enum reg[3:0] ' for  port (ALUop):  Enum types must match.
#    Time: 0 ps  Iteration: 0  Instance: /tl_test/dut/mult_fu File: source/multiply.sv
# ** Error: (vsim-3694) The implicit port connection (.*) did not find a matching port, net, variable or interface instance in mult_fu for port 'output_inter'.
#    Time: 0 ps  Iteration: 0  Instance: /tl_test/dut/mult_fu/multiply_dp File: source/shift.sv
# ** Error: (vsim-3694) The implicit port connection (.*) did not find a matching port, net, variable or interface instance in mult_fu for port 'shifter'.
#    Time: 0 ps  Iteration: 0  Instance: /tl_test/dut/mult_fu/multiply_dp File: source/shift.sv
# ** Error: (vsim-3694) The implicit port connection (.*) did not find a matching port, net, variable or interface instance in mult_fu for port 'shifted'.
#    Time: 0 ps  Iteration: 0  Instance: /tl_test/dut/mult_fu/multiply_dp File: source/shift.sv
# ** Error: (vsim-3694) The implicit port connection (.*) did not find a matching port, net, variable or interface instance in mult_fu for port 'ALUop_reg'.
#    Time: 0 ps  Iteration: 0  Instance: /tl_test/dut/mult_fu/multiply_dp File: source/shift.sv
# ** Warning: (vsim-3017) source/multiply.sv(26): [TFMPC] - Too few port connections. Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tl_test/dut/mult_fu/multiply_dp File: source/shift.sv
# ** Error: (vsim-8378) source/multiply.sv(26): Port size (5) does not match connection size (32) for implicit .name connection port 'P'. The port definition is at: source/shift.sv(53).
#    Time: 0 ps  Iteration: 0  Instance: /tl_test/dut/mult_fu/multiply_dp File: source/shift.sv
# ** Warning: (vsim-3722) source/multiply.sv(26): [TFMPC] - Missing connection for port 'output_inter'.
# ** Warning: (vsim-3722) source/multiply.sv(26): [TFMPC] - Missing connection for port 'shifter'.
# ** Warning: (vsim-3722) source/multiply.sv(26): [TFMPC] - Missing connection for port 'shifted'.
# ** Warning: (vsim-3722) source/multiply.sv(26): [TFMPC] - Missing connection for port 'ALUop_reg'.
# ** Error: (vsim-8378) source/multiply.sv(27): Port size (5) does not match connection size (32) for implicit .name connection port 'P'. The port definition is at: source/shift.sv(87).
#    Time: 0 ps  Iteration: 0  Instance: /tl_test/dut/mult_fu/multiply_cu File: source/shift.sv
# ** Error: (vsim-3906) source/out_of_order.sv(160): Connection type 'reg' is incompatible with 'tl_test.dut.div_fu.enum reg[3:0] ' for  port (ALUop):  Enum types must match.
#    Time: 0 ps  Iteration: 0  Instance: /tl_test/dut/div_fu File: source/divide.sv
# ** Error: (vsim-8378) source/divide.sv(30): Port size (1) does not match connection size (4) for implicit .name connection port 'ALUop'. The port definition is at: source/divide.sv(70).
#    Time: 0 ps  Iteration: 0  Instance: /tl_test/dut/div_fu/divide_dp File: source/divide.sv
# ** Warning: (vsim-3017) source/out_of_order.sv(165): [TFMPC] - Too few port connections. Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /tl_test/dut/data_memory File: source/memory.sv
# ** Warning: (vsim-3015) source/out_of_order.sv(165): [PCDPC] - Port size (79) does not match connection size (75) for port 'mem_in'. The port definition is at: source/memory.sv(13).
#    Time: 0 ps  Iteration: 0  Instance: /tl_test/dut/data_memory File: source/memory.sv
# ** Warning: (vsim-3722) source/out_of_order.sv(165): [TFMPC] - Missing connection for port 'empty'.
# ** Warning: (vsim-3017) source/out_of_order.sv(170): [TFMPC] - Too few port connections. Expected 10, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /tl_test/dut/cdb File: source/cdb_scheduler.sv
# ** Error: (vsim-8378) source/out_of_order.sv(170): Port size (6) does not match connection size (5) for implicit .name connection port 'valid_out_bus'. The port definition is at: source/cdb_scheduler.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /tl_test/dut/cdb File: source/cdb_scheduler.sv
# ** Warning: (vsim-3015) source/out_of_order.sv(170): [PCDPC] - Port size (6) does not match connection size (5) for port 'yummi_in_bus'. The port definition is at: source/cdb_scheduler.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /tl_test/dut/cdb File: source/cdb_scheduler.sv
# ** Warning: (vsim-3722) source/out_of_order.sv(170): [TFMPC] - Missing connection for port 'shift_out'.
# ** Warning: (vsim-3722) source/out_of_order.sv(170): [TFMPC] - Missing connection for port 'commit_packet'.
# ** Warning: (vsim-3015) source/out_of_order.sv(175): [PCDPC] - Port size (78) does not match connection size (73) for port 'new_entry'. The port definition is at: source/rob.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /tl_test/dut/reorder_buffer File: source/rob.sv
# ** Error: (vsim-8378) source/out_of_order.sv(175): Port size (78) does not match connection size (73) for implicit .name connection port 'head'. The port definition is at: source/rob.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /tl_test/dut/reorder_buffer File: source/rob.sv
# ** Warning: (vsim-3017) source/out_of_order.sv(179): [TFMPC] - Too few port connections. Expected 20, found 14.
#    Time: 0 ps  Iteration: 0  Instance: /tl_test/dut/commit_unit File: source/commit.sv
# ** Error: (vsim-8378) source/out_of_order.sv(179): Port size (78) does not match connection size (73) for implicit .name connection port 'head'. The port definition is at: source/commit.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /tl_test/dut/commit_unit File: source/commit.sv
# ** Warning: (vsim-3722) source/out_of_order.sv(179): [TFMPC] - Missing connection for port 'jalrq_ready'.
# ** Warning: (vsim-3722) source/out_of_order.sv(179): [TFMPC] - Missing connection for port 'commit_jalr'.
# ** Warning: (vsim-3722) source/out_of_order.sv(179): [TFMPC] - Missing connection for port 'valid_commit'.
# ** Warning: (vsim-3722) source/out_of_order.sv(179): [TFMPC] - Missing connection for port 'rd_en_jalrq'.
# ** Warning: (vsim-3722) source/out_of_order.sv(179): [TFMPC] - Missing connection for port 'commit_packet'.
# ** Warning: (vsim-3722) source/out_of_order.sv(179): [TFMPC] - Missing connection for port 'commit_ras_pointer'.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 41
# End time: 12:15:08 on Aug 20,2025, Elapsed time: 0:01:31
# Errors: 33, Warnings: 52
