// Seed: 1871331028
module module_0 ();
  logic id_1;
  integer id_2 = -1, id_3;
  logic id_4;
  ;
  for (id_5 = id_5; -1 == id_2; id_5 = -1 - 1) integer id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output reg id_2;
  module_0 modCall_1 ();
  inout wire id_1;
  initial begin : LABEL_0
    id_2 <= ~id_4 != 1'h0;
  end
endmodule
