// Seed: 3782339136
module module_0;
  id_1(
      id_1 ==? id_1, id_1
  );
  if (1) begin : LABEL_0
    assign id_1 = id_1;
    assign id_1 = id_1;
    integer id_3;
  end else begin : LABEL_0
    always begin : LABEL_0
      id_1 = id_1 !== id_1;
    end
    wire id_4;
  end
  assign id_1 = id_1;
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  uwire id_5;
  wor   id_6 = (id_5) <-> 1 == id_4;
  module_0 modCall_1 ();
  wire id_7;
endmodule
