iverilog -o dp_phase1
DataPath_Phase2.v
AdderCU.v
ALU.v
binaryDecoder.v
ConditionTester.v
ControlRegister.v
controlUnit_piecewise.v
D_Latch32bits.v
Encoder.v
FlagRegister.v 
InverterCU.v
mux_16x1_32bit.v
mux_2x1_32bit.v
mux_2x1_3bit.v
mux_2x1_5bit.v
mux_2x1_8bit.v
mux_4x1_1bit.v
mux_4x1_4bit.v
mux_4x1_5bit.v
mux_4x1_8bit.v
mux_8x1_1bit.v
mux_8x1_32bit.v
mux_8x1_4bit.v
NextStateAdd.v
Reg32bits.v
registerFile.v
Reg8bits.v
rom_64bits.v
shifter.v
SLSManager.v
lsm_manager_s.v
lsm_manager_c.v
lsm_manager.v
ram256x8.v
ram256x8_cREC.v
ram256x8_s.v  