# vsim "+define+SIMULATION" -pli "simfpga.vpi" -Lf 220model -Lf altera_mf_ver -Lf verilog -c -do "run -all" tb 
# Start time: 11:26:33 on Nov 16,2024
# Loading work.tb
# Loading work.milestone2_desim
# Loading work.regn
# Loading work.draw_big_maze
# Loading work.blocks
# Loading altera_mf_ver.altsyncram
# Loading work.hex7seg
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) ../tb/tb.v(46): [PCDPC] - Port size (8) does not match connection size (10) for port 'SW'. The port definition is at: ../milestone2.v(85).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: ../milestone2.v
# ** Warning: (vsim-3015) ../tb/tb.v(46): [PCDPC] - Port size (9) does not match connection size (8) for port 'VGA_X'. The port definition is at: ../milestone2.v(85).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: ../milestone2.v
# ** Warning: (vsim-3015) ../tb/tb.v(46): [PCDPC] - Port size (8) does not match connection size (7) for port 'VGA_Y'. The port definition is at: ../milestone2.v(85).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: ../milestone2.v
# ** Warning: (vsim-3015) ../milestone2.v(100): [PCDPC] - Port size (8) does not match connection size (7) for port 'R'. The port definition is at: ../utils.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U1 File: ../utils.v
# ** Warning: (vsim-3015) ../milestone2.v(102): [PCDPC] - Port size (9) does not match connection size (8) for port 'R'. The port definition is at: ../utils.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U2 File: ../utils.v
# ** Warning: (vsim-3015) ../milestone2.v(105): [PCDPC] - Port size (8) does not match connection size (3) for port 'color'. The port definition is at: ../milestone2.v(117).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U3 File: ../milestone2.v
# ** Warning: (vsim-3015) ../milestone2.v(171): [PCDPC] - Port size (9) does not match connection size (32) for port 'address'. The port definition is at: ../blocks.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U3/U1 File: ../blocks.v
# ** Warning: (vsim-3015) ../milestone2.v(171): [PCDPC] - Port size (1) does not match connection size (8) for port 'data'. The port definition is at: ../blocks.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U3/U1 File: ../blocks.v
# Loading ./simfpga.vpi
# run -all
# Time scaling: 0.0001 sim seconds per real-time second
# 
# 
# Connected to server!
# ** Note: $finish    : /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(48976)
#    Time: 1862710 ns  Iteration: 1  Instance: /tb
# 
# Quitting...
# End time: 11:26:52 on Nov 16,2024, Elapsed time: 0:00:19
# Errors: 0, Warnings: 8
