

================================================================
== Vivado HLS Report for 'xfExtractPixels'
================================================================
* Date:           Fri Jan 31 23:05:41 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        moments
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     2.479|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    0|    0|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.47>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%pos_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %pos_r)" [./include/imgproc/../common/xf_utility.h:64]   --->   Operation 2 'read' 'pos_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%val1_V_read_1 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %val1_V_read)" [./include/imgproc/../common/xf_utility.h:64]   --->   Operation 3 'read' 'val1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%tmp_buf_4_V_read_1 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %tmp_buf_4_V_read)" [./include/imgproc/../common/xf_utility.h:64]   --->   Operation 4 'read' 'tmp_buf_4_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp_buf_3_V_read_1 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %tmp_buf_3_V_read)" [./include/imgproc/../common/xf_utility.h:64]   --->   Operation 5 'read' 'tmp_buf_3_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_buf_2_V_read_1 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %tmp_buf_2_V_read)" [./include/imgproc/../common/xf_utility.h:64]   --->   Operation 6 'read' 'tmp_buf_2_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_buf_1_V_read_1 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %tmp_buf_1_V_read)" [./include/imgproc/../common/xf_utility.h:64]   --->   Operation 7 'read' 'tmp_buf_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_buf_0_V_read_1 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %tmp_buf_0_V_read)" [./include/imgproc/../common/xf_utility.h:64]   --->   Operation 8 'read' 'tmp_buf_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp = trunc i4 %pos_read to i3" [./include/imgproc/../common/xf_utility.h:75]   --->   Operation 9 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (2.47ns)   --->   "%tmp_buf_0_V_write_a = call i24 @_ssdm_op_Mux.ap_auto.8i24.i3(i24 %val1_V_read_1, i24 %tmp_buf_0_V_read_1, i24 %tmp_buf_0_V_read_1, i24 %tmp_buf_0_V_read_1, i24 %tmp_buf_0_V_read_1, i24 %tmp_buf_0_V_read_1, i24 %tmp_buf_0_V_read_1, i24 %tmp_buf_0_V_read_1, i3 %tmp)" [./include/imgproc/../common/xf_utility.h:78]   --->   Operation 10 'mux' 'tmp_buf_0_V_write_a' <Predicate = true> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (2.47ns)   --->   "%tmp_buf_1_V_write_a = call i24 @_ssdm_op_Mux.ap_auto.8i24.i3(i24 %tmp_buf_1_V_read_1, i24 %val1_V_read_1, i24 %tmp_buf_1_V_read_1, i24 %tmp_buf_1_V_read_1, i24 %tmp_buf_1_V_read_1, i24 %tmp_buf_1_V_read_1, i24 %tmp_buf_1_V_read_1, i24 %tmp_buf_1_V_read_1, i3 %tmp)" [./include/imgproc/../common/xf_utility.h:78]   --->   Operation 11 'mux' 'tmp_buf_1_V_write_a' <Predicate = true> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (2.47ns)   --->   "%tmp_buf_4_V_write_a = call i24 @_ssdm_op_Mux.ap_auto.8i24.i3(i24 %tmp_buf_4_V_read_1, i24 %tmp_buf_4_V_read_1, i24 %tmp_buf_4_V_read_1, i24 %tmp_buf_4_V_read_1, i24 %val1_V_read_1, i24 %val1_V_read_1, i24 %val1_V_read_1, i24 %val1_V_read_1, i3 %tmp)" [./include/imgproc/../common/xf_utility.h:78]   --->   Operation 12 'mux' 'tmp_buf_4_V_write_a' <Predicate = true> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (2.47ns)   --->   "%tmp_buf_2_V_write_a = call i24 @_ssdm_op_Mux.ap_auto.8i24.i3(i24 %tmp_buf_2_V_read_1, i24 %tmp_buf_2_V_read_1, i24 %val1_V_read_1, i24 %tmp_buf_2_V_read_1, i24 %tmp_buf_2_V_read_1, i24 %tmp_buf_2_V_read_1, i24 %tmp_buf_2_V_read_1, i24 %tmp_buf_2_V_read_1, i3 %tmp)" [./include/imgproc/../common/xf_utility.h:78]   --->   Operation 13 'mux' 'tmp_buf_2_V_write_a' <Predicate = true> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (2.47ns)   --->   "%tmp_buf_3_V_write_a = call i24 @_ssdm_op_Mux.ap_auto.8i24.i3(i24 %tmp_buf_3_V_read_1, i24 %tmp_buf_3_V_read_1, i24 %tmp_buf_3_V_read_1, i24 %val1_V_read_1, i24 %tmp_buf_3_V_read_1, i24 %tmp_buf_3_V_read_1, i24 %tmp_buf_3_V_read_1, i24 %tmp_buf_3_V_read_1, i3 %tmp)" [./include/imgproc/../common/xf_utility.h:78]   --->   Operation 14 'mux' 'tmp_buf_3_V_write_a' <Predicate = true> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i24, i24, i24, i24, i24 } undef, i24 %tmp_buf_0_V_write_a, 0" [./include/imgproc/../common/xf_utility.h:78]   --->   Operation 15 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i24, i24, i24, i24, i24 } %mrv, i24 %tmp_buf_1_V_write_a, 1" [./include/imgproc/../common/xf_utility.h:78]   --->   Operation 16 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i24, i24, i24, i24, i24 } %mrv_1, i24 %tmp_buf_2_V_write_a, 2" [./include/imgproc/../common/xf_utility.h:78]   --->   Operation 17 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i24, i24, i24, i24, i24 } %mrv_2, i24 %tmp_buf_3_V_write_a, 3" [./include/imgproc/../common/xf_utility.h:78]   --->   Operation 18 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i24, i24, i24, i24, i24 } %mrv_3, i24 %tmp_buf_4_V_write_a, 4" [./include/imgproc/../common/xf_utility.h:78]   --->   Operation 19 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "ret { i24, i24, i24, i24, i24 } %mrv_4" [./include/imgproc/../common/xf_utility.h:78]   --->   Operation 20 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.48ns
The critical path consists of the following:
	wire read on port 'pos_r' (./include/imgproc/../common/xf_utility.h:64) [8]  (0 ns)
	'mux' operation ('tmp_buf[0].V', ./include/imgproc/../common/xf_utility.h:78) [16]  (2.48 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
