library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity sevensegDecoder is
	port (	
		displayOutput: out std_logic_vector(5 downto 0)
			);
end entity Seven_seg;

architecture description of Seven_seg is
