{
  "schema": "xilinx.com:schema:json_instance:1.0",
  "ip_inst": {
    "xci_name": "bacon_SVV_LMB_GPIO_0_0",
    "cell_name": "SVV_LMB_GPIO_0",
    "component_reference": "eliars:user:SVV_LMB_GPIO:2.0",
    "ip_revision": "38",
    "gen_directory": "../../../../../../bacon_fw.gen/sources_1/bd/bacon/ip/bacon_SVV_LMB_GPIO_0_0",
    "parameters": {
      "component_parameters": {
        "Component_Name": [ { "value": "bacon_SVV_LMB_GPIO_0_0", "resolve_type": "user", "usage": "all" } ],
        "ADDRES": [ { "value": "0xC0000000", "resolve_type": "user", "format": "bitString", "usage": "all" } ],
        "GPIO_WIDTH": [ { "value": "32", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "ODR_INIT": [ { "value": "0x00000000", "resolve_type": "user", "format": "bitString", "usage": "all" } ],
        "DIR_INIT": [ { "value": "0x00000000", "resolve_type": "user", "format": "bitString", "usage": "all" } ]
      },
      "model_parameters": {
        "ADDRES": [ { "value": "0xC0000000", "resolve_type": "generated", "format": "bitString", "usage": "all" } ],
        "GPIO_WIDTH": [ { "value": "32", "resolve_type": "generated", "format": "long", "usage": "all" } ]
      },
      "project_parameters": {
        "ARCHITECTURE": [ { "value": "kintex7" } ],
        "BASE_BOARD_PART": [ { "value": "" } ],
        "BOARD_CONNECTIONS": [ { "value": "" } ],
        "DEVICE": [ { "value": "xc7k410t" } ],
        "PACKAGE": [ { "value": "ffg900" } ],
        "PREFHDL": [ { "value": "VERILOG" } ],
        "SILICON_REVISION": [ { "value": "" } ],
        "SIMULATOR_LANGUAGE": [ { "value": "MIXED" } ],
        "SPEEDGRADE": [ { "value": "-2" } ],
        "STATIC_POWER": [ { "value": "" } ],
        "TEMPERATURE_GRADE": [ { "value": "" } ]
      },
      "runtime_parameters": {
        "IPCONTEXT": [ { "value": "IP_Integrator" } ],
        "IPREVISION": [ { "value": "38" } ],
        "MANAGED": [ { "value": "TRUE" } ],
        "OUTPUTDIR": [ { "value": "../../../../../../bacon_fw.gen/sources_1/bd/bacon/ip/bacon_SVV_LMB_GPIO_0_0" } ],
        "SELECTEDSIMMODEL": [ { "value": "" } ],
        "SHAREDDIR": [ { "value": "../../ipshared" } ],
        "SWVERSION": [ { "value": "2023.2.2" } ],
        "SYNTHESISFLOW": [ { "value": "OUT_OF_CONTEXT" } ]
      }
    },
    "boundary": {
      "ports": {
        "LMB_ABus": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "LMB_AddrStrobe": [ { "direction": "in" } ],
        "LMB_BE": [ { "direction": "in", "size_left": "3", "size_right": "0" } ],
        "Sl_CE": [ { "direction": "out" } ],
        "Sl_DBus": [ { "direction": "out", "size_left": "31", "size_right": "0" } ],
        "LMB_ReadStrobe": [ { "direction": "in" } ],
        "Sl_Ready": [ { "direction": "out" } ],
        "Sl_UE": [ { "direction": "out" } ],
        "Sl_Wait": [ { "direction": "out" } ],
        "LMB_WriteDBus": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "LMB_WriteStrobe": [ { "direction": "in" } ],
        "GPI": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "GPO": [ { "direction": "out", "size_left": "31", "size_right": "0" } ],
        "DIR": [ { "direction": "out", "size_left": "31", "size_right": "0" } ],
        "slmb_aclk": [ { "direction": "in" } ],
        "slmb_aresetn": [ { "direction": "in" } ]
      },
      "interfaces": {
        "SLMB": {
          "vlnv": "xilinx.com:interface:lmb:1.0",
          "abstraction_type": "xilinx.com:interface:lmb_rtl:1.0",
          "mode": "slave",
          "memory_map_ref": "SLMB",
          "parameters": {
            "ADDR_WIDTH": [ { "value": "32", "value_src": "ip_propagated", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "DATA_WIDTH": [ { "value": "32", "value_src": "ip_propagated", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "READ_WRITE_MODE": [ { "value": "READ_WRITE", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "PROTOCOL": [ { "value": "STANDARD", "value_src": "ip_propagated", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "ABUS": [ { "physical_name": "LMB_ABus" } ],
            "READY": [ { "physical_name": "Sl_Ready" } ],
            "UE": [ { "physical_name": "Sl_UE" } ],
            "CE": [ { "physical_name": "Sl_CE" } ],
            "READSTROBE": [ { "physical_name": "LMB_ReadStrobe" } ],
            "BE": [ { "physical_name": "LMB_BE" } ],
            "READDBUS": [ { "physical_name": "Sl_DBus" } ],
            "WRITEDBUS": [ { "physical_name": "LMB_WriteDBus" } ],
            "ADDRSTROBE": [ { "physical_name": "LMB_AddrStrobe" } ],
            "WRITESTROBE": [ { "physical_name": "LMB_WriteStrobe" } ],
            "WAIT": [ { "physical_name": "Sl_Wait" } ]
          }
        },
        "GPIO": {
          "vlnv": "xilinx.com:interface:gpio:1.0",
          "abstraction_type": "xilinx.com:interface:gpio_rtl:1.0",
          "mode": "master",
          "port_maps": {
            "TRI_O": [ { "physical_name": "GPO" } ],
            "TRI_T": [ { "physical_name": "DIR" } ],
            "TRI_I": [ { "physical_name": "GPI" } ]
          }
        },
        "slmb_aresetn": {
          "vlnv": "xilinx.com:signal:reset:1.0",
          "abstraction_type": "xilinx.com:signal:reset_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "POLARITY": [ { "value": "ACTIVE_LOW", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "RST": [ { "physical_name": "slmb_aresetn" } ]
          }
        },
        "slmb_aclk": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "ASSOCIATED_RESET": [ { "value": "slmb_aresetn", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "ASSOCIATED_BUSIF": [ { "value": "SLMB", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "FREQ_HZ": [ { "value": "", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "value_src": "ip_propagated", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "/clk_wiz_0_clk_out1", "value_src": "ip_propagated", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "slmb_aclk" } ]
          }
        }
      },
      "memory_maps": {
        "SLMB": {
          "address_blocks": {
            "GPIO": {
              "base_address": "0xC0000000",
              "range": "4096",
              "usage": "memory"
            }
          }
        }
      }
    }
  }
}