{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 13 22:47:26 2016 " "Info: Processing started: Wed Jan 13 22:47:26 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part3 -c part3 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off part3 -c part3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part3.v 6 6 " "Info (12021): Found 6 design units, including 6 entities, in source file part3.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexseg " "Info (12023): Found entity 1: hexseg" {  } { { "part3.v" "" { Text "E:/university stuff/2nd year/1ST TERM/2nd_year_Fall_work/ECE241/ece241 lab/3/part3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 counter_26bit " "Info (12023): Found entity 2: counter_26bit" {  } { { "part3.v" "" { Text "E:/university stuff/2nd year/1ST TERM/2nd_year_Fall_work/ECE241/ece241 lab/3/part3.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 counter_27bit " "Info (12023): Found entity 3: counter_27bit" {  } { { "part3.v" "" { Text "E:/university stuff/2nd year/1ST TERM/2nd_year_Fall_work/ECE241/ece241 lab/3/part3.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 counter_28bit " "Info (12023): Found entity 4: counter_28bit" {  } { { "part3.v" "" { Text "E:/university stuff/2nd year/1ST TERM/2nd_year_Fall_work/ECE241/ece241 lab/3/part3.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 counter_4bit " "Info (12023): Found entity 5: counter_4bit" {  } { { "part3.v" "" { Text "E:/university stuff/2nd year/1ST TERM/2nd_year_Fall_work/ECE241/ece241 lab/3/part3.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 part3 " "Info (12023): Found entity 6: part3" {  } { { "part3.v" "" { Text "E:/university stuff/2nd year/1ST TERM/2nd_year_Fall_work/ECE241/ece241 lab/3/part3.v" 96 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Clock part3.v(33) " "Warning (10236): Verilog HDL Implicit Net warning at part3.v(33): created implicit net for \"Clock\"" {  } { { "part3.v" "" { Text "E:/university stuff/2nd year/1ST TERM/2nd_year_Fall_work/ECE241/ece241 lab/3/part3.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Clock part3.v(50) " "Warning (10236): Verilog HDL Implicit Net warning at part3.v(50): created implicit net for \"Clock\"" {  } { { "part3.v" "" { Text "E:/university stuff/2nd year/1ST TERM/2nd_year_Fall_work/ECE241/ece241 lab/3/part3.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Clock part3.v(67) " "Warning (10236): Verilog HDL Implicit Net warning at part3.v(67): created implicit net for \"Clock\"" {  } { { "part3.v" "" { Text "E:/university stuff/2nd year/1ST TERM/2nd_year_Fall_work/ECE241/ece241 lab/3/part3.v" 67 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Clock part3.v(84) " "Warning (10236): Verilog HDL Implicit Net warning at part3.v(84): created implicit net for \"Clock\"" {  } { { "part3.v" "" { Text "E:/university stuff/2nd year/1ST TERM/2nd_year_Fall_work/ECE241/ece241 lab/3/part3.v" 84 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "part3 " "Info (12127): Elaborating entity \"part3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_26bit counter_26bit:c0 " "Info (12128): Elaborating entity \"counter_26bit\" for hierarchy \"counter_26bit:c0\"" {  } { { "part3.v" "c0" { Text "E:/university stuff/2nd year/1ST TERM/2nd_year_Fall_work/ECE241/ece241 lab/3/part3.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 part3.v(41) " "Warning (10230): Verilog HDL assignment warning at part3.v(41): truncated value with size 32 to match size of target (26)" {  } { { "part3.v" "" { Text "E:/university stuff/2nd year/1ST TERM/2nd_year_Fall_work/ECE241/ece241 lab/3/part3.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_27bit counter_27bit:c1 " "Info (12128): Elaborating entity \"counter_27bit\" for hierarchy \"counter_27bit:c1\"" {  } { { "part3.v" "c1" { Text "E:/university stuff/2nd year/1ST TERM/2nd_year_Fall_work/ECE241/ece241 lab/3/part3.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 part3.v(58) " "Warning (10230): Verilog HDL assignment warning at part3.v(58): truncated value with size 32 to match size of target (27)" {  } { { "part3.v" "" { Text "E:/university stuff/2nd year/1ST TERM/2nd_year_Fall_work/ECE241/ece241 lab/3/part3.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_28bit counter_28bit:c2 " "Info (12128): Elaborating entity \"counter_28bit\" for hierarchy \"counter_28bit:c2\"" {  } { { "part3.v" "c2" { Text "E:/university stuff/2nd year/1ST TERM/2nd_year_Fall_work/ECE241/ece241 lab/3/part3.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 part3.v(75) " "Warning (10230): Verilog HDL assignment warning at part3.v(75): truncated value with size 32 to match size of target (28)" {  } { { "part3.v" "" { Text "E:/university stuff/2nd year/1ST TERM/2nd_year_Fall_work/ECE241/ece241 lab/3/part3.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_4bit counter_4bit:c3 " "Info (12128): Elaborating entity \"counter_4bit\" for hierarchy \"counter_4bit:c3\"" {  } { { "part3.v" "c3" { Text "E:/university stuff/2nd year/1ST TERM/2nd_year_Fall_work/ECE241/ece241 lab/3/part3.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 part3.v(92) " "Warning (10230): Verilog HDL assignment warning at part3.v(92): truncated value with size 32 to match size of target (4)" {  } { { "part3.v" "" { Text "E:/university stuff/2nd year/1ST TERM/2nd_year_Fall_work/ECE241/ece241 lab/3/part3.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexseg hexseg:h0 " "Info (12128): Elaborating entity \"hexseg\" for hierarchy \"hexseg:h0\"" {  } { { "part3.v" "h0" { Text "E:/university stuff/2nd year/1ST TERM/2nd_year_Fall_work/ECE241/ece241 lab/3/part3.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {                                          } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {               } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "63 " "Info (21057): Implemented 63 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info (21058): Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Info (21059): Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "51 " "Info (21061): Implemented 51 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 32-bit " "Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "299 " "Info: Peak virtual memory: 299 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 13 22:47:28 2016 " "Info: Processing ended: Wed Jan 13 22:47:28 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
