<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link rel="stylesheet" type="text/css" href="insn.css"/><meta name="generator" content="iform.xsl"/><title>ZERO (quad-vector) -- A64</title></head><body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">ZERO (quad-vector)</h2><p>Zero ZA quad-vector groups</p>
      <p class="aml">This instruction zeroes one, two, or four ZA quad-vector groups.</p>
      <p class="aml">The quad-vector
group within all of, each half of,
or each quarter of the ZA array is selected by the sum
of the vector select register and offset range, modulo all, half, or quarter the number of ZA array vectors.</p>
      <p class="aml">The vector group symbol, VGx2 or VGx4, indicates that
the ZA operand consists of two or four ZA quad-vector
groups
respectively. </p>
    
    <p class="desc">
      It has encodings from 3 classes:
      <a href="#iclass_one_za_quad_vector">One ZA quad-vector</a>
      , 
      <a href="#iclass_two_za_quad_vectors">Two ZA quad-vectors</a>
       and 
      <a href="#iclass_four_za_quad_vectors">Four ZA quad-vectors</a>
    </p>
    <h3 class="classheading"><a id="iclass_one_za_quad_vector"/>One ZA quad-vector<span style="font-size:smaller;"><br/>(FEAT_SME2p1)
          </span></h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">1</td><td class="l">1</td><td class="r">0</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="l">1</td><td>0</td><td class="r">1</td><td colspan="2" class="lr">Rv</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">0</td><td colspan="2" class="lr">off2</td></tr><tr class="secondrow"><td/><td colspan="2"/><td colspan="4"/><td colspan="7"/><td colspan="3" class="droppedname">opc</td><td colspan="2"/><td colspan="10"/><td/><td colspan="2"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Encoding</h4><a id="zero_za4_ri_1"/><p class="asm-code">ZERO  ZA.D[<a href="#Wv" title="Is the 32-bit name of the vector select register W8-W11, encoded in the &quot;Rv&quot; field.">&lt;Wv&gt;</a>, <a href="#offs1__3" title="For the &quot;One ZA quad-vector&quot; variant: is the first vector select offset, encoded as &quot;off2&quot; field times 4.">&lt;offs1&gt;</a>:<a href="#offs4" title="For the &quot;One ZA quad-vector&quot; variant: is the fourth vector select offset, encoded as &quot;off2&quot; field times 4 plus 3.">&lt;offs4&gt;</a>]</p></div><h4>Decode for this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_SME2p1) then EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>); end;
let v : integer = UInt('010'::Rv);
let offset : integer = UInt(off2::'00');
let ngrp : integer = 1;
let nvec : integer = 4;</p>
    <h3 class="classheading"><a id="iclass_two_za_quad_vectors"/>Two ZA quad-vectors<span style="font-size:smaller;"><br/>(FEAT_SME2p1)
          </span></h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">1</td><td class="l">1</td><td class="r">0</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="l">1</td><td>1</td><td class="r">0</td><td colspan="2" class="lr">Rv</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="l">0</td><td class="r">0</td><td class="lr">o1</td></tr><tr class="secondrow"><td/><td colspan="2"/><td colspan="4"/><td colspan="7"/><td colspan="3" class="droppedname">opc</td><td colspan="2"/><td colspan="10"/><td colspan="2"/><td/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Encoding</h4><a id="zero_za4_ri_2"/><p class="asm-code">ZERO  ZA.D[<a href="#Wv" title="Is the 32-bit name of the vector select register W8-W11, encoded in the &quot;Rv&quot; field.">&lt;Wv&gt;</a>, <a href="#offs1__4" title="For the &quot;Four ZA quad-vectors&quot; and &quot;Two ZA quad-vectors&quot; variants: is the first vector select offset, encoded as &quot;o1&quot; field times 4.">&lt;offs1&gt;</a>:<a href="#offs4__2" title="For the &quot;Four ZA quad-vectors&quot; and &quot;Two ZA quad-vectors&quot; variants: is the fourth vector select offset, encoded as &quot;o1&quot; field times 4 plus 3.">&lt;offs4&gt;</a>, VGx2]</p></div><h4>Decode for this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_SME2p1) then EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>); end;
let v : integer = UInt('010'::Rv);
let offset : integer = UInt(o1::'00');
let ngrp : integer = 2;
let nvec : integer = 4;</p>
    <h3 class="classheading"><a id="iclass_four_za_quad_vectors"/>Four ZA quad-vectors<span style="font-size:smaller;"><br/>(FEAT_SME2p1)
          </span></h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">1</td><td class="l">1</td><td class="r">0</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="l">1</td><td>1</td><td class="r">1</td><td colspan="2" class="lr">Rv</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="l">0</td><td class="r">0</td><td class="lr">o1</td></tr><tr class="secondrow"><td/><td colspan="2"/><td colspan="4"/><td colspan="7"/><td colspan="3" class="droppedname">opc</td><td colspan="2"/><td colspan="10"/><td colspan="2"/><td/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Encoding</h4><a id="zero_za4_ri_4"/><p class="asm-code">ZERO  ZA.D[<a href="#Wv" title="Is the 32-bit name of the vector select register W8-W11, encoded in the &quot;Rv&quot; field.">&lt;Wv&gt;</a>, <a href="#offs1__4" title="For the &quot;Four ZA quad-vectors&quot; and &quot;Two ZA quad-vectors&quot; variants: is the first vector select offset, encoded as &quot;o1&quot; field times 4.">&lt;offs1&gt;</a>:<a href="#offs4__2" title="For the &quot;Four ZA quad-vectors&quot; and &quot;Two ZA quad-vectors&quot; variants: is the fourth vector select offset, encoded as &quot;o1&quot; field times 4 plus 3.">&lt;offs4&gt;</a>, VGx4]</p></div><h4>Decode for this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_SME2p1) then EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>); end;
let v : integer = UInt('010'::Rv);
let offset : integer = UInt(o1::'00');
let ngrp : integer = 4;
let nvec : integer = 4;</p>
  <div class="encoding-notes"/><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Wv&gt;</td><td><a id="Wv"/>
        
          <p class="aml">Is the 32-bit name of the vector select register W8-W11, encoded in the "Rv" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;offs1&gt;</td><td><a id="offs1__3"/>
        
          <p class="aml">For the "One ZA quad-vector" variant: is the first vector select offset, encoded as "off2" field times 4.</p>
        
      </td></tr><tr><td/><td><a id="offs1__4"/>
        
          <p class="aml">For the "Four ZA quad-vectors" and "Two ZA quad-vectors" variants: is the first vector select offset, encoded as "o1" field times 4.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;offs4&gt;</td><td><a id="offs4"/>
        
          <p class="aml">For the "One ZA quad-vector" variant: is the fourth vector select offset, encoded as "off2" field times 4 plus 3.</p>
        
      </td></tr><tr><td/><td><a id="offs4__2"/>
        
          <p class="aml">For the "Four ZA quad-vectors" and "Two ZA quad-vectors" variants: is the fourth vector select offset, encoded as "o1" field times 4 plus 3.</p>
        
      </td></tr></table></div><div class="syntax-notes"/>
    <div class="ps"><a id=""/><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode">CheckStreamingSVEAndZAEnabled();
let VL : integer{} = CurrentVL();
let vectors : integer = VL DIV 8;
let vstride : integer = vectors DIV ngrp;
let vbase : bits(32) = X{}(v);
var vec : integer = (UInt(vbase) + offset) MOD vstride;
vec = vec - (vec MOD nvec);
for r = 0 to ngrp-1 do
    for i = 0 to nvec-1 do
        <a href="shared_pseudocode.html#accessor_ZAvector_2" title="">ZAvector</a>{VL}(vec + i) = Zeros{VL};
    end;
    vec = vec + vstride;
end;</p>
    </div>
  <h3>Operational information</h3>
    
      
        <p class="aml">This instruction is a data-independent-time instruction as described in <a class="armarm-xref" title="Reference to Armv8 ARM section" data-linkend="ARMARM_BEICCDDAB3">About PSTATE.DIT</a>.</p>
      
    
  <hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      2025-09_rel_asl1

      2025-10-24 12:15:02
    </p><p class="copyconf">
      Copyright Â© 2010-2025 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
