{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1558780151312 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1558780151313 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 25 13:29:11 2019 " "Processing started: Sat May 25 13:29:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1558780151313 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1558780151313 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off quid -c quid " "Command: quartus_map --read_settings_files=on --write_settings_files=off quid -c quid" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1558780151313 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1558780151868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quid.v 1 1 " "Found 1 design units, including 1 entities, in source file quid.v" { { "Info" "ISGN_ENTITY_NAME" "1 quid " "Found entity 1: quid" {  } { { "quid.v" "" { Text "C:/Users/gokhanhalkman/Desktop/quid_modified/quid.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558780151948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558780151948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_horizontal.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_horizontal.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_horizontal " "Found entity 1: vga_horizontal" {  } { { "vga_horizontal.v" "" { Text "C:/Users/gokhanhalkman/Desktop/quid_modified/vga_horizontal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558780151952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558780151952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_vertical.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_vertical.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_vertical " "Found entity 1: vga_vertical" {  } { { "vga_vertical.v" "" { Text "C:/Users/gokhanhalkman/Desktop/quid_modified/vga_vertical.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558780151957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558780151957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/vga_initialize.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/vga_initialize.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_initialize " "Found entity 1: vga_initialize" {  } { { "output_files/vga_initialize.v" "" { Text "C:/Users/gokhanhalkman/Desktop/quid_modified/output_files/vga_initialize.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558780151962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558780151962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/random_target_initialization.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/random_target_initialization.v" { { "Info" "ISGN_ENTITY_NAME" "1 random_target_initialization " "Found entity 1: random_target_initialization" {  } { { "output_files/random_target_initialization.v" "" { Text "C:/Users/gokhanhalkman/Desktop/quid_modified/output_files/random_target_initialization.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558780151966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558780151966 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "ball.v(123) " "Verilog HDL error at ball.v(123): constant value overflow" {  } { { "output_files/ball.v" "" { Text "C:/Users/gokhanhalkman/Desktop/quid_modified/output_files/ball.v" 123 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1558780151971 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "ball.v(127) " "Verilog HDL error at ball.v(127): constant value overflow" {  } { { "output_files/ball.v" "" { Text "C:/Users/gokhanhalkman/Desktop/quid_modified/output_files/ball.v" 127 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1558780151971 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RAD rad ball.v(3) " "Verilog HDL Declaration information at ball.v(3): object \"RAD\" differs only in case from object \"rad\" in the same scope" {  } { { "output_files/ball.v" "" { Text "C:/Users/gokhanhalkman/Desktop/quid_modified/output_files/ball.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1558780151971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/ball.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/ball.v" { { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "output_files/ball.v" "" { Text "C:/Users/gokhanhalkman/Desktop/quid_modified/output_files/ball.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558780151972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558780151972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/flip.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/flip.v" { { "Info" "ISGN_ENTITY_NAME" "1 flip " "Found entity 1: flip" {  } { { "output_files/flip.v" "" { Text "C:/Users/gokhanhalkman/Desktop/quid_modified/output_files/flip.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558780151976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558780151976 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "red_circle_a quid.v(91) " "Verilog HDL Implicit Net warning at quid.v(91): created implicit net for \"red_circle_a\"" {  } { { "quid.v" "" { Text "C:/Users/gokhanhalkman/Desktop/quid_modified/quid.v" 91 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558780151976 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "green_circle_a quid.v(93) " "Verilog HDL Implicit Net warning at quid.v(93): created implicit net for \"green_circle_a\"" {  } { { "quid.v" "" { Text "C:/Users/gokhanhalkman/Desktop/quid_modified/quid.v" 93 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558780151976 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "purple_hexagon_a quid.v(95) " "Verilog HDL Implicit Net warning at quid.v(95): created implicit net for \"purple_hexagon_a\"" {  } { { "quid.v" "" { Text "C:/Users/gokhanhalkman/Desktop/quid_modified/quid.v" 95 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558780151977 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "quid " "Elaborating entity \"quid\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1558780152021 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flip_lenght quid.v(138) " "Verilog HDL or VHDL warning at quid.v(138): object \"flip_lenght\" assigned a value but never read" {  } { { "quid.v" "" { Text "C:/Users/gokhanhalkman/Desktop/quid_modified/quid.v" 138 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1558780152022 "|quid"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 quid.v(43) " "Verilog HDL assignment warning at quid.v(43): truncated value with size 32 to match size of target (1)" {  } { { "quid.v" "" { Text "C:/Users/gokhanhalkman/Desktop/quid_modified/quid.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1558780152024 "|quid"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 quid.v(44) " "Verilog HDL assignment warning at quid.v(44): truncated value with size 32 to match size of target (1)" {  } { { "quid.v" "" { Text "C:/Users/gokhanhalkman/Desktop/quid_modified/quid.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1558780152024 "|quid"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 quid.v(45) " "Verilog HDL assignment warning at quid.v(45): truncated value with size 32 to match size of target (1)" {  } { { "quid.v" "" { Text "C:/Users/gokhanhalkman/Desktop/quid_modified/quid.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1558780152025 "|quid"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 quid.v(47) " "Verilog HDL assignment warning at quid.v(47): truncated value with size 32 to match size of target (1)" {  } { { "quid.v" "" { Text "C:/Users/gokhanhalkman/Desktop/quid_modified/quid.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1558780152025 "|quid"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 quid.v(48) " "Verilog HDL assignment warning at quid.v(48): truncated value with size 32 to match size of target (1)" {  } { { "quid.v" "" { Text "C:/Users/gokhanhalkman/Desktop/quid_modified/quid.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1558780152026 "|quid"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 quid.v(91) " "Verilog HDL assignment warning at quid.v(91): truncated value with size 32 to match size of target (1)" {  } { { "quid.v" "" { Text "C:/Users/gokhanhalkman/Desktop/quid_modified/quid.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1558780152027 "|quid"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 quid.v(93) " "Verilog HDL assignment warning at quid.v(93): truncated value with size 32 to match size of target (1)" {  } { { "quid.v" "" { Text "C:/Users/gokhanhalkman/Desktop/quid_modified/quid.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1558780152028 "|quid"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 quid.v(95) " "Verilog HDL assignment warning at quid.v(95): truncated value with size 32 to match size of target (1)" {  } { { "quid.v" "" { Text "C:/Users/gokhanhalkman/Desktop/quid_modified/quid.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1558780152029 "|quid"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 quid.v(162) " "Verilog HDL assignment warning at quid.v(162): truncated value with size 32 to match size of target (1)" {  } { { "quid.v" "" { Text "C:/Users/gokhanhalkman/Desktop/quid_modified/quid.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1558780152031 "|quid"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 quid.v(163) " "Verilog HDL assignment warning at quid.v(163): truncated value with size 32 to match size of target (1)" {  } { { "quid.v" "" { Text "C:/Users/gokhanhalkman/Desktop/quid_modified/quid.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1558780152032 "|quid"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 quid.v(172) " "Verilog HDL assignment warning at quid.v(172): truncated value with size 32 to match size of target (8)" {  } { { "quid.v" "" { Text "C:/Users/gokhanhalkman/Desktop/quid_modified/quid.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1558780152032 "|quid"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 quid.v(173) " "Verilog HDL assignment warning at quid.v(173): truncated value with size 32 to match size of target (8)" {  } { { "quid.v" "" { Text "C:/Users/gokhanhalkman/Desktop/quid_modified/quid.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1558780152032 "|quid"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 quid.v(174) " "Verilog HDL assignment warning at quid.v(174): truncated value with size 32 to match size of target (8)" {  } { { "quid.v" "" { Text "C:/Users/gokhanhalkman/Desktop/quid_modified/quid.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1558780152032 "|quid"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_initialize vga_initialize:mvga_initialize " "Elaborating entity \"vga_initialize\" for hierarchy \"vga_initialize:mvga_initialize\"" {  } { { "quid.v" "mvga_initialize" { Text "C:/Users/gokhanhalkman/Desktop/quid_modified/quid.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558780152083 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 vga_initialize.v(45) " "Verilog HDL assignment warning at vga_initialize.v(45): truncated value with size 32 to match size of target (12)" {  } { { "output_files/vga_initialize.v" "" { Text "C:/Users/gokhanhalkman/Desktop/quid_modified/output_files/vga_initialize.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1558780152086 "|quid|vga_initialize:mvga_initialize"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 vga_initialize.v(64) " "Verilog HDL assignment warning at vga_initialize.v(64): truncated value with size 32 to match size of target (12)" {  } { { "output_files/vga_initialize.v" "" { Text "C:/Users/gokhanhalkman/Desktop/quid_modified/output_files/vga_initialize.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1558780152086 "|quid|vga_initialize:mvga_initialize"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga_initialize.v(75) " "Verilog HDL assignment warning at vga_initialize.v(75): truncated value with size 32 to match size of target (1)" {  } { { "output_files/vga_initialize.v" "" { Text "C:/Users/gokhanhalkman/Desktop/quid_modified/output_files/vga_initialize.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1558780152086 "|quid|vga_initialize:mvga_initialize"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga_initialize.v(76) " "Verilog HDL assignment warning at vga_initialize.v(76): truncated value with size 32 to match size of target (1)" {  } { { "output_files/vga_initialize.v" "" { Text "C:/Users/gokhanhalkman/Desktop/quid_modified/output_files/vga_initialize.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1558780152086 "|quid|vga_initialize:mvga_initialize"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 vga_initialize.v(77) " "Verilog HDL assignment warning at vga_initialize.v(77): truncated value with size 32 to match size of target (12)" {  } { { "output_files/vga_initialize.v" "" { Text "C:/Users/gokhanhalkman/Desktop/quid_modified/output_files/vga_initialize.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1558780152087 "|quid|vga_initialize:mvga_initialize"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 vga_initialize.v(78) " "Verilog HDL assignment warning at vga_initialize.v(78): truncated value with size 32 to match size of target (12)" {  } { { "output_files/vga_initialize.v" "" { Text "C:/Users/gokhanhalkman/Desktop/quid_modified/output_files/vga_initialize.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1558780152087 "|quid|vga_initialize:mvga_initialize"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flip flip:m_flip " "Elaborating entity \"flip\" for hierarchy \"flip:m_flip\"" {  } { { "quid.v" "m_flip" { Text "C:/Users/gokhanhalkman/Desktop/quid_modified/quid.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558780152088 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1558780155444 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/gokhanhalkman/Desktop/quid_modified/output_files/quid.map.smsg " "Generated suppressed messages file C:/Users/gokhanhalkman/Desktop/quid_modified/output_files/quid.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1558780156122 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1558780156669 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558780156669 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1209 " "Implemented 1209 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1558780156972 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1558780156972 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1162 " "Implemented 1162 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1558780156972 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "16 " "Implemented 16 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1558780156972 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1558780156972 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4717 " "Peak virtual memory: 4717 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1558780157033 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 25 13:29:17 2019 " "Processing ended: Sat May 25 13:29:17 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1558780157033 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1558780157033 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1558780157033 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1558780157033 ""}
