// See LICENSE for license details.

package examples

import chisel3._
import chisel3.util._
import chisel3.iotesters.{SteppedHWIOTester, ChiselFlatSpec, OrderedDecoupledHWIOTester}

object RealGCD {
  val num_width = 16
}

object GCDCalculator {
  def computeGcdResultsAndCycles(a: Int, b: Int, depth: Int = 1): (Int, Int) = {
    if(b == 0) {
      (a, depth)
    }
    else {
      computeGcdResultsAndCycles(b, a%b, depth+1 )
    }
  }
}

class RealGCDInput extends Bundle {
  private val theWidth = RealGCD.num_width
  val a = UInt(theWidth.W)
  val b = UInt(theWidth.W)
}

class RealGCD extends Module {
  private val theWidth = RealGCD.num_width
  val io  = IO(new Bundle {
    val in  = Flipped(Decoupled(new RealGCDInput()))
    val out = Valid(UInt(theWidth.W))
  })

  val x = Reg(UInt(theWidth.W))
  val y = Reg(UInt(theWidth.W))
  val p = RegInit(false.B)

  val ti = RegInit(0.U(theWidth.W))
  ti := ti + 1.U

  io.in.ready := !p

  when (io.in.valid && !p) {
    x := io.in.bits.a
    y := io.in.bits.b
    p := true.B
  }

  when (p) {
    when (x > y)  { x := y; y := x }
      .otherwise    { y := y - x }
  }

  printf("ti %d  x %d y %d  in_ready %d  in_valid %d  out %d  out_ready %d  out_valid %d==============\n",
      ti, x, y, io.in.ready, io.in.valid, io.out.bits, 0.U, io.out.valid)
//      ti, x, y, io.in.ready, io.in.valid, io.out.bits, io.out.ready, io.out.valid)

  io.out.bits  := x
  io.out.valid := y === 0.U && p
  when (io.out.valid) {
    p := false.B
  }
}

class RealGCDTests extends SteppedHWIOTester {
  val device_under_test = Module( new RealGCD )
  val c = device_under_test

  val inputs = List( (48, 32), (7, 3), (100, 10) )
  val outputs = List( 16, 1, 10)

  for ((input_1, input_2) <- inputs) {
    val (output, cycles) = GCDCalculator.computeGcdResultsAndCycles(input_1, input_2)

    poke(c.io.in.bits.a, input_1)
    poke(c.io.in.bits.b, input_2)
    poke(c.io.in.valid, 1)

    step(1)
    expect(c.io.in.ready, 1)
    poke(c.io.in.valid, 0)
    step(1)

    step(cycles - 2)
    expect(c.io.out.bits, output)
  }
}

class DecoupledRealGCDTestHandCodedExample extends OrderedDecoupledHWIOTester {
  val device_under_test = Module(new RealGCD())
  val c = device_under_test

  val a_values = VecInit(Array(12.U(16.W), 33.U(16.W)))
  val b_values = VecInit(Array(24.U(16.W), 24.U(16.W)))

  val ti = RegInit(0.U(16.W))
  val pc = RegInit(0.U(16.W))
  val oc = RegInit(0.U(16.W))

  val in_done  = RegInit(false.B)
  val out_done = RegInit(false.B)

  ti := ti + 1.U
  when(ti >= 50.U) { stop() }
  when(in_done && out_done) { stop() }

  //printf("ti %d pc %d oc %d in_ready %d out_valid %d==============",
  //    ti, pc, oc, c.io.in.ready, c.io.out.valid)
  when(!in_done && c.io.in.ready) {
    //    printf(s"pc %d a %d b %d", pc, a_values(pc), b_values(pc))
    c.io.in.bits.a := a_values(pc)
    c.io.in.bits.b := b_values(pc)
    c.io.in.valid  := true.B
    pc := pc + 1.U
    when(pc >= (a_values.length).asUInt) {
      in_done := true.B
    }
  }

  val c_values = VecInit(Array(12.U(16.W), 3.U(16.W)))
//  c.io.out.ready := true.B

  when(!out_done && c.io.out.valid) {
    logPrintfDebug("oc %d   got %d   expected %d\n", oc, c.io.out.bits, c_values(oc))
    assert(c.io.out.bits === c_values(oc))
//    c.io.out.ready := true.B
    oc := oc + 1.U
    when(oc >= (c_values.length).asUInt) {
      out_done := true.B
    }
  }
  //  finish()
  //  io_info.show_ports("".r)
}

class DecoupledRealGCDTests4 extends OrderedDecoupledHWIOTester {
  val device_under_test = Module(new RealGCD())
  val c = device_under_test

  for {
    i <- 1 to 10
    j <- 1 to 10
  } {
    val (gcd_value, cycles) = GCDCalculator.computeGcdResultsAndCycles(i, j)

    inputEvent(c.io.in.bits.a -> i, c.io.in.bits.b -> j)
    outputEvent(c.io.out.bits -> gcd_value)
  }
}

class DecoupledRealGCDTester extends ChiselFlatSpec {
  "RealGCD using decoupledIO input interface and validIO output interface" should "return good values" in {
    assertTesterPasses { new DecoupledRealGCDTests4 }
  }
}

