# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_selectio_wiz_0_0/design_1_selectio_wiz_0_0_selectio_wiz.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_selectio_wiz_0_0/design_1_selectio_wiz_0_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_selectio_wiz_0_1/design_1_selectio_wiz_0_1_selectio_wiz.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_selectio_wiz_0_1/design_1_selectio_wiz_0_1.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_selectio_wiz_0_2/design_1_selectio_wiz_0_2_selectio_wiz.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_selectio_wiz_0_2/design_1_selectio_wiz_0_2.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_selectio_wiz_1_0/design_1_selectio_wiz_1_0_selectio_wiz.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_selectio_wiz_1_0/design_1_selectio_wiz_1_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_selectio_wiz_3_0/design_1_selectio_wiz_3_0_selectio_wiz.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_selectio_wiz_3_0/design_1_selectio_wiz_3_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
