{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 6.8.11  2018-08-07 bk=1.4403 VDI=40 GEI=35 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -y 570 -defaultsOSRD
preplace port i_dataValidLeft -pg 1 -y 160 -defaultsOSRD
preplace port o_readyLeft -pg 1 -y 280 -defaultsOSRD
preplace port i_dataValidRight -pg 1 -y 320 -defaultsOSRD
preplace port o_readyRight -pg 1 -y 550 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 590 -defaultsOSRD
preplace portBus i_dataNewLeft -pg 1 -y 180 -defaultsOSRD
preplace portBus i_dataNewRight -pg 1 -y 300 -defaultsOSRD
preplace inst rstAxi -pg 1 -lvl 1 -y 920 -defaultsOSRD
preplace inst blkMemGenLeft -pg 1 -lvl 4 -y 140 -defaultsOSRD
preplace inst Freq2BRAMLeft -pg 1 -lvl 3 -y 150 -defaultsOSRD
preplace inst DFTStageWrapperLeft -pg 1 -lvl 2 -y 150 -defaultsOSRD
preplace inst axiSmc -pg 1 -lvl 2 -y 780 -defaultsOSRD
preplace inst axiBramCtrlRight -pg 1 -lvl 3 -y 810 -defaultsOSRD
preplace inst DFTStageWrapperRight -pg 1 -lvl 2 -y 430 -defaultsOSRD
preplace inst rstRTL -pg 1 -lvl 1 -y 430 -defaultsOSRD
preplace inst axiBramCtrlLeft -pg 1 -lvl 3 -y 670 -defaultsOSRD
preplace inst Freq2BRAMRight -pg 1 -lvl 3 -y 430 -defaultsOSRD
preplace inst blkMemGenRight -pg 1 -lvl 4 -y 420 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 1 -y 660 -defaultsOSRD
preplace netloc processing_system7_0_DDR 1 1 4 NJ 570 NJ 570 NJ 570 NJ
preplace netloc DFTStageWrapper_1_o_freqDataImag 1 2 1 N
preplace netloc i_dataNewRight_1 1 0 2 NJ 300 500J
preplace netloc axi_smc_M01_AXI 1 2 1 N
preplace netloc Freq2BRAM_1_o_bramEn 1 3 1 1290
preplace netloc DFTStageWrapper_0_o_freqDataIndex 1 2 1 N
preplace netloc Freq2BRAM_1_o_bramDin 1 3 1 N
preplace netloc blk_mem_gen_1_doutb 1 2 2 890 310 1300
preplace netloc Freq2BRAM_0_o_bramByteWe 1 3 1 1330
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 3 1 1310
preplace netloc processing_system7_0_M_AXI_GP0 1 1 1 460
preplace netloc DFTStageWrapper_0_o_freqDataImag 1 2 1 N
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 1 2 500 860 890
preplace netloc axi_smc_M00_AXI 1 2 1 860
preplace netloc axi_bram_ctrl_0_BRAM_PORTA1 1 3 1 1350
preplace netloc DFTStageWrapper_0_o_ready 1 2 3 860J 10 1350J 280 NJ
preplace netloc DFTStageWrapper_0_o_freqDataReal 1 2 1 N
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 2 20 820 450
preplace netloc DFTStageWrapper_1_o_freqDataIndex 1 2 1 N
preplace netloc DFTStageWrapper_0_o_freqDataEn 1 2 1 N
preplace netloc DFTStageWrapper_1_o_freqDataReal 1 2 1 N
preplace netloc processing_system7_0_FIXED_IO 1 1 4 NJ 590 NJ 590 NJ 590 NJ
preplace netloc i_dataNew_1 1 0 2 NJ 180 NJ
preplace netloc Freq2BRAM_0_o_bramAddr 1 3 1 1280
preplace netloc DFTStageWrapper_1_o_ready 1 2 3 860J 300 1280J 560 1590J
preplace netloc proc_sys_reset_0_peripheral_reset 1 1 3 480 250 880 30 1320
preplace netloc blk_mem_gen_0_doutb 1 2 2 890 20 1360
preplace netloc Net 1 0 4 20 330 470 50 870 270 1370
preplace netloc processing_system7_0_FCLK_CLK0 1 0 3 30 810 480 700 880
preplace netloc Freq2BRAM_1_o_bramByteWe 1 3 1 1270
preplace netloc DFTStageWrapper_1_o_freqDataEn 1 2 1 N
preplace netloc Freq2BRAM_0_o_bramEn 1 3 1 1340
preplace netloc Freq2BRAM_1_o_bramAddr 1 3 1 1330
preplace netloc i_dataValidRight_1 1 0 2 NJ 320 490J
preplace netloc i_dataValid_1 1 0 2 NJ 160 NJ
preplace netloc Freq2BRAM_0_o_bramDin 1 3 1 N
levelinfo -pg 1 0 240 680 1080 1480 1610 -top 0 -bot 1020
"
}
{
   "da_axi4_cnt":"2",
   "da_board_cnt":"1",
   "da_bram_cntlr_cnt":"4",
   "da_clkrst_cnt":"3",
   "da_ps7_cnt":"1"
}
