These are merely representative examples of the more-complex behavior seen in the gates as the feature sizes
decrease.  Together,  those  complexities  lead  to  a  nonlinear  delay  model,  which  is  typically  implemented  as  a
LUT, rather than with an analytic expression.