{"Source Block": ["oh/elink/hdl/etx_protocol.v@55:65@HdlIdDef", "   wire \t last_write;\n   wire [1:0] \t last_datamode;\n   wire [3:0]\t last_ctrlmode;\n   wire [AW-1:0] last_dstaddr;   \n   wire \t etx_valid;\n   reg           etx_io_wait;\n   wire \t burst_match;\n   wire \t burst_type_match;\n   wire [31:0] \t burst_addr;\n   wire \t burst_addr_match;\n    \n"], "Clone Blocks": [["oh/elink/hdl/etx_protocol.v@54:64", "   wire [DW-1:0] etx_data;\n   wire \t last_write;\n   wire [1:0] \t last_datamode;\n   wire [3:0]\t last_ctrlmode;\n   wire [AW-1:0] last_dstaddr;   \n   wire \t etx_valid;\n   reg           etx_io_wait;\n   wire \t burst_match;\n   wire \t burst_type_match;\n   wire [31:0] \t burst_addr;\n   wire \t burst_addr_match;\n"], ["oh/elink/hdl/etx_io.v@59:69", "   wire \t  write;\n   wire [1:0] \t  datamode;   \n   wire [3:0]\t  ctrlmode;\n   wire [31:0] \t  dstaddr;\n   wire [31:0] \t  data;\n   wire [31:0] \t  srcaddr;\n   wire [7:0] \t  txo_data;\n   wire \t  txo_frame;   \n   wire \t  txo_lclk90;\n   reg \t\t  tx_io_wait;\n   \n"], ["oh/elink/hdl/etx_protocol.v@56:66", "   wire [1:0] \t last_datamode;\n   wire [3:0]\t last_ctrlmode;\n   wire [AW-1:0] last_dstaddr;   \n   wire \t etx_valid;\n   reg           etx_io_wait;\n   wire \t burst_match;\n   wire \t burst_type_match;\n   wire [31:0] \t burst_addr;\n   wire \t burst_addr_match;\n    \n   //packet to emesh bundle\n"], ["oh/elink/hdl/etx_protocol.v@52:62", "   wire [3:0]\t etx_ctrlmode;\n   wire [AW-1:0] etx_dstaddr;\n   wire [DW-1:0] etx_data;\n   wire \t last_write;\n   wire [1:0] \t last_datamode;\n   wire [3:0]\t last_ctrlmode;\n   wire [AW-1:0] last_dstaddr;   \n   wire \t etx_valid;\n   reg           etx_io_wait;\n   wire \t burst_match;\n   wire \t burst_type_match;\n"], ["oh/elink/hdl/etx_protocol.v@58:68", "   wire [AW-1:0] last_dstaddr;   \n   wire \t etx_valid;\n   reg           etx_io_wait;\n   wire \t burst_match;\n   wire \t burst_type_match;\n   wire [31:0] \t burst_addr;\n   wire \t burst_addr_match;\n    \n   //packet to emesh bundle\n   packet2emesh p2m0 (\n\t\t      .write_out\t(etx_write),\n"], ["oh/elink/hdl/etx_protocol.v@57:67", "   wire [3:0]\t last_ctrlmode;\n   wire [AW-1:0] last_dstaddr;   \n   wire \t etx_valid;\n   reg           etx_io_wait;\n   wire \t burst_match;\n   wire \t burst_type_match;\n   wire [31:0] \t burst_addr;\n   wire \t burst_addr_match;\n    \n   //packet to emesh bundle\n   packet2emesh p2m0 (\n"], ["oh/elink/hdl/etx_protocol.v@53:63", "   wire [AW-1:0] etx_dstaddr;\n   wire [DW-1:0] etx_data;\n   wire \t last_write;\n   wire [1:0] \t last_datamode;\n   wire [3:0]\t last_ctrlmode;\n   wire [AW-1:0] last_dstaddr;   \n   wire \t etx_valid;\n   reg           etx_io_wait;\n   wire \t burst_match;\n   wire \t burst_type_match;\n   wire [31:0] \t burst_addr;\n"]], "Diff Content": {"Delete": [[60, "   reg           etx_io_wait;\n"]], "Add": []}}