

================================================================
== Vitis HLS Report for 'bfs'
================================================================
* Date:           Fri Apr  4 02:04:14 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.575 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval   | Pipeline|
    |   min   |   max   |    min   |    max   | min |   max  |   Type  |
    +---------+---------+----------+----------+-----+--------+---------+
    |      482|   123137|  2.410 us|  0.616 ms|  483|  123138|       no|
    +---------+---------+----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+-----------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                        |                             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                Instance                |            Module           |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------+-----------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_bfs_Pipeline_loop_neighbors_fu_154  |bfs_Pipeline_loop_neighbors  |      477|      477|  2.385 us|  2.385 us|  477|  477|       no|
        +----------------------------------------+-----------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+---------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- loop_queue  |      481|   123136|       481|          -|          -|  1 ~ 256|        no|
        +--------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.25>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%q_in = alloca i32 1"   --->   Operation 6 'alloca' 'q_in' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%q_out = alloca i32 1"   --->   Operation 7 'alloca' 'q_out' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%dummy = alloca i32 1"   --->   Operation 8 'alloca' 'dummy' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%starting_node_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %starting_node"   --->   Operation 9 'read' 'starting_node_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln14 = trunc i64 %starting_node_read" [bfs.c:14]   --->   Operation 10 'trunc' 'trunc_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%spectopmodule_ln14 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [bfs.c:14]   --->   Operation 11 'spectopmodule' 'spectopmodule_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %nodes, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %nodes"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %edges, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %edges"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %starting_node"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %starting_node, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %level, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %level"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %level_counts, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %level_counts"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.62ns)   --->   "%queue = alloca i64 1" [bfs.c:15]   --->   Operation 22 'alloca' 'queue' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%level_addr = getelementptr i8 %level, i64 0, i64 %starting_node_read" [bfs.c:28]   --->   Operation 23 'getelementptr' 'level_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.62ns)   --->   "%store_ln28 = store i8 0, i8 %level_addr" [bfs.c:28]   --->   Operation 24 'store' 'store_ln28' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%level_counts_addr = getelementptr i64 %level_counts, i64 0, i64 0" [bfs.c:29]   --->   Operation 25 'getelementptr' 'level_counts_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.71ns)   --->   "%store_ln29 = store i64 1, i4 %level_counts_addr" [bfs.c:29]   --->   Operation 26 'store' 'store_ln29' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%queue_addr = getelementptr i8 %queue, i64 0, i64 0" [bfs.c:30]   --->   Operation 27 'getelementptr' 'queue_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.62ns)   --->   "%store_ln30 = store i8 %trunc_ln14, i8 %queue_addr" [bfs.c:30]   --->   Operation 28 'store' 'store_ln30' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 29 [1/1] (0.38ns)   --->   "%store_ln32 = store i9 0, i9 %dummy" [bfs.c:32]   --->   Operation 29 'store' 'store_ln32' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 30 [1/1] (0.38ns)   --->   "%store_ln32 = store i8 0, i8 %q_out" [bfs.c:32]   --->   Operation 30 'store' 'store_ln32' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%store_ln32 = store i64 2, i64 %q_in" [bfs.c:32]   --->   Operation 31 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln32 = br void %for.body" [bfs.c:32]   --->   Operation 32 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.27>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%dummy_1 = load i9 %dummy" [bfs.c:32]   --->   Operation 33 'load' 'dummy_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.59ns)   --->   "%icmp_ln32 = icmp_eq  i9 %dummy_1, i9 256" [bfs.c:32]   --->   Operation 34 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 256, i64 128"   --->   Operation 35 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.71ns)   --->   "%dummy_2 = add i9 %dummy_1, i9 1" [bfs.c:32]   --->   Operation 36 'add' 'dummy_2' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %for.body.split, void %for.end48.loopexit" [bfs.c:32]   --->   Operation 37 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%q_in_load = load i64 %q_in" [bfs.c:33]   --->   Operation 38 'load' 'q_in_load' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%q_out_load = load i8 %q_out" [bfs.c:33]   --->   Operation 39 'load' 'q_out_load' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i8 %q_out_load" [bfs.c:32]   --->   Operation 40 'zext' 'zext_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln32_1 = zext i8 %q_out_load" [bfs.c:32]   --->   Operation 41 'zext' 'zext_ln32_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [bfs.c:16]   --->   Operation 42 'specloopname' 'specloopname_ln16' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.06ns)   --->   "%icmp_ln33 = icmp_ugt  i64 %q_in_load, i64 %zext_ln32" [bfs.c:33]   --->   Operation 43 'icmp' 'icmp_ln33' <Predicate = (!icmp_ln32)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.70ns)   --->   "%add_ln33 = add i9 %zext_ln32_1, i9 1" [bfs.c:33]   --->   Operation 44 'add' 'add_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i9 %add_ln33" [bfs.c:33]   --->   Operation 45 'zext' 'zext_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.70ns)   --->   "%q_out_1 = add i8 %q_out_load, i8 1" [bfs.c:33]   --->   Operation 46 'add' 'q_out_1' <Predicate = (!icmp_ln32)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void %cond.false8, void %cond.true5" [bfs.c:33]   --->   Operation 47 'br' 'br_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.06ns)   --->   "%icmp_ln33_2 = icmp_eq  i64 %q_in_load, i64 0" [bfs.c:33]   --->   Operation 48 'icmp' 'icmp_ln33_2' <Predicate = (!icmp_ln32 & !icmp_ln33)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.58ns)   --->   "%icmp_ln33_3 = icmp_eq  i8 %q_out_load, i8 255" [bfs.c:33]   --->   Operation 49 'icmp' 'icmp_ln33_3' <Predicate = (!icmp_ln32 & !icmp_ln33)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.12ns)   --->   "%and_ln33 = and i1 %icmp_ln33_2, i1 %icmp_ln33_3" [bfs.c:33]   --->   Operation 50 'and' 'and_ln33' <Predicate = (!icmp_ln32 & !icmp_ln33)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %and_ln33, void %loop_neighbors, void %if.then" [bfs.c:33]   --->   Operation 51 'br' 'br_ln33' <Predicate = (!icmp_ln32 & !icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.06ns)   --->   "%icmp_ln33_1 = icmp_eq  i64 %q_in_load, i64 %zext_ln33" [bfs.c:33]   --->   Operation 52 'icmp' 'icmp_ln33_1' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33_1, void %loop_neighbors, void %if.then" [bfs.c:33]   --->   Operation 53 'br' 'br_ln33' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%queue_addr_1 = getelementptr i8 %queue, i64 0, i64 %zext_ln32" [bfs.c:35]   --->   Operation 54 'getelementptr' 'queue_addr_1' <Predicate = (!icmp_ln32 & icmp_ln33 & !icmp_ln33_1) | (!icmp_ln32 & !icmp_ln33 & !and_ln33)> <Delay = 0.00>
ST_2 : Operation 55 [2/2] (0.62ns)   --->   "%n = load i8 %queue_addr_1" [bfs.c:37]   --->   Operation 55 'load' 'n' <Predicate = (!icmp_ln32 & icmp_ln33 & !icmp_ln33_1) | (!icmp_ln32 & !icmp_ln33 & !and_ln33)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 56 [1/1] (0.38ns)   --->   "%store_ln32 = store i9 %dummy_2, i9 %dummy" [bfs.c:32]   --->   Operation 56 'store' 'store_ln32' <Predicate = (!icmp_ln32 & icmp_ln33 & !icmp_ln33_1) | (!icmp_ln32 & !icmp_ln33 & !and_ln33)> <Delay = 0.38>
ST_2 : Operation 57 [1/1] (0.38ns)   --->   "%store_ln32 = store i8 %q_out_1, i8 %q_out" [bfs.c:32]   --->   Operation 57 'store' 'store_ln32' <Predicate = (!icmp_ln32 & icmp_ln33 & !icmp_ln33_1) | (!icmp_ln32 & !icmp_ln33 & !and_ln33)> <Delay = 0.38>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln34 = br void %for.end48" [bfs.c:34]   --->   Operation 58 'br' 'br_ln34' <Predicate = (!icmp_ln32 & icmp_ln33 & icmp_ln33_1) | (!icmp_ln32 & !icmp_ln33 & and_ln33)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.end48"   --->   Operation 59 'br' 'br_ln0' <Predicate = (icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%ret_ln61 = ret" [bfs.c:61]   --->   Operation 60 'ret' 'ret_ln61' <Predicate = (icmp_ln33 & icmp_ln33_1) | (!icmp_ln33 & and_ln33) | (icmp_ln32)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.82>
ST_3 : Operation 61 [1/2] (0.62ns)   --->   "%n = load i8 %queue_addr_1" [bfs.c:37]   --->   Operation 61 'load' 'n' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i8 %n" [bfs.c:18]   --->   Operation 62 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%nodes_addr = getelementptr i128 %nodes, i64 0, i64 %zext_ln18" [bfs.c:37]   --->   Operation 63 'getelementptr' 'nodes_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [2/2] (1.20ns)   --->   "%nodes_load = load i8 %nodes_addr" [bfs.c:37]   --->   Operation 64 'load' 'nodes_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>

State 4 <SV = 3> <Delay = 1.58>
ST_4 : Operation 65 [1/2] (1.20ns)   --->   "%nodes_load = load i8 %nodes_addr" [bfs.c:37]   --->   Operation 65 'load' 'nodes_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%e = trunc i128 %nodes_load" [bfs.c:37]   --->   Operation 66 'trunc' 'e' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_end = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %nodes_load, i32 64, i32 127" [bfs.c:38]   --->   Operation 67 'partselect' 'tmp_end' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [2/2] (0.38ns)   --->   "%call_ln37 = call void @bfs_Pipeline_loop_neighbors, i64 %e, i8 %level, i8 %n, i64 %tmp_end, i64 %edges, i64 %level_counts, i8 %queue, i64 %q_in" [bfs.c:37]   --->   Operation 68 'call' 'call_ln37' <Predicate = true> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 69 [1/2] (0.00ns)   --->   "%call_ln37 = call void @bfs_Pipeline_loop_neighbors, i64 %e, i8 %level, i8 %n, i64 %tmp_end, i64 %edges, i64 %level_counts, i8 %queue, i64 %q_in" [bfs.c:37]   --->   Operation 69 'call' 'call_ln37' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln32 = br void %for.body" [bfs.c:32]   --->   Operation 70 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ nodes]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ edges]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ starting_node]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ level]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ level_counts]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
q_in               (alloca           ) [ 011111]
q_out              (alloca           ) [ 011111]
dummy              (alloca           ) [ 011111]
starting_node_read (read             ) [ 000000]
trunc_ln14         (trunc            ) [ 000000]
spectopmodule_ln14 (spectopmodule    ) [ 000000]
specinterface_ln0  (specinterface    ) [ 000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000]
specinterface_ln0  (specinterface    ) [ 000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000]
specinterface_ln0  (specinterface    ) [ 000000]
specinterface_ln0  (specinterface    ) [ 000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000]
specinterface_ln0  (specinterface    ) [ 000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000]
queue              (alloca           ) [ 001111]
level_addr         (getelementptr    ) [ 000000]
store_ln28         (store            ) [ 000000]
level_counts_addr  (getelementptr    ) [ 000000]
store_ln29         (store            ) [ 000000]
queue_addr         (getelementptr    ) [ 000000]
store_ln30         (store            ) [ 000000]
store_ln32         (store            ) [ 000000]
store_ln32         (store            ) [ 000000]
store_ln32         (store            ) [ 000000]
br_ln32            (br               ) [ 000000]
dummy_1            (load             ) [ 000000]
icmp_ln32          (icmp             ) [ 001111]
empty              (speclooptripcount) [ 000000]
dummy_2            (add              ) [ 000000]
br_ln32            (br               ) [ 000000]
q_in_load          (load             ) [ 000000]
q_out_load         (load             ) [ 000000]
zext_ln32          (zext             ) [ 000000]
zext_ln32_1        (zext             ) [ 000000]
specloopname_ln16  (specloopname     ) [ 000000]
icmp_ln33          (icmp             ) [ 001111]
add_ln33           (add              ) [ 000000]
zext_ln33          (zext             ) [ 000000]
q_out_1            (add              ) [ 000000]
br_ln33            (br               ) [ 000000]
icmp_ln33_2        (icmp             ) [ 000000]
icmp_ln33_3        (icmp             ) [ 000000]
and_ln33           (and              ) [ 001111]
br_ln33            (br               ) [ 000000]
icmp_ln33_1        (icmp             ) [ 001111]
br_ln33            (br               ) [ 000000]
queue_addr_1       (getelementptr    ) [ 000100]
store_ln32         (store            ) [ 000000]
store_ln32         (store            ) [ 000000]
br_ln34            (br               ) [ 000000]
br_ln0             (br               ) [ 000000]
ret_ln61           (ret              ) [ 000000]
n                  (load             ) [ 000011]
zext_ln18          (zext             ) [ 000000]
nodes_addr         (getelementptr    ) [ 000010]
nodes_load         (load             ) [ 000000]
e                  (trunc            ) [ 000001]
tmp_end            (partselect       ) [ 000001]
call_ln37          (call             ) [ 000000]
br_ln32            (br               ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="nodes">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nodes"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="edges">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="edges"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="starting_node">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="starting_node"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="level">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="level"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="level_counts">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="level_counts"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bfs_Pipeline_loop_neighbors"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="q_in_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="q_in/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="q_out_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="q_out/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="dummy_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dummy/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="queue_alloca_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="queue/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="starting_node_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="64" slack="0"/>
<pin id="86" dir="0" index="1" bw="64" slack="0"/>
<pin id="87" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="starting_node_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="level_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="8" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="64" slack="0"/>
<pin id="94" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="level_addr/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="store_ln28_access_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="8" slack="0"/>
<pin id="100" dir="0" index="1" bw="8" slack="0"/>
<pin id="101" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="level_counts_addr_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="64" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="1" slack="0"/>
<pin id="109" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="level_counts_addr/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="store_ln29_access_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="4" slack="0"/>
<pin id="115" dir="0" index="1" bw="64" slack="0"/>
<pin id="116" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="queue_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="1" slack="0"/>
<pin id="124" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="queue_addr/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="0" index="1" bw="8" slack="0"/>
<pin id="131" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln30/1 n/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="queue_addr_1_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="8" slack="0"/>
<pin id="138" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="queue_addr_1/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="nodes_addr_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="128" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="8" slack="0"/>
<pin id="145" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="nodes_addr/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_access_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="0"/>
<pin id="150" dir="0" index="1" bw="128" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="nodes_load/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_bfs_Pipeline_loop_neighbors_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="0" slack="0"/>
<pin id="156" dir="0" index="1" bw="64" slack="0"/>
<pin id="157" dir="0" index="2" bw="8" slack="0"/>
<pin id="158" dir="0" index="3" bw="8" slack="1"/>
<pin id="159" dir="0" index="4" bw="64" slack="0"/>
<pin id="160" dir="0" index="5" bw="64" slack="0"/>
<pin id="161" dir="0" index="6" bw="64" slack="0"/>
<pin id="162" dir="0" index="7" bw="8" slack="2147483647"/>
<pin id="163" dir="0" index="8" bw="64" slack="3"/>
<pin id="164" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln37/4 "/>
</bind>
</comp>

<comp id="169" class="1004" name="trunc_ln14_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="64" slack="0"/>
<pin id="171" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln14/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="store_ln32_store_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="9" slack="0"/>
<pin id="177" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="store_ln32_store_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="8" slack="0"/>
<pin id="182" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="store_ln32_store_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="3" slack="0"/>
<pin id="186" dir="0" index="1" bw="64" slack="0"/>
<pin id="187" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="dummy_1_load_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="9" slack="1"/>
<pin id="191" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dummy_1/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="icmp_ln32_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="9" slack="0"/>
<pin id="194" dir="0" index="1" bw="9" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="dummy_2_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="9" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="dummy_2/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="q_in_load_load_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="64" slack="1"/>
<pin id="206" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="q_in_load/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="q_out_load_load_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="8" slack="1"/>
<pin id="209" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="q_out_load/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="zext_ln32_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="0"/>
<pin id="212" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="zext_ln32_1_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="8" slack="0"/>
<pin id="217" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32_1/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="icmp_ln33_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="64" slack="0"/>
<pin id="221" dir="0" index="1" bw="8" slack="0"/>
<pin id="222" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="add_ln33_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="8" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="zext_ln33_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="9" slack="0"/>
<pin id="233" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="q_out_1_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="8" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="q_out_1/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="icmp_ln33_2_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="64" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33_2/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="icmp_ln33_3_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="8" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33_3/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="and_ln33_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln33/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="icmp_ln33_1_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="64" slack="0"/>
<pin id="261" dir="0" index="1" bw="9" slack="0"/>
<pin id="262" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33_1/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="store_ln32_store_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="9" slack="0"/>
<pin id="267" dir="0" index="1" bw="9" slack="1"/>
<pin id="268" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="store_ln32_store_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="8" slack="0"/>
<pin id="272" dir="0" index="1" bw="8" slack="1"/>
<pin id="273" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="zext_ln18_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8" slack="0"/>
<pin id="277" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="e_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="128" slack="0"/>
<pin id="282" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="e/4 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_end_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="64" slack="0"/>
<pin id="287" dir="0" index="1" bw="128" slack="0"/>
<pin id="288" dir="0" index="2" bw="8" slack="0"/>
<pin id="289" dir="0" index="3" bw="8" slack="0"/>
<pin id="290" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_end/4 "/>
</bind>
</comp>

<comp id="296" class="1005" name="q_in_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="64" slack="0"/>
<pin id="298" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="q_in "/>
</bind>
</comp>

<comp id="303" class="1005" name="q_out_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="8" slack="0"/>
<pin id="305" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="q_out "/>
</bind>
</comp>

<comp id="310" class="1005" name="dummy_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="9" slack="0"/>
<pin id="312" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="dummy "/>
</bind>
</comp>

<comp id="329" class="1005" name="queue_addr_1_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="8" slack="1"/>
<pin id="331" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="queue_addr_1 "/>
</bind>
</comp>

<comp id="334" class="1005" name="n_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="8" slack="1"/>
<pin id="336" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="339" class="1005" name="nodes_addr_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="8" slack="1"/>
<pin id="341" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="nodes_addr "/>
</bind>
</comp>

<comp id="344" class="1005" name="e_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="64" slack="1"/>
<pin id="346" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="e "/>
</bind>
</comp>

<comp id="349" class="1005" name="tmp_end_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="64" slack="1"/>
<pin id="351" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_end "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="10" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="10" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="10" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="32" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="12" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="34" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="97"><net_src comp="84" pin="2"/><net_sink comp="90" pin=2"/></net>

<net id="103"><net_src comp="36" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="104"><net_src comp="90" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="110"><net_src comp="8" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="34" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="112"><net_src comp="34" pin="0"/><net_sink comp="105" pin=2"/></net>

<net id="118"><net_src comp="32" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="119"><net_src comp="105" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="125"><net_src comp="80" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="34" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="34" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="133"><net_src comp="120" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="139"><net_src comp="34" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="140"><net_src comp="134" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="146"><net_src comp="0" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="34" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="141" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="165"><net_src comp="66" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="166"><net_src comp="6" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="167"><net_src comp="2" pin="0"/><net_sink comp="154" pin=5"/></net>

<net id="168"><net_src comp="8" pin="0"/><net_sink comp="154" pin=6"/></net>

<net id="172"><net_src comp="84" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="178"><net_src comp="38" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="183"><net_src comp="36" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="188"><net_src comp="40" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="196"><net_src comp="189" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="42" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="189" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="50" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="213"><net_src comp="207" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="218"><net_src comp="207" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="223"><net_src comp="204" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="210" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="229"><net_src comp="215" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="50" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="234"><net_src comp="225" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="239"><net_src comp="207" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="56" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="204" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="34" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="207" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="58" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="257"><net_src comp="241" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="247" pin="2"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="204" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="231" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="269"><net_src comp="198" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="274"><net_src comp="235" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="278"><net_src comp="128" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="283"><net_src comp="148" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="291"><net_src comp="60" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="292"><net_src comp="148" pin="3"/><net_sink comp="285" pin=1"/></net>

<net id="293"><net_src comp="62" pin="0"/><net_sink comp="285" pin=2"/></net>

<net id="294"><net_src comp="64" pin="0"/><net_sink comp="285" pin=3"/></net>

<net id="295"><net_src comp="285" pin="4"/><net_sink comp="154" pin=4"/></net>

<net id="299"><net_src comp="68" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="301"><net_src comp="296" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="302"><net_src comp="296" pin="1"/><net_sink comp="154" pin=8"/></net>

<net id="306"><net_src comp="72" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="308"><net_src comp="303" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="309"><net_src comp="303" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="313"><net_src comp="76" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="315"><net_src comp="310" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="316"><net_src comp="310" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="332"><net_src comp="134" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="337"><net_src comp="128" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="154" pin=3"/></net>

<net id="342"><net_src comp="141" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="347"><net_src comp="280" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="352"><net_src comp="285" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="154" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: level | {1 4 5 }
	Port: level_counts | {1 4 5 }
 - Input state : 
	Port: bfs : nodes | {3 4 }
	Port: bfs : edges | {4 5 }
	Port: bfs : starting_node | {1 }
	Port: bfs : level | {4 5 }
	Port: bfs : level_counts | {4 5 }
  - Chain level:
	State 1
		store_ln28 : 1
		store_ln29 : 1
		queue_addr : 1
		store_ln30 : 2
		store_ln32 : 1
		store_ln32 : 1
		store_ln32 : 1
	State 2
		icmp_ln32 : 1
		dummy_2 : 1
		br_ln32 : 2
		zext_ln32 : 1
		zext_ln32_1 : 1
		icmp_ln33 : 2
		add_ln33 : 2
		zext_ln33 : 3
		q_out_1 : 1
		br_ln33 : 3
		icmp_ln33_2 : 1
		icmp_ln33_3 : 1
		and_ln33 : 2
		br_ln33 : 2
		icmp_ln33_1 : 4
		br_ln33 : 5
		queue_addr_1 : 2
		n : 3
		store_ln32 : 2
		store_ln32 : 2
	State 3
		zext_ln18 : 1
		nodes_addr : 2
		nodes_load : 3
	State 4
		e : 1
		tmp_end : 1
		call_ln37 : 2
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|---------|
| Operation|             Functional Unit            |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|---------|
|   call   | grp_bfs_Pipeline_loop_neighbors_fu_154 | 1.19386 |   243   |   322   |
|----------|----------------------------------------|---------|---------|---------|
|          |            icmp_ln32_fu_192            |    0    |    0    |    11   |
|          |            icmp_ln33_fu_219            |    0    |    0    |    29   |
|   icmp   |           icmp_ln33_2_fu_241           |    0    |    0    |    29   |
|          |           icmp_ln33_3_fu_247           |    0    |    0    |    11   |
|          |           icmp_ln33_1_fu_259           |    0    |    0    |    29   |
|----------|----------------------------------------|---------|---------|---------|
|          |             dummy_2_fu_198             |    0    |    0    |    16   |
|    add   |             add_ln33_fu_225            |    0    |    0    |    15   |
|          |             q_out_1_fu_235             |    0    |    0    |    15   |
|----------|----------------------------------------|---------|---------|---------|
|    and   |             and_ln33_fu_253            |    0    |    0    |    2    |
|----------|----------------------------------------|---------|---------|---------|
|   read   |      starting_node_read_read_fu_84     |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|   trunc  |            trunc_ln14_fu_169           |    0    |    0    |    0    |
|          |                e_fu_280                |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|          |            zext_ln32_fu_210            |    0    |    0    |    0    |
|   zext   |           zext_ln32_1_fu_215           |    0    |    0    |    0    |
|          |            zext_ln33_fu_231            |    0    |    0    |    0    |
|          |            zext_ln18_fu_275            |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|partselect|             tmp_end_fu_285             |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|   Total  |                                        | 1.19386 |   243   |   479   |
|----------|----------------------------------------|---------|---------|---------|

Memories:
+-----+--------+--------+--------+--------+
|     |  BRAM  |   FF   |   LUT  |  URAM  |
+-----+--------+--------+--------+--------+
|queue|    0   |    8   |   33   |    0   |
+-----+--------+--------+--------+--------+
|Total|    0   |    8   |   33   |    0   |
+-----+--------+--------+--------+--------+

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|    dummy_reg_310   |    9   |
|      e_reg_344     |   64   |
|      n_reg_334     |    8   |
| nodes_addr_reg_339 |    8   |
|    q_in_reg_296    |   64   |
|    q_out_reg_303   |    8   |
|queue_addr_1_reg_329|    8   |
|   tmp_end_reg_349  |   64   |
+--------------------+--------+
|        Total       |   233  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------|------|------|------|--------||---------||---------|
|                  Comp                  |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------|------|------|------|--------||---------||---------|
|            grp_access_fu_128           |  p0  |   3  |   8  |   24   ||    14   |
|            grp_access_fu_148           |  p0  |   2  |   8  |   16   ||    9    |
| grp_bfs_Pipeline_loop_neighbors_fu_154 |  p1  |   2  |  64  |   128  ||    9    |
| grp_bfs_Pipeline_loop_neighbors_fu_154 |  p4  |   2  |  64  |   128  ||    9    |
|----------------------------------------|------|------|------|--------||---------||---------|
|                  Total                 |      |      |      |   296  || 1.58086 ||    41   |
|----------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |   243  |   479  |    -   |
|   Memory  |    0   |    -   |    8   |   33   |    0   |
|Multiplexer|    -   |    1   |    -   |   41   |    -   |
|  Register |    -   |    -   |   233  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    2   |   484  |   553  |    0   |
+-----------+--------+--------+--------+--------+--------+
