Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Nov 14 18:18:48 2024
| Host         : DESKTOP-JA1U62V running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TrackerTopLevel_control_sets_placed.rpt
| Design       : TrackerTopLevel
| Device       : xc7s50
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    26 |
|    Minimum number of control sets                        |    26 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    86 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    26 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             107 |           46 |
| No           | No                    | Yes                    |              42 |           20 |
| No           | Yes                   | No                     |             105 |           45 |
| Yes          | No                    | No                     |              76 |           19 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              88 |           28 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------+------------------------------------------------------------+-------------------------------------------------------+------------------+----------------+--------------+
|              Clock Signal              |                        Enable Signal                       |                    Set/Reset Signal                   | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------+------------------------------------------------------------+-------------------------------------------------------+------------------+----------------+--------------+
|  clk_wiz_1/inst/clk_out2               |                                                            | driver1/PWM_i_1_n_0                                   |                1 |              1 |         1.00 |
|  clk_wiz_1/inst/clk_out2               |                                                            | driver2/PWM_i_1__0_n_0                                |                1 |              1 |         1.00 |
|  clk_wiz_1/inst/clk_out3               | camera_top/cam/camConfig/SCCB1/FSM_state[3]_i_1_n_0        |                                                       |                2 |              4 |         2.00 |
|  clk_wiz_1/inst/clk_out3               | camera_top/cam/camConfig/SCCB1/FSM_return_state[3]_i_1_n_0 |                                                       |                3 |              4 |         1.33 |
|  clk_wiz_1/inst/clk_out3               | camera_top/cam/camConfig/SCCB1/byte_index[3]_i_1_n_0       |                                                       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                         | camera_top/cam/camCapture/hIdx_reg[4]_0[0]                 |                                                       |                1 |              4 |         4.00 |
|  camera_pixel_clock_IBUF_BUFG          |                                                            |                                                       |                3 |              4 |         1.33 |
|  clk_wiz_1/inst/clk_out3               | camera_top/cam/camConfig/rom1/ready_reg                    | camera_top/cam/camConfig/config_1/timer[17]_i_1_n_0   |                2 |              7 |         3.50 |
|  camera_pixel_clock_IBUF_BUFG          | camera_top/cam/camCapture/firstHalfPixel_0                 | camera_top/cam/camCapture/firstHalfPixel[7]_i_1_n_0   |                2 |              7 |         3.50 |
|  clk_wiz_1/inst/clk_out3               | camera_top/cam/camConfig/SCCB1/tx_byte[7]_i_1_n_0          |                                                       |                3 |              8 |         2.67 |
|  clk_wiz_1/inst/clk_out3               | camera_top/cam/camConfig/rom1/ready_reg_0                  | camera_top/cam/camConfig/config_1/rom_addr[0]_i_1_n_0 |                2 |              8 |         4.00 |
|  clk_wiz_1/inst/clk_out3               | camera_top/cam/camConfig/SCCB1/timer[8]_i_1_n_0            |                                                       |                2 |              9 |         4.50 |
|  camera_pixel_clock_IBUF_BUFG          | camera_top/cam/camCapture/E[0]                             | camera_top/cam/camCapture/SR[0]                       |                4 |              9 |         2.25 |
|  camera_pixel_clock_IBUF_BUFG          | camera_top/cam/camCapture/hIdx                             | camera_top/cam/camCapture/hIdx[9]_i_1_n_0             |                4 |             10 |         2.50 |
|  clk_wiz_1/inst/clk_out3               |                                                            | camera_top/display/vga_control/SR[0]                  |                5 |             11 |         2.20 |
|  clk_wiz_1/inst/clk_out3               | camera_top/display/vga_control/SR[0]                       |                                                       |                3 |             11 |         3.67 |
|  camera_top/cam/camCapture/pixel_valid |                                                            |                                                       |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG                         |                                                            |                                                       |                6 |             14 |         2.33 |
|  clk_wiz_1/inst/clk_out3               | camera_top/cam/camConfig/SCCB1/latched_data_1              |                                                       |                2 |             16 |         8.00 |
|  clk_wiz_1/inst/clk_out3               | camera_top/cam/camConfig/rom1/E[0]                         |                                                       |                2 |             16 |         8.00 |
|  clk_wiz_1/inst/clk_out3               | camera_top/cam/camConfig/SCCB1/timer[8]_i_1_n_0            | camera_top/cam/camConfig/SCCB1/timer[31]_i_1__0_n_0   |                6 |             23 |         3.83 |
|  clk_wiz_1/inst/clk_out3               | camera_top/cam/camConfig/rom1/ready_reg                    | camera_top/cam/camConfig/rom1/FSM_state_reg[0]        |                8 |             24 |         3.00 |
|  clk_wiz_1/inst/clk_out3               |                                                            | vga_to_hdmi/inst/encr/AR[0]                           |               20 |             42 |         2.10 |
|  clk_wiz_1/inst/clk_out2               |                                                            | driver1/SR[0]                                         |               18 |             46 |         2.56 |
|  clk_wiz_1/inst/clk_out2               |                                                            | driver2/SR[0]                                         |               20 |             46 |         2.30 |
|  clk_wiz_1/inst/clk_out3               |                                                            |                                                       |               36 |             93 |         2.58 |
+----------------------------------------+------------------------------------------------------------+-------------------------------------------------------+------------------+----------------+--------------+


