
Questa CDC Version 2024.1 5753496 linux_x86_64 07-Feb-2024

-----------------------------------------------------------------
Clock Domain Crossing Report.
Design : demo_top

Created Wed Mar 26 14:24:30 2025
-----------------------------------------------------------------


=================================================================
Section 1  : Clock Information
Section 2  : Reset Information
Section 3  : CDC Results
Section 4  : Custom Synchronization
Section 5  : Custom Synchronizers without External Crossings
Section 6  : Modal Analysis Information
Section 7  : Modal Design Information
Section 8  : Constant Information
Section 9  : Design Information
Section 10 : Port Domain Information
=================================================================


=================================================================
Section 1 : Clock Information
=================================================================

Clock Group Summary for 'demo_top' 
==================================
Total Number of Clock Groups         : 3
 1. User-Specified                   :(3)
 2. Inferred                         :(0)
    2.1 Primary                      : 0
    2.2 Undriven                     : 0
    2.3 Blackbox                     : 0
    2.4 Gated Mux                    : 0
    2.5 Gated Combo                  : 0
 3. Ignored                          :(0)


=================================================================
1. User-Specified (3)
=================================================================
Group     0(35 Register Bits, 0 Latch Bits)
-----------
cpu_clk_in (35, 0)

Group     1(121 Register Bits, 0 Latch Bits)
-----------
core_clk_in (121, 0)

Group     2(148 Register Bits, 0 Latch Bits)
-----------
mac_clk_in (148, 0)


=================================================================
2. Inferred (0)
=================================================================

2.1 Primary (0)
-----------------------------------------------------------------
None

2.2 Undriven (0)
-----------------------------------------------------------------
None

2.3 Blackbox (0)
-----------------------------------------------------------------
None

2.4 Gated Mux (0)
-----------------------------------------------------------------
None

2.5 Gated Combo (0)
-----------------------------------------------------------------
None

=================================================================
3. Ignored(0)
=================================================================
None


To see detailed clock information, use Tcl command "cdc generate tree -clock"


=================================================================
Section 2 : Reset Information
=================================================================

Reset Tree Summary for 'demo_top' 
==================================
Total Number of Resets               : 2
 1. User-Specified                   :(0)
 2. Inferred                         :(2)
   2.1 Asynchronous                  :(2)
     2.1.1 Primary                   : 2
     2.1.2 Blackbox                  : 0
     2.1.3 Undriven                  : 0
     2.1.4 Mux                       : 0
     2.1.5 Combo                     : 0
     2.1.6 Register/Latch            : 0
   2.2 Asynchronous & Synchronous    :(0)
   2.3 Synchronous                   :(0)
 3. Ignored                          :(0)



=================================================================
1. User-Specified (0)
=================================================================
None

=================================================================
2. Inferred (2)
=================================================================

-----------------------------------------------------------------
2.1 Asynchronous (2)
-----------------------------------------------------------------

-----------------------------------------------------------------
2.1.1 Primary (2)
-----------------------------------------------------------------
Group       1: rst
-------------------
rst <rst:A,L><rst:Se,A,L> (175 Register Bits, 0 Latch Bits)
  crc_1.rst <rst:A,L>

Group       2: clr
-------------------
clr <clr:Se,A,H> (8 Register Bits, 0 Latch Bits)
  fifo_0_h.clr 


-----------------------------------------------------------------
2.1.2 Blackbox (0)
-----------------------------------------------------------------
None

-----------------------------------------------------------------
2.1.3 Undriven (0)
-----------------------------------------------------------------
None

-----------------------------------------------------------------
2.1.4 Mux (0)
-----------------------------------------------------------------
None

-----------------------------------------------------------------
2.1.5 Combo (0)
-----------------------------------------------------------------
None

-----------------------------------------------------------------
2.1.6 Register/Latch (0)
-----------------------------------------------------------------
None

-----------------------------------------------------------------
2.2 Asynchronous & Synchronous (0)
-----------------------------------------------------------------
None

-----------------------------------------------------------------
2.3 Synchronous (0)
-----------------------------------------------------------------
None

=================================================================
3. Ignored (0)
=================================================================
None

To see detailed reset information, use Tcl command "cdc generate tree -reset"


=================================================================
Section 3 : CDC Results
=================================================================

-----------------------------------------------------------------
Total number of checks                                       (46)
-----------------------------------------------------------------

Violations (30)
-----------------------------------------------------------------
Combinational logic before synchronizer.                     (2)
Multiple-bit signal across clock domain boundary.            (1)
Single Source Reconvergence of synchronizers.                (26)
Reconvergence of multiple TX clock synchronizers.            (1)

Cautions (3)
-----------------------------------------------------------------
DMUX synchronization.                                        (2)
Reconvergence of bus bits and other synchronizers.           (1)

Evaluations (9)
-----------------------------------------------------------------
Single-bit signal synchronized by DFF synchronizer.          (3)
Multiple-bit signal synchronized by DFF synchronizer.        (4)
FIFO synchronization.                                        (2)

Resolved - Waived or Verified Status (0)
-----------------------------------------------------------------
<None>

Proven (4)
-----------------------------------------------------------------
Single-bit signal synchronized by DFF synchronizer.          (3)
Pulse Synchronization.                                       (1)

Filtered (0)
-----------------------------------------------------------------
<None>



To see detailed CDC information, use Tcl command "cdc generate crossings"


=================================================================
Section 4 : Custom Synchronization
=================================================================


Module                Instance            
------------------------------------
None



=================================================================
Section 5 : Custom Synchronizers without External Crossings
=================================================================

Module                Instance            
------------------------------------
None


=================================================================
Section 6 : Modal Analysis Information
=================================================================

Mode information
================

None

User Modes
==========

None

Inferred Modes
==============

None


=================================================================
Section 7 : Modal Design Information
=================================================================


=================================================================
Section 8 : Constant Information
=================================================================

Signal                         value                         
-----------------------------------------------------------------
scan_mode                      1'b0                          


=================================================================
Section 9  : Design Information
=================================================================

Design Information
--------------------------
Design Complexity Number          = 843
Number of CDC Signals             = 46
Number of blackboxes              = 0
Number of Register bits           = 304
Number of Latch bits              = 0
Number of RAMs                    = 2
Number of Empty Modules           = 0
Number of Unresolved Modules      = 0
Number of Gate-Level Modules      = 0
Number of Dead-end Registers      = 17
Number of Unclocked Registers     = 0
Number of Unclocked Latches       = 0




=================================================================
Section 10 : Port Domain Information
=================================================================
Port                Direction     Constraints    Clock Domain             Type      
-----------------------------------------------------------------------------------
mac_clk_in            input         Clock          { mac_clk_in }          User    
core_clk_in           input         Clock          { core_clk_in }         User    
cpu_clk_in            input         Clock          { cpu_clk_in }          User    
rst                   input         Reset          { cpu_clk_in core_clk_in mac_clk_in }    Questa CDC
clr                   input         Reset          { core_clk_in mac_clk_in }    Questa CDC
din                   input                        { core_clk_in }       Questa CDC
we                    input                        { core_clk_in }       Questa CDC
we_1                  input                        { core_clk_in }       Questa CDC
cpu_addr              input                        { cpu_clk_in }        Questa CDC
cs                    input                        { cpu_clk_in }        Questa CDC
cpu_data              input                        { cpu_clk_in }        Questa CDC
init_done_in          input                        { cpu_clk_in }        Questa CDC
hdrin                 input                        { core_clk_in }       Questa CDC
scan_mode             input         Constant       { <constant> }          User    
scan_clk              input                        { <undef> }           Questa CDC
full                  output                       { core_clk_in }       Questa CDC
full_1                output                       { core_clk_in }       Questa CDC
pass                  output                       { mac_clk_in }        Questa CDC
pass_valid            output                       { mac_clk_in }        Questa CDC
crc_16                output                       { mac_clk_in }        Questa CDC
rx_payload_en         output                       { mac_clk_in }        Questa CDC
rx_masked_data        output                       { mac_clk_in }        Questa CDC
rx_mask_en            output                       { mac_clk_in }        Questa CDC
rx_pass               output                       { mac_clk_in }        Questa CDC
rx_check              output                       { mac_clk_in }        Questa CDC


To see detailed CDC Analysis information, use Tcl command "cdc generate report"

