module hsync_buffer_counter (
    input clk,  // clock
    output hsync_reload_count[5]
 
  ) {

  dff render_counter[28](.clk(clk));
  hvsync_generator hvsync(.clk(clk));
  
  always {
    hsync_reload_count = 0;
    render_counter.d = render_counter.q + 1;
    if (render_counter.q < 5b11001) {
      hsync_reload_count = render_counter.q + 1; // get first 25 clk cycles
    }
    if (hvsync.vga_h_sync) {
      render_counter.d = 0; // on vsync reset
    }
  }
}
