#-----------------------------------------------------------
# Vivado v2015.1 (64-bit)
# SW Build 1215546 on Mon Apr 27 19:07:21 MDT 2015
# IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
# Start of session at: Mon Mar 14 15:44:34 2016
# Process ID: 20909
# Log file: /home/INTRA/guyild/workspace/lab2/sd-temp/vivado.log
# Journal file: /home/INTRA/guyild/workspace/lab2/sd-temp/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/INTRA/guyild/workspace/lab2/vivado/lab2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/x_15/Vivado/2015.1/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 5786.512 ; gain = 127.617 ; free physical = 11323 ; free virtual = 15385
open_bd_design {/home/INTRA/guyild/workspace/lab2/vivado/lab2.srcs/sources_1/bd/Lab2_SoC/Lab2_SoC.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <Lab2_SoC> from BD file </home/INTRA/guyild/workspace/lab2/vivado/lab2.srcs/sources_1/bd/Lab2_SoC/Lab2_SoC.bd>
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_intf_ports btns_5bits]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "leds_8bits" }  [get_bd_intf_pins axi_gpio_0/GPIO]
INFO: [board_rule:/axi_gpio_0-100] set_property CONFIG.GPIO_BOARD_INTERFACE leds_8bits [get_bd_cells /axi_gpio_0]
INFO: [board_rule:/axi_gpio_0-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 leds_8bits
INFO: [board_rule:/axi_gpio_0-100] connect_bd_intf_net /leds_8bits /axi_gpio_0/GPIO
save_bd_design
Wrote  : </home/INTRA/guyild/workspace/lab2/vivado/lab2.srcs/sources_1/bd/Lab2_SoC/Lab2_SoC.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
INFO: [Ipptcl 7-578] No Compatible Board Interface found.Board Tab not created
VHDL Output written to : /home/INTRA/guyild/workspace/lab2/vivado/lab2.srcs/sources_1/bd/Lab2_SoC/hdl/Lab2_SoC.vhd
VHDL Output written to : /home/INTRA/guyild/workspace/lab2/vivado/lab2.srcs/sources_1/bd/Lab2_SoC/hdl/Lab2_SoC_wrapper.vhd
Wrote  : </home/INTRA/guyild/workspace/lab2/vivado/lab2.srcs/sources_1/bd/Lab2_SoC/Lab2_SoC.bd> 
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Lab2_SoC_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Lab2_SoC_axi_gpio_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'Lab2_SoC_axi_gpio_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'Lab2_SoC_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'Lab2_SoC_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Lab2_SoC_auto_pc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'Lab2_SoC_auto_pc_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file /home/INTRA/guyild/workspace/lab2/vivado/lab2.srcs/sources_1/bd/Lab2_SoC/hw_handoff/Lab2_SoC.hwh
Generated Block Design Tcl file /home/INTRA/guyild/workspace/lab2/vivado/lab2.srcs/sources_1/bd/Lab2_SoC/hw_handoff/Lab2_SoC_bd.tcl
Generated Hardware Definition File /home/INTRA/guyild/workspace/lab2/vivado/lab2.srcs/sources_1/bd/Lab2_SoC/hdl/Lab2_SoC.hwdef
INFO: [BD 41-1662] The design 'Lab2_SoC.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/INTRA/guyild/workspace/lab2/vivado/lab2.srcs/sources_1/bd/Lab2_SoC/hdl/Lab2_SoC.vhd
VHDL Output written to : /home/INTRA/guyild/workspace/lab2/vivado/lab2.srcs/sources_1/bd/Lab2_SoC/hdl/Lab2_SoC_wrapper.vhd
Wrote  : </home/INTRA/guyild/workspace/lab2/vivado/lab2.srcs/sources_1/bd/Lab2_SoC/Lab2_SoC.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'Lab2_SoC_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'Lab2_SoC_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'Lab2_SoC_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'Lab2_SoC_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'Lab2_SoC_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'Lab2_SoC_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'Lab2_SoC_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'Lab2_SoC_auto_pc_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file /home/INTRA/guyild/workspace/lab2/vivado/lab2.srcs/sources_1/bd/Lab2_SoC/hw_handoff/Lab2_SoC.hwh
Generated Block Design Tcl file /home/INTRA/guyild/workspace/lab2/vivado/lab2.srcs/sources_1/bd/Lab2_SoC/hw_handoff/Lab2_SoC_bd.tcl
Generated Hardware Definition File /home/INTRA/guyild/workspace/lab2/vivado/lab2.srcs/sources_1/bd/Lab2_SoC/hdl/Lab2_SoC.hwdef
[Mon Mar 14 16:37:22 2016] Launched synth_1...
Run output will be captured here: /home/INTRA/guyild/workspace/lab2/vivado/lab2.runs/synth_1/runme.log
[Mon Mar 14 16:37:22 2016] Launched impl_1...
Run output will be captured here: /home/INTRA/guyild/workspace/lab2/vivado/lab2.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 6077.301 ; gain = 0.000 ; free physical = 11050 ; free virtual = 15166
open_run impl_1
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/INTRA/guyild/workspace/lab2/sd-temp/.Xil/Vivado-20909-fx1.pld.ttu.ee/dcp/Lab2_SoC_wrapper_early.xdc]
Finished Parsing XDC File [/home/INTRA/guyild/workspace/lab2/sd-temp/.Xil/Vivado-20909-fx1.pld.ttu.ee/dcp/Lab2_SoC_wrapper_early.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.26 . Memory (MB): peak = 6150.957 ; gain = 2.000 ; free physical = 10785 ; free virtual = 14994
Restored from archive | CPU: 0.290000 secs | Memory: 2.287148 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.26 . Memory (MB): peak = 6150.957 ; gain = 2.000 ; free physical = 10785 ; free virtual = 14994
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 6275.703 ; gain = 198.402 ; free physical = 10666 ; free virtual = 14863
file copy -force /home/INTRA/guyild/workspace/lab2/vivado/lab2.runs/impl_1/Lab2_SoC_wrapper.sysdef /home/INTRA/guyild/workspace/lab2/vivado/lab2.sdk/Lab2_SoC_wrapper.hdf

launch_sdk -workspace /home/INTRA/guyild/workspace/lab2/vivado/lab2.sdk -hwspec /home/INTRA/guyild/workspace/lab2/vivado/lab2.sdk/Lab2_SoC_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/INTRA/guyild/workspace/lab2/vivado/lab2.sdk -hwspec /home/INTRA/guyild/workspace/lab2/vivado/lab2.sdk/Lab2_SoC_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
