# Reading C:/modeltech64_10.5b/tcl/vsim/pref.tcl
# //  ModelSim SE-64 10.5b May 21 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do {conware.fdo}
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vlog 10.5b Compiler 2016.05 May 21 2016
# Start time: 14:03:30 on May 02,2017
# vlog -reportprogress 300 ../../hdl/verilog/buffer2axis.v 
# -- Compiling module buffer2axis
# ** Warning: ../../hdl/verilog/buffer2axis.v(78): (vlog-2182) 'next_state' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	buffer2axis
# End time: 14:03:31 on May 02,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5b Compiler 2016.05 May 21 2016
# Start time: 14:03:31 on May 02,2017
# vlog -reportprogress 300 ../../hdl/verilog/axis2buffer.v 
# -- Compiling module axis2buffer
# 
# Top level modules:
# 	axis2buffer
# End time: 14:03:31 on May 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5b Compiler 2016.05 May 21 2016
# Start time: 14:03:31 on May 02,2017
# vlog -reportprogress 300 ../../hdl/verilog/conware.v 
# -- Compiling module conware
# 
# Top level modules:
# 	conware
# End time: 14:03:31 on May 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5b Compiler 2016.05 May 21 2016
# Start time: 14:03:31 on May 02,2017
# vlog -reportprogress 300 C:/Xilinx/14.7/ISE_DS/ISE/verilog/src/glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 14:03:31 on May 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -L xilinxcorelib_ver -L unisims_ver -L unimacro_ver -L secureip -lib work work.conware glbl 
# Start time: 14:03:31 on May 02,2017
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: ../../hdl/verilog/conware.v(84): (vopt-2685) [TFMPC] - Too few port connections for 'b2a'.  Expected 14, found 13.
# ** Warning: ../../hdl/verilog/conware.v(84): (vopt-2718) [TFMPC] - Missing connection for port 'buffer'.
# Loading work.conware(fast)
# Loading work.axis2buffer(fast)
# Loading work.buffer2axis(fast)
# Loading work.glbl(fast)
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
force -freeze sim:/conware/ACLK 1 0, 0 {50 ps} -r 100
force -freeze sim:/conware/ARESETN 0 0
force -freeze sim:/conware/S_AXIS_TDATA 32'hffffffff 0
force -freeze sim:/conware/S_AXIS_TVALID 1 0
force -freeze sim:/conware/S_AXIS_TLAST 0 0
force -freeze sim:/conware/M_AXIS_TREADY 1 0
run 100
force -freeze sim:/conware/ARESETN 1 0
run 100
run 500
run 100
run 1000
force -freeze sim:/conware/S_AXIS_TDATA 32'h00000000 0
run 500
force -freeze sim:/conware/S_AXIS_TDATA 32'hffffffff 0
run 500
run 1000
run 1000
