============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.12-s150_1
  Generated on:           Apr 27 2022  12:19:45 am
  Module:                 ALU
  Operating conditions:   PVT_0P77V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (5 ps) Setup Check with Pin Z_reg[6]/CLK->D
          Group: clk
     Startpoint: (R) B[6]
          Clock: (R) clk
       Endpoint: (F) Z_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       4                  
       Uncertainty:-       5                  
     Required Time:=      40                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      20                  
             Slack:=       5                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_9_1 

#----------------------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  B[6]            -       -     R     (arrival)                  1  0.6     0     0      15    (-,-) 
  drc_buf_sp101/Y -       A->Y  R     HB1xp67_ASAP7_75t_L        1  0.7     9    10      25    (-,-) 
  g41__6260/Y     -       A->Y  F     NOR2xp33_ASAP7_75t_SL      1  1.0    17    10      35    (-,-) 
  Z_reg[6]/D      -       -     F     DFFHQNx1_ASAP7_75t_SL      1    -     -     0      36    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 2: MET (5 ps) Setup Check with Pin Z_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) B[7]
          Clock: (R) clk
       Endpoint: (F) Z_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       4                  
       Uncertainty:-       5                  
     Required Time:=      40                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      20                  
             Slack:=       5                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_8_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  B[7]           -       -     R     (arrival)                  1  0.6     0     0      15    (-,-) 
  drc_buf_sp/Y   -       A->Y  R     HB1xp67_ASAP7_75t_L        1  0.7     9    10      25    (-,-) 
  g44__5526/Y    -       A->Y  F     NOR2xp33_ASAP7_75t_SL      1  1.0    17    10      35    (-,-) 
  Z_reg[7]/D     -       -     F     DFFHQNx1_ASAP7_75t_SL      1    -     -     0      36    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 3: MET (5 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) B[0]
          Clock: (R) clk
       Endpoint: (F) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       4                  
       Uncertainty:-       5                  
     Required Time:=      40                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      20                  
             Slack:=       5                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_15_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  B[0]           -       -     R     (arrival)                  1  0.6     0     0      15    (-,-) 
  drc_buf_sp83/Y -       A->Y  R     HB1xp67_ASAP7_75t_L        1  0.7     9    10      25    (-,-) 
  g47__8428/Y    -       A->Y  F     NOR2xp33_ASAP7_75t_SL      1  1.0    17    10      35    (-,-) 
  Z_reg[0]/D     -       -     F     DFFHQNx1_ASAP7_75t_SL      1    -     -     0      36    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 4: MET (5 ps) Setup Check with Pin Z_reg[3]/CLK->D
          Group: clk
     Startpoint: (R) B[3]
          Clock: (R) clk
       Endpoint: (F) Z_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       4                  
       Uncertainty:-       5                  
     Required Time:=      40                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      20                  
             Slack:=       5                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_12_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  B[3]           -       -     R     (arrival)                  1  0.6     0     0      15    (-,-) 
  drc_buf_sp92/Y -       A->Y  R     HB1xp67_ASAP7_75t_L        1  0.7     9    10      25    (-,-) 
  g48__3680/Y    -       A->Y  F     NOR2xp33_ASAP7_75t_SL      1  1.0    17    10      35    (-,-) 
  Z_reg[3]/D     -       -     F     DFFHQNx1_ASAP7_75t_SL      1    -     -     0      36    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 5: MET (5 ps) Setup Check with Pin Z_reg[5]/CLK->D
          Group: clk
     Startpoint: (R) B[5]
          Clock: (R) clk
       Endpoint: (F) Z_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       4                  
       Uncertainty:-       5                  
     Required Time:=      40                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      20                  
             Slack:=       5                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_10_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  B[5]           -       -     R     (arrival)                  1  0.6     0     0      15    (-,-) 
  drc_buf_sp98/Y -       A->Y  R     HB1xp67_ASAP7_75t_L        1  0.7     9    10      25    (-,-) 
  g42__4319/Y    -       A->Y  F     NOR2xp33_ASAP7_75t_SL      1  1.0    17    10      35    (-,-) 
  Z_reg[5]/D     -       -     F     DFFHQNx1_ASAP7_75t_SL      1    -     -     0      36    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 6: MET (5 ps) Setup Check with Pin Z_reg[1]/CLK->D
          Group: clk
     Startpoint: (R) B[1]
          Clock: (R) clk
       Endpoint: (F) Z_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       4                  
       Uncertainty:-       5                  
     Required Time:=      40                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      20                  
             Slack:=       5                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_14_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  B[1]           -       -     R     (arrival)                  1  0.6     0     0      15    (-,-) 
  drc_buf_sp86/Y -       A->Y  R     HB1xp67_ASAP7_75t_L        1  0.7     9    10      25    (-,-) 
  g45__5107/Y    -       A->Y  F     NOR2xp33_ASAP7_75t_SL      1  1.0    17    10      35    (-,-) 
  Z_reg[1]/D     -       -     F     DFFHQNx1_ASAP7_75t_SL      1    -     -     0      36    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 7: MET (5 ps) Setup Check with Pin Z_reg[4]/CLK->D
          Group: clk
     Startpoint: (R) B[4]
          Clock: (R) clk
       Endpoint: (F) Z_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       4                  
       Uncertainty:-       5                  
     Required Time:=      40                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      20                  
             Slack:=       5                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_11_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  B[4]           -       -     R     (arrival)                  1  0.6     0     0      15    (-,-) 
  drc_buf_sp95/Y -       A->Y  R     HB1xp67_ASAP7_75t_L        1  0.7     9    10      25    (-,-) 
  g43__2398/Y    -       A->Y  F     NOR2xp33_ASAP7_75t_SL      1  1.0    17    10      35    (-,-) 
  Z_reg[4]/D     -       -     F     DFFHQNx1_ASAP7_75t_SL      1    -     -     0      36    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 8: MET (5 ps) Setup Check with Pin Z_reg[2]/CLK->D
          Group: clk
     Startpoint: (R) B[2]
          Clock: (R) clk
       Endpoint: (F) Z_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       4                  
       Uncertainty:-       5                  
     Required Time:=      40                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      20                  
             Slack:=       5                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_13_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  B[2]           -       -     R     (arrival)                  1  0.6     0     0      15    (-,-) 
  drc_buf_sp89/Y -       A->Y  R     HB1xp67_ASAP7_75t_L        1  0.7     9    10      25    (-,-) 
  g46__6783/Y    -       A->Y  F     NOR2xp33_ASAP7_75t_SL      1  1.0    17    10      35    (-,-) 
  Z_reg[2]/D     -       -     F     DFFHQNx1_ASAP7_75t_SL      1    -     -     0      36    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 9: MET (6 ps) Setup Check with Pin Z_reg[6]/CLK->D
          Group: clk
     Startpoint: (R) A[6]
          Clock: (R) clk
       Endpoint: (F) Z_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       4                  
       Uncertainty:-       5                  
     Required Time:=      40                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      20                  
             Slack:=       6                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_1_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  A[6]           -       -     R     (arrival)                  1  0.6     0     0      15    (-,-) 
  drc_buf_sp77/Y -       A->Y  R     HB1xp67_ASAP7_75t_L        1  0.7     9    10      25    (-,-) 
  g41__6260/Y    -       B->Y  F     NOR2xp33_ASAP7_75t_SL      1  1.0    17    10      35    (-,-) 
  Z_reg[6]/D     -       -     F     DFFHQNx1_ASAP7_75t_SL      1    -     -     0      35    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 10: MET (6 ps) Setup Check with Pin Z_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) A[7]
          Clock: (R) clk
       Endpoint: (F) Z_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       4                  
       Uncertainty:-       5                  
     Required Time:=      40                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      20                  
             Slack:=       6                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  A[7]           -       -     R     (arrival)                  1  0.6     0     0      15    (-,-) 
  drc_buf_sp80/Y -       A->Y  R     HB1xp67_ASAP7_75t_L        1  0.7     9    10      25    (-,-) 
  g44__5526/Y    -       B->Y  F     NOR2xp33_ASAP7_75t_SL      1  1.0    17    10      35    (-,-) 
  Z_reg[7]/D     -       -     F     DFFHQNx1_ASAP7_75t_SL      1    -     -     0      35    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 11: MET (6 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) A[0]
          Clock: (R) clk
       Endpoint: (F) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       4                  
       Uncertainty:-       5                  
     Required Time:=      40                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      20                  
             Slack:=       6                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_7_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  A[0]           -       -     R     (arrival)                  1  0.6     0     0      15    (-,-) 
  drc_buf_sp59/Y -       A->Y  R     HB1xp67_ASAP7_75t_L        1  0.7     9    10      25    (-,-) 
  g47__8428/Y    -       B->Y  F     NOR2xp33_ASAP7_75t_SL      1  1.0    17    10      35    (-,-) 
  Z_reg[0]/D     -       -     F     DFFHQNx1_ASAP7_75t_SL      1    -     -     0      35    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 12: MET (6 ps) Setup Check with Pin Z_reg[3]/CLK->D
          Group: clk
     Startpoint: (R) A[3]
          Clock: (R) clk
       Endpoint: (F) Z_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       4                  
       Uncertainty:-       5                  
     Required Time:=      40                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      20                  
             Slack:=       6                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_4_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  A[3]           -       -     R     (arrival)                  1  0.6     0     0      15    (-,-) 
  drc_buf_sp68/Y -       A->Y  R     HB1xp67_ASAP7_75t_L        1  0.7     9    10      25    (-,-) 
  g48__3680/Y    -       B->Y  F     NOR2xp33_ASAP7_75t_SL      1  1.0    17    10      35    (-,-) 
  Z_reg[3]/D     -       -     F     DFFHQNx1_ASAP7_75t_SL      1    -     -     0      35    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 13: MET (6 ps) Setup Check with Pin Z_reg[5]/CLK->D
          Group: clk
     Startpoint: (R) A[5]
          Clock: (R) clk
       Endpoint: (F) Z_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       4                  
       Uncertainty:-       5                  
     Required Time:=      40                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      20                  
             Slack:=       6                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_2_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  A[5]           -       -     R     (arrival)                  1  0.6     0     0      15    (-,-) 
  drc_buf_sp74/Y -       A->Y  R     HB1xp67_ASAP7_75t_L        1  0.7     9    10      25    (-,-) 
  g42__4319/Y    -       B->Y  F     NOR2xp33_ASAP7_75t_SL      1  1.0    17    10      35    (-,-) 
  Z_reg[5]/D     -       -     F     DFFHQNx1_ASAP7_75t_SL      1    -     -     0      35    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 14: MET (6 ps) Setup Check with Pin Z_reg[1]/CLK->D
          Group: clk
     Startpoint: (R) A[1]
          Clock: (R) clk
       Endpoint: (F) Z_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       4                  
       Uncertainty:-       5                  
     Required Time:=      40                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      20                  
             Slack:=       6                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_6_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  A[1]           -       -     R     (arrival)                  1  0.6     0     0      15    (-,-) 
  drc_buf_sp62/Y -       A->Y  R     HB1xp67_ASAP7_75t_L        1  0.7     9    10      25    (-,-) 
  g45__5107/Y    -       B->Y  F     NOR2xp33_ASAP7_75t_SL      1  1.0    17    10      35    (-,-) 
  Z_reg[1]/D     -       -     F     DFFHQNx1_ASAP7_75t_SL      1    -     -     0      35    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 15: MET (6 ps) Setup Check with Pin Z_reg[4]/CLK->D
          Group: clk
     Startpoint: (R) A[4]
          Clock: (R) clk
       Endpoint: (F) Z_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       4                  
       Uncertainty:-       5                  
     Required Time:=      40                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      20                  
             Slack:=       6                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_3_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  A[4]           -       -     R     (arrival)                  1  0.6     0     0      15    (-,-) 
  drc_buf_sp71/Y -       A->Y  R     HB1xp67_ASAP7_75t_L        1  0.7     9    10      25    (-,-) 
  g43__2398/Y    -       B->Y  F     NOR2xp33_ASAP7_75t_SL      1  1.0    17    10      35    (-,-) 
  Z_reg[4]/D     -       -     F     DFFHQNx1_ASAP7_75t_SL      1    -     -     0      35    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 16: MET (6 ps) Setup Check with Pin Z_reg[2]/CLK->D
          Group: clk
     Startpoint: (R) A[2]
          Clock: (R) clk
       Endpoint: (F) Z_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       4                  
       Uncertainty:-       5                  
     Required Time:=      40                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      20                  
             Slack:=       6                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_5_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  A[2]           -       -     R     (arrival)                  1  0.6     0     0      15    (-,-) 
  drc_buf_sp65/Y -       A->Y  R     HB1xp67_ASAP7_75t_L        1  0.7     9    10      25    (-,-) 
  g46__6783/Y    -       B->Y  F     NOR2xp33_ASAP7_75t_SL      1  1.0    17    10      35    (-,-) 
  Z_reg[2]/D     -       -     F     DFFHQNx1_ASAP7_75t_SL      1    -     -     0      35    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 17: MET (7 ps) Late External Delay Assertion at pin Z[0]
          Group: clk
     Startpoint: (R) Z_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) Z[0]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
      Output Delay:-      15                  
       Uncertainty:-       5                  
     Required Time:=      30                  
      Launch Clock:-       0                  
         Data Path:-      23                  
             Slack:=       7                  

Exceptions/Constraints:
  output_delay              15             alu8.sdc_line_13_22_1 

#-----------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  Z_reg[0]/CLK   -       -       R     (arrival)                  8    -     0     0       0    (-,-) 
  Z_reg[0]/QN    -       CLK->QN R     DFFHQNx1_ASAP7_75t_SL      1  0.4    10    23      23    (-,-) 
  Z[0]           -       -       R     (port)                     -    -     -     0      23    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 18: MET (7 ps) Late External Delay Assertion at pin Z[1]
          Group: clk
     Startpoint: (R) Z_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (R) Z[1]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
      Output Delay:-      15                  
       Uncertainty:-       5                  
     Required Time:=      30                  
      Launch Clock:-       0                  
         Data Path:-      23                  
             Slack:=       7                  

Exceptions/Constraints:
  output_delay              15             alu8.sdc_line_13_21_1 

#-----------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  Z_reg[1]/CLK   -       -       R     (arrival)                  8    -     0     0       0    (-,-) 
  Z_reg[1]/QN    -       CLK->QN R     DFFHQNx1_ASAP7_75t_SL      1  0.4    10    23      23    (-,-) 
  Z[1]           -       -       R     (port)                     -    -     -     0      23    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 19: MET (7 ps) Late External Delay Assertion at pin Z[2]
          Group: clk
     Startpoint: (R) Z_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (R) Z[2]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
      Output Delay:-      15                  
       Uncertainty:-       5                  
     Required Time:=      30                  
      Launch Clock:-       0                  
         Data Path:-      23                  
             Slack:=       7                  

Exceptions/Constraints:
  output_delay              15             alu8.sdc_line_13_20_1 

#-----------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  Z_reg[2]/CLK   -       -       R     (arrival)                  8    -     0     0       0    (-,-) 
  Z_reg[2]/QN    -       CLK->QN R     DFFHQNx1_ASAP7_75t_SL      1  0.4    10    23      23    (-,-) 
  Z[2]           -       -       R     (port)                     -    -     -     0      23    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 20: MET (7 ps) Late External Delay Assertion at pin Z[3]
          Group: clk
     Startpoint: (R) Z_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (R) Z[3]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
      Output Delay:-      15                  
       Uncertainty:-       5                  
     Required Time:=      30                  
      Launch Clock:-       0                  
         Data Path:-      23                  
             Slack:=       7                  

Exceptions/Constraints:
  output_delay              15             alu8.sdc_line_13_19_1 

#-----------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  Z_reg[3]/CLK   -       -       R     (arrival)                  8    -     0     0       0    (-,-) 
  Z_reg[3]/QN    -       CLK->QN R     DFFHQNx1_ASAP7_75t_SL      1  0.4    10    23      23    (-,-) 
  Z[3]           -       -       R     (port)                     -    -     -     0      23    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 21: MET (7 ps) Late External Delay Assertion at pin Z[4]
          Group: clk
     Startpoint: (R) Z_reg[4]/CLK
          Clock: (R) clk
       Endpoint: (R) Z[4]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
      Output Delay:-      15                  
       Uncertainty:-       5                  
     Required Time:=      30                  
      Launch Clock:-       0                  
         Data Path:-      23                  
             Slack:=       7                  

Exceptions/Constraints:
  output_delay              15             alu8.sdc_line_13_18_1 

#-----------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  Z_reg[4]/CLK   -       -       R     (arrival)                  8    -     0     0       0    (-,-) 
  Z_reg[4]/QN    -       CLK->QN R     DFFHQNx1_ASAP7_75t_SL      1  0.4    10    23      23    (-,-) 
  Z[4]           -       -       R     (port)                     -    -     -     0      23    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 22: MET (7 ps) Late External Delay Assertion at pin Z[5]
          Group: clk
     Startpoint: (R) Z_reg[5]/CLK
          Clock: (R) clk
       Endpoint: (R) Z[5]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
      Output Delay:-      15                  
       Uncertainty:-       5                  
     Required Time:=      30                  
      Launch Clock:-       0                  
         Data Path:-      23                  
             Slack:=       7                  

Exceptions/Constraints:
  output_delay              15             alu8.sdc_line_13_17_1 

#-----------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  Z_reg[5]/CLK   -       -       R     (arrival)                  8    -     0     0       0    (-,-) 
  Z_reg[5]/QN    -       CLK->QN R     DFFHQNx1_ASAP7_75t_SL      1  0.4    10    23      23    (-,-) 
  Z[5]           -       -       R     (port)                     -    -     -     0      23    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 23: MET (7 ps) Late External Delay Assertion at pin Z[6]
          Group: clk
     Startpoint: (R) Z_reg[6]/CLK
          Clock: (R) clk
       Endpoint: (R) Z[6]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
      Output Delay:-      15                  
       Uncertainty:-       5                  
     Required Time:=      30                  
      Launch Clock:-       0                  
         Data Path:-      23                  
             Slack:=       7                  

Exceptions/Constraints:
  output_delay              15             alu8.sdc_line_13_16_1 

#-----------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  Z_reg[6]/CLK   -       -       R     (arrival)                  8    -     0     0       0    (-,-) 
  Z_reg[6]/QN    -       CLK->QN R     DFFHQNx1_ASAP7_75t_SL      1  0.4    10    23      23    (-,-) 
  Z[6]           -       -       R     (port)                     -    -     -     0      23    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 24: MET (7 ps) Late External Delay Assertion at pin Z[7]
          Group: clk
     Startpoint: (R) Z_reg[7]/CLK
          Clock: (R) clk
       Endpoint: (R) Z[7]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
      Output Delay:-      15                  
       Uncertainty:-       5                  
     Required Time:=      30                  
      Launch Clock:-       0                  
         Data Path:-      23                  
             Slack:=       7                  

Exceptions/Constraints:
  output_delay              15             alu8.sdc_line_13_15_1 

#-----------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  Z_reg[7]/CLK   -       -       R     (arrival)                  8    -     0     0       0    (-,-) 
  Z_reg[7]/QN    -       CLK->QN R     DFFHQNx1_ASAP7_75t_SL      1  0.4    10    23      23    (-,-) 
  Z[7]           -       -       R     (port)                     -    -     -     0      23    (-,-) 
#-----------------------------------------------------------------------------------------------------

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

