{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1710337490613 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710337490618 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 13 21:44:50 2024 " "Processing started: Wed Mar 13 21:44:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710337490618 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710337490618 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hello_world -c hello_world " "Command: quartus_map --read_settings_files=on --write_settings_files=off hello_world -c hello_world" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710337490618 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1710337491409 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1710337491409 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "first_nios2_system.qsys " "Elaborating Platform Designer system entity \"first_nios2_system.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710337499503 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.03.13.21:45:02 Progress: Loading system_template_de1_soc/first_nios2_system.qsys " "2024.03.13.21:45:02 Progress: Loading system_template_de1_soc/first_nios2_system.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710337502845 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.03.13.21:45:03 Progress: Reading input file " "2024.03.13.21:45:03 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710337503329 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.03.13.21:45:03 Progress: Adding clk_0 \[clock_source 18.1\] " "2024.03.13.21:45:03 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710337503412 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.03.13.21:45:04 Progress: Parameterizing module clk_0 " "2024.03.13.21:45:04 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710337504054 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.03.13.21:45:04 Progress: Adding cordicMulti_0 \[cordicMulti 1.0\] " "2024.03.13.21:45:04 Progress: Adding cordicMulti_0 \[cordicMulti 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710337504057 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.03.13.21:45:04 Progress: Parameterizing module cordicMulti_0 " "2024.03.13.21:45:04 Progress: Parameterizing module cordicMulti_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710337504183 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.03.13.21:45:04 Progress: Adding cordic_0 \[cordic 1.0\] " "2024.03.13.21:45:04 Progress: Adding cordic_0 \[cordic 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710337504186 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.03.13.21:45:04 Progress: Parameterizing module cordic_0 " "2024.03.13.21:45:04 Progress: Parameterizing module cordic_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710337504220 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.03.13.21:45:04 Progress: Adding cpu \[altera_nios2_gen2 18.1\] " "2024.03.13.21:45:04 Progress: Adding cpu \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710337504221 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.03.13.21:45:04 Progress: Parameterizing module cpu " "2024.03.13.21:45:04 Progress: Parameterizing module cpu" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710337504390 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.03.13.21:45:04 Progress: Adding fx_0 \[fx 1.0\] " "2024.03.13.21:45:04 Progress: Adding fx_0 \[fx 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710337504393 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.03.13.21:45:04 Progress: Parameterizing module fx_0 " "2024.03.13.21:45:04 Progress: Parameterizing module fx_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710337504415 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.03.13.21:45:04 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\] " "2024.03.13.21:45:04 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710337504416 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.03.13.21:45:04 Progress: Parameterizing module jtag_uart " "2024.03.13.21:45:04 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710337504437 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.03.13.21:45:04 Progress: Adding led_pio \[altera_avalon_pio 18.1\] " "2024.03.13.21:45:04 Progress: Adding led_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710337504438 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.03.13.21:45:04 Progress: Parameterizing module led_pio " "2024.03.13.21:45:04 Progress: Parameterizing module led_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710337504457 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.03.13.21:45:04 Progress: Adding onchip_mem \[altera_avalon_onchip_memory2 18.1\] " "2024.03.13.21:45:04 Progress: Adding onchip_mem \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710337504457 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.03.13.21:45:04 Progress: Parameterizing module onchip_mem " "2024.03.13.21:45:04 Progress: Parameterizing module onchip_mem" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710337504475 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.03.13.21:45:04 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.1\] " "2024.03.13.21:45:04 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710337504475 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.03.13.21:45:04 Progress: Parameterizing module sdram " "2024.03.13.21:45:04 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710337504494 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.03.13.21:45:04 Progress: Adding sys_clk_timer \[altera_avalon_timer 18.1\] " "2024.03.13.21:45:04 Progress: Adding sys_clk_timer \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710337504494 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.03.13.21:45:04 Progress: Parameterizing module sys_clk_timer " "2024.03.13.21:45:04 Progress: Parameterizing module sys_clk_timer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710337504528 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.03.13.21:45:04 Progress: Adding sysid \[altera_avalon_sysid_qsys 18.1\] " "2024.03.13.21:45:04 Progress: Adding sysid \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710337504528 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.03.13.21:45:04 Progress: Parameterizing module sysid " "2024.03.13.21:45:04 Progress: Parameterizing module sysid" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710337504865 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.03.13.21:45:04 Progress: Building connections " "2024.03.13.21:45:04 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710337504866 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.03.13.21:45:04 Progress: Parameterizing connections " "2024.03.13.21:45:04 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710337504925 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.03.13.21:45:04 Progress: Validating " "2024.03.13.21:45:04 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710337504926 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.03.13.21:45:05 Progress: Done reading input file " "2024.03.13.21:45:05 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710337505762 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "First_nios2_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "First_nios2_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710337506422 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "First_nios2_system.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "First_nios2_system.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710337506422 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "First_nios2_system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "First_nios2_system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710337506423 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "First_nios2_system.sysid: Time stamp will be automatically updated when this component is generated. " "First_nios2_system.sysid: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710337506423 ""}
