module wideexpr_00423(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = +((ctrl[2]?(($signed($signed(5'sb10001)))&(-(!(2'sb01))))+((ctrl[7]?$signed({1'sb1}):((6'sb000000)>>>(5'sb11111))-(+(s1)))):s0));
  assign y1 = (({3{u4}})<<<((((-({1{{2{(ctrl[0]?s2:1'sb1)}}}}))>(1'sb1))<<<(|(s4)))>>((ctrl[3]?((ctrl[5]?$unsigned(u7):s0))>>>((ctrl[4]?4'b1111:-(($unsigned(6'sb011001))>>({u7,3'sb011,s5})))):(((((s1)>>>(u1))<<<(s4))<<<(({2'sb10,s2,s7,2'sb11})>>(s5)))<(6'sb111011))<<<(1'sb1)))))|((4'sb1011)-(({5'sb01011,($signed(3'sb001))^(s1),2'sb00,{(4'sb0010)+(((s7)&(1'sb0))>>>(({s5,6'sb000010,s5})>((2'sb11)+(1'sb1)))),$signed(1'sb1),s5}})>>>((ctrl[0]?$signed((ctrl[2]?(-(s5))^~(((ctrl[3]?1'sb0:3'sb011))-($signed(5'b10111))):(ctrl[6]?((ctrl[6]?3'sb110:s6))<<<((2'sb01)|(6'sb010011)):(ctrl[6]?(5'sb01110)>>>(6'sb101010):s6)))):$signed(({s7,-($signed(u7))})<(($signed(-(s2)))==(s6)))))));
  assign y2 = (((s1)^($signed({(+(4'b0101))<<<((s4)&(s2)),(s4)>>>($unsigned(u5))})))>>((-((ctrl[6]?3'sb101:(ctrl[0]?s0:(3'sb101)-(6'sb011111)))))>>>(($signed((s0)|((ctrl[0]?s4:s4))))<<<((+(5'sb00100))<<($unsigned((ctrl[6]?s3:1'sb0)))))))<<(u6);
  assign y3 = ~&(((s1)&(+(s3)))!=(-((($signed(5'sb01101))|(+(6'sb101010)))<<(1'b1))));
  assign y4 = {(((s0)>>({4'sb0100,2'sb00,u2,u7}))>>>(-({2{u5}})))<<(+($unsigned(-(6'sb101101))))};
  assign y5 = u3;
  assign y6 = 2'sb10;
  assign y7 = (+(((s5)<<(6'sb100010))==((ctrl[0]?5'sb11011:(((+((s1)+(2'sb10)))>>>(((s3)<=(s4))>>>(5'sb00000)))<<(-({4{$signed(1'sb0)}})))&((s3)^~(s0))))))^(s6);
endmodule
