

================================================================
== Vitis HLS Report for 'setup_marginal_aie_Pipeline_VITIS_LOOP_43_1'
================================================================
* Date:           Fri May 31 12:47:26 2024

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        setup_marginal_aie
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: versal
* Target device:  xcvc1902-vsvd1760-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      515|      515|  1.716 us|  1.716 us|  515|  515|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_43_1  |      513|      513|        10|          8|          1|    64|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 8, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.71>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%shiftreg = alloca i32 1"   --->   Operation 13 'alloca' 'shiftreg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 14 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln43_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln43"   --->   Operation 15 'read' 'sext_ln43_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln43_cast = sext i58 %sext_ln43_read"   --->   Operation 16 'sext' 'sext_ln43_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem0, void @empty_7, i32 0, i32 0, void @empty_14, i32 64, i32 100, void @empty, void @empty_0, void @empty_14, i32 16, i32 16, i32 16, i32 16, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.40ns)   --->   "%store_ln0 = store i7 0, i7 %j"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 20 [1/1] (0.53ns)   --->   "%store_ln0 = store i256 0, i256 %shiftreg"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.53>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%j_1 = load i7 %j"   --->   Operation 22 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.71ns)   --->   "%add_ln43 = add i7 %j_1, i7 1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:43]   --->   Operation 23 'add' 'add_ln43' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.59ns)   --->   "%icmp_ln43 = icmp_eq  i7 %j_1, i7 64" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:43]   --->   Operation 24 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43, void %for.inc.split, void %for.end.exitStub" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:43]   --->   Operation 25 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty_23 = trunc i7 %j_1"   --->   Operation 26 'trunc' 'empty_23' <Predicate = (!icmp_ln43)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.43>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem0"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i512 %gmem0, i64 %sext_ln43_cast" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:43]   --->   Operation 28 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 29 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 30 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%shiftreg_load = load i256 %shiftreg"   --->   Operation 31 'load' 'shiftreg_load' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%shiftreg_cast = zext i256 %shiftreg_load"   --->   Operation 32 'zext' 'shiftreg_cast' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln43 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:43]   --->   Operation 33 'specloopname' 'specloopname_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.53ns)   --->   "%br_ln44 = br i1 %empty_23, void, void %for.inc.split._crit_edge" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:44]   --->   Operation 34 'br' 'br_ln44' <Predicate = (!icmp_ln43)> <Delay = 0.53>
ST_2 : Operation 35 [1/1] (2.43ns)   --->   "%gmem0_addr_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i512 %gmem0_addr" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:44]   --->   Operation 35 'read' 'gmem0_addr_read' <Predicate = (!icmp_ln43 & !empty_23)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 58 'ret' 'ret_ln0' <Predicate = (icmp_ln43)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.07>
ST_3 : Operation 36 [1/1] (0.53ns)   --->   "%br_ln44 = br void %for.inc.split._crit_edge" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:44]   --->   Operation 36 'br' 'br_ln44' <Predicate = (!icmp_ln43 & !empty_23)> <Delay = 0.53>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%empty_22 = phi i512 %gmem0_addr_read, void, i512 %shiftreg_cast, void %for.inc.split" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:44]   --->   Operation 37 'phi' 'empty_22' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln44_s = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %empty_22, i32 256, i32 511" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:44]   --->   Operation 38 'partselect' 'trunc_ln44_s' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln44 = trunc i512 %empty_22" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:44]   --->   Operation 39 'trunc' 'trunc_ln44' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%p_s = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %empty_22, i32 32, i32 63" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:44]   --->   Operation 40 'partselect' 'p_s' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%p_1 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %empty_22, i32 64, i32 95" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:44]   --->   Operation 41 'partselect' 'p_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%p_2 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %empty_22, i32 96, i32 127" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:44]   --->   Operation 42 'partselect' 'p_2' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%p_3 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %empty_22, i32 128, i32 159" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:44]   --->   Operation 43 'partselect' 'p_3' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%p_4 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %empty_22, i32 160, i32 191" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:44]   --->   Operation 44 'partselect' 'p_4' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%p_5 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %empty_22, i32 192, i32 223" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:44]   --->   Operation 45 'partselect' 'p_5' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%p_0 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %empty_22, i32 224, i32 255" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:44]   --->   Operation 46 'partselect' 'p_0' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %s, i32 %trunc_ln44" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:44]   --->   Operation 47 'write' 'write_ln44' <Predicate = (!icmp_ln43)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 48 [1/1] (0.40ns)   --->   "%store_ln43 = store i7 %add_ln43, i7 %j" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:43]   --->   Operation 48 'store' 'store_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.40>
ST_3 : Operation 49 [1/1] (0.53ns)   --->   "%store_ln43 = store i256 %trunc_ln44_s, i256 %shiftreg" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:43]   --->   Operation 49 'store' 'store_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.53>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%write_ln45 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %s, i32 %p_s" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:45]   --->   Operation 50 'write' 'write_ln45' <Predicate = (!icmp_ln43)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%write_ln46 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %s, i32 %p_1" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:46]   --->   Operation 51 'write' 'write_ln46' <Predicate = (!icmp_ln43)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%write_ln47 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %s, i32 %p_2" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:47]   --->   Operation 52 'write' 'write_ln47' <Predicate = (!icmp_ln43)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%write_ln48 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %s, i32 %p_3" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:48]   --->   Operation 53 'write' 'write_ln48' <Predicate = (!icmp_ln43)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%write_ln49 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %s, i32 %p_4" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:49]   --->   Operation 54 'write' 'write_ln49' <Predicate = (!icmp_ln43)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 55 [1/1] (0.00ns)   --->   "%write_ln50 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %s, i32 %p_5" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:50]   --->   Operation 55 'write' 'write_ln50' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 56 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %s, i32 %p_0" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:51]   --->   Operation 56 'write' 'write_ln51' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_10 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln43 = br void %for.inc" [/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:43]   --->   Operation 57 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln43]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
shiftreg          (alloca           ) [ 01110000000]
j                 (alloca           ) [ 01110000000]
sext_ln43_read    (read             ) [ 00000000000]
sext_ln43_cast    (sext             ) [ 00100000000]
specinterface_ln0 (specinterface    ) [ 00000000000]
specinterface_ln0 (specinterface    ) [ 00000000000]
store_ln0         (store            ) [ 00000000000]
store_ln0         (store            ) [ 00000000000]
br_ln0            (br               ) [ 00000000000]
j_1               (load             ) [ 00000000000]
add_ln43          (add              ) [ 00110000000]
icmp_ln43         (icmp             ) [ 01111111111]
br_ln43           (br               ) [ 00000000000]
empty_23          (trunc            ) [ 01111111111]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000]
gmem0_addr        (getelementptr    ) [ 00000000000]
specpipeline_ln0  (specpipeline     ) [ 00000000000]
empty             (speclooptripcount) [ 00000000000]
shiftreg_load     (load             ) [ 00000000000]
shiftreg_cast     (zext             ) [ 00110000000]
specloopname_ln43 (specloopname     ) [ 00000000000]
br_ln44           (br               ) [ 00110000000]
gmem0_addr_read   (read             ) [ 00110000000]
br_ln44           (br               ) [ 00000000000]
empty_22          (phi              ) [ 00010000000]
trunc_ln44_s      (partselect       ) [ 00000000000]
trunc_ln44        (trunc            ) [ 00000000000]
p_s               (partselect       ) [ 00001000000]
p_1               (partselect       ) [ 00001100000]
p_2               (partselect       ) [ 00001110000]
p_3               (partselect       ) [ 00001111000]
p_4               (partselect       ) [ 00001111100]
p_5               (partselect       ) [ 01001111110]
p_0               (partselect       ) [ 01101111111]
write_ln44        (write            ) [ 00000000000]
store_ln43        (store            ) [ 00000000000]
store_ln43        (store            ) [ 00000000000]
write_ln45        (write            ) [ 00000000000]
write_ln46        (write            ) [ 00000000000]
write_ln47        (write            ) [ 00000000000]
write_ln48        (write            ) [ 00000000000]
write_ln49        (write            ) [ 00000000000]
write_ln50        (write            ) [ 00000000000]
write_ln51        (write            ) [ 00000000000]
br_ln43           (br               ) [ 00000000000]
ret_ln0           (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln43">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln43"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="s">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i58"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i512"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i256.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P128A"/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="shiftreg_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="shiftreg/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="j_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="sext_ln43_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="58" slack="0"/>
<pin id="104" dir="0" index="1" bw="58" slack="0"/>
<pin id="105" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln43_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="gmem0_addr_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="512" slack="0"/>
<pin id="110" dir="0" index="1" bw="512" slack="0"/>
<pin id="111" dir="1" index="2" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem0_addr_read/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_write_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="0" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="0"/>
<pin id="116" dir="0" index="2" bw="32" slack="0"/>
<pin id="117" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln44/3 write_ln45/4 write_ln46/5 write_ln47/6 write_ln48/7 write_ln49/8 write_ln50/9 write_ln51/10 "/>
</bind>
</comp>

<comp id="120" class="1005" name="empty_22_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="122" dir="1" index="1" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_22 (phireg) "/>
</bind>
</comp>

<comp id="123" class="1004" name="empty_22_phi_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="512" slack="1"/>
<pin id="125" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="256" slack="1"/>
<pin id="127" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="4" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_22/3 "/>
</bind>
</comp>

<comp id="129" class="1004" name="sext_ln43_cast_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="58" slack="0"/>
<pin id="131" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln43_cast/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="store_ln0_store_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="0"/>
<pin id="135" dir="0" index="1" bw="7" slack="0"/>
<pin id="136" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="store_ln0_store_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="256" slack="0"/>
<pin id="141" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="j_1_load_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="7" slack="0"/>
<pin id="145" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="add_ln43_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="7" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="1" index="2" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="icmp_ln43_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="7" slack="0"/>
<pin id="154" dir="0" index="1" bw="7" slack="0"/>
<pin id="155" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="empty_23_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="7" slack="0"/>
<pin id="160" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_23/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="gmem0_addr_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="512" slack="0"/>
<pin id="164" dir="0" index="1" bw="58" slack="1"/>
<pin id="165" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="shiftreg_load_load_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="256" slack="1"/>
<pin id="170" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shiftreg_load/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="shiftreg_cast_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="256" slack="0"/>
<pin id="173" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="shiftreg_cast/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="trunc_ln44_s_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="256" slack="0"/>
<pin id="177" dir="0" index="1" bw="512" slack="0"/>
<pin id="178" dir="0" index="2" bw="10" slack="0"/>
<pin id="179" dir="0" index="3" bw="10" slack="0"/>
<pin id="180" dir="1" index="4" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln44_s/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="trunc_ln44_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="512" slack="0"/>
<pin id="187" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln44/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="p_s_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="512" slack="0"/>
<pin id="193" dir="0" index="2" bw="7" slack="0"/>
<pin id="194" dir="0" index="3" bw="7" slack="0"/>
<pin id="195" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_s/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="p_1_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="512" slack="0"/>
<pin id="203" dir="0" index="2" bw="8" slack="0"/>
<pin id="204" dir="0" index="3" bw="8" slack="0"/>
<pin id="205" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_1/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="p_2_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="512" slack="0"/>
<pin id="213" dir="0" index="2" bw="8" slack="0"/>
<pin id="214" dir="0" index="3" bw="8" slack="0"/>
<pin id="215" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_2/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="p_3_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="512" slack="0"/>
<pin id="223" dir="0" index="2" bw="9" slack="0"/>
<pin id="224" dir="0" index="3" bw="9" slack="0"/>
<pin id="225" dir="1" index="4" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_3/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="p_4_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="512" slack="0"/>
<pin id="233" dir="0" index="2" bw="9" slack="0"/>
<pin id="234" dir="0" index="3" bw="9" slack="0"/>
<pin id="235" dir="1" index="4" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_4/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="p_5_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="512" slack="0"/>
<pin id="243" dir="0" index="2" bw="9" slack="0"/>
<pin id="244" dir="0" index="3" bw="9" slack="0"/>
<pin id="245" dir="1" index="4" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_5/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="p_0_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="0" index="1" bw="512" slack="0"/>
<pin id="253" dir="0" index="2" bw="9" slack="0"/>
<pin id="254" dir="0" index="3" bw="9" slack="0"/>
<pin id="255" dir="1" index="4" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_0/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="store_ln43_store_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="7" slack="2"/>
<pin id="262" dir="0" index="1" bw="7" slack="2"/>
<pin id="263" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="store_ln43_store_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="256" slack="0"/>
<pin id="266" dir="0" index="1" bw="256" slack="2"/>
<pin id="267" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/3 "/>
</bind>
</comp>

<comp id="269" class="1005" name="shiftreg_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="256" slack="0"/>
<pin id="271" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opset="shiftreg "/>
</bind>
</comp>

<comp id="276" class="1005" name="j_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="7" slack="0"/>
<pin id="278" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="283" class="1005" name="sext_ln43_cast_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="64" slack="1"/>
<pin id="285" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln43_cast "/>
</bind>
</comp>

<comp id="288" class="1005" name="add_ln43_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="7" slack="2"/>
<pin id="290" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="add_ln43 "/>
</bind>
</comp>

<comp id="293" class="1005" name="icmp_ln43_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="1"/>
<pin id="295" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln43 "/>
</bind>
</comp>

<comp id="297" class="1005" name="empty_23_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="1"/>
<pin id="299" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_23 "/>
</bind>
</comp>

<comp id="301" class="1005" name="shiftreg_cast_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="512" slack="1"/>
<pin id="303" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="shiftreg_cast "/>
</bind>
</comp>

<comp id="306" class="1005" name="gmem0_addr_read_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="512" slack="1"/>
<pin id="308" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr_read "/>
</bind>
</comp>

<comp id="311" class="1005" name="p_s_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="1"/>
<pin id="313" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_s "/>
</bind>
</comp>

<comp id="316" class="1005" name="p_1_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="2"/>
<pin id="318" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_1 "/>
</bind>
</comp>

<comp id="321" class="1005" name="p_2_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="3"/>
<pin id="323" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="p_2 "/>
</bind>
</comp>

<comp id="326" class="1005" name="p_3_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="4"/>
<pin id="328" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="p_3 "/>
</bind>
</comp>

<comp id="331" class="1005" name="p_4_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="5"/>
<pin id="333" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="p_4 "/>
</bind>
</comp>

<comp id="336" class="1005" name="p_5_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="6"/>
<pin id="338" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="p_5 "/>
</bind>
</comp>

<comp id="341" class="1005" name="p_0_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="7"/>
<pin id="343" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="p_0 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="97"><net_src comp="6" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="106"><net_src comp="8" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="2" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="56" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="118"><net_src comp="92" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="132"><net_src comp="102" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="137"><net_src comp="34" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="142"><net_src comp="36" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="150"><net_src comp="143" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="38" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="143" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="40" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="161"><net_src comp="143" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="166"><net_src comp="0" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="162" pin="2"/><net_sink comp="108" pin=1"/></net>

<net id="174"><net_src comp="168" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="58" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="182"><net_src comp="123" pin="4"/><net_sink comp="175" pin=1"/></net>

<net id="183"><net_src comp="60" pin="0"/><net_sink comp="175" pin=2"/></net>

<net id="184"><net_src comp="62" pin="0"/><net_sink comp="175" pin=3"/></net>

<net id="188"><net_src comp="123" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="196"><net_src comp="64" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="123" pin="4"/><net_sink comp="190" pin=1"/></net>

<net id="198"><net_src comp="66" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="199"><net_src comp="68" pin="0"/><net_sink comp="190" pin=3"/></net>

<net id="206"><net_src comp="64" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="123" pin="4"/><net_sink comp="200" pin=1"/></net>

<net id="208"><net_src comp="24" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="209"><net_src comp="70" pin="0"/><net_sink comp="200" pin=3"/></net>

<net id="216"><net_src comp="64" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="123" pin="4"/><net_sink comp="210" pin=1"/></net>

<net id="218"><net_src comp="72" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="219"><net_src comp="74" pin="0"/><net_sink comp="210" pin=3"/></net>

<net id="226"><net_src comp="64" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="123" pin="4"/><net_sink comp="220" pin=1"/></net>

<net id="228"><net_src comp="76" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="229"><net_src comp="78" pin="0"/><net_sink comp="220" pin=3"/></net>

<net id="236"><net_src comp="64" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="123" pin="4"/><net_sink comp="230" pin=1"/></net>

<net id="238"><net_src comp="80" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="239"><net_src comp="82" pin="0"/><net_sink comp="230" pin=3"/></net>

<net id="246"><net_src comp="64" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="123" pin="4"/><net_sink comp="240" pin=1"/></net>

<net id="248"><net_src comp="84" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="249"><net_src comp="86" pin="0"/><net_sink comp="240" pin=3"/></net>

<net id="256"><net_src comp="64" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="123" pin="4"/><net_sink comp="250" pin=1"/></net>

<net id="258"><net_src comp="88" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="259"><net_src comp="90" pin="0"/><net_sink comp="250" pin=3"/></net>

<net id="268"><net_src comp="175" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="272"><net_src comp="94" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="274"><net_src comp="269" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="275"><net_src comp="269" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="279"><net_src comp="98" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="281"><net_src comp="276" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="282"><net_src comp="276" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="286"><net_src comp="129" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="291"><net_src comp="146" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="296"><net_src comp="152" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="300"><net_src comp="158" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="304"><net_src comp="171" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="309"><net_src comp="108" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="314"><net_src comp="190" pin="4"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="319"><net_src comp="200" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="324"><net_src comp="210" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="329"><net_src comp="220" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="334"><net_src comp="230" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="339"><net_src comp="240" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="344"><net_src comp="250" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="113" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s | {3 4 5 6 7 8 9 10 }
 - Input state : 
	Port: setup_marginal_aie_Pipeline_VITIS_LOOP_43_1 : gmem0 | {2 }
	Port: setup_marginal_aie_Pipeline_VITIS_LOOP_43_1 : sext_ln43 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		j_1 : 1
		add_ln43 : 2
		icmp_ln43 : 2
		br_ln43 : 3
		empty_23 : 2
	State 2
		shiftreg_cast : 1
		gmem0_addr_read : 1
	State 3
		empty_22 : 1
		trunc_ln44_s : 2
		trunc_ln44 : 2
		p_s : 2
		p_1 : 2
		p_2 : 2
		p_3 : 2
		p_4 : 2
		p_5 : 2
		p_0 : 2
		write_ln44 : 3
		store_ln43 : 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|    add   |       add_ln43_fu_146       |    0    |    7    |
|----------|-----------------------------|---------|---------|
|   icmp   |       icmp_ln43_fu_152      |    0    |    3    |
|----------|-----------------------------|---------|---------|
|   read   |  sext_ln43_read_read_fu_102 |    0    |    0    |
|          | gmem0_addr_read_read_fu_108 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |       grp_write_fu_113      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   sext   |    sext_ln43_cast_fu_129    |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |       empty_23_fu_158       |    0    |    0    |
|          |      trunc_ln44_fu_185      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   zext   |     shiftreg_cast_fu_171    |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |     trunc_ln44_s_fu_175     |    0    |    0    |
|          |          p_s_fu_190         |    0    |    0    |
|          |          p_1_fu_200         |    0    |    0    |
|partselect|          p_2_fu_210         |    0    |    0    |
|          |          p_3_fu_220         |    0    |    0    |
|          |          p_4_fu_230         |    0    |    0    |
|          |          p_5_fu_240         |    0    |    0    |
|          |          p_0_fu_250         |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |    10   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    add_ln43_reg_288   |    7   |
|    empty_22_reg_120   |   512  |
|    empty_23_reg_297   |    1   |
|gmem0_addr_read_reg_306|   512  |
|   icmp_ln43_reg_293   |    1   |
|       j_reg_276       |    7   |
|      p_0_reg_341      |   32   |
|      p_1_reg_316      |   32   |
|      p_2_reg_321      |   32   |
|      p_3_reg_326      |   32   |
|      p_4_reg_331      |   32   |
|      p_5_reg_336      |   32   |
|      p_s_reg_311      |   32   |
| sext_ln43_cast_reg_283|   64   |
| shiftreg_cast_reg_301 |   512  |
|    shiftreg_reg_269   |   256  |
+-----------------------+--------+
|         Total         |  2096  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_113 |  p2  |   8  |  32  |   256  ||    93   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   256  ||  1.003  ||    93   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   10   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   93   |
|  Register |    -   |  2096  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |  2096  |   103  |
+-----------+--------+--------+--------+
