# FinalProject
Tugas Akhir Kuliah tentang perlindungan desain IC di tahap layout.

1. Project-Language:
  1. Verilog(1994 to 2005)
  2. Python
  
2. Project-Tools:
  1. Atom (code edit)
  2. ISE 14
  3. Quartus II
  4. Electric VLSI (complete feature)
  5. Microwind
  6. Iverilog(iverilog, vvp, gtkview)
  7. Yosys

3. Report-Type:
  1. IEEE-Journal
  2. Final Project Book

4. Report-Tools:
  1. M.S. Office
  2. LaTex (TexStudio)