INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Dual_Port_RAM/Dual_Port_RAM.srcs/sources_1/new/dual_port_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Dual_Port_RAM/Dual_Port_RAM.srcs/sim_1/new/simulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
