<!doctype html><html lang=en><head><title>An Interactive Game ‚Äî Step On the White Tiles!</title><meta charset=utf-8><meta name=viewport content="width=device-width,initial-scale=1"><meta http-equiv=x-ua-compatible content="ie=edge"><link rel=stylesheet href=/application.593475833b1987c5c9104157ee5dca95d3a314ad376b2feaffd3824b80fb90f7.css integrity="sha256-WTR1gzsZh8XJEEFX7l3KldOjFK03ay/q/9OCS4D7kPc="><link rel=icon type=image/png href=/images/site/favicon-32x32-ZR_hu8be55ec36a526970238b8207e0c8eab8_2764_42x0_resize_box_3.png><meta property="og:title" content="An Interactive Game ‚Äî Step On the White Tiles!"><meta property="og:description" content="EECS 373 Final Project"><meta property="og:type" content="article"><meta property="og:url" content="https://zhihaoruan.xyz/posts/projects/373proj/"><meta property="article:section" content="posts"><meta property="article:published_time" content="2019-05-03T21:55:23-04:00"><meta property="article:modified_time" content="2019-05-03T21:55:23-04:00"><meta name=twitter:card content="summary"><meta name=twitter:title content="An Interactive Game ‚Äî Step On the White Tiles!"><meta name=twitter:description content="EECS 373 Final Project"><meta name=description content="EECS 373 Final Project"></head><body class="type-posts kind-page" data-spy=scroll data-target=#TableOfContents data-offset=80><div class="container-fluid bg-dimmed wrapper"><nav class="navbar navbar-expand-xl top-navbar final-navbar shadow"><div class=container><button class="navbar-toggler navbar-light" id=sidebar-toggler type=button>
<span class=navbar-toggler-icon></span></button>
<a class=navbar-brand href=/>Ryan's Blog</a>
<button class="navbar-toggler navbar-light" id=toc-toggler type=button>
<span class=navbar-toggler-icon></span></button><div class="collapse navbar-collapse lang-selector" id=top-nav-items><ul class="navbar-nav ml-auto"><li class="nav-item dropdown"><a class="nav-link dropdown-toggle" href=# id=themeSelector role=button data-toggle=dropdown aria-haspopup=true aria-expanded=false><img id=navbar-theme-icon-svg src=/icons/moon-svgrepo-com.svg width=20 alt="Dark Theme"></a><div id=themeMenu class="dropdown-menu dropdown-menu-icons-only" aria-labelledby=themeSelector><a class="dropdown-item nav-link" href=# data-scheme=light><img class=menu-icon-center src=/icons/sun-svgrepo-com.svg width=20 alt="Light Theme"></a>
<a class="dropdown-item nav-link" href=# data-scheme=dark><img class=menu-icon-center src=/icons/moon-svgrepo-com.svg width=20 alt="Dark Theme"></a>
<a class="dropdown-item nav-link" href=# data-scheme=system><img class=menu-icon-center src=/icons/computer-svgrepo-com.svg width=20 alt="System Theme"></a></div></li></ul></div></div></nav><section class=sidebar-section id=sidebar-section><div class=sidebar-holder><div class=sidebar id=sidebar><form class=mx-auto method=get action=/search><input type=text name=keyword placeholder=Search data-search id=search-box></form><div class=sidebar-tree><ul class=tree id=tree><li id=list-heading><a href=/posts/ data-filter=all>Posts</a></li><div class=subtree><li><a href=/posts/introduction/ title=Introduction>Introduction</a></li><li><i class="fas fa-plus-circle"></i><a href=/posts/lecturenotes/>Lecture Notes</a><ul><li><a href=/posts/lecturenotes/ve320-notes/ title="VE320 Course Final Summary">VE320 Course Final Summary</a></li></ul></li><li><i class="fas fa-plus-circle"></i><a href=/posts/gallery/>My Personal Gallery</a><ul><li><a href=/posts/gallery/ann-arbor/ title="Ann Arbor">Ann Arbor</a></li><li><a href=/posts/gallery/blue-hour/ title="Blue Hour">Blue Hour</a></li><li><a href=/posts/gallery/covid-19/ title="Capturing COVID-19">Capturing COVID-19</a></li><li><a href=/posts/gallery/hong-kong/ title="Hong Kong">Hong Kong</a></li><li><a href=/posts/gallery/dublin/ title=Ireland>Ireland</a></li><li><a href=/posts/gallery/london/ title=London>London</a></li><li><a href=/posts/gallery/michigan/ title=Michigan>Michigan</a></li><li><a href=/posts/gallery/newcastle/ title=Newcastle>Newcastle</a></li><li><a href=/posts/gallery/zhuhai/ title=Zhuhai>Zhuhai</a></li></ul></li><li><i class="fas fa-minus-circle"></i><a class=active href=/posts/projects/>Projects</a><ul class=active><li><a href=/posts/projects/cad2cav/ title=CAD2CAV>CAD2CAV</a></li><li><a href=/posts/projects/565-cuda-path-tracer/ title="CUDA Path Tracer">CUDA Path Tracer</a></li><li><a class=active href=/posts/projects/373proj/ title="EECS 373 Project">EECS 373 Project</a></li><li><a href=/posts/projects/560proj/ title="Mini Minecraft">Mini Minecraft</a></li><li><a href=/posts/projects/450proj/ title="SJTU Undergraduate Design Expo">SJTU Undergraduate Design Expo</a></li><li><a href=/posts/projects/467proj-slam/ title="SLAM Project">SLAM Project</a></li><li><a href=/posts/projects/565-final-project/ title="Volume Rendered ReSTIR">Volume Rendered ReSTIR</a></li><li><a href=/posts/projects/565-vulkan-grass-rendering/ title="Vulkan Grass Rendering">Vulkan Grass Rendering</a></li><li><i class="fas fa-plus-circle"></i><a href=/posts/projects/f1tenth-labs/>F1Tenth Course Labs</a><ul><li><a href=/posts/projects/f1tenth-labs/f1tenth-lab1/ title="F1Tenth Course Lab 1">F1Tenth Course Lab 1</a></li><li><a href=/posts/projects/f1tenth-labs/f1tenth-lab2/ title="F1Tenth Course Lab 2">F1Tenth Course Lab 2</a></li><li><a href=/posts/projects/f1tenth-labs/f1tenth-lab3/ title="F1Tenth Course Lab 3">F1Tenth Course Lab 3</a></li><li><a href=/posts/projects/f1tenth-labs/f1tenth-lab4/ title="F1Tenth Course Lab 4">F1Tenth Course Lab 4</a></li><li><a href=/posts/projects/f1tenth-labs/f1tenth-lab6/ title="F1Tenth Course Lab 6">F1Tenth Course Lab 6</a></li></ul></li></ul></li></div></ul></div></div></div></section><section class=content-section id=content-section><div class=content><div class="container p-0 read-area"><div class="hero-area col-sm-12" id=hero-area style=background-image:url(/images/posts/373Proj/373_diagram.png)></div><div class=page-content><div class="author-profile ml-auto align-self-lg-center"><img class=rounded-circle src=/images/author/avatar_hufae261693e8da39e936529a400eb43d8_104998_120x120_fit_q75_box.jpg alt="Author Image"><h5 class=author-name>Zhihao (Ryan) Ruan</h5><p>Friday, May 3, 2019</p></div><div class=title><h1>An Interactive Game ‚Äî Step On the White Tiles!</h1></div><div class=post-content id=post-content><blockquote><p>Probably one of the best interactive game projects I have seen in the class.</p>‚Äî <cite>Prof. Alanson Sample and Prof. Matt Smith, University of Michigan</cite></p></blockquote><br><p><strong>> <em>This project is developed together with <a href=https://regina8023.github.io target=_blank rel=noopener>Regina (Jingliang Ren)</a>, <a href=https://voyager1998.github.io target=_blank rel=noopener>Kun Huang</a> and Shiyu Liu.</em></strong></br><strong>> <em>This post is written in shared effort with <a href=https://regina8023.github.io target=_blank rel=noopener>Regina (Jingliang Ren)</a>.</em></strong></br><strong>> <em>Special thanks to them for all their contributions!</em></strong></p><p>In the passing winter semester, I took a very interesting course: <a href=http://www.eecs.umich.edu/courses/eecs373/lectures.html target=_blank rel=noopener><em>Introduction to Embedded System Design (EECS 373)</em></a>. I&rsquo;ve learned memory-mapped I/O, interrupt, timer and many other important concepts in embedded system. The target of this course is to build an embedded system using a specific kind of development board &ndash; <a href=https://en.wikipedia.org/wiki/Actel_SmartFusion target=_blank rel=noopener>Actel SmartFusion¬Æ SoC FPGA</a>.</p><p>Our final project is &ldquo;Step on the White Tiles&rdquo;, which is inspired by a popular mobile game <em>Don&rsquo;t Tap the White Tiles (Chinese: Âà´Ë∏©ÁôΩÂùó)</em>. This is one of my proudest projects, so I&rsquo;d like to write a blog to record this project experience and share these fun technical details with more people!</p><h2 id=background-interactive-gaming>Background: Interactive Gaming</h2><p>Interactive gaming system has been developing fast for the past decades. From the Wii Remote controller created by Nintendo to the PlayStation series controller invented by Sony, it seems that people has become more and more fascinated about interactive gaming. Inspired by the existing interactive gaming system solutions, I, along with <a href=https://regina8023.github.io target=_blank rel=noopener>Regina (Jingliang Ren)</a>, <a href=https://voyager1998.github.io target=_blank rel=noopener>Ken (Kun Huang)</a> and Shiyu Liu planned to develop a simple interactive gaming system based on <a href=https://www.microsemi.com/product-directory/soc-fpgas/1693-smartfusion target=_blank rel=noopener>Actel SmartFusion¬Æ SoC FPGA</a>, which is a simple implementation of a popular mobile game <em>Don&rsquo;t Tap the White Tiles</em> into the real world.</p><figure><img src=373_intro.png alt="A basic user interface for the original mobile game, Don&amp;rsquo;t Tap the White Tiles." width=400><figcaption><p>A basic user interface for the original mobile game, Don&rsquo;t Tap the White Tiles.</p></figcaption></figure><h2 id=game-rules>Game Rules</h2><p>There are 3 modes for our game: slow, medium and fast. Different modes have different numbers and speeds of tiles. At the beginning of the game, player will have 5 lives (health points).</p><ul><li>üç≠ When left foot steps on a white tile, white tile becomes green and score++</li><li>üç≠ When left foot steps on a white tile, white tile becomes red and score++</li><li>üå∂ When player misses a white tile, he/she will lose one life (health point)</li><li>‚ò†Ô∏è When all lives go, game over!</li></ul><h2 id=demo-videos>Demo Videos</h2><p>Here is a video captured during EECS373 Project Expo üòé!</p><div style=position:relative;padding-bottom:56.25%;height:0;overflow:hidden><iframe src=https://www.youtube.com/embed/2wzuU-qfCKQ style=position:absolute;top:0;left:0;width:100%;height:100%;border:0 allowfullscreen title="YouTube Video"></iframe></div><h2 id=technical-details>Technical Details</h2><p>In the following part, I will be introducing in detail how to build this cool interactive gaming system! As mentioned before, in this project we&rsquo;re using Actel SmartFusion¬Æ SoC FPGA.</p><h3 id=component-overview>Component Overview</h3><p><img src=373_diagram.png alt></p><p>As indicated in the graph, we use one SmartFusion¬Æ board to control 5 main peripherals:</p><ul><li>Nintendo controller and LCD display for calibration Pixy camera, setting game mode, controlling start and pause</li><li>Projector controlled by VGA signal for projecting moving tiles, score, left health point</li><li>Pixy camera for detecting if player&rsquo;s feet are on white tiles</li><li>Sound board for playing background music and sound effect</li></ul><h3 id=code-environments>Code Environments</h3><p>As for the project developing environment, we&rsquo;re using <a href=https://www.microsemi.com/product-directory/design-resources/1750-libero-soc target=_blank rel=noopener>Libero SoC Design Software</a> as well as <a href=https://www.microsemi.com/product-directory/design-tools/4879-softconsole#overview target=_blank rel=noopener>Microsemi SoftConsole</a>. The specific versions are:</p><ul><li>Libero SoC v11.9 SP3</li><li>Microsemi SoftConsole v3.4</li><li>Windows 10 Pro 1809 (operating system)</li></ul><p><strong>Note that Libero SoC is neither forward nor backward compatible.</strong> A Libero SoC v11.9 project is not compatible with a Libero SoC v11.9 SP3 project.</p><h3 id=memory-mapped-io--advanced-peripheral-bus>Memory-mapped I/O & Advanced Peripheral Bus</h3><p>In common sense, every memory address in a CPU corresponds to some place which can store data (aka &ldquo;real memory&rdquo;). However, in embedded systems, each input/output (I/O) device also corresponds to a specific memory address in the core. For these addresses, each of them has been mapped to an I/O device instead of &ldquo;real memory&rdquo;, such as Analog-to-Digital Converter (ADC), Digital-to-Analog Converter (DAC), General-Purpose I/O (GPIO) pins, etc. Accessing these addresses through CPU is actually accessing their corresponding I/O devices.</p><p>APB (Advanced Peripheral Bus) is used as an interface to access these peripherals. A typical APB consists of the following signal (by naming convention):</p><table><thead><tr><th style=text-align:center>Signal Name</th><th>Meaning</th></tr></thead><tbody><tr><td style=text-align:center><code>PRDATA</code></td><td>Data line where CPU reads from the peripheral.</td></tr><tr><td style=text-align:center><code>PWDATA</code></td><td>Data line where CPU writes to the peripheral.</td></tr><tr><td style=text-align:center><code>PWRITE</code></td><td>Indicates whether it is a <strong>read</strong> or a <strong>write</strong> transaction.</td></tr><tr><td style=text-align:center><code>PENABLE</code></td><td>Indicates whether CPU has started the transaction.</td></tr><tr><td style=text-align:center><code>PSEL</code></td><td>Indicates whether CPU has selected this peripheral.</td></tr><tr><td style=text-align:center><code>PADDR</code></td><td>Indicates what address CPU has chosen to interact with.</td></tr><tr><td style=text-align:center><code>PCLK</code></td><td>Clock signal from CPU.</td></tr><tr><td style=text-align:center><code>PREADY</code></td><td><strong>Controlled by peripheral;</strong> indicates whether peripheral has been prepared for the transaction.</td></tr></tbody></table><p>By convention, in terms of APB, the CPU is called &ldquo;master&rdquo; while the peripherals are called &ldquo;slaves&rdquo;. While signals are generally high/low voltages which is in essence a hardware issue, APB makes generating these signals with C code possible.</p><p><img src=373_apb.png alt="A diagram of how we&amp;rsquo;re making use of APB in our interactive game."></p><h4 id=implementation-in-verilog>Implementation in Verilog</h4><p>While in most microcontrollers APB is not able to be modified because it is a very complicated circuit network soldered onto the PCB, with an FPGA we can take full advantage of that and customize our own APB. In Verilog, we can simply make use of an unused memory address and create the following module (APB interface):</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-verilog data-lang=verilog><span style=display:flex><span><span style=color:#66d9ef>module</span> apb_interface(
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>input</span> PCLK,                 <span style=color:#75715e>// clock
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>        <span style=color:#66d9ef>input</span> PRESERN,              <span style=color:#75715e>// system reset
</span></span></span><span style=display:flex><span><span style=color:#75715e>// APB3 BUS INTERFACE
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>        <span style=color:#66d9ef>input</span> PSEL,                 <span style=color:#75715e>// peripheral select
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>        <span style=color:#66d9ef>input</span> PENABLE,              <span style=color:#75715e>// distinguishes access phase
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>        <span style=color:#66d9ef>output</span> <span style=color:#66d9ef>wire</span> PREADY,         <span style=color:#75715e>// peripheral ready signal
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>        <span style=color:#66d9ef>output</span> <span style=color:#66d9ef>wire</span> PSLVERR,        <span style=color:#75715e>// error signal
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>        <span style=color:#66d9ef>input</span> PWRITE,               <span style=color:#75715e>// read/write control bit
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>        <span style=color:#66d9ef>input</span> [<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] PADDR,         <span style=color:#75715e>// IO address
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>        <span style=color:#66d9ef>input</span> <span style=color:#66d9ef>wire</span> [<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] PWDATA,   <span style=color:#75715e>// (processor) bus is writing data to
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>                                    <span style=color:#75715e>// this device 32 bits
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>        <span style=color:#66d9ef>output</span> <span style=color:#66d9ef>reg</span> [<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] PRDATA,   <span style=color:#75715e>// (processor) bus is reading data from this device
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>        <span style=color:#75715e>/*** Your Code (inputs &amp; outputs) ***/</span>
</span></span><span style=display:flex><span>);
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span><span style=color:#66d9ef>assign</span> PSLVERR  <span style=color:#f92672>=</span> <span style=color:#ae81ff>0</span>;    <span style=color:#75715e>// assumes no error generation
</span></span></span><span style=display:flex><span><span style=color:#75715e></span><span style=color:#66d9ef>assign</span> PREADY   <span style=color:#f92672>=</span> <span style=color:#ae81ff>1</span>;    <span style=color:#75715e>// assumes zero wait
</span></span></span><span style=display:flex><span><span style=color:#75715e></span><span style=color:#66d9ef>wire</span> write_enable   <span style=color:#f92672>=</span> (PENABLE <span style=color:#f92672>&amp;&amp;</span> PWRITE <span style=color:#f92672>&amp;&amp;</span> PSEL);  <span style=color:#75715e>//decodes APB3 write cycle
</span></span></span><span style=display:flex><span><span style=color:#75715e></span><span style=color:#66d9ef>wire</span> read_enable    <span style=color:#f92672>=</span> (<span style=color:#f92672>!</span>PWRITE <span style=color:#f92672>&amp;&amp;</span> PSEL);            <span style=color:#75715e>//decode APB3 read cycle
</span></span></span><span style=display:flex><span><span style=color:#75715e>// ****** Your code ******
</span></span></span><span style=display:flex><span><span style=color:#75715e></span><span style=color:#66d9ef>endmodule</span>
</span></span></code></pre></div><p>We can see that all the I/O ports in the Verilog module has to strictly follow the APB convention mentioned above.</p><h3 id=vga>VGA</h3><p>VGA is short for <em>Video Graphics Array</em>. Although it is a relatively aged display method (introduced by IBM in 1987), its frequency (60Hz per frame) is good enough for our display purpose.</p><h4 id=basics>Basics</h4><p><img src=373_vga_pin.png alt></p><p>A VGA cable has 15 pins, 6 of them are used in the project:</p><ul><li>Blue, Red, Green represent color for one pixel</li><li>Horizontal sync and vertical sync are used to define the ends of each line and the whole frame</li><li>GND for ground</li></ul><p>A VGA video is a <strong>stream</strong> of frames. Each frame is made up of a series of horizontal lines, and each line is made up of a series of pixels.</p><p>At the beginning, there will be a scan point on top left corner of the frame. In each clock period, we should output correct RGB value for current pixel. And the scan point will go to the next pixel. When it comes to the end of a line, the Horizontal-Sync signal will go low.</p><p>Then the scan point goes line by line. When it comes to the end of the frame, the Vertical-Sync will go low.</p><p>Till now, we refresh the whole frame for one time.</p><p><img src=373_vga_timing.png alt></p><p>In a word, to project a desired video, we just need to <strong>output correct RGB signal for each pixel in sequence</strong>.</p><h4 id=implementation>Implementation</h4><p>The main logic for VGA display is implemented in C code: it determines the positions of tiles, scores and health point; then writes these information in specific APB addresses. Verilog code is only for analyzing information from these APB addresses and generating corresponding signals.</p><p>A 60-Hz interrupt will be generated periodically in fabric. In <code>main.c</code>,</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-c data-lang=c><span style=display:flex><span><span style=color:#a6e22e>__attribute__</span>((interrupt)) <span style=color:#66d9ef>void</span> <span style=color:#a6e22e>Fabric_IRQHandler</span>(<span style=color:#66d9ef>void</span>){}
</span></span></code></pre></div><p>is interrupt handler, which is responsible for refresh of the whole frame.</p><h5 id=moving-tiles>Moving Tiles</h5><p>There are 8 tiles in maximum in one frame. To make them look as random as possible, I randomly generate 3 attributes for each tile:</p><ul><li><strong>length</strong></li><li><strong>the column</strong> inside which it will move</li><li><strong>delay</strong> for interval between the time when a tile goes out of the frame and when it reappears at the top of the frame.</li></ul><p>In <code>vga.c</code>,</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-c data-lang=c><span style=display:flex><span><span style=color:#66d9ef>void</span> <span style=color:#a6e22e>random_mode</span>(<span style=color:#66d9ef>int</span> k) {}
</span></span></code></pre></div><p>controls the new position of kth tile based on its old position.</p><p>Besides, the attribute, <strong><code>left_on</code></strong>, <strong><code>right_on</code></strong>, will control color of the tile. When it is set to <code>true</code> inside <code>pixy.c</code>, the color will turn green or red.</p><h5 id=score--health-point>Score & Health Point</h5><p>Once <strong><code>left_on</code></strong> or <strong><code>right_on</code></strong> is set to <code>true</code> inside <code>pixy.c</code>, the variable, <strong><code>score</code></strong>, will add one.</p><p>If <strong><code>left_on</code></strong> and <strong><code>right_on</code></strong> are <code>false</code> until the tile goes out of the frame, one life will lose.</p><p>The display of score üî¢ and heart ‚ù§Ô∏è are hard-coded in Verilog. Another way to show them is using Sprites + SRAM (see below).</p><h4 id=showing-more-complicated-graphs>Showing More Complicated Graphs</h4><p>Although the display for this game is fairly simple, we tried using <a href=https://ipfs.io/ipfs/QmXoypizjW3WknFiJnKLwHCnL72vedxjQkDDP1mXWo6uco/wiki/Sprite_%28computer_graphics%29.html target=_blank rel=noopener>Sprites</a> and SRAM, which is used for complicated graphics (but didn&rsquo;t use it in final version of project).</p><p>The idea behind Sprites is that generate RGB values for each pixel in a picture; and then store them in SRAM of microcontroller; read RGB value for corresponding pixel from SRAM when scan point comes to the pixel.</p><p><img src=373_sram.png alt></p><p>The SRAM module inside SmartFusion¬Æ is shown above. Pull up <code>r_en</code> when you are reading from it, pull up <code>w_en</code> when you are writing to it.</p><p>However, there are two annoying issues when I implemented it:</p><ul><li>Timing. When use APB and SRAM, timing of these two things need to be considered carefully. The <code>PREADY</code> cannot be set to high all the time since SRAM need one clock period to finish reading/writing. So <code>PREADY</code> should be delayed for one clock period.</li><li>Memory limitation. The total size of SRAM inside SmartFusion¬Æ is only 64kB.</li></ul><h3 id=nintendo-controller>Nintendo Controller</h3><p>For the controller for the user menu selection, we&rsquo;re using a classic Nintendo¬Æ NES controller. This is a relatively aged controller, but its signal is easy to decode and it&rsquo;s sufficient for our design.</p><p><img src=373Proj_controller_overview.jpg alt></p><p>We can see that it consists of 8 buttons: Up, Down, Left, Right, Select, Start, A and B.</p><p>For more details, <a href=http://uzebox.org/files/NES-controller-Hydra-Ch6All-v1.0.pdf target=_blank rel=noopener>a document that I have referred to</a> when programming the NES controller says that:</p><blockquote><p>The Nintendo Entertainment System or NES, also known as the Nintendo Family Computer (Famicom) was released in Japan in 1983 and shortly after in the USA in 1985. The system was even more successful than the Atari 2600 and more or less put the last stake in the heart of Atari home consoles forever. The NES sold more than 60,000,000 units worldwide in its heyday and still sells to this day (I just bought 4 of them from eStarland.com)! There are over 200 clones of the system in circulation and the word &ldquo;Nintendo&rdquo; is used in many cultures as a youth slang term with many &ldquo;varied&rdquo; meanings.</p><p>The system itself was nothing compared to the Propeller chip‚Äôs computing power, the NES was powered by the 8-bit 6502 running at 1.79 MHz, but the NES did have quite a bit of dedicated graphics hardware making it quite a contender in the 8-bit era, it sported multiple tile maps, graphics planes, sprites, sound, and a lot more.</p><p>‚Äî <cite><i>&ldquo;Game Programming for the Propeller Powered HYDRA&rdquo;</i>, pp. 95</cite></p></blockquote><h4 id=interfacing-the-nintendo-nes-controller>Interfacing the Nintendo NES controller</h4><p>On the back of the NES controller, it is actually organized as the following figure shows.</p><figure><img src=373Proj_controller_back.jpg alt="An inside view of an NES controller."><figcaption><p>An inside view of an NES controller.</p></figcaption></figure><p>We can see that there&rsquo;re five wires: brown, red, orange, yellow, white. The functions of these wires are summarized below.</p><table><thead><tr><th style=text-align:center>Signal Name</th><th style=text-align:center>Meaning</th></tr></thead><tbody><tr><td style=text-align:center><code>GND</code></td><td style=text-align:center>Brown</td></tr><tr><td style=text-align:center><code>clock</code></td><td style=text-align:center>Red</td></tr><tr><td style=text-align:center><code>latch</code></td><td style=text-align:center>Orange</td></tr><tr><td style=text-align:center><code>data_out</code></td><td style=text-align:center>Yellow</td></tr><tr><td style=text-align:center><code>5V</code></td><td style=text-align:center>White</td></tr></tbody></table><p>The states of the 8 buttons (pressed/not pressed) will be provided at the <code>data_out</code> line, bit by bit. The <code>latch</code> and the <code>clock</code> line are used to control the clocking of the <code>data_out</code> data line. In order to get the button states from the NES controller, we need to perform the following steps.</p><ol><li>Set the clock of the MCU to be greater than or equal to $12\mu\rm{s}$.</li><li>Set <code>latch</code> line to LOW.</li><li>Set <code>clock</code> line to LOW. Now, we&rsquo;re in a known state.</li><li>Pulse <code>latch</code> line HIGH for at least 2 cycles. This will latch the data into the shift register.</li><li>Read the bits in from <code>data_out</code> line. The first bit will be available after the latching process.</li><li>Pulse <code>clock</code> line 7 times to read the remaining bits.</li></ol><p><em><strong>Note. The bits are inverted from the data line (LOW for pressed, HIGH for not pressed).</strong></em></p><p>Based on the above rules, we can create a logic in Verilog that keeps reading the button states of the NES controller in the background. To keep things simple, we use APB interface to interact with the C coding parts, and we organize the 8 button states to be in the form of an 8-bit integer in a specific APB address that can be accessed with C code.</p><figure><img src=373_controller_data.png alt="This figure shows the 8-bit integer data format we&amp;rsquo;re using for NES controller."><figcaption><p>This figure shows the 8-bit integer data format we&rsquo;re using for NES controller.</p></figcaption></figure><p>As we&rsquo;re using 25MHz clock on our SmartFusion¬Æ board, we need to extend our clock signal to $12\mu\rm{s}$. Thus, we need a clock divider.</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-verilog data-lang=verilog><span style=display:flex><span>
</span></span><span style=display:flex><span><span style=color:#66d9ef>reg</span> [<span style=color:#ae81ff>9</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] clock_divider;
</span></span><span style=display:flex><span><span style=color:#66d9ef>assign</span> clock_divider_max <span style=color:#f92672>=</span> (clock_divider <span style=color:#f92672>==</span> <span style=color:#ae81ff>10</span><span style=color:#ae81ff>&#39;d150</span>);
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span><span style=color:#66d9ef>always</span> @(<span style=color:#66d9ef>posedge</span> PCLK) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>if</span> (<span style=color:#f92672>~</span>PRESERN) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>        clock_divider <span style=color:#f92672>&lt;=</span> <span style=color:#ae81ff>10</span><span style=color:#ae81ff>&#39;d0</span>;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>else</span> <span style=color:#66d9ef>if</span> (clock_divider_max) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>        clock_divider <span style=color:#f92672>&lt;=</span> <span style=color:#ae81ff>0</span>;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>else</span> <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>        clock_divider <span style=color:#f92672>&lt;=</span> clock_divider <span style=color:#f92672>+</span> <span style=color:#ae81ff>1</span>;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span><span style=color:#66d9ef>end</span>
</span></span></code></pre></div><p>Then, we need to create our logic to pulse the <code>latch</code> and <code>clock</code> signal, and get the bits from <code>data_out</code>. <strong>Whenever we read a new bit in, we need to shift all the old bits left by 1.</strong></p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-verilog data-lang=verilog><span style=display:flex><span>
</span></span><span style=display:flex><span><span style=color:#66d9ef>reg</span> [<span style=color:#ae81ff>7</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] data_in, data_complete;
</span></span><span style=display:flex><span><span style=color:#66d9ef>reg</span> [<span style=color:#ae81ff>2</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] read_count;
</span></span><span style=display:flex><span><span style=color:#66d9ef>reg</span> start, finish;
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span><span style=color:#66d9ef>always</span> @(<span style=color:#66d9ef>posedge</span> PCLK) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>if</span> (<span style=color:#f92672>~</span>PRESERN) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>        latch         <span style=color:#f92672>&lt;=</span> <span style=color:#ae81ff>0</span>;
</span></span><span style=display:flex><span>        clock         <span style=color:#f92672>&lt;=</span> <span style=color:#ae81ff>0</span>;
</span></span><span style=display:flex><span>        start         <span style=color:#f92672>&lt;=</span> <span style=color:#ae81ff>1</span>;
</span></span><span style=display:flex><span>        finish        <span style=color:#f92672>&lt;=</span> <span style=color:#ae81ff>0</span>;
</span></span><span style=display:flex><span>        count         <span style=color:#f92672>&lt;=</span> <span style=color:#ae81ff>5</span><span style=color:#ae81ff>&#39;d0</span>;
</span></span><span style=display:flex><span>        data_in       <span style=color:#f92672>&lt;=</span> <span style=color:#ae81ff>8</span><span style=color:#ae81ff>&#39;d0</span>;
</span></span><span style=display:flex><span>        data_complete <span style=color:#f92672>&lt;=</span> <span style=color:#ae81ff>8</span><span style=color:#ae81ff>&#39;d0</span>;
</span></span><span style=display:flex><span>        read_count    <span style=color:#f92672>&lt;=</span> <span style=color:#ae81ff>3</span><span style=color:#ae81ff>&#39;d0</span>;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>if</span> (finish <span style=color:#f92672>==</span> <span style=color:#ae81ff>1</span>) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>        data_complete <span style=color:#f92672>&lt;=</span> data_in;
</span></span><span style=display:flex><span>        finish        <span style=color:#f92672>&lt;=</span> <span style=color:#ae81ff>0</span>;
</span></span><span style=display:flex><span>        start         <span style=color:#f92672>&lt;=</span> <span style=color:#ae81ff>1</span>;
</span></span><span style=display:flex><span>        clock         <span style=color:#f92672>&lt;=</span> <span style=color:#ae81ff>0</span>;
</span></span><span style=display:flex><span>        data_in       <span style=color:#f92672>&lt;=</span> <span style=color:#ae81ff>8</span><span style=color:#ae81ff>&#39;d0</span>;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>if</span> (clock_divider_max) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>if</span> (start <span style=color:#f92672>==</span> <span style=color:#ae81ff>1</span>) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>            <span style=color:#75715e>// latch the first data
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>            latch <span style=color:#f92672>&lt;=</span> <span style=color:#ae81ff>1</span>;
</span></span><span style=display:flex><span>            start <span style=color:#f92672>&lt;=</span> <span style=color:#ae81ff>0</span>;
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>if</span> (latch <span style=color:#f92672>==</span> <span style=color:#ae81ff>1</span>) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>            latch <span style=color:#f92672>&lt;=</span> <span style=color:#ae81ff>0</span>;
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>if</span> (clock <span style=color:#f92672>==</span> <span style=color:#ae81ff>1</span>) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>            clock <span style=color:#f92672>&lt;=</span> <span style=color:#ae81ff>0</span>;
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>if</span> (data_en) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>            <span style=color:#75715e>// latch data
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>            <span style=color:#75715e>// data are inverted bits
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>            clock      <span style=color:#f92672>&lt;=</span> <span style=color:#ae81ff>1</span>;
</span></span><span style=display:flex><span>            data_in[<span style=color:#ae81ff>7</span>] <span style=color:#f92672>&lt;=</span> data_in[<span style=color:#ae81ff>6</span>];
</span></span><span style=display:flex><span>            data_in[<span style=color:#ae81ff>6</span>] <span style=color:#f92672>&lt;=</span> data_in[<span style=color:#ae81ff>5</span>];
</span></span><span style=display:flex><span>            data_in[<span style=color:#ae81ff>5</span>] <span style=color:#f92672>&lt;=</span> data_in[<span style=color:#ae81ff>4</span>];
</span></span><span style=display:flex><span>            data_in[<span style=color:#ae81ff>4</span>] <span style=color:#f92672>&lt;=</span> data_in[<span style=color:#ae81ff>3</span>];
</span></span><span style=display:flex><span>            data_in[<span style=color:#ae81ff>3</span>] <span style=color:#f92672>&lt;=</span> data_in[<span style=color:#ae81ff>2</span>];
</span></span><span style=display:flex><span>            data_in[<span style=color:#ae81ff>2</span>] <span style=color:#f92672>&lt;=</span> data_in[<span style=color:#ae81ff>1</span>];
</span></span><span style=display:flex><span>            data_in[<span style=color:#ae81ff>1</span>] <span style=color:#f92672>&lt;=</span> data_in[<span style=color:#ae81ff>0</span>];
</span></span><span style=display:flex><span>            data_in[<span style=color:#ae81ff>0</span>] <span style=color:#f92672>&lt;=</span> <span style=color:#f92672>~</span>data;
</span></span><span style=display:flex><span>            read_count <span style=color:#f92672>&lt;=</span> read_count <span style=color:#f92672>+</span> <span style=color:#ae81ff>1</span>;
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>            <span style=color:#66d9ef>if</span> (read_count <span style=color:#f92672>==</span> <span style=color:#ae81ff>3</span><span style=color:#ae81ff>&#39;d7</span>) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>                <span style=color:#75715e>// latch the last data
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>                finish     <span style=color:#f92672>&lt;=</span> <span style=color:#ae81ff>1</span>;
</span></span><span style=display:flex><span>                read_count <span style=color:#f92672>&lt;=</span> <span style=color:#ae81ff>3</span><span style=color:#ae81ff>&#39;d0</span>;
</span></span><span style=display:flex><span>            <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span><span style=color:#66d9ef>end</span>
</span></span></code></pre></div><h3 id=lcd-display>LCD Display</h3><p>We use <a href=https://www.sparkfun.com/products/9568 target=_blank rel=noopener>Sparkfun&rsquo;s $20\times4$ serial enabled LCD display</a> in our project. The interface of this LCD is actually really simple ‚Äî just UART. If you send a character <code>a</code> to it through UART, it will display an &ldquo;a&rdquo; on the screen; if you send a string <code>Hello World</code> to it, it will display &ldquo;Hello World&rdquo;.</p><figure><img src=373Proj_lcd.jpg alt="A typical Sparkfun&amp;rsquo;s 20x4 LCD display."><figcaption><p>A typical Sparkfun&rsquo;s 20x4 LCD display.</p></figcaption></figure><p>It is worth noticing that this LCD module displays characters based on the position of a cursor. This is very similar to writing on a text file. The character sent to the module will always be written at the position of the cursor. For instance, if the current cursor position is at the first position of the first line, the incoming character <code>a</code> will then be displayed at the first position in the first line. What is worth mentioning is that there are some special ASCII character pairs that have special meanings and have been hard-coded into the LCD module. For example, some of these special characters are:</p><table><thead><tr><th style=text-align:center>Character Value</th><th style=text-align:left>Meaning</th></tr></thead><tbody><tr><td style=text-align:center><code>0xFE, 0x01</code></td><td style=text-align:left>Clear the entire display.</td></tr><tr><td style=text-align:center><code>0xFE, 0x80</code></td><td style=text-align:left>Set cursor position to be the first position in the 1<sup>st</sup> line. The 20 values starting from <code>0x80</code> correspond to the cursor positions from the beginning of the 1<sup>st</sup> line to the end of the first line. For the first position in the 2<sup>nd</sup> line, add 64 to <code>0x80</code>; for the first position of the 3<sup>rd</sup> line, add 20 to <code>0x80</code>; for the first position of the 4<sup>th</sup> line, add 84 to <code>0x80</code>.</td></tr><tr><td style=text-align:center><code>0x12</code></td><td style=text-align:left>Reset the whole module.</td></tr></tbody></table><p><strong><em>Note. Two bytes separated by a comma means a consecutive ASCII character pair.</em> For instance, <code>0xFE, 0x80</code> means <code>0xFE</code> should be first sent to the LCD module, followed by a <code>0x80</code>.</strong></p><h4 id=constructing-the-user-menu>Constructing the User Menu</h4><p>In terms of constructing a complete user menu, we use <code>></code> as the prompt character for the selected option. We develop a data structure called <code>LCD_Display</code> to store the current contents of the 4 lines as well as the line index of the prompt character, and another <code>Menu</code> for multiple layers of the menu. For simplicity, we set each layer of the menu has a maximum size of 6.</p><p><img src=373_lcd_tree.png alt></p><p>For more detailed information, please visit our <a href=https://github.com/shineyruan/Don-t-Step-on-White-Tiles target=_blank rel=noopener>GitHub repo</a> and take a look at the <code>menu.[ch]</code> library files.</p><h3 id=pixy-camera>Pixy Camera</h3><p><a href=https://pixycam.com/ target=_blank rel=noopener>Pixy camera</a> is a small and responsive open-source camera developed by CREATE Lab, a part of the Robotics Institute at Carnegie Mellon University. It is equipped with color recognition and it can tell the location of the object in real time within its field of view. It has a very nice interface for MCU, which we can integrate into our SmartFusion¬Æ board. Particularly, it is able to transmit its color recognition results to MCU via three interfaces: I2C, SPI, and UART. It is known that SPI has the highest data transmission rate among the three popular protocols, so we decide to utilize its SPI interface.</p><h4 id=porting-guidelines>Porting Guidelines</h4><p>According to the <a href="https://docs.pixycam.com/wiki/doku.php?id=wiki:v1:porting_guide" target=_blank rel=noopener>official documentation</a>, Pixy camera has the following available ports:</p><figure><img src=373Proj_pixy_porting.jpg alt="The available ports and its corresponding functionality on Pixy camera."><figcaption><p>The available ports and its corresponding functionality on Pixy camera.</p></figcaption></figure><p>with the numbering convention (looking at the back of Pixy):</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-text data-lang=text><span style=display:flex><span>
</span></span><span style=display:flex><span>1   2
</span></span><span style=display:flex><span>3   4
</span></span><span style=display:flex><span>5   6
</span></span><span style=display:flex><span>7   8
</span></span><span style=display:flex><span>9   10
</span></span></code></pre></div><h4 id=the-serial-protocol>The Serial Protocol</h4><p><em>Signature</em> is an important feature of Pixy. A signature represents a particular color: say you may want to set a signature for color red, another signature for color blue, and another signature for color yellow, etc. An <em>object</em> is the biggest object with a corresponding signature appearing in Pixy&rsquo;s field of view. That is, Pixy can hold as many objects as the signatures.</p><p>The whole information containing in one single image is called a <em>frame</em>. A data frame can have several objects corresponding to several signatures. Pixy&rsquo;s protocol enables itself to convey information for multiple objects of different colors at a time. More specifically, its serial protocol goes as follows:</p><ol><li>The information for each object is 14 bytes in little endian, with the first 2 bytes starting with <code>0xaa55</code>.</li><li>Two consecutive <code>0xaa55</code> starts a new frame, with the second <code>0xaa55</code> starts the new object.</li></ol><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-text data-lang=text><span style=display:flex><span>
</span></span><span style=display:flex><span>Bytes    16-bit word    Description
</span></span><span style=display:flex><span>----------------------------------------------------------------
</span></span><span style=display:flex><span>0, 1     y              sync: 0xaa55=normal object, 0xaa56=color code object
</span></span><span style=display:flex><span>2, 3     y              checksum (sum of all 16-bit words 2-6, that is, bytes 4-13)
</span></span><span style=display:flex><span>4, 5     y              signature number
</span></span><span style=display:flex><span>6, 7     y              x center of object
</span></span><span style=display:flex><span>8, 9     y              y center of object
</span></span><span style=display:flex><span>10, 11   y              width of object
</span></span><span style=display:flex><span>12, 13   y              height of object
</span></span></code></pre></div><p>Above are the information needed for us to parse Pixy&rsquo;s data. But how can we transmit data to Pixy to set the signatures? Fortunately, Pixy&rsquo;s group have developed a very nice software called <a href=https://pixycam.com/downloads-pixy1/ target=_blank rel=noopener>PixyMon</a> for us to accomplish this goal. This software sets up a UART communication between PC and Pixy camera, and it can transmit data to it as soon as we click the corresponding button in the software.</p><p>By the means mentioned above, we&rsquo;re able to get the center of the objects with specific color within Pixy&rsquo;s field of view, which is a very nice method to locate the player&rsquo;s feet in our project.</p><p>Meanwhile, there are also other advanced features of Pixy that we haven&rsquo;t explored. For details, please visit their <a href=https://pixycam.com/ target=_blank rel=noopener>official website</a>.</p><h3 id=sound-board>Sound Board</h3><p>We use <a href=https://www.adafruit.com/product/2341 target=_blank rel=noopener>Adafruit Audio FX Mini Sound Board</a> for playing background music.</p><p><img src=373Proj_soundboard.jpg alt></p><p>By plugging in the sound board into computer using USB cable, it will show up as a new USB key. Just copy music into it and music will be written properly in its memory.</p><p>To trigger audio, pull down one of trigger pins - named <code>#0</code> thru <code>#10</code>. To stop audio, pull down <code>Rst</code>.</p><p>The control of this board also uses the Verilog APB interface.</p><h2 id=source-code>Source Code</h2><p>All source codes with the latest updates can be accessed in my <a href=https://github.com/shineyruan/Don-t-Step-on-White-Tiles target=_blank rel=noopener>GitHub repository</a>. A project directory structure is also provided below. <strong>Special thanks to Regina for her drawing the project directory structure!</strong></p><p><img src=373_code_tree.png alt></p><h2 id=acknowledgements>Acknowledgements</h2><p>For the entire work, I would like to express special thanks to:</p><ul><li>Prof. Sample and Prof. Smith&rsquo;s support throughout the semester ‚òïÔ∏èü•É</li><li>my teammates: Shiyu, Regina and Ken&rsquo;s efforts on this project üç¶üçª</li><li>my own passion üçóüç∫</li></ul></div><div class="row pl-3 pr-3"><div class="col-md-6 share-buttons"><strong>Share on:</strong>
<a class="btn btn-sm facebook-btn" href="https://www.facebook.com/sharer.php?u=https%3a%2f%2fzhihaoruan.xyz%2fposts%2fprojects%2f373proj%2f" target=_blank><i class="fab fa-facebook"></i></a>
<a class="btn btn-sm twitter-btn" href="https://twitter.com/share?url=https%3a%2f%2fzhihaoruan.xyz%2fposts%2fprojects%2f373proj%2f&text=An%20Interactive%20Game%20%e2%80%94%20Step%20On%20the%20White%20Tiles%21&via=Ryan%27s%20Blog" target=_blank><i class="fab fa-twitter"></i></a>
<a class="btn btn-sm reddit-btn" href="https://reddit.com/submit?url=https%3a%2f%2fzhihaoruan.xyz%2fposts%2fprojects%2f373proj%2f&title=An%20Interactive%20Game%20%e2%80%94%20Step%20On%20the%20White%20Tiles%21" target=_blank><i class="fab fa-reddit"></i></a>
<a class="btn btn-sm linkedin-btn" href="https://www.linkedin.com/shareArticle?url=https%3a%2f%2fzhihaoruan.xyz%2fposts%2fprojects%2f373proj%2f&title=An%20Interactive%20Game%20%e2%80%94%20Step%20On%20the%20White%20Tiles%21" target=_blank><i class="fab fa-linkedin"></i></a>
<a class="btn btn-sm whatsapp-btn" href="https://api.whatsapp.com/send?text=An%20Interactive%20Game%20%e2%80%94%20Step%20On%20the%20White%20Tiles%21 https%3a%2f%2fzhihaoruan.xyz%2fposts%2fprojects%2f373proj%2f" target=_blank><i class="fab fa-whatsapp"></i></a>
<a class="btn btn-sm email-btn" href="mailto:?subject=An%20Interactive%20Game%20%e2%80%94%20Step%20On%20the%20White%20Tiles%21&body=https%3a%2f%2fzhihaoruan.xyz%2fposts%2fprojects%2f373proj%2f" target=_blank><i class="fas fa-envelope-open-text"></i></a></div><div class="col-md-6 btn-improve-page"><a href=https://github.com/shineyruan/shineyruan.github.io/edit/main/content/posts/Projects/373Proj/index.md title="Improve this page" target=_blank rel=noopener><i class="fas fa-code-branch"></i>
Improve this page</a></div></div><hr><div class="row next-prev-navigator"><div class="col-md-6 previous-article"><a href=/posts/projects/565-cuda-path-tracer/ title="CUDA Path Tracer with √Ä-Trous Denoiser" class="btn btn-outline-info"><div><i class="fas fa-chevron-circle-left"></i> Prev</div><div class=next-prev-text>CUDA Path Tracer with √Ä-Trous Denoiser</div></a></div><div class="col-md-6 next-article"><a href=/posts/projects/560proj/ title="Minecraft Game Programming" class="btn btn-outline-info"><div>Next <i class="fas fa-chevron-circle-right"></i></div><div class=next-prev-text>Minecraft Game Programming</div></a></div></div><hr></div></div></div><a id=scroll-to-top class=btn><i class="fas fa-chevron-circle-up"></i></a></section><section class=toc-section id=toc-section><div class=toc-holder><h5 class="text-center pl-3">Table of Contents</h5><hr><div class=toc><nav id=TableOfContents><ul><li><a href=#background-interactive-gaming>Background: Interactive Gaming</a></li><li><a href=#game-rules>Game Rules</a></li><li><a href=#demo-videos>Demo Videos</a></li><li><a href=#technical-details>Technical Details</a><ul><li><a href=#component-overview>Component Overview</a></li><li><a href=#code-environments>Code Environments</a></li><li><a href=#memory-mapped-io--advanced-peripheral-bus>Memory-mapped I/O & Advanced Peripheral Bus</a><ul><li><a href=#implementation-in-verilog>Implementation in Verilog</a></li></ul></li><li><a href=#vga>VGA</a><ul><li><a href=#basics>Basics</a></li><li><a href=#implementation>Implementation</a><ul><li><a href=#moving-tiles>Moving Tiles</a></li><li><a href=#score--health-point>Score & Health Point</a></li></ul></li><li><a href=#showing-more-complicated-graphs>Showing More Complicated Graphs</a></li></ul></li><li><a href=#nintendo-controller>Nintendo Controller</a><ul><li><a href=#interfacing-the-nintendo-nes-controller>Interfacing the Nintendo NES controller</a></li></ul></li><li><a href=#lcd-display>LCD Display</a><ul><li><a href=#constructing-the-user-menu>Constructing the User Menu</a></li></ul></li><li><a href=#pixy-camera>Pixy Camera</a><ul><li><a href=#porting-guidelines>Porting Guidelines</a></li><li><a href=#the-serial-protocol>The Serial Protocol</a></li></ul></li><li><a href=#sound-board>Sound Board</a></li></ul></li><li><a href=#source-code>Source Code</a></li><li><a href=#acknowledgements>Acknowledgements</a></li></ul></nav></div></div></section></div><footer id=footer class="container-fluid text-center align-content-center footer pb-2"><div class="container pt-5"><div class="row text-left"><div class="col-md-4 col-sm-12"><h5>Navigation</h5><ul><li class=nav-item><a class=smooth-scroll href=https://zhihaoruan.xyz#about>About</a></li><li class=nav-item><a class=smooth-scroll href=https://zhihaoruan.xyz#skills>Skills</a></li><li class=nav-item><a class=smooth-scroll href=https://zhihaoruan.xyz#experiences>Experiences</a></li><li class=nav-item><a class=smooth-scroll href=https://zhihaoruan.xyz#education>Education</a></li><li class=nav-item><a class=smooth-scroll href=https://zhihaoruan.xyz#projects>Projects</a></li><li class=nav-item><a class=smooth-scroll href=https://zhihaoruan.xyz#recent-posts>Recent Posts</a></li></ul></div><div class="col-md-4 col-sm-12"><h5>Contact me:</h5><ul><li><a href=mailto:shineyruan@gmail.com target=_blank rel=noopener><span><i class="fas fa-envelope"></i></span> <span>shineyruan@gmail.com</span></a></li><li><a href=https://github.com/shineyruan target=_blank rel=noopener><span><i class="fab fa-github"></i></span> <span>shineyruan</span></a></li></ul></div></div></div><hr><div class=container><div class="row text-left"><div class=col-md-4><a id=theme href=https://github.com/hugo-toha/toha target=_blank rel=noopener><img src=/images/theme-logo_hu8376fd15465fef26ffe66b6bcf0ca686_13669_32x0_resize_box_3.png alt="Toha Theme Logo">
Toha</a></div><div class="col-md-4 text-center">¬© 2018 Copyright.</div><div class="col-md-4 text-right"><a id=hugo href=https://gohugo.io/ target=_blank rel=noopener>Powered by
<img src=/images/hugo-logo.svg alt="Hugo Logo" height=18></a></div></div></div></footer><script src=/application.ee6d451b1d9dbad991884d43c481a708d1750656fc583322a75f1cf466baf6eb.js integrity="sha256-7m1FGx2dutmRiE1DxIGnCNF1Blb8WDMip18c9Ga69us=" defer></script></body></html>