//source code
module mux_41(i,sel,out);
input [3:0]i;
input [1:0]sel;
output reg out;

always @(*)
begin
case(sel)
2'd0:out<=i[0];
2'd1:out<=i[1];
2'd2:out<=i[2];
default:out<=i[3];
endcase
end

endmodule
