Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (lin64) Build 932637 Wed Jun 11 13:08:52 MDT 2014
| Date         : Fri Apr 24 15:49:02 2015
| Host         : com1549.eecs.utk.edu running 64-bit Red Hat Enterprise Linux Server release 6.5 (Santiago)
| Command      : report_utilization -file top_level_utilization_synth.rpt -pb top_level_utilization_synth.pb
| Design       : top_level
| Device       : xc7a100t
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| Slice LUTs*                | 3630 |     0 |     63400 |  5.72 |
|   LUT as Logic             | 3595 |     0 |     63400 |  5.67 |
|   LUT as Memory            |   35 |     0 |     19000 |  0.18 |
|     LUT as Distributed RAM |    0 |     0 |           |       |
|     LUT as Shift Register  |   35 |     0 |           |       |
| Slice Registers            | 4064 |     0 |    126800 |  3.20 |
|   Register as Flip Flop    | 4064 |     0 |    126800 |  3.20 |
|   Register as Latch        |    0 |     0 |    126800 |  0.00 |
| F7 Muxes                   |  163 |     0 |     31700 |  0.51 |
| F8 Muxes                   |   54 |     0 |     15850 |  0.34 |
+----------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


2. Memory
---------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  2.5 |     0 |       135 |  1.85 |
|   RAMB36/FIFO*    |    0 |     0 |       135 |  0.00 |
|   RAMB18          |    5 |     0 |       270 |  1.85 |
|     RAMB18E1 only |    5 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    3 |     0 |       240 |  1.25 |
|   DSP48E1 only |    3 |       |           |       |
+----------------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |   74 |     0 |       210 | 35.23 |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         6 |  0.00 |
| PHASER_REF                  |    0 |     0 |         6 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        24 |  0.00 |
| IN_FIFO                     |    0 |     0 |        24 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         6 |  0.00 |
| IBUFGDS                     |    0 |     0 |       202 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        24 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        24 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       300 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         4 |  0.00 |
| ILOGIC                      |    0 |     0 |       210 |  0.00 |
| OLOGIC                      |    0 |     0 |       210 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    1 |     0 |        32 |  3.12 |
| BUFIO      |    0 |     0 |        24 |  0.00 |
| MMCME2_ADV |    0 |     0 |         6 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         6 |  0.00 |
| BUFMRCE    |    0 |     0 |        12 |  0.00 |
| BUFHCE     |    0 |     0 |        96 |  0.00 |
| BUFR       |    0 |     0 |        24 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 3991 |        Flop & Latch |
| LUT3     | 1800 |                 LUT |
| LUT6     | 1091 |                 LUT |
| LUT4     |  762 |                 LUT |
| LUT5     |  416 |                 LUT |
| LUT2     |  350 |                 LUT |
| CARRY4   |  296 |          CarryLogic |
| LUT1     |  170 |                 LUT |
| MUXF7    |  163 |               MuxFx |
| OBUF     |   56 |                  IO |
| MUXF8    |   54 |               MuxFx |
| FDCE     |   47 |        Flop & Latch |
| SRL16E   |   35 |  Distributed Memory |
| FDSE     |   25 |        Flop & Latch |
| IBUF     |   18 |                  IO |
| RAMB18E1 |    5 |        Block Memory |
| DSP48E1  |    3 |    Block Arithmetic |
| FDPE     |    1 |        Flop & Latch |
| BUFG     |    1 |               Clock |
+----------+------+---------------------+


8. Black Boxes
--------------

+--------------------+------+
|      Ref Name      | Used |
+--------------------+------+
| mult_gen_0         |    2 |
| xfft_0             |    1 |
| cordic_0           |    1 |
| clk_wiz_vga        |    1 |
| clk_wiz_0          |    1 |
| c_counter_binary_0 |    1 |
| c_addsub_0         |    1 |
| blk_mem_gen_1      |    1 |
| blk_mem_gen_0      |    1 |
+--------------------+------+


9. Instantiated Netlists
------------------------

+-------------+------+
|   Ref Name  | Used |
+-------------+------+
| Square_Root |    1 |
+-------------+------+


