5 e 101 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd for1.vcd -o for1.cdd -v for1.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" for1.v 1 23 1
2 1 6 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 i 3 87000b 1 0 31 0 32 17 0 ffffffff f f 0
1 a 4 87000b 1 0 2 0 3 17 0 7 7 7 0
4 1 1 0 0
3 1 main.$u0 "main.$u0" for1.v 0 12 1
2 2 7 10003 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u1
2 3 11 50008 1 0 21004 0 0 3 16 0 0
2 4 11 10001 0 1 1410 0 0 32 1 i
2 5 11 10008 1 37 16 3 4
4 5 0 0 0
4 2 11 5 0
3 1 main.$u0.$u1 "main.$u0.$u1" for1.v 0 0 1
2 6 7 80008 1 0 1004 0 0 32 48 0 0
2 7 7 60006 0 1 1410 0 0 32 1 i
2 8 7 60008 1 37 16 6 7
2 9 7 d000e 1 0 1008 0 0 32 48 a 0
2 10 7 b000b b 1 101c 0 0 32 1 i
2 11 7 b000e b d 129e 9 10 1 18 0 1 1 1 0 0
2 12 8 a000e a 3d 5002 0 0 1 18 0 1 0 0 0 0 $u2
2 13 7 150015 1 0 1008 0 0 32 48 1 0
2 14 7 130013 a 1 101c 0 0 32 1 i
2 15 7 130015 a 6 1298 13 14 32 18 0 ffffffff fffffffe 1 e 1
2 16 7 110011 0 1 1410 0 0 32 1 i
2 17 7 110015 a 37 3a 15 16
4 17 6 11 11
4 12 0 17 0
4 11 0 12 0
4 8 11 11 11
3 1 main.$u0.$u1.$u2 "main.$u0.$u1.$u2" for1.v 0 10 1
2 18 9 f000f a 1 101c 0 0 32 1 i
2 19 9 b000b 0 1 1410 0 0 3 1 a
2 20 9 b000f a 37 3e 18 19
4 20 11 0 0
3 1 main.$u3 "main.$u3" for1.v 0 21 1
