/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_1z;
  wire celloutsig_0_24z;
  reg [2:0] celloutsig_0_25z;
  wire celloutsig_0_2z;
  reg [7:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[62] & ~(in_data[81]);
  assign celloutsig_1_6z = celloutsig_1_3z & ~(celloutsig_1_3z);
  assign celloutsig_1_7z = in_data[152] & ~(celloutsig_1_5z);
  assign celloutsig_1_9z = celloutsig_1_5z & ~(celloutsig_1_6z);
  assign celloutsig_1_10z = celloutsig_1_6z & ~(celloutsig_1_5z);
  assign celloutsig_1_17z = celloutsig_1_3z & ~(celloutsig_1_6z);
  assign celloutsig_1_18z = celloutsig_1_9z & ~(celloutsig_1_7z);
  assign celloutsig_1_19z = celloutsig_1_17z & ~(celloutsig_1_10z);
  assign celloutsig_0_4z = celloutsig_0_0z & ~(celloutsig_0_1z);
  assign celloutsig_0_6z = celloutsig_0_2z & ~(celloutsig_0_4z);
  assign celloutsig_0_7z = celloutsig_0_2z & ~(in_data[90]);
  assign celloutsig_0_9z = in_data[53] & ~(celloutsig_0_7z);
  assign celloutsig_0_10z = in_data[9] & ~(celloutsig_0_3z[1]);
  assign celloutsig_0_1z = in_data[12] & ~(in_data[41]);
  assign celloutsig_0_14z = celloutsig_0_4z & ~(celloutsig_0_0z);
  assign celloutsig_0_15z = celloutsig_0_9z & ~(celloutsig_0_14z);
  assign celloutsig_0_2z = celloutsig_0_1z & ~(in_data[72]);
  assign celloutsig_0_24z = celloutsig_0_6z & ~(celloutsig_0_10z);
  assign celloutsig_1_0z = in_data[124] & ~(in_data[151]);
  assign celloutsig_1_2z = in_data[161] & ~(in_data[101]);
  assign celloutsig_1_3z = celloutsig_1_0z & ~(celloutsig_1_2z);
  assign celloutsig_1_5z = celloutsig_1_3z & ~(celloutsig_1_0z);
  always_latch
    if (!clkin_data[64]) celloutsig_0_3z = 8'h00;
    else if (!celloutsig_1_19z) celloutsig_0_3z = { in_data[83:82], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z };
  always_latch
    if (clkin_data[32]) celloutsig_0_25z = 3'h0;
    else if (celloutsig_1_19z) celloutsig_0_25z = { celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_2z };
  assign { out_data[128], out_data[96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_24z, celloutsig_0_25z };
endmodule
