{
    "code": "module TopModule(\n    input  wire clk,\n    input  wire reset,\n    output reg [3:0] q\n);\n\n    always @(posedge clk) begin\n        if (reset) begin\n            q <= 4'b0001;\n        end else if (q == 4'b1010) begin\n            q <= 4'b0001;\n        end else begin\n            q <= q + 1;\n        end\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    }
}