# Tue Oct 11 20:05:00 2022


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M-SP1
Install: C:\Microchip\Libero_SoC_v2022.2\SynplifyPro
OS: Windows 6.2

Hostname: IA4

Implementation : synthesis
Synopsys Microchip Technology Mapper, Version map202109actsp1, Build 056R, Built Jun 14 2022 13:56:21, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 127MB peak: 127MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 128MB peak: 139MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 128MB peak: 139MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 139MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 139MB)

@W: BN309 |One or more non-fatal issues found in constraints; Please run Constraint Check for analysis

@N: MF104 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":7141:7:7141:21|Found compile point of type hard on View view:work.miv_rv32_expipe_Z77(verilog) 


@N: MF105 |Performing bottom-up mapping of Compile point view:work.miv_rv32_expipe_Z77(verilog) 

Begin environment creation (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 181MB peak: 181MB)

@W: BN114 :|Removing instance CP_fanout_cell_miv_rv32_expipe_Z77_inst (in view: work.top(verilog)) because it does not drive other instances.
@W: BN114 :|Removing instance CP_fanout_cell_work_miv_rv32_expipe_Z77_verilog_inst (in view: work.top(verilog)) because it does not drive other instances.

Finished environment creation (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 182MB peak: 182MB)


Start loading ILMs (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 182MB peak: 182MB)


Finished loading ILMs (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 182MB peak: 182MB)


Begin compile point sub-process log

@N: MF106 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":7141:7:7141:21|Mapping Compile point view:work.miv_rv32_expipe_Z77(verilog) because 
		 Mapper or mapping options changed.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 182MB peak: 182MB)


#### START OF SSF LOG MESSAGES ####

#### END OF SSF LOG MESSAGES ####
@W: FA239 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16547:4:16547:7|ROM MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.lsu_emi_req_write_1[1:0] (in view: work.top(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16547:4:16547:7|Found ROM MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.lsu_emi_req_write_1[1:0] (in view: work.top(verilog)) with 10 words by 2 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 187MB peak: 187MB)

Encoding state machine MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_tcm0\.u_opsrv_TCM_0.cpu_d_wr_rd_state[2:0] (in view: work.top(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_tcm0\.u_opsrv_TCM_0.u_TCM_req_arb.hipri_req_ptr[6:0] (in view: work.top(verilog))
original code -> new code
   001 -> 0000001
   010 -> 0000010
   011 -> 0000100
   100 -> 0001000
   101 -> 0010000
   110 -> 0100000
   111 -> 1000000
Encoding state machine MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0.u_axi_rchan.u_raddr_arb.hipri_req_ptr[2:0] (in view: work.top(verilog))
original code -> new code
   01 -> 00
   10 -> 01
   11 -> 10
Encoding state machine MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_state[3:0] (in view: work.top(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":11826:0:11826:8|There are no possible illegal states for state machine MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_state[3:0] (in view: work.top(verilog)); safe FSM implementation is not required.
Encoding state machine MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_apb_mstr\.u_apb_master_0.u_apb_mstr_req_arb.hipri_req_ptr[2:0] (in view: work.top(verilog))
original code -> new code
   01 -> 00
   10 -> 01
   11 -> 10
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":14288:2:14288:7|Register bit MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_tcm0\.u_opsrv_TCM_0.u_TCM_req_arb.hipri_req_ptr[6] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":14288:2:14288:7|Register bit MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_tcm0\.u_opsrv_TCM_0.u_TCM_req_arb.hipri_req_ptr[4] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":14288:2:14288:7|Register bit MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_tcm0\.u_opsrv_TCM_0.u_TCM_req_arb.hipri_req_ptr[2] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: MF179 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":6955:24:6956:81|Found 28 by 28 bit equality operator ('==') MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_war_hzd_d (in view: work.top(verilog))
@N: MF179 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":6955:24:6956:81|Found 28 by 28 bit equality operator ('==') MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l0\.un9_war_hzd_d (in view: work.top(verilog))
@N: MF179 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":6937:24:6938:83|Found 28 by 28 bit equality operator ('==') MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l0\.un9_raw_hzd_d (in view: work.top(verilog))
@N: MF179 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":6937:24:6938:83|Found 28 by 28 bit equality operator ('==') MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_d (in view: work.top(verilog))
@N: MF179 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":6931:24:6932:83|Found 28 by 28 bit equality operator ('==') MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l0\.un9_raw_hzd_i (in view: work.top(verilog))
@N: MF179 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":6931:24:6932:83|Found 28 by 28 bit equality operator ('==') MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i (in view: work.top(verilog))
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":8739:2:8739:7|Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.de_ex_pipe_shifter_unit_operand_sel_ex[0] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.de_ex_pipe_shifter_unit_places_sel_ex[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MF179 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":10369:64:10369:92|Found 32 by 32 bit equality operator ('==') un185_exu_alu_result (in view: work.miv_rv32_exu_1s_1s_1_0s_0s_0_0_0(verilog))
@N: FX403 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":5963:6:5963:18|Property "block_ram" or "no_rw_check" found for RAM gen_gpr\.u_gpr_array_0.mem_1[31:0] with specified coding style. Inferring block RAM.
@W: FX107 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":5963:6:5963:18|RAM gen_gpr\.u_gpr_array_0.mem_1[31:0] (in view: work.miv_rv32_gpr_ram_0s_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX403 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":5963:6:5963:18|Property "block_ram" or "no_rw_check" found for RAM gen_gpr\.u_gpr_array_0.mem[31:0] with specified coding style. Inferring block RAM.
@W: FX107 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":5963:6:5963:18|RAM gen_gpr\.u_gpr_array_0.mem[31:0] (in view: work.miv_rv32_gpr_ram_0s_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MF179 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":4330:53:4330:117|Found 32 by 32 bit equality operator ('==') gen_tdata1_2\.gen_per_trig_tdata1\[0\]\.un2_trigger_iaddr_match (in view: work.miv_rv32_csr_privarch_Z76(verilog))
@N: MF179 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":4330:53:4330:117|Found 32 by 32 bit equality operator ('==') gen_tdata1_2\.gen_per_trig_tdata1\[1\]\.un5_trigger_iaddr_match (in view: work.miv_rv32_csr_privarch_Z76(verilog))

Starting factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 193MB peak: 193MB)


Finished factoring (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 220MB peak: 220MB)


Available hyper_sources - for debug and ip models
	None Found

@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":14288:2:14288:7|Removing sequential instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_apb_mstr\.u_apb_master_0.u_apb_mstr_req_arb.hipri_req_ptr[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":14288:2:14288:7|Removing sequential instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0.u_axi_rchan.u_raddr_arb.hipri_req_ptr[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":14288:2:14288:7|Removing sequential instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_tcm0\.u_opsrv_TCM_0.u_TCM_req_arb.hipri_req_ptr[5] (in view: work.top(verilog)) because it does not drive other instances.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 213MB peak: 231MB)

@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":5485:4:5485:9|Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data.gen_bit_reset.state_val[6] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata1_mcontrol_execute.gen_bit_reset.state_val[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 215MB peak: 231MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:27s; CPU Time elapsed 0h:00m:27s; Memory used current: 259MB peak: 259MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:27s; CPU Time elapsed 0h:00m:27s; Memory used current: 260MB peak: 260MB)


Finished preparing to map (Real Time elapsed 0h:00m:28s; CPU Time elapsed 0h:00m:28s; Memory used current: 260MB peak: 260MB)


Finished technology mapping (Real Time elapsed 0h:00m:30s; CPU Time elapsed 0h:00m:29s; Memory used current: 274MB peak: 309MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:30s		   -10.69ns		4421 /      1272
   2		0h:00m:30s		   -10.69ns		4371 /      1272
   3		0h:00m:30s		   -10.72ns		4371 /      1272
@N: FX271 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":4740:2:4740:7|Replicating instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.u_d_trx_os_buffer.buff_rd_ptr[0] (in view: work.top(verilog)) with 17 loads 2 times to improve timing.
@N: FX271 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16751:2:16751:7|Replicating instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.buff_rd_ptr[0] (in view: work.top(verilog)) with 17 loads 1 time to improve timing.
@N: FX271 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":4787:4:4787:9|Replicating instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[1\]\.buff_valid[1] (in view: work.top(verilog)) with 14 loads 1 time to improve timing.
@N: FX271 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":4787:4:4787:9|Replicating instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_valid[0] (in view: work.top(verilog)) with 14 loads 1 time to improve timing.
@N: FX271 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":2752:2:2752:7|Replicating instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0.u_axi_rchan.u_rresp_buffer.buff_rd_ptr[0] (in view: work.top(verilog)) with 37 loads 1 time to improve timing.
@N: FX271 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":4815:40:4819:62|Replicating instance u_csr_privarch_0.u_miv_rv32_csr_decode_0.debug_mode_enter (in view: work.miv_rv32_expipe_Z77(verilog)) with 64 loads 2 times to improve timing.
Timing driven replication report
Added 6 Registers via timing driven replication
Added 4 LUTs via timing driven replication

   4		0h:00m:32s		   -10.30ns		4391 /      1278
   5		0h:00m:33s		    -9.51ns		4402 /      1278
   6		0h:00m:33s		    -8.84ns		4410 /      1278
   7		0h:00m:34s		    -8.44ns		4413 /      1278
   8		0h:00m:34s		    -8.19ns		4418 /      1278
   9		0h:00m:34s		    -8.19ns		4418 /      1278
  10		0h:00m:35s		    -7.93ns		4418 /      1278
  11		0h:00m:35s		    -7.84ns		4421 /      1278
  12		0h:00m:36s		    -7.84ns		4422 /      1278
  13		0h:00m:36s		    -7.66ns		4424 /      1278
  14		0h:00m:36s		    -7.59ns		4427 /      1278
  15		0h:00m:36s		    -7.46ns		4427 /      1278
  16		0h:00m:37s		    -7.85ns		4429 /      1278
@N: FX271 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":9068:2:9068:7|Replicating instance stage_state_retr (in view: work.miv_rv32_expipe_Z77(verilog)) with 44 loads 3 times to improve timing.
@N: FX271 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":8777:2:8777:8|Replicating instance u_exu_0.alu_operand1_mux_sel_i[1] (in view: work.miv_rv32_expipe_Z77(verilog)) with 54 loads 3 times to improve timing.
@N: FX271 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":8855:11:8855:14|Replicating instance u_csr_privarch_0.u_miv_rv32_csr_decode_0.debug_enter_retr_i (in view: work.miv_rv32_expipe_Z77(verilog)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 3 Registers via timing driven replication
Added 7 LUTs via timing driven replication

@N: FX271 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16795:4:16795:9|Replicating instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.gen_req_buff_loop\[0\]\.req_buff_resp_state\[0\][2] (in view: work.top(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16795:4:16795:9|Replicating instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.gen_req_buff_loop\[0\]\.req_buff_resp_state\[0\][3] (in view: work.top(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16795:4:16795:9|Replicating instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.gen_req_buff_loop\[1\]\.req_buff_resp_state\[1\][3] (in view: work.top(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16795:4:16795:9|Replicating instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.gen_req_buff_loop\[1\]\.req_buff_resp_state\[1\][2] (in view: work.top(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16795:4:16795:9|Replicating instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.gen_req_buff_loop\[0\]\.req_buff_resp_state\[0\][1] (in view: work.top(verilog)) with 5 loads 1 time to improve timing.
@N: FX271 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16795:4:16795:9|Replicating instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.gen_req_buff_loop\[1\]\.req_buff_resp_state\[1\][1] (in view: work.top(verilog)) with 5 loads 1 time to improve timing.
@N: FX271 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16795:4:16795:9|Replicating instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.gen_req_buff_loop\[0\]\.req_buff_resp_state\[0\][0] (in view: work.top(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16795:4:16795:9|Replicating instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.gen_req_buff_loop\[1\]\.req_buff_resp_state\[1\][0] (in view: work.top(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":4740:2:4740:7|Replicating instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.u_opsrv_regs.u_req_buffer.buff_rd_ptr[0] (in view: work.top(verilog)) with 6 loads 1 time to improve timing.
@N: FX271 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":9087:2:9087:7|Replicating instance ex_retr_pipe_i_access_misalign_error_retr (in view: work.miv_rv32_expipe_Z77(verilog)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16818:4:16818:9|Replicating instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.gen_req_buff_loop\[0\]\.req_buff_resp_state_valid[0] (in view: work.top(verilog)) with 7 loads 1 time to improve timing.
@N: FX271 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16818:4:16818:9|Replicating instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.gen_req_buff_loop\[1\]\.req_buff_resp_state_valid[1] (in view: work.top(verilog)) with 6 loads 1 time to improve timing.
@N: FX271 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":9087:2:9087:7|Replicating instance ex_retr_pipe_m_env_call_retr (in view: work.miv_rv32_expipe_Z77(verilog)) with 6 loads 1 time to improve timing.
Timing driven replication report
Added 13 Registers via timing driven replication
Added 2 LUTs via timing driven replication

  17		0h:00m:37s		    -7.13ns		4439 /      1294
  18		0h:00m:37s		    -6.93ns		4441 /      1294
  19		0h:00m:38s		    -7.35ns		4444 /      1294
  20		0h:00m:38s		    -7.28ns		4445 /      1294
  21		0h:00m:39s		    -7.23ns		4449 /      1294
  22		0h:00m:39s		    -7.13ns		4451 /      1294

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:40s; CPU Time elapsed 0h:00m:40s; Memory used current: 288MB peak: 309MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:40s; CPU Time elapsed 0h:00m:40s; Memory used current: 288MB peak: 309MB)


End compile point sub-process log

@N: MT615 |Found clock REF_CLK_0 with period 20.00ns 
@N: MT615 |Found clock CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0 with period 12.00ns 


##### START OF TIMING REPORT #####[
# Timing report written on Tue Oct 11 20:05:40 2022
#


Top view:               top
Requested Frequency:    50.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Libero_Projects\PF_Mi_V_Tut\designer\top\synthesis.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -4.733

                                      Requested     Estimated     Requested     Estimated                Clock                          Clock           
Starting Clock                        Frequency     Frequency     Period        Period        Slack      Type                           Group           
--------------------------------------------------------------------------------------------------------------------------------------------------------
CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0     83.3 MHz      59.8 MHz      12.000        16.733        -4.733     generated (from REF_CLK_0)     default_clkgroup
DDR3_0_0/CCC_0/pll_inst_0/OUT0        666.7 MHz     NA            1.500         NA            NA         generated (from REF_CLK_0)     default_clkgroup
DDR3_0_0/CCC_0/pll_inst_0/OUT1        166.7 MHz     NA            6.000         NA            NA         generated (from REF_CLK_0)     default_clkgroup
DDR3_0_0/CCC_0/pll_inst_0/OUT2        666.7 MHz     NA            1.500         NA            NA         generated (from REF_CLK_0)     default_clkgroup
DDR3_0_0/CCC_0/pll_inst_0/OUT3        666.7 MHz     NA            1.500         NA            NA         generated (from REF_CLK_0)     default_clkgroup
REF_CLK_0                             50.0 MHz      NA            20.000        NA            NA         declared                       default_clkgroup
========================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                                                                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                           Ending                             |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------------
CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0  CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0  |  12.000      -4.733  |  No paths    -      |  No paths    -      |  No paths    -    
=============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0
====================================



Starting Points with Worst Slack
********************************

                                                                                                                          Starting                                                                                                                                                                         Arrival           
Instance                                                                                                                  Reference                             Type     Pin     Net                                                                                                                       Time        Slack 
                                                                                                                          Clock                                                                                                                                                                                              
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.buff_rd_ptr_fast[0]                                                CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0     SLE      Q       MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.buff_rd_ptr_fast[0]                                                0.218       -4.733
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.gen_debug\.debug_mode                          CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0     SLE      Q       debug_mode_i                                                                                                              0.218       -4.651
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.u_d_trx_os_buffer.buff_rd_ptr[0]                             CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0     SLE      Q       MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.u_d_trx_os_buffer.buff_rd_ptr[0]                             0.218       -4.421
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.buff_rd_ptr[0]                                                     CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0     SLE      Q       MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.buff_rd_ptr[0]                                                     0.218       -4.404
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.u_d_trx_os_buffer.buff_rd_ptr_0_rep1                         CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0     SLE      Q       MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.u_d_trx_os_buffer.buff_rd_ptr_0_rep1                         0.218       -4.315
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_valid_fast[0]     CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0     SLE      Q       MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_valid_fast[0]     0.218       -4.250
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[1\]\.buff_valid_fast[1]     CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0     SLE      Q       MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[1\]\.buff_valid_fast[1]     0.218       -4.230
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.gen_req_buff_loop\[0\]\.req_buff_resp_state\[0\]_fast[2]           CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0     SLE      Q       MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.gen_req_buff_loop\[0\]\.req_buff_resp_state\[0\]_fast[2]           0.218       -4.223
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.gen_req_buff_loop\[1\]\.req_buff_resp_state\[1\]_fast[2]           CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0     SLE      Q       MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.gen_req_buff_loop\[1\]\.req_buff_resp_state\[1\]_fast[2]           0.218       -4.191
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_valid[0]          CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0     SLE      Q       MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.d_trx_resp_valid_pkd[0]                                      0.201       -4.135
=============================================================================================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                                               Starting                                                                                                                                                                                                                 Required           
Instance                                                                                                                                                       Reference                             Type     Pin     Net                                                                                                                                                               Time         Slack 
                                                                                                                                                               Clock                                                                                                                                                                                                                                       
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_req_rd_byte_en_int[1]     CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0     SLE      D       MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_req_rd_byte_en_int_13[1]     12.000       -4.733
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_req_wr_byte_en_int[0]     CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0     SLE      D       MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_req_wr_byte_en_int_13[0]     12.000       -4.733
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_req_wr_byte_en_int[1]     CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0     SLE      D       MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_req_wr_byte_en_int_13[1]     12.000       -4.733
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_req_wr_byte_en_int[2]     CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0     SLE      D       MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_req_wr_byte_en_int_13[2]     12.000       -4.733
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_req_wr_byte_en_int[3]     CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0     SLE      D       MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_req_wr_byte_en_int_13[3]     12.000       -4.733
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.de_ex_pipe_curr_instr_enc_ex[0]                                                                      CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0     SLE      EN      stage_ready_ex_2_0_o3_0_1_RNIVV7BK52                                                                                                                              11.873       -4.626
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.de_ex_pipe_curr_instr_enc_ex[1]                                                                      CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0     SLE      EN      stage_ready_ex_2_0_o3_0_1_RNIVV7BK52                                                                                                                              11.873       -4.626
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.de_ex_pipe_curr_instr_enc_ex[2]                                                                      CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0     SLE      EN      stage_ready_ex_2_0_o3_0_1_RNIVV7BK52                                                                                                                              11.873       -4.626
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.de_ex_pipe_curr_instr_enc_ex[3]                                                                      CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0     SLE      EN      stage_ready_ex_2_0_o3_0_1_RNIVV7BK52                                                                                                                              11.873       -4.626
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.de_ex_pipe_curr_instr_enc_ex[4]                                                                      CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0     SLE      EN      stage_ready_ex_2_0_o3_0_1_RNIVV7BK52                                                                                                                              11.873       -4.626
===========================================================================================================================================================================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.000

    - Propagation time:                      16.733
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.733

    Number of logic level(s):                35
    Starting point:                          MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.buff_rd_ptr_fast[0] / Q
    Ending point:                            MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_req_rd_byte_en_int[1] / D
    The start point is clocked by            CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=6.000 period=12.000) on pin CLK
    The end   point is clocked by            CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=6.000 period=12.000) on pin CLK

Instance / Net                                                                                                                                                             Pin      Pin               Arrival      No. of    
Name                                                                                                                                                              Type     Name     Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.buff_rd_ptr_fast[0]                                                                                        SLE      Q        Out     0.218     0.218 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.buff_rd_ptr_fast[0]                                                                                        Net      -        -       0.563     -            4         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.req_resp_state[2]                                                                                          CFG3     C        In      -         0.782 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.req_resp_state[2]                                                                                          CFG3     Y        Out     0.148     0.929 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.req_resp_state[2]                                                                                          Net      -        -       0.637     -            9         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.un1_req_resp_state_1                                                                                       CFG4     D        In      -         1.566 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.un1_req_resp_state_1                                                                                       CFG4     Y        Out     0.232     1.798 f      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.un1_req_resp_state_1_i                                                                                     Net      -        -       0.594     -            6         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.un1_lsu_resp_valid_1_1_0                                                                                   CFG4     D        In      -         2.392 f      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.un1_lsu_resp_valid_1_1_0                                                                                   CFG4     Y        Out     0.232     2.624 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.un1_lsu_resp_valid_1_1                                                                                     Net      -        -       0.118     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.un1_lsu_resp_valid_1                                                                                       CFG4     B        In      -         2.742 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.un1_lsu_resp_valid_1                                                                                       CFG4     Y        Out     0.088     2.830 f      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.lsu_expipe_resp_valid_net                                                                                          Net      -        -       0.718     -            16        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_priv_irq_0.u_miv_rv32_irq_reg_sw.interrupt_m4_i_a4                          CFG4     D        In      -         3.548 f      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_priv_irq_0.u_miv_rv32_irq_reg_sw.interrupt_m4_i_a4                          CFG4     Y        Out     0.232     3.780 r      -         
interrupt_N_10                                                                                                                                                    Net      -        -       0.124     -            2         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_priv_irq_0.u_miv_rv32_irq_reg_sw.interrupt_capture_reg_RNIBLO63             CFG4     D        In      -         3.904 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_priv_irq_0.u_miv_rv32_irq_reg_sw.interrupt_capture_reg_RNIBLO63             CFG4     Y        Out     0.212     4.115 f      -         
interrupt_taken_sw                                                                                                                                                Net      -        -       0.579     -            5         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_csr_decode_0.debug_mode_enter_rep1_RNIDJD68                                 CFG4     D        In      -         4.695 f      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_csr_decode_0.debug_mode_enter_rep1_RNIDJD68                                 CFG4     Y        Out     0.192     4.886 f      -         
machine_implicit_wr_mtval_tval_wr_en                                                                                                                              Net      -        -       1.041     -            100       
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_exu_0.m8                                                                                              CFG4     D        In      -         5.928 f      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_exu_0.m8                                                                                              CFG4     Y        Out     0.232     6.159 f      -         
N_9_0                                                                                                                                                             Net      -        -       0.124     -            2         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_exu_0.m11                                                                                             CFG4     D        In      -         6.283 f      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_exu_0.m11                                                                                             CFG4     Y        Out     0.192     6.475 f      -         
N_79_mux                                                                                                                                                          Net      -        -       0.547     -            3         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_idecode_0.ifu_expipe_req_branch_excpt_req_valid_5                                                     CFG4     C        In      -         7.022 f      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_idecode_0.ifu_expipe_req_branch_excpt_req_valid_5                                                     CFG4     Y        Out     0.145     7.168 f      -         
ifu_expipe_req_branch_excpt_req_valid                                                                                                                             Net      -        -       0.708     -            15        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.next_req_fetch_ptr_sn_m1                                                                            CFG2     A        In      -         7.875 f      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.next_req_fetch_ptr_sn_m1                                                                            CFG2     Y        Out     0.047     7.922 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.next_req_fetch_ptr_sn_N_4_mux                                                                       Net      -        -       0.859     -            35        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.next_req_fetch_ptr[4]                                                                               CFG4     D        In      -         8.781 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.next_req_fetch_ptr[4]                                                                               CFG4     Y        Out     0.232     9.013 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.alloc_req_addr[4]                                                              Net      -        -       0.974     -            9         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_1                                                                  ARI1     D        In      -         9.987 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_1                                                                  ARI1     FCO      Out     0.492     10.479 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_data_tmp[0]                                                          Net      -        -       0.000     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_39                                                                 ARI1     FCI      In      -         10.479 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_39                                                                 ARI1     FCO      Out     0.008     10.487 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_data_tmp[1]                                                          Net      -        -       0.000     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_63                                                                 ARI1     FCI      In      -         10.487 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_63                                                                 ARI1     FCO      Out     0.008     10.495 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_data_tmp[2]                                                          Net      -        -       0.000     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_21                                                                 ARI1     FCI      In      -         10.495 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_21                                                                 ARI1     FCO      Out     0.008     10.503 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_data_tmp[3]                                                          Net      -        -       0.000     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_27                                                                 ARI1     FCI      In      -         10.503 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_27                                                                 ARI1     FCO      Out     0.008     10.511 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_data_tmp[4]                                                          Net      -        -       0.000     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_15                                                                 ARI1     FCI      In      -         10.511 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_15                                                                 ARI1     FCO      Out     0.008     10.519 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_data_tmp[5]                                                          Net      -        -       0.000     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_81                                                                 ARI1     FCI      In      -         10.519 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_81                                                                 ARI1     FCO      Out     0.008     10.527 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_data_tmp[6]                                                          Net      -        -       0.000     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_45                                                                 ARI1     FCI      In      -         10.527 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_45                                                                 ARI1     FCO      Out     0.008     10.535 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_data_tmp[7]                                                          Net      -        -       0.000     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_51                                                                 ARI1     FCI      In      -         10.535 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_51                                                                 ARI1     FCO      Out     0.008     10.543 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_data_tmp[8]                                                          Net      -        -       0.000     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_9                                                                  ARI1     FCI      In      -         10.543 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_9                                                                  ARI1     FCO      Out     0.008     10.551 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_data_tmp[9]                                                          Net      -        -       0.000     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_57                                                                 ARI1     FCI      In      -         10.551 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_57                                                                 ARI1     FCO      Out     0.008     10.559 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_data_tmp[10]                                                         Net      -        -       0.000     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_69                                                                 ARI1     FCI      In      -         10.559 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_69                                                                 ARI1     FCO      Out     0.008     10.567 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_data_tmp[11]                                                         Net      -        -       0.000     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_75                                                                 ARI1     FCI      In      -         10.567 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_75                                                                 ARI1     FCO      Out     0.008     10.575 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_data_tmp[12]                                                         Net      -        -       0.000     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_33                                                                 ARI1     FCI      In      -         10.575 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_33                                                                 ARI1     FCO      Out     0.008     10.583 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_data_tmp[13]                                                         Net      -        -       0.118     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0.u_axi_rchan.cpu_ar_req_3_5[0]                                                              CFG3     B        In      -         10.701 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0.u_axi_rchan.cpu_ar_req_3_5[0]                                                              CFG3     Y        Out     0.083     10.784 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0.u_axi_rchan.cpu_ar_req_3_5[0]                                                              Net      -        -       0.118     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0.u_axi_rchan.cpu_ar_req_3[0]                                                                CFG4     B        In      -         10.902 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0.u_axi_rchan.cpu_ar_req_3[0]                                                                CFG4     Y        Out     0.083     10.985 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0.u_axi_rchan.u_raddr_arb.gen_pri_arb\[1\]\.u_miv_rv32_fixed_arb.req[1]                      Net      -        -       0.637     -            9         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.lsu_m3_e                                                                                                   CFG4     B        In      -         11.621 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.lsu_m3_e                                                                                                   CFG4     Y        Out     0.088     11.709 f     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.un2_cpu_d_req_ready_sig_c                                                                            Net      -        -       0.563     -            4         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.next_state21_1                   CFG4     D        In      -         12.272 f     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.next_state21_1                   CFG4     Y        Out     0.192     12.464 f     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.next_state21                     Net      -        -       0.637     -            9         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.un1_count_en_1_sqmuxa_0          CFG4     C        In      -         13.101 f     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.un1_count_en_1_sqmuxa_0          CFG4     Y        Out     0.130     13.231 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.un1_count_en_1_sqmuxa_4_i        Net      -        -       0.623     -            8         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.next_m1_e_0_0                    CFG2     A        In      -         13.854 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.next_m1_e_0_0                    CFG2     Y        Out     0.046     13.900 f     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.next_m1_e_0_0                    Net      -        -       0.650     -            10        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sbcs_busy_ff15                   CFG4     D        In      -         14.550 f     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sbcs_busy_ff15                   CFG4     Y        Out     0.232     14.782 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sbcs_busy_ff15                   Net      -        -       0.948     -            4         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_req_addr_int_1_sqmuxa_2      CFG2     A        In      -         15.730 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_req_addr_int_1_sqmuxa_2      CFG2     Y        Out     0.051     15.780 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_req_addr_int_1_sqmuxa_2      Net      -        -       0.623     -            8         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_req_rd_byte_en_int_0[1]      CFG4     D        In      -         16.403 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_req_rd_byte_en_int_0[1]      CFG4     Y        Out     0.212     16.615 f     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_req_rd_byte_en_int_13[1]     Net      -        -       0.118     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_req_rd_byte_en_int[1]        SLE      D        In      -         16.733 f     -         
=============================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 16.733 is 4.113(24.6%) logic and 12.620(75.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.000

    - Propagation time:                      16.733
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.733

    Number of logic level(s):                35
    Starting point:                          MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.buff_rd_ptr_fast[0] / Q
    Ending point:                            MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_req_wr_byte_en_int[0] / D
    The start point is clocked by            CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=6.000 period=12.000) on pin CLK
    The end   point is clocked by            CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=6.000 period=12.000) on pin CLK

Instance / Net                                                                                                                                                             Pin      Pin               Arrival      No. of    
Name                                                                                                                                                              Type     Name     Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.buff_rd_ptr_fast[0]                                                                                        SLE      Q        Out     0.218     0.218 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.buff_rd_ptr_fast[0]                                                                                        Net      -        -       0.563     -            4         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.req_resp_state[2]                                                                                          CFG3     C        In      -         0.782 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.req_resp_state[2]                                                                                          CFG3     Y        Out     0.148     0.929 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.req_resp_state[2]                                                                                          Net      -        -       0.637     -            9         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.un1_req_resp_state_1                                                                                       CFG4     D        In      -         1.566 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.un1_req_resp_state_1                                                                                       CFG4     Y        Out     0.232     1.798 f      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.un1_req_resp_state_1_i                                                                                     Net      -        -       0.594     -            6         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.un1_lsu_resp_valid_1_1_0                                                                                   CFG4     D        In      -         2.392 f      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.un1_lsu_resp_valid_1_1_0                                                                                   CFG4     Y        Out     0.232     2.624 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.un1_lsu_resp_valid_1_1                                                                                     Net      -        -       0.118     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.un1_lsu_resp_valid_1                                                                                       CFG4     B        In      -         2.742 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.un1_lsu_resp_valid_1                                                                                       CFG4     Y        Out     0.088     2.830 f      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.lsu_expipe_resp_valid_net                                                                                          Net      -        -       0.718     -            16        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_priv_irq_0.u_miv_rv32_irq_reg_sw.interrupt_m4_i_a4                          CFG4     D        In      -         3.548 f      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_priv_irq_0.u_miv_rv32_irq_reg_sw.interrupt_m4_i_a4                          CFG4     Y        Out     0.232     3.780 r      -         
interrupt_N_10                                                                                                                                                    Net      -        -       0.124     -            2         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_priv_irq_0.u_miv_rv32_irq_reg_sw.interrupt_capture_reg_RNIBLO63             CFG4     D        In      -         3.904 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_priv_irq_0.u_miv_rv32_irq_reg_sw.interrupt_capture_reg_RNIBLO63             CFG4     Y        Out     0.212     4.115 f      -         
interrupt_taken_sw                                                                                                                                                Net      -        -       0.579     -            5         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_csr_decode_0.debug_mode_enter_rep1_RNIDJD68                                 CFG4     D        In      -         4.695 f      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_csr_decode_0.debug_mode_enter_rep1_RNIDJD68                                 CFG4     Y        Out     0.192     4.886 f      -         
machine_implicit_wr_mtval_tval_wr_en                                                                                                                              Net      -        -       1.041     -            100       
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_exu_0.m8                                                                                              CFG4     D        In      -         5.928 f      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_exu_0.m8                                                                                              CFG4     Y        Out     0.232     6.159 f      -         
N_9_0                                                                                                                                                             Net      -        -       0.124     -            2         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_exu_0.m11                                                                                             CFG4     D        In      -         6.283 f      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_exu_0.m11                                                                                             CFG4     Y        Out     0.192     6.475 f      -         
N_79_mux                                                                                                                                                          Net      -        -       0.547     -            3         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_idecode_0.ifu_expipe_req_branch_excpt_req_valid_5                                                     CFG4     C        In      -         7.022 f      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_idecode_0.ifu_expipe_req_branch_excpt_req_valid_5                                                     CFG4     Y        Out     0.145     7.168 f      -         
ifu_expipe_req_branch_excpt_req_valid                                                                                                                             Net      -        -       0.708     -            15        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.next_req_fetch_ptr_sn_m1                                                                            CFG2     A        In      -         7.875 f      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.next_req_fetch_ptr_sn_m1                                                                            CFG2     Y        Out     0.047     7.922 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.next_req_fetch_ptr_sn_N_4_mux                                                                       Net      -        -       0.859     -            35        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.next_req_fetch_ptr[4]                                                                               CFG4     D        In      -         8.781 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.next_req_fetch_ptr[4]                                                                               CFG4     Y        Out     0.232     9.013 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.alloc_req_addr[4]                                                              Net      -        -       0.974     -            9         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_1                                                                  ARI1     D        In      -         9.987 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_1                                                                  ARI1     FCO      Out     0.492     10.479 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_data_tmp[0]                                                          Net      -        -       0.000     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_39                                                                 ARI1     FCI      In      -         10.479 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_39                                                                 ARI1     FCO      Out     0.008     10.487 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_data_tmp[1]                                                          Net      -        -       0.000     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_63                                                                 ARI1     FCI      In      -         10.487 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_63                                                                 ARI1     FCO      Out     0.008     10.495 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_data_tmp[2]                                                          Net      -        -       0.000     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_21                                                                 ARI1     FCI      In      -         10.495 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_21                                                                 ARI1     FCO      Out     0.008     10.503 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_data_tmp[3]                                                          Net      -        -       0.000     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_27                                                                 ARI1     FCI      In      -         10.503 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_27                                                                 ARI1     FCO      Out     0.008     10.511 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_data_tmp[4]                                                          Net      -        -       0.000     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_15                                                                 ARI1     FCI      In      -         10.511 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_15                                                                 ARI1     FCO      Out     0.008     10.519 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_data_tmp[5]                                                          Net      -        -       0.000     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_81                                                                 ARI1     FCI      In      -         10.519 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_81                                                                 ARI1     FCO      Out     0.008     10.527 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_data_tmp[6]                                                          Net      -        -       0.000     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_45                                                                 ARI1     FCI      In      -         10.527 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_45                                                                 ARI1     FCO      Out     0.008     10.535 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_data_tmp[7]                                                          Net      -        -       0.000     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_51                                                                 ARI1     FCI      In      -         10.535 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_51                                                                 ARI1     FCO      Out     0.008     10.543 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_data_tmp[8]                                                          Net      -        -       0.000     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_9                                                                  ARI1     FCI      In      -         10.543 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_9                                                                  ARI1     FCO      Out     0.008     10.551 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_data_tmp[9]                                                          Net      -        -       0.000     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_57                                                                 ARI1     FCI      In      -         10.551 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_57                                                                 ARI1     FCO      Out     0.008     10.559 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_data_tmp[10]                                                         Net      -        -       0.000     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_69                                                                 ARI1     FCI      In      -         10.559 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_69                                                                 ARI1     FCO      Out     0.008     10.567 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_data_tmp[11]                                                         Net      -        -       0.000     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_75                                                                 ARI1     FCI      In      -         10.567 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_75                                                                 ARI1     FCO      Out     0.008     10.575 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_data_tmp[12]                                                         Net      -        -       0.000     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_33                                                                 ARI1     FCI      In      -         10.575 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_33                                                                 ARI1     FCO      Out     0.008     10.583 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_data_tmp[13]                                                         Net      -        -       0.118     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0.u_axi_rchan.cpu_ar_req_3_5[0]                                                              CFG3     B        In      -         10.701 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0.u_axi_rchan.cpu_ar_req_3_5[0]                                                              CFG3     Y        Out     0.083     10.784 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0.u_axi_rchan.cpu_ar_req_3_5[0]                                                              Net      -        -       0.118     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0.u_axi_rchan.cpu_ar_req_3[0]                                                                CFG4     B        In      -         10.902 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0.u_axi_rchan.cpu_ar_req_3[0]                                                                CFG4     Y        Out     0.083     10.985 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0.u_axi_rchan.u_raddr_arb.gen_pri_arb\[1\]\.u_miv_rv32_fixed_arb.req[1]                      Net      -        -       0.637     -            9         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.lsu_m3_e                                                                                                   CFG4     B        In      -         11.621 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.lsu_m3_e                                                                                                   CFG4     Y        Out     0.088     11.709 f     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.un2_cpu_d_req_ready_sig_c                                                                            Net      -        -       0.563     -            4         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.next_state21_1                   CFG4     D        In      -         12.272 f     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.next_state21_1                   CFG4     Y        Out     0.192     12.464 f     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.next_state21                     Net      -        -       0.637     -            9         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.un1_count_en_1_sqmuxa_0          CFG4     C        In      -         13.101 f     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.un1_count_en_1_sqmuxa_0          CFG4     Y        Out     0.130     13.231 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.un1_count_en_1_sqmuxa_4_i        Net      -        -       0.623     -            8         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.next_m1_e_0_0                    CFG2     A        In      -         13.854 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.next_m1_e_0_0                    CFG2     Y        Out     0.046     13.900 f     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.next_m1_e_0_0                    Net      -        -       0.650     -            10        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sbcs_busy_ff15                   CFG4     D        In      -         14.550 f     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sbcs_busy_ff15                   CFG4     Y        Out     0.232     14.782 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sbcs_busy_ff15                   Net      -        -       0.948     -            4         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_req_addr_int_1_sqmuxa_2      CFG2     A        In      -         15.730 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_req_addr_int_1_sqmuxa_2      CFG2     Y        Out     0.051     15.780 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_req_addr_int_1_sqmuxa_2      Net      -        -       0.623     -            8         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_req_wr_byte_en_int_13[0]     CFG4     D        In      -         16.403 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_req_wr_byte_en_int_13[0]     CFG4     Y        Out     0.212     16.615 f     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_req_wr_byte_en_int_13[0]     Net      -        -       0.118     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_req_wr_byte_en_int[0]        SLE      D        In      -         16.733 f     -         
=============================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 16.733 is 4.113(24.6%) logic and 12.620(75.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.000

    - Propagation time:                      16.733
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.733

    Number of logic level(s):                35
    Starting point:                          MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.buff_rd_ptr_fast[0] / Q
    Ending point:                            MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_req_wr_byte_en_int[1] / D
    The start point is clocked by            CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=6.000 period=12.000) on pin CLK
    The end   point is clocked by            CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=6.000 period=12.000) on pin CLK

Instance / Net                                                                                                                                                             Pin      Pin               Arrival      No. of    
Name                                                                                                                                                              Type     Name     Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.buff_rd_ptr_fast[0]                                                                                        SLE      Q        Out     0.218     0.218 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.buff_rd_ptr_fast[0]                                                                                        Net      -        -       0.563     -            4         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.req_resp_state[2]                                                                                          CFG3     C        In      -         0.782 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.req_resp_state[2]                                                                                          CFG3     Y        Out     0.148     0.929 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.req_resp_state[2]                                                                                          Net      -        -       0.637     -            9         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.un1_req_resp_state_1                                                                                       CFG4     D        In      -         1.566 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.un1_req_resp_state_1                                                                                       CFG4     Y        Out     0.232     1.798 f      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.un1_req_resp_state_1_i                                                                                     Net      -        -       0.594     -            6         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.un1_lsu_resp_valid_1_1_0                                                                                   CFG4     D        In      -         2.392 f      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.un1_lsu_resp_valid_1_1_0                                                                                   CFG4     Y        Out     0.232     2.624 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.un1_lsu_resp_valid_1_1                                                                                     Net      -        -       0.118     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.un1_lsu_resp_valid_1                                                                                       CFG4     B        In      -         2.742 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.un1_lsu_resp_valid_1                                                                                       CFG4     Y        Out     0.088     2.830 f      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.lsu_expipe_resp_valid_net                                                                                          Net      -        -       0.718     -            16        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_priv_irq_0.u_miv_rv32_irq_reg_sw.interrupt_m4_i_a4                          CFG4     D        In      -         3.548 f      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_priv_irq_0.u_miv_rv32_irq_reg_sw.interrupt_m4_i_a4                          CFG4     Y        Out     0.232     3.780 r      -         
interrupt_N_10                                                                                                                                                    Net      -        -       0.124     -            2         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_priv_irq_0.u_miv_rv32_irq_reg_sw.interrupt_capture_reg_RNIBLO63             CFG4     D        In      -         3.904 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_priv_irq_0.u_miv_rv32_irq_reg_sw.interrupt_capture_reg_RNIBLO63             CFG4     Y        Out     0.212     4.115 f      -         
interrupt_taken_sw                                                                                                                                                Net      -        -       0.579     -            5         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_csr_decode_0.debug_mode_enter_rep1_RNIDJD68                                 CFG4     D        In      -         4.695 f      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_csr_decode_0.debug_mode_enter_rep1_RNIDJD68                                 CFG4     Y        Out     0.192     4.886 f      -         
machine_implicit_wr_mtval_tval_wr_en                                                                                                                              Net      -        -       1.041     -            100       
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_exu_0.m8                                                                                              CFG4     D        In      -         5.928 f      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_exu_0.m8                                                                                              CFG4     Y        Out     0.232     6.159 f      -         
N_9_0                                                                                                                                                             Net      -        -       0.124     -            2         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_exu_0.m11                                                                                             CFG4     D        In      -         6.283 f      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_exu_0.m11                                                                                             CFG4     Y        Out     0.192     6.475 f      -         
N_79_mux                                                                                                                                                          Net      -        -       0.547     -            3         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_idecode_0.ifu_expipe_req_branch_excpt_req_valid_5                                                     CFG4     C        In      -         7.022 f      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_idecode_0.ifu_expipe_req_branch_excpt_req_valid_5                                                     CFG4     Y        Out     0.145     7.168 f      -         
ifu_expipe_req_branch_excpt_req_valid                                                                                                                             Net      -        -       0.708     -            15        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.next_req_fetch_ptr_sn_m1                                                                            CFG2     A        In      -         7.875 f      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.next_req_fetch_ptr_sn_m1                                                                            CFG2     Y        Out     0.047     7.922 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.next_req_fetch_ptr_sn_N_4_mux                                                                       Net      -        -       0.859     -            35        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.next_req_fetch_ptr[4]                                                                               CFG4     D        In      -         8.781 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.next_req_fetch_ptr[4]                                                                               CFG4     Y        Out     0.232     9.013 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.alloc_req_addr[4]                                                              Net      -        -       0.974     -            9         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_1                                                                  ARI1     D        In      -         9.987 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_1                                                                  ARI1     FCO      Out     0.492     10.479 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_data_tmp[0]                                                          Net      -        -       0.000     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_39                                                                 ARI1     FCI      In      -         10.479 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_39                                                                 ARI1     FCO      Out     0.008     10.487 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_data_tmp[1]                                                          Net      -        -       0.000     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_63                                                                 ARI1     FCI      In      -         10.487 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_63                                                                 ARI1     FCO      Out     0.008     10.495 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_data_tmp[2]                                                          Net      -        -       0.000     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_21                                                                 ARI1     FCI      In      -         10.495 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_21                                                                 ARI1     FCO      Out     0.008     10.503 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_data_tmp[3]                                                          Net      -        -       0.000     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_27                                                                 ARI1     FCI      In      -         10.503 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_27                                                                 ARI1     FCO      Out     0.008     10.511 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_data_tmp[4]                                                          Net      -        -       0.000     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_15                                                                 ARI1     FCI      In      -         10.511 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_15                                                                 ARI1     FCO      Out     0.008     10.519 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_data_tmp[5]                                                          Net      -        -       0.000     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_81                                                                 ARI1     FCI      In      -         10.519 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_81                                                                 ARI1     FCO      Out     0.008     10.527 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_data_tmp[6]                                                          Net      -        -       0.000     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_45                                                                 ARI1     FCI      In      -         10.527 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_45                                                                 ARI1     FCO      Out     0.008     10.535 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_data_tmp[7]                                                          Net      -        -       0.000     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_51                                                                 ARI1     FCI      In      -         10.535 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_51                                                                 ARI1     FCO      Out     0.008     10.543 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_data_tmp[8]                                                          Net      -        -       0.000     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_9                                                                  ARI1     FCI      In      -         10.543 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_9                                                                  ARI1     FCO      Out     0.008     10.551 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_data_tmp[9]                                                          Net      -        -       0.000     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_57                                                                 ARI1     FCI      In      -         10.551 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_57                                                                 ARI1     FCO      Out     0.008     10.559 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_data_tmp[10]                                                         Net      -        -       0.000     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_69                                                                 ARI1     FCI      In      -         10.559 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_69                                                                 ARI1     FCO      Out     0.008     10.567 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_data_tmp[11]                                                         Net      -        -       0.000     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_75                                                                 ARI1     FCI      In      -         10.567 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_75                                                                 ARI1     FCO      Out     0.008     10.575 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_data_tmp[12]                                                         Net      -        -       0.000     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_33                                                                 ARI1     FCI      In      -         10.575 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_33                                                                 ARI1     FCO      Out     0.008     10.583 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_data_tmp[13]                                                         Net      -        -       0.118     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0.u_axi_rchan.cpu_ar_req_3_5[0]                                                              CFG3     B        In      -         10.701 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0.u_axi_rchan.cpu_ar_req_3_5[0]                                                              CFG3     Y        Out     0.083     10.784 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0.u_axi_rchan.cpu_ar_req_3_5[0]                                                              Net      -        -       0.118     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0.u_axi_rchan.cpu_ar_req_3[0]                                                                CFG4     B        In      -         10.902 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0.u_axi_rchan.cpu_ar_req_3[0]                                                                CFG4     Y        Out     0.083     10.985 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0.u_axi_rchan.u_raddr_arb.gen_pri_arb\[1\]\.u_miv_rv32_fixed_arb.req[1]                      Net      -        -       0.637     -            9         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.lsu_m3_e                                                                                                   CFG4     B        In      -         11.621 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.lsu_m3_e                                                                                                   CFG4     Y        Out     0.088     11.709 f     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.un2_cpu_d_req_ready_sig_c                                                                            Net      -        -       0.563     -            4         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.next_state21_1                   CFG4     D        In      -         12.272 f     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.next_state21_1                   CFG4     Y        Out     0.192     12.464 f     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.next_state21                     Net      -        -       0.637     -            9         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.un1_count_en_1_sqmuxa_0          CFG4     C        In      -         13.101 f     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.un1_count_en_1_sqmuxa_0          CFG4     Y        Out     0.130     13.231 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.un1_count_en_1_sqmuxa_4_i        Net      -        -       0.623     -            8         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.next_m1_e_0_0                    CFG2     A        In      -         13.854 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.next_m1_e_0_0                    CFG2     Y        Out     0.046     13.900 f     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.next_m1_e_0_0                    Net      -        -       0.650     -            10        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sbcs_busy_ff15                   CFG4     D        In      -         14.550 f     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sbcs_busy_ff15                   CFG4     Y        Out     0.232     14.782 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sbcs_busy_ff15                   Net      -        -       0.948     -            4         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_req_addr_int_1_sqmuxa_2      CFG2     A        In      -         15.730 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_req_addr_int_1_sqmuxa_2      CFG2     Y        Out     0.051     15.780 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_req_addr_int_1_sqmuxa_2      Net      -        -       0.623     -            8         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_req_wr_byte_en_int_13[1]     CFG4     D        In      -         16.403 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_req_wr_byte_en_int_13[1]     CFG4     Y        Out     0.212     16.615 f     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_req_wr_byte_en_int_13[1]     Net      -        -       0.118     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_req_wr_byte_en_int[1]        SLE      D        In      -         16.733 f     -         
=============================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 16.733 is 4.113(24.6%) logic and 12.620(75.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.000

    - Propagation time:                      16.733
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.733

    Number of logic level(s):                35
    Starting point:                          MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.buff_rd_ptr_fast[0] / Q
    Ending point:                            MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_req_wr_byte_en_int[2] / D
    The start point is clocked by            CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=6.000 period=12.000) on pin CLK
    The end   point is clocked by            CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=6.000 period=12.000) on pin CLK

Instance / Net                                                                                                                                                             Pin      Pin               Arrival      No. of    
Name                                                                                                                                                              Type     Name     Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.buff_rd_ptr_fast[0]                                                                                        SLE      Q        Out     0.218     0.218 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.buff_rd_ptr_fast[0]                                                                                        Net      -        -       0.563     -            4         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.req_resp_state[2]                                                                                          CFG3     C        In      -         0.782 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.req_resp_state[2]                                                                                          CFG3     Y        Out     0.148     0.929 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.req_resp_state[2]                                                                                          Net      -        -       0.637     -            9         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.un1_req_resp_state_1                                                                                       CFG4     D        In      -         1.566 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.un1_req_resp_state_1                                                                                       CFG4     Y        Out     0.232     1.798 f      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.un1_req_resp_state_1_i                                                                                     Net      -        -       0.594     -            6         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.un1_lsu_resp_valid_1_1_0                                                                                   CFG4     D        In      -         2.392 f      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.un1_lsu_resp_valid_1_1_0                                                                                   CFG4     Y        Out     0.232     2.624 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.un1_lsu_resp_valid_1_1                                                                                     Net      -        -       0.118     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.un1_lsu_resp_valid_1                                                                                       CFG4     B        In      -         2.742 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.un1_lsu_resp_valid_1                                                                                       CFG4     Y        Out     0.088     2.830 f      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.lsu_expipe_resp_valid_net                                                                                          Net      -        -       0.718     -            16        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_priv_irq_0.u_miv_rv32_irq_reg_sw.interrupt_m4_i_a4                          CFG4     D        In      -         3.548 f      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_priv_irq_0.u_miv_rv32_irq_reg_sw.interrupt_m4_i_a4                          CFG4     Y        Out     0.232     3.780 r      -         
interrupt_N_10                                                                                                                                                    Net      -        -       0.124     -            2         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_priv_irq_0.u_miv_rv32_irq_reg_sw.interrupt_capture_reg_RNIBLO63             CFG4     D        In      -         3.904 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_priv_irq_0.u_miv_rv32_irq_reg_sw.interrupt_capture_reg_RNIBLO63             CFG4     Y        Out     0.212     4.115 f      -         
interrupt_taken_sw                                                                                                                                                Net      -        -       0.579     -            5         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_csr_decode_0.debug_mode_enter_rep1_RNIDJD68                                 CFG4     D        In      -         4.695 f      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_csr_decode_0.debug_mode_enter_rep1_RNIDJD68                                 CFG4     Y        Out     0.192     4.886 f      -         
machine_implicit_wr_mtval_tval_wr_en                                                                                                                              Net      -        -       1.041     -            100       
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_exu_0.m8                                                                                              CFG4     D        In      -         5.928 f      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_exu_0.m8                                                                                              CFG4     Y        Out     0.232     6.159 f      -         
N_9_0                                                                                                                                                             Net      -        -       0.124     -            2         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_exu_0.m11                                                                                             CFG4     D        In      -         6.283 f      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_exu_0.m11                                                                                             CFG4     Y        Out     0.192     6.475 f      -         
N_79_mux                                                                                                                                                          Net      -        -       0.547     -            3         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_idecode_0.ifu_expipe_req_branch_excpt_req_valid_5                                                     CFG4     C        In      -         7.022 f      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_idecode_0.ifu_expipe_req_branch_excpt_req_valid_5                                                     CFG4     Y        Out     0.145     7.168 f      -         
ifu_expipe_req_branch_excpt_req_valid                                                                                                                             Net      -        -       0.708     -            15        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.next_req_fetch_ptr_sn_m1                                                                            CFG2     A        In      -         7.875 f      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.next_req_fetch_ptr_sn_m1                                                                            CFG2     Y        Out     0.047     7.922 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.next_req_fetch_ptr_sn_N_4_mux                                                                       Net      -        -       0.859     -            35        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.next_req_fetch_ptr[4]                                                                               CFG4     D        In      -         8.781 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.next_req_fetch_ptr[4]                                                                               CFG4     Y        Out     0.232     9.013 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.alloc_req_addr[4]                                                              Net      -        -       0.974     -            9         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_1                                                                  ARI1     D        In      -         9.987 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_1                                                                  ARI1     FCO      Out     0.492     10.479 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_data_tmp[0]                                                          Net      -        -       0.000     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_39                                                                 ARI1     FCI      In      -         10.479 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_39                                                                 ARI1     FCO      Out     0.008     10.487 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_data_tmp[1]                                                          Net      -        -       0.000     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_63                                                                 ARI1     FCI      In      -         10.487 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_63                                                                 ARI1     FCO      Out     0.008     10.495 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_data_tmp[2]                                                          Net      -        -       0.000     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_21                                                                 ARI1     FCI      In      -         10.495 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_21                                                                 ARI1     FCO      Out     0.008     10.503 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_data_tmp[3]                                                          Net      -        -       0.000     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_27                                                                 ARI1     FCI      In      -         10.503 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_27                                                                 ARI1     FCO      Out     0.008     10.511 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_data_tmp[4]                                                          Net      -        -       0.000     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_15                                                                 ARI1     FCI      In      -         10.511 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_15                                                                 ARI1     FCO      Out     0.008     10.519 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_data_tmp[5]                                                          Net      -        -       0.000     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_81                                                                 ARI1     FCI      In      -         10.519 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_81                                                                 ARI1     FCO      Out     0.008     10.527 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_data_tmp[6]                                                          Net      -        -       0.000     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_45                                                                 ARI1     FCI      In      -         10.527 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_45                                                                 ARI1     FCO      Out     0.008     10.535 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_data_tmp[7]                                                          Net      -        -       0.000     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_51                                                                 ARI1     FCI      In      -         10.535 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_51                                                                 ARI1     FCO      Out     0.008     10.543 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_data_tmp[8]                                                          Net      -        -       0.000     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_9                                                                  ARI1     FCI      In      -         10.543 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_9                                                                  ARI1     FCO      Out     0.008     10.551 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_data_tmp[9]                                                          Net      -        -       0.000     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_57                                                                 ARI1     FCI      In      -         10.551 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_57                                                                 ARI1     FCO      Out     0.008     10.559 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_data_tmp[10]                                                         Net      -        -       0.000     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_69                                                                 ARI1     FCI      In      -         10.559 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_69                                                                 ARI1     FCO      Out     0.008     10.567 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_data_tmp[11]                                                         Net      -        -       0.000     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_75                                                                 ARI1     FCI      In      -         10.567 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_75                                                                 ARI1     FCO      Out     0.008     10.575 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_data_tmp[12]                                                         Net      -        -       0.000     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_33                                                                 ARI1     FCI      In      -         10.575 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_33                                                                 ARI1     FCO      Out     0.008     10.583 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_data_tmp[13]                                                         Net      -        -       0.118     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0.u_axi_rchan.cpu_ar_req_3_5[0]                                                              CFG3     B        In      -         10.701 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0.u_axi_rchan.cpu_ar_req_3_5[0]                                                              CFG3     Y        Out     0.083     10.784 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0.u_axi_rchan.cpu_ar_req_3_5[0]                                                              Net      -        -       0.118     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0.u_axi_rchan.cpu_ar_req_3[0]                                                                CFG4     B        In      -         10.902 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0.u_axi_rchan.cpu_ar_req_3[0]                                                                CFG4     Y        Out     0.083     10.985 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0.u_axi_rchan.u_raddr_arb.gen_pri_arb\[1\]\.u_miv_rv32_fixed_arb.req[1]                      Net      -        -       0.637     -            9         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.lsu_m3_e                                                                                                   CFG4     B        In      -         11.621 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.lsu_m3_e                                                                                                   CFG4     Y        Out     0.088     11.709 f     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.un2_cpu_d_req_ready_sig_c                                                                            Net      -        -       0.563     -            4         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.next_state21_1                   CFG4     D        In      -         12.272 f     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.next_state21_1                   CFG4     Y        Out     0.192     12.464 f     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.next_state21                     Net      -        -       0.637     -            9         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.un1_count_en_1_sqmuxa_0          CFG4     C        In      -         13.101 f     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.un1_count_en_1_sqmuxa_0          CFG4     Y        Out     0.130     13.231 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.un1_count_en_1_sqmuxa_4_i        Net      -        -       0.623     -            8         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.next_m1_e_0_0                    CFG2     A        In      -         13.854 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.next_m1_e_0_0                    CFG2     Y        Out     0.046     13.900 f     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.next_m1_e_0_0                    Net      -        -       0.650     -            10        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sbcs_busy_ff15                   CFG4     D        In      -         14.550 f     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sbcs_busy_ff15                   CFG4     Y        Out     0.232     14.782 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sbcs_busy_ff15                   Net      -        -       0.948     -            4         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_req_addr_int_1_sqmuxa_2      CFG2     A        In      -         15.730 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_req_addr_int_1_sqmuxa_2      CFG2     Y        Out     0.051     15.780 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_req_addr_int_1_sqmuxa_2      Net      -        -       0.623     -            8         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_req_wr_byte_en_int_13[2]     CFG4     D        In      -         16.403 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_req_wr_byte_en_int_13[2]     CFG4     Y        Out     0.212     16.615 f     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_req_wr_byte_en_int_13[2]     Net      -        -       0.118     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_req_wr_byte_en_int[2]        SLE      D        In      -         16.733 f     -         
=============================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 16.733 is 4.113(24.6%) logic and 12.620(75.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.000

    - Propagation time:                      16.733
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.733

    Number of logic level(s):                35
    Starting point:                          MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.buff_rd_ptr_fast[0] / Q
    Ending point:                            MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_req_wr_byte_en_int[3] / D
    The start point is clocked by            CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=6.000 period=12.000) on pin CLK
    The end   point is clocked by            CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=6.000 period=12.000) on pin CLK

Instance / Net                                                                                                                                                             Pin      Pin               Arrival      No. of    
Name                                                                                                                                                              Type     Name     Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.buff_rd_ptr_fast[0]                                                                                        SLE      Q        Out     0.218     0.218 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.buff_rd_ptr_fast[0]                                                                                        Net      -        -       0.563     -            4         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.req_resp_state[2]                                                                                          CFG3     C        In      -         0.782 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.req_resp_state[2]                                                                                          CFG3     Y        Out     0.148     0.929 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.req_resp_state[2]                                                                                          Net      -        -       0.637     -            9         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.un1_req_resp_state_1                                                                                       CFG4     D        In      -         1.566 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.un1_req_resp_state_1                                                                                       CFG4     Y        Out     0.232     1.798 f      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.un1_req_resp_state_1_i                                                                                     Net      -        -       0.594     -            6         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.un1_lsu_resp_valid_1_1_0                                                                                   CFG4     D        In      -         2.392 f      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.un1_lsu_resp_valid_1_1_0                                                                                   CFG4     Y        Out     0.232     2.624 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.un1_lsu_resp_valid_1_1                                                                                     Net      -        -       0.118     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.un1_lsu_resp_valid_1                                                                                       CFG4     B        In      -         2.742 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.un1_lsu_resp_valid_1                                                                                       CFG4     Y        Out     0.088     2.830 f      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.lsu_expipe_resp_valid_net                                                                                          Net      -        -       0.718     -            16        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_priv_irq_0.u_miv_rv32_irq_reg_sw.interrupt_m4_i_a4                          CFG4     D        In      -         3.548 f      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_priv_irq_0.u_miv_rv32_irq_reg_sw.interrupt_m4_i_a4                          CFG4     Y        Out     0.232     3.780 r      -         
interrupt_N_10                                                                                                                                                    Net      -        -       0.124     -            2         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_priv_irq_0.u_miv_rv32_irq_reg_sw.interrupt_capture_reg_RNIBLO63             CFG4     D        In      -         3.904 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_priv_irq_0.u_miv_rv32_irq_reg_sw.interrupt_capture_reg_RNIBLO63             CFG4     Y        Out     0.212     4.115 f      -         
interrupt_taken_sw                                                                                                                                                Net      -        -       0.579     -            5         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_csr_decode_0.debug_mode_enter_rep1_RNIDJD68                                 CFG4     D        In      -         4.695 f      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_csr_decode_0.debug_mode_enter_rep1_RNIDJD68                                 CFG4     Y        Out     0.192     4.886 f      -         
machine_implicit_wr_mtval_tval_wr_en                                                                                                                              Net      -        -       1.041     -            100       
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_exu_0.m8                                                                                              CFG4     D        In      -         5.928 f      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_exu_0.m8                                                                                              CFG4     Y        Out     0.232     6.159 f      -         
N_9_0                                                                                                                                                             Net      -        -       0.124     -            2         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_exu_0.m11                                                                                             CFG4     D        In      -         6.283 f      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_exu_0.m11                                                                                             CFG4     Y        Out     0.192     6.475 f      -         
N_79_mux                                                                                                                                                          Net      -        -       0.547     -            3         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_idecode_0.ifu_expipe_req_branch_excpt_req_valid_5                                                     CFG4     C        In      -         7.022 f      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_idecode_0.ifu_expipe_req_branch_excpt_req_valid_5                                                     CFG4     Y        Out     0.145     7.168 f      -         
ifu_expipe_req_branch_excpt_req_valid                                                                                                                             Net      -        -       0.708     -            15        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.next_req_fetch_ptr_sn_m1                                                                            CFG2     A        In      -         7.875 f      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.next_req_fetch_ptr_sn_m1                                                                            CFG2     Y        Out     0.047     7.922 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.next_req_fetch_ptr_sn_N_4_mux                                                                       Net      -        -       0.859     -            35        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.next_req_fetch_ptr[4]                                                                               CFG4     D        In      -         8.781 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.next_req_fetch_ptr[4]                                                                               CFG4     Y        Out     0.232     9.013 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.alloc_req_addr[4]                                                              Net      -        -       0.974     -            9         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_1                                                                  ARI1     D        In      -         9.987 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_1                                                                  ARI1     FCO      Out     0.492     10.479 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_data_tmp[0]                                                          Net      -        -       0.000     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_39                                                                 ARI1     FCI      In      -         10.479 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_39                                                                 ARI1     FCO      Out     0.008     10.487 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_data_tmp[1]                                                          Net      -        -       0.000     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_63                                                                 ARI1     FCI      In      -         10.487 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_63                                                                 ARI1     FCO      Out     0.008     10.495 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_data_tmp[2]                                                          Net      -        -       0.000     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_21                                                                 ARI1     FCI      In      -         10.495 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_21                                                                 ARI1     FCO      Out     0.008     10.503 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_data_tmp[3]                                                          Net      -        -       0.000     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_27                                                                 ARI1     FCI      In      -         10.503 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_27                                                                 ARI1     FCO      Out     0.008     10.511 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_data_tmp[4]                                                          Net      -        -       0.000     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_15                                                                 ARI1     FCI      In      -         10.511 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_15                                                                 ARI1     FCO      Out     0.008     10.519 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_data_tmp[5]                                                          Net      -        -       0.000     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_81                                                                 ARI1     FCI      In      -         10.519 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_81                                                                 ARI1     FCO      Out     0.008     10.527 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_data_tmp[6]                                                          Net      -        -       0.000     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_45                                                                 ARI1     FCI      In      -         10.527 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_45                                                                 ARI1     FCO      Out     0.008     10.535 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_data_tmp[7]                                                          Net      -        -       0.000     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_51                                                                 ARI1     FCI      In      -         10.535 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_51                                                                 ARI1     FCO      Out     0.008     10.543 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_data_tmp[8]                                                          Net      -        -       0.000     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_9                                                                  ARI1     FCI      In      -         10.543 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_9                                                                  ARI1     FCO      Out     0.008     10.551 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_data_tmp[9]                                                          Net      -        -       0.000     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_57                                                                 ARI1     FCI      In      -         10.551 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_57                                                                 ARI1     FCO      Out     0.008     10.559 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_data_tmp[10]                                                         Net      -        -       0.000     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_69                                                                 ARI1     FCI      In      -         10.559 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_69                                                                 ARI1     FCO      Out     0.008     10.567 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_data_tmp[11]                                                         Net      -        -       0.000     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_75                                                                 ARI1     FCI      In      -         10.567 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_75                                                                 ARI1     FCO      Out     0.008     10.575 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_data_tmp[12]                                                         Net      -        -       0.000     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_33                                                                 ARI1     FCI      In      -         10.575 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_I_33                                                                 ARI1     FCO      Out     0.008     10.583 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0._l1\.un22_raw_hzd_i_0_data_tmp[13]                                                         Net      -        -       0.118     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0.u_axi_rchan.cpu_ar_req_3_5[0]                                                              CFG3     B        In      -         10.701 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0.u_axi_rchan.cpu_ar_req_3_5[0]                                                              CFG3     Y        Out     0.083     10.784 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0.u_axi_rchan.cpu_ar_req_3_5[0]                                                              Net      -        -       0.118     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0.u_axi_rchan.cpu_ar_req_3[0]                                                                CFG4     B        In      -         10.902 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0.u_axi_rchan.cpu_ar_req_3[0]                                                                CFG4     Y        Out     0.083     10.985 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0.u_axi_rchan.u_raddr_arb.gen_pri_arb\[1\]\.u_miv_rv32_fixed_arb.req[1]                      Net      -        -       0.637     -            9         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.lsu_m3_e                                                                                                   CFG4     B        In      -         11.621 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.lsu_m3_e                                                                                                   CFG4     Y        Out     0.088     11.709 f     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.un2_cpu_d_req_ready_sig_c                                                                            Net      -        -       0.563     -            4         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.next_state21_1                   CFG4     D        In      -         12.272 f     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.next_state21_1                   CFG4     Y        Out     0.192     12.464 f     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.next_state21                     Net      -        -       0.637     -            9         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.un1_count_en_1_sqmuxa_0          CFG4     C        In      -         13.101 f     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.un1_count_en_1_sqmuxa_0          CFG4     Y        Out     0.130     13.231 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.un1_count_en_1_sqmuxa_4_i        Net      -        -       0.623     -            8         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.next_m1_e_0_0                    CFG2     A        In      -         13.854 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.next_m1_e_0_0                    CFG2     Y        Out     0.046     13.900 f     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.next_m1_e_0_0                    Net      -        -       0.650     -            10        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sbcs_busy_ff15                   CFG4     D        In      -         14.550 f     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sbcs_busy_ff15                   CFG4     Y        Out     0.232     14.782 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sbcs_busy_ff15                   Net      -        -       0.948     -            4         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_req_addr_int_1_sqmuxa_2      CFG2     A        In      -         15.730 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_req_addr_int_1_sqmuxa_2      CFG2     Y        Out     0.051     15.780 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_req_addr_int_1_sqmuxa_2      Net      -        -       0.623     -            8         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_req_wr_byte_en_int_13[3]     CFG4     D        In      -         16.403 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_req_wr_byte_en_int_13[3]     CFG4     Y        Out     0.212     16.615 f     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_req_wr_byte_en_int_13[3]     Net      -        -       0.118     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.miv_rv32_opsrv_debug_sba_0.sba_req_wr_byte_en_int[3]        SLE      D        In      -         16.733 f     -         
=============================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 16.733 is 4.113(24.6%) logic and 12.620(75.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":13:0:13:0|Timing constraint (through [get_nets { Axi4Interconnect_0.ARESETN* }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":14:0:14:0|Timing constraint (from [get_cells { Axi4Interconnect_0.*.SlvConvertor_loop[*].slvcnv.slvCDC.genblk1*.rdGrayCounter*.cntGray* }] to [get_cells { Axi4Interconnect_0.*.SlvConvertor_loop[*].slvcnv.slvCDC.genblk1*.rdPtr_s1* }]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":15:0:15:0|Timing constraint (from [get_cells { Axi4Interconnect_0.*.SlvConvertor_loop[*].slvcnv.slvCDC.genblk1*.wrGrayCounter*.cntGray* }] to [get_cells { Axi4Interconnect_0.*.SlvConvertor_loop[*].slvcnv.slvCDC.genblk1*.wrPtr_s1* }]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":16:0:16:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.*.I_IOD_*.ARST_N }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":17:0:17:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_*_CTRL.I_LANECTRL.HS_IO_CLK_PAUSE }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":18:0:18:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANECTRL_ADDR_CMD_0.I_LANECTRL*.HS_IO_CLK_PAUSE }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":19:0:19:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.*.I_IOD_*.RX_SYNC_RST* }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":20:0:20:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.*.I_IOD_*.DELAY_LINE_MOVE }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":21:0:21:0|Timing constraint (through [get_pins { DDR3_0_0.DDRPHY_BLK_0.*.I_IOD_*.DELAY_LINE_OUT_OF_RANGE }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":22:0:22:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DDR_READ }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":23:0:23:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.RESET }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":24:0:24:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DELAY_LINE_DIRECTION }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":25:0:25:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DELAY_LINE_MOVE }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":26:0:26:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DELAY_LINE_LOAD DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DELAY_LINE_SEL }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":27:0:27:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.SWITCH }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":28:0:28:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.READ_CLK_SEL[2] }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":29:0:29:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[0] }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":30:0:30:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[1] }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":31:0:31:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[2] }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":32:0:32:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[3] }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":33:0:33:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[4] }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":34:0:34:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[5] }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":35:0:35:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[6] }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":36:0:36:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[7] }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":37:0:37:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DDR_READ }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":38:0:38:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.RESET }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":39:0:39:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DELAY_LINE_DIRECTION }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":40:0:40:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DELAY_LINE_MOVE }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":41:0:41:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DELAY_LINE_LOAD DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DELAY_LINE_SEL }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":42:0:42:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.SWITCH }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":43:0:43:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.READ_CLK_SEL[2] }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":44:0:44:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[0] }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":45:0:45:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[1] }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":46:0:46:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[2] }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":47:0:47:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[3] }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":48:0:48:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[4] }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":49:0:49:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[5] }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":50:0:50:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[6] }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":51:0:51:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[7] }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":52:0:52:0|Timing constraint (through [get_pins { DDR3_0_0.DDRPHY_BLK_0.*.I_*FEEDBACK*.Y }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":53:0:53:0|Timing constraint (through [get_pins { DDR3_0_0.DDRPHY_BLK_0.OB_DIFF_CK0.Y }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":54:0:54:0|Timing constraint (through [get_pins { DDR3_0_0.DDRPHY_BLK_0.OB_A_12.Y }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":55:0:55:0|Timing constraint (through [get_pins { DDR3_0_0.DDRPHY_BLK_0.*.I_TRIBUFF_*.D }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":56:0:56:0|Timing constraint (through [get_pins { DDR3_0_0.DDRPHY_BLK_0.*.I_TRIBUFF_*.E }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":57:0:57:0|Timing constraint (through [get_pins { DDR3_0_0.DDRPHY_BLK_0.*.I_BIBUF*.D }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":58:0:58:0|Timing constraint (through [get_pins { DDR3_0_0.DDRPHY_BLK_0.*.I_BIBUF*.E }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":59:0:59:0|Timing constraint (through [get_pins { DDR3_0_0.DDRPHY_BLK_0.*.I_BIBUF*.Y }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":60:0:60:0|Timing constraint (through [get_pins { DDR3_0_0.DDRPHY_BLK_0.*.I_BIBUF_DIFF_DQS_*.YN }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":61:0:61:0|Timing constraint (to [get_pins { DDR3_0_0.CCC_0.pll_inst_0.PHASE_OUT0_SEL }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":62:0:62:0|Timing constraint (to [get_pins { DDR3_0_0.CCC_0.pll_inst_0.PHASE_OUT2_SEL }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":63:0:63:0|Timing constraint (to [get_pins { DDR3_0_0.CCC_0.pll_inst_0.PHASE_OUT3_SEL }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
None
Writing compile point status file C:\Libero_Projects\PF_Mi_V_Tut\synthesis\miv_rv32_expipe_Z77\cpprop

Summary of Compile Points :
*************************** 
Name                    Status       Reason                 
------------------------------------------------------------
miv_rv32_expipe_Z77     Remapped     Mapping options changed
============================================================

Process took 0h:00m:40s realtime, 0h:00m:40s cputime
# Tue Oct 11 20:05:40 2022

###########################################################]
