

================================================================
== Vitis HLS Report for 'max_pooling2d'
================================================================
* Date:           Sun Dec 24 00:40:17 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.221 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1608|     1608|  16.080 us|  16.080 us|  1608|  1608|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                      Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- max_pooling2d1_max_pooling2d1_2_max_pooling2d1_3  |     1606|     1606|         9|          2|          1|   800|       yes|
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    760|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|       0|     68|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    218|    -|
|Register         |        -|    -|     499|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     499|   1110|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+-------------------+---------+----+---+----+-----+
    |        Instance       |       Module      | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+-------------------+---------+----+---+----+-----+
    |mul_4ns_5ns_7_1_1_U76  |mul_4ns_5ns_7_1_1  |        0|   0|  0|  17|    0|
    |mul_4ns_5ns_7_1_1_U77  |mul_4ns_5ns_7_1_1  |        0|   0|  0|  17|    0|
    |mul_4ns_5ns_7_1_1_U78  |mul_4ns_5ns_7_1_1  |        0|   0|  0|  17|    0|
    |mul_4ns_5ns_7_1_1_U79  |mul_4ns_5ns_7_1_1  |        0|   0|  0|  17|    0|
    +-----------------------+-------------------+---------+----+---+----+-----+
    |Total                  |                   |        0|   0|  0|  68|    0|
    +-----------------------+-------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln11861_fu_311_p2             |         +|   0|  0|  12|           4|           2|
    |add_ln118_fu_571_p2               |         +|   0|  0|  17|          10|           1|
    |add_ln121_4_fu_721_p2             |         +|   0|  0|  14|           7|           1|
    |add_ln121_5_fu_594_p2             |         +|   0|  0|  16|           9|           1|
    |add_ln121_fu_409_p2               |         +|   0|  0|  12|           4|           2|
    |add_ln124_fu_589_p2               |         +|   0|  0|  13|           6|           1|
    |add_ln133_12_fu_667_p2            |         +|   0|  0|  14|           7|           7|
    |add_ln133_13_fu_487_p2            |         +|   0|  0|  14|           7|           7|
    |add_ln133_14_fu_554_p2            |         +|   0|  0|  19|          12|          12|
    |add_ln133_15_fu_701_p2            |         +|   0|  0|  14|           7|           7|
    |add_ln133_16_fu_823_p2            |         +|   0|  0|  19|          12|          12|
    |add_ln133_17_fu_833_p2            |         +|   0|  0|  19|          12|          12|
    |add_ln133_fu_285_p2               |         +|   0|  0|  14|           7|           7|
    |add_ln140_fu_565_p2               |         +|   0|  0|  17|          10|          10|
    |mul2212_fu_279_p2                 |         +|   0|  0|  12|           5|           5|
    |mul2212_mid126_fu_377_p2          |         +|   0|  0|  12|           5|           5|
    |mul2212_mid1_fu_457_p2            |         +|   0|  0|  12|           5|           5|
    |tmp_fu_269_p2                     |         +|   0|  0|  12|           4|           4|
    |tmp_mid1_fu_447_p2                |         +|   0|  0|  12|           4|           4|
    |and_ln134_13_fu_805_p2            |       and|   0|  0|   2|           1|           1|
    |and_ln134_14_fu_811_p2            |       and|   0|  0|   2|           1|           1|
    |and_ln134_15_fu_909_p2            |       and|   0|  0|   2|           1|           1|
    |and_ln134_16_fu_915_p2            |       and|   0|  0|   2|           1|           1|
    |and_ln134_17_fu_1002_p2           |       and|   0|  0|   2|           1|           1|
    |and_ln134_18_fu_1008_p2           |       and|   0|  0|   2|           1|           1|
    |and_ln134_fu_643_p2               |       and|   0|  0|   2|           1|           1|
    |icmp_ln124_mid253_fu_403_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln118_fu_291_p2              |      icmp|   0|  0|  11|          10|           9|
    |icmp_ln121_fu_297_p2              |      icmp|   0|  0|  11|           9|           8|
    |icmp_ln124_fu_397_p2              |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln134_27_fu_631_p2           |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln134_28_fu_769_p2           |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln134_29_fu_775_p2           |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln134_30_fu_787_p2           |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln134_31_fu_793_p2           |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln134_32_fu_873_p2           |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln134_33_fu_879_p2           |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln134_34_fu_891_p2           |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln134_35_fu_897_p2           |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln134_36_fu_966_p2           |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln134_37_fu_972_p2           |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln134_38_fu_984_p2           |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln134_39_fu_990_p2           |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln134_fu_625_p2              |      icmp|   0|  0|  11|           8|           2|
    |empty_41_fu_577_p2                |        or|   0|  0|   4|           4|           1|
    |or_ln121_4_fu_501_p2              |        or|   0|  0|   7|           7|           1|
    |or_ln121_fu_415_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln134_13_fu_781_p2             |        or|   0|  0|   2|           1|           1|
    |or_ln134_14_fu_799_p2             |        or|   0|  0|   2|           1|           1|
    |or_ln134_15_fu_885_p2             |        or|   0|  0|   2|           1|           1|
    |or_ln134_16_fu_903_p2             |        or|   0|  0|   2|           1|           1|
    |or_ln134_17_fu_978_p2             |        or|   0|  0|   2|           1|           1|
    |or_ln134_18_fu_996_p2             |        or|   0|  0|   2|           1|           1|
    |or_ln134_fu_637_p2                |        or|   0|  0|   2|           1|           1|
    |p_mid116_fu_672_p2                |        or|   0|  0|   4|           1|           4|
    |add_ln133_mid233_fu_383_p3        |    select|   0|  0|   7|           1|           7|
    |empty_43_fu_463_p3                |    select|   0|  0|   5|           1|           5|
    |ii_mid210_fu_303_p3               |    select|   0|  0|   4|           1|           1|
    |mul_ln121_mid2_fu_687_p3          |    select|   0|  0|   7|           1|           7|
    |output_r_d0                       |    select|   0|  0|  32|           1|          32|
    |p_mid213_fu_331_p3                |    select|   0|  0|   3|           1|           3|
    |p_mid215_fu_365_p3                |    select|   0|  0|   7|           1|           7|
    |p_shl_mid2_fu_351_p3              |    select|   0|  0|   5|           1|           5|
    |select_ln118_fu_583_p3            |    select|   0|  0|   4|           1|           4|
    |select_ln121_11_fu_471_p3         |    select|   0|  0|   5|           1|           5|
    |select_ln121_12_fu_493_p3         |    select|   0|  0|   7|           1|           7|
    |select_ln121_13_fu_706_p3         |    select|   0|  0|   7|           1|           7|
    |select_ln121_14_fu_515_p3         |    select|   0|  0|   4|           1|           4|
    |select_ln121_15_fu_600_p3         |    select|   0|  0|   8|           1|           1|
    |select_ln121_fu_421_p3            |    select|   0|  0|   6|           1|           1|
    |select_ln134_7_fu_817_p3          |    select|   0|  0|  32|           1|          32|
    |select_ln134_8_fu_921_p3          |    select|   0|  0|  32|           1|          32|
    |select_ln134_fu_649_p3            |    select|   0|  0|  32|           1|          32|
    |shl_ln133_4_mid245_v_v_fu_694_p3  |    select|   0|  0|   7|           1|           7|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |not_exitcond_flatten_fu_391_p2    |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 760|         428|         375|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  26|          5|    1|          5|
    |ap_enable_reg_pp0_iter2                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4                    |   9|          2|    1|          2|
    |ap_phi_mux_i_phi_fu_160_p4                 |   9|          2|    4|          8|
    |ap_phi_mux_ii_phi_fu_184_p4                |   9|          2|    4|          8|
    |ap_phi_mux_iii_phi_fu_195_p4               |   9|          2|    6|         12|
    |ap_phi_mux_indvar_flatten54_phi_fu_148_p4  |   9|          2|   10|         20|
    |ap_phi_mux_indvar_flatten_phi_fu_172_p4    |   9|          2|    9|         18|
    |grp_fu_202_p0                              |  14|          3|   32|         96|
    |grp_fu_202_p1                              |  14|          3|   32|         96|
    |grp_fu_208_p0                              |  14|          3|   32|         96|
    |grp_fu_208_p1                              |  14|          3|   32|         96|
    |i_reg_156                                  |   9|          2|    4|          8|
    |ii_reg_180                                 |   9|          2|    4|          8|
    |iii_reg_191                                |   9|          2|    6|         12|
    |indvar_flatten54_reg_144                   |   9|          2|   10|         20|
    |indvar_flatten_reg_168                     |   9|          2|    9|         18|
    |input_r_address0                           |  14|          3|   12|         36|
    |input_r_address1                           |  14|          3|   12|         36|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 218|         47|  221|        597|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |add_ln11861_reg_1042                      |   4|   0|    4|          0|
    |add_ln11861_reg_1042_pp0_iter1_reg        |   4|   0|    4|          0|
    |add_ln118_reg_1089                        |  10|   0|   10|          0|
    |add_ln124_reg_1111                        |   6|   0|    6|          0|
    |add_ln133_17_reg_1140                     |  12|   0|   12|          0|
    |add_ln140_reg_1084                        |  10|   0|   10|          0|
    |ap_CS_fsm                                 |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                   |   1|   0|    1|          0|
    |empty_41_reg_1094                         |   3|   0|    4|          1|
    |i_reg_156                                 |   4|   0|    4|          0|
    |icmp_ln118_reg_1030                       |   1|   0|    1|          0|
    |icmp_ln121_reg_1034                       |   1|   0|    1|          0|
    |icmp_ln121_reg_1034_pp0_iter1_reg         |   1|   0|    1|          0|
    |icmp_ln124_mid253_reg_1048                |   1|   0|    1|          0|
    |icmp_ln124_mid253_reg_1048_pp0_iter1_reg  |   1|   0|    1|          0|
    |ii_reg_180                                |   4|   0|    4|          0|
    |iii_cast_reg_1068                         |   6|   0|   12|          6|
    |iii_cast_reg_1068_pp0_iter1_reg           |   6|   0|   12|          6|
    |iii_reg_191                               |   6|   0|    6|          0|
    |indvar_flatten54_reg_144                  |  10|   0|   10|          0|
    |indvar_flatten_reg_168                    |   9|   0|    9|          0|
    |input_load_7_reg_1104                     |  32|   0|   32|          0|
    |input_load_9_reg_1157                     |  32|   0|   32|          0|
    |reg_213                                   |  32|   0|   32|          0|
    |select_ln118_reg_1099                     |   4|   0|    4|          0|
    |select_ln121_14_reg_1063                  |   4|   0|    4|          0|
    |select_ln121_15_reg_1116                  |   9|   0|    9|          0|
    |select_ln121_reg_1053                     |   6|   0|    6|          0|
    |select_ln134_7_reg_1128                   |  32|   0|   32|          0|
    |select_ln134_8_reg_1145                   |  32|   0|   32|          0|
    |select_ln134_8_reg_1145_pp0_iter3_reg     |  32|   0|   32|          0|
    |select_ln134_reg_1121                     |  32|   0|   32|          0|
    |zext_ln121_1_reg_1025                     |   4|   0|    7|          3|
    |zext_ln121_1_reg_1025_pp0_iter1_reg       |   4|   0|    7|          3|
    |zext_ln121_4_reg_1058                     |   4|   0|    7|          3|
    |zext_ln121_4_reg_1058_pp0_iter1_reg       |   4|   0|    7|          3|
    |add_ln140_reg_1084                        |  64|  32|   10|          0|
    |icmp_ln118_reg_1030                       |  64|  32|    1|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     | 499|  64|  407|         25|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------------+-----+-----+------------+---------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  max_pooling2d|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  max_pooling2d|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  max_pooling2d|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  max_pooling2d|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  max_pooling2d|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  max_pooling2d|  return value|
|grp_fu_1954_p_din0    |  out|   32|  ap_ctrl_hs|  max_pooling2d|  return value|
|grp_fu_1954_p_din1    |  out|   32|  ap_ctrl_hs|  max_pooling2d|  return value|
|grp_fu_1954_p_opcode  |  out|    5|  ap_ctrl_hs|  max_pooling2d|  return value|
|grp_fu_1954_p_dout0   |   in|    1|  ap_ctrl_hs|  max_pooling2d|  return value|
|grp_fu_1954_p_ce      |  out|    1|  ap_ctrl_hs|  max_pooling2d|  return value|
|grp_fu_1958_p_din0    |  out|   32|  ap_ctrl_hs|  max_pooling2d|  return value|
|grp_fu_1958_p_din1    |  out|   32|  ap_ctrl_hs|  max_pooling2d|  return value|
|grp_fu_1958_p_opcode  |  out|    5|  ap_ctrl_hs|  max_pooling2d|  return value|
|grp_fu_1958_p_dout0   |   in|    1|  ap_ctrl_hs|  max_pooling2d|  return value|
|grp_fu_1958_p_ce      |  out|    1|  ap_ctrl_hs|  max_pooling2d|  return value|
|input_r_address0      |  out|   12|   ap_memory|        input_r|         array|
|input_r_ce0           |  out|    1|   ap_memory|        input_r|         array|
|input_r_q0            |   in|   32|   ap_memory|        input_r|         array|
|input_r_address1      |  out|   12|   ap_memory|        input_r|         array|
|input_r_ce1           |  out|    1|   ap_memory|        input_r|         array|
|input_r_q1            |   in|   32|   ap_memory|        input_r|         array|
|output_r_address0     |  out|   10|   ap_memory|       output_r|         array|
|output_r_ce0          |  out|    1|   ap_memory|       output_r|         array|
|output_r_we0          |  out|    1|   ap_memory|       output_r|         array|
|output_r_d0           |  out|   32|   ap_memory|       output_r|         array|
+----------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 2, D = 9, States = { 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 11 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 2 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 12 [1/1] (0.48ns)   --->   "%br_ln118 = br void" [../src/hls/cnn.cpp:118]   --->   Operation 12 'br' 'br_ln118' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 5.85>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten54 = phi i10 0, void %.lr.ph15, i10 %add_ln118, void %._crit_edge11" [../src/hls/cnn.cpp:118]   --->   Operation 13 'phi' 'indvar_flatten54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i = phi i4 0, void %.lr.ph15, i4 %select_ln118, void %._crit_edge11" [../src/hls/cnn.cpp:118]   --->   Operation 14 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i9 0, void %.lr.ph15, i9 %select_ln121_15, void %._crit_edge11" [../src/hls/cnn.cpp:121]   --->   Operation 15 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%ii = phi i4 0, void %.lr.ph15, i4 %select_ln121_14, void %._crit_edge11" [../src/hls/cnn.cpp:121]   --->   Operation 16 'phi' 'ii' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%iii = phi i6 0, void %.lr.ph15, i6 %add_ln124, void %._crit_edge11" [../src/hls/cnn.cpp:124]   --->   Operation 17 'phi' 'iii' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%i_cast2 = zext i4 %i" [../src/hls/cnn.cpp:118]   --->   Operation 18 'zext' 'i_cast2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %i, i32 1, i32 3" [../src/hls/cnn.cpp:118]   --->   Operation 19 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_37_cast = zext i3 %tmp_33" [../src/hls/cnn.cpp:118]   --->   Operation 20 'zext' 'tmp_37_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %i, i1 0" [../src/hls/cnn.cpp:118]   --->   Operation 21 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.36ns)   --->   "%empty = mul i7 %i_cast2, i7 11" [../src/hls/cnn.cpp:118]   --->   Operation 22 'mul' 'empty' <Predicate = true> <Delay = 1.36> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln121_1 = zext i4 %ii" [../src/hls/cnn.cpp:121]   --->   Operation 23 'zext' 'zext_ln121_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %ii, i32 1, i32 3" [../src/hls/cnn.cpp:121]   --->   Operation 24 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_38_cast = zext i3 %tmp_34" [../src/hls/cnn.cpp:121]   --->   Operation 25 'zext' 'tmp_38_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.74ns)   --->   "%tmp = add i4 %tmp_37_cast, i4 %tmp_38_cast" [../src/hls/cnn.cpp:118]   --->   Operation 26 'add' 'tmp' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_cast = zext i4 %tmp" [../src/hls/cnn.cpp:118]   --->   Operation 27 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.87ns)   --->   "%mul2212 = add i5 %tmp_cast, i5 %p_shl" [../src/hls/cnn.cpp:118]   --->   Operation 28 'add' 'mul2212' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.89ns)   --->   "%add_ln133 = add i7 %empty, i7 %zext_ln121_1" [../src/hls/cnn.cpp:133]   --->   Operation 29 'add' 'add_ln133' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.85ns)   --->   "%icmp_ln118 = icmp_eq  i10 %indvar_flatten54, i10 800" [../src/hls/cnn.cpp:118]   --->   Operation 30 'icmp' 'icmp_ln118' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln118 = br i1 %icmp_ln118, void %._crit_edge11, void %._crit_edge16" [../src/hls/cnn.cpp:118]   --->   Operation 31 'br' 'br_ln118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.85ns)   --->   "%icmp_ln121 = icmp_eq  i9 %indvar_flatten, i9 160" [../src/hls/cnn.cpp:121]   --->   Operation 32 'icmp' 'icmp_ln121' <Predicate = (!icmp_ln118)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.45ns)   --->   "%ii_mid210 = select i1 %icmp_ln121, i4 0, i4 %ii" [../src/hls/cnn.cpp:121]   --->   Operation 33 'select' 'ii_mid210' <Predicate = (!icmp_ln118)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.86ns)   --->   "%add_ln11861 = add i4 %i, i4 2" [../src/hls/cnn.cpp:118]   --->   Operation 34 'add' 'add_ln11861' <Predicate = (!icmp_ln118)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%i_cast2_mid1 = zext i4 %add_ln11861" [../src/hls/cnn.cpp:118]   --->   Operation 35 'zext' 'i_cast2_mid1' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%p_mid = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %add_ln11861, i32 1, i32 3" [../src/hls/cnn.cpp:118]   --->   Operation 36 'partselect' 'p_mid' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node tmp_mid1)   --->   "%p_mid213 = select i1 %icmp_ln121, i3 %p_mid, i3 %tmp_33" [../src/hls/cnn.cpp:121]   --->   Operation 37 'select' 'p_mid213' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node tmp_mid1)   --->   "%p_mid213_cast = zext i3 %p_mid213" [../src/hls/cnn.cpp:121]   --->   Operation 38 'zext' 'p_mid213_cast' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%p_shl_mid1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %add_ln11861, i1 0" [../src/hls/cnn.cpp:118]   --->   Operation 39 'bitconcatenate' 'p_shl_mid1' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node mul2212_mid1)   --->   "%p_shl_mid2 = select i1 %icmp_ln121, i5 %p_shl_mid1, i5 %p_shl" [../src/hls/cnn.cpp:121]   --->   Operation 40 'select' 'p_shl_mid2' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.36ns)   --->   "%p_mid114 = mul i7 %i_cast2_mid1, i7 11" [../src/hls/cnn.cpp:118]   --->   Operation 41 'mul' 'p_mid114' <Predicate = (!icmp_ln118)> <Delay = 1.36> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_13)   --->   "%p_mid215 = select i1 %icmp_ln121, i7 %p_mid114, i7 %empty" [../src/hls/cnn.cpp:121]   --->   Operation 42 'select' 'p_mid215' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_cast_mid124 = zext i3 %p_mid" [../src/hls/cnn.cpp:118]   --->   Operation 43 'zext' 'tmp_cast_mid124' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.87ns)   --->   "%mul2212_mid126 = add i5 %tmp_cast_mid124, i5 %p_shl_mid1" [../src/hls/cnn.cpp:118]   --->   Operation 44 'add' 'mul2212_mid126' <Predicate = (!icmp_ln118)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node select_ln121_12)   --->   "%add_ln133_mid233 = select i1 %icmp_ln121, i7 %p_mid114, i7 %add_ln133" [../src/hls/cnn.cpp:121]   --->   Operation 45 'select' 'add_ln133_mid233' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln124_mid253)   --->   "%not_exitcond_flatten = xor i1 %icmp_ln121, i1 1" [../src/hls/cnn.cpp:121]   --->   Operation 46 'xor' 'not_exitcond_flatten' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.87ns)   --->   "%icmp_ln124 = icmp_eq  i6 %iii, i6 32" [../src/hls/cnn.cpp:124]   --->   Operation 47 'icmp' 'icmp_ln124' <Predicate = (!icmp_ln118)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.33ns) (out node of the LUT)   --->   "%icmp_ln124_mid253 = and i1 %icmp_ln124, i1 %not_exitcond_flatten" [../src/hls/cnn.cpp:124]   --->   Operation 48 'and' 'icmp_ln124_mid253' <Predicate = (!icmp_ln118)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.86ns)   --->   "%add_ln121 = add i4 %ii_mid210, i4 2" [../src/hls/cnn.cpp:121]   --->   Operation 49 'add' 'add_ln121' <Predicate = (!icmp_ln118)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node select_ln121)   --->   "%or_ln121 = or i1 %icmp_ln124_mid253, i1 %icmp_ln121" [../src/hls/cnn.cpp:121]   --->   Operation 50 'or' 'or_ln121' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln121 = select i1 %or_ln121, i6 0, i6 %iii" [../src/hls/cnn.cpp:121]   --->   Operation 51 'select' 'select_ln121' <Predicate = (!icmp_ln118)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln121_4 = zext i4 %add_ln121" [../src/hls/cnn.cpp:121]   --->   Operation 52 'zext' 'zext_ln121_4' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node tmp_mid1)   --->   "%p_mid1 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %add_ln121, i32 1, i32 3" [../src/hls/cnn.cpp:121]   --->   Operation 53 'partselect' 'p_mid1' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node tmp_mid1)   --->   "%p_mid1_cast = zext i3 %p_mid1" [../src/hls/cnn.cpp:121]   --->   Operation 54 'zext' 'p_mid1_cast' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.74ns) (out node of the LUT)   --->   "%tmp_mid1 = add i4 %p_mid213_cast, i4 %p_mid1_cast" [../src/hls/cnn.cpp:121]   --->   Operation 55 'add' 'tmp_mid1' <Predicate = (!icmp_ln118)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node mul2212_mid1)   --->   "%tmp_cast_mid1 = zext i4 %tmp_mid1" [../src/hls/cnn.cpp:121]   --->   Operation 56 'zext' 'tmp_cast_mid1' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.87ns) (out node of the LUT)   --->   "%mul2212_mid1 = add i5 %tmp_cast_mid1, i5 %p_shl_mid2" [../src/hls/cnn.cpp:121]   --->   Operation 57 'add' 'mul2212_mid1' <Predicate = (!icmp_ln118)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node add_ln140)   --->   "%empty_43 = select i1 %icmp_ln121, i5 %mul2212_mid126, i5 %mul2212" [../src/hls/cnn.cpp:121]   --->   Operation 58 'select' 'empty_43' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node add_ln140)   --->   "%select_ln121_11 = select i1 %icmp_ln124_mid253, i5 %mul2212_mid1, i5 %empty_43" [../src/hls/cnn.cpp:121]   --->   Operation 59 'select' 'select_ln121_11' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node add_ln140)   --->   "%add26_mid2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %select_ln121_11, i5 0" [../src/hls/cnn.cpp:121]   --->   Operation 60 'bitconcatenate' 'add26_mid2' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.89ns) (out node of the LUT)   --->   "%add_ln133_13 = add i7 %p_mid215, i7 %zext_ln121_4" [../src/hls/cnn.cpp:133]   --->   Operation 61 'add' 'add_ln133_13' <Predicate = (!icmp_ln118)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln121_12 = select i1 %icmp_ln124_mid253, i7 %add_ln133_13, i7 %add_ln133_mid233" [../src/hls/cnn.cpp:121]   --->   Operation 62 'select' 'select_ln121_12' <Predicate = (!icmp_ln118)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_14)   --->   "%or_ln121_4 = or i7 %select_ln121_12, i7 1" [../src/hls/cnn.cpp:121]   --->   Operation 63 'or' 'or_ln121_4' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_14)   --->   "%shl_ln133_mid2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %or_ln121_4, i5 0" [../src/hls/cnn.cpp:121]   --->   Operation 64 'bitconcatenate' 'shl_ln133_mid2' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.45ns)   --->   "%select_ln121_14 = select i1 %icmp_ln124_mid253, i4 %add_ln121, i4 %ii_mid210" [../src/hls/cnn.cpp:121]   --->   Operation 65 'select' 'select_ln121_14' <Predicate = (!icmp_ln118)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node add_ln140)   --->   "%iii_cast8 = zext i6 %select_ln121" [../src/hls/cnn.cpp:121]   --->   Operation 66 'zext' 'iii_cast8' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%iii_cast = zext i6 %select_ln121" [../src/hls/cnn.cpp:121]   --->   Operation 67 'zext' 'iii_cast' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_s = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %select_ln121_12, i32 1, i32 6" [../src/hls/cnn.cpp:133]   --->   Operation 68 'partselect' 'tmp_s' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%add_ln133_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %tmp_s, i6 %select_ln121" [../src/hls/cnn.cpp:133]   --->   Operation 69 'bitconcatenate' 'add_ln133_s' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i12 %add_ln133_s" [../src/hls/cnn.cpp:133]   --->   Operation 70 'zext' 'zext_ln133' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%input_addr = getelementptr i32 %input_r, i64 0, i64 %zext_ln133" [../src/hls/cnn.cpp:133]   --->   Operation 71 'getelementptr' 'input_addr' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 72 [2/2] (1.35ns)   --->   "%input_load = load i12 %input_addr" [../src/hls/cnn.cpp:133]   --->   Operation 72 'load' 'input_load' <Predicate = (!icmp_ln118)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3872> <RAM>
ST_2 : Operation 73 [1/1] (0.96ns) (out node of the LUT)   --->   "%add_ln133_14 = add i12 %shl_ln133_mid2, i12 %iii_cast" [../src/hls/cnn.cpp:133]   --->   Operation 73 'add' 'add_ln133_14' <Predicate = (!icmp_ln118)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln133_7 = zext i12 %add_ln133_14" [../src/hls/cnn.cpp:133]   --->   Operation 74 'zext' 'zext_ln133_7' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%input_addr_7 = getelementptr i32 %input_r, i64 0, i64 %zext_ln133_7" [../src/hls/cnn.cpp:133]   --->   Operation 75 'getelementptr' 'input_addr_7' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 76 [2/2] (1.35ns)   --->   "%input_load_7 = load i12 %input_addr_7" [../src/hls/cnn.cpp:133]   --->   Operation 76 'load' 'input_load_7' <Predicate = (!icmp_ln118)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3872> <RAM>
ST_2 : Operation 77 [1/1] (0.93ns) (out node of the LUT)   --->   "%add_ln140 = add i10 %iii_cast8, i10 %add26_mid2" [../src/hls/cnn.cpp:140]   --->   Operation 77 'add' 'add_ln140' <Predicate = (!icmp_ln118)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.70>
ST_3 : Operation 78 [1/1] (0.93ns)   --->   "%add_ln118 = add i10 %indvar_flatten54, i10 1" [../src/hls/cnn.cpp:118]   --->   Operation 78 'add' 'add_ln118' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%empty_41 = or i4 %i, i4 1" [../src/hls/cnn.cpp:118]   --->   Operation 79 'or' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.45ns)   --->   "%select_ln118 = select i1 %icmp_ln121, i4 %add_ln11861, i4 %i" [../src/hls/cnn.cpp:118]   --->   Operation 80 'select' 'select_ln118' <Predicate = (!icmp_ln118)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 81 [1/2] (1.35ns)   --->   "%input_load = load i12 %input_addr" [../src/hls/cnn.cpp:133]   --->   Operation 81 'load' 'input_load' <Predicate = (!icmp_ln118)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3872> <RAM>
ST_3 : Operation 82 [2/2] (3.34ns)   --->   "%tmp_23 = fcmp_ogt  i32 %input_load, i32 0" [../src/hls/cnn.cpp:134]   --->   Operation 82 'fcmp' 'tmp_23' <Predicate = (!icmp_ln118)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/2] (1.35ns)   --->   "%input_load_7 = load i12 %input_addr_7" [../src/hls/cnn.cpp:133]   --->   Operation 83 'load' 'input_load_7' <Predicate = (!icmp_ln118)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3872> <RAM>
ST_3 : Operation 84 [1/1] (0.88ns)   --->   "%add_ln124 = add i6 %select_ln121, i6 1" [../src/hls/cnn.cpp:124]   --->   Operation 84 'add' 'add_ln124' <Predicate = (!icmp_ln118)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.92ns)   --->   "%add_ln121_5 = add i9 %indvar_flatten, i9 1" [../src/hls/cnn.cpp:121]   --->   Operation 85 'add' 'add_ln121_5' <Predicate = (!icmp_ln118 & !icmp_ln121)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.45ns)   --->   "%select_ln121_15 = select i1 %icmp_ln121, i9 1, i9 %add_ln121_5" [../src/hls/cnn.cpp:121]   --->   Operation 86 'select' 'select_ln121_15' <Predicate = (!icmp_ln118)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.22>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%bitcast_ln134 = bitcast i32 %input_load" [../src/hls/cnn.cpp:134]   --->   Operation 87 'bitcast' 'bitcast_ln134' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln134, i32 23, i32 30" [../src/hls/cnn.cpp:134]   --->   Operation 88 'partselect' 'tmp_22' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln134 = trunc i32 %bitcast_ln134" [../src/hls/cnn.cpp:134]   --->   Operation 89 'trunc' 'trunc_ln134' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.85ns)   --->   "%icmp_ln134 = icmp_ne  i8 %tmp_22, i8 255" [../src/hls/cnn.cpp:134]   --->   Operation 90 'icmp' 'icmp_ln134' <Predicate = (!icmp_ln118)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.97ns)   --->   "%icmp_ln134_27 = icmp_eq  i23 %trunc_ln134, i23 0" [../src/hls/cnn.cpp:134]   --->   Operation 91 'icmp' 'icmp_ln134_27' <Predicate = (!icmp_ln118)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln134)   --->   "%or_ln134 = or i1 %icmp_ln134_27, i1 %icmp_ln134" [../src/hls/cnn.cpp:134]   --->   Operation 92 'or' 'or_ln134' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/2] (3.34ns)   --->   "%tmp_23 = fcmp_ogt  i32 %input_load, i32 0" [../src/hls/cnn.cpp:134]   --->   Operation 93 'fcmp' 'tmp_23' <Predicate = (!icmp_ln118)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln134)   --->   "%and_ln134 = and i1 %or_ln134, i1 %tmp_23" [../src/hls/cnn.cpp:134]   --->   Operation 94 'and' 'and_ln134' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln134 = select i1 %and_ln134, i32 %input_load, i32 0" [../src/hls/cnn.cpp:134]   --->   Operation 95 'select' 'select_ln134' <Predicate = (!icmp_ln118)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 96 [2/2] (3.34ns)   --->   "%tmp_26 = fcmp_ogt  i32 %input_load_7, i32 %select_ln134" [../src/hls/cnn.cpp:134]   --->   Operation 96 'fcmp' 'tmp_26' <Predicate = (!icmp_ln118)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.99>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i4 %empty_41" [../src/hls/cnn.cpp:121]   --->   Operation 97 'zext' 'zext_ln121' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (1.36ns)   --->   "%mul_ln121 = mul i7 %zext_ln121, i7 11" [../src/hls/cnn.cpp:121]   --->   Operation 98 'mul' 'mul_ln121' <Predicate = true> <Delay = 1.36> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.89ns)   --->   "%add_ln133_12 = add i7 %mul_ln121, i7 %zext_ln121_1" [../src/hls/cnn.cpp:133]   --->   Operation 99 'add' 'add_ln133_12' <Predicate = (!icmp_ln121 & !icmp_ln124_mid253)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 100 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%p_mid116 = or i4 %add_ln11861, i4 1" [../src/hls/cnn.cpp:118]   --->   Operation 101 'or' 'p_mid116' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln121_3 = zext i4 %p_mid116" [../src/hls/cnn.cpp:121]   --->   Operation 102 'zext' 'zext_ln121_3' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (1.36ns)   --->   "%mul_ln121_1 = mul i7 %zext_ln121_3, i7 11" [../src/hls/cnn.cpp:121]   --->   Operation 103 'mul' 'mul_ln121_1' <Predicate = (!icmp_ln118)> <Delay = 1.36> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_15)   --->   "%mul_ln121_mid2 = select i1 %icmp_ln121, i7 %mul_ln121_1, i7 %mul_ln121" [../src/hls/cnn.cpp:121]   --->   Operation 104 'select' 'mul_ln121_mid2' <Predicate = (!icmp_ln118 & icmp_ln124_mid253)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln121_13)   --->   "%shl_ln133_4_mid245_v_v = select i1 %icmp_ln121, i7 %mul_ln121_1, i7 %add_ln133_12" [../src/hls/cnn.cpp:121]   --->   Operation 105 'select' 'shl_ln133_4_mid245_v_v' <Predicate = (!icmp_ln118 & !icmp_ln124_mid253)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.89ns) (out node of the LUT)   --->   "%add_ln133_15 = add i7 %mul_ln121_mid2, i7 %zext_ln121_4" [../src/hls/cnn.cpp:133]   --->   Operation 106 'add' 'add_ln133_15' <Predicate = (!icmp_ln118 & icmp_ln124_mid253)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln121_13 = select i1 %icmp_ln124_mid253, i7 %add_ln133_15, i7 %shl_ln133_4_mid245_v_v" [../src/hls/cnn.cpp:121]   --->   Operation 107 'select' 'select_ln121_13' <Predicate = (!icmp_ln118)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%shl_ln133_4_mid2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %select_ln121_13, i5 0" [../src/hls/cnn.cpp:121]   --->   Operation 108 'bitconcatenate' 'shl_ln133_4_mid2' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.89ns)   --->   "%add_ln121_4 = add i7 %select_ln121_13, i7 1" [../src/hls/cnn.cpp:121]   --->   Operation 109 'add' 'add_ln121_4' <Predicate = (!icmp_ln118)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%shl_ln133_5_mid2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %add_ln121_4, i5 0" [../src/hls/cnn.cpp:121]   --->   Operation 110 'bitconcatenate' 'shl_ln133_5_mid2' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%bitcast_ln134_13 = bitcast i32 %input_load_7" [../src/hls/cnn.cpp:134]   --->   Operation 111 'bitcast' 'bitcast_ln134_13' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln134_13, i32 23, i32 30" [../src/hls/cnn.cpp:134]   --->   Operation 112 'partselect' 'tmp_24' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln134_13 = trunc i32 %bitcast_ln134_13" [../src/hls/cnn.cpp:134]   --->   Operation 113 'trunc' 'trunc_ln134_13' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%bitcast_ln134_14 = bitcast i32 %select_ln134" [../src/hls/cnn.cpp:134]   --->   Operation 114 'bitcast' 'bitcast_ln134_14' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln134_14, i32 23, i32 30" [../src/hls/cnn.cpp:134]   --->   Operation 115 'partselect' 'tmp_25' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln134_14 = trunc i32 %bitcast_ln134_14" [../src/hls/cnn.cpp:134]   --->   Operation 116 'trunc' 'trunc_ln134_14' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.85ns)   --->   "%icmp_ln134_28 = icmp_ne  i8 %tmp_24, i8 255" [../src/hls/cnn.cpp:134]   --->   Operation 117 'icmp' 'icmp_ln134_28' <Predicate = (!icmp_ln118)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.97ns)   --->   "%icmp_ln134_29 = icmp_eq  i23 %trunc_ln134_13, i23 0" [../src/hls/cnn.cpp:134]   --->   Operation 118 'icmp' 'icmp_ln134_29' <Predicate = (!icmp_ln118)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node and_ln134_14)   --->   "%or_ln134_13 = or i1 %icmp_ln134_29, i1 %icmp_ln134_28" [../src/hls/cnn.cpp:134]   --->   Operation 119 'or' 'or_ln134_13' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.85ns)   --->   "%icmp_ln134_30 = icmp_ne  i8 %tmp_25, i8 255" [../src/hls/cnn.cpp:134]   --->   Operation 120 'icmp' 'icmp_ln134_30' <Predicate = (!icmp_ln118)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.97ns)   --->   "%icmp_ln134_31 = icmp_eq  i23 %trunc_ln134_14, i23 0" [../src/hls/cnn.cpp:134]   --->   Operation 121 'icmp' 'icmp_ln134_31' <Predicate = (!icmp_ln118)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node and_ln134_14)   --->   "%or_ln134_14 = or i1 %icmp_ln134_31, i1 %icmp_ln134_30" [../src/hls/cnn.cpp:134]   --->   Operation 122 'or' 'or_ln134_14' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node and_ln134_14)   --->   "%and_ln134_13 = and i1 %or_ln134_13, i1 %or_ln134_14" [../src/hls/cnn.cpp:134]   --->   Operation 123 'and' 'and_ln134_13' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/2] (3.34ns)   --->   "%tmp_26 = fcmp_ogt  i32 %input_load_7, i32 %select_ln134" [../src/hls/cnn.cpp:134]   --->   Operation 124 'fcmp' 'tmp_26' <Predicate = (!icmp_ln118)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln134_14 = and i1 %and_ln134_13, i1 %tmp_26" [../src/hls/cnn.cpp:134]   --->   Operation 125 'and' 'and_ln134_14' <Predicate = (!icmp_ln118)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln134_7 = select i1 %and_ln134_14, i32 %input_load_7, i32 %select_ln134" [../src/hls/cnn.cpp:134]   --->   Operation 126 'select' 'select_ln134_7' <Predicate = (!icmp_ln118)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.96ns)   --->   "%add_ln133_16 = add i12 %shl_ln133_4_mid2, i12 %iii_cast" [../src/hls/cnn.cpp:133]   --->   Operation 127 'add' 'add_ln133_16' <Predicate = (!icmp_ln118)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln133_8 = zext i12 %add_ln133_16" [../src/hls/cnn.cpp:133]   --->   Operation 128 'zext' 'zext_ln133_8' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%input_addr_8 = getelementptr i32 %input_r, i64 0, i64 %zext_ln133_8" [../src/hls/cnn.cpp:133]   --->   Operation 129 'getelementptr' 'input_addr_8' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_5 : Operation 130 [2/2] (1.35ns)   --->   "%input_load_8 = load i12 %input_addr_8" [../src/hls/cnn.cpp:133]   --->   Operation 130 'load' 'input_load_8' <Predicate = (!icmp_ln118)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3872> <RAM>
ST_5 : Operation 131 [1/1] (0.96ns)   --->   "%add_ln133_17 = add i12 %shl_ln133_5_mid2, i12 %iii_cast" [../src/hls/cnn.cpp:133]   --->   Operation 131 'add' 'add_ln133_17' <Predicate = (!icmp_ln118)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.70>
ST_6 : Operation 132 [1/2] (1.35ns)   --->   "%input_load_8 = load i12 %input_addr_8" [../src/hls/cnn.cpp:133]   --->   Operation 132 'load' 'input_load_8' <Predicate = (!icmp_ln118)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3872> <RAM>
ST_6 : Operation 133 [2/2] (3.34ns)   --->   "%tmp_29 = fcmp_ogt  i32 %input_load_8, i32 %select_ln134_7" [../src/hls/cnn.cpp:134]   --->   Operation 133 'fcmp' 'tmp_29' <Predicate = (!icmp_ln118)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.20>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%bitcast_ln134_15 = bitcast i32 %input_load_8" [../src/hls/cnn.cpp:134]   --->   Operation 134 'bitcast' 'bitcast_ln134_15' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln134_15, i32 23, i32 30" [../src/hls/cnn.cpp:134]   --->   Operation 135 'partselect' 'tmp_27' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln134_15 = trunc i32 %bitcast_ln134_15" [../src/hls/cnn.cpp:134]   --->   Operation 136 'trunc' 'trunc_ln134_15' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%bitcast_ln134_16 = bitcast i32 %select_ln134_7" [../src/hls/cnn.cpp:134]   --->   Operation 137 'bitcast' 'bitcast_ln134_16' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln134_16, i32 23, i32 30" [../src/hls/cnn.cpp:134]   --->   Operation 138 'partselect' 'tmp_28' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln134_16 = trunc i32 %bitcast_ln134_16" [../src/hls/cnn.cpp:134]   --->   Operation 139 'trunc' 'trunc_ln134_16' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_7 : Operation 140 [1/1] (0.85ns)   --->   "%icmp_ln134_32 = icmp_ne  i8 %tmp_27, i8 255" [../src/hls/cnn.cpp:134]   --->   Operation 140 'icmp' 'icmp_ln134_32' <Predicate = (!icmp_ln118)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 141 [1/1] (0.97ns)   --->   "%icmp_ln134_33 = icmp_eq  i23 %trunc_ln134_15, i23 0" [../src/hls/cnn.cpp:134]   --->   Operation 141 'icmp' 'icmp_ln134_33' <Predicate = (!icmp_ln118)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node and_ln134_16)   --->   "%or_ln134_15 = or i1 %icmp_ln134_33, i1 %icmp_ln134_32" [../src/hls/cnn.cpp:134]   --->   Operation 142 'or' 'or_ln134_15' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 143 [1/1] (0.85ns)   --->   "%icmp_ln134_34 = icmp_ne  i8 %tmp_28, i8 255" [../src/hls/cnn.cpp:134]   --->   Operation 143 'icmp' 'icmp_ln134_34' <Predicate = (!icmp_ln118)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 144 [1/1] (0.97ns)   --->   "%icmp_ln134_35 = icmp_eq  i23 %trunc_ln134_16, i23 0" [../src/hls/cnn.cpp:134]   --->   Operation 144 'icmp' 'icmp_ln134_35' <Predicate = (!icmp_ln118)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node and_ln134_16)   --->   "%or_ln134_16 = or i1 %icmp_ln134_35, i1 %icmp_ln134_34" [../src/hls/cnn.cpp:134]   --->   Operation 145 'or' 'or_ln134_16' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node and_ln134_16)   --->   "%and_ln134_15 = and i1 %or_ln134_15, i1 %or_ln134_16" [../src/hls/cnn.cpp:134]   --->   Operation 146 'and' 'and_ln134_15' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 147 [1/2] (3.34ns)   --->   "%tmp_29 = fcmp_ogt  i32 %input_load_8, i32 %select_ln134_7" [../src/hls/cnn.cpp:134]   --->   Operation 147 'fcmp' 'tmp_29' <Predicate = (!icmp_ln118)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 148 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln134_16 = and i1 %and_ln134_15, i1 %tmp_29" [../src/hls/cnn.cpp:134]   --->   Operation 148 'and' 'and_ln134_16' <Predicate = (!icmp_ln118)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 149 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln134_8 = select i1 %and_ln134_16, i32 %input_load_8, i32 %select_ln134_7" [../src/hls/cnn.cpp:134]   --->   Operation 149 'select' 'select_ln134_8' <Predicate = (!icmp_ln118)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln133_9 = zext i12 %add_ln133_17" [../src/hls/cnn.cpp:133]   --->   Operation 150 'zext' 'zext_ln133_9' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_7 : Operation 151 [1/1] (0.00ns)   --->   "%input_addr_9 = getelementptr i32 %input_r, i64 0, i64 %zext_ln133_9" [../src/hls/cnn.cpp:133]   --->   Operation 151 'getelementptr' 'input_addr_9' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_7 : Operation 152 [2/2] (1.35ns)   --->   "%input_load_9 = load i12 %input_addr_9" [../src/hls/cnn.cpp:133]   --->   Operation 152 'load' 'input_load_9' <Predicate = (!icmp_ln118)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3872> <RAM>

State 8 <SV = 7> <Delay = 1.35>
ST_8 : Operation 153 [1/2] (1.35ns)   --->   "%input_load_9 = load i12 %input_addr_9" [../src/hls/cnn.cpp:133]   --->   Operation 153 'load' 'input_load_9' <Predicate = (!icmp_ln118)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3872> <RAM>

State 9 <SV = 8> <Delay = 3.34>
ST_9 : Operation 154 [2/2] (3.34ns)   --->   "%tmp_32 = fcmp_ogt  i32 %input_load_9, i32 %select_ln134_8" [../src/hls/cnn.cpp:134]   --->   Operation 154 'fcmp' 'tmp_32' <Predicate = (!icmp_ln118)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.55>
ST_10 : Operation 155 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @max_pooling2d1_max_pooling2d1_2_max_pooling2d1_3_str"   --->   Operation 155 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_10 : Operation 156 [1/1] (0.00ns)   --->   "%empty_42 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 800, i64 800, i64 800"   --->   Operation 156 'speclooptripcount' 'empty_42' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_10 : Operation 157 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 157 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_10 : Operation 158 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @max_pooling2d1_2_max_pooling2d1_3_str"   --->   Operation 158 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_10 : Operation 159 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 159 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_10 : Operation 160 [1/1] (0.00ns)   --->   "%specloopname_ln124 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [../src/hls/cnn.cpp:124]   --->   Operation 160 'specloopname' 'specloopname_ln124' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_10 : Operation 161 [1/1] (0.00ns)   --->   "%bitcast_ln134_17 = bitcast i32 %input_load_9" [../src/hls/cnn.cpp:134]   --->   Operation 161 'bitcast' 'bitcast_ln134_17' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_10 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln134_17, i32 23, i32 30" [../src/hls/cnn.cpp:134]   --->   Operation 162 'partselect' 'tmp_30' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_10 : Operation 163 [1/1] (0.00ns)   --->   "%trunc_ln134_17 = trunc i32 %bitcast_ln134_17" [../src/hls/cnn.cpp:134]   --->   Operation 163 'trunc' 'trunc_ln134_17' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_10 : Operation 164 [1/1] (0.00ns)   --->   "%bitcast_ln134_18 = bitcast i32 %select_ln134_8" [../src/hls/cnn.cpp:134]   --->   Operation 164 'bitcast' 'bitcast_ln134_18' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_10 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln134_18, i32 23, i32 30" [../src/hls/cnn.cpp:134]   --->   Operation 165 'partselect' 'tmp_31' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_10 : Operation 166 [1/1] (0.00ns)   --->   "%trunc_ln134_18 = trunc i32 %bitcast_ln134_18" [../src/hls/cnn.cpp:134]   --->   Operation 166 'trunc' 'trunc_ln134_18' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_10 : Operation 167 [1/1] (0.85ns)   --->   "%icmp_ln134_36 = icmp_ne  i8 %tmp_30, i8 255" [../src/hls/cnn.cpp:134]   --->   Operation 167 'icmp' 'icmp_ln134_36' <Predicate = (!icmp_ln118)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 168 [1/1] (0.97ns)   --->   "%icmp_ln134_37 = icmp_eq  i23 %trunc_ln134_17, i23 0" [../src/hls/cnn.cpp:134]   --->   Operation 168 'icmp' 'icmp_ln134_37' <Predicate = (!icmp_ln118)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node and_ln134_18)   --->   "%or_ln134_17 = or i1 %icmp_ln134_37, i1 %icmp_ln134_36" [../src/hls/cnn.cpp:134]   --->   Operation 169 'or' 'or_ln134_17' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 170 [1/1] (0.85ns)   --->   "%icmp_ln134_38 = icmp_ne  i8 %tmp_31, i8 255" [../src/hls/cnn.cpp:134]   --->   Operation 170 'icmp' 'icmp_ln134_38' <Predicate = (!icmp_ln118)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 171 [1/1] (0.97ns)   --->   "%icmp_ln134_39 = icmp_eq  i23 %trunc_ln134_18, i23 0" [../src/hls/cnn.cpp:134]   --->   Operation 171 'icmp' 'icmp_ln134_39' <Predicate = (!icmp_ln118)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node and_ln134_18)   --->   "%or_ln134_18 = or i1 %icmp_ln134_39, i1 %icmp_ln134_38" [../src/hls/cnn.cpp:134]   --->   Operation 172 'or' 'or_ln134_18' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node and_ln134_18)   --->   "%and_ln134_17 = and i1 %or_ln134_17, i1 %or_ln134_18" [../src/hls/cnn.cpp:134]   --->   Operation 173 'and' 'and_ln134_17' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 174 [1/2] (3.34ns)   --->   "%tmp_32 = fcmp_ogt  i32 %input_load_9, i32 %select_ln134_8" [../src/hls/cnn.cpp:134]   --->   Operation 174 'fcmp' 'tmp_32' <Predicate = (!icmp_ln118)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 175 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln134_18 = and i1 %and_ln134_17, i1 %tmp_32" [../src/hls/cnn.cpp:134]   --->   Operation 175 'and' 'and_ln134_18' <Predicate = (!icmp_ln118)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 176 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln134_9 = select i1 %and_ln134_18, i32 %input_load_9, i32 %select_ln134_8" [../src/hls/cnn.cpp:134]   --->   Operation 176 'select' 'select_ln134_9' <Predicate = (!icmp_ln118)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln140 = zext i10 %add_ln140" [../src/hls/cnn.cpp:140]   --->   Operation 177 'zext' 'zext_ln140' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_10 : Operation 178 [1/1] (0.00ns)   --->   "%output_addr = getelementptr i32 %output_r, i64 0, i64 %zext_ln140" [../src/hls/cnn.cpp:140]   --->   Operation 178 'getelementptr' 'output_addr' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_10 : Operation 179 [1/1] (1.35ns)   --->   "%store_ln140 = store i32 %select_ln134_9, i10 %output_addr" [../src/hls/cnn.cpp:140]   --->   Operation 179 'store' 'store_ln140' <Predicate = (!icmp_ln118)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_10 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 180 'br' 'br_ln0' <Predicate = (!icmp_ln118)> <Delay = 0.00>

State 11 <SV = 5> <Delay = 0.00>
ST_11 : Operation 181 [1/1] (0.00ns)   --->   "%ret_ln144 = ret" [../src/hls/cnn.cpp:144]   --->   Operation 181 'ret' 'ret_ln144' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln118               (br               ) [ 011111111110]
indvar_flatten54       (phi              ) [ 001100000000]
i                      (phi              ) [ 001100000000]
indvar_flatten         (phi              ) [ 001100000000]
ii                     (phi              ) [ 001000000000]
iii                    (phi              ) [ 001000000000]
i_cast2                (zext             ) [ 000000000000]
tmp_33                 (partselect       ) [ 000000000000]
tmp_37_cast            (zext             ) [ 000000000000]
p_shl                  (bitconcatenate   ) [ 000000000000]
empty                  (mul              ) [ 000000000000]
zext_ln121_1           (zext             ) [ 001111000000]
tmp_34                 (partselect       ) [ 000000000000]
tmp_38_cast            (zext             ) [ 000000000000]
tmp                    (add              ) [ 000000000000]
tmp_cast               (zext             ) [ 000000000000]
mul2212                (add              ) [ 000000000000]
add_ln133              (add              ) [ 000000000000]
icmp_ln118             (icmp             ) [ 001111111110]
br_ln118               (br               ) [ 000000000000]
icmp_ln121             (icmp             ) [ 001111000000]
ii_mid210              (select           ) [ 000000000000]
add_ln11861            (add              ) [ 001111000000]
i_cast2_mid1           (zext             ) [ 000000000000]
p_mid                  (partselect       ) [ 000000000000]
p_mid213               (select           ) [ 000000000000]
p_mid213_cast          (zext             ) [ 000000000000]
p_shl_mid1             (bitconcatenate   ) [ 000000000000]
p_shl_mid2             (select           ) [ 000000000000]
p_mid114               (mul              ) [ 000000000000]
p_mid215               (select           ) [ 000000000000]
tmp_cast_mid124        (zext             ) [ 000000000000]
mul2212_mid126         (add              ) [ 000000000000]
add_ln133_mid233       (select           ) [ 000000000000]
not_exitcond_flatten   (xor              ) [ 000000000000]
icmp_ln124             (icmp             ) [ 000000000000]
icmp_ln124_mid253      (and              ) [ 001111000000]
add_ln121              (add              ) [ 000000000000]
or_ln121               (or               ) [ 000000000000]
select_ln121           (select           ) [ 000100000000]
zext_ln121_4           (zext             ) [ 001111000000]
p_mid1                 (partselect       ) [ 000000000000]
p_mid1_cast            (zext             ) [ 000000000000]
tmp_mid1               (add              ) [ 000000000000]
tmp_cast_mid1          (zext             ) [ 000000000000]
mul2212_mid1           (add              ) [ 000000000000]
empty_43               (select           ) [ 000000000000]
select_ln121_11        (select           ) [ 000000000000]
add26_mid2             (bitconcatenate   ) [ 000000000000]
add_ln133_13           (add              ) [ 000000000000]
select_ln121_12        (select           ) [ 000000000000]
or_ln121_4             (or               ) [ 000000000000]
shl_ln133_mid2         (bitconcatenate   ) [ 000000000000]
select_ln121_14        (select           ) [ 011111111110]
iii_cast8              (zext             ) [ 000000000000]
iii_cast               (zext             ) [ 001111000000]
tmp_s                  (partselect       ) [ 000000000000]
add_ln133_s            (bitconcatenate   ) [ 000000000000]
zext_ln133             (zext             ) [ 000000000000]
input_addr             (getelementptr    ) [ 000100000000]
add_ln133_14           (add              ) [ 000000000000]
zext_ln133_7           (zext             ) [ 000000000000]
input_addr_7           (getelementptr    ) [ 000100000000]
add_ln140              (add              ) [ 001111111110]
add_ln118              (add              ) [ 011111111110]
empty_41               (or               ) [ 001111000000]
select_ln118           (select           ) [ 011111111110]
input_load             (load             ) [ 001010000000]
input_load_7           (load             ) [ 001111000000]
add_ln124              (add              ) [ 011111111110]
add_ln121_5            (add              ) [ 000000000000]
select_ln121_15        (select           ) [ 011111111110]
bitcast_ln134          (bitcast          ) [ 000000000000]
tmp_22                 (partselect       ) [ 000000000000]
trunc_ln134            (trunc            ) [ 000000000000]
icmp_ln134             (icmp             ) [ 000000000000]
icmp_ln134_27          (icmp             ) [ 000000000000]
or_ln134               (or               ) [ 000000000000]
tmp_23                 (fcmp             ) [ 000000000000]
and_ln134              (and              ) [ 000000000000]
select_ln134           (select           ) [ 000101000000]
zext_ln121             (zext             ) [ 000000000000]
mul_ln121              (mul              ) [ 000000000000]
add_ln133_12           (add              ) [ 000000000000]
specpipeline_ln0       (specpipeline     ) [ 000000000000]
p_mid116               (or               ) [ 000000000000]
zext_ln121_3           (zext             ) [ 000000000000]
mul_ln121_1            (mul              ) [ 000000000000]
mul_ln121_mid2         (select           ) [ 000000000000]
shl_ln133_4_mid245_v_v (select           ) [ 000000000000]
add_ln133_15           (add              ) [ 000000000000]
select_ln121_13        (select           ) [ 000000000000]
shl_ln133_4_mid2       (bitconcatenate   ) [ 000000000000]
add_ln121_4            (add              ) [ 000000000000]
shl_ln133_5_mid2       (bitconcatenate   ) [ 000000000000]
bitcast_ln134_13       (bitcast          ) [ 000000000000]
tmp_24                 (partselect       ) [ 000000000000]
trunc_ln134_13         (trunc            ) [ 000000000000]
bitcast_ln134_14       (bitcast          ) [ 000000000000]
tmp_25                 (partselect       ) [ 000000000000]
trunc_ln134_14         (trunc            ) [ 000000000000]
icmp_ln134_28          (icmp             ) [ 000000000000]
icmp_ln134_29          (icmp             ) [ 000000000000]
or_ln134_13            (or               ) [ 000000000000]
icmp_ln134_30          (icmp             ) [ 000000000000]
icmp_ln134_31          (icmp             ) [ 000000000000]
or_ln134_14            (or               ) [ 000000000000]
and_ln134_13           (and              ) [ 000000000000]
tmp_26                 (fcmp             ) [ 000000000000]
and_ln134_14           (and              ) [ 000000000000]
select_ln134_7         (select           ) [ 001100110000]
add_ln133_16           (add              ) [ 000000000000]
zext_ln133_8           (zext             ) [ 000000000000]
input_addr_8           (getelementptr    ) [ 001000100000]
add_ln133_17           (add              ) [ 001100110000]
input_load_8           (load             ) [ 000100010000]
bitcast_ln134_15       (bitcast          ) [ 000000000000]
tmp_27                 (partselect       ) [ 000000000000]
trunc_ln134_15         (trunc            ) [ 000000000000]
bitcast_ln134_16       (bitcast          ) [ 000000000000]
tmp_28                 (partselect       ) [ 000000000000]
trunc_ln134_16         (trunc            ) [ 000000000000]
icmp_ln134_32          (icmp             ) [ 000000000000]
icmp_ln134_33          (icmp             ) [ 000000000000]
or_ln134_15            (or               ) [ 000000000000]
icmp_ln134_34          (icmp             ) [ 000000000000]
icmp_ln134_35          (icmp             ) [ 000000000000]
or_ln134_16            (or               ) [ 000000000000]
and_ln134_15           (and              ) [ 000000000000]
tmp_29                 (fcmp             ) [ 000000000000]
and_ln134_16           (and              ) [ 000000000000]
select_ln134_8         (select           ) [ 001100001110]
zext_ln133_9           (zext             ) [ 000000000000]
input_addr_9           (getelementptr    ) [ 001000001000]
input_load_9           (load             ) [ 001100000110]
specloopname_ln0       (specloopname     ) [ 000000000000]
empty_42               (speclooptripcount) [ 000000000000]
specpipeline_ln0       (specpipeline     ) [ 000000000000]
specloopname_ln0       (specloopname     ) [ 000000000000]
specpipeline_ln0       (specpipeline     ) [ 000000000000]
specloopname_ln124     (specloopname     ) [ 000000000000]
bitcast_ln134_17       (bitcast          ) [ 000000000000]
tmp_30                 (partselect       ) [ 000000000000]
trunc_ln134_17         (trunc            ) [ 000000000000]
bitcast_ln134_18       (bitcast          ) [ 000000000000]
tmp_31                 (partselect       ) [ 000000000000]
trunc_ln134_18         (trunc            ) [ 000000000000]
icmp_ln134_36          (icmp             ) [ 000000000000]
icmp_ln134_37          (icmp             ) [ 000000000000]
or_ln134_17            (or               ) [ 000000000000]
icmp_ln134_38          (icmp             ) [ 000000000000]
icmp_ln134_39          (icmp             ) [ 000000000000]
or_ln134_18            (or               ) [ 000000000000]
and_ln134_17           (and              ) [ 000000000000]
tmp_32                 (fcmp             ) [ 000000000000]
and_ln134_18           (and              ) [ 000000000000]
select_ln134_9         (select           ) [ 000000000000]
zext_ln140             (zext             ) [ 000000000000]
output_addr            (getelementptr    ) [ 000000000000]
store_ln140            (store            ) [ 000000000000]
br_ln0                 (br               ) [ 011111111110]
ret_ln144              (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i7.i5"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pooling2d1_max_pooling2d1_2_max_pooling2d1_3_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pooling2d1_2_max_pooling2d1_3_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="input_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="12" slack="0"/>
<pin id="94" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="12" slack="0"/>
<pin id="99" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="0" slack="0"/>
<pin id="102" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="103" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="104" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="32" slack="1"/>
<pin id="105" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/2 input_load_7/2 input_load_8/5 input_load_9/7 "/>
</bind>
</comp>

<comp id="107" class="1004" name="input_addr_7_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="12" slack="0"/>
<pin id="111" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_7/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="input_addr_8_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="12" slack="0"/>
<pin id="119" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_8/5 "/>
</bind>
</comp>

<comp id="123" class="1004" name="input_addr_9_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="12" slack="0"/>
<pin id="127" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_9/7 "/>
</bind>
</comp>

<comp id="131" class="1004" name="output_addr_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="10" slack="0"/>
<pin id="135" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/10 "/>
</bind>
</comp>

<comp id="138" class="1004" name="store_ln140_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="10" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/10 "/>
</bind>
</comp>

<comp id="144" class="1005" name="indvar_flatten54_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="10" slack="1"/>
<pin id="146" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten54 (phireg) "/>
</bind>
</comp>

<comp id="148" class="1004" name="indvar_flatten54_phi_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="1"/>
<pin id="150" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="10" slack="1"/>
<pin id="152" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten54/2 "/>
</bind>
</comp>

<comp id="156" class="1005" name="i_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="4" slack="1"/>
<pin id="158" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="160" class="1004" name="i_phi_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="1"/>
<pin id="162" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="4" slack="1"/>
<pin id="164" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="168" class="1005" name="indvar_flatten_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="9" slack="1"/>
<pin id="170" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="172" class="1004" name="indvar_flatten_phi_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="1"/>
<pin id="174" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="9" slack="1"/>
<pin id="176" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="180" class="1005" name="ii_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="4" slack="1"/>
<pin id="182" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ii (phireg) "/>
</bind>
</comp>

<comp id="184" class="1004" name="ii_phi_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="1"/>
<pin id="186" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="4" slack="0"/>
<pin id="188" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ii/2 "/>
</bind>
</comp>

<comp id="191" class="1005" name="iii_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="6" slack="1"/>
<pin id="193" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="iii (phireg) "/>
</bind>
</comp>

<comp id="195" class="1004" name="iii_phi_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="1"/>
<pin id="197" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="6" slack="1"/>
<pin id="199" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="iii/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_23/3 tmp_26/4 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="1"/>
<pin id="211" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_29/6 tmp_32/9 "/>
</bind>
</comp>

<comp id="213" class="1005" name="reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="1"/>
<pin id="215" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load input_load_8 "/>
</bind>
</comp>

<comp id="219" class="1004" name="i_cast2_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="4" slack="0"/>
<pin id="221" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast2/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="tmp_33_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="3" slack="0"/>
<pin id="225" dir="0" index="1" bw="4" slack="0"/>
<pin id="226" dir="0" index="2" bw="1" slack="0"/>
<pin id="227" dir="0" index="3" bw="3" slack="0"/>
<pin id="228" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_33/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="tmp_37_cast_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="3" slack="0"/>
<pin id="235" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_37_cast/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="p_shl_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="5" slack="0"/>
<pin id="239" dir="0" index="1" bw="4" slack="0"/>
<pin id="240" dir="0" index="2" bw="1" slack="0"/>
<pin id="241" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="empty_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="4" slack="0"/>
<pin id="247" dir="0" index="1" bw="5" slack="0"/>
<pin id="248" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="zext_ln121_1_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="4" slack="0"/>
<pin id="253" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121_1/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp_34_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="3" slack="0"/>
<pin id="257" dir="0" index="1" bw="4" slack="0"/>
<pin id="258" dir="0" index="2" bw="1" slack="0"/>
<pin id="259" dir="0" index="3" bw="3" slack="0"/>
<pin id="260" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_34/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="tmp_38_cast_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="3" slack="0"/>
<pin id="267" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_38_cast/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="3" slack="0"/>
<pin id="271" dir="0" index="1" bw="3" slack="0"/>
<pin id="272" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_cast_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="4" slack="0"/>
<pin id="277" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="mul2212_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="4" slack="0"/>
<pin id="281" dir="0" index="1" bw="5" slack="0"/>
<pin id="282" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mul2212/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="add_ln133_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="7" slack="0"/>
<pin id="287" dir="0" index="1" bw="4" slack="0"/>
<pin id="288" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="icmp_ln118_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="10" slack="0"/>
<pin id="293" dir="0" index="1" bw="10" slack="0"/>
<pin id="294" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln118/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="icmp_ln121_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="9" slack="0"/>
<pin id="299" dir="0" index="1" bw="9" slack="0"/>
<pin id="300" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln121/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="ii_mid210_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="4" slack="0"/>
<pin id="306" dir="0" index="2" bw="4" slack="0"/>
<pin id="307" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ii_mid210/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="add_ln11861_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="4" slack="0"/>
<pin id="313" dir="0" index="1" bw="3" slack="0"/>
<pin id="314" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11861/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="i_cast2_mid1_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="4" slack="0"/>
<pin id="319" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast2_mid1/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="p_mid_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="3" slack="0"/>
<pin id="323" dir="0" index="1" bw="4" slack="0"/>
<pin id="324" dir="0" index="2" bw="1" slack="0"/>
<pin id="325" dir="0" index="3" bw="3" slack="0"/>
<pin id="326" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_mid/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="p_mid213_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="0"/>
<pin id="333" dir="0" index="1" bw="3" slack="0"/>
<pin id="334" dir="0" index="2" bw="3" slack="0"/>
<pin id="335" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_mid213/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="p_mid213_cast_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="3" slack="0"/>
<pin id="341" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_mid213_cast/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="p_shl_mid1_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="5" slack="0"/>
<pin id="345" dir="0" index="1" bw="4" slack="0"/>
<pin id="346" dir="0" index="2" bw="1" slack="0"/>
<pin id="347" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_mid1/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="p_shl_mid2_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="0" index="1" bw="5" slack="0"/>
<pin id="354" dir="0" index="2" bw="5" slack="0"/>
<pin id="355" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_shl_mid2/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="p_mid114_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="4" slack="0"/>
<pin id="361" dir="0" index="1" bw="5" slack="0"/>
<pin id="362" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_mid114/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="p_mid215_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="0" index="1" bw="7" slack="0"/>
<pin id="368" dir="0" index="2" bw="7" slack="0"/>
<pin id="369" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_mid215/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="tmp_cast_mid124_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="3" slack="0"/>
<pin id="375" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast_mid124/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="mul2212_mid126_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="3" slack="0"/>
<pin id="379" dir="0" index="1" bw="5" slack="0"/>
<pin id="380" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mul2212_mid126/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="add_ln133_mid233_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="0"/>
<pin id="385" dir="0" index="1" bw="7" slack="0"/>
<pin id="386" dir="0" index="2" bw="7" slack="0"/>
<pin id="387" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="add_ln133_mid233/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="not_exitcond_flatten_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="0"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="icmp_ln124_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="6" slack="0"/>
<pin id="399" dir="0" index="1" bw="6" slack="0"/>
<pin id="400" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln124/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="icmp_ln124_mid253_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="0"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="icmp_ln124_mid253/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="add_ln121_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="4" slack="0"/>
<pin id="411" dir="0" index="1" bw="3" slack="0"/>
<pin id="412" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln121/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="or_ln121_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="0"/>
<pin id="417" dir="0" index="1" bw="1" slack="0"/>
<pin id="418" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln121/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="select_ln121_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="0"/>
<pin id="423" dir="0" index="1" bw="6" slack="0"/>
<pin id="424" dir="0" index="2" bw="6" slack="0"/>
<pin id="425" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln121/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="zext_ln121_4_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="4" slack="0"/>
<pin id="431" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121_4/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="p_mid1_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="3" slack="0"/>
<pin id="435" dir="0" index="1" bw="4" slack="0"/>
<pin id="436" dir="0" index="2" bw="1" slack="0"/>
<pin id="437" dir="0" index="3" bw="3" slack="0"/>
<pin id="438" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_mid1/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="p_mid1_cast_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="3" slack="0"/>
<pin id="445" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_mid1_cast/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="tmp_mid1_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="3" slack="0"/>
<pin id="449" dir="0" index="1" bw="3" slack="0"/>
<pin id="450" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_mid1/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="tmp_cast_mid1_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="4" slack="0"/>
<pin id="455" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast_mid1/2 "/>
</bind>
</comp>

<comp id="457" class="1004" name="mul2212_mid1_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="4" slack="0"/>
<pin id="459" dir="0" index="1" bw="5" slack="0"/>
<pin id="460" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mul2212_mid1/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="empty_43_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="0"/>
<pin id="465" dir="0" index="1" bw="5" slack="0"/>
<pin id="466" dir="0" index="2" bw="5" slack="0"/>
<pin id="467" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_43/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="select_ln121_11_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="0"/>
<pin id="473" dir="0" index="1" bw="5" slack="0"/>
<pin id="474" dir="0" index="2" bw="5" slack="0"/>
<pin id="475" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln121_11/2 "/>
</bind>
</comp>

<comp id="479" class="1004" name="add26_mid2_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="10" slack="0"/>
<pin id="481" dir="0" index="1" bw="5" slack="0"/>
<pin id="482" dir="0" index="2" bw="1" slack="0"/>
<pin id="483" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add26_mid2/2 "/>
</bind>
</comp>

<comp id="487" class="1004" name="add_ln133_13_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="7" slack="0"/>
<pin id="489" dir="0" index="1" bw="4" slack="0"/>
<pin id="490" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133_13/2 "/>
</bind>
</comp>

<comp id="493" class="1004" name="select_ln121_12_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="0"/>
<pin id="495" dir="0" index="1" bw="7" slack="0"/>
<pin id="496" dir="0" index="2" bw="7" slack="0"/>
<pin id="497" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln121_12/2 "/>
</bind>
</comp>

<comp id="501" class="1004" name="or_ln121_4_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="7" slack="0"/>
<pin id="503" dir="0" index="1" bw="7" slack="0"/>
<pin id="504" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln121_4/2 "/>
</bind>
</comp>

<comp id="507" class="1004" name="shl_ln133_mid2_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="12" slack="0"/>
<pin id="509" dir="0" index="1" bw="7" slack="0"/>
<pin id="510" dir="0" index="2" bw="1" slack="0"/>
<pin id="511" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln133_mid2/2 "/>
</bind>
</comp>

<comp id="515" class="1004" name="select_ln121_14_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="0"/>
<pin id="517" dir="0" index="1" bw="4" slack="0"/>
<pin id="518" dir="0" index="2" bw="4" slack="0"/>
<pin id="519" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln121_14/2 "/>
</bind>
</comp>

<comp id="523" class="1004" name="iii_cast8_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="6" slack="0"/>
<pin id="525" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="iii_cast8/2 "/>
</bind>
</comp>

<comp id="527" class="1004" name="iii_cast_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="6" slack="0"/>
<pin id="529" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="iii_cast/2 "/>
</bind>
</comp>

<comp id="531" class="1004" name="tmp_s_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="6" slack="0"/>
<pin id="533" dir="0" index="1" bw="7" slack="0"/>
<pin id="534" dir="0" index="2" bw="1" slack="0"/>
<pin id="535" dir="0" index="3" bw="4" slack="0"/>
<pin id="536" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="541" class="1004" name="add_ln133_s_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="12" slack="0"/>
<pin id="543" dir="0" index="1" bw="6" slack="0"/>
<pin id="544" dir="0" index="2" bw="6" slack="0"/>
<pin id="545" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln133_s/2 "/>
</bind>
</comp>

<comp id="549" class="1004" name="zext_ln133_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="12" slack="0"/>
<pin id="551" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133/2 "/>
</bind>
</comp>

<comp id="554" class="1004" name="add_ln133_14_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="12" slack="0"/>
<pin id="556" dir="0" index="1" bw="6" slack="0"/>
<pin id="557" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133_14/2 "/>
</bind>
</comp>

<comp id="560" class="1004" name="zext_ln133_7_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="12" slack="0"/>
<pin id="562" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133_7/2 "/>
</bind>
</comp>

<comp id="565" class="1004" name="add_ln140_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="6" slack="0"/>
<pin id="567" dir="0" index="1" bw="10" slack="0"/>
<pin id="568" dir="1" index="2" bw="10" slack="8"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln140/2 "/>
</bind>
</comp>

<comp id="571" class="1004" name="add_ln118_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="10" slack="1"/>
<pin id="573" dir="0" index="1" bw="1" slack="0"/>
<pin id="574" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln118/3 "/>
</bind>
</comp>

<comp id="577" class="1004" name="empty_41_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="4" slack="1"/>
<pin id="579" dir="0" index="1" bw="4" slack="0"/>
<pin id="580" dir="1" index="2" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_41/3 "/>
</bind>
</comp>

<comp id="583" class="1004" name="select_ln118_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="1"/>
<pin id="585" dir="0" index="1" bw="4" slack="1"/>
<pin id="586" dir="0" index="2" bw="4" slack="1"/>
<pin id="587" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln118/3 "/>
</bind>
</comp>

<comp id="589" class="1004" name="add_ln124_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="6" slack="1"/>
<pin id="591" dir="0" index="1" bw="1" slack="0"/>
<pin id="592" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124/3 "/>
</bind>
</comp>

<comp id="594" class="1004" name="add_ln121_5_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="9" slack="1"/>
<pin id="596" dir="0" index="1" bw="1" slack="0"/>
<pin id="597" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln121_5/3 "/>
</bind>
</comp>

<comp id="600" class="1004" name="select_ln121_15_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="1"/>
<pin id="602" dir="0" index="1" bw="9" slack="0"/>
<pin id="603" dir="0" index="2" bw="9" slack="0"/>
<pin id="604" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln121_15/3 "/>
</bind>
</comp>

<comp id="607" class="1004" name="bitcast_ln134_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="32" slack="1"/>
<pin id="609" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln134/4 "/>
</bind>
</comp>

<comp id="611" class="1004" name="tmp_22_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="8" slack="0"/>
<pin id="613" dir="0" index="1" bw="32" slack="0"/>
<pin id="614" dir="0" index="2" bw="6" slack="0"/>
<pin id="615" dir="0" index="3" bw="6" slack="0"/>
<pin id="616" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_22/4 "/>
</bind>
</comp>

<comp id="621" class="1004" name="trunc_ln134_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="32" slack="0"/>
<pin id="623" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134/4 "/>
</bind>
</comp>

<comp id="625" class="1004" name="icmp_ln134_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="8" slack="0"/>
<pin id="627" dir="0" index="1" bw="8" slack="0"/>
<pin id="628" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln134/4 "/>
</bind>
</comp>

<comp id="631" class="1004" name="icmp_ln134_27_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="23" slack="0"/>
<pin id="633" dir="0" index="1" bw="23" slack="0"/>
<pin id="634" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln134_27/4 "/>
</bind>
</comp>

<comp id="637" class="1004" name="or_ln134_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="1" slack="0"/>
<pin id="639" dir="0" index="1" bw="1" slack="0"/>
<pin id="640" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln134/4 "/>
</bind>
</comp>

<comp id="643" class="1004" name="and_ln134_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="1" slack="0"/>
<pin id="645" dir="0" index="1" bw="1" slack="0"/>
<pin id="646" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln134/4 "/>
</bind>
</comp>

<comp id="649" class="1004" name="select_ln134_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="1" slack="0"/>
<pin id="651" dir="0" index="1" bw="32" slack="1"/>
<pin id="652" dir="0" index="2" bw="32" slack="0"/>
<pin id="653" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln134/4 "/>
</bind>
</comp>

<comp id="658" class="1004" name="zext_ln121_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="4" slack="2"/>
<pin id="660" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121/5 "/>
</bind>
</comp>

<comp id="661" class="1004" name="mul_ln121_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="4" slack="0"/>
<pin id="663" dir="0" index="1" bw="5" slack="0"/>
<pin id="664" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln121/5 "/>
</bind>
</comp>

<comp id="667" class="1004" name="add_ln133_12_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="7" slack="0"/>
<pin id="669" dir="0" index="1" bw="4" slack="3"/>
<pin id="670" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133_12/5 "/>
</bind>
</comp>

<comp id="672" class="1004" name="p_mid116_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="4" slack="3"/>
<pin id="674" dir="0" index="1" bw="4" slack="0"/>
<pin id="675" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_mid116/5 "/>
</bind>
</comp>

<comp id="677" class="1004" name="zext_ln121_3_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="4" slack="0"/>
<pin id="679" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121_3/5 "/>
</bind>
</comp>

<comp id="681" class="1004" name="mul_ln121_1_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="4" slack="0"/>
<pin id="683" dir="0" index="1" bw="5" slack="0"/>
<pin id="684" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln121_1/5 "/>
</bind>
</comp>

<comp id="687" class="1004" name="mul_ln121_mid2_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="1" slack="3"/>
<pin id="689" dir="0" index="1" bw="7" slack="0"/>
<pin id="690" dir="0" index="2" bw="7" slack="0"/>
<pin id="691" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="mul_ln121_mid2/5 "/>
</bind>
</comp>

<comp id="694" class="1004" name="shl_ln133_4_mid245_v_v_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="1" slack="3"/>
<pin id="696" dir="0" index="1" bw="7" slack="0"/>
<pin id="697" dir="0" index="2" bw="7" slack="0"/>
<pin id="698" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shl_ln133_4_mid245_v_v/5 "/>
</bind>
</comp>

<comp id="701" class="1004" name="add_ln133_15_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="7" slack="0"/>
<pin id="703" dir="0" index="1" bw="4" slack="3"/>
<pin id="704" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133_15/5 "/>
</bind>
</comp>

<comp id="706" class="1004" name="select_ln121_13_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="1" slack="3"/>
<pin id="708" dir="0" index="1" bw="7" slack="0"/>
<pin id="709" dir="0" index="2" bw="7" slack="0"/>
<pin id="710" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln121_13/5 "/>
</bind>
</comp>

<comp id="713" class="1004" name="shl_ln133_4_mid2_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="12" slack="0"/>
<pin id="715" dir="0" index="1" bw="7" slack="0"/>
<pin id="716" dir="0" index="2" bw="1" slack="0"/>
<pin id="717" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln133_4_mid2/5 "/>
</bind>
</comp>

<comp id="721" class="1004" name="add_ln121_4_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="7" slack="0"/>
<pin id="723" dir="0" index="1" bw="1" slack="0"/>
<pin id="724" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln121_4/5 "/>
</bind>
</comp>

<comp id="727" class="1004" name="shl_ln133_5_mid2_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="12" slack="0"/>
<pin id="729" dir="0" index="1" bw="7" slack="0"/>
<pin id="730" dir="0" index="2" bw="1" slack="0"/>
<pin id="731" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln133_5_mid2/5 "/>
</bind>
</comp>

<comp id="735" class="1004" name="bitcast_ln134_13_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="32" slack="2"/>
<pin id="737" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln134_13/5 "/>
</bind>
</comp>

<comp id="738" class="1004" name="tmp_24_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="8" slack="0"/>
<pin id="740" dir="0" index="1" bw="32" slack="0"/>
<pin id="741" dir="0" index="2" bw="6" slack="0"/>
<pin id="742" dir="0" index="3" bw="6" slack="0"/>
<pin id="743" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_24/5 "/>
</bind>
</comp>

<comp id="748" class="1004" name="trunc_ln134_13_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="32" slack="0"/>
<pin id="750" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_13/5 "/>
</bind>
</comp>

<comp id="752" class="1004" name="bitcast_ln134_14_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="32" slack="1"/>
<pin id="754" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln134_14/5 "/>
</bind>
</comp>

<comp id="755" class="1004" name="tmp_25_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="8" slack="0"/>
<pin id="757" dir="0" index="1" bw="32" slack="0"/>
<pin id="758" dir="0" index="2" bw="6" slack="0"/>
<pin id="759" dir="0" index="3" bw="6" slack="0"/>
<pin id="760" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_25/5 "/>
</bind>
</comp>

<comp id="765" class="1004" name="trunc_ln134_14_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="32" slack="0"/>
<pin id="767" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_14/5 "/>
</bind>
</comp>

<comp id="769" class="1004" name="icmp_ln134_28_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="8" slack="0"/>
<pin id="771" dir="0" index="1" bw="8" slack="0"/>
<pin id="772" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln134_28/5 "/>
</bind>
</comp>

<comp id="775" class="1004" name="icmp_ln134_29_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="23" slack="0"/>
<pin id="777" dir="0" index="1" bw="23" slack="0"/>
<pin id="778" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln134_29/5 "/>
</bind>
</comp>

<comp id="781" class="1004" name="or_ln134_13_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="1" slack="0"/>
<pin id="783" dir="0" index="1" bw="1" slack="0"/>
<pin id="784" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln134_13/5 "/>
</bind>
</comp>

<comp id="787" class="1004" name="icmp_ln134_30_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="8" slack="0"/>
<pin id="789" dir="0" index="1" bw="8" slack="0"/>
<pin id="790" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln134_30/5 "/>
</bind>
</comp>

<comp id="793" class="1004" name="icmp_ln134_31_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="23" slack="0"/>
<pin id="795" dir="0" index="1" bw="23" slack="0"/>
<pin id="796" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln134_31/5 "/>
</bind>
</comp>

<comp id="799" class="1004" name="or_ln134_14_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="1" slack="0"/>
<pin id="801" dir="0" index="1" bw="1" slack="0"/>
<pin id="802" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln134_14/5 "/>
</bind>
</comp>

<comp id="805" class="1004" name="and_ln134_13_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="1" slack="0"/>
<pin id="807" dir="0" index="1" bw="1" slack="0"/>
<pin id="808" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln134_13/5 "/>
</bind>
</comp>

<comp id="811" class="1004" name="and_ln134_14_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="1" slack="0"/>
<pin id="813" dir="0" index="1" bw="1" slack="0"/>
<pin id="814" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln134_14/5 "/>
</bind>
</comp>

<comp id="817" class="1004" name="select_ln134_7_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="1" slack="0"/>
<pin id="819" dir="0" index="1" bw="32" slack="2"/>
<pin id="820" dir="0" index="2" bw="32" slack="1"/>
<pin id="821" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln134_7/5 "/>
</bind>
</comp>

<comp id="823" class="1004" name="add_ln133_16_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="12" slack="0"/>
<pin id="825" dir="0" index="1" bw="6" slack="3"/>
<pin id="826" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133_16/5 "/>
</bind>
</comp>

<comp id="828" class="1004" name="zext_ln133_8_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="12" slack="0"/>
<pin id="830" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133_8/5 "/>
</bind>
</comp>

<comp id="833" class="1004" name="add_ln133_17_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="12" slack="0"/>
<pin id="835" dir="0" index="1" bw="6" slack="3"/>
<pin id="836" dir="1" index="2" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133_17/5 "/>
</bind>
</comp>

<comp id="838" class="1004" name="bitcast_ln134_15_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="32" slack="1"/>
<pin id="840" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln134_15/7 "/>
</bind>
</comp>

<comp id="842" class="1004" name="tmp_27_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="8" slack="0"/>
<pin id="844" dir="0" index="1" bw="32" slack="0"/>
<pin id="845" dir="0" index="2" bw="6" slack="0"/>
<pin id="846" dir="0" index="3" bw="6" slack="0"/>
<pin id="847" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_27/7 "/>
</bind>
</comp>

<comp id="852" class="1004" name="trunc_ln134_15_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="32" slack="0"/>
<pin id="854" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_15/7 "/>
</bind>
</comp>

<comp id="856" class="1004" name="bitcast_ln134_16_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="32" slack="2"/>
<pin id="858" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln134_16/7 "/>
</bind>
</comp>

<comp id="859" class="1004" name="tmp_28_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="8" slack="0"/>
<pin id="861" dir="0" index="1" bw="32" slack="0"/>
<pin id="862" dir="0" index="2" bw="6" slack="0"/>
<pin id="863" dir="0" index="3" bw="6" slack="0"/>
<pin id="864" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_28/7 "/>
</bind>
</comp>

<comp id="869" class="1004" name="trunc_ln134_16_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="32" slack="0"/>
<pin id="871" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_16/7 "/>
</bind>
</comp>

<comp id="873" class="1004" name="icmp_ln134_32_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="8" slack="0"/>
<pin id="875" dir="0" index="1" bw="8" slack="0"/>
<pin id="876" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln134_32/7 "/>
</bind>
</comp>

<comp id="879" class="1004" name="icmp_ln134_33_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="23" slack="0"/>
<pin id="881" dir="0" index="1" bw="23" slack="0"/>
<pin id="882" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln134_33/7 "/>
</bind>
</comp>

<comp id="885" class="1004" name="or_ln134_15_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="1" slack="0"/>
<pin id="887" dir="0" index="1" bw="1" slack="0"/>
<pin id="888" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln134_15/7 "/>
</bind>
</comp>

<comp id="891" class="1004" name="icmp_ln134_34_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="8" slack="0"/>
<pin id="893" dir="0" index="1" bw="8" slack="0"/>
<pin id="894" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln134_34/7 "/>
</bind>
</comp>

<comp id="897" class="1004" name="icmp_ln134_35_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="23" slack="0"/>
<pin id="899" dir="0" index="1" bw="23" slack="0"/>
<pin id="900" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln134_35/7 "/>
</bind>
</comp>

<comp id="903" class="1004" name="or_ln134_16_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="1" slack="0"/>
<pin id="905" dir="0" index="1" bw="1" slack="0"/>
<pin id="906" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln134_16/7 "/>
</bind>
</comp>

<comp id="909" class="1004" name="and_ln134_15_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="1" slack="0"/>
<pin id="911" dir="0" index="1" bw="1" slack="0"/>
<pin id="912" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln134_15/7 "/>
</bind>
</comp>

<comp id="915" class="1004" name="and_ln134_16_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="1" slack="0"/>
<pin id="917" dir="0" index="1" bw="1" slack="0"/>
<pin id="918" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln134_16/7 "/>
</bind>
</comp>

<comp id="921" class="1004" name="select_ln134_8_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="1" slack="0"/>
<pin id="923" dir="0" index="1" bw="32" slack="1"/>
<pin id="924" dir="0" index="2" bw="32" slack="2"/>
<pin id="925" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln134_8/7 "/>
</bind>
</comp>

<comp id="928" class="1004" name="zext_ln133_9_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="12" slack="2"/>
<pin id="930" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133_9/7 "/>
</bind>
</comp>

<comp id="932" class="1004" name="bitcast_ln134_17_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="32" slack="2"/>
<pin id="934" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln134_17/10 "/>
</bind>
</comp>

<comp id="935" class="1004" name="tmp_30_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="8" slack="0"/>
<pin id="937" dir="0" index="1" bw="32" slack="0"/>
<pin id="938" dir="0" index="2" bw="6" slack="0"/>
<pin id="939" dir="0" index="3" bw="6" slack="0"/>
<pin id="940" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_30/10 "/>
</bind>
</comp>

<comp id="945" class="1004" name="trunc_ln134_17_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="32" slack="0"/>
<pin id="947" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_17/10 "/>
</bind>
</comp>

<comp id="949" class="1004" name="bitcast_ln134_18_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="32" slack="3"/>
<pin id="951" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln134_18/10 "/>
</bind>
</comp>

<comp id="952" class="1004" name="tmp_31_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="8" slack="0"/>
<pin id="954" dir="0" index="1" bw="32" slack="0"/>
<pin id="955" dir="0" index="2" bw="6" slack="0"/>
<pin id="956" dir="0" index="3" bw="6" slack="0"/>
<pin id="957" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_31/10 "/>
</bind>
</comp>

<comp id="962" class="1004" name="trunc_ln134_18_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="32" slack="0"/>
<pin id="964" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_18/10 "/>
</bind>
</comp>

<comp id="966" class="1004" name="icmp_ln134_36_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="8" slack="0"/>
<pin id="968" dir="0" index="1" bw="8" slack="0"/>
<pin id="969" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln134_36/10 "/>
</bind>
</comp>

<comp id="972" class="1004" name="icmp_ln134_37_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="23" slack="0"/>
<pin id="974" dir="0" index="1" bw="23" slack="0"/>
<pin id="975" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln134_37/10 "/>
</bind>
</comp>

<comp id="978" class="1004" name="or_ln134_17_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="1" slack="0"/>
<pin id="980" dir="0" index="1" bw="1" slack="0"/>
<pin id="981" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln134_17/10 "/>
</bind>
</comp>

<comp id="984" class="1004" name="icmp_ln134_38_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="8" slack="0"/>
<pin id="986" dir="0" index="1" bw="8" slack="0"/>
<pin id="987" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln134_38/10 "/>
</bind>
</comp>

<comp id="990" class="1004" name="icmp_ln134_39_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="23" slack="0"/>
<pin id="992" dir="0" index="1" bw="23" slack="0"/>
<pin id="993" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln134_39/10 "/>
</bind>
</comp>

<comp id="996" class="1004" name="or_ln134_18_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="1" slack="0"/>
<pin id="998" dir="0" index="1" bw="1" slack="0"/>
<pin id="999" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln134_18/10 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="and_ln134_17_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="1" slack="0"/>
<pin id="1004" dir="0" index="1" bw="1" slack="0"/>
<pin id="1005" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln134_17/10 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="and_ln134_18_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="1" slack="0"/>
<pin id="1010" dir="0" index="1" bw="1" slack="0"/>
<pin id="1011" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln134_18/10 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="select_ln134_9_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="1" slack="0"/>
<pin id="1016" dir="0" index="1" bw="32" slack="2"/>
<pin id="1017" dir="0" index="2" bw="32" slack="3"/>
<pin id="1018" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln134_9/10 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="zext_ln140_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="10" slack="8"/>
<pin id="1023" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140/10 "/>
</bind>
</comp>

<comp id="1025" class="1005" name="zext_ln121_1_reg_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="7" slack="3"/>
<pin id="1027" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln121_1 "/>
</bind>
</comp>

<comp id="1030" class="1005" name="icmp_ln118_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="1" slack="1"/>
<pin id="1032" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln118 "/>
</bind>
</comp>

<comp id="1034" class="1005" name="icmp_ln121_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="1" slack="1"/>
<pin id="1036" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln121 "/>
</bind>
</comp>

<comp id="1042" class="1005" name="add_ln11861_reg_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="4" slack="1"/>
<pin id="1044" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln11861 "/>
</bind>
</comp>

<comp id="1048" class="1005" name="icmp_ln124_mid253_reg_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="1" slack="3"/>
<pin id="1050" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln124_mid253 "/>
</bind>
</comp>

<comp id="1053" class="1005" name="select_ln121_reg_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="6" slack="1"/>
<pin id="1055" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln121 "/>
</bind>
</comp>

<comp id="1058" class="1005" name="zext_ln121_4_reg_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="7" slack="3"/>
<pin id="1060" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln121_4 "/>
</bind>
</comp>

<comp id="1063" class="1005" name="select_ln121_14_reg_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="4" slack="0"/>
<pin id="1065" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln121_14 "/>
</bind>
</comp>

<comp id="1068" class="1005" name="iii_cast_reg_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="12" slack="3"/>
<pin id="1070" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="iii_cast "/>
</bind>
</comp>

<comp id="1074" class="1005" name="input_addr_reg_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="12" slack="1"/>
<pin id="1076" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="1079" class="1005" name="input_addr_7_reg_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="12" slack="1"/>
<pin id="1081" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_7 "/>
</bind>
</comp>

<comp id="1084" class="1005" name="add_ln140_reg_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="10" slack="8"/>
<pin id="1086" dir="1" index="1" bw="10" slack="8"/>
</pin_list>
<bind>
<opset="add_ln140 "/>
</bind>
</comp>

<comp id="1089" class="1005" name="add_ln118_reg_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="10" slack="1"/>
<pin id="1091" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln118 "/>
</bind>
</comp>

<comp id="1094" class="1005" name="empty_41_reg_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="4" slack="2"/>
<pin id="1096" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="empty_41 "/>
</bind>
</comp>

<comp id="1099" class="1005" name="select_ln118_reg_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="4" slack="1"/>
<pin id="1101" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln118 "/>
</bind>
</comp>

<comp id="1104" class="1005" name="input_load_7_reg_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="32" slack="1"/>
<pin id="1106" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load_7 "/>
</bind>
</comp>

<comp id="1111" class="1005" name="add_ln124_reg_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="6" slack="1"/>
<pin id="1113" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln124 "/>
</bind>
</comp>

<comp id="1116" class="1005" name="select_ln121_15_reg_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="9" slack="1"/>
<pin id="1118" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="select_ln121_15 "/>
</bind>
</comp>

<comp id="1121" class="1005" name="select_ln134_reg_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="32" slack="1"/>
<pin id="1123" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln134 "/>
</bind>
</comp>

<comp id="1128" class="1005" name="select_ln134_7_reg_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="32" slack="1"/>
<pin id="1130" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln134_7 "/>
</bind>
</comp>

<comp id="1135" class="1005" name="input_addr_8_reg_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="12" slack="1"/>
<pin id="1137" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_8 "/>
</bind>
</comp>

<comp id="1140" class="1005" name="add_ln133_17_reg_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="12" slack="2"/>
<pin id="1142" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="add_ln133_17 "/>
</bind>
</comp>

<comp id="1145" class="1005" name="select_ln134_8_reg_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="32" slack="2"/>
<pin id="1147" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="select_ln134_8 "/>
</bind>
</comp>

<comp id="1152" class="1005" name="input_addr_9_reg_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="12" slack="1"/>
<pin id="1154" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_9 "/>
</bind>
</comp>

<comp id="1157" class="1005" name="input_load_9_reg_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="32" slack="1"/>
<pin id="1159" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load_9 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="48" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="106"><net_src comp="90" pin="3"/><net_sink comp="97" pin=2"/></net>

<net id="112"><net_src comp="0" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="48" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="114"><net_src comp="107" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="120"><net_src comp="0" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="48" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="122"><net_src comp="115" pin="3"/><net_sink comp="97" pin=2"/></net>

<net id="128"><net_src comp="0" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="48" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="130"><net_src comp="123" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="136"><net_src comp="2" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="48" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="131" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="147"><net_src comp="4" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="144" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="148" pin="4"/><net_sink comp="144" pin=0"/></net>

<net id="159"><net_src comp="6" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="156" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="160" pin="4"/><net_sink comp="156" pin=0"/></net>

<net id="171"><net_src comp="8" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="168" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="172" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="183"><net_src comp="6" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="180" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="10" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="201"><net_src comp="191" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="206"><net_src comp="97" pin="7"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="54" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="97" pin="7"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="97" pin="7"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="218"><net_src comp="213" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="222"><net_src comp="160" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="12" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="160" pin="4"/><net_sink comp="223" pin=1"/></net>

<net id="231"><net_src comp="14" pin="0"/><net_sink comp="223" pin=2"/></net>

<net id="232"><net_src comp="16" pin="0"/><net_sink comp="223" pin=3"/></net>

<net id="236"><net_src comp="223" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="242"><net_src comp="18" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="160" pin="4"/><net_sink comp="237" pin=1"/></net>

<net id="244"><net_src comp="20" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="249"><net_src comp="219" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="22" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="254"><net_src comp="184" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="261"><net_src comp="12" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="184" pin="4"/><net_sink comp="255" pin=1"/></net>

<net id="263"><net_src comp="14" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="264"><net_src comp="16" pin="0"/><net_sink comp="255" pin=3"/></net>

<net id="268"><net_src comp="255" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="273"><net_src comp="233" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="265" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="278"><net_src comp="269" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="283"><net_src comp="275" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="237" pin="3"/><net_sink comp="279" pin=1"/></net>

<net id="289"><net_src comp="245" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="251" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="148" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="24" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="172" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="26" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="308"><net_src comp="297" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="6" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="310"><net_src comp="184" pin="4"/><net_sink comp="303" pin=2"/></net>

<net id="315"><net_src comp="160" pin="4"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="28" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="320"><net_src comp="311" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="327"><net_src comp="12" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="328"><net_src comp="311" pin="2"/><net_sink comp="321" pin=1"/></net>

<net id="329"><net_src comp="14" pin="0"/><net_sink comp="321" pin=2"/></net>

<net id="330"><net_src comp="16" pin="0"/><net_sink comp="321" pin=3"/></net>

<net id="336"><net_src comp="297" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="337"><net_src comp="321" pin="4"/><net_sink comp="331" pin=1"/></net>

<net id="338"><net_src comp="223" pin="4"/><net_sink comp="331" pin=2"/></net>

<net id="342"><net_src comp="331" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="348"><net_src comp="18" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="311" pin="2"/><net_sink comp="343" pin=1"/></net>

<net id="350"><net_src comp="20" pin="0"/><net_sink comp="343" pin=2"/></net>

<net id="356"><net_src comp="297" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="343" pin="3"/><net_sink comp="351" pin=1"/></net>

<net id="358"><net_src comp="237" pin="3"/><net_sink comp="351" pin=2"/></net>

<net id="363"><net_src comp="317" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="22" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="370"><net_src comp="297" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="359" pin="2"/><net_sink comp="365" pin=1"/></net>

<net id="372"><net_src comp="245" pin="2"/><net_sink comp="365" pin=2"/></net>

<net id="376"><net_src comp="321" pin="4"/><net_sink comp="373" pin=0"/></net>

<net id="381"><net_src comp="373" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="343" pin="3"/><net_sink comp="377" pin=1"/></net>

<net id="388"><net_src comp="297" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="389"><net_src comp="359" pin="2"/><net_sink comp="383" pin=1"/></net>

<net id="390"><net_src comp="285" pin="2"/><net_sink comp="383" pin=2"/></net>

<net id="395"><net_src comp="297" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="30" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="401"><net_src comp="195" pin="4"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="32" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="407"><net_src comp="397" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="391" pin="2"/><net_sink comp="403" pin=1"/></net>

<net id="413"><net_src comp="303" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="28" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="419"><net_src comp="403" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="297" pin="2"/><net_sink comp="415" pin=1"/></net>

<net id="426"><net_src comp="415" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="427"><net_src comp="10" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="428"><net_src comp="195" pin="4"/><net_sink comp="421" pin=2"/></net>

<net id="432"><net_src comp="409" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="439"><net_src comp="12" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="440"><net_src comp="409" pin="2"/><net_sink comp="433" pin=1"/></net>

<net id="441"><net_src comp="14" pin="0"/><net_sink comp="433" pin=2"/></net>

<net id="442"><net_src comp="16" pin="0"/><net_sink comp="433" pin=3"/></net>

<net id="446"><net_src comp="433" pin="4"/><net_sink comp="443" pin=0"/></net>

<net id="451"><net_src comp="339" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="443" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="456"><net_src comp="447" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="461"><net_src comp="453" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="351" pin="3"/><net_sink comp="457" pin=1"/></net>

<net id="468"><net_src comp="297" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="469"><net_src comp="377" pin="2"/><net_sink comp="463" pin=1"/></net>

<net id="470"><net_src comp="279" pin="2"/><net_sink comp="463" pin=2"/></net>

<net id="476"><net_src comp="403" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="477"><net_src comp="457" pin="2"/><net_sink comp="471" pin=1"/></net>

<net id="478"><net_src comp="463" pin="3"/><net_sink comp="471" pin=2"/></net>

<net id="484"><net_src comp="34" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="485"><net_src comp="471" pin="3"/><net_sink comp="479" pin=1"/></net>

<net id="486"><net_src comp="36" pin="0"/><net_sink comp="479" pin=2"/></net>

<net id="491"><net_src comp="365" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="429" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="498"><net_src comp="403" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="499"><net_src comp="487" pin="2"/><net_sink comp="493" pin=1"/></net>

<net id="500"><net_src comp="383" pin="3"/><net_sink comp="493" pin=2"/></net>

<net id="505"><net_src comp="493" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="38" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="512"><net_src comp="40" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="513"><net_src comp="501" pin="2"/><net_sink comp="507" pin=1"/></net>

<net id="514"><net_src comp="36" pin="0"/><net_sink comp="507" pin=2"/></net>

<net id="520"><net_src comp="403" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="521"><net_src comp="409" pin="2"/><net_sink comp="515" pin=1"/></net>

<net id="522"><net_src comp="303" pin="3"/><net_sink comp="515" pin=2"/></net>

<net id="526"><net_src comp="421" pin="3"/><net_sink comp="523" pin=0"/></net>

<net id="530"><net_src comp="421" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="537"><net_src comp="42" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="538"><net_src comp="493" pin="3"/><net_sink comp="531" pin=1"/></net>

<net id="539"><net_src comp="14" pin="0"/><net_sink comp="531" pin=2"/></net>

<net id="540"><net_src comp="44" pin="0"/><net_sink comp="531" pin=3"/></net>

<net id="546"><net_src comp="46" pin="0"/><net_sink comp="541" pin=0"/></net>

<net id="547"><net_src comp="531" pin="4"/><net_sink comp="541" pin=1"/></net>

<net id="548"><net_src comp="421" pin="3"/><net_sink comp="541" pin=2"/></net>

<net id="552"><net_src comp="541" pin="3"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="558"><net_src comp="507" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="527" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="563"><net_src comp="554" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="569"><net_src comp="523" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="479" pin="3"/><net_sink comp="565" pin=1"/></net>

<net id="575"><net_src comp="144" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="50" pin="0"/><net_sink comp="571" pin=1"/></net>

<net id="581"><net_src comp="156" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="52" pin="0"/><net_sink comp="577" pin=1"/></net>

<net id="588"><net_src comp="156" pin="1"/><net_sink comp="583" pin=2"/></net>

<net id="593"><net_src comp="56" pin="0"/><net_sink comp="589" pin=1"/></net>

<net id="598"><net_src comp="168" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="58" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="605"><net_src comp="58" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="606"><net_src comp="594" pin="2"/><net_sink comp="600" pin=2"/></net>

<net id="610"><net_src comp="213" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="617"><net_src comp="60" pin="0"/><net_sink comp="611" pin=0"/></net>

<net id="618"><net_src comp="607" pin="1"/><net_sink comp="611" pin=1"/></net>

<net id="619"><net_src comp="62" pin="0"/><net_sink comp="611" pin=2"/></net>

<net id="620"><net_src comp="64" pin="0"/><net_sink comp="611" pin=3"/></net>

<net id="624"><net_src comp="607" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="629"><net_src comp="611" pin="4"/><net_sink comp="625" pin=0"/></net>

<net id="630"><net_src comp="66" pin="0"/><net_sink comp="625" pin=1"/></net>

<net id="635"><net_src comp="621" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="636"><net_src comp="68" pin="0"/><net_sink comp="631" pin=1"/></net>

<net id="641"><net_src comp="631" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="642"><net_src comp="625" pin="2"/><net_sink comp="637" pin=1"/></net>

<net id="647"><net_src comp="637" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="648"><net_src comp="202" pin="2"/><net_sink comp="643" pin=1"/></net>

<net id="654"><net_src comp="643" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="655"><net_src comp="213" pin="1"/><net_sink comp="649" pin=1"/></net>

<net id="656"><net_src comp="54" pin="0"/><net_sink comp="649" pin=2"/></net>

<net id="657"><net_src comp="649" pin="3"/><net_sink comp="202" pin=1"/></net>

<net id="665"><net_src comp="658" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="666"><net_src comp="22" pin="0"/><net_sink comp="661" pin=1"/></net>

<net id="671"><net_src comp="661" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="676"><net_src comp="52" pin="0"/><net_sink comp="672" pin=1"/></net>

<net id="680"><net_src comp="672" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="685"><net_src comp="677" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="686"><net_src comp="22" pin="0"/><net_sink comp="681" pin=1"/></net>

<net id="692"><net_src comp="681" pin="2"/><net_sink comp="687" pin=1"/></net>

<net id="693"><net_src comp="661" pin="2"/><net_sink comp="687" pin=2"/></net>

<net id="699"><net_src comp="681" pin="2"/><net_sink comp="694" pin=1"/></net>

<net id="700"><net_src comp="667" pin="2"/><net_sink comp="694" pin=2"/></net>

<net id="705"><net_src comp="687" pin="3"/><net_sink comp="701" pin=0"/></net>

<net id="711"><net_src comp="701" pin="2"/><net_sink comp="706" pin=1"/></net>

<net id="712"><net_src comp="694" pin="3"/><net_sink comp="706" pin=2"/></net>

<net id="718"><net_src comp="40" pin="0"/><net_sink comp="713" pin=0"/></net>

<net id="719"><net_src comp="706" pin="3"/><net_sink comp="713" pin=1"/></net>

<net id="720"><net_src comp="36" pin="0"/><net_sink comp="713" pin=2"/></net>

<net id="725"><net_src comp="706" pin="3"/><net_sink comp="721" pin=0"/></net>

<net id="726"><net_src comp="38" pin="0"/><net_sink comp="721" pin=1"/></net>

<net id="732"><net_src comp="40" pin="0"/><net_sink comp="727" pin=0"/></net>

<net id="733"><net_src comp="721" pin="2"/><net_sink comp="727" pin=1"/></net>

<net id="734"><net_src comp="36" pin="0"/><net_sink comp="727" pin=2"/></net>

<net id="744"><net_src comp="60" pin="0"/><net_sink comp="738" pin=0"/></net>

<net id="745"><net_src comp="735" pin="1"/><net_sink comp="738" pin=1"/></net>

<net id="746"><net_src comp="62" pin="0"/><net_sink comp="738" pin=2"/></net>

<net id="747"><net_src comp="64" pin="0"/><net_sink comp="738" pin=3"/></net>

<net id="751"><net_src comp="735" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="761"><net_src comp="60" pin="0"/><net_sink comp="755" pin=0"/></net>

<net id="762"><net_src comp="752" pin="1"/><net_sink comp="755" pin=1"/></net>

<net id="763"><net_src comp="62" pin="0"/><net_sink comp="755" pin=2"/></net>

<net id="764"><net_src comp="64" pin="0"/><net_sink comp="755" pin=3"/></net>

<net id="768"><net_src comp="752" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="773"><net_src comp="738" pin="4"/><net_sink comp="769" pin=0"/></net>

<net id="774"><net_src comp="66" pin="0"/><net_sink comp="769" pin=1"/></net>

<net id="779"><net_src comp="748" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="780"><net_src comp="68" pin="0"/><net_sink comp="775" pin=1"/></net>

<net id="785"><net_src comp="775" pin="2"/><net_sink comp="781" pin=0"/></net>

<net id="786"><net_src comp="769" pin="2"/><net_sink comp="781" pin=1"/></net>

<net id="791"><net_src comp="755" pin="4"/><net_sink comp="787" pin=0"/></net>

<net id="792"><net_src comp="66" pin="0"/><net_sink comp="787" pin=1"/></net>

<net id="797"><net_src comp="765" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="798"><net_src comp="68" pin="0"/><net_sink comp="793" pin=1"/></net>

<net id="803"><net_src comp="793" pin="2"/><net_sink comp="799" pin=0"/></net>

<net id="804"><net_src comp="787" pin="2"/><net_sink comp="799" pin=1"/></net>

<net id="809"><net_src comp="781" pin="2"/><net_sink comp="805" pin=0"/></net>

<net id="810"><net_src comp="799" pin="2"/><net_sink comp="805" pin=1"/></net>

<net id="815"><net_src comp="805" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="816"><net_src comp="202" pin="2"/><net_sink comp="811" pin=1"/></net>

<net id="822"><net_src comp="811" pin="2"/><net_sink comp="817" pin=0"/></net>

<net id="827"><net_src comp="713" pin="3"/><net_sink comp="823" pin=0"/></net>

<net id="831"><net_src comp="823" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="837"><net_src comp="727" pin="3"/><net_sink comp="833" pin=0"/></net>

<net id="841"><net_src comp="213" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="848"><net_src comp="60" pin="0"/><net_sink comp="842" pin=0"/></net>

<net id="849"><net_src comp="838" pin="1"/><net_sink comp="842" pin=1"/></net>

<net id="850"><net_src comp="62" pin="0"/><net_sink comp="842" pin=2"/></net>

<net id="851"><net_src comp="64" pin="0"/><net_sink comp="842" pin=3"/></net>

<net id="855"><net_src comp="838" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="865"><net_src comp="60" pin="0"/><net_sink comp="859" pin=0"/></net>

<net id="866"><net_src comp="856" pin="1"/><net_sink comp="859" pin=1"/></net>

<net id="867"><net_src comp="62" pin="0"/><net_sink comp="859" pin=2"/></net>

<net id="868"><net_src comp="64" pin="0"/><net_sink comp="859" pin=3"/></net>

<net id="872"><net_src comp="856" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="877"><net_src comp="842" pin="4"/><net_sink comp="873" pin=0"/></net>

<net id="878"><net_src comp="66" pin="0"/><net_sink comp="873" pin=1"/></net>

<net id="883"><net_src comp="852" pin="1"/><net_sink comp="879" pin=0"/></net>

<net id="884"><net_src comp="68" pin="0"/><net_sink comp="879" pin=1"/></net>

<net id="889"><net_src comp="879" pin="2"/><net_sink comp="885" pin=0"/></net>

<net id="890"><net_src comp="873" pin="2"/><net_sink comp="885" pin=1"/></net>

<net id="895"><net_src comp="859" pin="4"/><net_sink comp="891" pin=0"/></net>

<net id="896"><net_src comp="66" pin="0"/><net_sink comp="891" pin=1"/></net>

<net id="901"><net_src comp="869" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="902"><net_src comp="68" pin="0"/><net_sink comp="897" pin=1"/></net>

<net id="907"><net_src comp="897" pin="2"/><net_sink comp="903" pin=0"/></net>

<net id="908"><net_src comp="891" pin="2"/><net_sink comp="903" pin=1"/></net>

<net id="913"><net_src comp="885" pin="2"/><net_sink comp="909" pin=0"/></net>

<net id="914"><net_src comp="903" pin="2"/><net_sink comp="909" pin=1"/></net>

<net id="919"><net_src comp="909" pin="2"/><net_sink comp="915" pin=0"/></net>

<net id="920"><net_src comp="208" pin="2"/><net_sink comp="915" pin=1"/></net>

<net id="926"><net_src comp="915" pin="2"/><net_sink comp="921" pin=0"/></net>

<net id="927"><net_src comp="213" pin="1"/><net_sink comp="921" pin=1"/></net>

<net id="931"><net_src comp="928" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="941"><net_src comp="60" pin="0"/><net_sink comp="935" pin=0"/></net>

<net id="942"><net_src comp="932" pin="1"/><net_sink comp="935" pin=1"/></net>

<net id="943"><net_src comp="62" pin="0"/><net_sink comp="935" pin=2"/></net>

<net id="944"><net_src comp="64" pin="0"/><net_sink comp="935" pin=3"/></net>

<net id="948"><net_src comp="932" pin="1"/><net_sink comp="945" pin=0"/></net>

<net id="958"><net_src comp="60" pin="0"/><net_sink comp="952" pin=0"/></net>

<net id="959"><net_src comp="949" pin="1"/><net_sink comp="952" pin=1"/></net>

<net id="960"><net_src comp="62" pin="0"/><net_sink comp="952" pin=2"/></net>

<net id="961"><net_src comp="64" pin="0"/><net_sink comp="952" pin=3"/></net>

<net id="965"><net_src comp="949" pin="1"/><net_sink comp="962" pin=0"/></net>

<net id="970"><net_src comp="935" pin="4"/><net_sink comp="966" pin=0"/></net>

<net id="971"><net_src comp="66" pin="0"/><net_sink comp="966" pin=1"/></net>

<net id="976"><net_src comp="945" pin="1"/><net_sink comp="972" pin=0"/></net>

<net id="977"><net_src comp="68" pin="0"/><net_sink comp="972" pin=1"/></net>

<net id="982"><net_src comp="972" pin="2"/><net_sink comp="978" pin=0"/></net>

<net id="983"><net_src comp="966" pin="2"/><net_sink comp="978" pin=1"/></net>

<net id="988"><net_src comp="952" pin="4"/><net_sink comp="984" pin=0"/></net>

<net id="989"><net_src comp="66" pin="0"/><net_sink comp="984" pin=1"/></net>

<net id="994"><net_src comp="962" pin="1"/><net_sink comp="990" pin=0"/></net>

<net id="995"><net_src comp="68" pin="0"/><net_sink comp="990" pin=1"/></net>

<net id="1000"><net_src comp="990" pin="2"/><net_sink comp="996" pin=0"/></net>

<net id="1001"><net_src comp="984" pin="2"/><net_sink comp="996" pin=1"/></net>

<net id="1006"><net_src comp="978" pin="2"/><net_sink comp="1002" pin=0"/></net>

<net id="1007"><net_src comp="996" pin="2"/><net_sink comp="1002" pin=1"/></net>

<net id="1012"><net_src comp="1002" pin="2"/><net_sink comp="1008" pin=0"/></net>

<net id="1013"><net_src comp="208" pin="2"/><net_sink comp="1008" pin=1"/></net>

<net id="1019"><net_src comp="1008" pin="2"/><net_sink comp="1014" pin=0"/></net>

<net id="1020"><net_src comp="1014" pin="3"/><net_sink comp="138" pin=1"/></net>

<net id="1024"><net_src comp="1021" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="1028"><net_src comp="251" pin="1"/><net_sink comp="1025" pin=0"/></net>

<net id="1029"><net_src comp="1025" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="1033"><net_src comp="291" pin="2"/><net_sink comp="1030" pin=0"/></net>

<net id="1037"><net_src comp="297" pin="2"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="1039"><net_src comp="1034" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="1040"><net_src comp="1034" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="1041"><net_src comp="1034" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="1045"><net_src comp="311" pin="2"/><net_sink comp="1042" pin=0"/></net>

<net id="1046"><net_src comp="1042" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="1047"><net_src comp="1042" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="1051"><net_src comp="403" pin="2"/><net_sink comp="1048" pin=0"/></net>

<net id="1052"><net_src comp="1048" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="1056"><net_src comp="421" pin="3"/><net_sink comp="1053" pin=0"/></net>

<net id="1057"><net_src comp="1053" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="1061"><net_src comp="429" pin="1"/><net_sink comp="1058" pin=0"/></net>

<net id="1062"><net_src comp="1058" pin="1"/><net_sink comp="701" pin=1"/></net>

<net id="1066"><net_src comp="515" pin="3"/><net_sink comp="1063" pin=0"/></net>

<net id="1067"><net_src comp="1063" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="1071"><net_src comp="527" pin="1"/><net_sink comp="1068" pin=0"/></net>

<net id="1072"><net_src comp="1068" pin="1"/><net_sink comp="823" pin=1"/></net>

<net id="1073"><net_src comp="1068" pin="1"/><net_sink comp="833" pin=1"/></net>

<net id="1077"><net_src comp="90" pin="3"/><net_sink comp="1074" pin=0"/></net>

<net id="1078"><net_src comp="1074" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="1082"><net_src comp="107" pin="3"/><net_sink comp="1079" pin=0"/></net>

<net id="1083"><net_src comp="1079" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="1087"><net_src comp="565" pin="2"/><net_sink comp="1084" pin=0"/></net>

<net id="1088"><net_src comp="1084" pin="1"/><net_sink comp="1021" pin=0"/></net>

<net id="1092"><net_src comp="571" pin="2"/><net_sink comp="1089" pin=0"/></net>

<net id="1093"><net_src comp="1089" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="1097"><net_src comp="577" pin="2"/><net_sink comp="1094" pin=0"/></net>

<net id="1098"><net_src comp="1094" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="1102"><net_src comp="583" pin="3"/><net_sink comp="1099" pin=0"/></net>

<net id="1103"><net_src comp="1099" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="1107"><net_src comp="97" pin="3"/><net_sink comp="1104" pin=0"/></net>

<net id="1108"><net_src comp="1104" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="1109"><net_src comp="1104" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="1110"><net_src comp="1104" pin="1"/><net_sink comp="817" pin=1"/></net>

<net id="1114"><net_src comp="589" pin="2"/><net_sink comp="1111" pin=0"/></net>

<net id="1115"><net_src comp="1111" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="1119"><net_src comp="600" pin="3"/><net_sink comp="1116" pin=0"/></net>

<net id="1120"><net_src comp="1116" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="1124"><net_src comp="649" pin="3"/><net_sink comp="1121" pin=0"/></net>

<net id="1125"><net_src comp="1121" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="1126"><net_src comp="1121" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="1127"><net_src comp="1121" pin="1"/><net_sink comp="817" pin=2"/></net>

<net id="1131"><net_src comp="817" pin="3"/><net_sink comp="1128" pin=0"/></net>

<net id="1132"><net_src comp="1128" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="1133"><net_src comp="1128" pin="1"/><net_sink comp="856" pin=0"/></net>

<net id="1134"><net_src comp="1128" pin="1"/><net_sink comp="921" pin=2"/></net>

<net id="1138"><net_src comp="115" pin="3"/><net_sink comp="1135" pin=0"/></net>

<net id="1139"><net_src comp="1135" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="1143"><net_src comp="833" pin="2"/><net_sink comp="1140" pin=0"/></net>

<net id="1144"><net_src comp="1140" pin="1"/><net_sink comp="928" pin=0"/></net>

<net id="1148"><net_src comp="921" pin="3"/><net_sink comp="1145" pin=0"/></net>

<net id="1149"><net_src comp="1145" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="1150"><net_src comp="1145" pin="1"/><net_sink comp="949" pin=0"/></net>

<net id="1151"><net_src comp="1145" pin="1"/><net_sink comp="1014" pin=2"/></net>

<net id="1155"><net_src comp="123" pin="3"/><net_sink comp="1152" pin=0"/></net>

<net id="1156"><net_src comp="1152" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="1160"><net_src comp="97" pin="3"/><net_sink comp="1157" pin=0"/></net>

<net id="1161"><net_src comp="1157" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="1162"><net_src comp="1157" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="1163"><net_src comp="1157" pin="1"/><net_sink comp="1014" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {10 }
 - Input state : 
	Port: max_pooling2d : input_r | {2 3 5 6 7 8 }
  - Chain level:
	State 1
	State 2
		i_cast2 : 1
		tmp_33 : 1
		tmp_37_cast : 2
		p_shl : 1
		empty : 2
		zext_ln121_1 : 1
		tmp_34 : 1
		tmp_38_cast : 2
		tmp : 3
		tmp_cast : 4
		mul2212 : 5
		add_ln133 : 3
		icmp_ln118 : 1
		br_ln118 : 2
		icmp_ln121 : 1
		ii_mid210 : 2
		add_ln11861 : 1
		i_cast2_mid1 : 2
		p_mid : 2
		p_mid213 : 3
		p_mid213_cast : 4
		p_shl_mid1 : 2
		p_shl_mid2 : 3
		p_mid114 : 3
		p_mid215 : 4
		tmp_cast_mid124 : 3
		mul2212_mid126 : 4
		add_ln133_mid233 : 4
		not_exitcond_flatten : 2
		icmp_ln124 : 1
		icmp_ln124_mid253 : 2
		add_ln121 : 3
		or_ln121 : 2
		select_ln121 : 2
		zext_ln121_4 : 4
		p_mid1 : 4
		p_mid1_cast : 5
		tmp_mid1 : 6
		tmp_cast_mid1 : 7
		mul2212_mid1 : 8
		empty_43 : 6
		select_ln121_11 : 9
		add26_mid2 : 10
		add_ln133_13 : 5
		select_ln121_12 : 6
		or_ln121_4 : 7
		shl_ln133_mid2 : 7
		select_ln121_14 : 2
		iii_cast8 : 3
		iii_cast : 3
		tmp_s : 7
		add_ln133_s : 8
		zext_ln133 : 9
		input_addr : 10
		input_load : 11
		add_ln133_14 : 8
		zext_ln133_7 : 9
		input_addr_7 : 10
		input_load_7 : 11
		add_ln140 : 11
	State 3
		tmp_23 : 1
		select_ln121_15 : 1
	State 4
		tmp_22 : 1
		trunc_ln134 : 1
		icmp_ln134 : 2
		icmp_ln134_27 : 2
		or_ln134 : 3
		and_ln134 : 3
		select_ln134 : 3
		tmp_26 : 4
	State 5
		mul_ln121 : 1
		add_ln133_12 : 2
		mul_ln121_1 : 1
		mul_ln121_mid2 : 2
		shl_ln133_4_mid245_v_v : 2
		add_ln133_15 : 3
		select_ln121_13 : 4
		shl_ln133_4_mid2 : 5
		add_ln121_4 : 5
		shl_ln133_5_mid2 : 6
		tmp_24 : 1
		trunc_ln134_13 : 1
		tmp_25 : 1
		trunc_ln134_14 : 1
		icmp_ln134_28 : 2
		icmp_ln134_29 : 2
		or_ln134_13 : 3
		icmp_ln134_30 : 2
		icmp_ln134_31 : 2
		or_ln134_14 : 3
		and_ln134_13 : 3
		and_ln134_14 : 3
		select_ln134_7 : 3
		add_ln133_16 : 6
		zext_ln133_8 : 7
		input_addr_8 : 8
		input_load_8 : 9
		add_ln133_17 : 7
	State 6
		tmp_29 : 1
	State 7
		tmp_27 : 1
		trunc_ln134_15 : 1
		tmp_28 : 1
		trunc_ln134_16 : 1
		icmp_ln134_32 : 2
		icmp_ln134_33 : 2
		or_ln134_15 : 3
		icmp_ln134_34 : 2
		icmp_ln134_35 : 2
		or_ln134_16 : 3
		and_ln134_15 : 3
		and_ln134_16 : 3
		select_ln134_8 : 3
		input_addr_9 : 1
		input_load_9 : 2
	State 8
	State 9
	State 10
		tmp_30 : 1
		trunc_ln134_17 : 1
		tmp_31 : 1
		trunc_ln134_18 : 1
		icmp_ln134_36 : 2
		icmp_ln134_37 : 2
		or_ln134_17 : 3
		icmp_ln134_38 : 2
		icmp_ln134_39 : 2
		or_ln134_18 : 3
		and_ln134_17 : 3
		and_ln134_18 : 3
		select_ln134_9 : 3
		output_addr : 1
		store_ln140 : 4
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |           tmp_fu_269          |    0    |    0    |    10   |
|          |         mul2212_fu_279        |    0    |    0    |    12   |
|          |        add_ln133_fu_285       |    0    |    0    |    14   |
|          |       add_ln11861_fu_311      |    0    |    0    |    12   |
|          |     mul2212_mid126_fu_377     |    0    |    0    |    12   |
|          |        add_ln121_fu_409       |    0    |    0    |    12   |
|          |        tmp_mid1_fu_447        |    0    |    0    |    10   |
|          |      mul2212_mid1_fu_457      |    0    |    0    |    12   |
|          |      add_ln133_13_fu_487      |    0    |    0    |    14   |
|    add   |      add_ln133_14_fu_554      |    0    |    0    |    19   |
|          |        add_ln140_fu_565       |    0    |    0    |    17   |
|          |        add_ln118_fu_571       |    0    |    0    |    17   |
|          |        add_ln124_fu_589       |    0    |    0    |    13   |
|          |       add_ln121_5_fu_594      |    0    |    0    |    16   |
|          |      add_ln133_12_fu_667      |    0    |    0    |    14   |
|          |      add_ln133_15_fu_701      |    0    |    0    |    14   |
|          |       add_ln121_4_fu_721      |    0    |    0    |    14   |
|          |      add_ln133_16_fu_823      |    0    |    0    |    19   |
|          |      add_ln133_17_fu_833      |    0    |    0    |    19   |
|----------|-------------------------------|---------|---------|---------|
|          |       icmp_ln118_fu_291       |    0    |    0    |    11   |
|          |       icmp_ln121_fu_297       |    0    |    0    |    11   |
|          |       icmp_ln124_fu_397       |    0    |    0    |    10   |
|          |       icmp_ln134_fu_625       |    0    |    0    |    11   |
|          |      icmp_ln134_27_fu_631     |    0    |    0    |    16   |
|          |      icmp_ln134_28_fu_769     |    0    |    0    |    11   |
|          |      icmp_ln134_29_fu_775     |    0    |    0    |    16   |
|          |      icmp_ln134_30_fu_787     |    0    |    0    |    11   |
|   icmp   |      icmp_ln134_31_fu_793     |    0    |    0    |    16   |
|          |      icmp_ln134_32_fu_873     |    0    |    0    |    11   |
|          |      icmp_ln134_33_fu_879     |    0    |    0    |    16   |
|          |      icmp_ln134_34_fu_891     |    0    |    0    |    11   |
|          |      icmp_ln134_35_fu_897     |    0    |    0    |    16   |
|          |      icmp_ln134_36_fu_966     |    0    |    0    |    11   |
|          |      icmp_ln134_37_fu_972     |    0    |    0    |    16   |
|          |      icmp_ln134_38_fu_984     |    0    |    0    |    11   |
|          |      icmp_ln134_39_fu_990     |    0    |    0    |    16   |
|----------|-------------------------------|---------|---------|---------|
|          |        ii_mid210_fu_303       |    0    |    0    |    4    |
|          |        p_mid213_fu_331        |    0    |    0    |    3    |
|          |       p_shl_mid2_fu_351       |    0    |    0    |    5    |
|          |        p_mid215_fu_365        |    0    |    0    |    7    |
|          |    add_ln133_mid233_fu_383    |    0    |    0    |    7    |
|          |      select_ln121_fu_421      |    0    |    0    |    6    |
|          |        empty_43_fu_463        |    0    |    0    |    5    |
|          |     select_ln121_11_fu_471    |    0    |    0    |    5    |
|          |     select_ln121_12_fu_493    |    0    |    0    |    7    |
|  select  |     select_ln121_14_fu_515    |    0    |    0    |    4    |
|          |      select_ln118_fu_583      |    0    |    0    |    4    |
|          |     select_ln121_15_fu_600    |    0    |    0    |    8    |
|          |      select_ln134_fu_649      |    0    |    0    |    32   |
|          |     mul_ln121_mid2_fu_687     |    0    |    0    |    7    |
|          | shl_ln133_4_mid245_v_v_fu_694 |    0    |    0    |    7    |
|          |     select_ln121_13_fu_706    |    0    |    0    |    7    |
|          |     select_ln134_7_fu_817     |    0    |    0    |    32   |
|          |     select_ln134_8_fu_921     |    0    |    0    |    32   |
|          |     select_ln134_9_fu_1014    |    0    |    0    |    32   |
|----------|-------------------------------|---------|---------|---------|
|          |          empty_fu_245         |    0    |    0    |    17   |
|    mul   |        p_mid114_fu_359        |    0    |    0    |    17   |
|          |        mul_ln121_fu_661       |    0    |    0    |    17   |
|          |       mul_ln121_1_fu_681      |    0    |    0    |    17   |
|----------|-------------------------------|---------|---------|---------|
|          |    icmp_ln124_mid253_fu_403   |    0    |    0    |    2    |
|          |        and_ln134_fu_643       |    0    |    0    |    2    |
|          |      and_ln134_13_fu_805      |    0    |    0    |    2    |
|    and   |      and_ln134_14_fu_811      |    0    |    0    |    2    |
|          |      and_ln134_15_fu_909      |    0    |    0    |    2    |
|          |      and_ln134_16_fu_915      |    0    |    0    |    2    |
|          |      and_ln134_17_fu_1002     |    0    |    0    |    2    |
|          |      and_ln134_18_fu_1008     |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|          |        or_ln121_fu_415        |    0    |    0    |    2    |
|          |       or_ln121_4_fu_501       |    0    |    0    |    0    |
|          |        empty_41_fu_577        |    0    |    0    |    0    |
|          |        or_ln134_fu_637        |    0    |    0    |    2    |
|          |        p_mid116_fu_672        |    0    |    0    |    0    |
|    or    |       or_ln134_13_fu_781      |    0    |    0    |    2    |
|          |       or_ln134_14_fu_799      |    0    |    0    |    2    |
|          |       or_ln134_15_fu_885      |    0    |    0    |    2    |
|          |       or_ln134_16_fu_903      |    0    |    0    |    2    |
|          |       or_ln134_17_fu_978      |    0    |    0    |    2    |
|          |       or_ln134_18_fu_996      |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|    xor   |  not_exitcond_flatten_fu_391  |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|   fcmp   |           grp_fu_202          |    0    |    0    |    0    |
|          |           grp_fu_208          |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         i_cast2_fu_219        |    0    |    0    |    0    |
|          |       tmp_37_cast_fu_233      |    0    |    0    |    0    |
|          |      zext_ln121_1_fu_251      |    0    |    0    |    0    |
|          |       tmp_38_cast_fu_265      |    0    |    0    |    0    |
|          |        tmp_cast_fu_275        |    0    |    0    |    0    |
|          |      i_cast2_mid1_fu_317      |    0    |    0    |    0    |
|          |      p_mid213_cast_fu_339     |    0    |    0    |    0    |
|          |     tmp_cast_mid124_fu_373    |    0    |    0    |    0    |
|          |      zext_ln121_4_fu_429      |    0    |    0    |    0    |
|   zext   |       p_mid1_cast_fu_443      |    0    |    0    |    0    |
|          |      tmp_cast_mid1_fu_453     |    0    |    0    |    0    |
|          |        iii_cast8_fu_523       |    0    |    0    |    0    |
|          |        iii_cast_fu_527        |    0    |    0    |    0    |
|          |       zext_ln133_fu_549       |    0    |    0    |    0    |
|          |      zext_ln133_7_fu_560      |    0    |    0    |    0    |
|          |       zext_ln121_fu_658       |    0    |    0    |    0    |
|          |      zext_ln121_3_fu_677      |    0    |    0    |    0    |
|          |      zext_ln133_8_fu_828      |    0    |    0    |    0    |
|          |      zext_ln133_9_fu_928      |    0    |    0    |    0    |
|          |       zext_ln140_fu_1021      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         tmp_33_fu_223         |    0    |    0    |    0    |
|          |         tmp_34_fu_255         |    0    |    0    |    0    |
|          |          p_mid_fu_321         |    0    |    0    |    0    |
|          |         p_mid1_fu_433         |    0    |    0    |    0    |
|          |          tmp_s_fu_531         |    0    |    0    |    0    |
|partselect|         tmp_22_fu_611         |    0    |    0    |    0    |
|          |         tmp_24_fu_738         |    0    |    0    |    0    |
|          |         tmp_25_fu_755         |    0    |    0    |    0    |
|          |         tmp_27_fu_842         |    0    |    0    |    0    |
|          |         tmp_28_fu_859         |    0    |    0    |    0    |
|          |         tmp_30_fu_935         |    0    |    0    |    0    |
|          |         tmp_31_fu_952         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          p_shl_fu_237         |    0    |    0    |    0    |
|          |       p_shl_mid1_fu_343       |    0    |    0    |    0    |
|          |       add26_mid2_fu_479       |    0    |    0    |    0    |
|bitconcatenate|     shl_ln133_mid2_fu_507     |    0    |    0    |    0    |
|          |       add_ln133_s_fu_541      |    0    |    0    |    0    |
|          |    shl_ln133_4_mid2_fu_713    |    0    |    0    |    0    |
|          |    shl_ln133_5_mid2_fu_727    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       trunc_ln134_fu_621      |    0    |    0    |    0    |
|          |     trunc_ln134_13_fu_748     |    0    |    0    |    0    |
|          |     trunc_ln134_14_fu_765     |    0    |    0    |    0    |
|   trunc  |     trunc_ln134_15_fu_852     |    0    |    0    |    0    |
|          |     trunc_ln134_16_fu_869     |    0    |    0    |    0    |
|          |     trunc_ln134_17_fu_945     |    0    |    0    |    0    |
|          |     trunc_ln134_18_fu_962     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    0    |    0    |   807   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|   add_ln11861_reg_1042   |    4   |
|    add_ln118_reg_1089    |   10   |
|    add_ln124_reg_1111    |    6   |
|   add_ln133_17_reg_1140  |   12   |
|    add_ln140_reg_1084    |   10   |
|     empty_41_reg_1094    |    4   |
|         i_reg_156        |    4   |
|    icmp_ln118_reg_1030   |    1   |
|    icmp_ln121_reg_1034   |    1   |
|icmp_ln124_mid253_reg_1048|    1   |
|        ii_reg_180        |    4   |
|     iii_cast_reg_1068    |   12   |
|        iii_reg_191       |    6   |
| indvar_flatten54_reg_144 |   10   |
|  indvar_flatten_reg_168  |    9   |
|   input_addr_7_reg_1079  |   12   |
|   input_addr_8_reg_1135  |   12   |
|   input_addr_9_reg_1152  |   12   |
|    input_addr_reg_1074   |   12   |
|   input_load_7_reg_1104  |   32   |
|   input_load_9_reg_1157  |   32   |
|          reg_213         |   32   |
|   select_ln118_reg_1099  |    4   |
| select_ln121_14_reg_1063 |    4   |
| select_ln121_15_reg_1116 |    9   |
|   select_ln121_reg_1053  |    6   |
|  select_ln134_7_reg_1128 |   32   |
|  select_ln134_8_reg_1145 |   32   |
|   select_ln134_reg_1121  |   32   |
|   zext_ln121_1_reg_1025  |    7   |
|   zext_ln121_4_reg_1058  |    7   |
+--------------------------+--------+
|           Total          |   371  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_97     |  p0  |   4  |  12  |   48   ||    20   |
|     grp_access_fu_97     |  p2  |   4  |   0  |    0   ||    20   |
| indvar_flatten54_reg_144 |  p0  |   2  |  10  |   20   ||    9    |
|         i_reg_156        |  p0  |   2  |   4  |    8   ||    9    |
|  indvar_flatten_reg_168  |  p0  |   2  |   9  |   18   ||    9    |
|        grp_fu_202        |  p0  |   3  |  32  |   96   ||    14   |
|        grp_fu_202        |  p1  |   3  |  32  |   96   ||    14   |
|        grp_fu_208        |  p0  |   3  |  32  |   96   ||    14   |
|        grp_fu_208        |  p1  |   2  |  32  |   64   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   446  ||  4.807  ||   118   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   807  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   118  |
|  Register |    -   |    -   |   371  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    4   |   371  |   925  |
+-----------+--------+--------+--------+--------+
