// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _erode_filter_HH_
#define _erode_filter_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "fromFrameToBlobCount_urem_10ns_9ns_10_14_1.h"
#include "fromFrameToBlobCount_mac_muladd_9ns_8ns_8ns_15_3_1.h"
#include "fromFrameToBlobCount_mul_mul_10ns_12ns_22_3_1.h"
#include "erode_filter_lineBuf_val_1.h"

namespace ap_rtl {

struct erode_filter : public sc_module {
    // Port declarations 13
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<15> > input_r_address0;
    sc_out< sc_logic > input_r_ce0;
    sc_in< sc_lv<8> > input_r_q0;
    sc_out< sc_lv<15> > output_r_address0;
    sc_out< sc_logic > output_r_ce0;
    sc_out< sc_logic > output_r_we0;
    sc_out< sc_lv<8> > output_r_d0;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    erode_filter(sc_module_name name);
    SC_HAS_PROCESS(erode_filter);

    ~erode_filter();

    sc_trace_file* mVcdFile;

    erode_filter_lineBuf_val_1* lineBuf_val_1_U;
    erode_filter_lineBuf_val_1* lineBuf_val_2_U;
    fromFrameToBlobCount_urem_10ns_9ns_10_14_1<1,14,10,9,10>* fromFrameToBlobCount_urem_10ns_9ns_10_14_1_U1;
    fromFrameToBlobCount_mac_muladd_9ns_8ns_8ns_15_3_1<1,3,9,8,8,15>* fromFrameToBlobCount_mac_muladd_9ns_8ns_8ns_15_3_1_U2;
    fromFrameToBlobCount_mul_mul_10ns_12ns_22_3_1<1,3,10,12,22>* fromFrameToBlobCount_mul_mul_10ns_12ns_22_3_1_U3;
    sc_signal< sc_lv<5> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<15> > indvar_flatten_reg_207;
    sc_signal< sc_lv<15> > indvars_iv_reg_218;
    sc_signal< sc_lv<8> > y_reg_229;
    sc_signal< sc_lv<15> > pixCount_reg_240;
    sc_signal< sc_lv<15> > pixCount_1_reg_251;
    sc_signal< sc_lv<8> > col_assign_1_reg_262;
    sc_signal< sc_lv<32> > outCount_3_reg_273;
    sc_signal< sc_lv<32> > outCount_3_reg_273_pp1_iter1_reg;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< bool > ap_block_state13_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state14_pp1_stage0_iter1;
    sc_signal< bool > ap_block_state15_pp1_stage0_iter2;
    sc_signal< bool > ap_block_state16_pp1_stage0_iter3;
    sc_signal< bool > ap_block_state17_pp1_stage0_iter4;
    sc_signal< bool > ap_block_state18_pp1_stage0_iter5;
    sc_signal< bool > ap_block_state19_pp1_stage0_iter6;
    sc_signal< bool > ap_block_state20_pp1_stage0_iter7;
    sc_signal< bool > ap_block_state21_pp1_stage0_iter8;
    sc_signal< bool > ap_block_state22_pp1_stage0_iter9;
    sc_signal< bool > ap_block_state23_pp1_stage0_iter10;
    sc_signal< bool > ap_block_state24_pp1_stage0_iter11;
    sc_signal< bool > ap_block_state25_pp1_stage0_iter12;
    sc_signal< bool > ap_block_state26_pp1_stage0_iter13;
    sc_signal< bool > ap_block_state27_pp1_stage0_iter14;
    sc_signal< bool > ap_block_state28_pp1_stage0_iter15;
    sc_signal< bool > ap_block_state29_pp1_stage0_iter16;
    sc_signal< bool > ap_block_state30_pp1_stage0_iter17;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<32> > outCount_3_reg_273_pp1_iter2_reg;
    sc_signal< sc_lv<32> > outCount_3_reg_273_pp1_iter3_reg;
    sc_signal< sc_lv<32> > outCount_3_reg_273_pp1_iter4_reg;
    sc_signal< sc_lv<32> > outCount_3_reg_273_pp1_iter5_reg;
    sc_signal< sc_lv<32> > outCount_3_reg_273_pp1_iter6_reg;
    sc_signal< sc_lv<32> > outCount_3_reg_273_pp1_iter7_reg;
    sc_signal< sc_lv<32> > outCount_3_reg_273_pp1_iter8_reg;
    sc_signal< sc_lv<32> > outCount_3_reg_273_pp1_iter9_reg;
    sc_signal< sc_lv<32> > outCount_3_reg_273_pp1_iter10_reg;
    sc_signal< sc_lv<32> > outCount_3_reg_273_pp1_iter11_reg;
    sc_signal< sc_lv<32> > outCount_3_reg_273_pp1_iter12_reg;
    sc_signal< sc_lv<32> > outCount_3_reg_273_pp1_iter13_reg;
    sc_signal< sc_lv<32> > outCount_3_reg_273_pp1_iter14_reg;
    sc_signal< sc_lv<32> > outCount_3_reg_273_pp1_iter15_reg;
    sc_signal< sc_lv<32> > outCount_3_reg_273_pp1_iter16_reg;
    sc_signal< sc_lv<10> > flush_pos_reg_283;
    sc_signal< sc_lv<8> > lineBuf_val_2_q0;
    sc_signal< sc_lv<8> > reg_295;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter9;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_918;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_918_pp0_iter2_reg;
    sc_signal< sc_lv<8> > reg_295_pp0_iter4_reg;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter15;
    sc_signal< sc_lv<1> > exitcond_reg_1112;
    sc_signal< sc_lv<1> > exitcond_reg_1112_pp1_iter14_reg;
    sc_signal< sc_lv<1> > cond_reg_1136;
    sc_signal< sc_lv<1> > cond_reg_1136_pp1_iter14_reg;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_305_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_918_pp0_iter1_reg;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_918_pp0_iter3_reg;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_918_pp0_iter4_reg;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_918_pp0_iter5_reg;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_918_pp0_iter6_reg;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_918_pp0_iter7_reg;
    sc_signal< sc_lv<15> > indvar_flatten_next_fu_311_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > exitcond1_fu_317_p2;
    sc_signal< sc_lv<1> > exitcond1_reg_927;
    sc_signal< sc_lv<15> > pixCount_1_mid2_fu_329_p3;
    sc_signal< sc_lv<15> > pixCount_1_mid2_reg_933;
    sc_signal< sc_lv<8> > tmp_mid2_v_v_fu_343_p3;
    sc_signal< sc_lv<8> > tmp_mid2_v_v_reg_940;
    sc_signal< sc_lv<1> > icmp_fu_361_p2;
    sc_signal< sc_lv<1> > icmp_reg_946;
    sc_signal< sc_lv<1> > icmp1_fu_377_p2;
    sc_signal< sc_lv<1> > icmp1_reg_951;
    sc_signal< sc_lv<15> > indvars_iv_mid2_fu_389_p3;
    sc_signal< sc_lv<15> > pixCount_mid2_fu_397_p3;
    sc_signal< sc_lv<15> > tmp_17_fu_405_p2;
    sc_signal< sc_lv<8> > col_assign_1_mid2_fu_411_p3;
    sc_signal< sc_lv<8> > col_assign_1_mid2_reg_971;
    sc_signal< sc_lv<8> > col_assign_1_mid2_reg_971_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_1_fu_426_p2;
    sc_signal< sc_lv<1> > tmp_1_reg_982;
    sc_signal< sc_lv<1> > tmp_1_reg_982_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_1_reg_982_pp0_iter3_reg;
    sc_signal< sc_lv<1> > tmp_1_reg_982_pp0_iter4_reg;
    sc_signal< sc_lv<1> > tmp_1_reg_982_pp0_iter5_reg;
    sc_signal< sc_lv<1> > tmp_1_reg_982_pp0_iter6_reg;
    sc_signal< sc_lv<1> > tmp_1_reg_982_pp0_iter7_reg;
    sc_signal< sc_lv<1> > tmp_7_fu_431_p2;
    sc_signal< sc_lv<1> > tmp_7_reg_988;
    sc_signal< sc_lv<1> > tmp_7_reg_988_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_7_reg_988_pp0_iter3_reg;
    sc_signal< sc_lv<1> > tmp_7_reg_988_pp0_iter4_reg;
    sc_signal< sc_lv<1> > tmp_7_reg_988_pp0_iter5_reg;
    sc_signal< sc_lv<1> > tmp_7_reg_988_pp0_iter6_reg;
    sc_signal< sc_lv<1> > tmp_7_reg_988_pp0_iter7_reg;
    sc_signal< sc_lv<1> > sel_tmp2_fu_470_p2;
    sc_signal< sc_lv<1> > sel_tmp2_reg_993;
    sc_signal< sc_lv<1> > sel_tmp2_reg_993_pp0_iter2_reg;
    sc_signal< sc_lv<1> > sel_tmp2_reg_993_pp0_iter3_reg;
    sc_signal< sc_lv<1> > sel_tmp2_reg_993_pp0_iter4_reg;
    sc_signal< sc_lv<1> > sel_tmp2_reg_993_pp0_iter5_reg;
    sc_signal< sc_lv<1> > sel_tmp2_reg_993_pp0_iter6_reg;
    sc_signal< sc_lv<1> > tmp_15_fu_476_p2;
    sc_signal< sc_lv<1> > tmp_15_reg_998;
    sc_signal< sc_lv<1> > tmp_15_reg_998_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_15_reg_998_pp0_iter3_reg;
    sc_signal< sc_lv<1> > tmp_15_reg_998_pp0_iter4_reg;
    sc_signal< sc_lv<1> > tmp_15_reg_998_pp0_iter5_reg;
    sc_signal< sc_lv<1> > tmp_15_reg_998_pp0_iter6_reg;
    sc_signal< sc_lv<1> > tmp_15_reg_998_pp0_iter7_reg;
    sc_signal< sc_lv<1> > tmp_15_reg_998_pp0_iter8_reg;
    sc_signal< sc_lv<8> > x_fu_481_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<8> > lineBuf_val_1_addr_1_reg_1007;
    sc_signal< sc_lv<8> > lineBuf_val_1_addr_1_reg_1007_pp0_iter3_reg;
    sc_signal< sc_lv<8> > lineBuf_val_2_addr_1_reg_1013;
    sc_signal< sc_lv<8> > lineBuf_val_2_addr_1_reg_1013_pp0_iter3_reg;
    sc_signal< sc_lv<8> > lineBuf_val_2_addr_1_reg_1013_pp0_iter4_reg;
    sc_signal< sc_lv<8> > lineBuf_val_2_addr_1_reg_1013_pp0_iter5_reg;
    sc_signal< sc_lv<15> > grp_fu_852_p3;
    sc_signal< sc_lv<15> > tmp_5_reg_1019;
    sc_signal< sc_lv<1> > tmp_21_reg_1024;
    sc_signal< sc_lv<1> > tmp_21_reg_1024_pp0_iter4_reg;
    sc_signal< sc_lv<1> > tmp_21_reg_1024_pp0_iter5_reg;
    sc_signal< sc_lv<1> > tmp_12_reg_1034;
    sc_signal< sc_lv<1> > tmp_13_reg_1039;
    sc_signal< sc_lv<1> > tmp_18_reg_1044;
    sc_signal< sc_lv<32> > outCount_1_load_reg_1049;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_lv<32> > outCount_1_load_reg_1049_pp0_iter6_reg;
    sc_signal< sc_lv<32> > outCount_1_load_reg_1049_pp0_iter7_reg;
    sc_signal< sc_lv<32> > outCount_1_load_reg_1049_pp0_iter8_reg;
    sc_signal< sc_lv<8> > pixels_val_1_1_loa_1_reg_1056;
    sc_signal< sc_lv<8> > pixels_val_1_1_loa_1_reg_1056_pp0_iter6_reg;
    sc_signal< sc_lv<8> > out_7_reg_1061;
    sc_signal< sc_lv<8> > out_7_reg_1061_pp0_iter6_reg;
    sc_signal< sc_lv<1> > tmp_20_reg_1067;
    sc_signal< sc_lv<1> > tmp_22_reg_1072;
    sc_signal< sc_lv<1> > tmp_23_reg_1077;
    sc_signal< sc_lv<1> > tmp_24_reg_1082;
    sc_signal< sc_lv<3> > tmp3_fu_654_p2;
    sc_signal< sc_lv<3> > tmp3_reg_1087;
    sc_signal< sc_lv<3> > tmp3_reg_1087_pp0_iter6_reg;
    sc_signal< sc_lv<3> > tmp7_fu_722_p2;
    sc_signal< sc_lv<3> > tmp7_reg_1092;
    sc_signal< sc_lv<8> > out_5_fu_760_p3;
    sc_signal< sc_lv<8> > out_5_reg_1097;
    sc_signal< sc_lv<8> > out_4_fu_773_p3;
    sc_signal< sc_lv<8> > out_4_reg_1102;
    sc_signal< sc_lv<32> > tmp_fu_789_p2;
    sc_signal< sc_lv<32> > tmp_reg_1107;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<1> > exitcond_fu_794_p2;
    sc_signal< sc_lv<1> > exitcond_reg_1112_pp1_iter1_reg;
    sc_signal< sc_lv<1> > exitcond_reg_1112_pp1_iter2_reg;
    sc_signal< sc_lv<1> > exitcond_reg_1112_pp1_iter3_reg;
    sc_signal< sc_lv<1> > exitcond_reg_1112_pp1_iter4_reg;
    sc_signal< sc_lv<1> > exitcond_reg_1112_pp1_iter5_reg;
    sc_signal< sc_lv<1> > exitcond_reg_1112_pp1_iter6_reg;
    sc_signal< sc_lv<1> > exitcond_reg_1112_pp1_iter7_reg;
    sc_signal< sc_lv<1> > exitcond_reg_1112_pp1_iter8_reg;
    sc_signal< sc_lv<1> > exitcond_reg_1112_pp1_iter9_reg;
    sc_signal< sc_lv<1> > exitcond_reg_1112_pp1_iter10_reg;
    sc_signal< sc_lv<1> > exitcond_reg_1112_pp1_iter11_reg;
    sc_signal< sc_lv<1> > exitcond_reg_1112_pp1_iter12_reg;
    sc_signal< sc_lv<1> > exitcond_reg_1112_pp1_iter13_reg;
    sc_signal< sc_lv<1> > exitcond_reg_1112_pp1_iter15_reg;
    sc_signal< sc_lv<1> > exitcond_reg_1112_pp1_iter16_reg;
    sc_signal< sc_lv<32> > outCount_2_fu_809_p2;
    sc_signal< sc_lv<32> > outCount_2_reg_1121;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<10> > flush_pos_1_fu_815_p2;
    sc_signal< sc_lv<10> > flush_pos_1_reg_1126;
    sc_signal< sc_lv<22> > grp_fu_860_p2;
    sc_signal< sc_lv<22> > mul_reg_1131;
    sc_signal< sc_lv<1> > cond_fu_830_p2;
    sc_signal< sc_lv<1> > cond_reg_1136_pp1_iter4_reg;
    sc_signal< sc_lv<1> > cond_reg_1136_pp1_iter5_reg;
    sc_signal< sc_lv<1> > cond_reg_1136_pp1_iter6_reg;
    sc_signal< sc_lv<1> > cond_reg_1136_pp1_iter7_reg;
    sc_signal< sc_lv<1> > cond_reg_1136_pp1_iter8_reg;
    sc_signal< sc_lv<1> > cond_reg_1136_pp1_iter9_reg;
    sc_signal< sc_lv<1> > cond_reg_1136_pp1_iter10_reg;
    sc_signal< sc_lv<1> > cond_reg_1136_pp1_iter11_reg;
    sc_signal< sc_lv<1> > cond_reg_1136_pp1_iter12_reg;
    sc_signal< sc_lv<1> > cond_reg_1136_pp1_iter13_reg;
    sc_signal< sc_lv<1> > cond_reg_1136_pp1_iter15_reg;
    sc_signal< sc_lv<10> > grp_fu_803_p2;
    sc_signal< sc_lv<10> > col_assign_reg_1141;
    sc_signal< sc_lv<8> > lineBuf_val_1_q0;
    sc_signal< sc_lv<8> > lineBuf_val_1_load_reg_1156;
    sc_signal< sc_lv<8> > out_2_fu_841_p3;
    sc_signal< sc_lv<8> > out_2_reg_1161;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter5_state7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state13;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter13;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter14;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter16;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter17;
    sc_signal< sc_lv<8> > lineBuf_val_1_address0;
    sc_signal< sc_logic > lineBuf_val_1_ce0;
    sc_signal< sc_logic > lineBuf_val_1_ce1;
    sc_signal< sc_logic > lineBuf_val_1_we1;
    sc_signal< sc_lv<8> > lineBuf_val_2_address0;
    sc_signal< sc_logic > lineBuf_val_2_ce0;
    sc_signal< sc_logic > lineBuf_val_2_ce1;
    sc_signal< sc_logic > lineBuf_val_2_we1;
    sc_signal< sc_lv<8> > ap_phi_mux_y_phi_fu_233_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<32> > ap_phi_mux_outCount_3_phi_fu_276_p4;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<10> > ap_phi_mux_flush_pos_phi_fu_287_p4;
    sc_signal< sc_lv<64> > tmp_s_fu_487_p1;
    sc_signal< sc_lv<64> > tmp_6_fu_517_p1;
    sc_signal< sc_lv<64> > tmp_16_fu_785_p1;
    sc_signal< sc_lv<64> > tmp_2_fu_836_p1;
    sc_signal< sc_lv<64> > tmp_3_fu_847_p1;
    sc_signal< sc_lv<8> > out_1_fu_88;
    sc_signal< sc_lv<8> > pixels_val_0_1_1_fu_92;
    sc_signal< sc_lv<8> > pixels_val_0_1_fu_96;
    sc_signal< sc_lv<8> > pixels_val_1_1_1_fu_100;
    sc_signal< sc_lv<8> > pixels_val_1_1_fu_104;
    sc_signal< sc_lv<8> > pixels_val_2_1_1_fu_108;
    sc_signal< sc_lv<8> > pixels_val_2_1_fu_112;
    sc_signal< sc_lv<32> > outCount_1_fu_116;
    sc_signal< sc_lv<32> > outCount_fu_670_p2;
    sc_signal< sc_lv<15> > pixCount_s_fu_323_p2;
    sc_signal< sc_lv<8> > y_s_fu_337_p2;
    sc_signal< sc_lv<7> > tmp_8_fu_351_p4;
    sc_signal< sc_lv<7> > tmp_10_fu_367_p4;
    sc_signal< sc_lv<15> > indvars_iv_next_dup2_fu_383_p2;
    sc_signal< sc_lv<7> > tmp_11_fu_436_p4;
    sc_signal< sc_lv<1> > sel_tmp_fu_452_p2;
    sc_signal< sc_lv<1> > icmp2_fu_446_p2;
    sc_signal< sc_lv<1> > tmp_8_mid2_fu_421_p3;
    sc_signal< sc_lv<1> > tmp9_fu_464_p2;
    sc_signal< sc_lv<1> > tmp8_fu_458_p2;
    sc_signal< sc_lv<1> > tmp_19_fu_590_p3;
    sc_signal< sc_lv<2> > tmp_67_0_1_cast_fu_584_p1;
    sc_signal< sc_lv<2> > tmp_67_cast_fu_581_p1;
    sc_signal< sc_lv<2> > tmp1_fu_634_p2;
    sc_signal< sc_lv<2> > tmp_67_0_2_cast_fu_587_p1;
    sc_signal< sc_lv<2> > tmp_67_1_cast_fu_598_p1;
    sc_signal< sc_lv<2> > tmp2_fu_644_p2;
    sc_signal< sc_lv<3> > tmp12_cast_fu_650_p1;
    sc_signal< sc_lv<3> > tmp11_cast_fu_640_p1;
    sc_signal< sc_lv<32> > outCount_fu_670_p0;
    sc_signal< sc_lv<2> > tmp_67_1_1_cast_fu_681_p1;
    sc_signal< sc_lv<2> > tmp_67_1_2_cast_fu_684_p1;
    sc_signal< sc_lv<2> > tmp4_fu_696_p2;
    sc_signal< sc_lv<2> > tmp_67_2_1_cast_fu_690_p1;
    sc_signal< sc_lv<2> > tmp_67_2_2_cast_fu_693_p1;
    sc_signal< sc_lv<2> > tmp5_fu_706_p2;
    sc_signal< sc_lv<2> > tmp_67_2_cast_fu_687_p1;
    sc_signal< sc_lv<2> > tmp6_fu_712_p2;
    sc_signal< sc_lv<3> > tmp15_cast_fu_718_p1;
    sc_signal< sc_lv<3> > tmp14_cast_fu_702_p1;
    sc_signal< sc_lv<4> > tmp13_cast_fu_731_p1;
    sc_signal< sc_lv<4> > tmp10_cast_fu_728_p1;
    sc_signal< sc_lv<4> > sum_2_2_fu_734_p2;
    sc_signal< sc_lv<1> > tmp_14_fu_740_p2;
    sc_signal< sc_lv<8> > out_fu_746_p3;
    sc_signal< sc_lv<8> > out_3_fu_754_p3;
    sc_signal< sc_lv<1> > sel_tmp7_demorgan_fu_769_p2;
    sc_signal< sc_lv<9> > grp_fu_803_p1;
    sc_signal< sc_lv<2> > p_t_fu_821_p4;
    sc_signal< sc_lv<9> > grp_fu_852_p0;
    sc_signal< sc_lv<8> > grp_fu_852_p1;
    sc_signal< sc_lv<8> > grp_fu_852_p2;
    sc_signal< sc_lv<10> > grp_fu_860_p0;
    sc_signal< sc_lv<12> > grp_fu_860_p1;
    sc_signal< sc_logic > ap_CS_fsm_state31;
    sc_signal< sc_lv<5> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    sc_signal< sc_lv<15> > grp_fu_852_p10;
    sc_signal< sc_lv<15> > grp_fu_852_p20;
    sc_signal< sc_lv<22> > grp_fu_860_p00;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<5> ap_ST_fsm_state1;
    static const sc_lv<5> ap_ST_fsm_pp0_stage0;
    static const sc_lv<5> ap_ST_fsm_state12;
    static const sc_lv<5> ap_ST_fsm_pp1_stage0;
    static const sc_lv<5> ap_ST_fsm_state31;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<15> ap_const_lv15_0;
    static const sc_lv<15> ap_const_lv15_B4;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<10> ap_const_lv10_167;
    static const sc_lv<15> ap_const_lv15_7E90;
    static const sc_lv<15> ap_const_lv15_1;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<15> ap_const_lv15_B5;
    static const sc_lv<15> ap_const_lv15_169;
    static const sc_lv<4> ap_const_lv4_9;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<32> ap_const_lv32_B5;
    static const sc_lv<10> ap_const_lv10_B4;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<22> ap_const_lv22_5B1;
    static const sc_lv<32> ap_const_lv32_4;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state31();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_state10_pp0_stage0_iter8();
    void thread_ap_block_state11_pp0_stage0_iter9();
    void thread_ap_block_state13_pp1_stage0_iter0();
    void thread_ap_block_state14_pp1_stage0_iter1();
    void thread_ap_block_state15_pp1_stage0_iter2();
    void thread_ap_block_state16_pp1_stage0_iter3();
    void thread_ap_block_state17_pp1_stage0_iter4();
    void thread_ap_block_state18_pp1_stage0_iter5();
    void thread_ap_block_state19_pp1_stage0_iter6();
    void thread_ap_block_state20_pp1_stage0_iter7();
    void thread_ap_block_state21_pp1_stage0_iter8();
    void thread_ap_block_state22_pp1_stage0_iter9();
    void thread_ap_block_state23_pp1_stage0_iter10();
    void thread_ap_block_state24_pp1_stage0_iter11();
    void thread_ap_block_state25_pp1_stage0_iter12();
    void thread_ap_block_state26_pp1_stage0_iter13();
    void thread_ap_block_state27_pp1_stage0_iter14();
    void thread_ap_block_state28_pp1_stage0_iter15();
    void thread_ap_block_state29_pp1_stage0_iter16();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state30_pp1_stage0_iter17();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_block_state5_pp0_stage0_iter3();
    void thread_ap_block_state6_pp0_stage0_iter4();
    void thread_ap_block_state7_pp0_stage0_iter5();
    void thread_ap_block_state8_pp0_stage0_iter6();
    void thread_ap_block_state9_pp0_stage0_iter7();
    void thread_ap_condition_pp0_exit_iter5_state7();
    void thread_ap_condition_pp1_exit_iter0_state13();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_phi_mux_flush_pos_phi_fu_287_p4();
    void thread_ap_phi_mux_outCount_3_phi_fu_276_p4();
    void thread_ap_phi_mux_y_phi_fu_233_p4();
    void thread_ap_ready();
    void thread_col_assign_1_mid2_fu_411_p3();
    void thread_cond_fu_830_p2();
    void thread_exitcond1_fu_317_p2();
    void thread_exitcond_flatten_fu_305_p2();
    void thread_exitcond_fu_794_p2();
    void thread_flush_pos_1_fu_815_p2();
    void thread_grp_fu_803_p1();
    void thread_grp_fu_852_p0();
    void thread_grp_fu_852_p1();
    void thread_grp_fu_852_p10();
    void thread_grp_fu_852_p2();
    void thread_grp_fu_852_p20();
    void thread_grp_fu_860_p0();
    void thread_grp_fu_860_p00();
    void thread_grp_fu_860_p1();
    void thread_icmp1_fu_377_p2();
    void thread_icmp2_fu_446_p2();
    void thread_icmp_fu_361_p2();
    void thread_indvar_flatten_next_fu_311_p2();
    void thread_indvars_iv_mid2_fu_389_p3();
    void thread_indvars_iv_next_dup2_fu_383_p2();
    void thread_input_r_address0();
    void thread_input_r_ce0();
    void thread_lineBuf_val_1_address0();
    void thread_lineBuf_val_1_ce0();
    void thread_lineBuf_val_1_ce1();
    void thread_lineBuf_val_1_we1();
    void thread_lineBuf_val_2_address0();
    void thread_lineBuf_val_2_ce0();
    void thread_lineBuf_val_2_ce1();
    void thread_lineBuf_val_2_we1();
    void thread_outCount_2_fu_809_p2();
    void thread_outCount_fu_670_p0();
    void thread_outCount_fu_670_p2();
    void thread_out_2_fu_841_p3();
    void thread_out_3_fu_754_p3();
    void thread_out_4_fu_773_p3();
    void thread_out_5_fu_760_p3();
    void thread_out_fu_746_p3();
    void thread_output_r_address0();
    void thread_output_r_ce0();
    void thread_output_r_d0();
    void thread_output_r_we0();
    void thread_p_t_fu_821_p4();
    void thread_pixCount_1_mid2_fu_329_p3();
    void thread_pixCount_mid2_fu_397_p3();
    void thread_pixCount_s_fu_323_p2();
    void thread_sel_tmp2_fu_470_p2();
    void thread_sel_tmp7_demorgan_fu_769_p2();
    void thread_sel_tmp_fu_452_p2();
    void thread_sum_2_2_fu_734_p2();
    void thread_tmp10_cast_fu_728_p1();
    void thread_tmp11_cast_fu_640_p1();
    void thread_tmp12_cast_fu_650_p1();
    void thread_tmp13_cast_fu_731_p1();
    void thread_tmp14_cast_fu_702_p1();
    void thread_tmp15_cast_fu_718_p1();
    void thread_tmp1_fu_634_p2();
    void thread_tmp2_fu_644_p2();
    void thread_tmp3_fu_654_p2();
    void thread_tmp4_fu_696_p2();
    void thread_tmp5_fu_706_p2();
    void thread_tmp6_fu_712_p2();
    void thread_tmp7_fu_722_p2();
    void thread_tmp8_fu_458_p2();
    void thread_tmp9_fu_464_p2();
    void thread_tmp_10_fu_367_p4();
    void thread_tmp_11_fu_436_p4();
    void thread_tmp_14_fu_740_p2();
    void thread_tmp_15_fu_476_p2();
    void thread_tmp_16_fu_785_p1();
    void thread_tmp_17_fu_405_p2();
    void thread_tmp_19_fu_590_p3();
    void thread_tmp_1_fu_426_p2();
    void thread_tmp_2_fu_836_p1();
    void thread_tmp_3_fu_847_p1();
    void thread_tmp_67_0_1_cast_fu_584_p1();
    void thread_tmp_67_0_2_cast_fu_587_p1();
    void thread_tmp_67_1_1_cast_fu_681_p1();
    void thread_tmp_67_1_2_cast_fu_684_p1();
    void thread_tmp_67_1_cast_fu_598_p1();
    void thread_tmp_67_2_1_cast_fu_690_p1();
    void thread_tmp_67_2_2_cast_fu_693_p1();
    void thread_tmp_67_2_cast_fu_687_p1();
    void thread_tmp_67_cast_fu_581_p1();
    void thread_tmp_6_fu_517_p1();
    void thread_tmp_7_fu_431_p2();
    void thread_tmp_8_fu_351_p4();
    void thread_tmp_8_mid2_fu_421_p3();
    void thread_tmp_fu_789_p2();
    void thread_tmp_mid2_v_v_fu_343_p3();
    void thread_tmp_s_fu_487_p1();
    void thread_x_fu_481_p2();
    void thread_y_s_fu_337_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
