m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dF:/FPGA/Verilog_design/system_function/test_include
vaaa
Z1 !s110 1648524731
!i10b 1
!s100 jQ>IEnaI^YA3THC@GBDR73
IJ0ZNH:in1@3no8jG5:V@Z3
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1648524472
8aaa.v
Faaa.v
L0 1
Z3 OL;L;10.6c;65
r1
!s85 0
31
Z4 !s108 1648524731.000000
!s107 bbb.v|aaa.v|
Z5 !s90 aaa.v|bbb.v|
!i113 0
Z6 o-L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z7 tCvgOpt 0
vbbb
R1
!i10b 1
!s100 e9deh=Lc8g?<jf75I>3RM3
IV4?k^lIbi=;<>YC?3IWk:2
R2
R0
w1648524725
8bbb.v
Fbbb.v
L0 2
R3
r1
!s85 0
31
R4
Z8 !s107 bbb.v|aaa.v|
R5
!i113 0
R6
R7
