Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ab1480ee88e8425f84ba6f1cc6fe2378 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port upbt [D:/gyx_uni/2_spring/cod/lab/lab4/lab4/lab4.srcs/sim_1/new/TOP_tb.v:29]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port reset [D:/gyx_uni/2_spring/cod/lab/lab4/lab4/lab4.srcs/sources_1/new/TOP.v:39]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enable [D:/gyx_uni/2_spring/cod/lab/lab4/lab4/lab4.srcs/sources_1/new/TOP.v:40]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=31.5,...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.clock_5hz
Compiling module xil_defaultlib.control_paint
Compiling module xil_defaultlib.get_data
Compiling module xil_defaultlib.vga
Compiling module xil_defaultlib.mask
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.VRAM
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.TOP_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TOP_tb_behav
