Dennis Abts , Natalie D. Enright Jerger , John Kim , Dan Gibson , Mikko H. Lipasti, Achieving predictable performance through better memory controller placement in many-core CMPs, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555810]
Jung Ho Ahn , Mattan Erez , William J. Dally, The design space of data-parallel memory systems, Proceedings of the 2006 ACM/IEEE conference on Supercomputing, November 11-17, 2006, Tampa, Florida[doi>10.1145/1188455.1188540]
Benny Akesson , Kees Goossens , Markus Ringhofer, Predator: a predictable SDRAM memory controller, Proceedings of the 5th IEEE/ACM international conference on Hardware/software codesign and system synthesis, September 30-October 03, 2007, Salzburg, Austria[doi>10.1145/1289816.1289877]
Arm Ltd. AMBA3 (AXI) protocol. http://www.arm.com/products/solutions/AMBAHome Page.html.
Shekhar Borkar, Thousand core chips: a technology perspective, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278667]
W. J. Dally , H. Aoki, Deadlock-Free Adaptive Routing in Multicomputer Networks Using Virtual Channels, IEEE Transactions on Parallel and Distributed Systems, v.4 n.4, p.466-475, April 1993[doi>10.1109/71.219761]
Masoud Daneshtalab , Masoumeh Ebrahimi , Pasi Liljeberg , Juha Plosila , Hannu Tenhunen, A Low-Latency and Memory-Efficient On-chip Network, Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip, p.99-106, May 03-06, 2010[doi>10.1109/NOCS.2010.19]
Dumas, S. 2011. LPDDR3 and WideIO. In Proceedings of the JEDEC Mobile Memory Forum.
Gratz, P., Grot, B., and Keckler, S. W. 2008. Regional congestion awareness for load balance in networks-on-chip. In Proceedings of the International Symposium on High-Performance Computer Architecture.
Sven Heithecker , Rolf Ernst, Traffic shaping for an FPGA based SDRAM controller with complex QoS requirements, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA[doi>10.1145/1065579.1065729]
Ibrahim Hur , Calvin Lin, Adaptive History-Based Memory Schedulers, Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, p.343-354, December 04-08, 2004, Portland, Oregon[doi>10.1109/MICRO.2004.4]
Intel Co. Single-chip cloud computer. http://techresearch.intel.com/articles/Tera-Scale/1826.htm.
Engin Ipek , Onur Mutlu , José F. Martínez , Rich Caruana, Self-Optimizing Memory Controllers: A Reinforcement Learning Approach, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.39-50, June 21-25, 2008[doi>10.1109/ISCA.2008.21]
Wooyoung Jang , David Z. Pan, An SDRAM-aware router for Networks-on-Chip, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California[doi>10.1145/1629911.1630117]
Wooyoung Jang , David Z. Pan, Application-aware NoC design for efficient SDRAM access, Proceedings of the 47th Design Automation Conference, June 13-18, 2010, Anaheim, California[doi>10.1145/1837274.1837387]
Dongki Kim , Sungjoo Yoo , Sunggu Lee, A Network Congestion-Aware Memory Controller, Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip, p.257-264, May 03-06, 2010[doi>10.1109/NOCS.2010.36]
Jongman Kim , Dongkook Park , T. Theocharides , N. Vijaykrishnan , Chita R. Das, A low latency router supporting adaptivity for on-chip interconnects, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA[doi>10.1145/1065579.1065726]
Kim, J-S., Oh, C., et al. 2011. 1.2V 12.8GB/s 2Gb Mobile wide-I/O DRAM with 4x 128 I/Os using TSV-based stacking. In Proceedings of the IEEE International Solid-State Circuits Conference.
Kim, Y., Han, D., Mutlu, O., and Harchol-Balter, M. 2010b. ATLAS: A scalable and high-performance scheduling algorithm for multiple memory controllers. In Proceedings of the International Symposium on High-Performance Computer Architecture.
Amit Kumar , Li-Shiuan Peh , Partha Kundu , Niraj K. Jha, Express virtual channels: towards the ideal interconnection fabric, Proceedings of the 34th annual international symposium on Computer architecture, June 09-13, 2007, San Diego, California, USA[doi>10.1145/1250662.1250681]
Woo-Cheol Kwon , Sung-Min Hong , Sungjoo Yoo , Byeong Min , Kyu-Myung Choi , Soo-Kwan Eo, An open-loop flow control scheme based on the accurate global information of on-chip communication, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany[doi>10.1145/1403375.1403677]
Woo-Cheol Kwon , Sungjoo Yoo , Sung-Min Hong , Byeong Min , Kyu-Myung Choi , Soo-Kwan Eo, A practical approach of memory access parallelization to exploit multiple off-chip DDR memories, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391585]
Woo-Cheol Kwon , Sungjoo Yoo , Junhyung Um , Seh-Woong Jeong, In-network reorder buffer to improve overall NoC performance while resolving the in-order requirement problem, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Chang Joo Lee , Onur Mutlu , Veynu Narasiman , Yale N. Patt, Prefetch-Aware DRAM Controllers, Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture, p.200-209, November 08-12, 2008[doi>10.1109/MICRO.2008.4771791]
Lee, H. 2010. 3D stacked memory design. In Proceding of the 3D IC Workshop.
Erik Lindholm , John Nickolls , Stuart Oberman , John Montrym, NVIDIA Tesla: A Unified Graphics and Computing Architecture, IEEE Micro, v.28 n.2, p.39-55, March 2008[doi>10.1109/MM.2008.31]
Gabriel H. Loh, 3D-Stacked Memory Architectures for Multi-core Processors, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.453-464, June 21-25, 2008[doi>10.1109/ISCA.2008.15]
Lx2, Tensilica, Ltd. 2010. Xtensa customizable processors. http://www.tensilica.com/products/xtensa-customizable.htm.
Asit K. Mishra , Xiangyu Dong , Guangyu Sun , Yuan Xie , N. Vijaykrishnan , Chita R. Das, Architecting on-chip interconnects for stacked 3D STT-RAM caches in CMPs, Proceedings of the 38th annual international symposium on Computer architecture, June 04-08, 2011, San Jose, California, USA[doi>10.1145/2000064.2000074]
Onur Mutlu , Thomas Moscibroda, Stall-Time Fair Memory Access Scheduling for Chip Multiprocessors, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.146-160, December 01-05, 2007[doi>10.1109/MICRO.2007.40]
Mutlu, O. and Moscibroda, T. 2008. Parallelism-aware memory access scheduling. In Proceedings of the International Symposium on Computer Architecture.
Li-Shiuan Peh , William J. Dally, A Delay Model and Speculative Architecture for Pipelined Routers, Proceedings of the 7th International Symposium on High-Performance Computer Architecture, p.255, January 20-24, 2001
B. Ramakrishna Rau, Pseudo-randomly interleaved memory, Proceedings of the 18th annual international symposium on Computer architecture, p.74-83, May 27-30, 1991, Toronto, Ontario, Canada[doi>10.1145/115952.115961]
Scott Rixner , William J. Dally , Ujval J. Kapasi , Peter Mattson , John D. Owens, Memory access scheduling, Proceedings of the 27th annual international symposium on Computer architecture, p.128-138, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339668]
Arjun Singh , William J. Dally , Amit K. Gupta , Brian Towles, GOAL: a load-balanced adaptive routing algorithm for torus networks, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California[doi>10.1145/859618.859641]
Arjun Singh , William J. Dally , Brian Towles , Amit K. Gupta, Globally Adaptive Load-Balanced Routing on Tori, IEEE Computer Architecture Letters, v.3 n.1, p.2-2, January 2004[doi>10.1109/L-CA.2004.8]
G. S. Sohi, High-Bandwidth Interleaved Memories for Vector Processors - A Simulation Study, IEEE Transactions on Computers, v.42 n.1, p.34-44, January 1993[doi>10.1109/12.192212]
Woo, D., Seong, N., Lewis, D. L., and Lee, H. 2010. An optimized 3D-stacked memory architecture by exploiting excessive, high-density TSV bandwidth. In Proceedings of the International Symposium on High Performance Computer Architecture.
Zhao Zhang , Zhichun Zhu , Xiaodong Zhang, A permutation-based page interleaving scheme to reduce row-buffer conflicts and exploit data locality, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.32-41, December 2000, Monterey, California, USA[doi>10.1145/360128.360134]
Zhichun Zhu , Zhao Zhang, A Performance Comparison of DRAM Memory System Optimizations for SMT Processors, Proceedings of the 11th International Symposium on High-Performance Computer Architecture, p.213-224, February 12-16, 2005[doi>10.1109/HPCA.2005.2]
