###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       689518   # Number of WRITE/WRITEP commands
num_reads_done                 =      1192369   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       924262   # Number of read row buffer hits
num_read_cmds                  =      1192362   # Number of READ/READP commands
num_writes_done                =       689556   # Number of read requests issued
num_write_row_hits             =       567688   # Number of write row buffer hits
num_act_cmds                   =       393522   # Number of ACT commands
num_pre_cmds                   =       393493   # Number of PRE commands
num_ondemand_pres              =       367024   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9605896   # Cyles of rank active rank.0
rank_active_cycles.1           =      9498762   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       394104   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       501238   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1815693   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        25706   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5212   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         5733   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2041   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1426   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1127   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1104   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1028   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          871   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21996   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          282   # Write cmd latency (cycles)
write_latency[20-39]           =         3234   # Write cmd latency (cycles)
write_latency[40-59]           =         4061   # Write cmd latency (cycles)
write_latency[60-79]           =         6457   # Write cmd latency (cycles)
write_latency[80-99]           =         8207   # Write cmd latency (cycles)
write_latency[100-119]         =        10119   # Write cmd latency (cycles)
write_latency[120-139]         =        12152   # Write cmd latency (cycles)
write_latency[140-159]         =        14166   # Write cmd latency (cycles)
write_latency[160-179]         =        16266   # Write cmd latency (cycles)
write_latency[180-199]         =        19123   # Write cmd latency (cycles)
write_latency[200-]            =       595451   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           10   # Read request latency (cycles)
read_latency[20-39]            =       225985   # Read request latency (cycles)
read_latency[40-59]            =       102524   # Read request latency (cycles)
read_latency[60-79]            =       103064   # Read request latency (cycles)
read_latency[80-99]            =        66285   # Read request latency (cycles)
read_latency[100-119]          =        55068   # Read request latency (cycles)
read_latency[120-139]          =        47769   # Read request latency (cycles)
read_latency[140-159]          =        39461   # Read request latency (cycles)
read_latency[160-179]          =        33959   # Read request latency (cycles)
read_latency[180-199]          =        29873   # Read request latency (cycles)
read_latency[200-]             =       488371   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.44207e+09   # Write energy
read_energy                    =   4.8076e+09   # Read energy
act_energy                     =  1.07668e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   1.8917e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.40594e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.99408e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.92723e+09   # Active standby energy rank.1
average_read_latency           =      284.634   # Average read request latency (cycles)
average_interarrival           =      5.31355   # Average request interarrival latency (cycles)
total_energy                   =  2.23821e+10   # Total energy (pJ)
average_power                  =      2238.21   # Average power (mW)
average_bandwidth              =      16.0591   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       748454   # Number of WRITE/WRITEP commands
num_reads_done                 =      1259734   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       995702   # Number of read row buffer hits
num_read_cmds                  =      1259724   # Number of READ/READP commands
num_writes_done                =       748506   # Number of read requests issued
num_write_row_hits             =       621022   # Number of write row buffer hits
num_act_cmds                   =       395799   # Number of ACT commands
num_pre_cmds                   =       395771   # Number of PRE commands
num_ondemand_pres              =       368500   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9578806   # Cyles of rank active rank.0
rank_active_cycles.1           =      9564701   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       421194   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       435299   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1945651   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        22624   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5131   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         5539   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1969   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1455   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1104   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1134   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          976   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          869   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21835   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          271   # Write cmd latency (cycles)
write_latency[20-39]           =         3370   # Write cmd latency (cycles)
write_latency[40-59]           =         4311   # Write cmd latency (cycles)
write_latency[60-79]           =         6527   # Write cmd latency (cycles)
write_latency[80-99]           =         8402   # Write cmd latency (cycles)
write_latency[100-119]         =        10284   # Write cmd latency (cycles)
write_latency[120-139]         =        11567   # Write cmd latency (cycles)
write_latency[140-159]         =        13534   # Write cmd latency (cycles)
write_latency[160-179]         =        15536   # Write cmd latency (cycles)
write_latency[180-199]         =        17962   # Write cmd latency (cycles)
write_latency[200-]            =       656690   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           10   # Read request latency (cycles)
read_latency[20-39]            =       187615   # Read request latency (cycles)
read_latency[40-59]            =        92764   # Read request latency (cycles)
read_latency[60-79]            =        91531   # Read request latency (cycles)
read_latency[80-99]            =        63803   # Read request latency (cycles)
read_latency[100-119]          =        54117   # Read request latency (cycles)
read_latency[120-139]          =        47922   # Read request latency (cycles)
read_latency[140-159]          =        41036   # Read request latency (cycles)
read_latency[160-179]          =        35915   # Read request latency (cycles)
read_latency[180-199]          =        31781   # Read request latency (cycles)
read_latency[200-]             =       613240   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.73628e+09   # Write energy
read_energy                    =  5.07921e+09   # Read energy
act_energy                     =  1.08291e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.02173e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.08944e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.97717e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.96837e+09   # Active standby energy rank.1
average_read_latency           =        357.2   # Average read request latency (cycles)
average_interarrival           =      4.97926   # Average request interarrival latency (cycles)
total_energy                   =  2.29597e+10   # Total energy (pJ)
average_power                  =      2295.97   # Average power (mW)
average_bandwidth              =       17.137   # Average bandwidth
