
ADC_QUICK_START1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000668c  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     0000009c  20000000  0000668c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000470  2000009c  00006728  0002009c  2**2
                  ALLOC
  3 .stack        00002004  2000050c  00006b98  0002009c  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  000200c4  2**0
                  CONTENTS, READONLY
  6 .debug_info   0004b916  00000000  00000000  0002011d  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000620b  00000000  00000000  0006ba33  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    0000ccbb  00000000  00000000  00071c3e  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000898  00000000  00000000  0007e8f9  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000fc8  00000000  00000000  0007f191  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0001fbfc  00000000  00000000  00080159  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0001599a  00000000  00000000  0009fd55  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00092498  00000000  00000000  000b56ef  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00001fe8  00000000  00000000  00147b88  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	10 25 00 20 39 30 00 00 35 30 00 00 35 30 00 00     .%. 90..50..50..
	...
      2c:	35 30 00 00 00 00 00 00 00 00 00 00 35 30 00 00     50..........50..
      3c:	35 30 00 00 35 30 00 00 35 30 00 00 35 30 00 00     50..50..50..50..
      4c:	35 30 00 00 35 30 00 00 35 30 00 00 35 30 00 00     50..50..50..50..
      5c:	35 30 00 00 35 30 00 00 e5 12 00 00 f5 12 00 00     50..50..........
      6c:	05 13 00 00 15 13 00 00 25 13 00 00 35 13 00 00     ........%...5...
      7c:	35 30 00 00 35 30 00 00 35 30 00 00 35 30 00 00     50..50..50..50..
      8c:	35 30 00 00 35 30 00 00 35 30 00 00 35 30 00 00     50..50..50..50..
      9c:	35 30 00 00 35 30 00 00 35 30 00 00 35 30 00 00     50..50..50..50..
      ac:	35 30 00 00 00 00 00 00                             50......

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	2000009c 	.word	0x2000009c
      d4:	00000000 	.word	0x00000000
      d8:	0000668c 	.word	0x0000668c

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	200000a0 	.word	0x200000a0
     108:	0000668c 	.word	0x0000668c
     10c:	0000668c 	.word	0x0000668c
     110:	00000000 	.word	0x00000000

00000114 <ssd1306_write_command>:
 * data write function is called based on the selected interface.
 *
 * \param command the command to write
 */
void ssd1306_write_command(uint8_t command)
{
     114:	b5f0      	push	{r4, r5, r6, r7, lr}
     116:	b083      	sub	sp, #12
     118:	466b      	mov	r3, sp
     11a:	1ddf      	adds	r7, r3, #7
     11c:	71d8      	strb	r0, [r3, #7]
	spi_select_slave(&ssd1306_master, &ssd1306_slave, true);
     11e:	4e0b      	ldr	r6, [pc, #44]	; (14c <ssd1306_write_command+0x38>)
     120:	4c0b      	ldr	r4, [pc, #44]	; (150 <ssd1306_write_command+0x3c>)
     122:	2201      	movs	r2, #1
     124:	0031      	movs	r1, r6
     126:	0020      	movs	r0, r4
     128:	4d0a      	ldr	r5, [pc, #40]	; (154 <ssd1306_write_command+0x40>)
     12a:	47a8      	blx	r5

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     12c:	2280      	movs	r2, #128	; 0x80
     12e:	05d2      	lsls	r2, r2, #23
     130:	4b09      	ldr	r3, [pc, #36]	; (158 <ssd1306_write_command+0x44>)
     132:	615a      	str	r2, [r3, #20]
	port_pin_set_output_level(SSD1306_DC_PIN, false);
	spi_write_buffer_wait(&ssd1306_master, &command, 1);
     134:	2201      	movs	r2, #1
     136:	0039      	movs	r1, r7
     138:	0020      	movs	r0, r4
     13a:	4b08      	ldr	r3, [pc, #32]	; (15c <ssd1306_write_command+0x48>)
     13c:	4798      	blx	r3
	spi_select_slave(&ssd1306_master, &ssd1306_slave, false);
     13e:	2200      	movs	r2, #0
     140:	0031      	movs	r1, r6
     142:	0020      	movs	r0, r4
     144:	47a8      	blx	r5
}
     146:	b003      	add	sp, #12
     148:	bdf0      	pop	{r4, r5, r6, r7, pc}
     14a:	46c0      	nop			; (mov r8, r8)
     14c:	20000418 	.word	0x20000418
     150:	200003dc 	.word	0x200003dc
     154:	00001559 	.word	0x00001559
     158:	41004480 	.word	0x41004480
     15c:	0000164d 	.word	0x0000164d

00000160 <ssd1306_init>:
{
     160:	b5f0      	push	{r4, r5, r6, r7, lr}
     162:	b091      	sub	sp, #68	; 0x44
	delay_init();
     164:	4b60      	ldr	r3, [pc, #384]	; (2e8 <ssd1306_init+0x188>)
     166:	4798      	blx	r3
		const struct spi_slave_inst_config *const config)
{
	Assert(slave);
	Assert(config);

	slave->ss_pin          = config->ss_pin;
     168:	4c60      	ldr	r4, [pc, #384]	; (2ec <ssd1306_init+0x18c>)
     16a:	2331      	movs	r3, #49	; 0x31
     16c:	7023      	strb	r3, [r4, #0]
	slave->address_enabled = config->address_enabled;
     16e:	2300      	movs	r3, #0
     170:	7063      	strb	r3, [r4, #1]
	slave->address         = config->address;
     172:	70a3      	strb	r3, [r4, #2]
	config->input_pull = PORT_PIN_PULL_UP;
     174:	a902      	add	r1, sp, #8
     176:	2201      	movs	r2, #1
     178:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
     17a:	708b      	strb	r3, [r1, #2]
	/* Get default config for pin */
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Edit config to set the pin as output */
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
     17c:	700a      	strb	r2, [r1, #0]

	/* Set config on Slave Select pin */
	port_pin_set_config(slave->ss_pin, &pin_conf);
     17e:	2031      	movs	r0, #49	; 0x31
     180:	4b5b      	ldr	r3, [pc, #364]	; (2f0 <ssd1306_init+0x190>)
     182:	4798      	blx	r3
	port_pin_set_output_level(slave->ss_pin, true);
     184:	7823      	ldrb	r3, [r4, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     186:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     188:	2200      	movs	r2, #0
	if (port_index < PORT_INST_NUM) {
     18a:	2900      	cmp	r1, #0
     18c:	d104      	bne.n	198 <ssd1306_init+0x38>
		return &(ports[port_index]->Group[group_index]);
     18e:	095a      	lsrs	r2, r3, #5
     190:	01d2      	lsls	r2, r2, #7
     192:	4958      	ldr	r1, [pc, #352]	; (2f4 <ssd1306_init+0x194>)
     194:	468c      	mov	ip, r1
     196:	4462      	add	r2, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     198:	261f      	movs	r6, #31
     19a:	4033      	ands	r3, r6
     19c:	2501      	movs	r5, #1
     19e:	0029      	movs	r1, r5
     1a0:	4099      	lsls	r1, r3
		port_base->OUTSET.reg = pin_mask;
     1a2:	6191      	str	r1, [r2, #24]
	config->mode             = SPI_MODE_MASTER;
     1a4:	ac02      	add	r4, sp, #8
     1a6:	7025      	strb	r5, [r4, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
     1a8:	2300      	movs	r3, #0
     1aa:	9303      	str	r3, [sp, #12]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
     1ac:	9304      	str	r3, [sp, #16]
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
     1ae:	7423      	strb	r3, [r4, #16]
	config->run_in_standby   = false;
     1b0:	7463      	strb	r3, [r4, #17]
	config->receiver_enable  = true;
     1b2:	74a5      	strb	r5, [r4, #18]
	config->select_slave_low_detect_enable= true;
     1b4:	74e5      	strb	r5, [r4, #19]
	config->master_slave_select_enable= false;
     1b6:	7523      	strb	r3, [r4, #20]
	config->generator_source = GCLK_GENERATOR_0;
     1b8:	2224      	movs	r2, #36	; 0x24
     1ba:	54a3      	strb	r3, [r4, r2]
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
     1bc:	3a18      	subs	r2, #24
     1be:	2100      	movs	r1, #0
     1c0:	a808      	add	r0, sp, #32
     1c2:	4b4d      	ldr	r3, [pc, #308]	; (2f8 <ssd1306_init+0x198>)
     1c4:	4798      	blx	r3
	config.mux_setting = SSD1306_SPI_PINMUX_SETTING;
     1c6:	2380      	movs	r3, #128	; 0x80
     1c8:	025b      	lsls	r3, r3, #9
     1ca:	60e3      	str	r3, [r4, #12]
	config.pinmux_pad0 = SSD1306_SPI_PINMUX_PAD0;
     1cc:	4b4b      	ldr	r3, [pc, #300]	; (2fc <ssd1306_init+0x19c>)
     1ce:	62a3      	str	r3, [r4, #40]	; 0x28
	config.pinmux_pad1 = SSD1306_SPI_PINMUX_PAD1;
     1d0:	2301      	movs	r3, #1
     1d2:	425b      	negs	r3, r3
     1d4:	62e3      	str	r3, [r4, #44]	; 0x2c
	config.pinmux_pad2 = SSD1306_SPI_PINMUX_PAD2;
     1d6:	4b4a      	ldr	r3, [pc, #296]	; (300 <ssd1306_init+0x1a0>)
     1d8:	6323      	str	r3, [r4, #48]	; 0x30
	config.pinmux_pad3 = SSD1306_SPI_PINMUX_PAD3;
     1da:	4b4a      	ldr	r3, [pc, #296]	; (304 <ssd1306_init+0x1a4>)
     1dc:	6363      	str	r3, [r4, #52]	; 0x34
	config.mode_specific.master.baudrate = SSD1306_CLOCK_SPEED;
     1de:	4b4a      	ldr	r3, [pc, #296]	; (308 <ssd1306_init+0x1a8>)
     1e0:	61a3      	str	r3, [r4, #24]
	spi_init(&ssd1306_master, SSD1306_SPI, &config);
     1e2:	4f4a      	ldr	r7, [pc, #296]	; (30c <ssd1306_init+0x1ac>)
     1e4:	0022      	movs	r2, r4
     1e6:	494a      	ldr	r1, [pc, #296]	; (310 <ssd1306_init+0x1b0>)
     1e8:	0038      	movs	r0, r7
     1ea:	4b4a      	ldr	r3, [pc, #296]	; (314 <ssd1306_init+0x1b4>)
     1ec:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     1ee:	683c      	ldr	r4, [r7, #0]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
     1f0:	0020      	movs	r0, r4
     1f2:	4b49      	ldr	r3, [pc, #292]	; (318 <ssd1306_init+0x1b8>)
     1f4:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     1f6:	4006      	ands	r6, r0
     1f8:	40b5      	lsls	r5, r6
     1fa:	4b48      	ldr	r3, [pc, #288]	; (31c <ssd1306_init+0x1bc>)
     1fc:	601d      	str	r5, [r3, #0]
	SercomSpi *const spi_module = &(module->hw->SPI);
     1fe:	683a      	ldr	r2, [r7, #0]
	return (spi_module->SYNCBUSY.reg);
     200:	69d3      	ldr	r3, [r2, #28]
#  endif

	while (spi_is_syncing(module)) {
     202:	2b00      	cmp	r3, #0
     204:	d1fc      	bne.n	200 <ssd1306_init+0xa0>
		/* Wait until the synchronization is complete */
	}

	/* Enable SPI */
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
     206:	6823      	ldr	r3, [r4, #0]
     208:	2202      	movs	r2, #2
     20a:	4313      	orrs	r3, r2
     20c:	6023      	str	r3, [r4, #0]
	config->input_pull = PORT_PIN_PULL_UP;
     20e:	ac01      	add	r4, sp, #4
     210:	2301      	movs	r3, #1
     212:	7063      	strb	r3, [r4, #1]
	config->powersave  = false;
     214:	2200      	movs	r2, #0
     216:	70a2      	strb	r2, [r4, #2]
	pin.direction = PORT_PIN_DIR_OUTPUT;
     218:	7023      	strb	r3, [r4, #0]
	port_pin_set_config(SSD1306_DC_PIN, &pin);
     21a:	0021      	movs	r1, r4
     21c:	203e      	movs	r0, #62	; 0x3e
     21e:	4d34      	ldr	r5, [pc, #208]	; (2f0 <ssd1306_init+0x190>)
     220:	47a8      	blx	r5
	port_pin_set_config(SSD1306_RES_PIN, &pin);
     222:	0021      	movs	r1, r4
     224:	201b      	movs	r0, #27
     226:	47a8      	blx	r5
 *
 * This functions will reset the OLED controller by setting the reset pin low.
 */
static inline void ssd1306_hard_reset(void)
{
	uint32_t delay_10us = 10 * (system_gclk_gen_get_hz(0)/1000000);
     228:	2000      	movs	r0, #0
     22a:	4b3d      	ldr	r3, [pc, #244]	; (320 <ssd1306_init+0x1c0>)
     22c:	4798      	blx	r3
     22e:	4936      	ldr	r1, [pc, #216]	; (308 <ssd1306_init+0x1a8>)
     230:	4b3c      	ldr	r3, [pc, #240]	; (324 <ssd1306_init+0x1c4>)
     232:	4798      	blx	r3
     234:	0083      	lsls	r3, r0, #2
     236:	1818      	adds	r0, r3, r0
     238:	0040      	lsls	r0, r0, #1
		port_base->OUTCLR.reg = pin_mask;
     23a:	2280      	movs	r2, #128	; 0x80
     23c:	0512      	lsls	r2, r2, #20
     23e:	4b2d      	ldr	r3, [pc, #180]	; (2f4 <ssd1306_init+0x194>)
     240:	615a      	str	r2, [r3, #20]
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
     242:	2800      	cmp	r0, #0
     244:	d04a      	beq.n	2dc <ssd1306_init+0x17c>
		SysTick->LOAD = n;
     246:	4b38      	ldr	r3, [pc, #224]	; (328 <ssd1306_init+0x1c8>)
     248:	6058      	str	r0, [r3, #4]
		SysTick->VAL = 0;
     24a:	2200      	movs	r2, #0
     24c:	609a      	str	r2, [r3, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     24e:	0019      	movs	r1, r3
     250:	2280      	movs	r2, #128	; 0x80
     252:	0252      	lsls	r2, r2, #9
     254:	680b      	ldr	r3, [r1, #0]
     256:	4213      	tst	r3, r2
     258:	d0fc      	beq.n	254 <ssd1306_init+0xf4>
		port_base->OUTSET.reg = pin_mask;
     25a:	2280      	movs	r2, #128	; 0x80
     25c:	0512      	lsls	r2, r2, #20
     25e:	4b25      	ldr	r3, [pc, #148]	; (2f4 <ssd1306_init+0x194>)
     260:	619a      	str	r2, [r3, #24]
		SysTick->LOAD = n;
     262:	4b31      	ldr	r3, [pc, #196]	; (328 <ssd1306_init+0x1c8>)
     264:	6058      	str	r0, [r3, #4]
		SysTick->VAL = 0;
     266:	2200      	movs	r2, #0
     268:	609a      	str	r2, [r3, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     26a:	0019      	movs	r1, r3
     26c:	2280      	movs	r2, #128	; 0x80
     26e:	0252      	lsls	r2, r2, #9
     270:	680b      	ldr	r3, [r1, #0]
     272:	4213      	tst	r3, r2
     274:	d0fc      	beq.n	270 <ssd1306_init+0x110>
     276:	2280      	movs	r2, #128	; 0x80
     278:	0512      	lsls	r2, r2, #20
     27a:	4b1e      	ldr	r3, [pc, #120]	; (2f4 <ssd1306_init+0x194>)
     27c:	619a      	str	r2, [r3, #24]
	ssd1306_write_command(SSD1306_CMD_SET_MULTIPLEX_RATIO);
     27e:	20a8      	movs	r0, #168	; 0xa8
     280:	4c2a      	ldr	r4, [pc, #168]	; (32c <ssd1306_init+0x1cc>)
     282:	47a0      	blx	r4
	ssd1306_write_command(0x1F);
     284:	201f      	movs	r0, #31
     286:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_OFFSET);
     288:	20d3      	movs	r0, #211	; 0xd3
     28a:	47a0      	blx	r4
	ssd1306_write_command(0x00);
     28c:	2000      	movs	r0, #0
     28e:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(0x00));
     290:	2040      	movs	r0, #64	; 0x40
     292:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL127_SEG0);
     294:	20a1      	movs	r0, #161	; 0xa1
     296:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_OUTPUT_SCAN_DOWN);
     298:	20c8      	movs	r0, #200	; 0xc8
     29a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_PINS);
     29c:	20da      	movs	r0, #218	; 0xda
     29e:	47a0      	blx	r4
	ssd1306_write_command(0x02);
     2a0:	2002      	movs	r0, #2
     2a2:	47a0      	blx	r4
 *
 * \retval contrast the contrast value written to the OLED controller
 */
static inline uint8_t ssd1306_set_contrast(uint8_t contrast)
{
	ssd1306_write_command(SSD1306_CMD_SET_CONTRAST_CONTROL_FOR_BANK0);
     2a4:	2081      	movs	r0, #129	; 0x81
     2a6:	47a0      	blx	r4
	ssd1306_write_command(contrast);
     2a8:	208f      	movs	r0, #143	; 0x8f
     2aa:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_ENTIRE_DISPLAY_AND_GDDRAM_ON);
     2ac:	20a4      	movs	r0, #164	; 0xa4
     2ae:	47a0      	blx	r4
 * This function will disable invert on all pixels on the OLED
 *
 */
static inline void ssd1306_display_invert_disable(void)
{
	ssd1306_write_command(SSD1306_CMD_SET_NORMAL_DISPLAY);
     2b0:	20a6      	movs	r0, #166	; 0xa6
     2b2:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_CLOCK_DIVIDE_RATIO);
     2b4:	20d5      	movs	r0, #213	; 0xd5
     2b6:	47a0      	blx	r4
	ssd1306_write_command(0x80);
     2b8:	2080      	movs	r0, #128	; 0x80
     2ba:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_CHARGE_PUMP_SETTING);
     2bc:	208d      	movs	r0, #141	; 0x8d
     2be:	47a0      	blx	r4
	ssd1306_write_command(0x14);
     2c0:	2014      	movs	r0, #20
     2c2:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_VCOMH_DESELECT_LEVEL);
     2c4:	20db      	movs	r0, #219	; 0xdb
     2c6:	47a0      	blx	r4
	ssd1306_write_command(0x40); // Default => 0x20 (0.77*VCC)
     2c8:	2040      	movs	r0, #64	; 0x40
     2ca:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_PRE_CHARGE_PERIOD);
     2cc:	20d9      	movs	r0, #217	; 0xd9
     2ce:	47a0      	blx	r4
	ssd1306_write_command(0xF1);
     2d0:	20f1      	movs	r0, #241	; 0xf1
     2d2:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_ON);
     2d4:	20af      	movs	r0, #175	; 0xaf
     2d6:	47a0      	blx	r4
}
     2d8:	b011      	add	sp, #68	; 0x44
     2da:	bdf0      	pop	{r4, r5, r6, r7, pc}
     2dc:	2280      	movs	r2, #128	; 0x80
     2de:	0512      	lsls	r2, r2, #20
     2e0:	4b04      	ldr	r3, [pc, #16]	; (2f4 <ssd1306_init+0x194>)
     2e2:	619a      	str	r2, [r3, #24]
     2e4:	e7c7      	b.n	276 <ssd1306_init+0x116>
     2e6:	46c0      	nop			; (mov r8, r8)
     2e8:	00001b7d 	.word	0x00001b7d
     2ec:	20000418 	.word	0x20000418
     2f0:	00002a75 	.word	0x00002a75
     2f4:	41004400 	.word	0x41004400
     2f8:	000055db 	.word	0x000055db
     2fc:	00300002 	.word	0x00300002
     300:	00360003 	.word	0x00360003
     304:	00370003 	.word	0x00370003
     308:	000f4240 	.word	0x000f4240
     30c:	200003dc 	.word	0x200003dc
     310:	42001c00 	.word	0x42001c00
     314:	00001345 	.word	0x00001345
     318:	000012b5 	.word	0x000012b5
     31c:	e000e100 	.word	0xe000e100
     320:	00002dc5 	.word	0x00002dc5
     324:	000033a5 	.word	0x000033a5
     328:	e000e010 	.word	0xe000e010
     32c:	00000115 	.word	0x00000115

00000330 <ssd1306_write_data>:
 * data write function is called based on the selected interface.
 *
 * \param data the data to write
 */
void ssd1306_write_data(uint8_t data)
{
     330:	b5f0      	push	{r4, r5, r6, r7, lr}
     332:	b083      	sub	sp, #12
     334:	466b      	mov	r3, sp
     336:	1ddf      	adds	r7, r3, #7
     338:	71d8      	strb	r0, [r3, #7]
	spi_select_slave(&ssd1306_master, &ssd1306_slave, true);
     33a:	4e0b      	ldr	r6, [pc, #44]	; (368 <ssd1306_write_data+0x38>)
     33c:	4c0b      	ldr	r4, [pc, #44]	; (36c <ssd1306_write_data+0x3c>)
     33e:	2201      	movs	r2, #1
     340:	0031      	movs	r1, r6
     342:	0020      	movs	r0, r4
     344:	4d0a      	ldr	r5, [pc, #40]	; (370 <ssd1306_write_data+0x40>)
     346:	47a8      	blx	r5
     348:	2280      	movs	r2, #128	; 0x80
     34a:	05d2      	lsls	r2, r2, #23
     34c:	4b09      	ldr	r3, [pc, #36]	; (374 <ssd1306_write_data+0x44>)
     34e:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(SSD1306_DC_PIN, true);
	spi_write_buffer_wait(&ssd1306_master, &data, 1);
     350:	2201      	movs	r2, #1
     352:	0039      	movs	r1, r7
     354:	0020      	movs	r0, r4
     356:	4b08      	ldr	r3, [pc, #32]	; (378 <ssd1306_write_data+0x48>)
     358:	4798      	blx	r3
	spi_select_slave(&ssd1306_master, &ssd1306_slave, false);
     35a:	2200      	movs	r2, #0
     35c:	0031      	movs	r1, r6
     35e:	0020      	movs	r0, r4
     360:	47a8      	blx	r5
}
     362:	b003      	add	sp, #12
     364:	bdf0      	pop	{r4, r5, r6, r7, pc}
     366:	46c0      	nop			; (mov r8, r8)
     368:	20000418 	.word	0x20000418
     36c:	200003dc 	.word	0x200003dc
     370:	00001559 	.word	0x00001559
     374:	41004480 	.word	0x41004480
     378:	0000164d 	.word	0x0000164d

0000037c <gfx_mono_set_framebuffer>:
	gfx_mono_set_framebuffer(framebuffer);
\endcode
 */
void gfx_mono_set_framebuffer(uint8_t *framebuffer)
{
	fbpointer = framebuffer;
     37c:	4b01      	ldr	r3, [pc, #4]	; (384 <gfx_mono_set_framebuffer+0x8>)
     37e:	6018      	str	r0, [r3, #0]
}
     380:	4770      	bx	lr
     382:	46c0      	nop			; (mov r8, r8)
     384:	200000b8 	.word	0x200000b8

00000388 <gfx_mono_framebuffer_put_byte>:
\endcode
 */
void gfx_mono_framebuffer_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
	*(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column) = data;
     388:	4b02      	ldr	r3, [pc, #8]	; (394 <gfx_mono_framebuffer_put_byte+0xc>)
     38a:	681b      	ldr	r3, [r3, #0]
     38c:	01c0      	lsls	r0, r0, #7
     38e:	1818      	adds	r0, r3, r0
     390:	5442      	strb	r2, [r0, r1]
}
     392:	4770      	bx	lr
     394:	200000b8 	.word	0x200000b8

00000398 <gfx_mono_framebuffer_get_byte>:
	data = gfx_mono_framebuffer_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_framebuffer_get_byte(gfx_coord_t page, gfx_coord_t column)
{
	return *(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column);
     398:	4b02      	ldr	r3, [pc, #8]	; (3a4 <gfx_mono_framebuffer_get_byte+0xc>)
     39a:	681b      	ldr	r3, [r3, #0]
     39c:	01c0      	lsls	r0, r0, #7
     39e:	1818      	adds	r0, r3, r0
     3a0:	5c40      	ldrb	r0, [r0, r1]
}
     3a2:	4770      	bx	lr
     3a4:	200000b8 	.word	0x200000b8

000003a8 <gfx_mono_ssd1306_put_byte>:
	gfx_mono_ssd1306_put_byte(0, 0, 0xFF, false);
\endcode
  */
 void gfx_mono_ssd1306_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data, bool force)
{
     3a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     3aa:	0004      	movs	r4, r0
     3ac:	000f      	movs	r7, r1
     3ae:	0015      	movs	r5, r2
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	if (!force && data == gfx_mono_framebuffer_get_byte(page, column)) {
     3b0:	2b00      	cmp	r3, #0
     3b2:	d103      	bne.n	3bc <gfx_mono_ssd1306_put_byte+0x14>
     3b4:	4b0d      	ldr	r3, [pc, #52]	; (3ec <gfx_mono_ssd1306_put_byte+0x44>)
     3b6:	4798      	blx	r3
     3b8:	42a8      	cmp	r0, r5
     3ba:	d015      	beq.n	3e8 <gfx_mono_ssd1306_put_byte+0x40>
		return;
	}
	gfx_mono_framebuffer_put_byte(page, column, data);
     3bc:	002a      	movs	r2, r5
     3be:	0039      	movs	r1, r7
     3c0:	0020      	movs	r0, r4
     3c2:	4b0b      	ldr	r3, [pc, #44]	; (3f0 <gfx_mono_ssd1306_put_byte+0x48>)
     3c4:	4798      	blx	r3
	address &= 0x0F;
     3c6:	260f      	movs	r6, #15
     3c8:	4034      	ands	r4, r6
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
     3ca:	20b0      	movs	r0, #176	; 0xb0
     3cc:	4320      	orrs	r0, r4
     3ce:	4c09      	ldr	r4, [pc, #36]	; (3f4 <gfx_mono_ssd1306_put_byte+0x4c>)
     3d0:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_MSB(address >> 4));
     3d2:	0678      	lsls	r0, r7, #25
     3d4:	0f40      	lsrs	r0, r0, #29
     3d6:	2310      	movs	r3, #16
     3d8:	4318      	orrs	r0, r3
     3da:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_LSB(address & 0x0F));
     3dc:	0030      	movs	r0, r6
     3de:	4038      	ands	r0, r7
     3e0:	47a0      	blx	r4
#endif

	ssd1306_set_page_address(page);
	ssd1306_set_column_address(column);

	ssd1306_write_data(data);
     3e2:	0028      	movs	r0, r5
     3e4:	4b04      	ldr	r3, [pc, #16]	; (3f8 <gfx_mono_ssd1306_put_byte+0x50>)
     3e6:	4798      	blx	r3
}
     3e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     3ea:	46c0      	nop			; (mov r8, r8)
     3ec:	00000399 	.word	0x00000399
     3f0:	00000389 	.word	0x00000389
     3f4:	00000115 	.word	0x00000115
     3f8:	00000331 	.word	0x00000331

000003fc <gfx_mono_ssd1306_init>:
{
     3fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	gfx_mono_set_framebuffer(framebuffer);
     3fe:	480d      	ldr	r0, [pc, #52]	; (434 <gfx_mono_ssd1306_init+0x38>)
     400:	4b0d      	ldr	r3, [pc, #52]	; (438 <gfx_mono_ssd1306_init+0x3c>)
     402:	4798      	blx	r3
	ssd1306_init();
     404:	4b0d      	ldr	r3, [pc, #52]	; (43c <gfx_mono_ssd1306_init+0x40>)
     406:	4798      	blx	r3
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(address));
     408:	2040      	movs	r0, #64	; 0x40
     40a:	4b0d      	ldr	r3, [pc, #52]	; (440 <gfx_mono_ssd1306_init+0x44>)
     40c:	4798      	blx	r3
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
     40e:	2500      	movs	r5, #0
{
     410:	2600      	movs	r6, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
     412:	4f0c      	ldr	r7, [pc, #48]	; (444 <gfx_mono_ssd1306_init+0x48>)
{
     414:	0034      	movs	r4, r6
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
     416:	2301      	movs	r3, #1
     418:	0032      	movs	r2, r6
     41a:	0021      	movs	r1, r4
     41c:	0028      	movs	r0, r5
     41e:	47b8      	blx	r7
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
     420:	3401      	adds	r4, #1
     422:	b2e4      	uxtb	r4, r4
     424:	2c80      	cmp	r4, #128	; 0x80
     426:	d1f6      	bne.n	416 <gfx_mono_ssd1306_init+0x1a>
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
     428:	3501      	adds	r5, #1
     42a:	b2ed      	uxtb	r5, r5
     42c:	2d04      	cmp	r5, #4
     42e:	d1f1      	bne.n	414 <gfx_mono_ssd1306_init+0x18>
}
     430:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     432:	46c0      	nop			; (mov r8, r8)
     434:	200000bc 	.word	0x200000bc
     438:	0000037d 	.word	0x0000037d
     43c:	00000161 	.word	0x00000161
     440:	00000115 	.word	0x00000115
     444:	000003a9 	.word	0x000003a9

00000448 <gfx_mono_ssd1306_draw_pixel>:
{
     448:	b5f0      	push	{r4, r5, r6, r7, lr}
     44a:	46c6      	mov	lr, r8
     44c:	b500      	push	{lr}
     44e:	0004      	movs	r4, r0
     450:	0015      	movs	r5, r2
	if ((x > GFX_MONO_LCD_WIDTH - 1) || (y > GFX_MONO_LCD_HEIGHT - 1)) {
     452:	b243      	sxtb	r3, r0
     454:	2b00      	cmp	r3, #0
     456:	db01      	blt.n	45c <gfx_mono_ssd1306_draw_pixel+0x14>
     458:	291f      	cmp	r1, #31
     45a:	d902      	bls.n	462 <gfx_mono_ssd1306_draw_pixel+0x1a>
}
     45c:	bc04      	pop	{r2}
     45e:	4690      	mov	r8, r2
     460:	bdf0      	pop	{r4, r5, r6, r7, pc}
	page = y / GFX_MONO_LCD_PIXELS_PER_BYTE;
     462:	08cf      	lsrs	r7, r1, #3
	pixel_mask = (1 << (y - (page * 8)));
     464:	00fb      	lsls	r3, r7, #3
     466:	1ac9      	subs	r1, r1, r3
     468:	2601      	movs	r6, #1
     46a:	408e      	lsls	r6, r1
     46c:	b2f3      	uxtb	r3, r6
     46e:	4698      	mov	r8, r3
\endcode
 */
uint8_t gfx_mono_ssd1306_get_byte(gfx_coord_t page, gfx_coord_t column)
{
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	return gfx_mono_framebuffer_get_byte(page, column);
     470:	0001      	movs	r1, r0
     472:	0038      	movs	r0, r7
     474:	4b0c      	ldr	r3, [pc, #48]	; (4a8 <gfx_mono_ssd1306_draw_pixel+0x60>)
     476:	4798      	blx	r3
     478:	0002      	movs	r2, r0
	switch (color) {
     47a:	2d01      	cmp	r5, #1
     47c:	d009      	beq.n	492 <gfx_mono_ssd1306_draw_pixel+0x4a>
     47e:	2d00      	cmp	r5, #0
     480:	d00b      	beq.n	49a <gfx_mono_ssd1306_draw_pixel+0x52>
     482:	2d02      	cmp	r5, #2
     484:	d00c      	beq.n	4a0 <gfx_mono_ssd1306_draw_pixel+0x58>
	gfx_mono_put_byte(page, x, pixel_value);
     486:	2300      	movs	r3, #0
     488:	0021      	movs	r1, r4
     48a:	0038      	movs	r0, r7
     48c:	4c07      	ldr	r4, [pc, #28]	; (4ac <gfx_mono_ssd1306_draw_pixel+0x64>)
     48e:	47a0      	blx	r4
     490:	e7e4      	b.n	45c <gfx_mono_ssd1306_draw_pixel+0x14>
		pixel_value |= pixel_mask;
     492:	4643      	mov	r3, r8
     494:	4303      	orrs	r3, r0
     496:	b2da      	uxtb	r2, r3
		break;
     498:	e7f5      	b.n	486 <gfx_mono_ssd1306_draw_pixel+0x3e>
		pixel_value &= ~pixel_mask;
     49a:	43b0      	bics	r0, r6
     49c:	b2c2      	uxtb	r2, r0
		break;
     49e:	e7f2      	b.n	486 <gfx_mono_ssd1306_draw_pixel+0x3e>
		pixel_value ^= pixel_mask;
     4a0:	4643      	mov	r3, r8
     4a2:	4043      	eors	r3, r0
     4a4:	b2da      	uxtb	r2, r3
		break;
     4a6:	e7ee      	b.n	486 <gfx_mono_ssd1306_draw_pixel+0x3e>
     4a8:	00000399 	.word	0x00000399
     4ac:	000003a9 	.word	0x000003a9

000004b0 <gfx_mono_ssd1306_get_byte>:
{
     4b0:	b510      	push	{r4, lr}
	return gfx_mono_framebuffer_get_byte(page, column);
     4b2:	4b01      	ldr	r3, [pc, #4]	; (4b8 <gfx_mono_ssd1306_get_byte+0x8>)
     4b4:	4798      	blx	r3
	ssd1306_set_column_address(column);

	return ssd1306_read_data();

#endif
}
     4b6:	bd10      	pop	{r4, pc}
     4b8:	00000399 	.word	0x00000399

000004bc <at30tse_init>:

/**
 * \brief Configures the SERCOM I2C master to be used with the AT30TSE75X device.
 */
void at30tse_init(void)
{
     4bc:	b530      	push	{r4, r5, lr}
     4be:	b08f      	sub	sp, #60	; 0x3c
static inline void i2c_master_get_config_defaults(
		struct i2c_master_config *const config)
{
	/*Sanity check argument */
	Assert(config);
	config->baud_rate        = I2C_MASTER_BAUD_RATE_100KHZ;
     4c0:	aa01      	add	r2, sp, #4
     4c2:	2364      	movs	r3, #100	; 0x64
     4c4:	9301      	str	r3, [sp, #4]
#ifdef FEATURE_I2C_FAST_MODE_PLUS_AND_HIGH_SPEED
	config->baud_rate_high_speed = I2C_MASTER_BAUD_RATE_3400KHZ;
     4c6:	4b21      	ldr	r3, [pc, #132]	; (54c <at30tse_init+0x90>)
     4c8:	6053      	str	r3, [r2, #4]
	config->transfer_speed       = I2C_MASTER_SPEED_STANDARD_AND_FAST;
     4ca:	2300      	movs	r3, #0
     4cc:	6093      	str	r3, [r2, #8]
#endif
	config->generator_source = GCLK_GENERATOR_0;
     4ce:	7313      	strb	r3, [r2, #12]
	config->run_in_standby   = false;
     4d0:	7613      	strb	r3, [r2, #24]
	config->start_hold_time  = I2C_MASTER_START_HOLD_TIME_300NS_600NS;
     4d2:	2180      	movs	r1, #128	; 0x80
     4d4:	0389      	lsls	r1, r1, #14
     4d6:	6111      	str	r1, [r2, #16]
	config->buffer_timeout   = 65535;
	config->unknown_bus_state_timeout = 65535;
     4d8:	2101      	movs	r1, #1
     4da:	4249      	negs	r1, r1
     4dc:	8291      	strh	r1, [r2, #20]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->scl_low_timeout  = false;
     4de:	3125      	adds	r1, #37	; 0x25
     4e0:	5453      	strb	r3, [r2, r1]
	config->inactive_timeout = I2C_MASTER_INACTIVE_TIMEOUT_DISABLED;
     4e2:	6293      	str	r3, [r2, #40]	; 0x28
#ifdef FEATURE_I2C_SCL_STRETCH_MODE
	config->scl_stretch_only_after_ack_bit = false;
     4e4:	3108      	adds	r1, #8
     4e6:	5453      	strb	r3, [r2, r1]
#endif
#ifdef FEATURE_I2C_SCL_EXTEND_TIMEOUT
	config->slave_scl_low_extend_timeout   = false;
     4e8:	3101      	adds	r1, #1
     4ea:	5453      	strb	r3, [r2, r1]
	config->master_scl_low_extend_timeout  = false;
     4ec:	3101      	adds	r1, #1
     4ee:	5453      	strb	r3, [r2, r1]
#endif
	/* The typical value is 215ns */
	config->sda_scl_rise_time_ns = 215;
     4f0:	33d7      	adds	r3, #215	; 0xd7
     4f2:	8613      	strh	r3, [r2, #48]	; 0x30
    /* Initialize config structure and device instance. */
	struct i2c_master_config conf;
	i2c_master_get_config_defaults(&conf);

	/* Change buffer timeout to something longer. */
	conf.buffer_timeout = 10000;
     4f4:	4b16      	ldr	r3, [pc, #88]	; (550 <at30tse_init+0x94>)
     4f6:	82d3      	strh	r3, [r2, #22]

	conf.pinmux_pad0 = AT30TSE_PINMUX_PAD0;
     4f8:	4b16      	ldr	r3, [pc, #88]	; (554 <at30tse_init+0x98>)
     4fa:	61d3      	str	r3, [r2, #28]
	conf.pinmux_pad1 = AT30TSE_PINMUX_PAD1;
     4fc:	4b16      	ldr	r3, [pc, #88]	; (558 <at30tse_init+0x9c>)
     4fe:	6213      	str	r3, [r2, #32]

	/* Initialize and enable device with config. */
	i2c_master_init(&dev_inst_at30tse75x, AT30TSE_SERCOM, &conf);
     500:	4c16      	ldr	r4, [pc, #88]	; (55c <at30tse_init+0xa0>)
     502:	4917      	ldr	r1, [pc, #92]	; (560 <at30tse_init+0xa4>)
     504:	0020      	movs	r0, r4
     506:	4b17      	ldr	r3, [pc, #92]	; (564 <at30tse_init+0xa8>)
     508:	4798      	blx	r3
{
	/* Sanity check of arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     50a:	6824      	ldr	r4, [r4, #0]
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
     50c:	2207      	movs	r2, #7
     50e:	69e3      	ldr	r3, [r4, #28]
	while (i2c_master_is_syncing(module)) {
     510:	421a      	tst	r2, r3
     512:	d1fc      	bne.n	50e <at30tse_init+0x52>

	/* Wait for module to sync */
	_i2c_master_wait_for_sync(module);

	/* Enable module */
	i2c_module->CTRLA.reg |= SERCOM_I2CM_CTRLA_ENABLE;
     514:	6823      	ldr	r3, [r4, #0]
     516:	2202      	movs	r2, #2
     518:	4313      	orrs	r3, r2
     51a:	6023      	str	r3, [r4, #0]

#if I2C_MASTER_CALLBACK_MODE == true
	/* Enable module interrupts */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
     51c:	4d0f      	ldr	r5, [pc, #60]	; (55c <at30tse_init+0xa0>)
     51e:	6828      	ldr	r0, [r5, #0]
     520:	4b11      	ldr	r3, [pc, #68]	; (568 <at30tse_init+0xac>)
     522:	4798      	blx	r3
     524:	231f      	movs	r3, #31
     526:	4018      	ands	r0, r3
     528:	3b1e      	subs	r3, #30
     52a:	4083      	lsls	r3, r0
     52c:	4a0f      	ldr	r2, [pc, #60]	; (56c <at30tse_init+0xb0>)
     52e:	6013      	str	r3, [r2, #0]
#endif
	/* Start timeout if bus state is unknown */
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
		timeout_counter++;
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
     530:	88e8      	ldrh	r0, [r5, #6]
	uint32_t timeout_counter = 0;
     532:	2300      	movs	r3, #0
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
     534:	2110      	movs	r1, #16
     536:	8b62      	ldrh	r2, [r4, #26]
     538:	420a      	tst	r2, r1
     53a:	d104      	bne.n	546 <at30tse_init+0x8a>
		timeout_counter++;
     53c:	3301      	adds	r3, #1
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
     53e:	4283      	cmp	r3, r0
     540:	d3f9      	bcc.n	536 <at30tse_init+0x7a>
			/* Timeout, force bus state to idle */
			i2c_module->STATUS.reg = SERCOM_I2CM_STATUS_BUSSTATE(1);
     542:	2310      	movs	r3, #16
     544:	8363      	strh	r3, [r4, #26]
	i2c_master_enable(&dev_inst_at30tse75x);
}
     546:	b00f      	add	sp, #60	; 0x3c
     548:	bd30      	pop	{r4, r5, pc}
     54a:	46c0      	nop			; (mov r8, r8)
     54c:	00000d48 	.word	0x00000d48
     550:	00002710 	.word	0x00002710
     554:	00080003 	.word	0x00080003
     558:	00090003 	.word	0x00090003
     55c:	2000041c 	.word	0x2000041c
     560:	42001000 	.word	0x42001000
     564:	00000969 	.word	0x00000969
     568:	000012b5 	.word	0x000012b5
     56c:	e000e100 	.word	0xe000e100

00000570 <at30tse_read_register>:
 * \param[in] reg_size Register size.
 *
 * \return Register value.
 */
uint16_t at30tse_read_register(uint8_t reg, uint8_t reg_type, uint8_t reg_size)
{
     570:	b570      	push	{r4, r5, r6, lr}
     572:	b088      	sub	sp, #32
	uint8_t buffer[2];
	buffer[0] = reg | reg_type;
     574:	ad07      	add	r5, sp, #28
     576:	4308      	orrs	r0, r1
     578:	7028      	strb	r0, [r5, #0]
	buffer[1] = 0;
     57a:	2300      	movs	r3, #0
     57c:	706b      	strb	r3, [r5, #1]

	/* Internal register pointer in AT30TSE */
    struct i2c_master_packet write_transfer = {
     57e:	a904      	add	r1, sp, #16
     580:	204f      	movs	r0, #79	; 0x4f
     582:	8008      	strh	r0, [r1, #0]
     584:	2401      	movs	r4, #1
     586:	804c      	strh	r4, [r1, #2]
     588:	604d      	str	r5, [r1, #4]
     58a:	720b      	strb	r3, [r1, #8]
     58c:	724b      	strb	r3, [r1, #9]
     58e:	728b      	strb	r3, [r1, #10]
		.ten_bit_address = false,
		.high_speed      = false,
		.hs_master_code  = 0x0,
	};
	/* Read data */
    struct i2c_master_packet read_transfer = {
     590:	ac01      	add	r4, sp, #4
     592:	8020      	strh	r0, [r4, #0]
     594:	8062      	strh	r2, [r4, #2]
     596:	9502      	str	r5, [sp, #8]
     598:	7223      	strb	r3, [r4, #8]
     59a:	7263      	strb	r3, [r4, #9]
     59c:	72a3      	strb	r3, [r4, #10]
		.ten_bit_address = false,
		.high_speed      = false,
		.hs_master_code  = 0x0,
	};
	/* Do the transfer */
	i2c_master_write_packet_wait_no_stop(&dev_inst_at30tse75x, &write_transfer);
     59e:	4e07      	ldr	r6, [pc, #28]	; (5bc <at30tse_read_register+0x4c>)
     5a0:	0030      	movs	r0, r6
     5a2:	4b07      	ldr	r3, [pc, #28]	; (5c0 <at30tse_read_register+0x50>)
     5a4:	4798      	blx	r3
    i2c_master_read_packet_wait(&dev_inst_at30tse75x, &read_transfer);
     5a6:	0021      	movs	r1, r4
     5a8:	0030      	movs	r0, r6
     5aa:	4b06      	ldr	r3, [pc, #24]	; (5c4 <at30tse_read_register+0x54>)
     5ac:	4798      	blx	r3

	return (buffer[0] << 8) | buffer[1];
     5ae:	782b      	ldrb	r3, [r5, #0]
     5b0:	021b      	lsls	r3, r3, #8
     5b2:	7868      	ldrb	r0, [r5, #1]
     5b4:	4318      	orrs	r0, r3
}
     5b6:	b008      	add	sp, #32
     5b8:	bd70      	pop	{r4, r5, r6, pc}
     5ba:	46c0      	nop			; (mov r8, r8)
     5bc:	2000041c 	.word	0x2000041c
     5c0:	00000f95 	.word	0x00000f95
     5c4:	00000f71 	.word	0x00000f71

000005c8 <at30tse_read_temperature>:
 * \brief Reads the temperature value.
 *
 * \return Temperature data.
 */
double at30tse_read_temperature()
{
     5c8:	b5d0      	push	{r4, r6, r7, lr}
	/* Read the 16-bit temperature register. */
	uint16_t data = at30tse_read_register(AT30TSE_TEMPERATURE_REG,
     5ca:	2202      	movs	r2, #2
     5cc:	2100      	movs	r1, #0
     5ce:	2000      	movs	r0, #0
     5d0:	4b1f      	ldr	r3, [pc, #124]	; (650 <at30tse_read_temperature+0x88>)
     5d2:	4798      	blx	r3
     5d4:	0003      	movs	r3, r0
											AT30TSE_NON_VOLATILE_REG,
											AT30TSE_TEMPERATURE_REG_SIZE);

	double temperature = 0;
	int8_t sign = 1;
     5d6:	2701      	movs	r7, #1

	/*Check if negative and clear sign bit. */
	if (data & (1 << 15)){
     5d8:	0402      	lsls	r2, r0, #16
     5da:	d40c      	bmi.n	5f6 <at30tse_read_temperature+0x2e>
		sign *= -1;
		data &= ~(1 << 15);
	}

	/* Convert to temperature  */
	switch (resolution){
     5dc:	4a1d      	ldr	r2, [pc, #116]	; (654 <at30tse_read_temperature+0x8c>)
     5de:	7816      	ldrb	r6, [r2, #0]
     5e0:	2e01      	cmp	r6, #1
     5e2:	d016      	beq.n	612 <at30tse_read_temperature+0x4a>
     5e4:	2e00      	cmp	r6, #0
     5e6:	d00a      	beq.n	5fe <at30tse_read_temperature+0x36>
     5e8:	2e02      	cmp	r6, #2
     5ea:	d01c      	beq.n	626 <at30tse_read_temperature+0x5e>
     5ec:	2e03      	cmp	r6, #3
     5ee:	d025      	beq.n	63c <at30tse_read_temperature+0x74>
	double temperature = 0;
     5f0:	2000      	movs	r0, #0
     5f2:	2100      	movs	r1, #0
			temperature = data * sign * 0.0625;
			break;
		default:
			break;
	}
	return temperature;
     5f4:	e00c      	b.n	610 <at30tse_read_temperature+0x48>
		data &= ~(1 << 15);
     5f6:	0440      	lsls	r0, r0, #17
     5f8:	0c43      	lsrs	r3, r0, #17
		sign *= -1;
     5fa:	3f02      	subs	r7, #2
     5fc:	e7ee      	b.n	5dc <at30tse_read_temperature+0x14>
			data = (data >> 7);
     5fe:	09db      	lsrs	r3, r3, #7
			temperature = data * sign * 0.5;
     600:	b298      	uxth	r0, r3
     602:	4378      	muls	r0, r7
     604:	4b14      	ldr	r3, [pc, #80]	; (658 <at30tse_read_temperature+0x90>)
     606:	4798      	blx	r3
     608:	2200      	movs	r2, #0
     60a:	4b14      	ldr	r3, [pc, #80]	; (65c <at30tse_read_temperature+0x94>)
     60c:	4c14      	ldr	r4, [pc, #80]	; (660 <at30tse_read_temperature+0x98>)
     60e:	47a0      	blx	r4
}
     610:	bdd0      	pop	{r4, r6, r7, pc}
			data = (data >> 6);
     612:	099b      	lsrs	r3, r3, #6
			temperature = data * sign * 0.25;
     614:	b298      	uxth	r0, r3
     616:	4378      	muls	r0, r7
     618:	4b0f      	ldr	r3, [pc, #60]	; (658 <at30tse_read_temperature+0x90>)
     61a:	4798      	blx	r3
     61c:	2200      	movs	r2, #0
     61e:	4b11      	ldr	r3, [pc, #68]	; (664 <at30tse_read_temperature+0x9c>)
     620:	4c0f      	ldr	r4, [pc, #60]	; (660 <at30tse_read_temperature+0x98>)
     622:	47a0      	blx	r4
			break;
     624:	e7f4      	b.n	610 <at30tse_read_temperature+0x48>
			data = (data >> 5);
     626:	095b      	lsrs	r3, r3, #5
			temperature = data * sign * 0.125;
     628:	b298      	uxth	r0, r3
     62a:	4378      	muls	r0, r7
     62c:	4b0a      	ldr	r3, [pc, #40]	; (658 <at30tse_read_temperature+0x90>)
     62e:	4798      	blx	r3
     630:	2200      	movs	r2, #0
     632:	23ff      	movs	r3, #255	; 0xff
     634:	059b      	lsls	r3, r3, #22
     636:	4c0a      	ldr	r4, [pc, #40]	; (660 <at30tse_read_temperature+0x98>)
     638:	47a0      	blx	r4
			break;
     63a:	e7e9      	b.n	610 <at30tse_read_temperature+0x48>
			data = (data >> 4);
     63c:	091b      	lsrs	r3, r3, #4
			temperature = data * sign * 0.0625;
     63e:	b298      	uxth	r0, r3
     640:	4378      	muls	r0, r7
     642:	4b05      	ldr	r3, [pc, #20]	; (658 <at30tse_read_temperature+0x90>)
     644:	4798      	blx	r3
     646:	2200      	movs	r2, #0
     648:	4b07      	ldr	r3, [pc, #28]	; (668 <at30tse_read_temperature+0xa0>)
     64a:	4c05      	ldr	r4, [pc, #20]	; (660 <at30tse_read_temperature+0x98>)
     64c:	47a0      	blx	r4
			break;
     64e:	e7df      	b.n	610 <at30tse_read_temperature+0x48>
     650:	00000571 	.word	0x00000571
     654:	200002bc 	.word	0x200002bc
     658:	00005305 	.word	0x00005305
     65c:	3fe00000 	.word	0x3fe00000
     660:	00004771 	.word	0x00004771
     664:	3fd00000 	.word	0x3fd00000
     668:	3fb00000 	.word	0x3fb00000

0000066c <nvm_set_config>:
 *                        EEPROM and/or auxiliary space configuration from being
 *                        altered
 */
enum status_code nvm_set_config(
		const struct nvm_config *const config)
{
     66c:	b510      	push	{r4, lr}
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
     66e:	4a1e      	ldr	r2, [pc, #120]	; (6e8 <nvm_set_config+0x7c>)
     670:	69d3      	ldr	r3, [r2, #28]
     672:	2104      	movs	r1, #4
     674:	430b      	orrs	r3, r1
     676:	61d3      	str	r3, [r2, #28]
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBB, PM_APBBMASK_NVMCTRL);
#endif

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
     678:	4b1c      	ldr	r3, [pc, #112]	; (6ec <nvm_set_config+0x80>)
     67a:	2220      	movs	r2, #32
     67c:	32ff      	adds	r2, #255	; 0xff
     67e:	831a      	strh	r2, [r3, #24]
static inline bool nvm_is_ready(void)
{
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	return nvm_module->INTFLAG.reg & NVMCTRL_INTFLAG_READY;
     680:	7d1a      	ldrb	r2, [r3, #20]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
     682:	2305      	movs	r3, #5
	if (!nvm_is_ready()) {
     684:	07d2      	lsls	r2, r2, #31
     686:	d401      	bmi.n	68c <nvm_set_config+0x20>
	if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
		return STATUS_ERR_IO;
	}

	return STATUS_OK;
}
     688:	0018      	movs	r0, r3
     68a:	bd10      	pop	{r4, pc}
			NVMCTRL_CTRLB_SLEEPPRM(config->sleep_power_mode) |
     68c:	7803      	ldrb	r3, [r0, #0]
     68e:	021b      	lsls	r3, r3, #8
     690:	22c0      	movs	r2, #192	; 0xc0
     692:	0092      	lsls	r2, r2, #2
     694:	4013      	ands	r3, r2
			((config->manual_page_write & 0x01) << NVMCTRL_CTRLB_MANW_Pos) |
     696:	7841      	ldrb	r1, [r0, #1]
     698:	01c9      	lsls	r1, r1, #7
     69a:	22ff      	movs	r2, #255	; 0xff
     69c:	400a      	ands	r2, r1
			NVMCTRL_CTRLB_SLEEPPRM(config->sleep_power_mode) |
     69e:	4313      	orrs	r3, r2
			NVMCTRL_CTRLB_RWS(config->wait_states) |
     6a0:	7881      	ldrb	r1, [r0, #2]
     6a2:	0049      	lsls	r1, r1, #1
     6a4:	221e      	movs	r2, #30
     6a6:	400a      	ands	r2, r1
			((config->manual_page_write & 0x01) << NVMCTRL_CTRLB_MANW_Pos) |
     6a8:	4313      	orrs	r3, r2
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
     6aa:	78c2      	ldrb	r2, [r0, #3]
     6ac:	0492      	lsls	r2, r2, #18
     6ae:	2180      	movs	r1, #128	; 0x80
     6b0:	02c9      	lsls	r1, r1, #11
     6b2:	400a      	ands	r2, r1
			NVMCTRL_CTRLB_RWS(config->wait_states) |
     6b4:	4313      	orrs	r3, r2
			NVMCTRL_CTRLB_READMODE(config->cache_readmode);
     6b6:	7902      	ldrb	r2, [r0, #4]
     6b8:	0412      	lsls	r2, r2, #16
     6ba:	21c0      	movs	r1, #192	; 0xc0
     6bc:	0289      	lsls	r1, r1, #10
     6be:	400a      	ands	r2, r1
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
     6c0:	4313      	orrs	r3, r2
	nvm_module->CTRLB.reg =
     6c2:	4a0a      	ldr	r2, [pc, #40]	; (6ec <nvm_set_config+0x80>)
     6c4:	6053      	str	r3, [r2, #4]
	_nvm_dev.page_size         = (8 << nvm_module->PARAM.bit.PSZ);
     6c6:	6893      	ldr	r3, [r2, #8]
     6c8:	035b      	lsls	r3, r3, #13
     6ca:	0f5b      	lsrs	r3, r3, #29
     6cc:	4908      	ldr	r1, [pc, #32]	; (6f0 <nvm_set_config+0x84>)
     6ce:	2408      	movs	r4, #8
     6d0:	409c      	lsls	r4, r3
     6d2:	800c      	strh	r4, [r1, #0]
	_nvm_dev.number_of_pages   = nvm_module->PARAM.bit.NVMP;
     6d4:	6893      	ldr	r3, [r2, #8]
     6d6:	804b      	strh	r3, [r1, #2]
	_nvm_dev.manual_page_write = config->manual_page_write;
     6d8:	7843      	ldrb	r3, [r0, #1]
     6da:	710b      	strb	r3, [r1, #4]
	if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
     6dc:	8b13      	ldrh	r3, [r2, #24]
     6de:	05db      	lsls	r3, r3, #23
	return STATUS_OK;
     6e0:	0fdb      	lsrs	r3, r3, #31
     6e2:	011b      	lsls	r3, r3, #4
     6e4:	e7d0      	b.n	688 <nvm_set_config+0x1c>
     6e6:	46c0      	nop			; (mov r8, r8)
     6e8:	40000400 	.word	0x40000400
     6ec:	41004000 	.word	0x41004000
     6f0:	200002c0 	.word	0x200002c0

000006f4 <nvm_execute_command>:
 */
enum status_code nvm_execute_command(
		const enum nvm_command command,
		const uint32_t address,
		const uint32_t parameter)
{
     6f4:	b530      	push	{r4, r5, lr}
     6f6:	0004      	movs	r4, r0
	uint32_t ctrlb_bak;

	/* Check that the address given is valid  */
	if (address > ((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)
     6f8:	4a22      	ldr	r2, [pc, #136]	; (784 <nvm_execute_command+0x90>)
     6fa:	8810      	ldrh	r0, [r2, #0]
     6fc:	8853      	ldrh	r3, [r2, #2]
     6fe:	4343      	muls	r3, r0
     700:	428b      	cmp	r3, r1
     702:	d206      	bcs.n	712 <nvm_execute_command+0x1e>
		&& !(address >= NVMCTRL_AUX0_ADDRESS && address <= NVMCTRL_AUX1_ADDRESS )){
     704:	2280      	movs	r2, #128	; 0x80
     706:	0192      	lsls	r2, r2, #6
		if (address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
			|| address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
		}
#else
		return STATUS_ERR_BAD_ADDRESS;
     708:	2018      	movs	r0, #24
		&& !(address >= NVMCTRL_AUX0_ADDRESS && address <= NVMCTRL_AUX1_ADDRESS )){
     70a:	4b1f      	ldr	r3, [pc, #124]	; (788 <nvm_execute_command+0x94>)
     70c:	18cb      	adds	r3, r1, r3
     70e:	4293      	cmp	r3, r2
     710:	d80e      	bhi.n	730 <nvm_execute_command+0x3c>

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Turn off cache before issuing flash commands */
	ctrlb_bak = nvm_module->CTRLB.reg;
     712:	4b1e      	ldr	r3, [pc, #120]	; (78c <nvm_execute_command+0x98>)
     714:	685d      	ldr	r5, [r3, #4]
#if (SAMC20) || (SAMC21)
	nvm_module->CTRLB.reg = ((ctrlb_bak &(~(NVMCTRL_CTRLB_CACHEDIS(0x2)))) 
							| NVMCTRL_CTRLB_CACHEDIS(0x1));
#else
	nvm_module->CTRLB.reg = ctrlb_bak | NVMCTRL_CTRLB_CACHEDIS;
     716:	2280      	movs	r2, #128	; 0x80
     718:	02d2      	lsls	r2, r2, #11
     71a:	432a      	orrs	r2, r5
     71c:	605a      	str	r2, [r3, #4]
#endif

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
     71e:	2220      	movs	r2, #32
     720:	32ff      	adds	r2, #255	; 0xff
     722:	831a      	strh	r2, [r3, #24]
     724:	7d1b      	ldrb	r3, [r3, #20]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
     726:	07db      	lsls	r3, r3, #31
     728:	d403      	bmi.n	732 <nvm_execute_command+0x3e>
		/* Restore the setting */
		nvm_module->CTRLB.reg = ctrlb_bak;
     72a:	4b18      	ldr	r3, [pc, #96]	; (78c <nvm_execute_command+0x98>)
     72c:	605d      	str	r5, [r3, #4]
		return STATUS_BUSY;
     72e:	2005      	movs	r0, #5

	/* Restore the setting */
	nvm_module->CTRLB.reg = ctrlb_bak;

	return STATUS_OK;
}
     730:	bd30      	pop	{r4, r5, pc}
	switch (command) {
     732:	2c45      	cmp	r4, #69	; 0x45
     734:	d822      	bhi.n	77c <nvm_execute_command+0x88>
     736:	00a3      	lsls	r3, r4, #2
     738:	4a15      	ldr	r2, [pc, #84]	; (790 <nvm_execute_command+0x9c>)
     73a:	58d3      	ldr	r3, [r2, r3]
     73c:	469f      	mov	pc, r3
			if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
     73e:	4b13      	ldr	r3, [pc, #76]	; (78c <nvm_execute_command+0x98>)
     740:	8b1b      	ldrh	r3, [r3, #24]
     742:	05db      	lsls	r3, r3, #23
     744:	d503      	bpl.n	74e <nvm_execute_command+0x5a>
				nvm_module->CTRLB.reg = ctrlb_bak;
     746:	4b11      	ldr	r3, [pc, #68]	; (78c <nvm_execute_command+0x98>)
     748:	605d      	str	r5, [r3, #4]
				return STATUS_ERR_IO;
     74a:	2010      	movs	r0, #16
     74c:	e7f0      	b.n	730 <nvm_execute_command+0x3c>
			nvm_module->ADDR.reg = (uintptr_t)&NVM_MEMORY[address / 4];
     74e:	0889      	lsrs	r1, r1, #2
     750:	0049      	lsls	r1, r1, #1
     752:	4b0e      	ldr	r3, [pc, #56]	; (78c <nvm_execute_command+0x98>)
     754:	61d9      	str	r1, [r3, #28]
			break;
     756:	e003      	b.n	760 <nvm_execute_command+0x6c>
			nvm_module->ADDR.reg = (uintptr_t)&NVM_MEMORY[address / 4];
     758:	0889      	lsrs	r1, r1, #2
     75a:	0049      	lsls	r1, r1, #1
     75c:	4b0b      	ldr	r3, [pc, #44]	; (78c <nvm_execute_command+0x98>)
     75e:	61d9      	str	r1, [r3, #28]
	nvm_module->CTRLA.reg = command | NVMCTRL_CTRLA_CMDEX_KEY;
     760:	20a5      	movs	r0, #165	; 0xa5
     762:	0200      	lsls	r0, r0, #8
     764:	4304      	orrs	r4, r0
     766:	4b09      	ldr	r3, [pc, #36]	; (78c <nvm_execute_command+0x98>)
     768:	801c      	strh	r4, [r3, #0]
     76a:	0019      	movs	r1, r3
	while (!nvm_is_ready()) {
     76c:	2201      	movs	r2, #1
     76e:	7d0b      	ldrb	r3, [r1, #20]
     770:	4213      	tst	r3, r2
     772:	d0fc      	beq.n	76e <nvm_execute_command+0x7a>
	nvm_module->CTRLB.reg = ctrlb_bak;
     774:	4b05      	ldr	r3, [pc, #20]	; (78c <nvm_execute_command+0x98>)
     776:	605d      	str	r5, [r3, #4]
	return STATUS_OK;
     778:	2000      	movs	r0, #0
     77a:	e7d9      	b.n	730 <nvm_execute_command+0x3c>
			nvm_module->CTRLB.reg = ctrlb_bak;
     77c:	4b03      	ldr	r3, [pc, #12]	; (78c <nvm_execute_command+0x98>)
     77e:	605d      	str	r5, [r3, #4]
			return STATUS_ERR_INVALID_ARG;
     780:	2017      	movs	r0, #23
     782:	e7d5      	b.n	730 <nvm_execute_command+0x3c>
     784:	200002c0 	.word	0x200002c0
     788:	ff7fc000 	.word	0xff7fc000
     78c:	41004000 	.word	0x41004000
     790:	00006134 	.word	0x00006134

00000794 <nvm_write_buffer>:
 */
enum status_code nvm_write_buffer(
		const uint32_t destination_address,
		const uint8_t *buffer,
		uint16_t length)
{
     794:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	bool is_rww_eeprom = false;
#endif

	/* Check if the destination address is valid */
	if (destination_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
     796:	4b25      	ldr	r3, [pc, #148]	; (82c <nvm_write_buffer+0x98>)
     798:	881d      	ldrh	r5, [r3, #0]
     79a:	885b      	ldrh	r3, [r3, #2]
     79c:	436b      	muls	r3, r5
			|| destination_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
		}
		is_rww_eeprom = true;
#else
		return STATUS_ERR_BAD_ADDRESS;
     79e:	2418      	movs	r4, #24
	if (destination_address >
     7a0:	4283      	cmp	r3, r0
     7a2:	d201      	bcs.n	7a8 <nvm_write_buffer+0x14>
				destination_address, 0);
#endif
	}

	return STATUS_OK;
}
     7a4:	0020      	movs	r0, r4
     7a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (destination_address & (_nvm_dev.page_size - 1)) {
     7a8:	1e6b      	subs	r3, r5, #1
     7aa:	4218      	tst	r0, r3
     7ac:	d1fa      	bne.n	7a4 <nvm_write_buffer+0x10>
		return STATUS_ERR_INVALID_ARG;
     7ae:	3c01      	subs	r4, #1
	if (length > _nvm_dev.page_size) {
     7b0:	4295      	cmp	r5, r2
     7b2:	d3f7      	bcc.n	7a4 <nvm_write_buffer+0x10>
     7b4:	4b1e      	ldr	r3, [pc, #120]	; (830 <nvm_write_buffer+0x9c>)
     7b6:	7d1b      	ldrb	r3, [r3, #20]
		return STATUS_BUSY;
     7b8:	3c12      	subs	r4, #18
	if (!nvm_is_ready()) {
     7ba:	07db      	lsls	r3, r3, #31
     7bc:	d5f2      	bpl.n	7a4 <nvm_write_buffer+0x10>
	nvm_module->CTRLA.reg = NVM_COMMAND_PAGE_BUFFER_CLEAR | NVMCTRL_CTRLA_CMDEX_KEY;
     7be:	4c1d      	ldr	r4, [pc, #116]	; (834 <nvm_write_buffer+0xa0>)
     7c0:	4b1b      	ldr	r3, [pc, #108]	; (830 <nvm_write_buffer+0x9c>)
     7c2:	801c      	strh	r4, [r3, #0]
     7c4:	001d      	movs	r5, r3
	while (!nvm_is_ready()) {
     7c6:	2401      	movs	r4, #1
     7c8:	7d2b      	ldrb	r3, [r5, #20]
     7ca:	4223      	tst	r3, r4
     7cc:	d0fc      	beq.n	7c8 <nvm_write_buffer+0x34>
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
     7ce:	2420      	movs	r4, #32
     7d0:	34ff      	adds	r4, #255	; 0xff
     7d2:	4b17      	ldr	r3, [pc, #92]	; (830 <nvm_write_buffer+0x9c>)
     7d4:	831c      	strh	r4, [r3, #24]
	for (uint16_t i = 0; i < length; i += 2) {
     7d6:	2a00      	cmp	r2, #0
     7d8:	d022      	beq.n	820 <nvm_write_buffer+0x8c>
     7da:	2301      	movs	r3, #1
     7dc:	0005      	movs	r5, r0
     7de:	439d      	bics	r5, r3
     7e0:	2300      	movs	r3, #0
		if (i < (length - 1)) {
     7e2:	1e57      	subs	r7, r2, #1
     7e4:	e009      	b.n	7fa <nvm_write_buffer+0x66>
			data |= (buffer[i + 1] << 8);
     7e6:	18ce      	adds	r6, r1, r3
     7e8:	7876      	ldrb	r6, [r6, #1]
     7ea:	0236      	lsls	r6, r6, #8
     7ec:	4334      	orrs	r4, r6
		NVM_MEMORY[nvm_address++] = data;
     7ee:	802c      	strh	r4, [r5, #0]
	for (uint16_t i = 0; i < length; i += 2) {
     7f0:	3302      	adds	r3, #2
     7f2:	b29b      	uxth	r3, r3
     7f4:	3502      	adds	r5, #2
     7f6:	429a      	cmp	r2, r3
     7f8:	d904      	bls.n	804 <nvm_write_buffer+0x70>
		data = buffer[i];
     7fa:	5ccc      	ldrb	r4, [r1, r3]
		if (i < (length - 1)) {
     7fc:	42bb      	cmp	r3, r7
     7fe:	dbf2      	blt.n	7e6 <nvm_write_buffer+0x52>
		data = buffer[i];
     800:	b2a4      	uxth	r4, r4
     802:	e7f4      	b.n	7ee <nvm_write_buffer+0x5a>
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
     804:	4b09      	ldr	r3, [pc, #36]	; (82c <nvm_write_buffer+0x98>)
     806:	791b      	ldrb	r3, [r3, #4]
	return STATUS_OK;
     808:	2400      	movs	r4, #0
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
     80a:	2b00      	cmp	r3, #0
     80c:	d1ca      	bne.n	7a4 <nvm_write_buffer+0x10>
     80e:	2a3f      	cmp	r2, #63	; 0x3f
     810:	d8c8      	bhi.n	7a4 <nvm_write_buffer+0x10>
		return nvm_execute_command(NVM_COMMAND_WRITE_PAGE,
     812:	2200      	movs	r2, #0
     814:	0001      	movs	r1, r0
     816:	2004      	movs	r0, #4
     818:	4b07      	ldr	r3, [pc, #28]	; (838 <nvm_write_buffer+0xa4>)
     81a:	4798      	blx	r3
     81c:	0004      	movs	r4, r0
     81e:	e7c1      	b.n	7a4 <nvm_write_buffer+0x10>
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
     820:	4b02      	ldr	r3, [pc, #8]	; (82c <nvm_write_buffer+0x98>)
     822:	791b      	ldrb	r3, [r3, #4]
	return STATUS_OK;
     824:	2400      	movs	r4, #0
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
     826:	2b00      	cmp	r3, #0
     828:	d0f3      	beq.n	812 <nvm_write_buffer+0x7e>
     82a:	e7bb      	b.n	7a4 <nvm_write_buffer+0x10>
     82c:	200002c0 	.word	0x200002c0
     830:	41004000 	.word	0x41004000
     834:	ffffa544 	.word	0xffffa544
     838:	000006f5 	.word	0x000006f5

0000083c <nvm_read_buffer>:
 */
enum status_code nvm_read_buffer(
		const uint32_t source_address,
		uint8_t *const buffer,
		uint16_t length)
{
     83c:	b570      	push	{r4, r5, r6, lr}
	/* Check if the source address is valid */
	if (source_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
     83e:	4b18      	ldr	r3, [pc, #96]	; (8a0 <nvm_read_buffer+0x64>)
     840:	881d      	ldrh	r5, [r3, #0]
     842:	885b      	ldrh	r3, [r3, #2]
     844:	436b      	muls	r3, r5
		if (source_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
			|| source_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
		}
#else
		return STATUS_ERR_BAD_ADDRESS;
     846:	2418      	movs	r4, #24
	if (source_address >
     848:	4283      	cmp	r3, r0
     84a:	d201      	bcs.n	850 <nvm_read_buffer+0x14>
			buffer[i + 1] = (data >> 8);
		}
	}

	return STATUS_OK;
}
     84c:	0020      	movs	r0, r4
     84e:	bd70      	pop	{r4, r5, r6, pc}
	if (source_address & (_nvm_dev.page_size - 1)) {
     850:	1e6b      	subs	r3, r5, #1
     852:	4218      	tst	r0, r3
     854:	d1fa      	bne.n	84c <nvm_read_buffer+0x10>
		return STATUS_ERR_INVALID_ARG;
     856:	3c01      	subs	r4, #1
	if (length > _nvm_dev.page_size) {
     858:	4295      	cmp	r5, r2
     85a:	d3f7      	bcc.n	84c <nvm_read_buffer+0x10>
     85c:	4b11      	ldr	r3, [pc, #68]	; (8a4 <nvm_read_buffer+0x68>)
     85e:	7d1b      	ldrb	r3, [r3, #20]
		return STATUS_BUSY;
     860:	3c12      	subs	r4, #18
	if (!nvm_is_ready()) {
     862:	07db      	lsls	r3, r3, #31
     864:	d5f2      	bpl.n	84c <nvm_read_buffer+0x10>
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
     866:	2420      	movs	r4, #32
     868:	34ff      	adds	r4, #255	; 0xff
     86a:	4b0e      	ldr	r3, [pc, #56]	; (8a4 <nvm_read_buffer+0x68>)
     86c:	831c      	strh	r4, [r3, #24]
	for (uint16_t i = 0; i < length; i += 2) {
     86e:	2a00      	cmp	r2, #0
     870:	d014      	beq.n	89c <nvm_read_buffer+0x60>
     872:	2301      	movs	r3, #1
     874:	4398      	bics	r0, r3
     876:	2300      	movs	r3, #0
		if (i < (length - 1)) {
     878:	1e56      	subs	r6, r2, #1
     87a:	e004      	b.n	886 <nvm_read_buffer+0x4a>
	for (uint16_t i = 0; i < length; i += 2) {
     87c:	3302      	adds	r3, #2
     87e:	b29b      	uxth	r3, r3
     880:	3002      	adds	r0, #2
     882:	429a      	cmp	r2, r3
     884:	d908      	bls.n	898 <nvm_read_buffer+0x5c>
		uint16_t data = NVM_MEMORY[page_address++];
     886:	8804      	ldrh	r4, [r0, #0]
     888:	b2a4      	uxth	r4, r4
		buffer[i] = (data & 0xFF);
     88a:	54cc      	strb	r4, [r1, r3]
		if (i < (length - 1)) {
     88c:	42b3      	cmp	r3, r6
     88e:	daf5      	bge.n	87c <nvm_read_buffer+0x40>
			buffer[i + 1] = (data >> 8);
     890:	18cd      	adds	r5, r1, r3
     892:	0a24      	lsrs	r4, r4, #8
     894:	706c      	strb	r4, [r5, #1]
     896:	e7f1      	b.n	87c <nvm_read_buffer+0x40>
	return STATUS_OK;
     898:	2400      	movs	r4, #0
     89a:	e7d7      	b.n	84c <nvm_read_buffer+0x10>
     89c:	2400      	movs	r4, #0
     89e:	e7d5      	b.n	84c <nvm_read_buffer+0x10>
     8a0:	200002c0 	.word	0x200002c0
     8a4:	41004000 	.word	0x41004000

000008a8 <nvm_erase_row>:
		bool is_rww_eeprom = false;
#endif

	/* Check if the row address is valid */
	if (row_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
     8a8:	4b13      	ldr	r3, [pc, #76]	; (8f8 <nvm_erase_row+0x50>)
     8aa:	881a      	ldrh	r2, [r3, #0]
     8ac:	885b      	ldrh	r3, [r3, #2]
     8ae:	4353      	muls	r3, r2
			|| row_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
		}
		is_rww_eeprom = true;
#else
		return STATUS_ERR_BAD_ADDRESS;
     8b0:	2118      	movs	r1, #24
	if (row_address >
     8b2:	4283      	cmp	r3, r0
     8b4:	d201      	bcs.n	8ba <nvm_erase_row+0x12>
	if ((enum nvm_error)(nvm_module->STATUS.reg & NVM_ERRORS_MASK) != NVM_ERROR_NONE) {
		return STATUS_ABORTED;
	}

	return STATUS_OK;
}
     8b6:	0008      	movs	r0, r1
     8b8:	4770      	bx	lr
	if (row_address & ((_nvm_dev.page_size * NVMCTRL_ROW_PAGES) - 1)) {
     8ba:	0092      	lsls	r2, r2, #2
     8bc:	3a01      	subs	r2, #1
     8be:	4210      	tst	r0, r2
     8c0:	d1f9      	bne.n	8b6 <nvm_erase_row+0xe>
     8c2:	4b0e      	ldr	r3, [pc, #56]	; (8fc <nvm_erase_row+0x54>)
     8c4:	7d1b      	ldrb	r3, [r3, #20]
		return STATUS_BUSY;
     8c6:	3913      	subs	r1, #19
	if (!nvm_is_ready()) {
     8c8:	07db      	lsls	r3, r3, #31
     8ca:	d5f4      	bpl.n	8b6 <nvm_erase_row+0xe>
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
     8cc:	4b0b      	ldr	r3, [pc, #44]	; (8fc <nvm_erase_row+0x54>)
     8ce:	2220      	movs	r2, #32
     8d0:	32ff      	adds	r2, #255	; 0xff
     8d2:	831a      	strh	r2, [r3, #24]
	nvm_module->ADDR.reg  = (uintptr_t)&NVM_MEMORY[row_address / 4];
     8d4:	0880      	lsrs	r0, r0, #2
     8d6:	0040      	lsls	r0, r0, #1
     8d8:	61d8      	str	r0, [r3, #28]
	nvm_module->CTRLA.reg = NVM_COMMAND_ERASE_ROW | NVMCTRL_CTRLA_CMDEX_KEY;
     8da:	4a09      	ldr	r2, [pc, #36]	; (900 <nvm_erase_row+0x58>)
     8dc:	801a      	strh	r2, [r3, #0]
     8de:	0019      	movs	r1, r3
	while (!nvm_is_ready()) {
     8e0:	2201      	movs	r2, #1
     8e2:	7d0b      	ldrb	r3, [r1, #20]
     8e4:	4213      	tst	r3, r2
     8e6:	d0fc      	beq.n	8e2 <nvm_erase_row+0x3a>
	if ((enum nvm_error)(nvm_module->STATUS.reg & NVM_ERRORS_MASK) != NVM_ERROR_NONE) {
     8e8:	4b04      	ldr	r3, [pc, #16]	; (8fc <nvm_erase_row+0x54>)
     8ea:	8b19      	ldrh	r1, [r3, #24]
     8ec:	201c      	movs	r0, #28
     8ee:	4001      	ands	r1, r0
	return STATUS_OK;
     8f0:	1e48      	subs	r0, r1, #1
     8f2:	4181      	sbcs	r1, r0
     8f4:	0089      	lsls	r1, r1, #2
     8f6:	e7de      	b.n	8b6 <nvm_erase_row+0xe>
     8f8:	200002c0 	.word	0x200002c0
     8fc:	41004000 	.word	0x41004000
     900:	ffffa502 	.word	0xffffa502

00000904 <nvm_get_parameters>:

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
     904:	4b13      	ldr	r3, [pc, #76]	; (954 <nvm_get_parameters+0x50>)
     906:	2220      	movs	r2, #32
     908:	32ff      	adds	r2, #255	; 0xff
     90a:	831a      	strh	r2, [r3, #24]

	/* Read out from the PARAM register */
	uint32_t param_reg = nvm_module->PARAM.reg;
     90c:	6899      	ldr	r1, [r3, #8]

	/* Mask out page size exponent and convert to a number of bytes */
	parameters->page_size =
			8 << ((param_reg & NVMCTRL_PARAM_PSZ_Msk) >> NVMCTRL_PARAM_PSZ_Pos);
     90e:	034a      	lsls	r2, r1, #13
     910:	0f52      	lsrs	r2, r2, #29
     912:	2308      	movs	r3, #8
     914:	4093      	lsls	r3, r2
	parameters->page_size =
     916:	7003      	strb	r3, [r0, #0]

	/* Mask out number of pages count */
	parameters->nvm_number_of_pages =
     918:	8041      	strh	r1, [r0, #2]
			(param_reg & NVMCTRL_PARAM_RWWEEP_Msk) >> NVMCTRL_PARAM_RWWEEP_Pos;
#endif

	/* Read the current EEPROM fuse value from the USER row */
	uint16_t eeprom_fuse_value =
			(NVM_USER_MEMORY[NVMCTRL_FUSES_EEPROM_SIZE_Pos / 16] &
     91a:	4b0f      	ldr	r3, [pc, #60]	; (958 <nvm_get_parameters+0x54>)
     91c:	881b      	ldrh	r3, [r3, #0]
	uint16_t eeprom_fuse_value =
     91e:	065b      	lsls	r3, r3, #25
     920:	0f5b      	lsrs	r3, r3, #29
			NVMCTRL_FUSES_EEPROM_SIZE_Msk) >> NVMCTRL_FUSES_EEPROM_SIZE_Pos;

	/* Translate the EEPROM fuse byte value to a number of NVM pages */
	if (eeprom_fuse_value == 7) {
     922:	2b07      	cmp	r3, #7
     924:	d010      	beq.n	948 <nvm_get_parameters+0x44>
		parameters->eeprom_number_of_pages = 0;
	}
	else {
		parameters->eeprom_number_of_pages =
				NVMCTRL_ROW_PAGES << (6 - eeprom_fuse_value);
     926:	2206      	movs	r2, #6
     928:	1ad2      	subs	r2, r2, r3
     92a:	2304      	movs	r3, #4
     92c:	4093      	lsls	r3, r2
		parameters->eeprom_number_of_pages =
     92e:	6043      	str	r3, [r0, #4]
	}

	/* Read the current BOOTSZ fuse value from the USER row */
	uint16_t boot_fuse_value =
			(NVM_USER_MEMORY[NVMCTRL_FUSES_BOOTPROT_Pos / 16] &
     930:	4b09      	ldr	r3, [pc, #36]	; (958 <nvm_get_parameters+0x54>)
     932:	881b      	ldrh	r3, [r3, #0]
	uint16_t boot_fuse_value =
     934:	2207      	movs	r2, #7
     936:	4013      	ands	r3, r2
			NVMCTRL_FUSES_BOOTPROT_Msk) >> NVMCTRL_FUSES_BOOTPROT_Pos;

	/* Translate the BOOTSZ fuse byte value to a number of NVM pages */
	if (boot_fuse_value == 7) {
     938:	2b07      	cmp	r3, #7
     93a:	d008      	beq.n	94e <nvm_get_parameters+0x4a>
		parameters->bootloader_number_of_pages = 0;
	}
	else {
		parameters->bootloader_number_of_pages =
				NVMCTRL_ROW_PAGES << (7 - boot_fuse_value);
     93c:	2207      	movs	r2, #7
     93e:	1ad2      	subs	r2, r2, r3
     940:	2304      	movs	r3, #4
     942:	4093      	lsls	r3, r2
		parameters->bootloader_number_of_pages =
     944:	6083      	str	r3, [r0, #8]
	}
}
     946:	4770      	bx	lr
		parameters->eeprom_number_of_pages = 0;
     948:	2300      	movs	r3, #0
     94a:	6043      	str	r3, [r0, #4]
     94c:	e7f0      	b.n	930 <nvm_get_parameters+0x2c>
		parameters->bootloader_number_of_pages = 0;
     94e:	2300      	movs	r3, #0
     950:	6083      	str	r3, [r0, #8]
     952:	e7f8      	b.n	946 <nvm_get_parameters+0x42>
     954:	41004000 	.word	0x41004000
     958:	00804000 	.word	0x00804000

0000095c <_i2c_master_wait_for_sync>:
	SercomI2cm *const i2c_hw = &(module->hw->I2CM);
     95c:	6801      	ldr	r1, [r0, #0]
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
     95e:	2207      	movs	r2, #7
     960:	69cb      	ldr	r3, [r1, #28]
	while (i2c_master_is_syncing(module)) {
     962:	421a      	tst	r2, r3
     964:	d1fc      	bne.n	960 <_i2c_master_wait_for_sync+0x4>
}
     966:	4770      	bx	lr

00000968 <i2c_master_init>:
 */
enum status_code i2c_master_init(
		struct i2c_master_module *const module,
		Sercom *const hw,
		const struct i2c_master_config *const config)
{
     968:	b5f0      	push	{r4, r5, r6, r7, lr}
     96a:	46d6      	mov	lr, sl
     96c:	464f      	mov	r7, r9
     96e:	4646      	mov	r6, r8
     970:	b5c0      	push	{r6, r7, lr}
     972:	b08a      	sub	sp, #40	; 0x28
     974:	0006      	movs	r6, r0
     976:	000f      	movs	r7, r1
     978:	0014      	movs	r4, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize software module */
	module->hw = hw;
     97a:	6031      	str	r1, [r6, #0]

	SercomI2cm *const i2c_module = &(module->hw->I2CM);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     97c:	0008      	movs	r0, r1
     97e:	4ba0      	ldr	r3, [pc, #640]	; (c00 <i2c_master_init+0x298>)
     980:	4798      	blx	r3
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     982:	4aa0      	ldr	r2, [pc, #640]	; (c04 <i2c_master_init+0x29c>)
     984:	6a11      	ldr	r1, [r2, #32]
		gclk_index   = SERCOM5_GCLK_ID_CORE;
	} else {
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
     986:	1c85      	adds	r5, r0, #2
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
     988:	2301      	movs	r3, #1
     98a:	40ab      	lsls	r3, r5
     98c:	430b      	orrs	r3, r1
     98e:	6213      	str	r3, [r2, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
     990:	a909      	add	r1, sp, #36	; 0x24
     992:	7b23      	ldrb	r3, [r4, #12]
     994:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     996:	3014      	adds	r0, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     998:	b2c5      	uxtb	r5, r0
     99a:	0028      	movs	r0, r5
     99c:	4b9a      	ldr	r3, [pc, #616]	; (c08 <i2c_master_init+0x2a0>)
     99e:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     9a0:	0028      	movs	r0, r5
     9a2:	4b9a      	ldr	r3, [pc, #616]	; (c0c <i2c_master_init+0x2a4>)
     9a4:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     9a6:	7b20      	ldrb	r0, [r4, #12]
     9a8:	2100      	movs	r1, #0
     9aa:	4b99      	ldr	r3, [pc, #612]	; (c10 <i2c_master_init+0x2a8>)
     9ac:	4798      	blx	r3

	/* Check if module is enabled. */
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
     9ae:	683b      	ldr	r3, [r7, #0]
		return STATUS_ERR_DENIED;
     9b0:	201c      	movs	r0, #28
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
     9b2:	079b      	lsls	r3, r3, #30
     9b4:	d505      	bpl.n	9c2 <i2c_master_init+0x5a>
	/* Set sercom module to operate in I2C master mode. */
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);

	/* Set config and return status. */
	return _i2c_master_set_config(module, config);
}
     9b6:	b00a      	add	sp, #40	; 0x28
     9b8:	bc1c      	pop	{r2, r3, r4}
     9ba:	4690      	mov	r8, r2
     9bc:	4699      	mov	r9, r3
     9be:	46a2      	mov	sl, r4
     9c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_SWRST) {
     9c2:	683b      	ldr	r3, [r7, #0]
		return STATUS_BUSY;
     9c4:	3817      	subs	r0, #23
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_SWRST) {
     9c6:	07db      	lsls	r3, r3, #31
     9c8:	d4f5      	bmi.n	9b6 <i2c_master_init+0x4e>
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
     9ca:	6830      	ldr	r0, [r6, #0]
     9cc:	4b8c      	ldr	r3, [pc, #560]	; (c00 <i2c_master_init+0x298>)
     9ce:	4699      	mov	r9, r3
     9d0:	4798      	blx	r3
     9d2:	0005      	movs	r5, r0
	_sercom_set_handler(instance_index, _i2c_master_interrupt_handler);
     9d4:	498f      	ldr	r1, [pc, #572]	; (c14 <i2c_master_init+0x2ac>)
     9d6:	4b90      	ldr	r3, [pc, #576]	; (c18 <i2c_master_init+0x2b0>)
     9d8:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
     9da:	00ad      	lsls	r5, r5, #2
     9dc:	4b8f      	ldr	r3, [pc, #572]	; (c1c <i2c_master_init+0x2b4>)
     9de:	50ee      	str	r6, [r5, r3]
	module->registered_callback = 0;
     9e0:	2300      	movs	r3, #0
     9e2:	7633      	strb	r3, [r6, #24]
	module->enabled_callback = 0;
     9e4:	7673      	strb	r3, [r6, #25]
	module->buffer_length = 0;
     9e6:	2500      	movs	r5, #0
     9e8:	8373      	strh	r3, [r6, #26]
	module->buffer_remaining = 0;
     9ea:	83b3      	strh	r3, [r6, #28]
	module->status = STATUS_OK;
     9ec:	2225      	movs	r2, #37	; 0x25
     9ee:	54b5      	strb	r5, [r6, r2]
	module->buffer = NULL;
     9f0:	6233      	str	r3, [r6, #32]
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);
     9f2:	3314      	adds	r3, #20
     9f4:	603b      	str	r3, [r7, #0]
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     9f6:	6833      	ldr	r3, [r6, #0]
     9f8:	4698      	mov	r8, r3
	uint8_t sercom_index = _sercom_get_sercom_inst_index(sercom_hw);
     9fa:	0018      	movs	r0, r3
     9fc:	47c8      	blx	r9
     9fe:	4681      	mov	r9, r0
	config->mux_position = SYSTEM_PINMUX_GPIO;
     a00:	2380      	movs	r3, #128	; 0x80
     a02:	aa08      	add	r2, sp, #32
     a04:	7013      	strb	r3, [r2, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     a06:	7055      	strb	r5, [r2, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     a08:	2301      	movs	r3, #1
     a0a:	7093      	strb	r3, [r2, #2]
	config->powersave    = false;
     a0c:	70d5      	strb	r5, [r2, #3]
	uint32_t pad0 = config->pinmux_pad0;
     a0e:	69e0      	ldr	r0, [r4, #28]
	uint32_t pad1 = config->pinmux_pad1;
     a10:	6a27      	ldr	r7, [r4, #32]
	if (pad0 == PINMUX_DEFAULT) {
     a12:	2800      	cmp	r0, #0
     a14:	d100      	bne.n	a18 <i2c_master_init+0xb0>
     a16:	e0af      	b.n	b78 <i2c_master_init+0x210>
	pin_conf.mux_position = pad0 & 0xFFFF;
     a18:	ab08      	add	r3, sp, #32
     a1a:	7018      	strb	r0, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
     a1c:	2302      	movs	r3, #2
     a1e:	aa08      	add	r2, sp, #32
     a20:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad0 >> 16, &pin_conf);
     a22:	0c00      	lsrs	r0, r0, #16
     a24:	b2c0      	uxtb	r0, r0
     a26:	0011      	movs	r1, r2
     a28:	4b7d      	ldr	r3, [pc, #500]	; (c20 <i2c_master_init+0x2b8>)
     a2a:	4798      	blx	r3
	if (pad1 == PINMUX_DEFAULT) {
     a2c:	2f00      	cmp	r7, #0
     a2e:	d100      	bne.n	a32 <i2c_master_init+0xca>
     a30:	e0a7      	b.n	b82 <i2c_master_init+0x21a>
	pin_conf.mux_position = pad1 & 0xFFFF;
     a32:	ab08      	add	r3, sp, #32
     a34:	701f      	strb	r7, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
     a36:	2302      	movs	r3, #2
     a38:	aa08      	add	r2, sp, #32
     a3a:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad1 >> 16, &pin_conf);
     a3c:	0c3f      	lsrs	r7, r7, #16
     a3e:	b2f8      	uxtb	r0, r7
     a40:	0011      	movs	r1, r2
     a42:	4b77      	ldr	r3, [pc, #476]	; (c20 <i2c_master_init+0x2b8>)
     a44:	4798      	blx	r3
	module->unknown_bus_state_timeout = config->unknown_bus_state_timeout;
     a46:	8aa3      	ldrh	r3, [r4, #20]
     a48:	80f3      	strh	r3, [r6, #6]
	module->buffer_timeout = config->buffer_timeout;
     a4a:	8ae3      	ldrh	r3, [r4, #22]
     a4c:	8133      	strh	r3, [r6, #8]
	if (config->run_in_standby || system_is_debugger_present()) {
     a4e:	7e23      	ldrb	r3, [r4, #24]
		tmp_ctrla = SERCOM_I2CM_CTRLA_RUNSTDBY;
     a50:	2280      	movs	r2, #128	; 0x80
	if (config->run_in_standby || system_is_debugger_present()) {
     a52:	2b00      	cmp	r3, #0
     a54:	d104      	bne.n	a60 <i2c_master_init+0xf8>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
     a56:	4b73      	ldr	r3, [pc, #460]	; (c24 <i2c_master_init+0x2bc>)
     a58:	789b      	ldrb	r3, [r3, #2]
     a5a:	079b      	lsls	r3, r3, #30
		tmp_ctrla = SERCOM_I2CM_CTRLA_RUNSTDBY;
     a5c:	0fdb      	lsrs	r3, r3, #31
     a5e:	01da      	lsls	r2, r3, #7
	tmp_ctrla |= config->transfer_speed;
     a60:	68a1      	ldr	r1, [r4, #8]
     a62:	6923      	ldr	r3, [r4, #16]
     a64:	430b      	orrs	r3, r1
     a66:	4313      	orrs	r3, r2
	if (config->scl_low_timeout) {
     a68:	2224      	movs	r2, #36	; 0x24
     a6a:	5ca2      	ldrb	r2, [r4, r2]
     a6c:	2a00      	cmp	r2, #0
     a6e:	d002      	beq.n	a76 <i2c_master_init+0x10e>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_LOWTOUTEN;
     a70:	2280      	movs	r2, #128	; 0x80
     a72:	05d2      	lsls	r2, r2, #23
     a74:	4313      	orrs	r3, r2
		tmp_ctrla |= config->inactive_timeout;
     a76:	6aa2      	ldr	r2, [r4, #40]	; 0x28
     a78:	4313      	orrs	r3, r2
	if (config->scl_stretch_only_after_ack_bit || (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED)) {
     a7a:	222c      	movs	r2, #44	; 0x2c
     a7c:	5ca2      	ldrb	r2, [r4, r2]
     a7e:	2a00      	cmp	r2, #0
     a80:	d103      	bne.n	a8a <i2c_master_init+0x122>
     a82:	2280      	movs	r2, #128	; 0x80
     a84:	0492      	lsls	r2, r2, #18
     a86:	4291      	cmp	r1, r2
     a88:	d102      	bne.n	a90 <i2c_master_init+0x128>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SCLSM;
     a8a:	2280      	movs	r2, #128	; 0x80
     a8c:	0512      	lsls	r2, r2, #20
     a8e:	4313      	orrs	r3, r2
	if (config->slave_scl_low_extend_timeout) {
     a90:	222d      	movs	r2, #45	; 0x2d
     a92:	5ca2      	ldrb	r2, [r4, r2]
     a94:	2a00      	cmp	r2, #0
     a96:	d002      	beq.n	a9e <i2c_master_init+0x136>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SEXTTOEN;
     a98:	2280      	movs	r2, #128	; 0x80
     a9a:	0412      	lsls	r2, r2, #16
     a9c:	4313      	orrs	r3, r2
	if (config->master_scl_low_extend_timeout) {
     a9e:	222e      	movs	r2, #46	; 0x2e
     aa0:	5ca2      	ldrb	r2, [r4, r2]
     aa2:	2a00      	cmp	r2, #0
     aa4:	d002      	beq.n	aac <i2c_master_init+0x144>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_MEXTTOEN;
     aa6:	2280      	movs	r2, #128	; 0x80
     aa8:	03d2      	lsls	r2, r2, #15
     aaa:	4313      	orrs	r3, r2
	i2c_module->CTRLA.reg |= tmp_ctrla;
     aac:	4642      	mov	r2, r8
     aae:	6812      	ldr	r2, [r2, #0]
     ab0:	4313      	orrs	r3, r2
     ab2:	4642      	mov	r2, r8
     ab4:	6013      	str	r3, [r2, #0]
	i2c_module->CTRLB.reg = SERCOM_I2CM_CTRLB_SMEN;
     ab6:	2380      	movs	r3, #128	; 0x80
     ab8:	005b      	lsls	r3, r3, #1
     aba:	6053      	str	r3, [r2, #4]
	uint32_t fgclk       = system_gclk_chan_get_hz(SERCOM0_GCLK_ID_CORE + sercom_index);
     abc:	4648      	mov	r0, r9
     abe:	3014      	adds	r0, #20
     ac0:	b2c0      	uxtb	r0, r0
     ac2:	4b59      	ldr	r3, [pc, #356]	; (c28 <i2c_master_init+0x2c0>)
     ac4:	4798      	blx	r3
     ac6:	9007      	str	r0, [sp, #28]
	uint32_t fscl        = 1000 * config->baud_rate;
     ac8:	23fa      	movs	r3, #250	; 0xfa
     aca:	009b      	lsls	r3, r3, #2
     acc:	6822      	ldr	r2, [r4, #0]
     ace:	435a      	muls	r2, r3
     ad0:	4691      	mov	r9, r2
	uint32_t fscl_hs     = 1000 * config->baud_rate_high_speed;
     ad2:	6863      	ldr	r3, [r4, #4]
     ad4:	469a      	mov	sl, r3
	tmp_baud = (int32_t)(div_ceil(
     ad6:	4d55      	ldr	r5, [pc, #340]	; (c2c <i2c_master_init+0x2c4>)
     ad8:	47a8      	blx	r5
     ada:	9000      	str	r0, [sp, #0]
     adc:	9101      	str	r1, [sp, #4]
     ade:	464b      	mov	r3, r9
     ae0:	0058      	lsls	r0, r3, #1
     ae2:	47a8      	blx	r5
     ae4:	9002      	str	r0, [sp, #8]
     ae6:	9103      	str	r1, [sp, #12]
     ae8:	8e20      	ldrh	r0, [r4, #48]	; 0x30
     aea:	47a8      	blx	r5
     aec:	9004      	str	r0, [sp, #16]
     aee:	9105      	str	r1, [sp, #20]
     af0:	4f4f      	ldr	r7, [pc, #316]	; (c30 <i2c_master_init+0x2c8>)
     af2:	4a50      	ldr	r2, [pc, #320]	; (c34 <i2c_master_init+0x2cc>)
     af4:	4b50      	ldr	r3, [pc, #320]	; (c38 <i2c_master_init+0x2d0>)
     af6:	9800      	ldr	r0, [sp, #0]
     af8:	9901      	ldr	r1, [sp, #4]
     afa:	47b8      	blx	r7
     afc:	0002      	movs	r2, r0
     afe:	000b      	movs	r3, r1
     b00:	9804      	ldr	r0, [sp, #16]
     b02:	9905      	ldr	r1, [sp, #20]
     b04:	47b8      	blx	r7
     b06:	4e4d      	ldr	r6, [pc, #308]	; (c3c <i2c_master_init+0x2d4>)
     b08:	2200      	movs	r2, #0
     b0a:	4b4d      	ldr	r3, [pc, #308]	; (c40 <i2c_master_init+0x2d8>)
     b0c:	47b0      	blx	r6
     b0e:	9004      	str	r0, [sp, #16]
     b10:	9105      	str	r1, [sp, #20]
     b12:	4648      	mov	r0, r9
     b14:	47a8      	blx	r5
     b16:	0002      	movs	r2, r0
     b18:	000b      	movs	r3, r1
     b1a:	9804      	ldr	r0, [sp, #16]
     b1c:	9905      	ldr	r1, [sp, #20]
     b1e:	47b8      	blx	r7
     b20:	0002      	movs	r2, r0
     b22:	000b      	movs	r3, r1
     b24:	4d47      	ldr	r5, [pc, #284]	; (c44 <i2c_master_init+0x2dc>)
     b26:	9800      	ldr	r0, [sp, #0]
     b28:	9901      	ldr	r1, [sp, #4]
     b2a:	47a8      	blx	r5
     b2c:	9a02      	ldr	r2, [sp, #8]
     b2e:	9b03      	ldr	r3, [sp, #12]
     b30:	47b0      	blx	r6
     b32:	2200      	movs	r2, #0
     b34:	4b44      	ldr	r3, [pc, #272]	; (c48 <i2c_master_init+0x2e0>)
     b36:	47a8      	blx	r5
     b38:	9a02      	ldr	r2, [sp, #8]
     b3a:	9b03      	ldr	r3, [sp, #12]
     b3c:	4d43      	ldr	r5, [pc, #268]	; (c4c <i2c_master_init+0x2e4>)
     b3e:	47a8      	blx	r5
     b40:	4b43      	ldr	r3, [pc, #268]	; (c50 <i2c_master_init+0x2e8>)
     b42:	4798      	blx	r3
     b44:	0005      	movs	r5, r0
	if (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED) {
     b46:	2380      	movs	r3, #128	; 0x80
     b48:	049b      	lsls	r3, r3, #18
     b4a:	68a2      	ldr	r2, [r4, #8]
     b4c:	429a      	cmp	r2, r3
     b4e:	d01e      	beq.n	b8e <i2c_master_init+0x226>
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
     b50:	0003      	movs	r3, r0
     b52:	2040      	movs	r0, #64	; 0x40
     b54:	2dff      	cmp	r5, #255	; 0xff
     b56:	d900      	bls.n	b5a <i2c_master_init+0x1f2>
     b58:	e72d      	b.n	9b6 <i2c_master_init+0x4e>
	int32_t tmp_baudlow_hs = 0;
     b5a:	2400      	movs	r4, #0
	int32_t tmp_baud_hs = 0;
     b5c:	2000      	movs	r0, #0
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
     b5e:	25ff      	movs	r5, #255	; 0xff
     b60:	401d      	ands	r5, r3
			SERCOM_I2CM_BAUD_HSBAUD(tmp_baud_hs) | SERCOM_I2CM_BAUD_HSBAUDLOW(tmp_baudlow_hs);
     b62:	0624      	lsls	r4, r4, #24
     b64:	4325      	orrs	r5, r4
     b66:	0400      	lsls	r0, r0, #16
     b68:	23ff      	movs	r3, #255	; 0xff
     b6a:	041b      	lsls	r3, r3, #16
     b6c:	4018      	ands	r0, r3
     b6e:	4305      	orrs	r5, r0
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
     b70:	4643      	mov	r3, r8
     b72:	60dd      	str	r5, [r3, #12]
	enum status_code tmp_status_code = STATUS_OK;
     b74:	2000      	movs	r0, #0
     b76:	e71e      	b.n	9b6 <i2c_master_init+0x4e>
		pad0 = _sercom_get_default_pad(sercom_hw, 0);
     b78:	2100      	movs	r1, #0
     b7a:	4640      	mov	r0, r8
     b7c:	4b35      	ldr	r3, [pc, #212]	; (c54 <i2c_master_init+0x2ec>)
     b7e:	4798      	blx	r3
     b80:	e74a      	b.n	a18 <i2c_master_init+0xb0>
		pad1 = _sercom_get_default_pad(sercom_hw, 1);
     b82:	2101      	movs	r1, #1
     b84:	4640      	mov	r0, r8
     b86:	4b33      	ldr	r3, [pc, #204]	; (c54 <i2c_master_init+0x2ec>)
     b88:	4798      	blx	r3
     b8a:	0007      	movs	r7, r0
     b8c:	e751      	b.n	a32 <i2c_master_init+0xca>
	uint32_t fscl_hs     = 1000 * config->baud_rate_high_speed;
     b8e:	26fa      	movs	r6, #250	; 0xfa
     b90:	00b6      	lsls	r6, r6, #2
     b92:	4653      	mov	r3, sl
     b94:	435e      	muls	r6, r3
		tmp_baudlow_hs = (int32_t)((fgclk * 2.0) / (3.0 * fscl_hs) - 1);
     b96:	9800      	ldr	r0, [sp, #0]
     b98:	9901      	ldr	r1, [sp, #4]
     b9a:	0002      	movs	r2, r0
     b9c:	000b      	movs	r3, r1
     b9e:	4c27      	ldr	r4, [pc, #156]	; (c3c <i2c_master_init+0x2d4>)
     ba0:	47a0      	blx	r4
     ba2:	9000      	str	r0, [sp, #0]
     ba4:	9101      	str	r1, [sp, #4]
     ba6:	0030      	movs	r0, r6
     ba8:	4b20      	ldr	r3, [pc, #128]	; (c2c <i2c_master_init+0x2c4>)
     baa:	4798      	blx	r3
     bac:	2200      	movs	r2, #0
     bae:	4b2a      	ldr	r3, [pc, #168]	; (c58 <i2c_master_init+0x2f0>)
     bb0:	47b8      	blx	r7
     bb2:	0002      	movs	r2, r0
     bb4:	000b      	movs	r3, r1
     bb6:	9800      	ldr	r0, [sp, #0]
     bb8:	9901      	ldr	r1, [sp, #4]
     bba:	4c24      	ldr	r4, [pc, #144]	; (c4c <i2c_master_init+0x2e4>)
     bbc:	47a0      	blx	r4
     bbe:	2200      	movs	r2, #0
     bc0:	4b21      	ldr	r3, [pc, #132]	; (c48 <i2c_master_init+0x2e0>)
     bc2:	4c20      	ldr	r4, [pc, #128]	; (c44 <i2c_master_init+0x2dc>)
     bc4:	47a0      	blx	r4
     bc6:	4b22      	ldr	r3, [pc, #136]	; (c50 <i2c_master_init+0x2e8>)
     bc8:	4798      	blx	r3
     bca:	1e04      	subs	r4, r0, #0
		if (tmp_baudlow_hs) {
     bcc:	d00c      	beq.n	be8 <i2c_master_init+0x280>
			tmp_baud_hs = (int32_t)(fgclk / fscl_hs) - 2 - tmp_baudlow_hs;
     bce:	0031      	movs	r1, r6
     bd0:	9807      	ldr	r0, [sp, #28]
     bd2:	4b22      	ldr	r3, [pc, #136]	; (c5c <i2c_master_init+0x2f4>)
     bd4:	4798      	blx	r3
     bd6:	3802      	subs	r0, #2
     bd8:	1b00      	subs	r0, r0, r4
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
     bda:	002b      	movs	r3, r5
     bdc:	2dff      	cmp	r5, #255	; 0xff
     bde:	d80c      	bhi.n	bfa <i2c_master_init+0x292>
     be0:	28ff      	cmp	r0, #255	; 0xff
     be2:	d9bc      	bls.n	b5e <i2c_master_init+0x1f6>
     be4:	2040      	movs	r0, #64	; 0x40
     be6:	e6e6      	b.n	9b6 <i2c_master_init+0x4e>
			tmp_baud_hs = (int32_t)(div_ceil(fgclk, 2 * fscl_hs)) - 1;
     be8:	0071      	lsls	r1, r6, #1
     bea:	1e48      	subs	r0, r1, #1
     bec:	9b07      	ldr	r3, [sp, #28]
     bee:	469c      	mov	ip, r3
     bf0:	4460      	add	r0, ip
     bf2:	4b1a      	ldr	r3, [pc, #104]	; (c5c <i2c_master_init+0x2f4>)
     bf4:	4798      	blx	r3
     bf6:	3801      	subs	r0, #1
     bf8:	e7ef      	b.n	bda <i2c_master_init+0x272>
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
     bfa:	2040      	movs	r0, #64	; 0x40
     bfc:	e6db      	b.n	9b6 <i2c_master_init+0x4e>
     bfe:	46c0      	nop			; (mov r8, r8)
     c00:	00002019 	.word	0x00002019
     c04:	40000400 	.word	0x40000400
     c08:	00002edd 	.word	0x00002edd
     c0c:	00002e51 	.word	0x00002e51
     c10:	00001e55 	.word	0x00001e55
     c14:	00001089 	.word	0x00001089
     c18:	00001279 	.word	0x00001279
     c1c:	20000444 	.word	0x20000444
     c20:	00002fd5 	.word	0x00002fd5
     c24:	41002000 	.word	0x41002000
     c28:	00002ef9 	.word	0x00002ef9
     c2c:	00005389 	.word	0x00005389
     c30:	00004771 	.word	0x00004771
     c34:	e826d695 	.word	0xe826d695
     c38:	3e112e0b 	.word	0x3e112e0b
     c3c:	00003ae9 	.word	0x00003ae9
     c40:	40240000 	.word	0x40240000
     c44:	00004c71 	.word	0x00004c71
     c48:	3ff00000 	.word	0x3ff00000
     c4c:	00004109 	.word	0x00004109
     c50:	0000529d 	.word	0x0000529d
     c54:	00001ea1 	.word	0x00001ea1
     c58:	40080000 	.word	0x40080000
     c5c:	000033a5 	.word	0x000033a5

00000c60 <_i2c_master_address_response>:
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     c60:	6803      	ldr	r3, [r0, #0]

	/* Check for error and ignore bus-error; workaround for BUSSTATE stuck in
	 * BUSY */
	if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB) {
     c62:	7e1a      	ldrb	r2, [r3, #24]
     c64:	0792      	lsls	r2, r2, #30
     c66:	d507      	bpl.n	c78 <_i2c_master_address_response+0x18>

		/* Clear write interrupt flag */
		i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
     c68:	2202      	movs	r2, #2
     c6a:	761a      	strb	r2, [r3, #24]

		/* Check arbitration. */
		if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_ARBLOST) {
     c6c:	8b5b      	ldrh	r3, [r3, #26]
     c6e:	079b      	lsls	r3, r3, #30
			/* Return packet collision. */
			return STATUS_ERR_PACKET_COLLISION;
     c70:	2041      	movs	r0, #65	; 0x41

		/* Return bad address value. */
		return STATUS_ERR_BAD_ADDRESS;
	}

	return STATUS_OK;
     c72:	17db      	asrs	r3, r3, #31
     c74:	4018      	ands	r0, r3
}
     c76:	4770      	bx	lr
	} else if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
     c78:	8b5a      	ldrh	r2, [r3, #26]
     c7a:	0752      	lsls	r2, r2, #29
     c7c:	d506      	bpl.n	c8c <_i2c_master_address_response+0x2c>
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     c7e:	6859      	ldr	r1, [r3, #4]
     c80:	22c0      	movs	r2, #192	; 0xc0
     c82:	0292      	lsls	r2, r2, #10
     c84:	430a      	orrs	r2, r1
     c86:	605a      	str	r2, [r3, #4]
		return STATUS_ERR_BAD_ADDRESS;
     c88:	2018      	movs	r0, #24
     c8a:	e7f4      	b.n	c76 <_i2c_master_address_response+0x16>
	return STATUS_OK;
     c8c:	2000      	movs	r0, #0
     c8e:	e7f2      	b.n	c76 <_i2c_master_address_response+0x16>

00000c90 <_i2c_master_wait_for_bus>:
 * \retval STATUS_ERR_TIMEOUT  If no response was given within specified timeout
 *                             period
 */
enum status_code _i2c_master_wait_for_bus(
		struct i2c_master_module *const module)
{
     c90:	b530      	push	{r4, r5, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     c92:	6802      	ldr	r2, [r0, #0]

	/* Wait for reply. */
	uint16_t timeout_counter = 0;
     c94:	2300      	movs	r3, #0
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
     c96:	2401      	movs	r4, #1
     c98:	2502      	movs	r5, #2
     c9a:	7e11      	ldrb	r1, [r2, #24]
     c9c:	4221      	tst	r1, r4
     c9e:	d10b      	bne.n	cb8 <_i2c_master_wait_for_bus+0x28>
			!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB)) {
     ca0:	7e11      	ldrb	r1, [r2, #24]
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
     ca2:	4229      	tst	r1, r5
     ca4:	d106      	bne.n	cb4 <_i2c_master_wait_for_bus+0x24>

		/* Check timeout condition. */
		if (++timeout_counter >= module->buffer_timeout) {
     ca6:	3301      	adds	r3, #1
     ca8:	b29b      	uxth	r3, r3
     caa:	8901      	ldrh	r1, [r0, #8]
     cac:	4299      	cmp	r1, r3
     cae:	d8f4      	bhi.n	c9a <_i2c_master_wait_for_bus+0xa>
			return STATUS_ERR_TIMEOUT;
     cb0:	2012      	movs	r0, #18
     cb2:	e002      	b.n	cba <_i2c_master_wait_for_bus+0x2a>
		}
	}
	return STATUS_OK;
     cb4:	2000      	movs	r0, #0
     cb6:	e000      	b.n	cba <_i2c_master_wait_for_bus+0x2a>
     cb8:	2000      	movs	r0, #0
}
     cba:	bd30      	pop	{r4, r5, pc}

00000cbc <_i2c_master_send_hs_master_code>:
 * \retval STATUS_OK           No error happen
 */
enum status_code _i2c_master_send_hs_master_code(
		struct i2c_master_module *const module,
		uint8_t hs_master_code)
{
     cbc:	b510      	push	{r4, lr}
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     cbe:	6804      	ldr	r4, [r0, #0]
	/* Return value. */
	enum status_code tmp_status;

	/* Set NACK for high speed code */
	i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
     cc0:	6862      	ldr	r2, [r4, #4]
     cc2:	2380      	movs	r3, #128	; 0x80
     cc4:	02db      	lsls	r3, r3, #11
     cc6:	4313      	orrs	r3, r2
     cc8:	6063      	str	r3, [r4, #4]
	/* Send high speed code */
	i2c_module->ADDR.reg = hs_master_code;
     cca:	6261      	str	r1, [r4, #36]	; 0x24
	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
     ccc:	4b02      	ldr	r3, [pc, #8]	; (cd8 <_i2c_master_send_hs_master_code+0x1c>)
     cce:	4798      	blx	r3
	/* Clear write interrupt flag */
	i2c_module->INTFLAG.reg = SERCOM_I2CM_INTENCLR_MB;
     cd0:	2301      	movs	r3, #1
     cd2:	7623      	strb	r3, [r4, #24]

	return tmp_status;
}
     cd4:	bd10      	pop	{r4, pc}
     cd6:	46c0      	nop			; (mov r8, r8)
     cd8:	00000c91 	.word	0x00000c91

00000cdc <_i2c_master_read_packet>:
 *
 */
static enum status_code _i2c_master_read_packet(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
     cdc:	b5f0      	push	{r4, r5, r6, r7, lr}
     cde:	46de      	mov	lr, fp
     ce0:	4657      	mov	r7, sl
     ce2:	464e      	mov	r6, r9
     ce4:	4645      	mov	r5, r8
     ce6:	b5e0      	push	{r5, r6, r7, lr}
     ce8:	b083      	sub	sp, #12
     cea:	0006      	movs	r6, r0
     cec:	4689      	mov	r9, r1
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     cee:	6805      	ldr	r5, [r0, #0]

	/* Return value. */
	enum status_code tmp_status;
	uint16_t tmp_data_length = packet->data_length;
     cf0:	884c      	ldrh	r4, [r1, #2]

	/* Written buffer counter. */
	uint16_t counter = 0;

	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
     cf2:	682b      	ldr	r3, [r5, #0]
     cf4:	011b      	lsls	r3, r3, #4
     cf6:	0fdb      	lsrs	r3, r3, #31
     cf8:	469a      	mov	sl, r3

	/* Switch to high speed mode */
	if (packet->high_speed) {
     cfa:	7a4b      	ldrb	r3, [r1, #9]
     cfc:	2b00      	cmp	r3, #0
     cfe:	d12b      	bne.n	d58 <_i2c_master_read_packet+0x7c>
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
	}

	/* Set action to ACK. */
	i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
     d00:	686b      	ldr	r3, [r5, #4]
     d02:	4a58      	ldr	r2, [pc, #352]	; (e64 <_i2c_master_read_packet+0x188>)
     d04:	4013      	ands	r3, r2
     d06:	606b      	str	r3, [r5, #4]

	/* Set address and direction bit. Will send start command on bus. */
	if (packet->ten_bit_address) {
     d08:	464b      	mov	r3, r9
     d0a:	7a1b      	ldrb	r3, [r3, #8]
     d0c:	2b00      	cmp	r3, #0
     d0e:	d127      	bne.n	d60 <_i2c_master_read_packet+0x84>
				I2C_TRANSFER_READ;
		} else {
			return tmp_status;
		}
	} else {
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_READ |
     d10:	464b      	mov	r3, r9
     d12:	881b      	ldrh	r3, [r3, #0]
     d14:	005b      	lsls	r3, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
     d16:	464a      	mov	r2, r9
     d18:	7a52      	ldrb	r2, [r2, #9]
     d1a:	0392      	lsls	r2, r2, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_READ |
     d1c:	4313      	orrs	r3, r2
     d1e:	2201      	movs	r2, #1
     d20:	4313      	orrs	r3, r2
     d22:	626b      	str	r3, [r5, #36]	; 0x24
	}

	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
     d24:	0030      	movs	r0, r6
     d26:	4b50      	ldr	r3, [pc, #320]	; (e68 <_i2c_master_read_packet+0x18c>)
     d28:	4798      	blx	r3
     d2a:	9001      	str	r0, [sp, #4]

	/* Set action to ack or nack. */
	if ((sclsm_flag) && (packet->data_length == 1)) {
     d2c:	4653      	mov	r3, sl
     d2e:	2b00      	cmp	r3, #0
     d30:	d003      	beq.n	d3a <_i2c_master_read_packet+0x5e>
     d32:	464b      	mov	r3, r9
     d34:	885b      	ldrh	r3, [r3, #2]
     d36:	2b01      	cmp	r3, #1
     d38:	d03b      	beq.n	db2 <_i2c_master_read_packet+0xd6>
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
	} else {
		i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;	
     d3a:	686b      	ldr	r3, [r5, #4]
     d3c:	4a49      	ldr	r2, [pc, #292]	; (e64 <_i2c_master_read_packet+0x188>)
     d3e:	4013      	ands	r3, r2
     d40:	606b      	str	r3, [r5, #4]
	}

	/* Check for address response error unless previous error is
	 * detected. */
	if (tmp_status == STATUS_OK) {
     d42:	9b01      	ldr	r3, [sp, #4]
     d44:	2b00      	cmp	r3, #0
     d46:	d03a      	beq.n	dbe <_i2c_master_read_packet+0xe2>
		_i2c_master_wait_for_sync(module);
		packet->data[counter] = i2c_module->DATA.reg;
	}

	return tmp_status;
}
     d48:	9801      	ldr	r0, [sp, #4]
     d4a:	b003      	add	sp, #12
     d4c:	bc3c      	pop	{r2, r3, r4, r5}
     d4e:	4690      	mov	r8, r2
     d50:	4699      	mov	r9, r3
     d52:	46a2      	mov	sl, r4
     d54:	46ab      	mov	fp, r5
     d56:	bdf0      	pop	{r4, r5, r6, r7, pc}
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
     d58:	7a89      	ldrb	r1, [r1, #10]
     d5a:	4b44      	ldr	r3, [pc, #272]	; (e6c <_i2c_master_read_packet+0x190>)
     d5c:	4798      	blx	r3
     d5e:	e7cf      	b.n	d00 <_i2c_master_read_packet+0x24>
		i2c_module->ADDR.reg = (packet->address << 1) |
     d60:	464b      	mov	r3, r9
     d62:	881b      	ldrh	r3, [r3, #0]
     d64:	005b      	lsls	r3, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
     d66:	464a      	mov	r2, r9
     d68:	7a52      	ldrb	r2, [r2, #9]
     d6a:	0392      	lsls	r2, r2, #14
		i2c_module->ADDR.reg = (packet->address << 1) |
     d6c:	4313      	orrs	r3, r2
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
     d6e:	2280      	movs	r2, #128	; 0x80
     d70:	0212      	lsls	r2, r2, #8
     d72:	4313      	orrs	r3, r2
		i2c_module->ADDR.reg = (packet->address << 1) |
     d74:	626b      	str	r3, [r5, #36]	; 0x24
		tmp_status = _i2c_master_wait_for_bus(module);
     d76:	0030      	movs	r0, r6
     d78:	4b3b      	ldr	r3, [pc, #236]	; (e68 <_i2c_master_read_packet+0x18c>)
     d7a:	4798      	blx	r3
     d7c:	9001      	str	r0, [sp, #4]
		i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
     d7e:	686b      	ldr	r3, [r5, #4]
     d80:	4a38      	ldr	r2, [pc, #224]	; (e64 <_i2c_master_read_packet+0x188>)
     d82:	4013      	ands	r3, r2
     d84:	606b      	str	r3, [r5, #4]
		if (tmp_status == STATUS_OK) {
     d86:	2800      	cmp	r0, #0
     d88:	d1de      	bne.n	d48 <_i2c_master_read_packet+0x6c>
			tmp_status = _i2c_master_address_response(module);
     d8a:	0030      	movs	r0, r6
     d8c:	4b38      	ldr	r3, [pc, #224]	; (e70 <_i2c_master_read_packet+0x194>)
     d8e:	4798      	blx	r3
     d90:	9001      	str	r0, [sp, #4]
		if (tmp_status == STATUS_OK) {
     d92:	2800      	cmp	r0, #0
     d94:	d1d8      	bne.n	d48 <_i2c_master_read_packet+0x6c>
			i2c_module->ADDR.reg = (((packet->address >> 8) | 0x78) << 1) |
     d96:	464b      	mov	r3, r9
     d98:	881b      	ldrh	r3, [r3, #0]
     d9a:	0a1b      	lsrs	r3, r3, #8
     d9c:	2278      	movs	r2, #120	; 0x78
     d9e:	4313      	orrs	r3, r2
     da0:	005b      	lsls	r3, r3, #1
				(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
     da2:	464a      	mov	r2, r9
     da4:	7a52      	ldrb	r2, [r2, #9]
     da6:	0392      	lsls	r2, r2, #14
     da8:	2101      	movs	r1, #1
     daa:	430a      	orrs	r2, r1
     dac:	4313      	orrs	r3, r2
			i2c_module->ADDR.reg = (((packet->address >> 8) | 0x78) << 1) |
     dae:	626b      	str	r3, [r5, #36]	; 0x24
     db0:	e7b8      	b.n	d24 <_i2c_master_read_packet+0x48>
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
     db2:	686a      	ldr	r2, [r5, #4]
     db4:	2380      	movs	r3, #128	; 0x80
     db6:	02db      	lsls	r3, r3, #11
     db8:	4313      	orrs	r3, r2
     dba:	606b      	str	r3, [r5, #4]
     dbc:	e7c1      	b.n	d42 <_i2c_master_read_packet+0x66>
		tmp_status = _i2c_master_address_response(module);
     dbe:	0030      	movs	r0, r6
     dc0:	4b2b      	ldr	r3, [pc, #172]	; (e70 <_i2c_master_read_packet+0x194>)
     dc2:	4798      	blx	r3
     dc4:	9001      	str	r0, [sp, #4]
	if (tmp_status == STATUS_OK) {
     dc6:	2800      	cmp	r0, #0
     dc8:	d1be      	bne.n	d48 <_i2c_master_read_packet+0x6c>
     dca:	3c01      	subs	r4, #1
     dcc:	b2a4      	uxth	r4, r4
     dce:	4680      	mov	r8, r0
		while (tmp_data_length--) {
     dd0:	4b28      	ldr	r3, [pc, #160]	; (e74 <_i2c_master_read_packet+0x198>)
     dd2:	469b      	mov	fp, r3
     dd4:	e015      	b.n	e02 <_i2c_master_read_packet+0x126>
					((sclsm_flag) && (tmp_data_length == 1)))) {
     dd6:	2c01      	cmp	r4, #1
     dd8:	d020      	beq.n	e1c <_i2c_master_read_packet+0x140>
				_i2c_master_wait_for_sync(module);
     dda:	0030      	movs	r0, r6
     ddc:	4b26      	ldr	r3, [pc, #152]	; (e78 <_i2c_master_read_packet+0x19c>)
     dde:	4798      	blx	r3
				packet->data[counter++] = i2c_module->DATA.reg;
     de0:	4643      	mov	r3, r8
     de2:	1c5f      	adds	r7, r3, #1
     de4:	b2bf      	uxth	r7, r7
     de6:	2328      	movs	r3, #40	; 0x28
     de8:	5ceb      	ldrb	r3, [r5, r3]
     dea:	464a      	mov	r2, r9
     dec:	6852      	ldr	r2, [r2, #4]
     dee:	4641      	mov	r1, r8
     df0:	5453      	strb	r3, [r2, r1]
				tmp_status = _i2c_master_wait_for_bus(module);
     df2:	0030      	movs	r0, r6
     df4:	4b1c      	ldr	r3, [pc, #112]	; (e68 <_i2c_master_read_packet+0x18c>)
     df6:	4798      	blx	r3
     df8:	3c01      	subs	r4, #1
     dfa:	b2a4      	uxth	r4, r4
			if (tmp_status != STATUS_OK) {
     dfc:	2800      	cmp	r0, #0
     dfe:	d115      	bne.n	e2c <_i2c_master_read_packet+0x150>
				packet->data[counter++] = i2c_module->DATA.reg;
     e00:	46b8      	mov	r8, r7
		while (tmp_data_length--) {
     e02:	455c      	cmp	r4, fp
     e04:	d014      	beq.n	e30 <_i2c_master_read_packet+0x154>
			if (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) {
     e06:	8b6b      	ldrh	r3, [r5, #26]
     e08:	069b      	lsls	r3, r3, #26
     e0a:	d527      	bpl.n	e5c <_i2c_master_read_packet+0x180>
			if (module->send_nack && (((!sclsm_flag) && (tmp_data_length == 0)) ||
     e0c:	7af3      	ldrb	r3, [r6, #11]
     e0e:	2b00      	cmp	r3, #0
     e10:	d0e3      	beq.n	dda <_i2c_master_read_packet+0xfe>
     e12:	4653      	mov	r3, sl
     e14:	2b00      	cmp	r3, #0
     e16:	d1de      	bne.n	dd6 <_i2c_master_read_packet+0xfa>
     e18:	2c00      	cmp	r4, #0
     e1a:	d1de      	bne.n	dda <_i2c_master_read_packet+0xfe>
				i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
     e1c:	686a      	ldr	r2, [r5, #4]
     e1e:	2380      	movs	r3, #128	; 0x80
     e20:	02db      	lsls	r3, r3, #11
     e22:	4313      	orrs	r3, r2
     e24:	606b      	str	r3, [r5, #4]
     e26:	3c01      	subs	r4, #1
     e28:	b2a4      	uxth	r4, r4
     e2a:	e7ea      	b.n	e02 <_i2c_master_read_packet+0x126>
				packet->data[counter++] = i2c_module->DATA.reg;
     e2c:	46b8      	mov	r8, r7
				tmp_status = _i2c_master_wait_for_bus(module);
     e2e:	9001      	str	r0, [sp, #4]
		if (module->send_stop) {
     e30:	7ab3      	ldrb	r3, [r6, #10]
     e32:	2b00      	cmp	r3, #0
     e34:	d109      	bne.n	e4a <_i2c_master_read_packet+0x16e>
		_i2c_master_wait_for_sync(module);
     e36:	0030      	movs	r0, r6
     e38:	4b0f      	ldr	r3, [pc, #60]	; (e78 <_i2c_master_read_packet+0x19c>)
     e3a:	4798      	blx	r3
		packet->data[counter] = i2c_module->DATA.reg;
     e3c:	2328      	movs	r3, #40	; 0x28
     e3e:	5cea      	ldrb	r2, [r5, r3]
     e40:	464b      	mov	r3, r9
     e42:	685b      	ldr	r3, [r3, #4]
     e44:	4641      	mov	r1, r8
     e46:	545a      	strb	r2, [r3, r1]
     e48:	e77e      	b.n	d48 <_i2c_master_read_packet+0x6c>
			_i2c_master_wait_for_sync(module);
     e4a:	0030      	movs	r0, r6
     e4c:	4b0a      	ldr	r3, [pc, #40]	; (e78 <_i2c_master_read_packet+0x19c>)
     e4e:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     e50:	686a      	ldr	r2, [r5, #4]
     e52:	23c0      	movs	r3, #192	; 0xc0
     e54:	029b      	lsls	r3, r3, #10
     e56:	4313      	orrs	r3, r2
     e58:	606b      	str	r3, [r5, #4]
     e5a:	e7ec      	b.n	e36 <_i2c_master_read_packet+0x15a>
				return STATUS_ERR_PACKET_COLLISION;
     e5c:	2341      	movs	r3, #65	; 0x41
     e5e:	9301      	str	r3, [sp, #4]
     e60:	e772      	b.n	d48 <_i2c_master_read_packet+0x6c>
     e62:	46c0      	nop			; (mov r8, r8)
     e64:	fffbffff 	.word	0xfffbffff
     e68:	00000c91 	.word	0x00000c91
     e6c:	00000cbd 	.word	0x00000cbd
     e70:	00000c61 	.word	0x00000c61
     e74:	0000ffff 	.word	0x0000ffff
     e78:	0000095d 	.word	0x0000095d

00000e7c <_i2c_master_write_packet>:
 *                                      acknowledged the address
 */
static enum status_code _i2c_master_write_packet(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
     e7c:	b5f0      	push	{r4, r5, r6, r7, lr}
     e7e:	46de      	mov	lr, fp
     e80:	4657      	mov	r7, sl
     e82:	464e      	mov	r6, r9
     e84:	4645      	mov	r5, r8
     e86:	b5e0      	push	{r5, r6, r7, lr}
     e88:	b083      	sub	sp, #12
     e8a:	0006      	movs	r6, r0
     e8c:	000f      	movs	r7, r1
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     e8e:	6805      	ldr	r5, [r0, #0]

	/* Return value. */
	enum status_code tmp_status;
	uint16_t tmp_data_length = packet->data_length;
     e90:	884c      	ldrh	r4, [r1, #2]

	_i2c_master_wait_for_sync(module);
     e92:	4b32      	ldr	r3, [pc, #200]	; (f5c <_i2c_master_write_packet+0xe0>)
     e94:	4798      	blx	r3

	/* Switch to high speed mode */
	if (packet->high_speed) {
     e96:	7a7b      	ldrb	r3, [r7, #9]
     e98:	2b00      	cmp	r3, #0
     e9a:	d11d      	bne.n	ed8 <_i2c_master_write_packet+0x5c>
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
	}

	/* Set action to ACK. */
	i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
     e9c:	686b      	ldr	r3, [r5, #4]
     e9e:	4a30      	ldr	r2, [pc, #192]	; (f60 <_i2c_master_write_packet+0xe4>)
     ea0:	4013      	ands	r3, r2
     ea2:	606b      	str	r3, [r5, #4]

	/* Set address and direction bit. Will send start command on bus. */
	if (packet->ten_bit_address) {
     ea4:	7a3b      	ldrb	r3, [r7, #8]
     ea6:	2b00      	cmp	r3, #0
     ea8:	d01b      	beq.n	ee2 <_i2c_master_write_packet+0x66>
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     eaa:	883b      	ldrh	r3, [r7, #0]
     eac:	005b      	lsls	r3, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
     eae:	7a7a      	ldrb	r2, [r7, #9]
     eb0:	0392      	lsls	r2, r2, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     eb2:	4313      	orrs	r3, r2
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
     eb4:	2280      	movs	r2, #128	; 0x80
     eb6:	0212      	lsls	r2, r2, #8
     eb8:	4313      	orrs	r3, r2
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     eba:	626b      	str	r3, [r5, #36]	; 0x24
	} else {
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
	}
	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
     ebc:	0030      	movs	r0, r6
     ebe:	4b29      	ldr	r3, [pc, #164]	; (f64 <_i2c_master_write_packet+0xe8>)
     ec0:	4798      	blx	r3
     ec2:	9001      	str	r0, [sp, #4]

	/* Check for address response error unless previous error is
	 * detected. */
	if (tmp_status == STATUS_OK) {
     ec4:	2800      	cmp	r0, #0
     ec6:	d013      	beq.n	ef0 <_i2c_master_write_packet+0x74>
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
		}
	}

	return tmp_status;
}
     ec8:	9801      	ldr	r0, [sp, #4]
     eca:	b003      	add	sp, #12
     ecc:	bc3c      	pop	{r2, r3, r4, r5}
     ece:	4690      	mov	r8, r2
     ed0:	4699      	mov	r9, r3
     ed2:	46a2      	mov	sl, r4
     ed4:	46ab      	mov	fp, r5
     ed6:	bdf0      	pop	{r4, r5, r6, r7, pc}
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
     ed8:	7ab9      	ldrb	r1, [r7, #10]
     eda:	0030      	movs	r0, r6
     edc:	4b22      	ldr	r3, [pc, #136]	; (f68 <_i2c_master_write_packet+0xec>)
     ede:	4798      	blx	r3
     ee0:	e7dc      	b.n	e9c <_i2c_master_write_packet+0x20>
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     ee2:	883b      	ldrh	r3, [r7, #0]
     ee4:	005b      	lsls	r3, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
     ee6:	7a7a      	ldrb	r2, [r7, #9]
     ee8:	0392      	lsls	r2, r2, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     eea:	4313      	orrs	r3, r2
     eec:	626b      	str	r3, [r5, #36]	; 0x24
     eee:	e7e5      	b.n	ebc <_i2c_master_write_packet+0x40>
		tmp_status = _i2c_master_address_response(module);
     ef0:	0030      	movs	r0, r6
     ef2:	4b1e      	ldr	r3, [pc, #120]	; (f6c <_i2c_master_write_packet+0xf0>)
     ef4:	4798      	blx	r3
     ef6:	1e03      	subs	r3, r0, #0
     ef8:	9001      	str	r0, [sp, #4]
	if (tmp_status == STATUS_OK) {
     efa:	d1e5      	bne.n	ec8 <_i2c_master_write_packet+0x4c>
     efc:	46a0      	mov	r8, r4
     efe:	2400      	movs	r4, #0
			if (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) {
     f00:	3320      	adds	r3, #32
     f02:	4699      	mov	r9, r3
			_i2c_master_wait_for_sync(module);
     f04:	4b15      	ldr	r3, [pc, #84]	; (f5c <_i2c_master_write_packet+0xe0>)
     f06:	469b      	mov	fp, r3
			tmp_status = _i2c_master_wait_for_bus(module);
     f08:	4b16      	ldr	r3, [pc, #88]	; (f64 <_i2c_master_write_packet+0xe8>)
     f0a:	469a      	mov	sl, r3
		while (tmp_data_length--) {
     f0c:	4544      	cmp	r4, r8
     f0e:	d015      	beq.n	f3c <_i2c_master_write_packet+0xc0>
			if (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) {
     f10:	8b6b      	ldrh	r3, [r5, #26]
     f12:	464a      	mov	r2, r9
     f14:	4213      	tst	r3, r2
     f16:	d01d      	beq.n	f54 <_i2c_master_write_packet+0xd8>
			_i2c_master_wait_for_sync(module);
     f18:	0030      	movs	r0, r6
     f1a:	47d8      	blx	fp
			i2c_module->DATA.reg = packet->data[buffer_counter++];
     f1c:	687b      	ldr	r3, [r7, #4]
     f1e:	5d1a      	ldrb	r2, [r3, r4]
     f20:	2328      	movs	r3, #40	; 0x28
     f22:	54ea      	strb	r2, [r5, r3]
			tmp_status = _i2c_master_wait_for_bus(module);
     f24:	0030      	movs	r0, r6
     f26:	47d0      	blx	sl
			if (tmp_status != STATUS_OK) {
     f28:	2800      	cmp	r0, #0
     f2a:	d106      	bne.n	f3a <_i2c_master_write_packet+0xbe>
			if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
     f2c:	8b6b      	ldrh	r3, [r5, #26]
     f2e:	3401      	adds	r4, #1
     f30:	075b      	lsls	r3, r3, #29
     f32:	d5eb      	bpl.n	f0c <_i2c_master_write_packet+0x90>
				tmp_status = STATUS_ERR_OVERFLOW;
     f34:	231e      	movs	r3, #30
     f36:	9301      	str	r3, [sp, #4]
     f38:	e000      	b.n	f3c <_i2c_master_write_packet+0xc0>
			tmp_status = _i2c_master_wait_for_bus(module);
     f3a:	9001      	str	r0, [sp, #4]
		if (module->send_stop) {
     f3c:	7ab3      	ldrb	r3, [r6, #10]
     f3e:	2b00      	cmp	r3, #0
     f40:	d0c2      	beq.n	ec8 <_i2c_master_write_packet+0x4c>
			_i2c_master_wait_for_sync(module);
     f42:	0030      	movs	r0, r6
     f44:	4b05      	ldr	r3, [pc, #20]	; (f5c <_i2c_master_write_packet+0xe0>)
     f46:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     f48:	686a      	ldr	r2, [r5, #4]
     f4a:	23c0      	movs	r3, #192	; 0xc0
     f4c:	029b      	lsls	r3, r3, #10
     f4e:	4313      	orrs	r3, r2
     f50:	606b      	str	r3, [r5, #4]
     f52:	e7b9      	b.n	ec8 <_i2c_master_write_packet+0x4c>
				return STATUS_ERR_PACKET_COLLISION;
     f54:	2341      	movs	r3, #65	; 0x41
     f56:	9301      	str	r3, [sp, #4]
     f58:	e7b6      	b.n	ec8 <_i2c_master_write_packet+0x4c>
     f5a:	46c0      	nop			; (mov r8, r8)
     f5c:	0000095d 	.word	0x0000095d
     f60:	fffbffff 	.word	0xfffbffff
     f64:	00000c91 	.word	0x00000c91
     f68:	00000cbd 	.word	0x00000cbd
     f6c:	00000c61 	.word	0x00000c61

00000f70 <i2c_master_read_packet_wait>:
{
     f70:	b510      	push	{r4, lr}
	if (module->buffer_remaining > 0) {
     f72:	8b83      	ldrh	r3, [r0, #28]
     f74:	b29b      	uxth	r3, r3
		return STATUS_BUSY;
     f76:	2205      	movs	r2, #5
	if (module->buffer_remaining > 0) {
     f78:	2b00      	cmp	r3, #0
     f7a:	d001      	beq.n	f80 <i2c_master_read_packet_wait+0x10>
}
     f7c:	0010      	movs	r0, r2
     f7e:	bd10      	pop	{r4, pc}
	module->send_stop = true;
     f80:	3301      	adds	r3, #1
     f82:	7283      	strb	r3, [r0, #10]
	module->send_nack = true;
     f84:	72c3      	strb	r3, [r0, #11]
	return _i2c_master_read_packet(module, packet);
     f86:	4b02      	ldr	r3, [pc, #8]	; (f90 <i2c_master_read_packet_wait+0x20>)
     f88:	4798      	blx	r3
     f8a:	0002      	movs	r2, r0
     f8c:	e7f6      	b.n	f7c <i2c_master_read_packet_wait+0xc>
     f8e:	46c0      	nop			; (mov r8, r8)
     f90:	00000cdd 	.word	0x00000cdd

00000f94 <i2c_master_write_packet_wait_no_stop>:
 *                                      more data
 */
enum status_code i2c_master_write_packet_wait_no_stop(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
     f94:	b510      	push	{r4, lr}
	Assert(module->hw);
	Assert(packet);

#if I2C_MASTER_CALLBACK_MODE == true
	/* Check if the I2C module is busy with a job */
	if (module->buffer_remaining > 0) {
     f96:	8b83      	ldrh	r3, [r0, #28]
     f98:	b29b      	uxth	r3, r3
		return STATUS_BUSY;
     f9a:	2205      	movs	r2, #5
	if (module->buffer_remaining > 0) {
     f9c:	2b00      	cmp	r3, #0
     f9e:	d001      	beq.n	fa4 <i2c_master_write_packet_wait_no_stop+0x10>

	module->send_stop = false;
	module->send_nack = true;

	return _i2c_master_write_packet(module, packet);
}
     fa0:	0010      	movs	r0, r2
     fa2:	bd10      	pop	{r4, pc}
	module->send_stop = false;
     fa4:	7283      	strb	r3, [r0, #10]
	module->send_nack = true;
     fa6:	3301      	adds	r3, #1
     fa8:	72c3      	strb	r3, [r0, #11]
	return _i2c_master_write_packet(module, packet);
     faa:	4b02      	ldr	r3, [pc, #8]	; (fb4 <i2c_master_write_packet_wait_no_stop+0x20>)
     fac:	4798      	blx	r3
     fae:	0002      	movs	r2, r0
     fb0:	e7f6      	b.n	fa0 <i2c_master_write_packet_wait_no_stop+0xc>
     fb2:	46c0      	nop			; (mov r8, r8)
     fb4:	00000e7d 	.word	0x00000e7d

00000fb8 <_i2c_master_wait_for_sync>:
	SercomI2cm *const i2c_hw = &(module->hw->I2CM);
     fb8:	6801      	ldr	r1, [r0, #0]
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
     fba:	2207      	movs	r2, #7
     fbc:	69cb      	ldr	r3, [r1, #28]
	while (i2c_master_is_syncing(module)) {
     fbe:	421a      	tst	r2, r3
     fc0:	d1fc      	bne.n	fbc <_i2c_master_wait_for_sync+0x4>
}
     fc2:	4770      	bx	lr

00000fc4 <_i2c_master_read>:
 *
 * \param[in,out] module  Pointer to software module structure
 */
static void _i2c_master_read(
		struct i2c_master_module *const module)
{
     fc4:	b570      	push	{r4, r5, r6, lr}
     fc6:	0004      	movs	r4, r0
	/* Sanity check arguments. */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     fc8:	6806      	ldr	r6, [r0, #0]
	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
     fca:	6832      	ldr	r2, [r6, #0]

	/* Find index to save next value in buffer */
	uint16_t buffer_index = module->buffer_length;
     fcc:	8b45      	ldrh	r5, [r0, #26]
	buffer_index -= module->buffer_remaining;
     fce:	8b83      	ldrh	r3, [r0, #28]
     fd0:	1aed      	subs	r5, r5, r3
     fd2:	b2ad      	uxth	r5, r5

	module->buffer_remaining--;
     fd4:	8b83      	ldrh	r3, [r0, #28]
     fd6:	3b01      	subs	r3, #1
     fd8:	b29b      	uxth	r3, r3
     fda:	8383      	strh	r3, [r0, #28]

	if (sclsm_flag) {
     fdc:	0113      	lsls	r3, r2, #4
     fde:	d51d      	bpl.n	101c <_i2c_master_read+0x58>
		if (module->send_nack && module->buffer_remaining == 1) {
     fe0:	7ac3      	ldrb	r3, [r0, #11]
     fe2:	2b00      	cmp	r3, #0
     fe4:	d003      	beq.n	fee <_i2c_master_read+0x2a>
     fe6:	8b83      	ldrh	r3, [r0, #28]
     fe8:	b29b      	uxth	r3, r3
     fea:	2b01      	cmp	r3, #1
     fec:	d010      	beq.n	1010 <_i2c_master_read+0x4c>
			/* Set action to NACK. */
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
		}
	}

	if (module->buffer_remaining == 0) {
     fee:	8ba3      	ldrh	r3, [r4, #28]
     ff0:	b29b      	uxth	r3, r3
     ff2:	2b00      	cmp	r3, #0
     ff4:	d102      	bne.n	ffc <_i2c_master_read+0x38>
		if (module->send_stop) {
     ff6:	7aa3      	ldrb	r3, [r4, #10]
     ff8:	2b00      	cmp	r3, #0
     ffa:	d11c      	bne.n	1036 <_i2c_master_read+0x72>
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
		}
	}
	
	/* Read byte from slave and put in buffer */
	_i2c_master_wait_for_sync(module);
     ffc:	0020      	movs	r0, r4
     ffe:	4b12      	ldr	r3, [pc, #72]	; (1048 <_i2c_master_read+0x84>)
    1000:	4798      	blx	r3
	module->buffer[buffer_index] = i2c_module->DATA.reg;
    1002:	6a23      	ldr	r3, [r4, #32]
    1004:	195d      	adds	r5, r3, r5
    1006:	2328      	movs	r3, #40	; 0x28
    1008:	5cf3      	ldrb	r3, [r6, r3]
    100a:	b2db      	uxtb	r3, r3
    100c:	702b      	strb	r3, [r5, #0]
}
    100e:	bd70      	pop	{r4, r5, r6, pc}
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    1010:	6872      	ldr	r2, [r6, #4]
    1012:	2380      	movs	r3, #128	; 0x80
    1014:	02db      	lsls	r3, r3, #11
    1016:	4313      	orrs	r3, r2
    1018:	6073      	str	r3, [r6, #4]
    101a:	e7e8      	b.n	fee <_i2c_master_read+0x2a>
		if (module->send_nack && module->buffer_remaining == 0) {
    101c:	7ac3      	ldrb	r3, [r0, #11]
    101e:	2b00      	cmp	r3, #0
    1020:	d0e5      	beq.n	fee <_i2c_master_read+0x2a>
    1022:	8b83      	ldrh	r3, [r0, #28]
    1024:	b29b      	uxth	r3, r3
    1026:	2b00      	cmp	r3, #0
    1028:	d1e1      	bne.n	fee <_i2c_master_read+0x2a>
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    102a:	6872      	ldr	r2, [r6, #4]
    102c:	2380      	movs	r3, #128	; 0x80
    102e:	02db      	lsls	r3, r3, #11
    1030:	4313      	orrs	r3, r2
    1032:	6073      	str	r3, [r6, #4]
    1034:	e7db      	b.n	fee <_i2c_master_read+0x2a>
			_i2c_master_wait_for_sync(module);
    1036:	0020      	movs	r0, r4
    1038:	4b03      	ldr	r3, [pc, #12]	; (1048 <_i2c_master_read+0x84>)
    103a:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    103c:	6872      	ldr	r2, [r6, #4]
    103e:	23c0      	movs	r3, #192	; 0xc0
    1040:	029b      	lsls	r3, r3, #10
    1042:	4313      	orrs	r3, r2
    1044:	6073      	str	r3, [r6, #4]
    1046:	e7d9      	b.n	ffc <_i2c_master_read+0x38>
    1048:	00000fb9 	.word	0x00000fb9

0000104c <_i2c_master_write>:
 * Write next data. Used by interrupt handler to send next data byte to slave.
 *
 * \param[in,out] module  Pointer to software module structure
 */
static void _i2c_master_write(struct i2c_master_module *const module)
{
    104c:	b570      	push	{r4, r5, r6, lr}
    104e:	0004      	movs	r4, r0
	/* Sanity check arguments. */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    1050:	6805      	ldr	r5, [r0, #0]

	/* Check for ack from slave */
	if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK)
    1052:	8b6b      	ldrh	r3, [r5, #26]
    1054:	075b      	lsls	r3, r3, #29
    1056:	d503      	bpl.n	1060 <_i2c_master_write+0x14>
	{
		/* Set status */
		module->status = STATUS_ERR_OVERFLOW;
    1058:	221e      	movs	r2, #30
    105a:	2325      	movs	r3, #37	; 0x25
    105c:	54c2      	strb	r2, [r0, r3]
	module->buffer_remaining--;

	/* Write byte from buffer to slave */
	_i2c_master_wait_for_sync(module);
	i2c_module->DATA.reg = module->buffer[buffer_index];
}
    105e:	bd70      	pop	{r4, r5, r6, pc}
	uint16_t buffer_index = module->buffer_length;
    1060:	8b46      	ldrh	r6, [r0, #26]
	buffer_index -= module->buffer_remaining;
    1062:	8b83      	ldrh	r3, [r0, #28]
    1064:	1af6      	subs	r6, r6, r3
    1066:	b2b6      	uxth	r6, r6
	module->buffer_remaining--;
    1068:	8b83      	ldrh	r3, [r0, #28]
    106a:	3b01      	subs	r3, #1
    106c:	b29b      	uxth	r3, r3
    106e:	8383      	strh	r3, [r0, #28]
	_i2c_master_wait_for_sync(module);
    1070:	4b04      	ldr	r3, [pc, #16]	; (1084 <_i2c_master_write+0x38>)
    1072:	4798      	blx	r3
	i2c_module->DATA.reg = module->buffer[buffer_index];
    1074:	6a23      	ldr	r3, [r4, #32]
    1076:	199e      	adds	r6, r3, r6
    1078:	7833      	ldrb	r3, [r6, #0]
    107a:	b2db      	uxtb	r3, r3
    107c:	2228      	movs	r2, #40	; 0x28
    107e:	54ab      	strb	r3, [r5, r2]
    1080:	e7ed      	b.n	105e <_i2c_master_write+0x12>
    1082:	46c0      	nop			; (mov r8, r8)
    1084:	00000fb9 	.word	0x00000fb9

00001088 <_i2c_master_interrupt_handler>:
 *
 * \param[in] instance  SERCOM instance that triggered the interrupt
 */
void _i2c_master_interrupt_handler(
		uint8_t instance)
{
    1088:	b570      	push	{r4, r5, r6, lr}
	/* Get software module for callback handling */
	struct i2c_master_module *module =
    108a:	0080      	lsls	r0, r0, #2
    108c:	4b75      	ldr	r3, [pc, #468]	; (1264 <_i2c_master_interrupt_handler+0x1dc>)
    108e:	58c4      	ldr	r4, [r0, r3]
			(struct i2c_master_module*)_sercom_instances[instance];

	Assert(module);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    1090:	6825      	ldr	r5, [r4, #0]
	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
    1092:	682b      	ldr	r3, [r5, #0]
    1094:	011b      	lsls	r3, r3, #4
    1096:	0fda      	lsrs	r2, r3, #31

	/* Combine callback registered and enabled masks */
	uint8_t callback_mask = module->enabled_callback;
    1098:	7e63      	ldrb	r3, [r4, #25]
	callback_mask &= module->registered_callback;
    109a:	7e26      	ldrb	r6, [r4, #24]
    109c:	401e      	ands	r6, r3

	/* Check if the module should respond to address ack */
	if ((module->buffer_length <= 0) && (module->buffer_remaining > 0)) {
    109e:	8b63      	ldrh	r3, [r4, #26]
    10a0:	b29b      	uxth	r3, r3
    10a2:	2b00      	cmp	r3, #0
    10a4:	d103      	bne.n	10ae <_i2c_master_interrupt_handler+0x26>
    10a6:	8ba3      	ldrh	r3, [r4, #28]
    10a8:	b29b      	uxth	r3, r3
    10aa:	2b00      	cmp	r3, #0
    10ac:	d123      	bne.n	10f6 <_i2c_master_interrupt_handler+0x6e>
		/* Call function for address response */
		_i2c_master_async_address_response(module);

	/* Check if buffer write is done */
	} else if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
    10ae:	8b63      	ldrh	r3, [r4, #26]
    10b0:	b29b      	uxth	r3, r3
    10b2:	2b00      	cmp	r3, #0
    10b4:	d008      	beq.n	10c8 <_i2c_master_interrupt_handler+0x40>
    10b6:	8ba3      	ldrh	r3, [r4, #28]
    10b8:	b29b      	uxth	r3, r3
    10ba:	2b00      	cmp	r3, #0
    10bc:	d104      	bne.n	10c8 <_i2c_master_interrupt_handler+0x40>
			(module->status == STATUS_BUSY) &&
    10be:	3325      	adds	r3, #37	; 0x25
    10c0:	5ce3      	ldrb	r3, [r4, r3]
	} else if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
    10c2:	2b05      	cmp	r3, #5
    10c4:	d100      	bne.n	10c8 <_i2c_master_interrupt_handler+0x40>
    10c6:	e06d      	b.n	11a4 <_i2c_master_interrupt_handler+0x11c>
		if (callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE)) {
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
		}

	/* Continue buffer write/read */
	} else if ((module->buffer_length > 0) && (module->buffer_remaining > 0)){
    10c8:	8b63      	ldrh	r3, [r4, #26]
    10ca:	b29b      	uxth	r3, r3
    10cc:	2b00      	cmp	r3, #0
    10ce:	d024      	beq.n	111a <_i2c_master_interrupt_handler+0x92>
    10d0:	8ba3      	ldrh	r3, [r4, #28]
    10d2:	b29b      	uxth	r3, r3
    10d4:	2b00      	cmp	r3, #0
    10d6:	d020      	beq.n	111a <_i2c_master_interrupt_handler+0x92>
		/* Check that bus ownership is not lost */
		if ((!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) &&
    10d8:	8b6b      	ldrh	r3, [r5, #26]
    10da:	069b      	lsls	r3, r3, #26
    10dc:	d500      	bpl.n	10e0 <_i2c_master_interrupt_handler+0x58>
    10de:	e081      	b.n	11e4 <_i2c_master_interrupt_handler+0x15c>
    10e0:	2a00      	cmp	r2, #0
    10e2:	d004      	beq.n	10ee <_i2c_master_interrupt_handler+0x66>
				(!(sclsm_flag && (module->buffer_remaining == 1))))	{
    10e4:	8ba3      	ldrh	r3, [r4, #28]
    10e6:	b29b      	uxth	r3, r3
    10e8:	2b01      	cmp	r3, #1
    10ea:	d100      	bne.n	10ee <_i2c_master_interrupt_handler+0x66>
    10ec:	e07a      	b.n	11e4 <_i2c_master_interrupt_handler+0x15c>
			module->status = STATUS_ERR_PACKET_COLLISION;
    10ee:	2241      	movs	r2, #65	; 0x41
    10f0:	2325      	movs	r3, #37	; 0x25
    10f2:	54e2      	strb	r2, [r4, r3]
    10f4:	e011      	b.n	111a <_i2c_master_interrupt_handler+0x92>
	if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB)
    10f6:	7e2b      	ldrb	r3, [r5, #24]
    10f8:	07db      	lsls	r3, r3, #31
    10fa:	d507      	bpl.n	110c <_i2c_master_interrupt_handler+0x84>
		i2c_module->INTFLAG.reg = SERCOM_I2CM_INTENCLR_MB;
    10fc:	2301      	movs	r3, #1
    10fe:	762b      	strb	r3, [r5, #24]
		if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_ARBLOST) {
    1100:	8b6b      	ldrh	r3, [r5, #26]
    1102:	079b      	lsls	r3, r3, #30
    1104:	d52e      	bpl.n	1164 <_i2c_master_interrupt_handler+0xdc>
			module->status = STATUS_ERR_PACKET_COLLISION;
    1106:	2241      	movs	r2, #65	; 0x41
    1108:	2325      	movs	r3, #37	; 0x25
    110a:	54e2      	strb	r2, [r4, r3]
	module->buffer_length = module->buffer_remaining;
    110c:	8ba3      	ldrh	r3, [r4, #28]
    110e:	b29b      	uxth	r3, r3
    1110:	8363      	strh	r3, [r4, #26]
	if (module->status == STATUS_BUSY) {
    1112:	2325      	movs	r3, #37	; 0x25
    1114:	5ce3      	ldrb	r3, [r4, r3]
    1116:	2b05      	cmp	r3, #5
    1118:	d038      	beq.n	118c <_i2c_master_interrupt_handler+0x104>
			_i2c_master_read(module);
		}
	}

	/* Check if read buffer transfer is complete */
	if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
    111a:	8b63      	ldrh	r3, [r4, #26]
    111c:	b29b      	uxth	r3, r3
    111e:	2b00      	cmp	r3, #0
    1120:	d007      	beq.n	1132 <_i2c_master_interrupt_handler+0xaa>
    1122:	8ba3      	ldrh	r3, [r4, #28]
    1124:	b29b      	uxth	r3, r3
    1126:	2b00      	cmp	r3, #0
    1128:	d103      	bne.n	1132 <_i2c_master_interrupt_handler+0xaa>
			(module->status == STATUS_BUSY) &&
    112a:	3325      	adds	r3, #37	; 0x25
    112c:	5ce3      	ldrb	r3, [r4, r3]
	if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
    112e:	2b05      	cmp	r3, #5
    1130:	d064      	beq.n	11fc <_i2c_master_interrupt_handler+0x174>
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
		}
	}

	/* Check for error */
	if ((module->status != STATUS_BUSY) && (module->status != STATUS_OK)) {
    1132:	2325      	movs	r3, #37	; 0x25
    1134:	5ce3      	ldrb	r3, [r4, r3]
    1136:	2b05      	cmp	r3, #5
    1138:	d013      	beq.n	1162 <_i2c_master_interrupt_handler+0xda>
    113a:	2325      	movs	r3, #37	; 0x25
    113c:	5ce3      	ldrb	r3, [r4, r3]
    113e:	2b00      	cmp	r3, #0
    1140:	d00f      	beq.n	1162 <_i2c_master_interrupt_handler+0xda>
		/* Stop packet operation */
		i2c_module->INTENCLR.reg = SERCOM_I2CM_INTENCLR_MB |
    1142:	2303      	movs	r3, #3
    1144:	752b      	strb	r3, [r5, #20]
				SERCOM_I2CM_INTENCLR_SB;

		module->buffer_length = 0;
    1146:	2300      	movs	r3, #0
    1148:	8363      	strh	r3, [r4, #26]
		module->buffer_remaining = 0;
    114a:	83a3      	strh	r3, [r4, #28]

		/* Send nack and stop command unless arbitration is lost */
		if ((module->status != STATUS_ERR_PACKET_COLLISION) &&
    114c:	3325      	adds	r3, #37	; 0x25
    114e:	5ce3      	ldrb	r3, [r4, r3]
    1150:	2b41      	cmp	r3, #65	; 0x41
    1152:	d003      	beq.n	115c <_i2c_master_interrupt_handler+0xd4>
    1154:	7aa3      	ldrb	r3, [r4, #10]
    1156:	2b00      	cmp	r3, #0
    1158:	d000      	beq.n	115c <_i2c_master_interrupt_handler+0xd4>
    115a:	e075      	b.n	1248 <_i2c_master_interrupt_handler+0x1c0>
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT |
					SERCOM_I2CM_CTRLB_CMD(3);
		}

		/* Call error callback if enabled and registered */
		if (callback_mask & (1 << I2C_MASTER_CALLBACK_ERROR)) {
    115c:	0773      	lsls	r3, r6, #29
    115e:	d500      	bpl.n	1162 <_i2c_master_interrupt_handler+0xda>
    1160:	e07b      	b.n	125a <_i2c_master_interrupt_handler+0x1d2>
			module->callbacks[I2C_MASTER_CALLBACK_ERROR](module);
		}
	}
}
    1162:	bd70      	pop	{r4, r5, r6, pc}
		else if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
    1164:	8b6b      	ldrh	r3, [r5, #26]
    1166:	075b      	lsls	r3, r3, #29
    1168:	d5d0      	bpl.n	110c <_i2c_master_interrupt_handler+0x84>
			module->status           = STATUS_ERR_BAD_ADDRESS;
    116a:	2218      	movs	r2, #24
    116c:	2325      	movs	r3, #37	; 0x25
    116e:	54e2      	strb	r2, [r4, r3]
			module->buffer_remaining = 0;
    1170:	2300      	movs	r3, #0
    1172:	83a3      	strh	r3, [r4, #28]
			if (module->send_stop) {
    1174:	7aa3      	ldrb	r3, [r4, #10]
    1176:	2b00      	cmp	r3, #0
    1178:	d0c8      	beq.n	110c <_i2c_master_interrupt_handler+0x84>
				_i2c_master_wait_for_sync(module);
    117a:	0020      	movs	r0, r4
    117c:	4b3a      	ldr	r3, [pc, #232]	; (1268 <_i2c_master_interrupt_handler+0x1e0>)
    117e:	4798      	blx	r3
				i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    1180:	686a      	ldr	r2, [r5, #4]
    1182:	23c0      	movs	r3, #192	; 0xc0
    1184:	029b      	lsls	r3, r3, #10
    1186:	4313      	orrs	r3, r2
    1188:	606b      	str	r3, [r5, #4]
    118a:	e7bf      	b.n	110c <_i2c_master_interrupt_handler+0x84>
		if (module->transfer_direction == I2C_TRANSFER_WRITE) {
    118c:	331f      	adds	r3, #31
    118e:	5ce3      	ldrb	r3, [r4, r3]
    1190:	2b00      	cmp	r3, #0
    1192:	d003      	beq.n	119c <_i2c_master_interrupt_handler+0x114>
			_i2c_master_read(module);
    1194:	0020      	movs	r0, r4
    1196:	4b35      	ldr	r3, [pc, #212]	; (126c <_i2c_master_interrupt_handler+0x1e4>)
    1198:	4798      	blx	r3
    119a:	e7be      	b.n	111a <_i2c_master_interrupt_handler+0x92>
			_i2c_master_write(module);
    119c:	0020      	movs	r0, r4
    119e:	4b34      	ldr	r3, [pc, #208]	; (1270 <_i2c_master_interrupt_handler+0x1e8>)
    11a0:	4798      	blx	r3
    11a2:	e7ba      	b.n	111a <_i2c_master_interrupt_handler+0x92>
			(module->transfer_direction == I2C_TRANSFER_WRITE)) {
    11a4:	331f      	adds	r3, #31
    11a6:	5ce3      	ldrb	r3, [r4, r3]
			(module->status == STATUS_BUSY) &&
    11a8:	2b00      	cmp	r3, #0
    11aa:	d000      	beq.n	11ae <_i2c_master_interrupt_handler+0x126>
    11ac:	e78c      	b.n	10c8 <_i2c_master_interrupt_handler+0x40>
		i2c_module->INTENCLR.reg =
    11ae:	3303      	adds	r3, #3
    11b0:	752b      	strb	r3, [r5, #20]
		module->buffer_length = 0;
    11b2:	2300      	movs	r3, #0
    11b4:	8363      	strh	r3, [r4, #26]
		module->status        = STATUS_OK;
    11b6:	3325      	adds	r3, #37	; 0x25
    11b8:	2200      	movs	r2, #0
    11ba:	54e2      	strb	r2, [r4, r3]
		if (module->send_stop) {
    11bc:	7aa3      	ldrb	r3, [r4, #10]
    11be:	2b00      	cmp	r3, #0
    11c0:	d107      	bne.n	11d2 <_i2c_master_interrupt_handler+0x14a>
			i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_MB;
    11c2:	2301      	movs	r3, #1
    11c4:	762b      	strb	r3, [r5, #24]
		if (callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE)) {
    11c6:	07f3      	lsls	r3, r6, #31
    11c8:	d5a7      	bpl.n	111a <_i2c_master_interrupt_handler+0x92>
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
    11ca:	68e3      	ldr	r3, [r4, #12]
    11cc:	0020      	movs	r0, r4
    11ce:	4798      	blx	r3
    11d0:	e7a3      	b.n	111a <_i2c_master_interrupt_handler+0x92>
			_i2c_master_wait_for_sync(module);
    11d2:	0020      	movs	r0, r4
    11d4:	4b24      	ldr	r3, [pc, #144]	; (1268 <_i2c_master_interrupt_handler+0x1e0>)
    11d6:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    11d8:	686a      	ldr	r2, [r5, #4]
    11da:	23c0      	movs	r3, #192	; 0xc0
    11dc:	029b      	lsls	r3, r3, #10
    11de:	4313      	orrs	r3, r2
    11e0:	606b      	str	r3, [r5, #4]
    11e2:	e7f0      	b.n	11c6 <_i2c_master_interrupt_handler+0x13e>
		} else if (module->transfer_direction == I2C_TRANSFER_WRITE) {
    11e4:	2324      	movs	r3, #36	; 0x24
    11e6:	5ce3      	ldrb	r3, [r4, r3]
    11e8:	2b00      	cmp	r3, #0
    11ea:	d103      	bne.n	11f4 <_i2c_master_interrupt_handler+0x16c>
			_i2c_master_write(module);
    11ec:	0020      	movs	r0, r4
    11ee:	4b20      	ldr	r3, [pc, #128]	; (1270 <_i2c_master_interrupt_handler+0x1e8>)
    11f0:	4798      	blx	r3
    11f2:	e792      	b.n	111a <_i2c_master_interrupt_handler+0x92>
			_i2c_master_read(module);
    11f4:	0020      	movs	r0, r4
    11f6:	4b1d      	ldr	r3, [pc, #116]	; (126c <_i2c_master_interrupt_handler+0x1e4>)
    11f8:	4798      	blx	r3
    11fa:	e78e      	b.n	111a <_i2c_master_interrupt_handler+0x92>
			(module->transfer_direction == I2C_TRANSFER_READ)) {
    11fc:	331f      	adds	r3, #31
    11fe:	5ce3      	ldrb	r3, [r4, r3]
			(module->status == STATUS_BUSY) &&
    1200:	2b01      	cmp	r3, #1
    1202:	d196      	bne.n	1132 <_i2c_master_interrupt_handler+0xaa>
		if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB) {
    1204:	7e2b      	ldrb	r3, [r5, #24]
    1206:	079b      	lsls	r3, r3, #30
    1208:	d501      	bpl.n	120e <_i2c_master_interrupt_handler+0x186>
			i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    120a:	2302      	movs	r3, #2
    120c:	762b      	strb	r3, [r5, #24]
		i2c_module->INTENCLR.reg =
    120e:	2303      	movs	r3, #3
    1210:	752b      	strb	r3, [r5, #20]
		module->buffer_length = 0;
    1212:	2300      	movs	r3, #0
    1214:	8363      	strh	r3, [r4, #26]
		module->status        = STATUS_OK;
    1216:	3325      	adds	r3, #37	; 0x25
    1218:	2200      	movs	r2, #0
    121a:	54e2      	strb	r2, [r4, r3]
		if ((callback_mask & (1 << I2C_MASTER_CALLBACK_READ_COMPLETE))
    121c:	07b3      	lsls	r3, r6, #30
    121e:	d503      	bpl.n	1228 <_i2c_master_interrupt_handler+0x1a0>
				&& (module->transfer_direction == I2C_TRANSFER_READ)) {
    1220:	2324      	movs	r3, #36	; 0x24
    1222:	5ce3      	ldrb	r3, [r4, r3]
    1224:	2b01      	cmp	r3, #1
    1226:	d00b      	beq.n	1240 <_i2c_master_interrupt_handler+0x1b8>
		} else if ((callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE))
    1228:	07f3      	lsls	r3, r6, #31
    122a:	d400      	bmi.n	122e <_i2c_master_interrupt_handler+0x1a6>
    122c:	e781      	b.n	1132 <_i2c_master_interrupt_handler+0xaa>
				&& (module->transfer_direction == I2C_TRANSFER_WRITE)) {
    122e:	2324      	movs	r3, #36	; 0x24
    1230:	5ce3      	ldrb	r3, [r4, r3]
    1232:	2b00      	cmp	r3, #0
    1234:	d000      	beq.n	1238 <_i2c_master_interrupt_handler+0x1b0>
    1236:	e77c      	b.n	1132 <_i2c_master_interrupt_handler+0xaa>
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
    1238:	68e3      	ldr	r3, [r4, #12]
    123a:	0020      	movs	r0, r4
    123c:	4798      	blx	r3
    123e:	e778      	b.n	1132 <_i2c_master_interrupt_handler+0xaa>
			module->callbacks[I2C_MASTER_CALLBACK_READ_COMPLETE](module);
    1240:	6923      	ldr	r3, [r4, #16]
    1242:	0020      	movs	r0, r4
    1244:	4798      	blx	r3
    1246:	e774      	b.n	1132 <_i2c_master_interrupt_handler+0xaa>
			_i2c_master_wait_for_sync(module);
    1248:	0020      	movs	r0, r4
    124a:	4b07      	ldr	r3, [pc, #28]	; (1268 <_i2c_master_interrupt_handler+0x1e0>)
    124c:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT |
    124e:	686a      	ldr	r2, [r5, #4]
    1250:	23e0      	movs	r3, #224	; 0xe0
    1252:	02db      	lsls	r3, r3, #11
    1254:	4313      	orrs	r3, r2
    1256:	606b      	str	r3, [r5, #4]
    1258:	e780      	b.n	115c <_i2c_master_interrupt_handler+0xd4>
			module->callbacks[I2C_MASTER_CALLBACK_ERROR](module);
    125a:	6963      	ldr	r3, [r4, #20]
    125c:	0020      	movs	r0, r4
    125e:	4798      	blx	r3
}
    1260:	e77f      	b.n	1162 <_i2c_master_interrupt_handler+0xda>
    1262:	46c0      	nop			; (mov r8, r8)
    1264:	20000444 	.word	0x20000444
    1268:	00000fb9 	.word	0x00000fb9
    126c:	00000fc5 	.word	0x00000fc5
    1270:	0000104d 	.word	0x0000104d

00001274 <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    1274:	4770      	bx	lr
	...

00001278 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    1278:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    127a:	4b0a      	ldr	r3, [pc, #40]	; (12a4 <_sercom_set_handler+0x2c>)
    127c:	781b      	ldrb	r3, [r3, #0]
    127e:	2b00      	cmp	r3, #0
    1280:	d10c      	bne.n	129c <_sercom_set_handler+0x24>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    1282:	4f09      	ldr	r7, [pc, #36]	; (12a8 <_sercom_set_handler+0x30>)
    1284:	4e09      	ldr	r6, [pc, #36]	; (12ac <_sercom_set_handler+0x34>)
			_sercom_instances[i] = NULL;
    1286:	4d0a      	ldr	r5, [pc, #40]	; (12b0 <_sercom_set_handler+0x38>)
    1288:	2400      	movs	r4, #0
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    128a:	51de      	str	r6, [r3, r7]
			_sercom_instances[i] = NULL;
    128c:	195a      	adds	r2, r3, r5
    128e:	6014      	str	r4, [r2, #0]
    1290:	3304      	adds	r3, #4
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    1292:	2b18      	cmp	r3, #24
    1294:	d1f9      	bne.n	128a <_sercom_set_handler+0x12>
		}

		_handler_table_initialized = true;
    1296:	2201      	movs	r2, #1
    1298:	4b02      	ldr	r3, [pc, #8]	; (12a4 <_sercom_set_handler+0x2c>)
    129a:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    129c:	0080      	lsls	r0, r0, #2
    129e:	4b02      	ldr	r3, [pc, #8]	; (12a8 <_sercom_set_handler+0x30>)
    12a0:	50c1      	str	r1, [r0, r3]
}
    12a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    12a4:	200002c6 	.word	0x200002c6
    12a8:	200002c8 	.word	0x200002c8
    12ac:	00001275 	.word	0x00001275
    12b0:	20000444 	.word	0x20000444

000012b4 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    12b4:	b500      	push	{lr}
    12b6:	b083      	sub	sp, #12
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    12b8:	2309      	movs	r3, #9
    12ba:	466a      	mov	r2, sp
    12bc:	7013      	strb	r3, [r2, #0]
    12be:	3301      	adds	r3, #1
    12c0:	7053      	strb	r3, [r2, #1]
    12c2:	3301      	adds	r3, #1
    12c4:	7093      	strb	r3, [r2, #2]
    12c6:	3301      	adds	r3, #1
    12c8:	70d3      	strb	r3, [r2, #3]
    12ca:	3301      	adds	r3, #1
    12cc:	7113      	strb	r3, [r2, #4]
    12ce:	3301      	adds	r3, #1
    12d0:	7153      	strb	r3, [r2, #5]
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    12d2:	4b03      	ldr	r3, [pc, #12]	; (12e0 <_sercom_get_interrupt_vector+0x2c>)
    12d4:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    12d6:	466b      	mov	r3, sp
    12d8:	5618      	ldrsb	r0, [r3, r0]
}
    12da:	b003      	add	sp, #12
    12dc:	bd00      	pop	{pc}
    12de:	46c0      	nop			; (mov r8, r8)
    12e0:	00002019 	.word	0x00002019

000012e4 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    12e4:	b510      	push	{r4, lr}
    12e6:	4b02      	ldr	r3, [pc, #8]	; (12f0 <SERCOM0_Handler+0xc>)
    12e8:	681b      	ldr	r3, [r3, #0]
    12ea:	2000      	movs	r0, #0
    12ec:	4798      	blx	r3
    12ee:	bd10      	pop	{r4, pc}
    12f0:	200002c8 	.word	0x200002c8

000012f4 <SERCOM1_Handler>:
    12f4:	b510      	push	{r4, lr}
    12f6:	4b02      	ldr	r3, [pc, #8]	; (1300 <SERCOM1_Handler+0xc>)
    12f8:	685b      	ldr	r3, [r3, #4]
    12fa:	2001      	movs	r0, #1
    12fc:	4798      	blx	r3
    12fe:	bd10      	pop	{r4, pc}
    1300:	200002c8 	.word	0x200002c8

00001304 <SERCOM2_Handler>:
    1304:	b510      	push	{r4, lr}
    1306:	4b02      	ldr	r3, [pc, #8]	; (1310 <SERCOM2_Handler+0xc>)
    1308:	689b      	ldr	r3, [r3, #8]
    130a:	2002      	movs	r0, #2
    130c:	4798      	blx	r3
    130e:	bd10      	pop	{r4, pc}
    1310:	200002c8 	.word	0x200002c8

00001314 <SERCOM3_Handler>:
    1314:	b510      	push	{r4, lr}
    1316:	4b02      	ldr	r3, [pc, #8]	; (1320 <SERCOM3_Handler+0xc>)
    1318:	68db      	ldr	r3, [r3, #12]
    131a:	2003      	movs	r0, #3
    131c:	4798      	blx	r3
    131e:	bd10      	pop	{r4, pc}
    1320:	200002c8 	.word	0x200002c8

00001324 <SERCOM4_Handler>:
    1324:	b510      	push	{r4, lr}
    1326:	4b02      	ldr	r3, [pc, #8]	; (1330 <SERCOM4_Handler+0xc>)
    1328:	691b      	ldr	r3, [r3, #16]
    132a:	2004      	movs	r0, #4
    132c:	4798      	blx	r3
    132e:	bd10      	pop	{r4, pc}
    1330:	200002c8 	.word	0x200002c8

00001334 <SERCOM5_Handler>:
    1334:	b510      	push	{r4, lr}
    1336:	4b02      	ldr	r3, [pc, #8]	; (1340 <SERCOM5_Handler+0xc>)
    1338:	695b      	ldr	r3, [r3, #20]
    133a:	2005      	movs	r0, #5
    133c:	4798      	blx	r3
    133e:	bd10      	pop	{r4, pc}
    1340:	200002c8 	.word	0x200002c8

00001344 <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
    1344:	b5f0      	push	{r4, r5, r6, r7, lr}
    1346:	b08b      	sub	sp, #44	; 0x2c
    1348:	0005      	movs	r5, r0
    134a:	000c      	movs	r4, r1
    134c:	0016      	movs	r6, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
    134e:	6029      	str	r1, [r5, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    1350:	680b      	ldr	r3, [r1, #0]
#  if SPI_CALLBACK_MODE == false
		/* Check if config is valid */
		return _spi_check_config(module, config);
#  else
		return STATUS_ERR_DENIED;
    1352:	201c      	movs	r0, #28
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    1354:	079b      	lsls	r3, r3, #30
    1356:	d501      	bpl.n	135c <spi_init+0x18>
	_sercom_instances[instance_index] = module;
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
}
    1358:	b00b      	add	sp, #44	; 0x2c
    135a:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    135c:	680b      	ldr	r3, [r1, #0]
		return STATUS_BUSY;
    135e:	3817      	subs	r0, #23
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    1360:	07db      	lsls	r3, r3, #31
    1362:	d4f9      	bmi.n	1358 <spi_init+0x14>
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    1364:	0008      	movs	r0, r1
    1366:	4b6f      	ldr	r3, [pc, #444]	; (1524 <spi_init+0x1e0>)
    1368:	4798      	blx	r3
    136a:	4a6f      	ldr	r2, [pc, #444]	; (1528 <spi_init+0x1e4>)
    136c:	6a11      	ldr	r1, [r2, #32]
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    136e:	1c87      	adds	r7, r0, #2
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    1370:	2301      	movs	r3, #1
    1372:	40bb      	lsls	r3, r7
    1374:	430b      	orrs	r3, r1
    1376:	6213      	str	r3, [r2, #32]
	gclk_chan_conf.source_generator = config->generator_source;
    1378:	a909      	add	r1, sp, #36	; 0x24
    137a:	2724      	movs	r7, #36	; 0x24
    137c:	5df3      	ldrb	r3, [r6, r7]
    137e:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    1380:	3014      	adds	r0, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    1382:	b2c3      	uxtb	r3, r0
    1384:	9301      	str	r3, [sp, #4]
    1386:	0018      	movs	r0, r3
    1388:	4b68      	ldr	r3, [pc, #416]	; (152c <spi_init+0x1e8>)
    138a:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    138c:	9801      	ldr	r0, [sp, #4]
    138e:	4b68      	ldr	r3, [pc, #416]	; (1530 <spi_init+0x1ec>)
    1390:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    1392:	5df0      	ldrb	r0, [r6, r7]
    1394:	2100      	movs	r1, #0
    1396:	4b67      	ldr	r3, [pc, #412]	; (1534 <spi_init+0x1f0>)
    1398:	4798      	blx	r3
	if (config->mode == SPI_MODE_MASTER) {
    139a:	7833      	ldrb	r3, [r6, #0]
    139c:	2b01      	cmp	r3, #1
    139e:	d03f      	beq.n	1420 <spi_init+0xdc>
	if (config->mode == SPI_MODE_SLAVE) {
    13a0:	7833      	ldrb	r3, [r6, #0]
    13a2:	2b00      	cmp	r3, #0
    13a4:	d103      	bne.n	13ae <spi_init+0x6a>
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x2);
    13a6:	6823      	ldr	r3, [r4, #0]
    13a8:	2208      	movs	r2, #8
    13aa:	4313      	orrs	r3, r2
    13ac:	6023      	str	r3, [r4, #0]
    13ae:	002b      	movs	r3, r5
    13b0:	330c      	adds	r3, #12
    13b2:	0029      	movs	r1, r5
    13b4:	3128      	adds	r1, #40	; 0x28
		module->callback[i]        = NULL;
    13b6:	2200      	movs	r2, #0
    13b8:	c304      	stmia	r3!, {r2}
	for (i = 0; i < SPI_CALLBACK_N; i++) {
    13ba:	428b      	cmp	r3, r1
    13bc:	d1fc      	bne.n	13b8 <spi_init+0x74>
	module->tx_buffer_ptr              = NULL;
    13be:	2300      	movs	r3, #0
    13c0:	62eb      	str	r3, [r5, #44]	; 0x2c
	module->rx_buffer_ptr              = NULL;
    13c2:	62ab      	str	r3, [r5, #40]	; 0x28
	module->remaining_tx_buffer_length = 0x0000;
    13c4:	2400      	movs	r4, #0
    13c6:	86ab      	strh	r3, [r5, #52]	; 0x34
	module->remaining_rx_buffer_length = 0x0000;
    13c8:	862b      	strh	r3, [r5, #48]	; 0x30
	module->registered_callback        = 0x00;
    13ca:	3336      	adds	r3, #54	; 0x36
    13cc:	54ec      	strb	r4, [r5, r3]
	module->enabled_callback           = 0x00;
    13ce:	3301      	adds	r3, #1
    13d0:	54ec      	strb	r4, [r5, r3]
	module->status                     = STATUS_OK;
    13d2:	3301      	adds	r3, #1
    13d4:	54ec      	strb	r4, [r5, r3]
	module->dir                        = SPI_DIRECTION_IDLE;
    13d6:	3b35      	subs	r3, #53	; 0x35
    13d8:	726b      	strb	r3, [r5, #9]
	module->locked                     = false;
    13da:	712c      	strb	r4, [r5, #4]
	instance_index = _sercom_get_sercom_inst_index(module->hw);
    13dc:	6828      	ldr	r0, [r5, #0]
    13de:	4b51      	ldr	r3, [pc, #324]	; (1524 <spi_init+0x1e0>)
    13e0:	4798      	blx	r3
    13e2:	0007      	movs	r7, r0
	_sercom_set_handler(instance_index, _spi_interrupt_handler);
    13e4:	4954      	ldr	r1, [pc, #336]	; (1538 <spi_init+0x1f4>)
    13e6:	4b55      	ldr	r3, [pc, #340]	; (153c <spi_init+0x1f8>)
    13e8:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    13ea:	00bf      	lsls	r7, r7, #2
    13ec:	4b54      	ldr	r3, [pc, #336]	; (1540 <spi_init+0x1fc>)
    13ee:	50fd      	str	r5, [r7, r3]
	SercomSpi *const spi_module = &(module->hw->SPI);
    13f0:	682f      	ldr	r7, [r5, #0]
	config->mux_position = SYSTEM_PINMUX_GPIO;
    13f2:	ab04      	add	r3, sp, #16
    13f4:	2280      	movs	r2, #128	; 0x80
    13f6:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    13f8:	705c      	strb	r4, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    13fa:	3a7f      	subs	r2, #127	; 0x7f
    13fc:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    13fe:	70dc      	strb	r4, [r3, #3]
	if(config->mode == SPI_MODE_SLAVE) {
    1400:	7833      	ldrb	r3, [r6, #0]
    1402:	2b00      	cmp	r3, #0
    1404:	d102      	bne.n	140c <spi_init+0xc8>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    1406:	2200      	movs	r2, #0
    1408:	ab04      	add	r3, sp, #16
    140a:	709a      	strb	r2, [r3, #2]
	uint32_t pad_pinmuxes[] = {
    140c:	6ab3      	ldr	r3, [r6, #40]	; 0x28
    140e:	9305      	str	r3, [sp, #20]
    1410:	6af3      	ldr	r3, [r6, #44]	; 0x2c
    1412:	9306      	str	r3, [sp, #24]
    1414:	6b33      	ldr	r3, [r6, #48]	; 0x30
    1416:	9307      	str	r3, [sp, #28]
    1418:	6b73      	ldr	r3, [r6, #52]	; 0x34
    141a:	9308      	str	r3, [sp, #32]
    141c:	2400      	movs	r4, #0
    141e:	e00b      	b.n	1438 <spi_init+0xf4>
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
    1420:	6823      	ldr	r3, [r4, #0]
    1422:	220c      	movs	r2, #12
    1424:	4313      	orrs	r3, r2
    1426:	6023      	str	r3, [r4, #0]
    1428:	e7ba      	b.n	13a0 <spi_init+0x5c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    142a:	0038      	movs	r0, r7
    142c:	4b45      	ldr	r3, [pc, #276]	; (1544 <spi_init+0x200>)
    142e:	4798      	blx	r3
    1430:	e00a      	b.n	1448 <spi_init+0x104>
    1432:	3401      	adds	r4, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
    1434:	2c04      	cmp	r4, #4
    1436:	d010      	beq.n	145a <spi_init+0x116>
    1438:	b2e1      	uxtb	r1, r4
		uint32_t current_pinmux = pad_pinmuxes[pad];
    143a:	00a3      	lsls	r3, r4, #2
    143c:	aa02      	add	r2, sp, #8
    143e:	200c      	movs	r0, #12
    1440:	1812      	adds	r2, r2, r0
    1442:	58d0      	ldr	r0, [r2, r3]
		if (current_pinmux == PINMUX_DEFAULT) {
    1444:	2800      	cmp	r0, #0
    1446:	d0f0      	beq.n	142a <spi_init+0xe6>
		if (current_pinmux != PINMUX_UNUSED) {
    1448:	1c43      	adds	r3, r0, #1
    144a:	d0f2      	beq.n	1432 <spi_init+0xee>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    144c:	a904      	add	r1, sp, #16
    144e:	7008      	strb	r0, [r1, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    1450:	0c00      	lsrs	r0, r0, #16
    1452:	b2c0      	uxtb	r0, r0
    1454:	4b3c      	ldr	r3, [pc, #240]	; (1548 <spi_init+0x204>)
    1456:	4798      	blx	r3
    1458:	e7eb      	b.n	1432 <spi_init+0xee>
	module->mode             = config->mode;
    145a:	7833      	ldrb	r3, [r6, #0]
    145c:	716b      	strb	r3, [r5, #5]
	module->character_size   = config->character_size;
    145e:	7c33      	ldrb	r3, [r6, #16]
    1460:	71ab      	strb	r3, [r5, #6]
	module->receiver_enabled = config->receiver_enable;
    1462:	7cb3      	ldrb	r3, [r6, #18]
    1464:	71eb      	strb	r3, [r5, #7]
	module->master_slave_select_enable = config->master_slave_select_enable;
    1466:	7d33      	ldrb	r3, [r6, #20]
    1468:	722b      	strb	r3, [r5, #8]
	uint16_t baud = 0;
    146a:	2200      	movs	r2, #0
    146c:	ab02      	add	r3, sp, #8
    146e:	80da      	strh	r2, [r3, #6]
	if (config->mode == SPI_MODE_MASTER) {
    1470:	7833      	ldrb	r3, [r6, #0]
    1472:	2b01      	cmp	r3, #1
    1474:	d012      	beq.n	149c <spi_init+0x158>
	if (config->mode == SPI_MODE_SLAVE) {
    1476:	7833      	ldrb	r3, [r6, #0]
    1478:	2b00      	cmp	r3, #0
    147a:	d126      	bne.n	14ca <spi_init+0x186>
		ctrla = config->mode_specific.slave.frame_format;
    147c:	69b0      	ldr	r0, [r6, #24]
		ctrlb = config->mode_specific.slave.address_mode;
    147e:	8bb2      	ldrh	r2, [r6, #28]
		spi_module->ADDR.reg |=
    1480:	6a7b      	ldr	r3, [r7, #36]	; 0x24
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);
    1482:	7ff1      	ldrb	r1, [r6, #31]
    1484:	0409      	lsls	r1, r1, #16
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
    1486:	7fb4      	ldrb	r4, [r6, #30]
    1488:	4321      	orrs	r1, r4
		spi_module->ADDR.reg |=
    148a:	4319      	orrs	r1, r3
    148c:	6279      	str	r1, [r7, #36]	; 0x24
		if (config->mode_specific.slave.preload_enable) {
    148e:	2320      	movs	r3, #32
    1490:	5cf3      	ldrb	r3, [r6, r3]
    1492:	2b00      	cmp	r3, #0
    1494:	d01b      	beq.n	14ce <spi_init+0x18a>
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
    1496:	2340      	movs	r3, #64	; 0x40
    1498:	431a      	orrs	r2, r3
    149a:	e018      	b.n	14ce <spi_init+0x18a>
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    149c:	6828      	ldr	r0, [r5, #0]
    149e:	4b21      	ldr	r3, [pc, #132]	; (1524 <spi_init+0x1e0>)
    14a0:	4798      	blx	r3
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    14a2:	3014      	adds	r0, #20
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
    14a4:	b2c0      	uxtb	r0, r0
    14a6:	4b29      	ldr	r3, [pc, #164]	; (154c <spi_init+0x208>)
    14a8:	4798      	blx	r3
    14aa:	0001      	movs	r1, r0
		enum status_code error_code = _sercom_get_sync_baud_val(
    14ac:	ab02      	add	r3, sp, #8
    14ae:	1d9a      	adds	r2, r3, #6
    14b0:	69b0      	ldr	r0, [r6, #24]
    14b2:	4b27      	ldr	r3, [pc, #156]	; (1550 <spi_init+0x20c>)
    14b4:	4798      	blx	r3
    14b6:	0003      	movs	r3, r0
			return STATUS_ERR_INVALID_ARG;
    14b8:	2017      	movs	r0, #23
		if (error_code != STATUS_OK) {
    14ba:	2b00      	cmp	r3, #0
    14bc:	d000      	beq.n	14c0 <spi_init+0x17c>
    14be:	e74b      	b.n	1358 <spi_init+0x14>
		spi_module->BAUD.reg = (uint8_t)baud;
    14c0:	ab02      	add	r3, sp, #8
    14c2:	3306      	adds	r3, #6
    14c4:	781b      	ldrb	r3, [r3, #0]
    14c6:	733b      	strb	r3, [r7, #12]
    14c8:	e7d5      	b.n	1476 <spi_init+0x132>
	uint32_t ctrlb = 0;
    14ca:	2200      	movs	r2, #0
	uint32_t ctrla = 0;
    14cc:	2000      	movs	r0, #0
	ctrla |= config->mux_setting;
    14ce:	6873      	ldr	r3, [r6, #4]
    14d0:	68b1      	ldr	r1, [r6, #8]
    14d2:	430b      	orrs	r3, r1
    14d4:	68f1      	ldr	r1, [r6, #12]
    14d6:	430b      	orrs	r3, r1
    14d8:	4303      	orrs	r3, r0
	ctrlb |= config->character_size;
    14da:	7c31      	ldrb	r1, [r6, #16]
    14dc:	430a      	orrs	r2, r1
	if (config->run_in_standby || system_is_debugger_present()) {
    14de:	7c71      	ldrb	r1, [r6, #17]
    14e0:	2900      	cmp	r1, #0
    14e2:	d103      	bne.n	14ec <spi_init+0x1a8>
    14e4:	491b      	ldr	r1, [pc, #108]	; (1554 <spi_init+0x210>)
    14e6:	7889      	ldrb	r1, [r1, #2]
    14e8:	0789      	lsls	r1, r1, #30
    14ea:	d501      	bpl.n	14f0 <spi_init+0x1ac>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    14ec:	2180      	movs	r1, #128	; 0x80
    14ee:	430b      	orrs	r3, r1
	if (config->receiver_enable) {
    14f0:	7cb1      	ldrb	r1, [r6, #18]
    14f2:	2900      	cmp	r1, #0
    14f4:	d002      	beq.n	14fc <spi_init+0x1b8>
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    14f6:	2180      	movs	r1, #128	; 0x80
    14f8:	0289      	lsls	r1, r1, #10
    14fa:	430a      	orrs	r2, r1
	if (config->select_slave_low_detect_enable) {
    14fc:	7cf1      	ldrb	r1, [r6, #19]
    14fe:	2900      	cmp	r1, #0
    1500:	d002      	beq.n	1508 <spi_init+0x1c4>
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    1502:	2180      	movs	r1, #128	; 0x80
    1504:	0089      	lsls	r1, r1, #2
    1506:	430a      	orrs	r2, r1
	if (config->master_slave_select_enable) {
    1508:	7d31      	ldrb	r1, [r6, #20]
    150a:	2900      	cmp	r1, #0
    150c:	d002      	beq.n	1514 <spi_init+0x1d0>
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    150e:	2180      	movs	r1, #128	; 0x80
    1510:	0189      	lsls	r1, r1, #6
    1512:	430a      	orrs	r2, r1
	spi_module->CTRLA.reg |= ctrla;
    1514:	6839      	ldr	r1, [r7, #0]
    1516:	430b      	orrs	r3, r1
    1518:	603b      	str	r3, [r7, #0]
	spi_module->CTRLB.reg |= ctrlb;
    151a:	687b      	ldr	r3, [r7, #4]
    151c:	431a      	orrs	r2, r3
    151e:	607a      	str	r2, [r7, #4]
	return STATUS_OK;
    1520:	2000      	movs	r0, #0
    1522:	e719      	b.n	1358 <spi_init+0x14>
    1524:	00002019 	.word	0x00002019
    1528:	40000400 	.word	0x40000400
    152c:	00002edd 	.word	0x00002edd
    1530:	00002e51 	.word	0x00002e51
    1534:	00001e55 	.word	0x00001e55
    1538:	0000185d 	.word	0x0000185d
    153c:	00001279 	.word	0x00001279
    1540:	20000444 	.word	0x20000444
    1544:	00001ea1 	.word	0x00001ea1
    1548:	00002fd5 	.word	0x00002fd5
    154c:	00002ef9 	.word	0x00002ef9
    1550:	00001d97 	.word	0x00001d97
    1554:	41002000 	.word	0x41002000

00001558 <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		const bool select)
{
    1558:	b510      	push	{r4, lr}
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    155a:	7944      	ldrb	r4, [r0, #5]
		return STATUS_ERR_UNSUPPORTED_DEV;
    155c:	2315      	movs	r3, #21
	if (module->mode != SPI_MODE_MASTER) {
    155e:	2c01      	cmp	r4, #1
    1560:	d001      	beq.n	1566 <spi_select_slave+0xe>
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
}
    1562:	0018      	movs	r0, r3
    1564:	bd10      	pop	{r4, pc}
	if(!(module->master_slave_select_enable))
    1566:	7a04      	ldrb	r4, [r0, #8]
	return STATUS_OK;
    1568:	2300      	movs	r3, #0
	if(!(module->master_slave_select_enable))
    156a:	2c00      	cmp	r4, #0
    156c:	d1f9      	bne.n	1562 <spi_select_slave+0xa>
		if (select) {
    156e:	2a00      	cmp	r2, #0
    1570:	d058      	beq.n	1624 <spi_select_slave+0xcc>
			if (slave->address_enabled) {
    1572:	784b      	ldrb	r3, [r1, #1]
    1574:	2b00      	cmp	r3, #0
    1576:	d044      	beq.n	1602 <spi_select_slave+0xaa>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    1578:	6803      	ldr	r3, [r0, #0]
    157a:	7e1b      	ldrb	r3, [r3, #24]
				if (!spi_is_ready_to_write(module)) {
    157c:	07db      	lsls	r3, r3, #31
    157e:	d410      	bmi.n	15a2 <spi_select_slave+0x4a>
					port_pin_set_output_level(slave->ss_pin, true);
    1580:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    1582:	09d1      	lsrs	r1, r2, #7
		return NULL;
    1584:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    1586:	2900      	cmp	r1, #0
    1588:	d104      	bne.n	1594 <spi_select_slave+0x3c>
		return &(ports[port_index]->Group[group_index]);
    158a:	0953      	lsrs	r3, r2, #5
    158c:	01db      	lsls	r3, r3, #7
    158e:	492e      	ldr	r1, [pc, #184]	; (1648 <spi_select_slave+0xf0>)
    1590:	468c      	mov	ip, r1
    1592:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    1594:	211f      	movs	r1, #31
    1596:	4011      	ands	r1, r2
    1598:	2201      	movs	r2, #1
    159a:	408a      	lsls	r2, r1
		port_base->OUTSET.reg = pin_mask;
    159c:	619a      	str	r2, [r3, #24]
					return STATUS_BUSY;
    159e:	2305      	movs	r3, #5
    15a0:	e7df      	b.n	1562 <spi_select_slave+0xa>
				port_pin_set_output_level(slave->ss_pin, false);
    15a2:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    15a4:	09d4      	lsrs	r4, r2, #7
		return NULL;
    15a6:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    15a8:	2c00      	cmp	r4, #0
    15aa:	d104      	bne.n	15b6 <spi_select_slave+0x5e>
		return &(ports[port_index]->Group[group_index]);
    15ac:	0953      	lsrs	r3, r2, #5
    15ae:	01db      	lsls	r3, r3, #7
    15b0:	4c25      	ldr	r4, [pc, #148]	; (1648 <spi_select_slave+0xf0>)
    15b2:	46a4      	mov	ip, r4
    15b4:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    15b6:	241f      	movs	r4, #31
    15b8:	4014      	ands	r4, r2
    15ba:	2201      	movs	r2, #1
    15bc:	40a2      	lsls	r2, r4
		port_base->OUTCLR.reg = pin_mask;
    15be:	615a      	str	r2, [r3, #20]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    15c0:	6803      	ldr	r3, [r0, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    15c2:	7e1a      	ldrb	r2, [r3, #24]

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    15c4:	07d2      	lsls	r2, r2, #31
    15c6:	d501      	bpl.n	15cc <spi_select_slave+0x74>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    15c8:	788a      	ldrb	r2, [r1, #2]
    15ca:	629a      	str	r2, [r3, #40]	; 0x28
				if (!(module->receiver_enabled)) {
    15cc:	79c2      	ldrb	r2, [r0, #7]
	return STATUS_OK;
    15ce:	2300      	movs	r3, #0
				if (!(module->receiver_enabled)) {
    15d0:	2a00      	cmp	r2, #0
    15d2:	d1c6      	bne.n	1562 <spi_select_slave+0xa>
	SercomSpi *const spi_module = &(module->hw->SPI);
    15d4:	6802      	ldr	r2, [r0, #0]
					while (!spi_is_ready_to_read(module)) {
    15d6:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    15d8:	7e13      	ldrb	r3, [r2, #24]
    15da:	420b      	tst	r3, r1
    15dc:	d0fc      	beq.n	15d8 <spi_select_slave+0x80>
    15de:	7e11      	ldrb	r1, [r2, #24]
	return STATUS_OK;
    15e0:	2300      	movs	r3, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    15e2:	0749      	lsls	r1, r1, #29
    15e4:	d5bd      	bpl.n	1562 <spi_select_slave+0xa>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    15e6:	8b53      	ldrh	r3, [r2, #26]
    15e8:	075b      	lsls	r3, r3, #29
    15ea:	d501      	bpl.n	15f0 <spi_select_slave+0x98>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    15ec:	2304      	movs	r3, #4
    15ee:	8353      	strh	r3, [r2, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    15f0:	7983      	ldrb	r3, [r0, #6]
    15f2:	2b01      	cmp	r3, #1
    15f4:	d002      	beq.n	15fc <spi_select_slave+0xa4>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    15f6:	6a93      	ldr	r3, [r2, #40]	; 0x28
    15f8:	2300      	movs	r3, #0
    15fa:	e7b2      	b.n	1562 <spi_select_slave+0xa>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    15fc:	6a93      	ldr	r3, [r2, #40]	; 0x28
    15fe:	2300      	movs	r3, #0
    1600:	e7af      	b.n	1562 <spi_select_slave+0xa>
				port_pin_set_output_level(slave->ss_pin, false);
    1602:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    1604:	09d1      	lsrs	r1, r2, #7
		return NULL;
    1606:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    1608:	2900      	cmp	r1, #0
    160a:	d104      	bne.n	1616 <spi_select_slave+0xbe>
		return &(ports[port_index]->Group[group_index]);
    160c:	0953      	lsrs	r3, r2, #5
    160e:	01db      	lsls	r3, r3, #7
    1610:	490d      	ldr	r1, [pc, #52]	; (1648 <spi_select_slave+0xf0>)
    1612:	468c      	mov	ip, r1
    1614:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    1616:	211f      	movs	r1, #31
    1618:	4011      	ands	r1, r2
    161a:	2201      	movs	r2, #1
    161c:	408a      	lsls	r2, r1
		port_base->OUTCLR.reg = pin_mask;
    161e:	615a      	str	r2, [r3, #20]
	return STATUS_OK;
    1620:	2300      	movs	r3, #0
    1622:	e79e      	b.n	1562 <spi_select_slave+0xa>
			port_pin_set_output_level(slave->ss_pin, true);
    1624:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    1626:	09d1      	lsrs	r1, r2, #7
		return NULL;
    1628:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    162a:	2900      	cmp	r1, #0
    162c:	d104      	bne.n	1638 <spi_select_slave+0xe0>
		return &(ports[port_index]->Group[group_index]);
    162e:	0953      	lsrs	r3, r2, #5
    1630:	01db      	lsls	r3, r3, #7
    1632:	4905      	ldr	r1, [pc, #20]	; (1648 <spi_select_slave+0xf0>)
    1634:	468c      	mov	ip, r1
    1636:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    1638:	211f      	movs	r1, #31
    163a:	4011      	ands	r1, r2
    163c:	2201      	movs	r2, #1
    163e:	408a      	lsls	r2, r1
		port_base->OUTSET.reg = pin_mask;
    1640:	619a      	str	r2, [r3, #24]
	return STATUS_OK;
    1642:	2300      	movs	r3, #0
    1644:	e78d      	b.n	1562 <spi_select_slave+0xa>
    1646:	46c0      	nop			; (mov r8, r8)
    1648:	41004400 	.word	0x41004400

0000164c <spi_write_buffer_wait>:
 */
enum status_code spi_write_buffer_wait(
		struct spi_module *const module,
		const uint8_t *tx_data,
		uint16_t length)
{
    164c:	b5f0      	push	{r4, r5, r6, r7, lr}
    164e:	46de      	mov	lr, fp
    1650:	4657      	mov	r7, sl
    1652:	464e      	mov	r6, r9
    1654:	4645      	mov	r5, r8
    1656:	b5e0      	push	{r5, r6, r7, lr}
    1658:	b083      	sub	sp, #12
	/* Sanity check arguments */
	Assert(module);

#  if SPI_CALLBACK_MODE == true
	if (module->status == STATUS_BUSY) {
    165a:	2338      	movs	r3, #56	; 0x38
    165c:	5cc4      	ldrb	r4, [r0, r3]
		/* Check if the SPI module is busy with a job */
		return STATUS_BUSY;
    165e:	3b33      	subs	r3, #51	; 0x33
	if (module->status == STATUS_BUSY) {
    1660:	2c05      	cmp	r4, #5
    1662:	d002      	beq.n	166a <spi_write_buffer_wait+0x1e>
	}
#  endif

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    1664:	3312      	adds	r3, #18
	if (length == 0) {
    1666:	2a00      	cmp	r2, #0
    1668:	d107      	bne.n	167a <spi_write_buffer_wait+0x2e>
			}
		}
	}
#  endif
	return STATUS_OK;
}
    166a:	0018      	movs	r0, r3
    166c:	b003      	add	sp, #12
    166e:	bc3c      	pop	{r2, r3, r4, r5}
    1670:	4690      	mov	r8, r2
    1672:	4699      	mov	r9, r3
    1674:	46a2      	mov	sl, r4
    1676:	46ab      	mov	fp, r5
    1678:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if ((module->mode == SPI_MODE_SLAVE) && (spi_is_write_complete(module))) {
    167a:	7943      	ldrb	r3, [r0, #5]
    167c:	2b00      	cmp	r3, #0
    167e:	d103      	bne.n	1688 <spi_write_buffer_wait+0x3c>
	SercomSpi *const spi_module = &(module->hw->SPI);
    1680:	6803      	ldr	r3, [r0, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    1682:	7e1c      	ldrb	r4, [r3, #24]
    1684:	07a4      	lsls	r4, r4, #30
    1686:	d40a      	bmi.n	169e <spi_write_buffer_wait+0x52>
						data_to_send = tx_data[tx_pos++];
    1688:	4693      	mov	fp, r2
    168a:	2400      	movs	r4, #0
				if (spi_is_ready_to_write(module)) {
    168c:	2301      	movs	r3, #1
			if (spi_is_write_complete(module)) {
    168e:	2502      	movs	r5, #2
    1690:	46ac      	mov	ip, r5
					if (spi_is_ready_to_read(module)) {
    1692:	3502      	adds	r5, #2
    1694:	46a8      	mov	r8, r5
    1696:	3a01      	subs	r2, #1
    1698:	b292      	uxth	r2, r2
    169a:	468a      	mov	sl, r1
    169c:	e023      	b.n	16e6 <spi_write_buffer_wait+0x9a>
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    169e:	2402      	movs	r4, #2
    16a0:	761c      	strb	r4, [r3, #24]
    16a2:	e7f1      	b.n	1688 <spi_write_buffer_wait+0x3c>
    16a4:	7e35      	ldrb	r5, [r6, #24]
			if (spi_is_write_complete(module)) {
    16a6:	4661      	mov	r1, ip
    16a8:	420d      	tst	r5, r1
    16aa:	d12e      	bne.n	170a <spi_write_buffer_wait+0xbe>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    16ac:	7e35      	ldrb	r5, [r6, #24]
			if (!spi_is_ready_to_write(module)) {
    16ae:	421d      	tst	r5, r3
    16b0:	d100      	bne.n	16b4 <spi_write_buffer_wait+0x68>
    16b2:	e0c2      	b.n	183a <spi_write_buffer_wait+0x1ee>
	SercomSpi *const spi_module = &(module->hw->SPI);
    16b4:	6806      	ldr	r6, [r0, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    16b6:	7e35      	ldrb	r5, [r6, #24]
		while (!spi_is_ready_to_write(module)) {
    16b8:	421d      	tst	r5, r3
    16ba:	d0fc      	beq.n	16b6 <spi_write_buffer_wait+0x6a>
		uint16_t data_to_send = tx_data[tx_pos++];
    16bc:	1c67      	adds	r7, r4, #1
    16be:	b2bf      	uxth	r7, r7
    16c0:	4651      	mov	r1, sl
    16c2:	5d0d      	ldrb	r5, [r1, r4]
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    16c4:	7981      	ldrb	r1, [r0, #6]
    16c6:	2901      	cmp	r1, #1
    16c8:	d023      	beq.n	1712 <spi_write_buffer_wait+0xc6>
		uint16_t data_to_send = tx_data[tx_pos++];
    16ca:	b2ad      	uxth	r5, r5
    16cc:	003c      	movs	r4, r7
    16ce:	7e37      	ldrb	r7, [r6, #24]
	if (!spi_is_ready_to_write(module)) {
    16d0:	421f      	tst	r7, r3
    16d2:	d002      	beq.n	16da <spi_write_buffer_wait+0x8e>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    16d4:	05ed      	lsls	r5, r5, #23
    16d6:	0ded      	lsrs	r5, r5, #23
    16d8:	62b5      	str	r5, [r6, #40]	; 0x28
    16da:	1e55      	subs	r5, r2, #1
    16dc:	b2ad      	uxth	r5, r5
		if (module->receiver_enabled) {
    16de:	79c6      	ldrb	r6, [r0, #7]
    16e0:	2e00      	cmp	r6, #0
    16e2:	d11d      	bne.n	1720 <spi_write_buffer_wait+0xd4>
    16e4:	002a      	movs	r2, r5
	while (length--) {
    16e6:	4d5a      	ldr	r5, [pc, #360]	; (1850 <spi_write_buffer_wait+0x204>)
    16e8:	42aa      	cmp	r2, r5
    16ea:	d070      	beq.n	17ce <spi_write_buffer_wait+0x182>
		if (module->mode == SPI_MODE_SLAVE) {
    16ec:	7945      	ldrb	r5, [r0, #5]
    16ee:	2d00      	cmp	r5, #0
    16f0:	d1e0      	bne.n	16b4 <spi_write_buffer_wait+0x68>
	SercomSpi *const spi_module = &(module->hw->SPI);
    16f2:	6806      	ldr	r6, [r0, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    16f4:	7e35      	ldrb	r5, [r6, #24]
				if (spi_is_ready_to_write(module)) {
    16f6:	421d      	tst	r5, r3
    16f8:	d1d4      	bne.n	16a4 <spi_write_buffer_wait+0x58>
    16fa:	4d56      	ldr	r5, [pc, #344]	; (1854 <spi_write_buffer_wait+0x208>)
    16fc:	7e37      	ldrb	r7, [r6, #24]
    16fe:	421f      	tst	r7, r3
    1700:	d1d0      	bne.n	16a4 <spi_write_buffer_wait+0x58>
    1702:	3d01      	subs	r5, #1
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    1704:	2d00      	cmp	r5, #0
    1706:	d1f9      	bne.n	16fc <spi_write_buffer_wait+0xb0>
    1708:	e7cc      	b.n	16a4 <spi_write_buffer_wait+0x58>
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    170a:	2302      	movs	r3, #2
    170c:	7633      	strb	r3, [r6, #24]
				return STATUS_ABORTED;
    170e:	3302      	adds	r3, #2
    1710:	e7ab      	b.n	166a <spi_write_buffer_wait+0x1e>
			data_to_send |= (tx_data[tx_pos++] << 8);
    1712:	3402      	adds	r4, #2
    1714:	b2a4      	uxth	r4, r4
    1716:	4651      	mov	r1, sl
    1718:	5dcf      	ldrb	r7, [r1, r7]
    171a:	023f      	lsls	r7, r7, #8
    171c:	433d      	orrs	r5, r7
    171e:	e7d6      	b.n	16ce <spi_write_buffer_wait+0x82>
    1720:	4651      	mov	r1, sl
			if (module->mode == SPI_MODE_SLAVE) {
    1722:	7945      	ldrb	r5, [r0, #5]
    1724:	2d00      	cmp	r5, #0
    1726:	d137      	bne.n	1798 <spi_write_buffer_wait+0x14c>
    1728:	4d4b      	ldr	r5, [pc, #300]	; (1858 <spi_write_buffer_wait+0x20c>)
    172a:	9101      	str	r1, [sp, #4]
    172c:	e012      	b.n	1754 <spi_write_buffer_wait+0x108>
							data_to_send |= (tx_data[tx_pos++] << 8);
    172e:	3402      	adds	r4, #2
    1730:	b2a4      	uxth	r4, r4
    1732:	4649      	mov	r1, r9
    1734:	9f01      	ldr	r7, [sp, #4]
    1736:	5c79      	ldrb	r1, [r7, r1]
    1738:	0209      	lsls	r1, r1, #8
    173a:	9f00      	ldr	r7, [sp, #0]
    173c:	430f      	orrs	r7, r1
    173e:	e01b      	b.n	1778 <spi_write_buffer_wait+0x12c>
						length--;
    1740:	3a01      	subs	r2, #1
    1742:	b292      	uxth	r2, r2
	SercomSpi *const spi_module = &(module->hw->SPI);
    1744:	6806      	ldr	r6, [r0, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    1746:	7e37      	ldrb	r7, [r6, #24]
					if (spi_is_ready_to_read(module)) {
    1748:	4641      	mov	r1, r8
    174a:	420f      	tst	r7, r1
    174c:	d11b      	bne.n	1786 <spi_write_buffer_wait+0x13a>
    174e:	3d01      	subs	r5, #1
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    1750:	2d00      	cmp	r5, #0
    1752:	d018      	beq.n	1786 <spi_write_buffer_wait+0x13a>
					if (length && spi_is_ready_to_write(module)) {
    1754:	2a00      	cmp	r2, #0
    1756:	d0f5      	beq.n	1744 <spi_write_buffer_wait+0xf8>
	SercomSpi *const spi_module = &(module->hw->SPI);
    1758:	6806      	ldr	r6, [r0, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    175a:	7e37      	ldrb	r7, [r6, #24]
    175c:	421f      	tst	r7, r3
    175e:	d0f1      	beq.n	1744 <spi_write_buffer_wait+0xf8>
						data_to_send = tx_data[tx_pos++];
    1760:	1c67      	adds	r7, r4, #1
    1762:	b2b9      	uxth	r1, r7
    1764:	4689      	mov	r9, r1
    1766:	9901      	ldr	r1, [sp, #4]
    1768:	5d09      	ldrb	r1, [r1, r4]
    176a:	9100      	str	r1, [sp, #0]
						if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    176c:	7981      	ldrb	r1, [r0, #6]
    176e:	2901      	cmp	r1, #1
    1770:	d0dd      	beq.n	172e <spi_write_buffer_wait+0xe2>
						data_to_send = tx_data[tx_pos++];
    1772:	4669      	mov	r1, sp
    1774:	880f      	ldrh	r7, [r1, #0]
    1776:	464c      	mov	r4, r9
    1778:	7e31      	ldrb	r1, [r6, #24]
	if (!spi_is_ready_to_write(module)) {
    177a:	4219      	tst	r1, r3
    177c:	d0e0      	beq.n	1740 <spi_write_buffer_wait+0xf4>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    177e:	05ff      	lsls	r7, r7, #23
    1780:	0dff      	lsrs	r7, r7, #23
    1782:	62b7      	str	r7, [r6, #40]	; 0x28
    1784:	e7dc      	b.n	1740 <spi_write_buffer_wait+0xf4>
    1786:	9901      	ldr	r1, [sp, #4]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    1788:	7e35      	ldrb	r5, [r6, #24]
				if (spi_is_write_complete(module)) {
    178a:	4667      	mov	r7, ip
    178c:	423d      	tst	r5, r7
    178e:	d118      	bne.n	17c2 <spi_write_buffer_wait+0x176>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    1790:	7e35      	ldrb	r5, [r6, #24]
				if (!spi_is_ready_to_read(module)) {
    1792:	4646      	mov	r6, r8
    1794:	4235      	tst	r5, r6
    1796:	d052      	beq.n	183e <spi_write_buffer_wait+0x1f2>
	SercomSpi *const spi_module = &(module->hw->SPI);
    1798:	6806      	ldr	r6, [r0, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    179a:	7e35      	ldrb	r5, [r6, #24]
			while (!spi_is_ready_to_read(module)) {
    179c:	4647      	mov	r7, r8
    179e:	423d      	tst	r5, r7
    17a0:	d0fb      	beq.n	179a <spi_write_buffer_wait+0x14e>
    17a2:	7e35      	ldrb	r5, [r6, #24]
	if (!spi_is_ready_to_read(module)) {
    17a4:	423d      	tst	r5, r7
    17a6:	d007      	beq.n	17b8 <spi_write_buffer_wait+0x16c>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    17a8:	8b75      	ldrh	r5, [r6, #26]
    17aa:	423d      	tst	r5, r7
    17ac:	d000      	beq.n	17b0 <spi_write_buffer_wait+0x164>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    17ae:	8377      	strh	r7, [r6, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    17b0:	7985      	ldrb	r5, [r0, #6]
    17b2:	2d01      	cmp	r5, #1
    17b4:	d009      	beq.n	17ca <spi_write_buffer_wait+0x17e>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    17b6:	6ab5      	ldr	r5, [r6, #40]	; 0x28
			flush_length--;
    17b8:	465d      	mov	r5, fp
    17ba:	3d01      	subs	r5, #1
    17bc:	b2ad      	uxth	r5, r5
    17be:	46ab      	mov	fp, r5
    17c0:	e769      	b.n	1696 <spi_write_buffer_wait+0x4a>
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    17c2:	2302      	movs	r3, #2
    17c4:	7633      	strb	r3, [r6, #24]
					return STATUS_ABORTED;
    17c6:	3302      	adds	r3, #2
    17c8:	e74f      	b.n	166a <spi_write_buffer_wait+0x1e>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    17ca:	6ab5      	ldr	r5, [r6, #40]	; 0x28
    17cc:	e7f4      	b.n	17b8 <spi_write_buffer_wait+0x16c>
	if (module->mode == SPI_MODE_MASTER) {
    17ce:	7943      	ldrb	r3, [r0, #5]
    17d0:	2b01      	cmp	r3, #1
    17d2:	d00b      	beq.n	17ec <spi_write_buffer_wait+0x1a0>
	if (module->mode == SPI_MODE_SLAVE) {
    17d4:	2b00      	cmp	r3, #0
    17d6:	d134      	bne.n	1842 <spi_write_buffer_wait+0x1f6>
		if (module->receiver_enabled) {
    17d8:	79c2      	ldrb	r2, [r0, #7]
    17da:	2a00      	cmp	r2, #0
    17dc:	d100      	bne.n	17e0 <spi_write_buffer_wait+0x194>
    17de:	e744      	b.n	166a <spi_write_buffer_wait+0x1e>
					if (spi_is_ready_to_read(module)) {
    17e0:	2404      	movs	r4, #4
			while (flush_length) {
    17e2:	465b      	mov	r3, fp
    17e4:	465d      	mov	r5, fp
    17e6:	2b00      	cmp	r3, #0
    17e8:	d119      	bne.n	181e <spi_write_buffer_wait+0x1d2>
    17ea:	e73e      	b.n	166a <spi_write_buffer_wait+0x1e>
	SercomSpi *const spi_module = &(module->hw->SPI);
    17ec:	6801      	ldr	r1, [r0, #0]
		while (!spi_is_write_complete(module)) {
    17ee:	2202      	movs	r2, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    17f0:	7e0b      	ldrb	r3, [r1, #24]
    17f2:	4213      	tst	r3, r2
    17f4:	d0fc      	beq.n	17f0 <spi_write_buffer_wait+0x1a4>
	return STATUS_OK;
    17f6:	2300      	movs	r3, #0
    17f8:	e737      	b.n	166a <spi_write_buffer_wait+0x1e>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    17fa:	7e0b      	ldrb	r3, [r1, #24]
				if (!spi_is_ready_to_read(module)) {
    17fc:	4223      	tst	r3, r4
    17fe:	d022      	beq.n	1846 <spi_write_buffer_wait+0x1fa>
    1800:	7e0b      	ldrb	r3, [r1, #24]
	if (!spi_is_ready_to_read(module)) {
    1802:	4223      	tst	r3, r4
    1804:	d007      	beq.n	1816 <spi_write_buffer_wait+0x1ca>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    1806:	8b4b      	ldrh	r3, [r1, #26]
    1808:	4223      	tst	r3, r4
    180a:	d000      	beq.n	180e <spi_write_buffer_wait+0x1c2>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    180c:	834c      	strh	r4, [r1, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    180e:	7983      	ldrb	r3, [r0, #6]
    1810:	2b01      	cmp	r3, #1
    1812:	d010      	beq.n	1836 <spi_write_buffer_wait+0x1ea>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    1814:	6a8b      	ldr	r3, [r1, #40]	; 0x28
				flush_length--;
    1816:	3d01      	subs	r5, #1
    1818:	b2ad      	uxth	r5, r5
			while (flush_length) {
    181a:	2d00      	cmp	r5, #0
    181c:	d015      	beq.n	184a <spi_write_buffer_wait+0x1fe>
	SercomSpi *const spi_module = &(module->hw->SPI);
    181e:	6801      	ldr	r1, [r0, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    1820:	7e0b      	ldrb	r3, [r1, #24]
					if (spi_is_ready_to_read(module)) {
    1822:	4223      	tst	r3, r4
    1824:	d1e9      	bne.n	17fa <spi_write_buffer_wait+0x1ae>
    1826:	4b0b      	ldr	r3, [pc, #44]	; (1854 <spi_write_buffer_wait+0x208>)
    1828:	7e0a      	ldrb	r2, [r1, #24]
    182a:	4222      	tst	r2, r4
    182c:	d1e5      	bne.n	17fa <spi_write_buffer_wait+0x1ae>
    182e:	3b01      	subs	r3, #1
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    1830:	2b00      	cmp	r3, #0
    1832:	d1f9      	bne.n	1828 <spi_write_buffer_wait+0x1dc>
    1834:	e7e1      	b.n	17fa <spi_write_buffer_wait+0x1ae>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    1836:	6a8b      	ldr	r3, [r1, #40]	; 0x28
    1838:	e7ed      	b.n	1816 <spi_write_buffer_wait+0x1ca>
				return STATUS_ERR_TIMEOUT;
    183a:	2312      	movs	r3, #18
    183c:	e715      	b.n	166a <spi_write_buffer_wait+0x1e>
					return STATUS_ERR_TIMEOUT;
    183e:	2312      	movs	r3, #18
    1840:	e713      	b.n	166a <spi_write_buffer_wait+0x1e>
	return STATUS_OK;
    1842:	2300      	movs	r3, #0
    1844:	e711      	b.n	166a <spi_write_buffer_wait+0x1e>
					return STATUS_ERR_TIMEOUT;
    1846:	2312      	movs	r3, #18
    1848:	e70f      	b.n	166a <spi_write_buffer_wait+0x1e>
	return STATUS_OK;
    184a:	2300      	movs	r3, #0
    184c:	e70d      	b.n	166a <spi_write_buffer_wait+0x1e>
    184e:	46c0      	nop			; (mov r8, r8)
    1850:	0000ffff 	.word	0x0000ffff
    1854:	00002710 	.word	0x00002710
    1858:	00002711 	.word	0x00002711

0000185c <_spi_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _spi_interrupt_handler(
		uint8_t instance)
{
    185c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	/* Get device instance from the look-up table */
	struct spi_module *module
    185e:	0080      	lsls	r0, r0, #2
    1860:	4b85      	ldr	r3, [pc, #532]	; (1a78 <_spi_interrupt_handler+0x21c>)
    1862:	58c4      	ldr	r4, [r0, r3]
		= (struct spi_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    1864:	6826      	ldr	r6, [r4, #0]

	/* Combine callback registered and enabled masks. */
	uint8_t callback_mask =
			module->enabled_callback & module->registered_callback;
    1866:	2337      	movs	r3, #55	; 0x37
	uint8_t callback_mask =
    1868:	5ce3      	ldrb	r3, [r4, r3]
    186a:	2236      	movs	r2, #54	; 0x36
    186c:	5ca7      	ldrb	r7, [r4, r2]
    186e:	401f      	ands	r7, r3

	/* Read and mask interrupt flag register */
	uint16_t interrupt_status = spi_hw->INTFLAG.reg;
    1870:	7e33      	ldrb	r3, [r6, #24]
	interrupt_status &= spi_hw->INTENSET.reg;
    1872:	7db5      	ldrb	r5, [r6, #22]
    1874:	401d      	ands	r5, r3

	/* Data register empty interrupt */
	if (interrupt_status & SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY) {
    1876:	07eb      	lsls	r3, r5, #31
    1878:	d52e      	bpl.n	18d8 <_spi_interrupt_handler+0x7c>
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    187a:	7963      	ldrb	r3, [r4, #5]
    187c:	2b01      	cmp	r3, #1
    187e:	d025      	beq.n	18cc <_spi_interrupt_handler+0x70>
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
			(module->dir != SPI_DIRECTION_READ))
#  endif
#  if CONF_SPI_SLAVE_ENABLE == true
		|| ((module->mode == SPI_MODE_SLAVE) &&
    1880:	2b00      	cmp	r3, #0
    1882:	d129      	bne.n	18d8 <_spi_interrupt_handler+0x7c>
			(module->dir != SPI_DIRECTION_READ))
    1884:	7a63      	ldrb	r3, [r4, #9]
		|| ((module->mode == SPI_MODE_SLAVE) &&
    1886:	2b00      	cmp	r3, #0
    1888:	d026      	beq.n	18d8 <_spi_interrupt_handler+0x7c>
	SercomSpi *const spi_hw = &(module->hw->SPI);
    188a:	6821      	ldr	r1, [r4, #0]
	uint16_t data_to_send = *(module->tx_buffer_ptr);
    188c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    188e:	7813      	ldrb	r3, [r2, #0]
    1890:	b2db      	uxtb	r3, r3
	(module->tx_buffer_ptr)++;
    1892:	1c50      	adds	r0, r2, #1
    1894:	62e0      	str	r0, [r4, #44]	; 0x2c
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    1896:	79a0      	ldrb	r0, [r4, #6]
    1898:	2801      	cmp	r0, #1
    189a:	d100      	bne.n	189e <_spi_interrupt_handler+0x42>
    189c:	e069      	b.n	1972 <_spi_interrupt_handler+0x116>
	uint16_t data_to_send = *(module->tx_buffer_ptr);
    189e:	b29b      	uxth	r3, r3
	spi_hw->DATA.reg = data_to_send & SERCOM_SPI_DATA_MASK;
    18a0:	05db      	lsls	r3, r3, #23
    18a2:	0ddb      	lsrs	r3, r3, #23
    18a4:	628b      	str	r3, [r1, #40]	; 0x28
	(module->remaining_tx_buffer_length)--;
    18a6:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
    18a8:	3b01      	subs	r3, #1
    18aa:	b29b      	uxth	r3, r3
    18ac:	86a3      	strh	r3, [r4, #52]	; 0x34
#  endif
		) {
			/* Write next byte from buffer */
			_spi_write(module);
			if (module->remaining_tx_buffer_length == 0) {
    18ae:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
    18b0:	b29b      	uxth	r3, r3
    18b2:	2b00      	cmp	r3, #0
    18b4:	d110      	bne.n	18d8 <_spi_interrupt_handler+0x7c>
				/* Disable the Data Register Empty Interrupt */
				spi_hw->INTENCLR.reg
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
    18b6:	3301      	adds	r3, #1
    18b8:	7533      	strb	r3, [r6, #20]

				if (module->dir == SPI_DIRECTION_WRITE &&
    18ba:	7a63      	ldrb	r3, [r4, #9]
    18bc:	2b01      	cmp	r3, #1
    18be:	d10b      	bne.n	18d8 <_spi_interrupt_handler+0x7c>
    18c0:	79e3      	ldrb	r3, [r4, #7]
    18c2:	2b00      	cmp	r3, #0
    18c4:	d108      	bne.n	18d8 <_spi_interrupt_handler+0x7c>
						!(module->receiver_enabled)) {
					/* Enable the Data Register transmit complete Interrupt */
					spi_hw->INTENSET.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    18c6:	3302      	adds	r3, #2
    18c8:	75b3      	strb	r3, [r6, #22]
    18ca:	e005      	b.n	18d8 <_spi_interrupt_handler+0x7c>
			(module->dir == SPI_DIRECTION_READ)) {
    18cc:	7a63      	ldrb	r3, [r4, #9]
		if ((module->mode == SPI_MODE_MASTER) &&
    18ce:	2b00      	cmp	r3, #0
    18d0:	d03e      	beq.n	1950 <_spi_interrupt_handler+0xf4>
			(module->dir != SPI_DIRECTION_READ))
    18d2:	7a63      	ldrb	r3, [r4, #9]
		|| ((module->mode == SPI_MODE_MASTER) &&
    18d4:	2b00      	cmp	r3, #0
    18d6:	d1d8      	bne.n	188a <_spi_interrupt_handler+0x2e>
			}
		}
	}

	/* Receive complete interrupt*/
	if (interrupt_status & SPI_INTERRUPT_FLAG_RX_COMPLETE) {
    18d8:	076b      	lsls	r3, r5, #29
    18da:	d511      	bpl.n	1900 <_spi_interrupt_handler+0xa4>
		/* Check for overflow */
		if (spi_hw->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    18dc:	8b73      	ldrh	r3, [r6, #26]
    18de:	075b      	lsls	r3, r3, #29
    18e0:	d551      	bpl.n	1986 <_spi_interrupt_handler+0x12a>
			if (module->dir != SPI_DIRECTION_WRITE) {
    18e2:	7a63      	ldrb	r3, [r4, #9]
    18e4:	2b01      	cmp	r3, #1
    18e6:	d008      	beq.n	18fa <_spi_interrupt_handler+0x9e>
				/* Store the error code */
				module->status = STATUS_ERR_OVERFLOW;
    18e8:	221e      	movs	r2, #30
    18ea:	2338      	movs	r3, #56	; 0x38
    18ec:	54e2      	strb	r2, [r4, r3]

				/* End transaction */
				module->dir = SPI_DIRECTION_IDLE;
    18ee:	3b35      	subs	r3, #53	; 0x35
    18f0:	7263      	strb	r3, [r4, #9]

				spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE |
    18f2:	3302      	adds	r3, #2
    18f4:	7533      	strb	r3, [r6, #20]
						SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
				/* Run callback if registered and enabled */
				if (callback_mask & (1 << SPI_CALLBACK_ERROR)) {
    18f6:	073b      	lsls	r3, r7, #28
    18f8:	d441      	bmi.n	197e <_spi_interrupt_handler+0x122>
					(module->callback[SPI_CALLBACK_ERROR])(module);
				}
			}
			/* Flush */
			uint16_t flush = spi_hw->DATA.reg;
    18fa:	6ab3      	ldr	r3, [r6, #40]	; 0x28
			UNUSED(flush);
			/* Clear overflow flag */
			spi_hw->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    18fc:	2304      	movs	r3, #4
    18fe:	8373      	strh	r3, [r6, #26]
			}
		}
	}

	/* Transmit complete */
	if (interrupt_status & SPI_INTERRUPT_FLAG_TX_COMPLETE) {
    1900:	07ab      	lsls	r3, r5, #30
    1902:	d515      	bpl.n	1930 <_spi_interrupt_handler+0xd4>
#  if CONF_SPI_SLAVE_ENABLE == true
		if (module->mode == SPI_MODE_SLAVE) {
    1904:	7963      	ldrb	r3, [r4, #5]
    1906:	2b00      	cmp	r3, #0
    1908:	d10e      	bne.n	1928 <_spi_interrupt_handler+0xcc>
			/* Transaction ended by master */

			/* Disable interrupts */
			spi_hw->INTENCLR.reg =
    190a:	3307      	adds	r3, #7
    190c:	7533      	strb	r3, [r6, #20]
					SPI_INTERRUPT_FLAG_TX_COMPLETE |
					SPI_INTERRUPT_FLAG_RX_COMPLETE |
					SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
			/* Clear interrupt flag */
			spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    190e:	3b05      	subs	r3, #5
    1910:	7633      	strb	r3, [r6, #24]


			/* Reset all status information */
			module->dir = SPI_DIRECTION_IDLE;
    1912:	3301      	adds	r3, #1
    1914:	7263      	strb	r3, [r4, #9]
			module->remaining_tx_buffer_length = 0;
    1916:	2300      	movs	r3, #0
    1918:	86a3      	strh	r3, [r4, #52]	; 0x34
			module->remaining_rx_buffer_length = 0;
    191a:	8623      	strh	r3, [r4, #48]	; 0x30
			module->status = STATUS_OK;
    191c:	3338      	adds	r3, #56	; 0x38
    191e:	2200      	movs	r2, #0
    1920:	54e2      	strb	r2, [r4, r3]

			if (callback_mask &
    1922:	06fb      	lsls	r3, r7, #27
    1924:	d500      	bpl.n	1928 <_spi_interrupt_handler+0xcc>
    1926:	e07f      	b.n	1a28 <_spi_interrupt_handler+0x1cc>
			}

		}
#  endif
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    1928:	7963      	ldrb	r3, [r4, #5]
    192a:	2b01      	cmp	r3, #1
    192c:	d100      	bne.n	1930 <_spi_interrupt_handler+0xd4>
    192e:	e07f      	b.n	1a30 <_spi_interrupt_handler+0x1d4>
	}

#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
#  if CONF_SPI_SLAVE_ENABLE == true
		/* When a high to low transition is detected on the _SS pin in slave mode */
		if (interrupt_status & SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW) {
    1930:	072b      	lsls	r3, r5, #28
    1932:	d508      	bpl.n	1946 <_spi_interrupt_handler+0xea>
			if (module->mode == SPI_MODE_SLAVE) {
    1934:	7963      	ldrb	r3, [r4, #5]
    1936:	2b00      	cmp	r3, #0
    1938:	d105      	bne.n	1946 <_spi_interrupt_handler+0xea>
				/* Disable interrupts */
				spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW;
    193a:	3308      	adds	r3, #8
    193c:	7533      	strb	r3, [r6, #20]
				/* Clear interrupt flag */
				spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW;
    193e:	7633      	strb	r3, [r6, #24]

				if (callback_mask & (1 << SPI_CALLBACK_SLAVE_SELECT_LOW)) {
    1940:	06bb      	lsls	r3, r7, #26
    1942:	d500      	bpl.n	1946 <_spi_interrupt_handler+0xea>
    1944:	e08a      	b.n	1a5c <_spi_interrupt_handler+0x200>
#  endif
#  endif

#  ifdef FEATURE_SPI_ERROR_INTERRUPT
	/* When combined error happen */
	if (interrupt_status & SPI_INTERRUPT_FLAG_COMBINED_ERROR) {
    1946:	b26d      	sxtb	r5, r5
    1948:	2d00      	cmp	r5, #0
    194a:	da00      	bge.n	194e <_spi_interrupt_handler+0xf2>
    194c:	e08a      	b.n	1a64 <_spi_interrupt_handler+0x208>
		if (callback_mask & (1 << SPI_CALLBACK_COMBINED_ERROR)) {
			(module->callback[SPI_CALLBACK_COMBINED_ERROR])(module);
		}
	}
#  endif
}
    194e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	spi_hw->DATA.reg = dummy_write;
    1950:	4b4a      	ldr	r3, [pc, #296]	; (1a7c <_spi_interrupt_handler+0x220>)
    1952:	881b      	ldrh	r3, [r3, #0]
    1954:	62b3      	str	r3, [r6, #40]	; 0x28
	module->remaining_dummy_buffer_length--;
    1956:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    1958:	3b01      	subs	r3, #1
    195a:	b29b      	uxth	r3, r3
    195c:	8663      	strh	r3, [r4, #50]	; 0x32
			if (module->remaining_dummy_buffer_length == 0) {
    195e:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    1960:	b29b      	uxth	r3, r3
    1962:	2b00      	cmp	r3, #0
    1964:	d101      	bne.n	196a <_spi_interrupt_handler+0x10e>
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
    1966:	3301      	adds	r3, #1
    1968:	7533      	strb	r3, [r6, #20]
		|| ((module->mode == SPI_MODE_MASTER) &&
    196a:	7963      	ldrb	r3, [r4, #5]
		if (0
    196c:	2b01      	cmp	r3, #1
    196e:	d0b0      	beq.n	18d2 <_spi_interrupt_handler+0x76>
    1970:	e786      	b.n	1880 <_spi_interrupt_handler+0x24>
		data_to_send |= ((*(module->tx_buffer_ptr)) << 8);
    1972:	7850      	ldrb	r0, [r2, #1]
    1974:	0200      	lsls	r0, r0, #8
    1976:	4303      	orrs	r3, r0
		(module->tx_buffer_ptr)++;
    1978:	3202      	adds	r2, #2
    197a:	62e2      	str	r2, [r4, #44]	; 0x2c
    197c:	e790      	b.n	18a0 <_spi_interrupt_handler+0x44>
					(module->callback[SPI_CALLBACK_ERROR])(module);
    197e:	0020      	movs	r0, r4
    1980:	69a3      	ldr	r3, [r4, #24]
    1982:	4798      	blx	r3
    1984:	e7b9      	b.n	18fa <_spi_interrupt_handler+0x9e>
			if (module->dir == SPI_DIRECTION_WRITE) {
    1986:	7a63      	ldrb	r3, [r4, #9]
    1988:	2b01      	cmp	r3, #1
    198a:	d027      	beq.n	19dc <_spi_interrupt_handler+0x180>
	SercomSpi *const spi_hw = &(module->hw->SPI);
    198c:	6823      	ldr	r3, [r4, #0]
	uint16_t received_data = (spi_hw->DATA.reg & SERCOM_SPI_DATA_MASK);
    198e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    1990:	05db      	lsls	r3, r3, #23
    1992:	0ddb      	lsrs	r3, r3, #23
	*(module->rx_buffer_ptr) = received_data;
    1994:	b2da      	uxtb	r2, r3
    1996:	6aa1      	ldr	r1, [r4, #40]	; 0x28
    1998:	700a      	strb	r2, [r1, #0]
	module->rx_buffer_ptr += 1;
    199a:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    199c:	1c51      	adds	r1, r2, #1
    199e:	62a1      	str	r1, [r4, #40]	; 0x28
	if(module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    19a0:	79a1      	ldrb	r1, [r4, #6]
    19a2:	2901      	cmp	r1, #1
    19a4:	d033      	beq.n	1a0e <_spi_interrupt_handler+0x1b2>
	module->remaining_rx_buffer_length--;
    19a6:	8e23      	ldrh	r3, [r4, #48]	; 0x30
    19a8:	3b01      	subs	r3, #1
    19aa:	b29b      	uxth	r3, r3
    19ac:	8623      	strh	r3, [r4, #48]	; 0x30
				if (module->remaining_rx_buffer_length == 0) {
    19ae:	8e23      	ldrh	r3, [r4, #48]	; 0x30
    19b0:	b29b      	uxth	r3, r3
    19b2:	2b00      	cmp	r3, #0
    19b4:	d1a4      	bne.n	1900 <_spi_interrupt_handler+0xa4>
					module->status = STATUS_OK;
    19b6:	2200      	movs	r2, #0
    19b8:	3338      	adds	r3, #56	; 0x38
    19ba:	54e2      	strb	r2, [r4, r3]
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
    19bc:	3b34      	subs	r3, #52	; 0x34
    19be:	7533      	strb	r3, [r6, #20]
					if(module->dir == SPI_DIRECTION_BOTH) {
    19c0:	7a63      	ldrb	r3, [r4, #9]
    19c2:	2b02      	cmp	r3, #2
    19c4:	d029      	beq.n	1a1a <_spi_interrupt_handler+0x1be>
					} else if (module->dir == SPI_DIRECTION_READ) {
    19c6:	7a63      	ldrb	r3, [r4, #9]
    19c8:	2b00      	cmp	r3, #0
    19ca:	d000      	beq.n	19ce <_spi_interrupt_handler+0x172>
    19cc:	e798      	b.n	1900 <_spi_interrupt_handler+0xa4>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_RECEIVED)) {
    19ce:	07bb      	lsls	r3, r7, #30
    19d0:	d400      	bmi.n	19d4 <_spi_interrupt_handler+0x178>
    19d2:	e795      	b.n	1900 <_spi_interrupt_handler+0xa4>
							(module->callback[SPI_CALLBACK_BUFFER_RECEIVED])(module);
    19d4:	0020      	movs	r0, r4
    19d6:	6923      	ldr	r3, [r4, #16]
    19d8:	4798      	blx	r3
    19da:	e791      	b.n	1900 <_spi_interrupt_handler+0xa4>
	SercomSpi *const spi_hw = &(module->hw->SPI);
    19dc:	6823      	ldr	r3, [r4, #0]
	flush = spi_hw->DATA.reg;
    19de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	module->remaining_dummy_buffer_length--;
    19e0:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    19e2:	3b01      	subs	r3, #1
    19e4:	b29b      	uxth	r3, r3
    19e6:	8663      	strh	r3, [r4, #50]	; 0x32
				if (module->remaining_dummy_buffer_length == 0) {
    19e8:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    19ea:	b29b      	uxth	r3, r3
    19ec:	2b00      	cmp	r3, #0
    19ee:	d000      	beq.n	19f2 <_spi_interrupt_handler+0x196>
    19f0:	e786      	b.n	1900 <_spi_interrupt_handler+0xa4>
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
    19f2:	3304      	adds	r3, #4
    19f4:	7533      	strb	r3, [r6, #20]
					module->status = STATUS_OK;
    19f6:	2200      	movs	r2, #0
    19f8:	3334      	adds	r3, #52	; 0x34
    19fa:	54e2      	strb	r2, [r4, r3]
					module->dir = SPI_DIRECTION_IDLE;
    19fc:	3b35      	subs	r3, #53	; 0x35
    19fe:	7263      	strb	r3, [r4, #9]
					if (callback_mask &
    1a00:	07fb      	lsls	r3, r7, #31
    1a02:	d400      	bmi.n	1a06 <_spi_interrupt_handler+0x1aa>
    1a04:	e77c      	b.n	1900 <_spi_interrupt_handler+0xa4>
						(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])(module);
    1a06:	0020      	movs	r0, r4
    1a08:	68e3      	ldr	r3, [r4, #12]
    1a0a:	4798      	blx	r3
    1a0c:	e778      	b.n	1900 <_spi_interrupt_handler+0xa4>
		*(module->rx_buffer_ptr) = (received_data >> 8);
    1a0e:	0a1b      	lsrs	r3, r3, #8
    1a10:	7053      	strb	r3, [r2, #1]
		module->rx_buffer_ptr += 1;
    1a12:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    1a14:	3301      	adds	r3, #1
    1a16:	62a3      	str	r3, [r4, #40]	; 0x28
    1a18:	e7c5      	b.n	19a6 <_spi_interrupt_handler+0x14a>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSCEIVED)) {
    1a1a:	077b      	lsls	r3, r7, #29
    1a1c:	d400      	bmi.n	1a20 <_spi_interrupt_handler+0x1c4>
    1a1e:	e76f      	b.n	1900 <_spi_interrupt_handler+0xa4>
							(module->callback[SPI_CALLBACK_BUFFER_TRANSCEIVED])(module);
    1a20:	0020      	movs	r0, r4
    1a22:	6963      	ldr	r3, [r4, #20]
    1a24:	4798      	blx	r3
    1a26:	e76b      	b.n	1900 <_spi_interrupt_handler+0xa4>
			(module->callback[SPI_CALLBACK_SLAVE_TRANSMISSION_COMPLETE])
    1a28:	0020      	movs	r0, r4
    1a2a:	69e3      	ldr	r3, [r4, #28]
    1a2c:	4798      	blx	r3
    1a2e:	e77b      	b.n	1928 <_spi_interrupt_handler+0xcc>
			(module->dir == SPI_DIRECTION_WRITE) && !(module->receiver_enabled)) {
    1a30:	7a63      	ldrb	r3, [r4, #9]
		if ((module->mode == SPI_MODE_MASTER) &&
    1a32:	2b01      	cmp	r3, #1
    1a34:	d000      	beq.n	1a38 <_spi_interrupt_handler+0x1dc>
    1a36:	e786      	b.n	1946 <_spi_interrupt_handler+0xea>
			(module->dir == SPI_DIRECTION_WRITE) && !(module->receiver_enabled)) {
    1a38:	79e3      	ldrb	r3, [r4, #7]
    1a3a:	2b00      	cmp	r3, #0
    1a3c:	d000      	beq.n	1a40 <_spi_interrupt_handler+0x1e4>
    1a3e:	e782      	b.n	1946 <_spi_interrupt_handler+0xea>
					= SPI_INTERRUPT_FLAG_TX_COMPLETE;
    1a40:	3302      	adds	r3, #2
    1a42:	7533      	strb	r3, [r6, #20]
			module->dir = SPI_DIRECTION_IDLE;
    1a44:	3301      	adds	r3, #1
    1a46:	7263      	strb	r3, [r4, #9]
			module->status = STATUS_OK;
    1a48:	2200      	movs	r2, #0
    1a4a:	3335      	adds	r3, #53	; 0x35
    1a4c:	54e2      	strb	r2, [r4, r3]
			if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSMITTED)){
    1a4e:	07fb      	lsls	r3, r7, #31
    1a50:	d400      	bmi.n	1a54 <_spi_interrupt_handler+0x1f8>
    1a52:	e76d      	b.n	1930 <_spi_interrupt_handler+0xd4>
				(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])
    1a54:	0020      	movs	r0, r4
    1a56:	68e3      	ldr	r3, [r4, #12]
    1a58:	4798      	blx	r3
    1a5a:	e769      	b.n	1930 <_spi_interrupt_handler+0xd4>
					(module->callback[SPI_CALLBACK_SLAVE_SELECT_LOW])(module);
    1a5c:	0020      	movs	r0, r4
    1a5e:	6a23      	ldr	r3, [r4, #32]
    1a60:	4798      	blx	r3
    1a62:	e770      	b.n	1946 <_spi_interrupt_handler+0xea>
		spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
    1a64:	2380      	movs	r3, #128	; 0x80
    1a66:	7533      	strb	r3, [r6, #20]
		spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
    1a68:	7633      	strb	r3, [r6, #24]
		if (callback_mask & (1 << SPI_CALLBACK_COMBINED_ERROR)) {
    1a6a:	067b      	lsls	r3, r7, #25
    1a6c:	d400      	bmi.n	1a70 <_spi_interrupt_handler+0x214>
    1a6e:	e76e      	b.n	194e <_spi_interrupt_handler+0xf2>
			(module->callback[SPI_CALLBACK_COMBINED_ERROR])(module);
    1a70:	6a63      	ldr	r3, [r4, #36]	; 0x24
    1a72:	0020      	movs	r0, r4
    1a74:	4798      	blx	r3
}
    1a76:	e76a      	b.n	194e <_spi_interrupt_handler+0xf2>
    1a78:	20000444 	.word	0x20000444
    1a7c:	2000045c 	.word	0x2000045c

00001a80 <gfx_mono_generic_draw_horizontal_line>:
 * \param[in]  length     Length of the line in pixels.
 * \param[in]  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_horizontal_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
    1a80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1a82:	46ce      	mov	lr, r9
    1a84:	4647      	mov	r7, r8
    1a86:	b580      	push	{r7, lr}
	uint8_t page;
	uint8_t pixelmask;
	uint8_t temp;

	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
    1a88:	1884      	adds	r4, r0, r2
    1a8a:	2c80      	cmp	r4, #128	; 0x80
    1a8c:	dd03      	ble.n	1a96 <gfx_mono_generic_draw_horizontal_line+0x16>
		length = GFX_MONO_LCD_WIDTH - x;
    1a8e:	2280      	movs	r2, #128	; 0x80
    1a90:	4252      	negs	r2, r2
    1a92:	1a12      	subs	r2, r2, r0
    1a94:	b2d2      	uxtb	r2, r2
	}

	page = y / 8;
	pixelmask = (1 << (y - (page * 8)));

	if (length == 0) {
    1a96:	2a00      	cmp	r2, #0
    1a98:	d037      	beq.n	1b0a <gfx_mono_generic_draw_horizontal_line+0x8a>
	page = y / 8;
    1a9a:	08cd      	lsrs	r5, r1, #3
	pixelmask = (1 << (y - (page * 8)));
    1a9c:	00ec      	lsls	r4, r5, #3
    1a9e:	1b09      	subs	r1, r1, r4
    1aa0:	2701      	movs	r7, #1
    1aa2:	408f      	lsls	r7, r1
    1aa4:	0039      	movs	r1, r7
    1aa6:	b2ff      	uxtb	r7, r7
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
    1aa8:	2b01      	cmp	r3, #1
    1aaa:	d019      	beq.n	1ae0 <gfx_mono_generic_draw_horizontal_line+0x60>
    1aac:	2b00      	cmp	r3, #0
    1aae:	d030      	beq.n	1b12 <gfx_mono_generic_draw_horizontal_line+0x92>
    1ab0:	2b02      	cmp	r3, #2
    1ab2:	d12a      	bne.n	1b0a <gfx_mono_generic_draw_horizontal_line+0x8a>
    1ab4:	3801      	subs	r0, #1
    1ab6:	b2c6      	uxtb	r6, r0
    1ab8:	1992      	adds	r2, r2, r6
    1aba:	b2d4      	uxtb	r4, r2
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
    1abc:	4b20      	ldr	r3, [pc, #128]	; (1b40 <gfx_mono_generic_draw_horizontal_line+0xc0>)
    1abe:	4699      	mov	r9, r3
			temp ^= pixelmask;
			gfx_mono_put_byte(page, x + length, temp);
    1ac0:	4b20      	ldr	r3, [pc, #128]	; (1b44 <gfx_mono_generic_draw_horizontal_line+0xc4>)
    1ac2:	4698      	mov	r8, r3
			temp = gfx_mono_get_byte(page, x + length);
    1ac4:	0021      	movs	r1, r4
    1ac6:	0028      	movs	r0, r5
    1ac8:	47c8      	blx	r9
			temp ^= pixelmask;
    1aca:	4078      	eors	r0, r7
			gfx_mono_put_byte(page, x + length, temp);
    1acc:	b2c2      	uxtb	r2, r0
    1ace:	2300      	movs	r3, #0
    1ad0:	0021      	movs	r1, r4
    1ad2:	0028      	movs	r0, r5
    1ad4:	47c0      	blx	r8
    1ad6:	3c01      	subs	r4, #1
    1ad8:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
    1ada:	42b4      	cmp	r4, r6
    1adc:	d1f2      	bne.n	1ac4 <gfx_mono_generic_draw_horizontal_line+0x44>
    1ade:	e014      	b.n	1b0a <gfx_mono_generic_draw_horizontal_line+0x8a>
    1ae0:	3801      	subs	r0, #1
    1ae2:	b2c6      	uxtb	r6, r0
    1ae4:	1992      	adds	r2, r2, r6
    1ae6:	b2d4      	uxtb	r4, r2
			temp = gfx_mono_get_byte(page, x + length);
    1ae8:	4b15      	ldr	r3, [pc, #84]	; (1b40 <gfx_mono_generic_draw_horizontal_line+0xc0>)
    1aea:	4699      	mov	r9, r3
			gfx_mono_put_byte(page, x + length, temp);
    1aec:	4b15      	ldr	r3, [pc, #84]	; (1b44 <gfx_mono_generic_draw_horizontal_line+0xc4>)
    1aee:	4698      	mov	r8, r3
			temp = gfx_mono_get_byte(page, x + length);
    1af0:	0021      	movs	r1, r4
    1af2:	0028      	movs	r0, r5
    1af4:	47c8      	blx	r9
			temp |= pixelmask;
    1af6:	4338      	orrs	r0, r7
			gfx_mono_put_byte(page, x + length, temp);
    1af8:	b2c2      	uxtb	r2, r0
    1afa:	2300      	movs	r3, #0
    1afc:	0021      	movs	r1, r4
    1afe:	0028      	movs	r0, r5
    1b00:	47c0      	blx	r8
    1b02:	3c01      	subs	r4, #1
    1b04:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
    1b06:	42b4      	cmp	r4, r6
    1b08:	d1f2      	bne.n	1af0 <gfx_mono_generic_draw_horizontal_line+0x70>
		break;

	default:
		break;
	}
}
    1b0a:	bc0c      	pop	{r2, r3}
    1b0c:	4690      	mov	r8, r2
    1b0e:	4699      	mov	r9, r3
    1b10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1b12:	3801      	subs	r0, #1
    1b14:	b2c6      	uxtb	r6, r0
    1b16:	1992      	adds	r2, r2, r6
    1b18:	b2d4      	uxtb	r4, r2
			temp = gfx_mono_get_byte(page, x + length);
    1b1a:	4b09      	ldr	r3, [pc, #36]	; (1b40 <gfx_mono_generic_draw_horizontal_line+0xc0>)
    1b1c:	4699      	mov	r9, r3
			temp &= ~pixelmask;
    1b1e:	43cf      	mvns	r7, r1
			gfx_mono_put_byte(page, x + length, temp);
    1b20:	4b08      	ldr	r3, [pc, #32]	; (1b44 <gfx_mono_generic_draw_horizontal_line+0xc4>)
    1b22:	4698      	mov	r8, r3
			temp = gfx_mono_get_byte(page, x + length);
    1b24:	0021      	movs	r1, r4
    1b26:	0028      	movs	r0, r5
    1b28:	47c8      	blx	r9
			temp &= ~pixelmask;
    1b2a:	4038      	ands	r0, r7
			gfx_mono_put_byte(page, x + length, temp);
    1b2c:	b2c2      	uxtb	r2, r0
    1b2e:	2300      	movs	r3, #0
    1b30:	0021      	movs	r1, r4
    1b32:	0028      	movs	r0, r5
    1b34:	47c0      	blx	r8
    1b36:	3c01      	subs	r4, #1
    1b38:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
    1b3a:	42b4      	cmp	r4, r6
    1b3c:	d1f2      	bne.n	1b24 <gfx_mono_generic_draw_horizontal_line+0xa4>
    1b3e:	e7e4      	b.n	1b0a <gfx_mono_generic_draw_horizontal_line+0x8a>
    1b40:	000004b1 	.word	0x000004b1
    1b44:	000003a9 	.word	0x000003a9

00001b48 <gfx_mono_generic_draw_filled_rect>:
 * \param[in]  color       Pixel operation of the line
 */
void gfx_mono_generic_draw_filled_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
    1b48:	b5f0      	push	{r4, r5, r6, r7, lr}
    1b4a:	b083      	sub	sp, #12
    1b4c:	9000      	str	r0, [sp, #0]
    1b4e:	9201      	str	r2, [sp, #4]
    1b50:	aa08      	add	r2, sp, #32
    1b52:	7817      	ldrb	r7, [r2, #0]
	if (height == 0) {
    1b54:	2b00      	cmp	r3, #0
    1b56:	d00d      	beq.n	1b74 <gfx_mono_generic_draw_filled_rect+0x2c>
    1b58:	3901      	subs	r1, #1
    1b5a:	b2ce      	uxtb	r6, r1
    1b5c:	199b      	adds	r3, r3, r6
    1b5e:	b2dc      	uxtb	r4, r3
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
    1b60:	4d05      	ldr	r5, [pc, #20]	; (1b78 <gfx_mono_generic_draw_filled_rect+0x30>)
    1b62:	003b      	movs	r3, r7
    1b64:	9a01      	ldr	r2, [sp, #4]
    1b66:	0021      	movs	r1, r4
    1b68:	9800      	ldr	r0, [sp, #0]
    1b6a:	47a8      	blx	r5
    1b6c:	3c01      	subs	r4, #1
    1b6e:	b2e4      	uxtb	r4, r4
	while (height-- > 0) {
    1b70:	42b4      	cmp	r4, r6
    1b72:	d1f6      	bne.n	1b62 <gfx_mono_generic_draw_filled_rect+0x1a>
	}
}
    1b74:	b003      	add	sp, #12
    1b76:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1b78:	00001a81 	.word	0x00001a81

00001b7c <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
    1b7c:	b570      	push	{r4, r5, r6, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
    1b7e:	2000      	movs	r0, #0
    1b80:	4b08      	ldr	r3, [pc, #32]	; (1ba4 <delay_init+0x28>)
    1b82:	4798      	blx	r3
    1b84:	0005      	movs	r5, r0
	cycles_per_ms /= 1000;
    1b86:	4c08      	ldr	r4, [pc, #32]	; (1ba8 <delay_init+0x2c>)
    1b88:	21fa      	movs	r1, #250	; 0xfa
    1b8a:	0089      	lsls	r1, r1, #2
    1b8c:	47a0      	blx	r4
    1b8e:	4b07      	ldr	r3, [pc, #28]	; (1bac <delay_init+0x30>)
    1b90:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
    1b92:	4907      	ldr	r1, [pc, #28]	; (1bb0 <delay_init+0x34>)
    1b94:	0028      	movs	r0, r5
    1b96:	47a0      	blx	r4
    1b98:	4b06      	ldr	r3, [pc, #24]	; (1bb4 <delay_init+0x38>)
    1b9a:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
    1b9c:	2205      	movs	r2, #5
    1b9e:	4b06      	ldr	r3, [pc, #24]	; (1bb8 <delay_init+0x3c>)
    1ba0:	601a      	str	r2, [r3, #0]
}
    1ba2:	bd70      	pop	{r4, r5, r6, pc}
    1ba4:	00002dc5 	.word	0x00002dc5
    1ba8:	000033a5 	.word	0x000033a5
    1bac:	20000000 	.word	0x20000000
    1bb0:	000f4240 	.word	0x000f4240
    1bb4:	20000004 	.word	0x20000004
    1bb8:	e000e010 	.word	0xe000e010

00001bbc <gfx_mono_draw_char>:
 * \param[in] y        Y coordinate on screen.
 * \param[in] font     Font to draw character in
 */
void gfx_mono_draw_char(const char c, const gfx_coord_t x, const gfx_coord_t y,
		const struct font *font)
{
    1bbc:	b5f0      	push	{r4, r5, r6, r7, lr}
    1bbe:	46de      	mov	lr, fp
    1bc0:	4657      	mov	r7, sl
    1bc2:	464e      	mov	r6, r9
    1bc4:	4645      	mov	r5, r8
    1bc6:	b5e0      	push	{r5, r6, r7, lr}
    1bc8:	b085      	sub	sp, #20
    1bca:	0004      	movs	r4, r0
    1bcc:	4688      	mov	r8, r1
    1bce:	0015      	movs	r5, r2
    1bd0:	469b      	mov	fp, r3
	gfx_mono_draw_filled_rect(x, y, font->width, font->height,
    1bd2:	7a5b      	ldrb	r3, [r3, #9]
    1bd4:	465a      	mov	r2, fp
    1bd6:	7a12      	ldrb	r2, [r2, #8]
    1bd8:	2100      	movs	r1, #0
    1bda:	9100      	str	r1, [sp, #0]
    1bdc:	0029      	movs	r1, r5
    1bde:	4640      	mov	r0, r8
    1be0:	4e28      	ldr	r6, [pc, #160]	; (1c84 <gfx_mono_draw_char+0xc8>)
    1be2:	47b0      	blx	r6
			GFX_PIXEL_CLR);

	switch (font->type) {
    1be4:	465b      	mov	r3, fp
    1be6:	781b      	ldrb	r3, [r3, #0]
    1be8:	2b00      	cmp	r3, #0
    1bea:	d006      	beq.n	1bfa <gfx_mono_draw_char+0x3e>
	default:
		/* Unsupported mode, call assert */
		Assert(false);
		break;
	}
}
    1bec:	b005      	add	sp, #20
    1bee:	bc3c      	pop	{r2, r3, r4, r5}
    1bf0:	4690      	mov	r8, r2
    1bf2:	4699      	mov	r9, r3
    1bf4:	46a2      	mov	sl, r4
    1bf6:	46ab      	mov	fp, r5
    1bf8:	bdf0      	pop	{r4, r5, r6, r7, pc}
	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
    1bfa:	465b      	mov	r3, fp
    1bfc:	7a1a      	ldrb	r2, [r3, #8]
    1bfe:	08d3      	lsrs	r3, r2, #3
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
    1c00:	0752      	lsls	r2, r2, #29
    1c02:	d000      	beq.n	1c06 <gfx_mono_draw_char+0x4a>
		char_row_size++;
    1c04:	3301      	adds	r3, #1
	glyph_data_offset = char_row_size * font->height *
    1c06:	465a      	mov	r2, fp
    1c08:	7a52      	ldrb	r2, [r2, #9]
    1c0a:	4692      	mov	sl, r2
			((uint8_t)ch - font->first_char);
    1c0c:	465a      	mov	r2, fp
    1c0e:	7a97      	ldrb	r7, [r2, #10]
    1c10:	1be7      	subs	r7, r4, r7
	glyph_data_offset = char_row_size * font->height *
    1c12:	4652      	mov	r2, sl
    1c14:	4357      	muls	r7, r2
    1c16:	435f      	muls	r7, r3
	glyph_data = font->data.progmem + glyph_data_offset;
    1c18:	b2bf      	uxth	r7, r7
    1c1a:	465b      	mov	r3, fp
    1c1c:	685b      	ldr	r3, [r3, #4]
    1c1e:	469c      	mov	ip, r3
    1c20:	4467      	add	r7, ip
	gfx_coord_t inc_y = y;
    1c22:	9502      	str	r5, [sp, #8]
		for (i = 0; i < pixelsToDraw; i++) {
    1c24:	4643      	mov	r3, r8
    1c26:	9303      	str	r3, [sp, #12]
    1c28:	e020      	b.n	1c6c <gfx_mono_draw_char+0xb0>
			if ((glyph_byte & 0x80)) {
    1c2a:	b26b      	sxtb	r3, r5
    1c2c:	2b00      	cmp	r3, #0
    1c2e:	db0d      	blt.n	1c4c <gfx_mono_draw_char+0x90>
			inc_x += 1;
    1c30:	3401      	adds	r4, #1
    1c32:	b2e4      	uxtb	r4, r4
			glyph_byte <<= 1;
    1c34:	006d      	lsls	r5, r5, #1
    1c36:	b2ed      	uxtb	r5, r5
		for (i = 0; i < pixelsToDraw; i++) {
    1c38:	42a6      	cmp	r6, r4
    1c3a:	d00d      	beq.n	1c58 <gfx_mono_draw_char+0x9c>
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
    1c3c:	4643      	mov	r3, r8
    1c3e:	1ae3      	subs	r3, r4, r3
    1c40:	464a      	mov	r2, r9
    1c42:	421a      	tst	r2, r3
    1c44:	d1f1      	bne.n	1c2a <gfx_mono_draw_char+0x6e>
				glyph_byte = PROGMEM_READ_BYTE(glyph_data);
    1c46:	783d      	ldrb	r5, [r7, #0]
				glyph_data++;
    1c48:	3701      	adds	r7, #1
    1c4a:	e7ee      	b.n	1c2a <gfx_mono_draw_char+0x6e>
				gfx_mono_draw_pixel(inc_x, inc_y,
    1c4c:	2201      	movs	r2, #1
    1c4e:	9902      	ldr	r1, [sp, #8]
    1c50:	0020      	movs	r0, r4
    1c52:	4b0d      	ldr	r3, [pc, #52]	; (1c88 <gfx_mono_draw_char+0xcc>)
    1c54:	4798      	blx	r3
    1c56:	e7eb      	b.n	1c30 <gfx_mono_draw_char+0x74>
		inc_y += 1;
    1c58:	9b02      	ldr	r3, [sp, #8]
    1c5a:	3301      	adds	r3, #1
    1c5c:	b2db      	uxtb	r3, r3
    1c5e:	9302      	str	r3, [sp, #8]
		rows_left--;
    1c60:	4653      	mov	r3, sl
    1c62:	3b01      	subs	r3, #1
    1c64:	b2db      	uxtb	r3, r3
    1c66:	469a      	mov	sl, r3
	} while (rows_left > 0);
    1c68:	2b00      	cmp	r3, #0
    1c6a:	d0bf      	beq.n	1bec <gfx_mono_draw_char+0x30>
		uint8_t pixelsToDraw = font->width;
    1c6c:	465b      	mov	r3, fp
    1c6e:	7a1e      	ldrb	r6, [r3, #8]
		for (i = 0; i < pixelsToDraw; i++) {
    1c70:	2e00      	cmp	r6, #0
    1c72:	d0f1      	beq.n	1c58 <gfx_mono_draw_char+0x9c>
    1c74:	4446      	add	r6, r8
    1c76:	b2f6      	uxtb	r6, r6
    1c78:	9c03      	ldr	r4, [sp, #12]
    1c7a:	2500      	movs	r5, #0
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
    1c7c:	2307      	movs	r3, #7
    1c7e:	4699      	mov	r9, r3
    1c80:	e7dc      	b.n	1c3c <gfx_mono_draw_char+0x80>
    1c82:	46c0      	nop			; (mov r8, r8)
    1c84:	00001b49 	.word	0x00001b49
    1c88:	00000449 	.word	0x00000449

00001c8c <gfx_mono_draw_string>:
 * \param[in] y         Y coordinate on screen.
 * \param[in] font      Font to draw string in
 */
void gfx_mono_draw_string(const char *str, gfx_coord_t x, gfx_coord_t y,
		const struct font *font)
{
    1c8c:	b5f0      	push	{r4, r5, r6, r7, lr}
    1c8e:	46c6      	mov	lr, r8
    1c90:	b500      	push	{lr}
    1c92:	b082      	sub	sp, #8
    1c94:	0004      	movs	r4, r0
    1c96:	4690      	mov	r8, r2
    1c98:	001f      	movs	r7, r3
    1c9a:	000d      	movs	r5, r1

	/* Draw characters until trailing null byte */
	do {
		/* Handle '\n' as newline, draw normal characters. */
		if (*str == '\n') {
			x = start_of_string_position_x;
    1c9c:	9101      	str	r1, [sp, #4]
    1c9e:	e009      	b.n	1cb4 <gfx_mono_draw_string+0x28>
			y += font->height + 1;
    1ca0:	7a7a      	ldrb	r2, [r7, #9]
    1ca2:	3201      	adds	r2, #1
    1ca4:	4442      	add	r2, r8
    1ca6:	b2d3      	uxtb	r3, r2
    1ca8:	4698      	mov	r8, r3
			x = start_of_string_position_x;
    1caa:	9d01      	ldr	r5, [sp, #4]
			/* Skip '\r' characters. */
		} else {
			gfx_mono_draw_char(*str, x, y, font);
			x += font->width;
		}
	} while (*(++str));
    1cac:	3401      	adds	r4, #1
    1cae:	7823      	ldrb	r3, [r4, #0]
    1cb0:	2b00      	cmp	r3, #0
    1cb2:	d00d      	beq.n	1cd0 <gfx_mono_draw_string+0x44>
		if (*str == '\n') {
    1cb4:	7820      	ldrb	r0, [r4, #0]
    1cb6:	280a      	cmp	r0, #10
    1cb8:	d0f2      	beq.n	1ca0 <gfx_mono_draw_string+0x14>
		} else if (*str == '\r') {
    1cba:	280d      	cmp	r0, #13
    1cbc:	d0f6      	beq.n	1cac <gfx_mono_draw_string+0x20>
			gfx_mono_draw_char(*str, x, y, font);
    1cbe:	003b      	movs	r3, r7
    1cc0:	4642      	mov	r2, r8
    1cc2:	0029      	movs	r1, r5
    1cc4:	4e04      	ldr	r6, [pc, #16]	; (1cd8 <gfx_mono_draw_string+0x4c>)
    1cc6:	47b0      	blx	r6
			x += font->width;
    1cc8:	7a3b      	ldrb	r3, [r7, #8]
    1cca:	18ed      	adds	r5, r5, r3
    1ccc:	b2ed      	uxtb	r5, r5
    1cce:	e7ed      	b.n	1cac <gfx_mono_draw_string+0x20>
}
    1cd0:	b002      	add	sp, #8
    1cd2:	bc04      	pop	{r2}
    1cd4:	4690      	mov	r8, r2
    1cd6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1cd8:	00001bbd 	.word	0x00001bbd

00001cdc <long_division>:
/**
 * \internal Calculate 64 bit division, ref can be found in
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
    1cdc:	b5f0      	push	{r4, r5, r6, r7, lr}
    1cde:	46de      	mov	lr, fp
    1ce0:	4657      	mov	r7, sl
    1ce2:	464e      	mov	r6, r9
    1ce4:	4645      	mov	r5, r8
    1ce6:	b5e0      	push	{r5, r6, r7, lr}
    1ce8:	b087      	sub	sp, #28
    1cea:	4680      	mov	r8, r0
    1cec:	9104      	str	r1, [sp, #16]
    1cee:	0016      	movs	r6, r2
    1cf0:	001f      	movs	r7, r3
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    1cf2:	2200      	movs	r2, #0
    1cf4:	2300      	movs	r3, #0
    1cf6:	2100      	movs	r1, #0
    1cf8:	468b      	mov	fp, r1
	for (i = 63; i >= 0; i--) {
    1cfa:	243f      	movs	r4, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
    1cfc:	2001      	movs	r0, #1
    1cfe:	0021      	movs	r1, r4
    1d00:	9600      	str	r6, [sp, #0]
    1d02:	9701      	str	r7, [sp, #4]
    1d04:	465c      	mov	r4, fp
    1d06:	9403      	str	r4, [sp, #12]
    1d08:	4644      	mov	r4, r8
    1d0a:	9405      	str	r4, [sp, #20]
    1d0c:	e013      	b.n	1d36 <long_division+0x5a>
    1d0e:	2420      	movs	r4, #32
    1d10:	1a64      	subs	r4, r4, r1
    1d12:	0005      	movs	r5, r0
    1d14:	40e5      	lsrs	r5, r4
    1d16:	46a8      	mov	r8, r5
    1d18:	e014      	b.n	1d44 <long_division+0x68>
		if (n & bit_shift) {
			r |= 0x01;
		}

		if (r >= d) {
			r = r - d;
    1d1a:	9c00      	ldr	r4, [sp, #0]
    1d1c:	9d01      	ldr	r5, [sp, #4]
    1d1e:	1b12      	subs	r2, r2, r4
    1d20:	41ab      	sbcs	r3, r5
			q |= bit_shift;
    1d22:	465c      	mov	r4, fp
    1d24:	464d      	mov	r5, r9
    1d26:	432c      	orrs	r4, r5
    1d28:	46a3      	mov	fp, r4
    1d2a:	9c03      	ldr	r4, [sp, #12]
    1d2c:	4645      	mov	r5, r8
    1d2e:	432c      	orrs	r4, r5
    1d30:	9403      	str	r4, [sp, #12]
	for (i = 63; i >= 0; i--) {
    1d32:	3901      	subs	r1, #1
    1d34:	d325      	bcc.n	1d82 <long_division+0xa6>
		bit_shift = (uint64_t)1 << i;
    1d36:	2420      	movs	r4, #32
    1d38:	4264      	negs	r4, r4
    1d3a:	190c      	adds	r4, r1, r4
    1d3c:	d4e7      	bmi.n	1d0e <long_division+0x32>
    1d3e:	0005      	movs	r5, r0
    1d40:	40a5      	lsls	r5, r4
    1d42:	46a8      	mov	r8, r5
    1d44:	0004      	movs	r4, r0
    1d46:	408c      	lsls	r4, r1
    1d48:	46a1      	mov	r9, r4
		r = r << 1;
    1d4a:	1892      	adds	r2, r2, r2
    1d4c:	415b      	adcs	r3, r3
    1d4e:	0014      	movs	r4, r2
    1d50:	001d      	movs	r5, r3
		if (n & bit_shift) {
    1d52:	9e05      	ldr	r6, [sp, #20]
    1d54:	464f      	mov	r7, r9
    1d56:	403e      	ands	r6, r7
    1d58:	46b4      	mov	ip, r6
    1d5a:	9e04      	ldr	r6, [sp, #16]
    1d5c:	4647      	mov	r7, r8
    1d5e:	403e      	ands	r6, r7
    1d60:	46b2      	mov	sl, r6
    1d62:	4666      	mov	r6, ip
    1d64:	4657      	mov	r7, sl
    1d66:	433e      	orrs	r6, r7
    1d68:	d003      	beq.n	1d72 <long_division+0x96>
			r |= 0x01;
    1d6a:	0006      	movs	r6, r0
    1d6c:	4326      	orrs	r6, r4
    1d6e:	0032      	movs	r2, r6
    1d70:	002b      	movs	r3, r5
		if (r >= d) {
    1d72:	9c00      	ldr	r4, [sp, #0]
    1d74:	9d01      	ldr	r5, [sp, #4]
    1d76:	429d      	cmp	r5, r3
    1d78:	d8db      	bhi.n	1d32 <long_division+0x56>
    1d7a:	d1ce      	bne.n	1d1a <long_division+0x3e>
    1d7c:	4294      	cmp	r4, r2
    1d7e:	d8d8      	bhi.n	1d32 <long_division+0x56>
    1d80:	e7cb      	b.n	1d1a <long_division+0x3e>
    1d82:	9b03      	ldr	r3, [sp, #12]
		}
	}

	return q;
}
    1d84:	4658      	mov	r0, fp
    1d86:	0019      	movs	r1, r3
    1d88:	b007      	add	sp, #28
    1d8a:	bc3c      	pop	{r2, r3, r4, r5}
    1d8c:	4690      	mov	r8, r2
    1d8e:	4699      	mov	r9, r3
    1d90:	46a2      	mov	sl, r4
    1d92:	46ab      	mov	fp, r5
    1d94:	bdf0      	pop	{r4, r5, r6, r7, pc}

00001d96 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
    1d96:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    1d98:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1d9a:	2340      	movs	r3, #64	; 0x40
    1d9c:	2400      	movs	r4, #0
	if (baudrate > (external_clock / 2)) {
    1d9e:	4281      	cmp	r1, r0
    1da0:	d202      	bcs.n	1da8 <_sercom_get_sync_baud_val+0x12>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
		return STATUS_OK;
	}
}
    1da2:	0018      	movs	r0, r3
    1da4:	bd10      	pop	{r4, pc}
		baud_calculated++;
    1da6:	001c      	movs	r4, r3
		clock_value = clock_value - baudrate;
    1da8:	1a09      	subs	r1, r1, r0
		baud_calculated++;
    1daa:	1c63      	adds	r3, r4, #1
    1dac:	b29b      	uxth	r3, r3
	while (clock_value >= baudrate) {
    1dae:	4288      	cmp	r0, r1
    1db0:	d9f9      	bls.n	1da6 <_sercom_get_sync_baud_val+0x10>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1db2:	2340      	movs	r3, #64	; 0x40
	if (baud_calculated > 0xFF) {
    1db4:	2cff      	cmp	r4, #255	; 0xff
    1db6:	d8f4      	bhi.n	1da2 <_sercom_get_sync_baud_val+0xc>
		*baudvalue = baud_calculated;
    1db8:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
    1dba:	2300      	movs	r3, #0
    1dbc:	e7f1      	b.n	1da2 <_sercom_get_sync_baud_val+0xc>
	...

00001dc0 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
    1dc0:	b5f0      	push	{r4, r5, r6, r7, lr}
    1dc2:	b083      	sub	sp, #12
    1dc4:	000f      	movs	r7, r1
    1dc6:	0016      	movs	r6, r2
    1dc8:	aa08      	add	r2, sp, #32
    1dca:	7811      	ldrb	r1, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    1dcc:	0004      	movs	r4, r0
    1dce:	434c      	muls	r4, r1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1dd0:	2240      	movs	r2, #64	; 0x40
	if ((baudrate * sample_num) > peripheral_clock) {
    1dd2:	42bc      	cmp	r4, r7
    1dd4:	d902      	bls.n	1ddc <_sercom_get_async_baud_val+0x1c>
		baud_calculated = baud_int | (baud_fp << 13);
	}

	*baudval = baud_calculated;
	return STATUS_OK;
}
    1dd6:	0010      	movs	r0, r2
    1dd8:	b003      	add	sp, #12
    1dda:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
    1ddc:	2b00      	cmp	r3, #0
    1dde:	d114      	bne.n	1e0a <_sercom_get_async_baud_val+0x4a>
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
    1de0:	0002      	movs	r2, r0
    1de2:	0008      	movs	r0, r1
    1de4:	2100      	movs	r1, #0
    1de6:	4c19      	ldr	r4, [pc, #100]	; (1e4c <_sercom_get_async_baud_val+0x8c>)
    1de8:	47a0      	blx	r4
    1dea:	0001      	movs	r1, r0
		ratio = long_division(temp1, peripheral_clock);
    1dec:	003a      	movs	r2, r7
    1dee:	2300      	movs	r3, #0
    1df0:	2000      	movs	r0, #0
    1df2:	4c17      	ldr	r4, [pc, #92]	; (1e50 <_sercom_get_async_baud_val+0x90>)
    1df4:	47a0      	blx	r4
		scale = ((uint64_t)1 << SHIFT) - ratio;
    1df6:	2200      	movs	r2, #0
    1df8:	2301      	movs	r3, #1
    1dfa:	1a12      	subs	r2, r2, r0
    1dfc:	418b      	sbcs	r3, r1
		baud_calculated = (65536 * scale) >> SHIFT;
    1dfe:	0c12      	lsrs	r2, r2, #16
    1e00:	041b      	lsls	r3, r3, #16
    1e02:	431a      	orrs	r2, r3
	*baudval = baud_calculated;
    1e04:	8032      	strh	r2, [r6, #0]
	return STATUS_OK;
    1e06:	2200      	movs	r2, #0
    1e08:	e7e5      	b.n	1dd6 <_sercom_get_async_baud_val+0x16>
	uint64_t baud_calculated = 0;
    1e0a:	2200      	movs	r2, #0
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
    1e0c:	2b01      	cmp	r3, #1
    1e0e:	d1f9      	bne.n	1e04 <_sercom_get_async_baud_val+0x44>
		temp1 = ((uint64_t)baudrate * sample_num);
    1e10:	000a      	movs	r2, r1
    1e12:	2300      	movs	r3, #0
    1e14:	2100      	movs	r1, #0
    1e16:	4c0d      	ldr	r4, [pc, #52]	; (1e4c <_sercom_get_async_baud_val+0x8c>)
    1e18:	47a0      	blx	r4
    1e1a:	0002      	movs	r2, r0
    1e1c:	000b      	movs	r3, r1
    1e1e:	9200      	str	r2, [sp, #0]
    1e20:	9301      	str	r3, [sp, #4]
		baud_int = long_division( peripheral_clock, temp1);
    1e22:	0038      	movs	r0, r7
    1e24:	2100      	movs	r1, #0
    1e26:	4c0a      	ldr	r4, [pc, #40]	; (1e50 <_sercom_get_async_baud_val+0x90>)
    1e28:	47a0      	blx	r4
    1e2a:	0005      	movs	r5, r0
		if(baud_int > BAUD_INT_MAX) {
    1e2c:	2380      	movs	r3, #128	; 0x80
    1e2e:	019b      	lsls	r3, r3, #6
				return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1e30:	2240      	movs	r2, #64	; 0x40
		if(baud_int > BAUD_INT_MAX) {
    1e32:	4298      	cmp	r0, r3
    1e34:	d8cf      	bhi.n	1dd6 <_sercom_get_async_baud_val+0x16>
		temp1 = long_division( 8 * (uint64_t)peripheral_clock, temp1);
    1e36:	0f79      	lsrs	r1, r7, #29
    1e38:	00f8      	lsls	r0, r7, #3
    1e3a:	9a00      	ldr	r2, [sp, #0]
    1e3c:	9b01      	ldr	r3, [sp, #4]
    1e3e:	47a0      	blx	r4
		baud_fp = temp1 - 8 * baud_int;
    1e40:	00ea      	lsls	r2, r5, #3
    1e42:	1a82      	subs	r2, r0, r2
		baud_calculated = baud_int | (baud_fp << 13);
    1e44:	b2d2      	uxtb	r2, r2
    1e46:	0352      	lsls	r2, r2, #13
    1e48:	432a      	orrs	r2, r5
    1e4a:	e7db      	b.n	1e04 <_sercom_get_async_baud_val+0x44>
    1e4c:	00003691 	.word	0x00003691
    1e50:	00001cdd 	.word	0x00001cdd

00001e54 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    1e54:	b510      	push	{r4, lr}
    1e56:	b082      	sub	sp, #8
    1e58:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    1e5a:	4b0e      	ldr	r3, [pc, #56]	; (1e94 <sercom_set_gclk_generator+0x40>)
    1e5c:	781b      	ldrb	r3, [r3, #0]
    1e5e:	2b00      	cmp	r3, #0
    1e60:	d007      	beq.n	1e72 <sercom_set_gclk_generator+0x1e>
    1e62:	2900      	cmp	r1, #0
    1e64:	d105      	bne.n	1e72 <sercom_set_gclk_generator+0x1e>
		/* Save config */
		_sercom_config.generator_source = generator_source;
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
    1e66:	4b0b      	ldr	r3, [pc, #44]	; (1e94 <sercom_set_gclk_generator+0x40>)
    1e68:	785b      	ldrb	r3, [r3, #1]
    1e6a:	4283      	cmp	r3, r0
    1e6c:	d010      	beq.n	1e90 <sercom_set_gclk_generator+0x3c>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    1e6e:	201d      	movs	r0, #29
    1e70:	e00c      	b.n	1e8c <sercom_set_gclk_generator+0x38>
		gclk_chan_conf.source_generator = generator_source;
    1e72:	a901      	add	r1, sp, #4
    1e74:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    1e76:	2013      	movs	r0, #19
    1e78:	4b07      	ldr	r3, [pc, #28]	; (1e98 <sercom_set_gclk_generator+0x44>)
    1e7a:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    1e7c:	2013      	movs	r0, #19
    1e7e:	4b07      	ldr	r3, [pc, #28]	; (1e9c <sercom_set_gclk_generator+0x48>)
    1e80:	4798      	blx	r3
		_sercom_config.generator_source = generator_source;
    1e82:	4b04      	ldr	r3, [pc, #16]	; (1e94 <sercom_set_gclk_generator+0x40>)
    1e84:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
    1e86:	2201      	movs	r2, #1
    1e88:	701a      	strb	r2, [r3, #0]
		return STATUS_OK;
    1e8a:	2000      	movs	r0, #0
}
    1e8c:	b002      	add	sp, #8
    1e8e:	bd10      	pop	{r4, pc}
		return STATUS_OK;
    1e90:	2000      	movs	r0, #0
    1e92:	e7fb      	b.n	1e8c <sercom_set_gclk_generator+0x38>
    1e94:	200002e0 	.word	0x200002e0
    1e98:	00002edd 	.word	0x00002edd
    1e9c:	00002e51 	.word	0x00002e51

00001ea0 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
    1ea0:	4b40      	ldr	r3, [pc, #256]	; (1fa4 <_sercom_get_default_pad+0x104>)
    1ea2:	4298      	cmp	r0, r3
    1ea4:	d031      	beq.n	1f0a <_sercom_get_default_pad+0x6a>
    1ea6:	d90a      	bls.n	1ebe <_sercom_get_default_pad+0x1e>
    1ea8:	4b3f      	ldr	r3, [pc, #252]	; (1fa8 <_sercom_get_default_pad+0x108>)
    1eaa:	4298      	cmp	r0, r3
    1eac:	d04d      	beq.n	1f4a <_sercom_get_default_pad+0xaa>
    1eae:	4b3f      	ldr	r3, [pc, #252]	; (1fac <_sercom_get_default_pad+0x10c>)
    1eb0:	4298      	cmp	r0, r3
    1eb2:	d05a      	beq.n	1f6a <_sercom_get_default_pad+0xca>
    1eb4:	4b3e      	ldr	r3, [pc, #248]	; (1fb0 <_sercom_get_default_pad+0x110>)
    1eb6:	4298      	cmp	r0, r3
    1eb8:	d037      	beq.n	1f2a <_sercom_get_default_pad+0x8a>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
	}

	Assert(false);
	return 0;
    1eba:	2000      	movs	r0, #0
}
    1ebc:	4770      	bx	lr
	switch ((uintptr_t)sercom_module) {
    1ebe:	4b3d      	ldr	r3, [pc, #244]	; (1fb4 <_sercom_get_default_pad+0x114>)
    1ec0:	4298      	cmp	r0, r3
    1ec2:	d00c      	beq.n	1ede <_sercom_get_default_pad+0x3e>
    1ec4:	4b3c      	ldr	r3, [pc, #240]	; (1fb8 <_sercom_get_default_pad+0x118>)
    1ec6:	4298      	cmp	r0, r3
    1ec8:	d1f7      	bne.n	1eba <_sercom_get_default_pad+0x1a>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1eca:	2901      	cmp	r1, #1
    1ecc:	d017      	beq.n	1efe <_sercom_get_default_pad+0x5e>
    1ece:	2900      	cmp	r1, #0
    1ed0:	d05d      	beq.n	1f8e <_sercom_get_default_pad+0xee>
    1ed2:	2902      	cmp	r1, #2
    1ed4:	d015      	beq.n	1f02 <_sercom_get_default_pad+0x62>
    1ed6:	2903      	cmp	r1, #3
    1ed8:	d015      	beq.n	1f06 <_sercom_get_default_pad+0x66>
	return 0;
    1eda:	2000      	movs	r0, #0
    1edc:	e7ee      	b.n	1ebc <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1ede:	2901      	cmp	r1, #1
    1ee0:	d007      	beq.n	1ef2 <_sercom_get_default_pad+0x52>
    1ee2:	2900      	cmp	r1, #0
    1ee4:	d051      	beq.n	1f8a <_sercom_get_default_pad+0xea>
    1ee6:	2902      	cmp	r1, #2
    1ee8:	d005      	beq.n	1ef6 <_sercom_get_default_pad+0x56>
    1eea:	2903      	cmp	r1, #3
    1eec:	d005      	beq.n	1efa <_sercom_get_default_pad+0x5a>
	return 0;
    1eee:	2000      	movs	r0, #0
    1ef0:	e7e4      	b.n	1ebc <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1ef2:	4832      	ldr	r0, [pc, #200]	; (1fbc <_sercom_get_default_pad+0x11c>)
    1ef4:	e7e2      	b.n	1ebc <_sercom_get_default_pad+0x1c>
    1ef6:	4832      	ldr	r0, [pc, #200]	; (1fc0 <_sercom_get_default_pad+0x120>)
    1ef8:	e7e0      	b.n	1ebc <_sercom_get_default_pad+0x1c>
    1efa:	4832      	ldr	r0, [pc, #200]	; (1fc4 <_sercom_get_default_pad+0x124>)
    1efc:	e7de      	b.n	1ebc <_sercom_get_default_pad+0x1c>
    1efe:	4832      	ldr	r0, [pc, #200]	; (1fc8 <_sercom_get_default_pad+0x128>)
    1f00:	e7dc      	b.n	1ebc <_sercom_get_default_pad+0x1c>
    1f02:	4832      	ldr	r0, [pc, #200]	; (1fcc <_sercom_get_default_pad+0x12c>)
    1f04:	e7da      	b.n	1ebc <_sercom_get_default_pad+0x1c>
    1f06:	4832      	ldr	r0, [pc, #200]	; (1fd0 <_sercom_get_default_pad+0x130>)
    1f08:	e7d8      	b.n	1ebc <_sercom_get_default_pad+0x1c>
    1f0a:	2901      	cmp	r1, #1
    1f0c:	d007      	beq.n	1f1e <_sercom_get_default_pad+0x7e>
    1f0e:	2900      	cmp	r1, #0
    1f10:	d03f      	beq.n	1f92 <_sercom_get_default_pad+0xf2>
    1f12:	2902      	cmp	r1, #2
    1f14:	d005      	beq.n	1f22 <_sercom_get_default_pad+0x82>
    1f16:	2903      	cmp	r1, #3
    1f18:	d005      	beq.n	1f26 <_sercom_get_default_pad+0x86>
	return 0;
    1f1a:	2000      	movs	r0, #0
    1f1c:	e7ce      	b.n	1ebc <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1f1e:	482d      	ldr	r0, [pc, #180]	; (1fd4 <_sercom_get_default_pad+0x134>)
    1f20:	e7cc      	b.n	1ebc <_sercom_get_default_pad+0x1c>
    1f22:	482d      	ldr	r0, [pc, #180]	; (1fd8 <_sercom_get_default_pad+0x138>)
    1f24:	e7ca      	b.n	1ebc <_sercom_get_default_pad+0x1c>
    1f26:	482d      	ldr	r0, [pc, #180]	; (1fdc <_sercom_get_default_pad+0x13c>)
    1f28:	e7c8      	b.n	1ebc <_sercom_get_default_pad+0x1c>
    1f2a:	2901      	cmp	r1, #1
    1f2c:	d007      	beq.n	1f3e <_sercom_get_default_pad+0x9e>
    1f2e:	2900      	cmp	r1, #0
    1f30:	d031      	beq.n	1f96 <_sercom_get_default_pad+0xf6>
    1f32:	2902      	cmp	r1, #2
    1f34:	d005      	beq.n	1f42 <_sercom_get_default_pad+0xa2>
    1f36:	2903      	cmp	r1, #3
    1f38:	d005      	beq.n	1f46 <_sercom_get_default_pad+0xa6>
	return 0;
    1f3a:	2000      	movs	r0, #0
    1f3c:	e7be      	b.n	1ebc <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1f3e:	4828      	ldr	r0, [pc, #160]	; (1fe0 <_sercom_get_default_pad+0x140>)
    1f40:	e7bc      	b.n	1ebc <_sercom_get_default_pad+0x1c>
    1f42:	4828      	ldr	r0, [pc, #160]	; (1fe4 <_sercom_get_default_pad+0x144>)
    1f44:	e7ba      	b.n	1ebc <_sercom_get_default_pad+0x1c>
    1f46:	4828      	ldr	r0, [pc, #160]	; (1fe8 <_sercom_get_default_pad+0x148>)
    1f48:	e7b8      	b.n	1ebc <_sercom_get_default_pad+0x1c>
    1f4a:	2901      	cmp	r1, #1
    1f4c:	d007      	beq.n	1f5e <_sercom_get_default_pad+0xbe>
    1f4e:	2900      	cmp	r1, #0
    1f50:	d023      	beq.n	1f9a <_sercom_get_default_pad+0xfa>
    1f52:	2902      	cmp	r1, #2
    1f54:	d005      	beq.n	1f62 <_sercom_get_default_pad+0xc2>
    1f56:	2903      	cmp	r1, #3
    1f58:	d005      	beq.n	1f66 <_sercom_get_default_pad+0xc6>
	return 0;
    1f5a:	2000      	movs	r0, #0
    1f5c:	e7ae      	b.n	1ebc <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1f5e:	4823      	ldr	r0, [pc, #140]	; (1fec <_sercom_get_default_pad+0x14c>)
    1f60:	e7ac      	b.n	1ebc <_sercom_get_default_pad+0x1c>
    1f62:	4823      	ldr	r0, [pc, #140]	; (1ff0 <_sercom_get_default_pad+0x150>)
    1f64:	e7aa      	b.n	1ebc <_sercom_get_default_pad+0x1c>
    1f66:	4823      	ldr	r0, [pc, #140]	; (1ff4 <_sercom_get_default_pad+0x154>)
    1f68:	e7a8      	b.n	1ebc <_sercom_get_default_pad+0x1c>
    1f6a:	2901      	cmp	r1, #1
    1f6c:	d007      	beq.n	1f7e <_sercom_get_default_pad+0xde>
    1f6e:	2900      	cmp	r1, #0
    1f70:	d015      	beq.n	1f9e <_sercom_get_default_pad+0xfe>
    1f72:	2902      	cmp	r1, #2
    1f74:	d005      	beq.n	1f82 <_sercom_get_default_pad+0xe2>
    1f76:	2903      	cmp	r1, #3
    1f78:	d005      	beq.n	1f86 <_sercom_get_default_pad+0xe6>
	return 0;
    1f7a:	2000      	movs	r0, #0
    1f7c:	e79e      	b.n	1ebc <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1f7e:	481e      	ldr	r0, [pc, #120]	; (1ff8 <_sercom_get_default_pad+0x158>)
    1f80:	e79c      	b.n	1ebc <_sercom_get_default_pad+0x1c>
    1f82:	481e      	ldr	r0, [pc, #120]	; (1ffc <_sercom_get_default_pad+0x15c>)
    1f84:	e79a      	b.n	1ebc <_sercom_get_default_pad+0x1c>
    1f86:	481e      	ldr	r0, [pc, #120]	; (2000 <STACK_SIZE>)
    1f88:	e798      	b.n	1ebc <_sercom_get_default_pad+0x1c>
    1f8a:	481e      	ldr	r0, [pc, #120]	; (2004 <STACK_SIZE+0x4>)
    1f8c:	e796      	b.n	1ebc <_sercom_get_default_pad+0x1c>
    1f8e:	2003      	movs	r0, #3
    1f90:	e794      	b.n	1ebc <_sercom_get_default_pad+0x1c>
    1f92:	481d      	ldr	r0, [pc, #116]	; (2008 <STACK_SIZE+0x8>)
    1f94:	e792      	b.n	1ebc <_sercom_get_default_pad+0x1c>
    1f96:	481d      	ldr	r0, [pc, #116]	; (200c <STACK_SIZE+0xc>)
    1f98:	e790      	b.n	1ebc <_sercom_get_default_pad+0x1c>
    1f9a:	481d      	ldr	r0, [pc, #116]	; (2010 <STACK_SIZE+0x10>)
    1f9c:	e78e      	b.n	1ebc <_sercom_get_default_pad+0x1c>
    1f9e:	481d      	ldr	r0, [pc, #116]	; (2014 <STACK_SIZE+0x14>)
    1fa0:	e78c      	b.n	1ebc <_sercom_get_default_pad+0x1c>
    1fa2:	46c0      	nop			; (mov r8, r8)
    1fa4:	42001000 	.word	0x42001000
    1fa8:	42001800 	.word	0x42001800
    1fac:	42001c00 	.word	0x42001c00
    1fb0:	42001400 	.word	0x42001400
    1fb4:	42000800 	.word	0x42000800
    1fb8:	42000c00 	.word	0x42000c00
    1fbc:	00050003 	.word	0x00050003
    1fc0:	00060003 	.word	0x00060003
    1fc4:	00070003 	.word	0x00070003
    1fc8:	00010003 	.word	0x00010003
    1fcc:	001e0003 	.word	0x001e0003
    1fd0:	001f0003 	.word	0x001f0003
    1fd4:	00090003 	.word	0x00090003
    1fd8:	000a0003 	.word	0x000a0003
    1fdc:	000b0003 	.word	0x000b0003
    1fe0:	00110003 	.word	0x00110003
    1fe4:	00120003 	.word	0x00120003
    1fe8:	00130003 	.word	0x00130003
    1fec:	000d0003 	.word	0x000d0003
    1ff0:	000e0003 	.word	0x000e0003
    1ff4:	000f0003 	.word	0x000f0003
    1ff8:	00170003 	.word	0x00170003
    1ffc:	00180003 	.word	0x00180003
    2000:	00190003 	.word	0x00190003
    2004:	00040003 	.word	0x00040003
    2008:	00080003 	.word	0x00080003
    200c:	00100003 	.word	0x00100003
    2010:	000c0003 	.word	0x000c0003
    2014:	00160003 	.word	0x00160003

00002018 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    2018:	b530      	push	{r4, r5, lr}
    201a:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    201c:	4b0b      	ldr	r3, [pc, #44]	; (204c <_sercom_get_sercom_inst_index+0x34>)
    201e:	466a      	mov	r2, sp
    2020:	cb32      	ldmia	r3!, {r1, r4, r5}
    2022:	c232      	stmia	r2!, {r1, r4, r5}
    2024:	cb32      	ldmia	r3!, {r1, r4, r5}
    2026:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    2028:	9b00      	ldr	r3, [sp, #0]
    202a:	4283      	cmp	r3, r0
    202c:	d00b      	beq.n	2046 <_sercom_get_sercom_inst_index+0x2e>
    202e:	2301      	movs	r3, #1
    2030:	009a      	lsls	r2, r3, #2
    2032:	4669      	mov	r1, sp
    2034:	5852      	ldr	r2, [r2, r1]
    2036:	4282      	cmp	r2, r0
    2038:	d006      	beq.n	2048 <_sercom_get_sercom_inst_index+0x30>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    203a:	3301      	adds	r3, #1
    203c:	2b06      	cmp	r3, #6
    203e:	d1f7      	bne.n	2030 <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    2040:	2000      	movs	r0, #0
}
    2042:	b007      	add	sp, #28
    2044:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    2046:	2300      	movs	r3, #0
			return i;
    2048:	b2d8      	uxtb	r0, r3
    204a:	e7fa      	b.n	2042 <_sercom_get_sercom_inst_index+0x2a>
    204c:	000064e0 	.word	0x000064e0

00002050 <_eeprom_emulator_nvm_erase_row>:
 *
 *  \param[in] row  Physical row in EEPROM space to erase
 */
static void _eeprom_emulator_nvm_erase_row(
		const uint8_t row)
{
    2050:	b570      	push	{r4, r5, r6, lr}
	enum status_code error_code = STATUS_OK;

	do {
		error_code = nvm_erase_row(
				(uint32_t)&_eeprom_instance.flash[row * NVMCTRL_ROW_PAGES]);
    2052:	0204      	lsls	r4, r0, #8
    2054:	4e03      	ldr	r6, [pc, #12]	; (2064 <_eeprom_emulator_nvm_erase_row+0x14>)
		error_code = nvm_erase_row(
    2056:	4d04      	ldr	r5, [pc, #16]	; (2068 <_eeprom_emulator_nvm_erase_row+0x18>)
				(uint32_t)&_eeprom_instance.flash[row * NVMCTRL_ROW_PAGES]);
    2058:	6873      	ldr	r3, [r6, #4]
    205a:	1918      	adds	r0, r3, r4
		error_code = nvm_erase_row(
    205c:	47a8      	blx	r5
	} while (error_code == STATUS_BUSY);
    205e:	2805      	cmp	r0, #5
    2060:	d0fa      	beq.n	2058 <_eeprom_emulator_nvm_erase_row+0x8>
}
    2062:	bd70      	pop	{r4, r5, r6, pc}
    2064:	200002e4 	.word	0x200002e4
    2068:	000008a9 	.word	0x000008a9

0000206c <_eeprom_emulator_update_page_mapping>:

/**
 * \brief Creates a map in SRAM to translate logical EEPROM pages to physical FLASH pages.
 */
static void _eeprom_emulator_update_page_mapping(void)
{
    206c:	b5f0      	push	{r4, r5, r6, r7, lr}
    206e:	46de      	mov	lr, fp
    2070:	4657      	mov	r7, sl
    2072:	464e      	mov	r6, r9
    2074:	4645      	mov	r5, r8
    2076:	b5e0      	push	{r5, r6, r7, lr}
    2078:	b083      	sub	sp, #12
	for (i = 0; i < _eeprom_instance.physical_pages; i=i+4) {
    207a:	4b4d      	ldr	r3, [pc, #308]	; (21b0 <_eeprom_emulator_update_page_mapping+0x144>)
    207c:	891b      	ldrh	r3, [r3, #8]
    207e:	2b00      	cmp	r3, #0
    2080:	d100      	bne.n	2084 <_eeprom_emulator_update_page_mapping+0x18>
    2082:	e08f      	b.n	21a4 <_eeprom_emulator_update_page_mapping+0x138>
    2084:	2500      	movs	r5, #0
		uint16_t pre_logical_page = _eeprom_instance.flash[i].header.logical_page;
    2086:	4b4a      	ldr	r3, [pc, #296]	; (21b0 <_eeprom_emulator_update_page_mapping+0x144>)
    2088:	469a      	mov	sl, r3
			uint16_t next_logical_page = _eeprom_instance.flash[j].header.logical_page;
    208a:	001f      	movs	r7, r3
    208c:	e027      	b.n	20de <_eeprom_emulator_update_page_mapping+0x72>
		 _eeprom_emulator_nvm_erase_row(pre_phy_page/4);
    208e:	9801      	ldr	r0, [sp, #4]
    2090:	4b48      	ldr	r3, [pc, #288]	; (21b4 <_eeprom_emulator_update_page_mapping+0x148>)
    2092:	4798      	blx	r3
		for (j = NVMCTRL_ROW_PAGES+i; j < _eeprom_instance.physical_pages; j=j+4) {
    2094:	3404      	adds	r4, #4
    2096:	b2a4      	uxth	r4, r4
    2098:	4b45      	ldr	r3, [pc, #276]	; (21b0 <_eeprom_emulator_update_page_mapping+0x144>)
    209a:	891b      	ldrh	r3, [r3, #8]
    209c:	42a3      	cmp	r3, r4
    209e:	d918      	bls.n	20d2 <_eeprom_emulator_update_page_mapping+0x66>
			if (j == EEPROM_MASTER_PAGE_NUMBER) {
    20a0:	3b01      	subs	r3, #1
    20a2:	429c      	cmp	r4, r3
    20a4:	d0f6      	beq.n	2094 <_eeprom_emulator_update_page_mapping+0x28>
			uint16_t next_logical_page = _eeprom_instance.flash[j].header.logical_page;
    20a6:	687a      	ldr	r2, [r7, #4]
    20a8:	01a3      	lsls	r3, r4, #6
    20aa:	5cd3      	ldrb	r3, [r2, r3]
			if( next_logical_page == EEPROM_INVALID_PAGE_NUMBER) {
    20ac:	2bff      	cmp	r3, #255	; 0xff
    20ae:	d0f1      	beq.n	2094 <_eeprom_emulator_update_page_mapping+0x28>
			if(pre_logical_page == next_logical_page) {
    20b0:	429e      	cmp	r6, r3
    20b2:	d1ef      	bne.n	2094 <_eeprom_emulator_update_page_mapping+0x28>
		== _eeprom_instance.flash[phy_page+2].header.logical_page)
    20b4:	464b      	mov	r3, r9
    20b6:	5cd3      	ldrb	r3, [r2, r3]
	if((_eeprom_instance.flash[phy_page].header.logical_page
    20b8:	4641      	mov	r1, r8
    20ba:	5c51      	ldrb	r1, [r2, r1]
    20bc:	4299      	cmp	r1, r3
    20be:	d0e6      	beq.n	208e <_eeprom_emulator_update_page_mapping+0x22>
	if(_eeprom_emulator_is_full_row(pre_phy_page)) {
    20c0:	4659      	mov	r1, fp
    20c2:	5c52      	ldrb	r2, [r2, r1]
    20c4:	429a      	cmp	r2, r3
    20c6:	d0e2      	beq.n	208e <_eeprom_emulator_update_page_mapping+0x22>
		_eeprom_emulator_nvm_erase_row(next_phy_page/4);
    20c8:	08a0      	lsrs	r0, r4, #2
    20ca:	b2c0      	uxtb	r0, r0
    20cc:	4b39      	ldr	r3, [pc, #228]	; (21b4 <_eeprom_emulator_update_page_mapping+0x148>)
    20ce:	4798      	blx	r3
    20d0:	e7e0      	b.n	2094 <_eeprom_emulator_update_page_mapping+0x28>
	for (i = 0; i < _eeprom_instance.physical_pages; i=i+4) {
    20d2:	3504      	adds	r5, #4
    20d4:	b2ad      	uxth	r5, r5
    20d6:	4b36      	ldr	r3, [pc, #216]	; (21b0 <_eeprom_emulator_update_page_mapping+0x144>)
    20d8:	891b      	ldrh	r3, [r3, #8]
    20da:	429d      	cmp	r5, r3
    20dc:	d217      	bcs.n	210e <_eeprom_emulator_update_page_mapping+0xa2>
		uint16_t pre_logical_page = _eeprom_instance.flash[i].header.logical_page;
    20de:	01ab      	lsls	r3, r5, #6
    20e0:	4698      	mov	r8, r3
    20e2:	4653      	mov	r3, sl
    20e4:	685b      	ldr	r3, [r3, #4]
    20e6:	4642      	mov	r2, r8
    20e8:	5c9e      	ldrb	r6, [r3, r2]
		if( pre_logical_page == EEPROM_INVALID_PAGE_NUMBER) {
    20ea:	2eff      	cmp	r6, #255	; 0xff
    20ec:	d0f1      	beq.n	20d2 <_eeprom_emulator_update_page_mapping+0x66>
		for (j = NVMCTRL_ROW_PAGES+i; j < _eeprom_instance.physical_pages; j=j+4) {
    20ee:	1d2c      	adds	r4, r5, #4
    20f0:	b2a4      	uxth	r4, r4
    20f2:	4b2f      	ldr	r3, [pc, #188]	; (21b0 <_eeprom_emulator_update_page_mapping+0x144>)
    20f4:	891b      	ldrh	r3, [r3, #8]
    20f6:	429c      	cmp	r4, r3
    20f8:	d209      	bcs.n	210e <_eeprom_emulator_update_page_mapping+0xa2>
		== _eeprom_instance.flash[phy_page+2].header.logical_page)
    20fa:	2280      	movs	r2, #128	; 0x80
    20fc:	4442      	add	r2, r8
    20fe:	4691      	mov	r9, r2
		|| (_eeprom_instance.flash[phy_page+1].header.logical_page
    2100:	2240      	movs	r2, #64	; 0x40
    2102:	4442      	add	r2, r8
    2104:	4693      	mov	fp, r2
		 _eeprom_emulator_nvm_erase_row(pre_phy_page/4);
    2106:	08aa      	lsrs	r2, r5, #2
    2108:	b2d2      	uxtb	r2, r2
    210a:	9201      	str	r2, [sp, #4]
    210c:	e7c8      	b.n	20a0 <_eeprom_emulator_update_page_mapping+0x34>
	/* Check if exists invalid logical page */
	_eeprom_emulator_check_logical_page();

	/* Scan through all physical pages, to map physical and logical pages */
	for (uint16_t c = 0; c < _eeprom_instance.physical_pages; c++) {
    210e:	2b00      	cmp	r3, #0
    2110:	d043      	beq.n	219a <_eeprom_emulator_update_page_mapping+0x12e>
		/* Read in the logical page stored in the current physical page */
		uint16_t logical_page = _eeprom_instance.flash[c].header.logical_page;

		/* If the logical page number is valid, add it to the mapping */
		if ((logical_page != EEPROM_INVALID_PAGE_NUMBER) &&
				(logical_page < _eeprom_instance.logical_pages)) {
    2112:	4a27      	ldr	r2, [pc, #156]	; (21b0 <_eeprom_emulator_update_page_mapping+0x144>)
    2114:	7a97      	ldrb	r7, [r2, #10]
    2116:	6851      	ldr	r1, [r2, #4]
    2118:	2200      	movs	r2, #0
		if (c == EEPROM_MASTER_PAGE_NUMBER) {
    211a:	1e5e      	subs	r6, r3, #1
			_eeprom_instance.page_map[logical_page] = c;
    211c:	4d24      	ldr	r5, [pc, #144]	; (21b0 <_eeprom_emulator_update_page_mapping+0x144>)
    211e:	e004      	b.n	212a <_eeprom_emulator_update_page_mapping+0xbe>
    2120:	3201      	adds	r2, #1
    2122:	3140      	adds	r1, #64	; 0x40
	for (uint16_t c = 0; c < _eeprom_instance.physical_pages; c++) {
    2124:	b290      	uxth	r0, r2
    2126:	4298      	cmp	r0, r3
    2128:	d20a      	bcs.n	2140 <_eeprom_emulator_update_page_mapping+0xd4>
		if (c == EEPROM_MASTER_PAGE_NUMBER) {
    212a:	4296      	cmp	r6, r2
    212c:	d0f8      	beq.n	2120 <_eeprom_emulator_update_page_mapping+0xb4>
		uint16_t logical_page = _eeprom_instance.flash[c].header.logical_page;
    212e:	7808      	ldrb	r0, [r1, #0]
    2130:	b284      	uxth	r4, r0
		if ((logical_page != EEPROM_INVALID_PAGE_NUMBER) &&
    2132:	2cff      	cmp	r4, #255	; 0xff
    2134:	d0f4      	beq.n	2120 <_eeprom_emulator_update_page_mapping+0xb4>
    2136:	42bc      	cmp	r4, r7
    2138:	d2f2      	bcs.n	2120 <_eeprom_emulator_update_page_mapping+0xb4>
			_eeprom_instance.page_map[logical_page] = c;
    213a:	1828      	adds	r0, r5, r0
    213c:	72c2      	strb	r2, [r0, #11]
    213e:	e7ef      	b.n	2120 <_eeprom_emulator_update_page_mapping+0xb4>
		}
	}

	/* Use an invalid page number as the spare row until a valid one has been
	 * found */
	_eeprom_instance.spare_row = EEPROM_INVALID_ROW_NUMBER;
    2140:	203f      	movs	r0, #63	; 0x3f
    2142:	2287      	movs	r2, #135	; 0x87
    2144:	491a      	ldr	r1, [pc, #104]	; (21b0 <_eeprom_emulator_update_page_mapping+0x144>)
    2146:	5488      	strb	r0, [r1, r2]

	/* Scan through all physical rows, to find an erased row to use as the
	 * spare */
	for (uint16_t c = 0; c < (_eeprom_instance.physical_pages / NVMCTRL_ROW_PAGES); c++) {
    2148:	089d      	lsrs	r5, r3, #2
    214a:	d01f      	beq.n	218c <_eeprom_emulator_update_page_mapping+0x120>

			if (physical_page == EEPROM_MASTER_PAGE_NUMBER) {
				continue;
			}

			if (_eeprom_instance.flash[physical_page].header.logical_page !=
    214c:	684c      	ldr	r4, [r1, #4]
    214e:	2104      	movs	r1, #4
    2150:	2700      	movs	r7, #0
			if (physical_page == EEPROM_MASTER_PAGE_NUMBER) {
    2152:	3b01      	subs	r3, #1
    2154:	e013      	b.n	217e <_eeprom_emulator_update_page_mapping+0x112>
    2156:	3201      	adds	r2, #1
    2158:	b292      	uxth	r2, r2
		for (uint8_t c2 = 0; c2 < NVMCTRL_ROW_PAGES; c2++) {
    215a:	4291      	cmp	r1, r2
    215c:	d007      	beq.n	216e <_eeprom_emulator_update_page_mapping+0x102>
			if (physical_page == EEPROM_MASTER_PAGE_NUMBER) {
    215e:	429a      	cmp	r2, r3
    2160:	d0f9      	beq.n	2156 <_eeprom_emulator_update_page_mapping+0xea>
			if (_eeprom_instance.flash[physical_page].header.logical_page !=
    2162:	0190      	lsls	r0, r2, #6
    2164:	5d00      	ldrb	r0, [r0, r4]
    2166:	28ff      	cmp	r0, #255	; 0xff
    2168:	d0f5      	beq.n	2156 <_eeprom_emulator_update_page_mapping+0xea>
					EEPROM_INVALID_PAGE_NUMBER) {
				spare_row_found = false;
    216a:	2600      	movs	r6, #0
    216c:	e7f3      	b.n	2156 <_eeprom_emulator_update_page_mapping+0xea>
			}
		}

		/* If we've now found the spare row, store it and abort the search */
		if (spare_row_found == true) {
    216e:	2e00      	cmp	r6, #0
    2170:	d109      	bne.n	2186 <_eeprom_emulator_update_page_mapping+0x11a>
	for (uint16_t c = 0; c < (_eeprom_instance.physical_pages / NVMCTRL_ROW_PAGES); c++) {
    2172:	3701      	adds	r7, #1
    2174:	b2bf      	uxth	r7, r7
    2176:	3104      	adds	r1, #4
    2178:	b289      	uxth	r1, r1
    217a:	42bd      	cmp	r5, r7
    217c:	d006      	beq.n	218c <_eeprom_emulator_update_page_mapping+0x120>
			uint16_t physical_page = (c * NVMCTRL_ROW_PAGES) + c2;
    217e:	1f0a      	subs	r2, r1, #4
    2180:	b292      	uxth	r2, r2
    2182:	2601      	movs	r6, #1
    2184:	e7eb      	b.n	215e <_eeprom_emulator_update_page_mapping+0xf2>
			_eeprom_instance.spare_row = c;
    2186:	2387      	movs	r3, #135	; 0x87
    2188:	4a09      	ldr	r2, [pc, #36]	; (21b0 <_eeprom_emulator_update_page_mapping+0x144>)
    218a:	54d7      	strb	r7, [r2, r3]
			break;
		}
	}
}
    218c:	b003      	add	sp, #12
    218e:	bc3c      	pop	{r2, r3, r4, r5}
    2190:	4690      	mov	r8, r2
    2192:	4699      	mov	r9, r3
    2194:	46a2      	mov	sl, r4
    2196:	46ab      	mov	fp, r5
    2198:	bdf0      	pop	{r4, r5, r6, r7, pc}
	_eeprom_instance.spare_row = EEPROM_INVALID_ROW_NUMBER;
    219a:	213f      	movs	r1, #63	; 0x3f
    219c:	2387      	movs	r3, #135	; 0x87
    219e:	4a04      	ldr	r2, [pc, #16]	; (21b0 <_eeprom_emulator_update_page_mapping+0x144>)
    21a0:	54d1      	strb	r1, [r2, r3]
    21a2:	e7f3      	b.n	218c <_eeprom_emulator_update_page_mapping+0x120>
    21a4:	213f      	movs	r1, #63	; 0x3f
    21a6:	2387      	movs	r3, #135	; 0x87
    21a8:	4a01      	ldr	r2, [pc, #4]	; (21b0 <_eeprom_emulator_update_page_mapping+0x144>)
    21aa:	54d1      	strb	r1, [r2, r3]
    21ac:	e7ee      	b.n	218c <_eeprom_emulator_update_page_mapping+0x120>
    21ae:	46c0      	nop			; (mov r8, r8)
    21b0:	200002e4 	.word	0x200002e4
    21b4:	00002051 	.word	0x00002051

000021b8 <_eeprom_emulator_nvm_read_page>:
{
    21b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    21ba:	000d      	movs	r5, r1
				(uint32_t)&_eeprom_instance.flash[physical_page],
    21bc:	0184      	lsls	r4, r0, #6
    21be:	4f05      	ldr	r7, [pc, #20]	; (21d4 <_eeprom_emulator_nvm_read_page+0x1c>)
		error_code = nvm_read_buffer(
    21c0:	4e05      	ldr	r6, [pc, #20]	; (21d8 <_eeprom_emulator_nvm_read_page+0x20>)
				(uint32_t)&_eeprom_instance.flash[physical_page],
    21c2:	687b      	ldr	r3, [r7, #4]
    21c4:	1918      	adds	r0, r3, r4
		error_code = nvm_read_buffer(
    21c6:	2240      	movs	r2, #64	; 0x40
    21c8:	0029      	movs	r1, r5
    21ca:	47b0      	blx	r6
	} while (error_code == STATUS_BUSY);
    21cc:	2805      	cmp	r0, #5
    21ce:	d0f8      	beq.n	21c2 <_eeprom_emulator_nvm_read_page+0xa>
}
    21d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    21d2:	46c0      	nop			; (mov r8, r8)
    21d4:	200002e4 	.word	0x200002e4
    21d8:	0000083d 	.word	0x0000083d

000021dc <_eeprom_emulator_nvm_fill_cache>:
{
    21dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    21de:	000d      	movs	r5, r1
				(uint32_t)&_eeprom_instance.flash[physical_page],
    21e0:	0184      	lsls	r4, r0, #6
    21e2:	4f05      	ldr	r7, [pc, #20]	; (21f8 <_eeprom_emulator_nvm_fill_cache+0x1c>)
		error_code = nvm_write_buffer(
    21e4:	4e05      	ldr	r6, [pc, #20]	; (21fc <_eeprom_emulator_nvm_fill_cache+0x20>)
				(uint32_t)&_eeprom_instance.flash[physical_page],
    21e6:	687b      	ldr	r3, [r7, #4]
    21e8:	1918      	adds	r0, r3, r4
		error_code = nvm_write_buffer(
    21ea:	2240      	movs	r2, #64	; 0x40
    21ec:	0029      	movs	r1, r5
    21ee:	47b0      	blx	r6
	} while (error_code == STATUS_BUSY);
    21f0:	2805      	cmp	r0, #5
    21f2:	d0f8      	beq.n	21e6 <_eeprom_emulator_nvm_fill_cache+0xa>
}
    21f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    21f6:	46c0      	nop			; (mov r8, r8)
    21f8:	200002e4 	.word	0x200002e4
    21fc:	00000795 	.word	0x00000795

00002200 <_eeprom_emulator_nvm_commit_cache>:
{
    2200:	b570      	push	{r4, r5, r6, lr}
				(uint32_t)&_eeprom_instance.flash[physical_page], 0);
    2202:	0184      	lsls	r4, r0, #6
    2204:	4e04      	ldr	r6, [pc, #16]	; (2218 <_eeprom_emulator_nvm_commit_cache+0x18>)
		error_code = nvm_execute_command(
    2206:	4d05      	ldr	r5, [pc, #20]	; (221c <_eeprom_emulator_nvm_commit_cache+0x1c>)
				(uint32_t)&_eeprom_instance.flash[physical_page], 0);
    2208:	6873      	ldr	r3, [r6, #4]
    220a:	1919      	adds	r1, r3, r4
		error_code = nvm_execute_command(
    220c:	2200      	movs	r2, #0
    220e:	2004      	movs	r0, #4
    2210:	47a8      	blx	r5
	} while (error_code == STATUS_BUSY);
    2212:	2805      	cmp	r0, #5
    2214:	d0f8      	beq.n	2208 <_eeprom_emulator_nvm_commit_cache+0x8>
}
    2216:	bd70      	pop	{r4, r5, r6, pc}
    2218:	200002e4 	.word	0x200002e4
    221c:	000006f5 	.word	0x000006f5

00002220 <eeprom_emulator_init>:
 *                                formatted
 * \retval STATUS_ERR_IO          EEPROM data is incompatible with this version
 *                                or scheme of the EEPROM emulator
 */
enum status_code eeprom_emulator_init(void)
{
    2220:	b510      	push	{r4, lr}
    2222:	b098      	sub	sp, #96	; 0x60
	config->sleep_power_mode  = NVM_SLEEP_POWER_MODE_WAKEONACCESS;
    2224:	ab16      	add	r3, sp, #88	; 0x58
    2226:	2100      	movs	r1, #0
    2228:	7019      	strb	r1, [r3, #0]
	config->manual_page_write = true;
    222a:	2201      	movs	r2, #1
    222c:	705a      	strb	r2, [r3, #1]
	config->wait_states       = NVMCTRL->CTRLB.bit.RWS;
    222e:	4a2e      	ldr	r2, [pc, #184]	; (22e8 <eeprom_emulator_init+0xc8>)
    2230:	6852      	ldr	r2, [r2, #4]
    2232:	06d2      	lsls	r2, r2, #27
    2234:	0f12      	lsrs	r2, r2, #28
    2236:	709a      	strb	r2, [r3, #2]
	config->disable_cache     = false;
    2238:	70d9      	strb	r1, [r3, #3]
	config->cache_readmode    = NVM_CACHE_READMODE_NO_MISS_PENALTY;
    223a:	7119      	strb	r1, [r3, #4]
	nvm_get_config_defaults(&config);
	config.manual_page_write = true;

	/* Apply new NVM configuration */
	do {
		error_code = nvm_set_config(&config);
    223c:	4c2b      	ldr	r4, [pc, #172]	; (22ec <eeprom_emulator_init+0xcc>)
    223e:	a816      	add	r0, sp, #88	; 0x58
    2240:	47a0      	blx	r4
	} while (error_code == STATUS_BUSY);
    2242:	2805      	cmp	r0, #5
    2244:	d0fb      	beq.n	223e <eeprom_emulator_init+0x1e>

	/* Get the NVM controller configuration parameters */
	nvm_get_parameters(&parameters);
    2246:	a813      	add	r0, sp, #76	; 0x4c
    2248:	4b29      	ldr	r3, [pc, #164]	; (22f0 <eeprom_emulator_init+0xd0>)
    224a:	4798      	blx	r3

	/* Ensure the device fuses are configured for at least one master page row,
	 * one user EEPROM data row and one spare row */
	if (parameters.eeprom_number_of_pages < (3 * NVMCTRL_ROW_PAGES)) {
    224c:	9b14      	ldr	r3, [sp, #80]	; 0x50
		return STATUS_ERR_NO_MEMORY;
    224e:	2016      	movs	r0, #22
	if (parameters.eeprom_number_of_pages < (3 * NVMCTRL_ROW_PAGES)) {
    2250:	2b0b      	cmp	r3, #11
    2252:	d801      	bhi.n	2258 <eeprom_emulator_init+0x38>

	/* Mark initialization as complete */
	_eeprom_instance.initialized = true;

	return error_code;
}
    2254:	b018      	add	sp, #96	; 0x60
    2256:	bd10      	pop	{r4, pc}
	_eeprom_instance.physical_pages =
    2258:	4c26      	ldr	r4, [pc, #152]	; (22f4 <eeprom_emulator_init+0xd4>)
    225a:	8123      	strh	r3, [r4, #8]
			(parameters.eeprom_number_of_pages - (2 * NVMCTRL_ROW_PAGES)) / 2;
    225c:	001a      	movs	r2, r3
    225e:	3a08      	subs	r2, #8
    2260:	0852      	lsrs	r2, r2, #1
	_eeprom_instance.logical_pages  =
    2262:	72a2      	strb	r2, [r4, #10]
			(void*)(FLASH_SIZE -
    2264:	041b      	lsls	r3, r3, #16
    2266:	0a9b      	lsrs	r3, r3, #10
    2268:	425b      	negs	r3, r3
    226a:	2280      	movs	r2, #128	; 0x80
    226c:	02d2      	lsls	r2, r2, #11
    226e:	4694      	mov	ip, r2
    2270:	4463      	add	r3, ip
	_eeprom_instance.flash =
    2272:	6063      	str	r3, [r4, #4]
	_eeprom_instance.cache_active = false;
    2274:	2200      	movs	r2, #0
    2276:	23c8      	movs	r3, #200	; 0xc8
    2278:	54e2      	strb	r2, [r4, r3]
	_eeprom_emulator_update_page_mapping();
    227a:	4b1f      	ldr	r3, [pc, #124]	; (22f8 <eeprom_emulator_init+0xd8>)
    227c:	4798      	blx	r3
	if (_eeprom_instance.spare_row == EEPROM_INVALID_ROW_NUMBER) {
    227e:	2387      	movs	r3, #135	; 0x87
    2280:	5ce3      	ldrb	r3, [r4, r3]
		return STATUS_ERR_BAD_FORMAT;
    2282:	201a      	movs	r0, #26
	if (_eeprom_instance.spare_row == EEPROM_INVALID_ROW_NUMBER) {
    2284:	2b3f      	cmp	r3, #63	; 0x3f
    2286:	d0e5      	beq.n	2254 <eeprom_emulator_init+0x34>
	const uint32_t magic_key[] = EEPROM_MAGIC_KEY;
    2288:	466a      	mov	r2, sp
    228a:	4b1c      	ldr	r3, [pc, #112]	; (22fc <eeprom_emulator_init+0xdc>)
    228c:	cb13      	ldmia	r3!, {r0, r1, r4}
    228e:	c213      	stmia	r2!, {r0, r1, r4}
	_eeprom_emulator_nvm_read_page(EEPROM_MASTER_PAGE_NUMBER, &master_page);
    2290:	4b18      	ldr	r3, [pc, #96]	; (22f4 <eeprom_emulator_init+0xd4>)
    2292:	8918      	ldrh	r0, [r3, #8]
    2294:	3801      	subs	r0, #1
    2296:	b280      	uxth	r0, r0
    2298:	0011      	movs	r1, r2
    229a:	4b19      	ldr	r3, [pc, #100]	; (2300 <eeprom_emulator_init+0xe0>)
    229c:	4798      	blx	r3
		if (master_page.magic_key[c] != magic_key[c]) {
    229e:	9b03      	ldr	r3, [sp, #12]
    22a0:	9a00      	ldr	r2, [sp, #0]
    22a2:	4293      	cmp	r3, r2
    22a4:	d119      	bne.n	22da <eeprom_emulator_init+0xba>
    22a6:	9b04      	ldr	r3, [sp, #16]
    22a8:	9a01      	ldr	r2, [sp, #4]
    22aa:	4293      	cmp	r3, r2
    22ac:	d117      	bne.n	22de <eeprom_emulator_init+0xbe>
    22ae:	9b05      	ldr	r3, [sp, #20]
    22b0:	9a02      	ldr	r2, [sp, #8]
    22b2:	4293      	cmp	r3, r2
    22b4:	d115      	bne.n	22e2 <eeprom_emulator_init+0xc2>
	if (master_page.emulator_id   != EEPROM_EMULATOR_ID) {
    22b6:	ab03      	add	r3, sp, #12
    22b8:	7bdb      	ldrb	r3, [r3, #15]
		return STATUS_ERR_IO;
    22ba:	2010      	movs	r0, #16
	if (master_page.emulator_id   != EEPROM_EMULATOR_ID) {
    22bc:	2b01      	cmp	r3, #1
    22be:	d1c9      	bne.n	2254 <eeprom_emulator_init+0x34>
	if (master_page.major_version != EEPROM_MAJOR_VERSION) {
    22c0:	ab03      	add	r3, sp, #12
    22c2:	7b1b      	ldrb	r3, [r3, #12]
    22c4:	2b01      	cmp	r3, #1
    22c6:	d1c5      	bne.n	2254 <eeprom_emulator_init+0x34>
	if (master_page.minor_version != EEPROM_MINOR_VERSION) {
    22c8:	ab03      	add	r3, sp, #12
    22ca:	7b5b      	ldrb	r3, [r3, #13]
    22cc:	2b00      	cmp	r3, #0
    22ce:	d1c1      	bne.n	2254 <eeprom_emulator_init+0x34>
	_eeprom_instance.initialized = true;
    22d0:	2201      	movs	r2, #1
    22d2:	4b08      	ldr	r3, [pc, #32]	; (22f4 <eeprom_emulator_init+0xd4>)
    22d4:	701a      	strb	r2, [r3, #0]
	return error_code;
    22d6:	2000      	movs	r0, #0
    22d8:	e7bc      	b.n	2254 <eeprom_emulator_init+0x34>
			return STATUS_ERR_BAD_FORMAT;
    22da:	201a      	movs	r0, #26
    22dc:	e7ba      	b.n	2254 <eeprom_emulator_init+0x34>
    22de:	201a      	movs	r0, #26
    22e0:	e7b8      	b.n	2254 <eeprom_emulator_init+0x34>
    22e2:	201a      	movs	r0, #26
    22e4:	e7b6      	b.n	2254 <eeprom_emulator_init+0x34>
    22e6:	46c0      	nop			; (mov r8, r8)
    22e8:	41004000 	.word	0x41004000
    22ec:	0000066d 	.word	0x0000066d
    22f0:	00000905 	.word	0x00000905
    22f4:	200002e4 	.word	0x200002e4
    22f8:	0000206d 	.word	0x0000206d
    22fc:	000064f8 	.word	0x000064f8
    2300:	000021b9 	.word	0x000021b9

00002304 <eeprom_emulator_erase_memory>:
 *
 * Erases and re-initializes the emulated EEPROM memory space, destroying any
 * existing data.
 */
void eeprom_emulator_erase_memory(void)
{
    2304:	b570      	push	{r4, r5, r6, lr}
    2306:	b094      	sub	sp, #80	; 0x50
	_eeprom_instance.spare_row = 0;
    2308:	4c2f      	ldr	r4, [pc, #188]	; (23c8 <eeprom_emulator_erase_memory+0xc4>)
    230a:	2200      	movs	r2, #0
    230c:	2387      	movs	r3, #135	; 0x87
    230e:	54e2      	strb	r2, [r4, r3]
	_eeprom_emulator_nvm_erase_row(_eeprom_instance.spare_row);
    2310:	2000      	movs	r0, #0
    2312:	4b2e      	ldr	r3, [pc, #184]	; (23cc <eeprom_emulator_erase_memory+0xc8>)
    2314:	4798      	blx	r3
			physical_page < _eeprom_instance.physical_pages; physical_page++) {
    2316:	8925      	ldrh	r5, [r4, #8]
	for (uint16_t physical_page = NVMCTRL_ROW_PAGES;
    2318:	2d04      	cmp	r5, #4
    231a:	d925      	bls.n	2368 <eeprom_emulator_erase_memory+0x64>
    231c:	2600      	movs	r6, #0
    231e:	2404      	movs	r4, #4
    2320:	e019      	b.n	2356 <eeprom_emulator_erase_memory+0x52>
			_eeprom_emulator_nvm_erase_row(physical_page / NVMCTRL_ROW_PAGES);
    2322:	08a0      	lsrs	r0, r4, #2
    2324:	b2c0      	uxtb	r0, r0
    2326:	4b29      	ldr	r3, [pc, #164]	; (23cc <eeprom_emulator_erase_memory+0xc8>)
    2328:	4798      	blx	r3
			memset(&data, 0xFF, sizeof(data));
    232a:	ad04      	add	r5, sp, #16
    232c:	2240      	movs	r2, #64	; 0x40
    232e:	21ff      	movs	r1, #255	; 0xff
    2330:	0028      	movs	r0, r5
    2332:	4b27      	ldr	r3, [pc, #156]	; (23d0 <eeprom_emulator_erase_memory+0xcc>)
    2334:	4798      	blx	r3
			data.header.logical_page = logical_page;
    2336:	702e      	strb	r6, [r5, #0]
			_eeprom_emulator_nvm_fill_cache(physical_page, &data);
    2338:	0029      	movs	r1, r5
    233a:	0020      	movs	r0, r4
    233c:	4b25      	ldr	r3, [pc, #148]	; (23d4 <eeprom_emulator_erase_memory+0xd0>)
    233e:	4798      	blx	r3
			_eeprom_emulator_nvm_commit_cache(physical_page);
    2340:	0020      	movs	r0, r4
    2342:	4b25      	ldr	r3, [pc, #148]	; (23d8 <eeprom_emulator_erase_memory+0xd4>)
    2344:	4798      	blx	r3
			logical_page++;
    2346:	3601      	adds	r6, #1
    2348:	b2b6      	uxth	r6, r6
			physical_page < _eeprom_instance.physical_pages; physical_page++) {
    234a:	3401      	adds	r4, #1
    234c:	b2a4      	uxth	r4, r4
    234e:	4b1e      	ldr	r3, [pc, #120]	; (23c8 <eeprom_emulator_erase_memory+0xc4>)
    2350:	891d      	ldrh	r5, [r3, #8]
	for (uint16_t physical_page = NVMCTRL_ROW_PAGES;
    2352:	42a5      	cmp	r5, r4
    2354:	d908      	bls.n	2368 <eeprom_emulator_erase_memory+0x64>
		if (physical_page == EEPROM_MASTER_PAGE_NUMBER) {
    2356:	3d01      	subs	r5, #1
    2358:	42ac      	cmp	r4, r5
    235a:	d0f6      	beq.n	234a <eeprom_emulator_erase_memory+0x46>
		if ((physical_page % NVMCTRL_ROW_PAGES) == 0) {
    235c:	2303      	movs	r3, #3
    235e:	4023      	ands	r3, r4
    2360:	d0df      	beq.n	2322 <eeprom_emulator_erase_memory+0x1e>
		if ((physical_page % NVMCTRL_ROW_PAGES) < 2) {
    2362:	2b01      	cmp	r3, #1
    2364:	d8f1      	bhi.n	234a <eeprom_emulator_erase_memory+0x46>
    2366:	e7e0      	b.n	232a <eeprom_emulator_erase_memory+0x26>
	const uint32_t magic_key[] = EEPROM_MAGIC_KEY;
    2368:	ae01      	add	r6, sp, #4
    236a:	4b1c      	ldr	r3, [pc, #112]	; (23dc <eeprom_emulator_erase_memory+0xd8>)
    236c:	0032      	movs	r2, r6
    236e:	cb13      	ldmia	r3!, {r0, r1, r4}
    2370:	c213      	stmia	r2!, {r0, r1, r4}
	memset(&master_page, 0xFF, sizeof(master_page));
    2372:	ac04      	add	r4, sp, #16
    2374:	2240      	movs	r2, #64	; 0x40
    2376:	21ff      	movs	r1, #255	; 0xff
    2378:	0020      	movs	r0, r4
    237a:	4b15      	ldr	r3, [pc, #84]	; (23d0 <eeprom_emulator_erase_memory+0xcc>)
    237c:	4798      	blx	r3
		master_page.magic_key[c] = magic_key[c];
    237e:	9b01      	ldr	r3, [sp, #4]
    2380:	9304      	str	r3, [sp, #16]
    2382:	6873      	ldr	r3, [r6, #4]
    2384:	6063      	str	r3, [r4, #4]
    2386:	68b3      	ldr	r3, [r6, #8]
    2388:	60a3      	str	r3, [r4, #8]
	master_page.emulator_id   = EEPROM_EMULATOR_ID;
    238a:	2301      	movs	r3, #1
    238c:	73e3      	strb	r3, [r4, #15]
	master_page.major_version = EEPROM_MAJOR_VERSION;
    238e:	7323      	strb	r3, [r4, #12]
	master_page.minor_version = EEPROM_MINOR_VERSION;
    2390:	2300      	movs	r3, #0
    2392:	7363      	strb	r3, [r4, #13]
	master_page.revision      = EEPROM_REVISION;
    2394:	73a3      	strb	r3, [r4, #14]
			EEPROM_MASTER_PAGE_NUMBER / NVMCTRL_ROW_PAGES);
    2396:	3d01      	subs	r5, #1
    2398:	17eb      	asrs	r3, r5, #31
    239a:	2003      	movs	r0, #3
    239c:	4018      	ands	r0, r3
    239e:	1945      	adds	r5, r0, r5
    23a0:	10ad      	asrs	r5, r5, #2
	_eeprom_emulator_nvm_erase_row(
    23a2:	b2e8      	uxtb	r0, r5
    23a4:	4b09      	ldr	r3, [pc, #36]	; (23cc <eeprom_emulator_erase_memory+0xc8>)
    23a6:	4798      	blx	r3
	_eeprom_emulator_nvm_fill_cache(EEPROM_MASTER_PAGE_NUMBER, &master_page);
    23a8:	4d07      	ldr	r5, [pc, #28]	; (23c8 <eeprom_emulator_erase_memory+0xc4>)
    23aa:	8928      	ldrh	r0, [r5, #8]
    23ac:	3801      	subs	r0, #1
    23ae:	b280      	uxth	r0, r0
    23b0:	0021      	movs	r1, r4
    23b2:	4b08      	ldr	r3, [pc, #32]	; (23d4 <eeprom_emulator_erase_memory+0xd0>)
    23b4:	4798      	blx	r3
	_eeprom_emulator_nvm_commit_cache(EEPROM_MASTER_PAGE_NUMBER);
    23b6:	8928      	ldrh	r0, [r5, #8]
    23b8:	3801      	subs	r0, #1
    23ba:	b280      	uxth	r0, r0
    23bc:	4b06      	ldr	r3, [pc, #24]	; (23d8 <eeprom_emulator_erase_memory+0xd4>)
    23be:	4798      	blx	r3

	/* Write EEPROM emulation master block */
	_eeprom_emulator_create_master_page();

	/* Map the newly created EEPROM memory block */
	_eeprom_emulator_update_page_mapping();
    23c0:	4b07      	ldr	r3, [pc, #28]	; (23e0 <eeprom_emulator_erase_memory+0xdc>)
    23c2:	4798      	blx	r3
}
    23c4:	b014      	add	sp, #80	; 0x50
    23c6:	bd70      	pop	{r4, r5, r6, pc}
    23c8:	200002e4 	.word	0x200002e4
    23cc:	00002051 	.word	0x00002051
    23d0:	000055db 	.word	0x000055db
    23d4:	000021dd 	.word	0x000021dd
    23d8:	00002201 	.word	0x00002201
    23dc:	000064f8 	.word	0x000064f8
    23e0:	0000206d 	.word	0x0000206d

000023e4 <eeprom_emulator_commit_page_buffer>:
 *       data loss.
 *
 * \return Status code indicating the status of the operation.
 */
enum status_code eeprom_emulator_commit_page_buffer(void)
{
    23e4:	b510      	push	{r4, lr}
	enum status_code error_code = STATUS_OK;

	/* If cache is inactive, no need to commit anything to physical memory */
	if (_eeprom_instance.cache_active == false) {
    23e6:	23c8      	movs	r3, #200	; 0xc8
    23e8:	4a08      	ldr	r2, [pc, #32]	; (240c <eeprom_emulator_commit_page_buffer+0x28>)
    23ea:	5cd3      	ldrb	r3, [r2, r3]
    23ec:	2b00      	cmp	r3, #0
    23ee:	d101      	bne.n	23f4 <eeprom_emulator_commit_page_buffer+0x10>

	barrier(); // Enforce ordering to prevent incorrect cache state
	_eeprom_instance.cache_active = false;

	return error_code;
}
    23f0:	2000      	movs	r0, #0
    23f2:	bd10      	pop	{r4, pc}
			_eeprom_instance.page_map[cached_logical_page]);
    23f4:	0014      	movs	r4, r2
	uint8_t cached_logical_page = _eeprom_instance.cache.header.logical_page;
    23f6:	2388      	movs	r3, #136	; 0x88
			_eeprom_instance.page_map[cached_logical_page]);
    23f8:	5cd3      	ldrb	r3, [r2, r3]
    23fa:	18d3      	adds	r3, r2, r3
	_eeprom_emulator_nvm_commit_cache(
    23fc:	7ad8      	ldrb	r0, [r3, #11]
    23fe:	4b04      	ldr	r3, [pc, #16]	; (2410 <eeprom_emulator_commit_page_buffer+0x2c>)
    2400:	4798      	blx	r3
	_eeprom_instance.cache_active = false;
    2402:	2200      	movs	r2, #0
    2404:	23c8      	movs	r3, #200	; 0xc8
    2406:	54e2      	strb	r2, [r4, r3]
	return error_code;
    2408:	e7f2      	b.n	23f0 <eeprom_emulator_commit_page_buffer+0xc>
    240a:	46c0      	nop			; (mov r8, r8)
    240c:	200002e4 	.word	0x200002e4
    2410:	00002201 	.word	0x00002201

00002414 <eeprom_emulator_write_page>:
{
    2414:	b5f0      	push	{r4, r5, r6, r7, lr}
    2416:	46de      	mov	lr, fp
    2418:	4657      	mov	r7, sl
    241a:	464e      	mov	r6, r9
    241c:	4645      	mov	r5, r8
    241e:	b5e0      	push	{r5, r6, r7, lr}
    2420:	b087      	sub	sp, #28
    2422:	0004      	movs	r4, r0
    2424:	9100      	str	r1, [sp, #0]
	if (_eeprom_instance.initialized == false) {
    2426:	4b5a      	ldr	r3, [pc, #360]	; (2590 <eeprom_emulator_write_page+0x17c>)
    2428:	781b      	ldrb	r3, [r3, #0]
		return STATUS_ERR_NOT_INITIALIZED;
    242a:	201f      	movs	r0, #31
	if (_eeprom_instance.initialized == false) {
    242c:	2b00      	cmp	r3, #0
    242e:	d106      	bne.n	243e <eeprom_emulator_write_page+0x2a>
}
    2430:	b007      	add	sp, #28
    2432:	bc3c      	pop	{r2, r3, r4, r5}
    2434:	4690      	mov	r8, r2
    2436:	4699      	mov	r9, r3
    2438:	46a2      	mov	sl, r4
    243a:	46ab      	mov	fp, r5
    243c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (logical_page >= _eeprom_instance.logical_pages) {
    243e:	4b54      	ldr	r3, [pc, #336]	; (2590 <eeprom_emulator_write_page+0x17c>)
    2440:	7a9b      	ldrb	r3, [r3, #10]
		return STATUS_ERR_BAD_ADDRESS;
    2442:	3807      	subs	r0, #7
	if (logical_page >= _eeprom_instance.logical_pages) {
    2444:	42a3      	cmp	r3, r4
    2446:	d9f3      	bls.n	2430 <eeprom_emulator_write_page+0x1c>
	if ((_eeprom_instance.cache_active == true) &&
    2448:	23c8      	movs	r3, #200	; 0xc8
    244a:	4a51      	ldr	r2, [pc, #324]	; (2590 <eeprom_emulator_write_page+0x17c>)
    244c:	5cd3      	ldrb	r3, [r2, r3]
    244e:	2b00      	cmp	r3, #0
    2450:	d005      	beq.n	245e <eeprom_emulator_write_page+0x4a>
			(_eeprom_instance.cache.header.logical_page != logical_page)) {
    2452:	2388      	movs	r3, #136	; 0x88
	if ((_eeprom_instance.cache_active == true) &&
    2454:	5cd3      	ldrb	r3, [r2, r3]
    2456:	42a3      	cmp	r3, r4
    2458:	d001      	beq.n	245e <eeprom_emulator_write_page+0x4a>
		eeprom_emulator_commit_page_buffer();
    245a:	4b4e      	ldr	r3, [pc, #312]	; (2594 <eeprom_emulator_write_page+0x180>)
    245c:	4798      	blx	r3
	bool page_spare  = _eeprom_emulator_is_page_free_on_row(
    245e:	4b4c      	ldr	r3, [pc, #304]	; (2590 <eeprom_emulator_write_page+0x17c>)
    2460:	191b      	adds	r3, r3, r4
    2462:	7ade      	ldrb	r6, [r3, #11]
		uint8_t page = (row * NVMCTRL_ROW_PAGES) + c;
    2464:	2303      	movs	r3, #3
    2466:	0031      	movs	r1, r6
    2468:	4399      	bics	r1, r3
		if (_eeprom_instance.flash[page].header.logical_page ==
    246a:	4b49      	ldr	r3, [pc, #292]	; (2590 <eeprom_emulator_write_page+0x17c>)
    246c:	6858      	ldr	r0, [r3, #4]
    246e:	01b3      	lsls	r3, r6, #6
    2470:	5c1b      	ldrb	r3, [r3, r0]
    2472:	2bff      	cmp	r3, #255	; 0xff
    2474:	d047      	beq.n	2506 <eeprom_emulator_write_page+0xf2>
    2476:	1c75      	adds	r5, r6, #1
    2478:	b2ed      	uxtb	r5, r5
    247a:	3104      	adds	r1, #4
    247c:	b2c9      	uxtb	r1, r1
	for (uint8_t c = page_in_row; c < NVMCTRL_ROW_PAGES; c++) {
    247e:	42a9      	cmp	r1, r5
    2480:	d057      	beq.n	2532 <eeprom_emulator_write_page+0x11e>
    2482:	1c6b      	adds	r3, r5, #1
    2484:	b2db      	uxtb	r3, r3
		if (_eeprom_instance.flash[page].header.logical_page ==
    2486:	01aa      	lsls	r2, r5, #6
    2488:	5c12      	ldrb	r2, [r2, r0]
    248a:	2aff      	cmp	r2, #255	; 0xff
    248c:	d03c      	beq.n	2508 <eeprom_emulator_write_page+0xf4>
    248e:	001d      	movs	r5, r3
    2490:	e7f5      	b.n	247e <eeprom_emulator_write_page+0x6a>
				page_trans[c].physical_page =
    2492:	aa05      	add	r2, sp, #20
    2494:	18d2      	adds	r2, r2, r3
    2496:	7056      	strb	r6, [r2, #1]
    2498:	e069      	b.n	256e <eeprom_emulator_write_page+0x15a>
    249a:	af05      	add	r7, sp, #20
    249c:	18ff      	adds	r7, r7, r3
    249e:	707d      	strb	r5, [r7, #1]
    24a0:	e063      	b.n	256a <eeprom_emulator_write_page+0x156>
			_eeprom_emulator_nvm_read_page(
    24a2:	7870      	ldrb	r0, [r6, #1]
    24a4:	9902      	ldr	r1, [sp, #8]
    24a6:	4b3c      	ldr	r3, [pc, #240]	; (2598 <eeprom_emulator_write_page+0x184>)
    24a8:	4798      	blx	r3
		_eeprom_emulator_nvm_fill_cache(new_page, &_eeprom_instance.cache);
    24aa:	4c39      	ldr	r4, [pc, #228]	; (2590 <eeprom_emulator_write_page+0x17c>)
    24ac:	0021      	movs	r1, r4
    24ae:	3188      	adds	r1, #136	; 0x88
    24b0:	b2a8      	uxth	r0, r5
    24b2:	4b3a      	ldr	r3, [pc, #232]	; (259c <eeprom_emulator_write_page+0x188>)
    24b4:	4798      	blx	r3
		_eeprom_instance.page_map[page_trans[c].logical_page] = new_page;
    24b6:	464b      	mov	r3, r9
    24b8:	781b      	ldrb	r3, [r3, #0]
    24ba:	18e3      	adds	r3, r4, r3
    24bc:	72dd      	strb	r5, [r3, #11]
		_eeprom_instance.cache_active = true;
    24be:	2201      	movs	r2, #1
    24c0:	23c8      	movs	r3, #200	; 0xc8
    24c2:	54e2      	strb	r2, [r4, r3]
    24c4:	3701      	adds	r7, #1
    24c6:	3602      	adds	r6, #2
	for (uint8_t c = 0; c < 2; c++) {
    24c8:	2f02      	cmp	r7, #2
    24ca:	d013      	beq.n	24f4 <eeprom_emulator_write_page+0xe0>
				((_eeprom_instance.spare_row * NVMCTRL_ROW_PAGES) + c);
    24cc:	2387      	movs	r3, #135	; 0x87
    24ce:	465a      	mov	r2, fp
    24d0:	5cd5      	ldrb	r5, [r2, r3]
    24d2:	00ad      	lsls	r5, r5, #2
    24d4:	19ed      	adds	r5, r5, r7
		eeprom_emulator_commit_page_buffer();
    24d6:	47d0      	blx	sl
    24d8:	46b1      	mov	r9, r6
		if (logical_page == page_trans[c].logical_page) {
    24da:	7833      	ldrb	r3, [r6, #0]
    24dc:	9901      	ldr	r1, [sp, #4]
    24de:	428b      	cmp	r3, r1
    24e0:	d1df      	bne.n	24a2 <eeprom_emulator_write_page+0x8e>
			_eeprom_instance.cache.header.logical_page = logical_page;
    24e2:	2388      	movs	r3, #136	; 0x88
    24e4:	4a2a      	ldr	r2, [pc, #168]	; (2590 <eeprom_emulator_write_page+0x17c>)
    24e6:	54d1      	strb	r1, [r2, r3]
			memcpy(_eeprom_instance.cache.data, data, EEPROM_PAGE_SIZE);
    24e8:	223c      	movs	r2, #60	; 0x3c
    24ea:	9900      	ldr	r1, [sp, #0]
    24ec:	9803      	ldr	r0, [sp, #12]
    24ee:	4b2c      	ldr	r3, [pc, #176]	; (25a0 <eeprom_emulator_write_page+0x18c>)
    24f0:	4798      	blx	r3
    24f2:	e7da      	b.n	24aa <eeprom_emulator_write_page+0x96>
	_eeprom_emulator_nvm_erase_row(row_number);
    24f4:	4644      	mov	r4, r8
    24f6:	4640      	mov	r0, r8
    24f8:	4b2a      	ldr	r3, [pc, #168]	; (25a4 <eeprom_emulator_write_page+0x190>)
    24fa:	4798      	blx	r3
	_eeprom_instance.spare_row = row_number;
    24fc:	2387      	movs	r3, #135	; 0x87
    24fe:	4a24      	ldr	r2, [pc, #144]	; (2590 <eeprom_emulator_write_page+0x17c>)
    2500:	54d4      	strb	r4, [r2, r3]
		return STATUS_OK;
    2502:	2000      	movs	r0, #0
    2504:	e794      	b.n	2430 <eeprom_emulator_write_page+0x1c>
		uint8_t page = (row * NVMCTRL_ROW_PAGES) + c;
    2506:	0035      	movs	r5, r6
	_eeprom_instance.cache.header.logical_page = logical_page;
    2508:	4e21      	ldr	r6, [pc, #132]	; (2590 <eeprom_emulator_write_page+0x17c>)
    250a:	2388      	movs	r3, #136	; 0x88
    250c:	54f4      	strb	r4, [r6, r3]
	memcpy(&_eeprom_instance.cache.data,
    250e:	0030      	movs	r0, r6
    2510:	308c      	adds	r0, #140	; 0x8c
    2512:	223c      	movs	r2, #60	; 0x3c
    2514:	9900      	ldr	r1, [sp, #0]
    2516:	4b22      	ldr	r3, [pc, #136]	; (25a0 <eeprom_emulator_write_page+0x18c>)
    2518:	4798      	blx	r3
	_eeprom_emulator_nvm_fill_cache(new_page, &_eeprom_instance.cache);
    251a:	0031      	movs	r1, r6
    251c:	3188      	adds	r1, #136	; 0x88
    251e:	b2a8      	uxth	r0, r5
    2520:	4b1e      	ldr	r3, [pc, #120]	; (259c <eeprom_emulator_write_page+0x188>)
    2522:	4798      	blx	r3
	_eeprom_instance.page_map[logical_page] = new_page;
    2524:	1934      	adds	r4, r6, r4
    2526:	72e5      	strb	r5, [r4, #11]
	_eeprom_instance.cache_active           = true;
    2528:	2201      	movs	r2, #1
    252a:	23c8      	movs	r3, #200	; 0xc8
    252c:	54f2      	strb	r2, [r6, r3]
	return STATUS_OK;
    252e:	2000      	movs	r0, #0
    2530:	e77e      	b.n	2430 <eeprom_emulator_write_page+0x1c>
		_eeprom_emulator_move_data_to_spare(
    2532:	08b3      	lsrs	r3, r6, #2
    2534:	4698      	mov	r8, r3
			(struct _eeprom_page *)&_eeprom_instance.flash[row_number * NVMCTRL_ROW_PAGES];
    2536:	021b      	lsls	r3, r3, #8
	const struct _eeprom_page *row_data =
    2538:	4a15      	ldr	r2, [pc, #84]	; (2590 <eeprom_emulator_write_page+0x17c>)
    253a:	6852      	ldr	r2, [r2, #4]
    253c:	18d3      	adds	r3, r2, r3
	page_trans[0].logical_page  = row_data[0].header.logical_page;
    253e:	aa05      	add	r2, sp, #20
    2540:	7819      	ldrb	r1, [r3, #0]
    2542:	7011      	strb	r1, [r2, #0]
	page_trans[0].physical_page = (row_number * NVMCTRL_ROW_PAGES);
    2544:	2103      	movs	r1, #3
    2546:	438e      	bics	r6, r1
    2548:	7056      	strb	r6, [r2, #1]
	page_trans[1].logical_page  = row_data[1].header.logical_page;
    254a:	313d      	adds	r1, #61	; 0x3d
    254c:	5c59      	ldrb	r1, [r3, r1]
    254e:	7091      	strb	r1, [r2, #2]
	page_trans[1].physical_page = (row_number * NVMCTRL_ROW_PAGES) + 1;
    2550:	1c71      	adds	r1, r6, #1
    2552:	70d1      	strb	r1, [r2, #3]
			if (page_trans[c].logical_page == row_data[c2].header.logical_page) {
    2554:	2280      	movs	r2, #128	; 0x80
    2556:	5c98      	ldrb	r0, [r3, r2]
    2558:	3240      	adds	r2, #64	; 0x40
    255a:	5c99      	ldrb	r1, [r3, r2]
    255c:	2300      	movs	r3, #0
						(row_number * NVMCTRL_ROW_PAGES) + c2;
    255e:	1cb5      	adds	r5, r6, #2
    2560:	3603      	adds	r6, #3
			if (page_trans[c].logical_page == row_data[c2].header.logical_page) {
    2562:	aa05      	add	r2, sp, #20
    2564:	5cd2      	ldrb	r2, [r2, r3]
    2566:	4290      	cmp	r0, r2
    2568:	d097      	beq.n	249a <eeprom_emulator_write_page+0x86>
    256a:	428a      	cmp	r2, r1
    256c:	d091      	beq.n	2492 <eeprom_emulator_write_page+0x7e>
    256e:	3302      	adds	r3, #2
	for (uint8_t c = 0; c < 2; c++) {
    2570:	2b04      	cmp	r3, #4
    2572:	d1f6      	bne.n	2562 <eeprom_emulator_write_page+0x14e>
    2574:	ae05      	add	r6, sp, #20
    2576:	2700      	movs	r7, #0
				((_eeprom_instance.spare_row * NVMCTRL_ROW_PAGES) + c);
    2578:	4b05      	ldr	r3, [pc, #20]	; (2590 <eeprom_emulator_write_page+0x17c>)
    257a:	469b      	mov	fp, r3
		eeprom_emulator_commit_page_buffer();
    257c:	4b05      	ldr	r3, [pc, #20]	; (2594 <eeprom_emulator_write_page+0x180>)
    257e:	469a      	mov	sl, r3
			_eeprom_emulator_nvm_read_page(
    2580:	465b      	mov	r3, fp
    2582:	3388      	adds	r3, #136	; 0x88
    2584:	9302      	str	r3, [sp, #8]
			memcpy(_eeprom_instance.cache.data, data, EEPROM_PAGE_SIZE);
    2586:	3304      	adds	r3, #4
    2588:	9303      	str	r3, [sp, #12]
    258a:	9401      	str	r4, [sp, #4]
    258c:	e79e      	b.n	24cc <eeprom_emulator_write_page+0xb8>
    258e:	46c0      	nop			; (mov r8, r8)
    2590:	200002e4 	.word	0x200002e4
    2594:	000023e5 	.word	0x000023e5
    2598:	000021b9 	.word	0x000021b9
    259c:	000021dd 	.word	0x000021dd
    25a0:	000055c9 	.word	0x000055c9
    25a4:	00002051 	.word	0x00002051

000025a8 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
    25a8:	b5f0      	push	{r4, r5, r6, r7, lr}
    25aa:	46c6      	mov	lr, r8
    25ac:	b500      	push	{lr}
    25ae:	000c      	movs	r4, r1
    25b0:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
    25b2:	2800      	cmp	r0, #0
    25b4:	d10f      	bne.n	25d6 <_read+0x2e>
		return -1;
	}

	for (; len > 0; --len) {
    25b6:	2a00      	cmp	r2, #0
    25b8:	dd11      	ble.n	25de <_read+0x36>
    25ba:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
    25bc:	4e09      	ldr	r6, [pc, #36]	; (25e4 <_read+0x3c>)
    25be:	4d0a      	ldr	r5, [pc, #40]	; (25e8 <_read+0x40>)
    25c0:	6830      	ldr	r0, [r6, #0]
    25c2:	0021      	movs	r1, r4
    25c4:	682b      	ldr	r3, [r5, #0]
    25c6:	4798      	blx	r3
		ptr++;
    25c8:	3401      	adds	r4, #1
	for (; len > 0; --len) {
    25ca:	42bc      	cmp	r4, r7
    25cc:	d1f8      	bne.n	25c0 <_read+0x18>
		nChars++;
	}
	return nChars;
}
    25ce:	4640      	mov	r0, r8
    25d0:	bc04      	pop	{r2}
    25d2:	4690      	mov	r8, r2
    25d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -1;
    25d6:	2301      	movs	r3, #1
    25d8:	425b      	negs	r3, r3
    25da:	4698      	mov	r8, r3
    25dc:	e7f7      	b.n	25ce <_read+0x26>
	for (; len > 0; --len) {
    25de:	4680      	mov	r8, r0
    25e0:	e7f5      	b.n	25ce <_read+0x26>
    25e2:	46c0      	nop			; (mov r8, r8)
    25e4:	20000468 	.word	0x20000468
    25e8:	20000460 	.word	0x20000460

000025ec <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
    25ec:	b5f0      	push	{r4, r5, r6, r7, lr}
    25ee:	46c6      	mov	lr, r8
    25f0:	b500      	push	{lr}
    25f2:	000e      	movs	r6, r1
    25f4:	0015      	movs	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
    25f6:	3801      	subs	r0, #1
    25f8:	2802      	cmp	r0, #2
    25fa:	d810      	bhi.n	261e <_write+0x32>
		return -1;
	}

	for (; len != 0; --len) {
    25fc:	2a00      	cmp	r2, #0
    25fe:	d011      	beq.n	2624 <_write+0x38>
    2600:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
    2602:	4b0c      	ldr	r3, [pc, #48]	; (2634 <_write+0x48>)
    2604:	4698      	mov	r8, r3
    2606:	4f0c      	ldr	r7, [pc, #48]	; (2638 <_write+0x4c>)
    2608:	4643      	mov	r3, r8
    260a:	6818      	ldr	r0, [r3, #0]
    260c:	5d31      	ldrb	r1, [r6, r4]
    260e:	683b      	ldr	r3, [r7, #0]
    2610:	4798      	blx	r3
    2612:	2800      	cmp	r0, #0
    2614:	db08      	blt.n	2628 <_write+0x3c>
			return -1;
		}
		++nChars;
    2616:	3401      	adds	r4, #1
	for (; len != 0; --len) {
    2618:	42a5      	cmp	r5, r4
    261a:	d1f5      	bne.n	2608 <_write+0x1c>
    261c:	e006      	b.n	262c <_write+0x40>
		return -1;
    261e:	2401      	movs	r4, #1
    2620:	4264      	negs	r4, r4
    2622:	e003      	b.n	262c <_write+0x40>
	for (; len != 0; --len) {
    2624:	0014      	movs	r4, r2
    2626:	e001      	b.n	262c <_write+0x40>
			return -1;
    2628:	2401      	movs	r4, #1
    262a:	4264      	negs	r4, r4
	}
	return nChars;
}
    262c:	0020      	movs	r0, r4
    262e:	bc04      	pop	{r2}
    2630:	4690      	mov	r8, r2
    2632:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2634:	20000468 	.word	0x20000468
    2638:	20000464 	.word	0x20000464

0000263c <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
    263c:	b5f0      	push	{r4, r5, r6, r7, lr}
    263e:	46de      	mov	lr, fp
    2640:	4657      	mov	r7, sl
    2642:	464e      	mov	r6, r9
    2644:	4645      	mov	r5, r8
    2646:	b5e0      	push	{r5, r6, r7, lr}
    2648:	b091      	sub	sp, #68	; 0x44
    264a:	0005      	movs	r5, r0
    264c:	000c      	movs	r4, r1
    264e:	0016      	movs	r6, r2
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
    2650:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    2652:	0008      	movs	r0, r1
    2654:	4bad      	ldr	r3, [pc, #692]	; (290c <usart_init+0x2d0>)
    2656:	4798      	blx	r3
    2658:	0002      	movs	r2, r0
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    265a:	6823      	ldr	r3, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
    265c:	2005      	movs	r0, #5
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    265e:	07db      	lsls	r3, r3, #31
    2660:	d506      	bpl.n	2670 <usart_init+0x34>
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
	_sercom_instances[instance_index] = module;
#endif

	return status_code;
}
    2662:	b011      	add	sp, #68	; 0x44
    2664:	bc3c      	pop	{r2, r3, r4, r5}
    2666:	4690      	mov	r8, r2
    2668:	4699      	mov	r9, r3
    266a:	46a2      	mov	sl, r4
    266c:	46ab      	mov	fp, r5
    266e:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    2670:	6823      	ldr	r3, [r4, #0]
		return STATUS_ERR_DENIED;
    2672:	3017      	adds	r0, #23
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    2674:	079b      	lsls	r3, r3, #30
    2676:	d4f4      	bmi.n	2662 <usart_init+0x26>
    2678:	49a5      	ldr	r1, [pc, #660]	; (2910 <usart_init+0x2d4>)
    267a:	6a08      	ldr	r0, [r1, #32]
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    267c:	1c97      	adds	r7, r2, #2
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    267e:	2301      	movs	r3, #1
    2680:	40bb      	lsls	r3, r7
    2682:	4303      	orrs	r3, r0
    2684:	620b      	str	r3, [r1, #32]
	gclk_chan_conf.source_generator = config->generator_source;
    2686:	a90f      	add	r1, sp, #60	; 0x3c
    2688:	272d      	movs	r7, #45	; 0x2d
    268a:	5df3      	ldrb	r3, [r6, r7]
    268c:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    268e:	3214      	adds	r2, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    2690:	b2d3      	uxtb	r3, r2
    2692:	9302      	str	r3, [sp, #8]
    2694:	0018      	movs	r0, r3
    2696:	4b9f      	ldr	r3, [pc, #636]	; (2914 <usart_init+0x2d8>)
    2698:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    269a:	9802      	ldr	r0, [sp, #8]
    269c:	4b9e      	ldr	r3, [pc, #632]	; (2918 <usart_init+0x2dc>)
    269e:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    26a0:	5df0      	ldrb	r0, [r6, r7]
    26a2:	2100      	movs	r1, #0
    26a4:	4b9d      	ldr	r3, [pc, #628]	; (291c <usart_init+0x2e0>)
    26a6:	4798      	blx	r3
	module->character_size = config->character_size;
    26a8:	7af3      	ldrb	r3, [r6, #11]
    26aa:	716b      	strb	r3, [r5, #5]
	module->receiver_enabled = config->receiver_enable;
    26ac:	2324      	movs	r3, #36	; 0x24
    26ae:	5cf3      	ldrb	r3, [r6, r3]
    26b0:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
    26b2:	2325      	movs	r3, #37	; 0x25
    26b4:	5cf3      	ldrb	r3, [r6, r3]
    26b6:	71eb      	strb	r3, [r5, #7]
	module->lin_slave_enabled = config->lin_slave_enable;
    26b8:	7ef3      	ldrb	r3, [r6, #27]
    26ba:	722b      	strb	r3, [r5, #8]
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
    26bc:	7f33      	ldrb	r3, [r6, #28]
    26be:	726b      	strb	r3, [r5, #9]
	SercomUsart *const usart_hw = &(module->hw->USART);
    26c0:	682b      	ldr	r3, [r5, #0]
    26c2:	4698      	mov	r8, r3
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    26c4:	0018      	movs	r0, r3
    26c6:	4b91      	ldr	r3, [pc, #580]	; (290c <usart_init+0x2d0>)
    26c8:	4798      	blx	r3
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    26ca:	3014      	adds	r0, #20
	uint16_t baud  = 0;
    26cc:	2200      	movs	r2, #0
    26ce:	230e      	movs	r3, #14
    26d0:	a906      	add	r1, sp, #24
    26d2:	468c      	mov	ip, r1
    26d4:	4463      	add	r3, ip
    26d6:	801a      	strh	r2, [r3, #0]
	switch (config->sample_rate) {
    26d8:	8a32      	ldrh	r2, [r6, #16]
    26da:	9202      	str	r2, [sp, #8]
    26dc:	2380      	movs	r3, #128	; 0x80
    26de:	01db      	lsls	r3, r3, #7
    26e0:	429a      	cmp	r2, r3
    26e2:	d100      	bne.n	26e6 <usart_init+0xaa>
    26e4:	e09f      	b.n	2826 <usart_init+0x1ea>
    26e6:	d90f      	bls.n	2708 <usart_init+0xcc>
    26e8:	23c0      	movs	r3, #192	; 0xc0
    26ea:	01db      	lsls	r3, r3, #7
    26ec:	9a02      	ldr	r2, [sp, #8]
    26ee:	429a      	cmp	r2, r3
    26f0:	d100      	bne.n	26f4 <usart_init+0xb8>
    26f2:	e093      	b.n	281c <usart_init+0x1e0>
    26f4:	2380      	movs	r3, #128	; 0x80
    26f6:	021b      	lsls	r3, r3, #8
    26f8:	429a      	cmp	r2, r3
    26fa:	d000      	beq.n	26fe <usart_init+0xc2>
    26fc:	e101      	b.n	2902 <usart_init+0x2c6>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
    26fe:	2303      	movs	r3, #3
    2700:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    2702:	2300      	movs	r3, #0
    2704:	9307      	str	r3, [sp, #28]
    2706:	e008      	b.n	271a <usart_init+0xde>
	switch (config->sample_rate) {
    2708:	2380      	movs	r3, #128	; 0x80
    270a:	019b      	lsls	r3, r3, #6
    270c:	429a      	cmp	r2, r3
    270e:	d000      	beq.n	2712 <usart_init+0xd6>
    2710:	e0f7      	b.n	2902 <usart_init+0x2c6>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    2712:	2310      	movs	r3, #16
    2714:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    2716:	3b0f      	subs	r3, #15
    2718:	9307      	str	r3, [sp, #28]
	ctrla = (uint32_t)config->data_order |
    271a:	6833      	ldr	r3, [r6, #0]
    271c:	469b      	mov	fp, r3
		(uint32_t)config->mux_setting |
    271e:	68f3      	ldr	r3, [r6, #12]
    2720:	9304      	str	r3, [sp, #16]
		config->sample_adjustment |
    2722:	6973      	ldr	r3, [r6, #20]
    2724:	469a      	mov	sl, r3
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    2726:	7e33      	ldrb	r3, [r6, #24]
    2728:	9305      	str	r3, [sp, #20]
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    272a:	2326      	movs	r3, #38	; 0x26
    272c:	5cf3      	ldrb	r3, [r6, r3]
    272e:	9303      	str	r3, [sp, #12]
	transfer_mode = (uint32_t)config->transfer_mode;
    2730:	6873      	ldr	r3, [r6, #4]
    2732:	4699      	mov	r9, r3
	switch (transfer_mode)
    2734:	2b00      	cmp	r3, #0
    2736:	d100      	bne.n	273a <usart_init+0xfe>
    2738:	e0a1      	b.n	287e <usart_init+0x242>
    273a:	2380      	movs	r3, #128	; 0x80
    273c:	055b      	lsls	r3, r3, #21
    273e:	4599      	cmp	r9, r3
    2740:	d100      	bne.n	2744 <usart_init+0x108>
    2742:	e085      	b.n	2850 <usart_init+0x214>
	if(config->encoding_format_enable) {
    2744:	7e73      	ldrb	r3, [r6, #25]
    2746:	2b00      	cmp	r3, #0
    2748:	d002      	beq.n	2750 <usart_init+0x114>
		usart_hw->RXPL.reg = config->receive_pulse_length;
    274a:	7eb3      	ldrb	r3, [r6, #26]
    274c:	4642      	mov	r2, r8
    274e:	7393      	strb	r3, [r2, #14]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    2750:	682a      	ldr	r2, [r5, #0]
    2752:	9f02      	ldr	r7, [sp, #8]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    2754:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    2756:	2b00      	cmp	r3, #0
    2758:	d1fc      	bne.n	2754 <usart_init+0x118>
	usart_hw->BAUD.reg = baud;
    275a:	330e      	adds	r3, #14
    275c:	aa06      	add	r2, sp, #24
    275e:	4694      	mov	ip, r2
    2760:	4463      	add	r3, ip
    2762:	881b      	ldrh	r3, [r3, #0]
    2764:	4642      	mov	r2, r8
    2766:	8193      	strh	r3, [r2, #12]
	ctrla |= transfer_mode;
    2768:	465b      	mov	r3, fp
    276a:	9a04      	ldr	r2, [sp, #16]
    276c:	4313      	orrs	r3, r2
    276e:	4652      	mov	r2, sl
    2770:	4313      	orrs	r3, r2
    2772:	464a      	mov	r2, r9
    2774:	4313      	orrs	r3, r2
    2776:	431f      	orrs	r7, r3
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    2778:	9b05      	ldr	r3, [sp, #20]
    277a:	021b      	lsls	r3, r3, #8
	ctrla |= transfer_mode;
    277c:	431f      	orrs	r7, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    277e:	9b03      	ldr	r3, [sp, #12]
    2780:	075b      	lsls	r3, r3, #29
	ctrla |= transfer_mode;
    2782:	431f      	orrs	r7, r3
	if (config->use_external_clock == false) {
    2784:	2327      	movs	r3, #39	; 0x27
    2786:	5cf3      	ldrb	r3, [r6, r3]
    2788:	2b00      	cmp	r3, #0
    278a:	d101      	bne.n	2790 <usart_init+0x154>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
    278c:	3304      	adds	r3, #4
    278e:	431f      	orrs	r7, r3
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    2790:	7e73      	ldrb	r3, [r6, #25]
    2792:	029b      	lsls	r3, r3, #10
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    2794:	7f32      	ldrb	r2, [r6, #28]
    2796:	0252      	lsls	r2, r2, #9
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    2798:	4313      	orrs	r3, r2
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    279a:	7f72      	ldrb	r2, [r6, #29]
    279c:	0212      	lsls	r2, r2, #8
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    279e:	4313      	orrs	r3, r2
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    27a0:	2224      	movs	r2, #36	; 0x24
    27a2:	5cb2      	ldrb	r2, [r6, r2]
    27a4:	0452      	lsls	r2, r2, #17
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    27a6:	4313      	orrs	r3, r2
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
    27a8:	2225      	movs	r2, #37	; 0x25
    27aa:	5cb2      	ldrb	r2, [r6, r2]
    27ac:	0412      	lsls	r2, r2, #16
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    27ae:	4313      	orrs	r3, r2
	ctrlb |= (uint32_t)config->character_size;
    27b0:	7ab1      	ldrb	r1, [r6, #10]
    27b2:	7af2      	ldrb	r2, [r6, #11]
    27b4:	4311      	orrs	r1, r2
    27b6:	4319      	orrs	r1, r3
	if (config->parity != USART_PARITY_NONE) {
    27b8:	8933      	ldrh	r3, [r6, #8]
    27ba:	2bff      	cmp	r3, #255	; 0xff
    27bc:	d100      	bne.n	27c0 <usart_init+0x184>
    27be:	e082      	b.n	28c6 <usart_init+0x28a>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
    27c0:	2280      	movs	r2, #128	; 0x80
    27c2:	0452      	lsls	r2, r2, #17
    27c4:	4317      	orrs	r7, r2
		ctrlb |= config->parity;
    27c6:	4319      	orrs	r1, r3
	if (config->run_in_standby || system_is_debugger_present()) {
    27c8:	232c      	movs	r3, #44	; 0x2c
    27ca:	5cf3      	ldrb	r3, [r6, r3]
    27cc:	2b00      	cmp	r3, #0
    27ce:	d103      	bne.n	27d8 <usart_init+0x19c>
    27d0:	4b53      	ldr	r3, [pc, #332]	; (2920 <usart_init+0x2e4>)
    27d2:	789b      	ldrb	r3, [r3, #2]
    27d4:	079b      	lsls	r3, r3, #30
    27d6:	d501      	bpl.n	27dc <usart_init+0x1a0>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
    27d8:	2380      	movs	r3, #128	; 0x80
    27da:	431f      	orrs	r7, r3
	SercomUsart *const usart_hw = &(module->hw->USART);
    27dc:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    27de:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    27e0:	2b00      	cmp	r3, #0
    27e2:	d1fc      	bne.n	27de <usart_init+0x1a2>
	usart_hw->CTRLB.reg = ctrlb;
    27e4:	4643      	mov	r3, r8
    27e6:	6059      	str	r1, [r3, #4]
	SercomUsart *const usart_hw = &(module->hw->USART);
    27e8:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    27ea:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    27ec:	2b00      	cmp	r3, #0
    27ee:	d1fc      	bne.n	27ea <usart_init+0x1ae>
	usart_hw->CTRLA.reg = ctrla;
    27f0:	4643      	mov	r3, r8
    27f2:	601f      	str	r7, [r3, #0]
	config->mux_position = SYSTEM_PINMUX_GPIO;
    27f4:	ab0e      	add	r3, sp, #56	; 0x38
    27f6:	2280      	movs	r2, #128	; 0x80
    27f8:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    27fa:	2200      	movs	r2, #0
    27fc:	705a      	strb	r2, [r3, #1]
	config->powersave    = false;
    27fe:	70da      	strb	r2, [r3, #3]
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    2800:	709a      	strb	r2, [r3, #2]
	uint32_t pad_pinmuxes[] = {
    2802:	6b33      	ldr	r3, [r6, #48]	; 0x30
    2804:	930a      	str	r3, [sp, #40]	; 0x28
    2806:	6b73      	ldr	r3, [r6, #52]	; 0x34
    2808:	930b      	str	r3, [sp, #44]	; 0x2c
    280a:	6bb3      	ldr	r3, [r6, #56]	; 0x38
    280c:	930c      	str	r3, [sp, #48]	; 0x30
    280e:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
    2810:	9302      	str	r3, [sp, #8]
    2812:	930d      	str	r3, [sp, #52]	; 0x34
    2814:	2700      	movs	r7, #0
		uint32_t current_pinmux = pad_pinmuxes[pad];
    2816:	ad0a      	add	r5, sp, #40	; 0x28
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    2818:	4e42      	ldr	r6, [pc, #264]	; (2924 <usart_init+0x2e8>)
    281a:	e063      	b.n	28e4 <usart_init+0x2a8>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    281c:	2308      	movs	r3, #8
    281e:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    2820:	3b07      	subs	r3, #7
    2822:	9307      	str	r3, [sp, #28]
    2824:	e779      	b.n	271a <usart_init+0xde>
	ctrla = (uint32_t)config->data_order |
    2826:	6833      	ldr	r3, [r6, #0]
    2828:	469b      	mov	fp, r3
		(uint32_t)config->mux_setting |
    282a:	68f3      	ldr	r3, [r6, #12]
    282c:	9304      	str	r3, [sp, #16]
		config->sample_adjustment |
    282e:	6973      	ldr	r3, [r6, #20]
    2830:	469a      	mov	sl, r3
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    2832:	7e33      	ldrb	r3, [r6, #24]
    2834:	9305      	str	r3, [sp, #20]
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    2836:	2326      	movs	r3, #38	; 0x26
    2838:	5cf3      	ldrb	r3, [r6, r3]
    283a:	9303      	str	r3, [sp, #12]
	transfer_mode = (uint32_t)config->transfer_mode;
    283c:	6873      	ldr	r3, [r6, #4]
    283e:	4699      	mov	r9, r3
	switch (transfer_mode)
    2840:	2b00      	cmp	r3, #0
    2842:	d018      	beq.n	2876 <usart_init+0x23a>
    2844:	2380      	movs	r3, #128	; 0x80
    2846:	055b      	lsls	r3, r3, #21
    2848:	4599      	cmp	r9, r3
    284a:	d001      	beq.n	2850 <usart_init+0x214>
	enum status_code status_code = STATUS_OK;
    284c:	2000      	movs	r0, #0
    284e:	e025      	b.n	289c <usart_init+0x260>
			if (!config->use_external_clock) {
    2850:	2327      	movs	r3, #39	; 0x27
    2852:	5cf3      	ldrb	r3, [r6, r3]
    2854:	2b00      	cmp	r3, #0
    2856:	d000      	beq.n	285a <usart_init+0x21e>
    2858:	e774      	b.n	2744 <usart_init+0x108>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
    285a:	6a33      	ldr	r3, [r6, #32]
    285c:	001f      	movs	r7, r3
    285e:	b2c0      	uxtb	r0, r0
    2860:	4b31      	ldr	r3, [pc, #196]	; (2928 <usart_init+0x2ec>)
    2862:	4798      	blx	r3
    2864:	0001      	movs	r1, r0
    2866:	220e      	movs	r2, #14
    2868:	ab06      	add	r3, sp, #24
    286a:	469c      	mov	ip, r3
    286c:	4462      	add	r2, ip
    286e:	0038      	movs	r0, r7
    2870:	4b2e      	ldr	r3, [pc, #184]	; (292c <usart_init+0x2f0>)
    2872:	4798      	blx	r3
    2874:	e012      	b.n	289c <usart_init+0x260>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    2876:	2308      	movs	r3, #8
    2878:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    287a:	2300      	movs	r3, #0
    287c:	9307      	str	r3, [sp, #28]
			if (config->use_external_clock) {
    287e:	2327      	movs	r3, #39	; 0x27
    2880:	5cf3      	ldrb	r3, [r6, r3]
    2882:	2b00      	cmp	r3, #0
    2884:	d00e      	beq.n	28a4 <usart_init+0x268>
				status_code =
    2886:	9b06      	ldr	r3, [sp, #24]
    2888:	9300      	str	r3, [sp, #0]
    288a:	9b07      	ldr	r3, [sp, #28]
    288c:	220e      	movs	r2, #14
    288e:	a906      	add	r1, sp, #24
    2890:	468c      	mov	ip, r1
    2892:	4462      	add	r2, ip
    2894:	6ab1      	ldr	r1, [r6, #40]	; 0x28
    2896:	6a30      	ldr	r0, [r6, #32]
    2898:	4f25      	ldr	r7, [pc, #148]	; (2930 <usart_init+0x2f4>)
    289a:	47b8      	blx	r7
	if (status_code != STATUS_OK) {
    289c:	2800      	cmp	r0, #0
    289e:	d000      	beq.n	28a2 <usart_init+0x266>
    28a0:	e6df      	b.n	2662 <usart_init+0x26>
    28a2:	e74f      	b.n	2744 <usart_init+0x108>
						_sercom_get_async_baud_val(config->baudrate,
    28a4:	6a33      	ldr	r3, [r6, #32]
    28a6:	001f      	movs	r7, r3
    28a8:	b2c0      	uxtb	r0, r0
    28aa:	4b1f      	ldr	r3, [pc, #124]	; (2928 <usart_init+0x2ec>)
    28ac:	4798      	blx	r3
    28ae:	0001      	movs	r1, r0
				status_code =
    28b0:	9b06      	ldr	r3, [sp, #24]
    28b2:	9300      	str	r3, [sp, #0]
    28b4:	9b07      	ldr	r3, [sp, #28]
    28b6:	220e      	movs	r2, #14
    28b8:	a806      	add	r0, sp, #24
    28ba:	4684      	mov	ip, r0
    28bc:	4462      	add	r2, ip
    28be:	0038      	movs	r0, r7
    28c0:	4f1b      	ldr	r7, [pc, #108]	; (2930 <usart_init+0x2f4>)
    28c2:	47b8      	blx	r7
    28c4:	e7ea      	b.n	289c <usart_init+0x260>
		if(config->lin_slave_enable) {
    28c6:	7ef3      	ldrb	r3, [r6, #27]
    28c8:	2b00      	cmp	r3, #0
    28ca:	d100      	bne.n	28ce <usart_init+0x292>
    28cc:	e77c      	b.n	27c8 <usart_init+0x18c>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
    28ce:	2380      	movs	r3, #128	; 0x80
    28d0:	04db      	lsls	r3, r3, #19
    28d2:	431f      	orrs	r7, r3
    28d4:	e778      	b.n	27c8 <usart_init+0x18c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    28d6:	0020      	movs	r0, r4
    28d8:	4b16      	ldr	r3, [pc, #88]	; (2934 <usart_init+0x2f8>)
    28da:	4798      	blx	r3
    28dc:	e007      	b.n	28ee <usart_init+0x2b2>
    28de:	3701      	adds	r7, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
    28e0:	2f04      	cmp	r7, #4
    28e2:	d00c      	beq.n	28fe <usart_init+0x2c2>
    28e4:	b2f9      	uxtb	r1, r7
		uint32_t current_pinmux = pad_pinmuxes[pad];
    28e6:	00bb      	lsls	r3, r7, #2
    28e8:	5958      	ldr	r0, [r3, r5]
		if (current_pinmux == PINMUX_DEFAULT) {
    28ea:	2800      	cmp	r0, #0
    28ec:	d0f3      	beq.n	28d6 <usart_init+0x29a>
		if (current_pinmux != PINMUX_UNUSED) {
    28ee:	1c43      	adds	r3, r0, #1
    28f0:	d0f5      	beq.n	28de <usart_init+0x2a2>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    28f2:	a90e      	add	r1, sp, #56	; 0x38
    28f4:	7008      	strb	r0, [r1, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    28f6:	0c00      	lsrs	r0, r0, #16
    28f8:	b2c0      	uxtb	r0, r0
    28fa:	47b0      	blx	r6
    28fc:	e7ef      	b.n	28de <usart_init+0x2a2>
	return status_code;
    28fe:	2000      	movs	r0, #0
    2900:	e6af      	b.n	2662 <usart_init+0x26>
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    2902:	2310      	movs	r3, #16
    2904:	9306      	str	r3, [sp, #24]
	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    2906:	2300      	movs	r3, #0
    2908:	9307      	str	r3, [sp, #28]
    290a:	e706      	b.n	271a <usart_init+0xde>
    290c:	00002019 	.word	0x00002019
    2910:	40000400 	.word	0x40000400
    2914:	00002edd 	.word	0x00002edd
    2918:	00002e51 	.word	0x00002e51
    291c:	00001e55 	.word	0x00001e55
    2920:	41002000 	.word	0x41002000
    2924:	00002fd5 	.word	0x00002fd5
    2928:	00002ef9 	.word	0x00002ef9
    292c:	00001d97 	.word	0x00001d97
    2930:	00001dc1 	.word	0x00001dc1
    2934:	00001ea1 	.word	0x00001ea1

00002938 <usart_write_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    2938:	79c3      	ldrb	r3, [r0, #7]
		return STATUS_ERR_DENIED;
    293a:	221c      	movs	r2, #28
	if (!(module->transmitter_enabled)) {
    293c:	2b00      	cmp	r3, #0
    293e:	d101      	bne.n	2944 <usart_write_wait+0xc>
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
		/* Wait until data is sent */
	}

	return STATUS_OK;
}
    2940:	0010      	movs	r0, r2
    2942:	4770      	bx	lr
	SercomUsart *const usart_hw = &(module->hw->USART);
    2944:	6803      	ldr	r3, [r0, #0]
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_DRE)) {
    2946:	7e18      	ldrb	r0, [r3, #24]
		return STATUS_BUSY;
    2948:	3a17      	subs	r2, #23
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_DRE)) {
    294a:	07c0      	lsls	r0, r0, #31
    294c:	d5f8      	bpl.n	2940 <usart_write_wait+0x8>
	return (usart_hw->SYNCBUSY.reg);
    294e:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    2950:	2a00      	cmp	r2, #0
    2952:	d1fc      	bne.n	294e <usart_write_wait+0x16>
	usart_hw->DATA.reg = tx_data;
    2954:	8519      	strh	r1, [r3, #40]	; 0x28
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
    2956:	2102      	movs	r1, #2
    2958:	7e1a      	ldrb	r2, [r3, #24]
    295a:	420a      	tst	r2, r1
    295c:	d0fc      	beq.n	2958 <usart_write_wait+0x20>
	return STATUS_OK;
    295e:	2200      	movs	r2, #0
    2960:	e7ee      	b.n	2940 <usart_write_wait+0x8>

00002962 <usart_read_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    2962:	7982      	ldrb	r2, [r0, #6]
		return STATUS_ERR_DENIED;
    2964:	231c      	movs	r3, #28
	if (!(module->receiver_enabled)) {
    2966:	2a00      	cmp	r2, #0
    2968:	d101      	bne.n	296e <usart_read_wait+0xc>

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;

	return STATUS_OK;
}
    296a:	0018      	movs	r0, r3
    296c:	4770      	bx	lr
	SercomUsart *const usart_hw = &(module->hw->USART);
    296e:	6802      	ldr	r2, [r0, #0]
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
    2970:	7e10      	ldrb	r0, [r2, #24]
		return STATUS_BUSY;
    2972:	3b17      	subs	r3, #23
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
    2974:	0740      	lsls	r0, r0, #29
    2976:	d5f8      	bpl.n	296a <usart_read_wait+0x8>
	return (usart_hw->SYNCBUSY.reg);
    2978:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    297a:	2b00      	cmp	r3, #0
    297c:	d1fc      	bne.n	2978 <usart_read_wait+0x16>
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    297e:	8b53      	ldrh	r3, [r2, #26]
    2980:	b2db      	uxtb	r3, r3
	if (error_code) {
    2982:	0698      	lsls	r0, r3, #26
    2984:	d01d      	beq.n	29c2 <usart_read_wait+0x60>
		if (error_code & SERCOM_USART_STATUS_FERR) {
    2986:	0798      	lsls	r0, r3, #30
    2988:	d503      	bpl.n	2992 <usart_read_wait+0x30>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    298a:	2302      	movs	r3, #2
    298c:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_BAD_FORMAT;
    298e:	3318      	adds	r3, #24
    2990:	e7eb      	b.n	296a <usart_read_wait+0x8>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    2992:	0758      	lsls	r0, r3, #29
    2994:	d503      	bpl.n	299e <usart_read_wait+0x3c>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    2996:	2304      	movs	r3, #4
    2998:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_OVERFLOW;
    299a:	331a      	adds	r3, #26
    299c:	e7e5      	b.n	296a <usart_read_wait+0x8>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
    299e:	07d8      	lsls	r0, r3, #31
    29a0:	d503      	bpl.n	29aa <usart_read_wait+0x48>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    29a2:	2301      	movs	r3, #1
    29a4:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_BAD_DATA;
    29a6:	3312      	adds	r3, #18
    29a8:	e7df      	b.n	296a <usart_read_wait+0x8>
		else if (error_code & SERCOM_USART_STATUS_ISF) {
    29aa:	06d8      	lsls	r0, r3, #27
    29ac:	d503      	bpl.n	29b6 <usart_read_wait+0x54>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    29ae:	2310      	movs	r3, #16
    29b0:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_PROTOCOL;
    29b2:	3332      	adds	r3, #50	; 0x32
    29b4:	e7d9      	b.n	296a <usart_read_wait+0x8>
		else if (error_code & SERCOM_USART_STATUS_COLL) {
    29b6:	069b      	lsls	r3, r3, #26
    29b8:	d503      	bpl.n	29c2 <usart_read_wait+0x60>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    29ba:	2320      	movs	r3, #32
    29bc:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_PACKET_COLLISION;
    29be:	3321      	adds	r3, #33	; 0x21
    29c0:	e7d3      	b.n	296a <usart_read_wait+0x8>
	*rx_data = usart_hw->DATA.reg;
    29c2:	8d13      	ldrh	r3, [r2, #40]	; 0x28
    29c4:	800b      	strh	r3, [r1, #0]
	return STATUS_OK;
    29c6:	2300      	movs	r3, #0
    29c8:	e7cf      	b.n	296a <usart_read_wait+0x8>
	...

000029cc <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
    29cc:	4b0c      	ldr	r3, [pc, #48]	; (2a00 <cpu_irq_enter_critical+0x34>)
    29ce:	681b      	ldr	r3, [r3, #0]
    29d0:	2b00      	cmp	r3, #0
    29d2:	d106      	bne.n	29e2 <cpu_irq_enter_critical+0x16>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    29d4:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
    29d8:	2b00      	cmp	r3, #0
    29da:	d007      	beq.n	29ec <cpu_irq_enter_critical+0x20>
			cpu_irq_disable();
			cpu_irq_prev_interrupt_state = true;
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    29dc:	2200      	movs	r2, #0
    29de:	4b09      	ldr	r3, [pc, #36]	; (2a04 <cpu_irq_enter_critical+0x38>)
    29e0:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    29e2:	4a07      	ldr	r2, [pc, #28]	; (2a00 <cpu_irq_enter_critical+0x34>)
    29e4:	6813      	ldr	r3, [r2, #0]
    29e6:	3301      	adds	r3, #1
    29e8:	6013      	str	r3, [r2, #0]
}
    29ea:	4770      	bx	lr
  __ASM volatile ("cpsid i" : : : "memory");
    29ec:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    29ee:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    29f2:	2200      	movs	r2, #0
    29f4:	4b04      	ldr	r3, [pc, #16]	; (2a08 <cpu_irq_enter_critical+0x3c>)
    29f6:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    29f8:	3201      	adds	r2, #1
    29fa:	4b02      	ldr	r3, [pc, #8]	; (2a04 <cpu_irq_enter_critical+0x38>)
    29fc:	701a      	strb	r2, [r3, #0]
    29fe:	e7f0      	b.n	29e2 <cpu_irq_enter_critical+0x16>
    2a00:	200003b0 	.word	0x200003b0
    2a04:	200003b4 	.word	0x200003b4
    2a08:	20000014 	.word	0x20000014

00002a0c <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    2a0c:	4b08      	ldr	r3, [pc, #32]	; (2a30 <cpu_irq_leave_critical+0x24>)
    2a0e:	681a      	ldr	r2, [r3, #0]
    2a10:	3a01      	subs	r2, #1
    2a12:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    2a14:	681b      	ldr	r3, [r3, #0]
    2a16:	2b00      	cmp	r3, #0
    2a18:	d109      	bne.n	2a2e <cpu_irq_leave_critical+0x22>
    2a1a:	4b06      	ldr	r3, [pc, #24]	; (2a34 <cpu_irq_leave_critical+0x28>)
    2a1c:	781b      	ldrb	r3, [r3, #0]
    2a1e:	2b00      	cmp	r3, #0
    2a20:	d005      	beq.n	2a2e <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    2a22:	2201      	movs	r2, #1
    2a24:	4b04      	ldr	r3, [pc, #16]	; (2a38 <cpu_irq_leave_critical+0x2c>)
    2a26:	701a      	strb	r2, [r3, #0]
    2a28:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    2a2c:	b662      	cpsie	i
	}
}
    2a2e:	4770      	bx	lr
    2a30:	200003b0 	.word	0x200003b0
    2a34:	200003b4 	.word	0x200003b4
    2a38:	20000014 	.word	0x20000014

00002a3c <system_board_init>:
void board_init(void);
#  pragma weak board_init=system_board_init
#endif

void system_board_init(void)
{
    2a3c:	b5f0      	push	{r4, r5, r6, r7, lr}
    2a3e:	b083      	sub	sp, #12
	config->input_pull = PORT_PIN_PULL_UP;
    2a40:	ac01      	add	r4, sp, #4
    2a42:	2501      	movs	r5, #1
    2a44:	7065      	strb	r5, [r4, #1]
	config->powersave  = false;
    2a46:	2700      	movs	r7, #0
    2a48:	70a7      	strb	r7, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    2a4a:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
    2a4c:	0021      	movs	r1, r4
    2a4e:	203e      	movs	r0, #62	; 0x3e
    2a50:	4e06      	ldr	r6, [pc, #24]	; (2a6c <system_board_init+0x30>)
    2a52:	47b0      	blx	r6
		port_base->OUTSET.reg = pin_mask;
    2a54:	2280      	movs	r2, #128	; 0x80
    2a56:	05d2      	lsls	r2, r2, #23
    2a58:	4b05      	ldr	r3, [pc, #20]	; (2a70 <system_board_init+0x34>)
    2a5a:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);

	/* Set buttons as inputs */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    2a5c:	7027      	strb	r7, [r4, #0]
	pin_conf.input_pull = PORT_PIN_PULL_UP;
    2a5e:	7065      	strb	r5, [r4, #1]
	port_pin_set_config(BUTTON_0_PIN, &pin_conf);
    2a60:	0021      	movs	r1, r4
    2a62:	200f      	movs	r0, #15
    2a64:	47b0      	blx	r6
	port_pin_set_output_level(AT86RFX_RST_PIN, true);
	port_pin_set_output_level(AT86RFX_SLP_PIN, true);
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
	port_pin_set_config(AT86RFX_SPI_MISO, &pin_conf);
#endif	
}
    2a66:	b003      	add	sp, #12
    2a68:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2a6a:	46c0      	nop			; (mov r8, r8)
    2a6c:	00002a75 	.word	0x00002a75
    2a70:	41004480 	.word	0x41004480

00002a74 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    2a74:	b500      	push	{lr}
    2a76:	b083      	sub	sp, #12
	config->mux_position = SYSTEM_PINMUX_GPIO;
    2a78:	ab01      	add	r3, sp, #4
    2a7a:	2280      	movs	r2, #128	; 0x80
    2a7c:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    2a7e:	780a      	ldrb	r2, [r1, #0]
    2a80:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    2a82:	784a      	ldrb	r2, [r1, #1]
    2a84:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    2a86:	788a      	ldrb	r2, [r1, #2]
    2a88:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    2a8a:	0019      	movs	r1, r3
    2a8c:	4b01      	ldr	r3, [pc, #4]	; (2a94 <port_pin_set_config+0x20>)
    2a8e:	4798      	blx	r3
}
    2a90:	b003      	add	sp, #12
    2a92:	bd00      	pop	{pc}
    2a94:	00002fd5 	.word	0x00002fd5

00002a98 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    2a98:	b510      	push	{r4, lr}
	switch (clock_source) {
    2a9a:	2808      	cmp	r0, #8
    2a9c:	d803      	bhi.n	2aa6 <system_clock_source_get_hz+0xe>
    2a9e:	0080      	lsls	r0, r0, #2
    2aa0:	4b1b      	ldr	r3, [pc, #108]	; (2b10 <system_clock_source_get_hz+0x78>)
    2aa2:	581b      	ldr	r3, [r3, r0]
    2aa4:	469f      	mov	pc, r3

		return _system_clock_inst.dpll.frequency;
#endif

	default:
		return 0;
    2aa6:	2000      	movs	r0, #0
    2aa8:	e030      	b.n	2b0c <system_clock_source_get_hz+0x74>
		return _system_clock_inst.xosc.frequency;
    2aaa:	4b1a      	ldr	r3, [pc, #104]	; (2b14 <system_clock_source_get_hz+0x7c>)
    2aac:	6918      	ldr	r0, [r3, #16]
    2aae:	e02d      	b.n	2b0c <system_clock_source_get_hz+0x74>
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    2ab0:	4b19      	ldr	r3, [pc, #100]	; (2b18 <system_clock_source_get_hz+0x80>)
    2ab2:	6a1b      	ldr	r3, [r3, #32]
    2ab4:	059b      	lsls	r3, r3, #22
    2ab6:	0f9b      	lsrs	r3, r3, #30
    2ab8:	4818      	ldr	r0, [pc, #96]	; (2b1c <system_clock_source_get_hz+0x84>)
    2aba:	40d8      	lsrs	r0, r3
    2abc:	e026      	b.n	2b0c <system_clock_source_get_hz+0x74>
		return _system_clock_inst.xosc32k.frequency;
    2abe:	4b15      	ldr	r3, [pc, #84]	; (2b14 <system_clock_source_get_hz+0x7c>)
    2ac0:	6958      	ldr	r0, [r3, #20]
    2ac2:	e023      	b.n	2b0c <system_clock_source_get_hz+0x74>
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    2ac4:	4b13      	ldr	r3, [pc, #76]	; (2b14 <system_clock_source_get_hz+0x7c>)
    2ac6:	681b      	ldr	r3, [r3, #0]
			return 0;
    2ac8:	2000      	movs	r0, #0
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    2aca:	079b      	lsls	r3, r3, #30
    2acc:	d51e      	bpl.n	2b0c <system_clock_source_get_hz+0x74>
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    2ace:	4912      	ldr	r1, [pc, #72]	; (2b18 <system_clock_source_get_hz+0x80>)
    2ad0:	2210      	movs	r2, #16
    2ad2:	68cb      	ldr	r3, [r1, #12]
    2ad4:	421a      	tst	r2, r3
    2ad6:	d0fc      	beq.n	2ad2 <system_clock_source_get_hz+0x3a>
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    2ad8:	4b0e      	ldr	r3, [pc, #56]	; (2b14 <system_clock_source_get_hz+0x7c>)
    2ada:	681b      	ldr	r3, [r3, #0]
    2adc:	075b      	lsls	r3, r3, #29
    2ade:	d401      	bmi.n	2ae4 <system_clock_source_get_hz+0x4c>
		return 48000000UL;
    2ae0:	480f      	ldr	r0, [pc, #60]	; (2b20 <system_clock_source_get_hz+0x88>)
    2ae2:	e013      	b.n	2b0c <system_clock_source_get_hz+0x74>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    2ae4:	2000      	movs	r0, #0
    2ae6:	4b0f      	ldr	r3, [pc, #60]	; (2b24 <system_clock_source_get_hz+0x8c>)
    2ae8:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    2aea:	4b0a      	ldr	r3, [pc, #40]	; (2b14 <system_clock_source_get_hz+0x7c>)
    2aec:	689b      	ldr	r3, [r3, #8]
    2aee:	041b      	lsls	r3, r3, #16
    2af0:	0c1b      	lsrs	r3, r3, #16
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    2af2:	4358      	muls	r0, r3
    2af4:	e00a      	b.n	2b0c <system_clock_source_get_hz+0x74>
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    2af6:	2350      	movs	r3, #80	; 0x50
    2af8:	4a07      	ldr	r2, [pc, #28]	; (2b18 <system_clock_source_get_hz+0x80>)
    2afa:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    2afc:	2000      	movs	r0, #0
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    2afe:	075b      	lsls	r3, r3, #29
    2b00:	d504      	bpl.n	2b0c <system_clock_source_get_hz+0x74>
		return _system_clock_inst.dpll.frequency;
    2b02:	4b04      	ldr	r3, [pc, #16]	; (2b14 <system_clock_source_get_hz+0x7c>)
    2b04:	68d8      	ldr	r0, [r3, #12]
    2b06:	e001      	b.n	2b0c <system_clock_source_get_hz+0x74>
		return 32768UL;
    2b08:	2080      	movs	r0, #128	; 0x80
    2b0a:	0200      	lsls	r0, r0, #8
	}
}
    2b0c:	bd10      	pop	{r4, pc}
    2b0e:	46c0      	nop			; (mov r8, r8)
    2b10:	00006504 	.word	0x00006504
    2b14:	200003b8 	.word	0x200003b8
    2b18:	40000800 	.word	0x40000800
    2b1c:	007a1200 	.word	0x007a1200
    2b20:	02dc6c00 	.word	0x02dc6c00
    2b24:	00002ef9 	.word	0x00002ef9

00002b28 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    2b28:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    2b2a:	490c      	ldr	r1, [pc, #48]	; (2b5c <system_clock_source_osc8m_set_config+0x34>)
    2b2c:	6a0b      	ldr	r3, [r1, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    2b2e:	7804      	ldrb	r4, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    2b30:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    2b32:	7840      	ldrb	r0, [r0, #1]
    2b34:	2201      	movs	r2, #1
    2b36:	4010      	ands	r0, r2
    2b38:	0180      	lsls	r0, r0, #6
    2b3a:	2640      	movs	r6, #64	; 0x40
    2b3c:	43b3      	bics	r3, r6
    2b3e:	4303      	orrs	r3, r0
    2b40:	402a      	ands	r2, r5
    2b42:	01d2      	lsls	r2, r2, #7
    2b44:	2080      	movs	r0, #128	; 0x80
    2b46:	4383      	bics	r3, r0
    2b48:	4313      	orrs	r3, r2
    2b4a:	2203      	movs	r2, #3
    2b4c:	4022      	ands	r2, r4
    2b4e:	0212      	lsls	r2, r2, #8
    2b50:	4803      	ldr	r0, [pc, #12]	; (2b60 <system_clock_source_osc8m_set_config+0x38>)
    2b52:	4003      	ands	r3, r0
    2b54:	4313      	orrs	r3, r2
    2b56:	620b      	str	r3, [r1, #32]
}
    2b58:	bd70      	pop	{r4, r5, r6, pc}
    2b5a:	46c0      	nop			; (mov r8, r8)
    2b5c:	40000800 	.word	0x40000800
    2b60:	fffffcff 	.word	0xfffffcff

00002b64 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    2b64:	2808      	cmp	r0, #8
    2b66:	d803      	bhi.n	2b70 <system_clock_source_enable+0xc>
    2b68:	0080      	lsls	r0, r0, #2
    2b6a:	4b25      	ldr	r3, [pc, #148]	; (2c00 <system_clock_source_enable+0x9c>)
    2b6c:	581b      	ldr	r3, [r3, r0]
    2b6e:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    2b70:	2017      	movs	r0, #23
    2b72:	e044      	b.n	2bfe <system_clock_source_enable+0x9a>
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    2b74:	4a23      	ldr	r2, [pc, #140]	; (2c04 <system_clock_source_enable+0xa0>)
    2b76:	6a13      	ldr	r3, [r2, #32]
    2b78:	2102      	movs	r1, #2
    2b7a:	430b      	orrs	r3, r1
    2b7c:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
    2b7e:	2000      	movs	r0, #0
    2b80:	e03d      	b.n	2bfe <system_clock_source_enable+0x9a>
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    2b82:	4a20      	ldr	r2, [pc, #128]	; (2c04 <system_clock_source_enable+0xa0>)
    2b84:	6993      	ldr	r3, [r2, #24]
    2b86:	2102      	movs	r1, #2
    2b88:	430b      	orrs	r3, r1
    2b8a:	6193      	str	r3, [r2, #24]
	}

	return STATUS_OK;
    2b8c:	2000      	movs	r0, #0
		break;
    2b8e:	e036      	b.n	2bfe <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    2b90:	4a1c      	ldr	r2, [pc, #112]	; (2c04 <system_clock_source_enable+0xa0>)
    2b92:	8a13      	ldrh	r3, [r2, #16]
    2b94:	2102      	movs	r1, #2
    2b96:	430b      	orrs	r3, r1
    2b98:	8213      	strh	r3, [r2, #16]
	return STATUS_OK;
    2b9a:	2000      	movs	r0, #0
		break;
    2b9c:	e02f      	b.n	2bfe <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    2b9e:	4a19      	ldr	r2, [pc, #100]	; (2c04 <system_clock_source_enable+0xa0>)
    2ba0:	8a93      	ldrh	r3, [r2, #20]
    2ba2:	2102      	movs	r1, #2
    2ba4:	430b      	orrs	r3, r1
    2ba6:	8293      	strh	r3, [r2, #20]
	return STATUS_OK;
    2ba8:	2000      	movs	r0, #0
		break;
    2baa:	e028      	b.n	2bfe <system_clock_source_enable+0x9a>
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    2bac:	4916      	ldr	r1, [pc, #88]	; (2c08 <system_clock_source_enable+0xa4>)
    2bae:	680b      	ldr	r3, [r1, #0]
    2bb0:	2202      	movs	r2, #2
    2bb2:	4313      	orrs	r3, r2
    2bb4:	600b      	str	r3, [r1, #0]
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    2bb6:	4b13      	ldr	r3, [pc, #76]	; (2c04 <system_clock_source_enable+0xa0>)
    2bb8:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    2bba:	0019      	movs	r1, r3
    2bbc:	320e      	adds	r2, #14
    2bbe:	68cb      	ldr	r3, [r1, #12]
    2bc0:	421a      	tst	r2, r3
    2bc2:	d0fc      	beq.n	2bbe <system_clock_source_enable+0x5a>
	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    2bc4:	4a10      	ldr	r2, [pc, #64]	; (2c08 <system_clock_source_enable+0xa4>)
    2bc6:	6891      	ldr	r1, [r2, #8]
    2bc8:	4b0e      	ldr	r3, [pc, #56]	; (2c04 <system_clock_source_enable+0xa0>)
    2bca:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    2bcc:	6852      	ldr	r2, [r2, #4]
    2bce:	629a      	str	r2, [r3, #40]	; 0x28
	SYSCTRL->DFLLCTRL.reg = 0;
    2bd0:	2200      	movs	r2, #0
    2bd2:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    2bd4:	0019      	movs	r1, r3
    2bd6:	3210      	adds	r2, #16
    2bd8:	68cb      	ldr	r3, [r1, #12]
    2bda:	421a      	tst	r2, r3
    2bdc:	d0fc      	beq.n	2bd8 <system_clock_source_enable+0x74>
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    2bde:	4b0a      	ldr	r3, [pc, #40]	; (2c08 <system_clock_source_enable+0xa4>)
    2be0:	681b      	ldr	r3, [r3, #0]
    2be2:	b29b      	uxth	r3, r3
    2be4:	4a07      	ldr	r2, [pc, #28]	; (2c04 <system_clock_source_enable+0xa0>)
    2be6:	8493      	strh	r3, [r2, #36]	; 0x24
	return STATUS_OK;
    2be8:	2000      	movs	r0, #0
    2bea:	e008      	b.n	2bfe <system_clock_source_enable+0x9a>
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    2bec:	4905      	ldr	r1, [pc, #20]	; (2c04 <system_clock_source_enable+0xa0>)
    2bee:	2244      	movs	r2, #68	; 0x44
    2bf0:	5c8b      	ldrb	r3, [r1, r2]
    2bf2:	2002      	movs	r0, #2
    2bf4:	4303      	orrs	r3, r0
    2bf6:	548b      	strb	r3, [r1, r2]
	return STATUS_OK;
    2bf8:	2000      	movs	r0, #0
		break;
    2bfa:	e000      	b.n	2bfe <system_clock_source_enable+0x9a>
		return STATUS_OK;
    2bfc:	2000      	movs	r0, #0
}
    2bfe:	4770      	bx	lr
    2c00:	00006528 	.word	0x00006528
    2c04:	40000800 	.word	0x40000800
    2c08:	200003b8 	.word	0x200003b8

00002c0c <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    2c0c:	b530      	push	{r4, r5, lr}
    2c0e:	b085      	sub	sp, #20
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    2c10:	22c2      	movs	r2, #194	; 0xc2
    2c12:	00d2      	lsls	r2, r2, #3
    2c14:	4b1a      	ldr	r3, [pc, #104]	; (2c80 <system_clock_init+0x74>)
    2c16:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    2c18:	4a1a      	ldr	r2, [pc, #104]	; (2c84 <system_clock_init+0x78>)
    2c1a:	6853      	ldr	r3, [r2, #4]
    2c1c:	211e      	movs	r1, #30
    2c1e:	438b      	bics	r3, r1
    2c20:	6053      	str	r3, [r2, #4]
	gclk_conf.source_generator = GCLK_GENERATOR_1;
    2c22:	2301      	movs	r3, #1
    2c24:	466a      	mov	r2, sp
    2c26:	7013      	strb	r3, [r2, #0]
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    2c28:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    2c2a:	4d17      	ldr	r5, [pc, #92]	; (2c88 <system_clock_init+0x7c>)
    2c2c:	b2e0      	uxtb	r0, r4
    2c2e:	4669      	mov	r1, sp
    2c30:	47a8      	blx	r5
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    2c32:	3401      	adds	r4, #1
    2c34:	2c25      	cmp	r4, #37	; 0x25
    2c36:	d1f9      	bne.n	2c2c <system_clock_init+0x20>
	config->run_in_standby  = false;
    2c38:	a803      	add	r0, sp, #12
    2c3a:	2400      	movs	r4, #0
    2c3c:	7044      	strb	r4, [r0, #1]
	config->on_demand       = true;
    2c3e:	2501      	movs	r5, #1
    2c40:	7085      	strb	r5, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    2c42:	7004      	strb	r4, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    2c44:	4b11      	ldr	r3, [pc, #68]	; (2c8c <system_clock_init+0x80>)
    2c46:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    2c48:	2006      	movs	r0, #6
    2c4a:	4b11      	ldr	r3, [pc, #68]	; (2c90 <system_clock_init+0x84>)
    2c4c:	4798      	blx	r3


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    2c4e:	4b11      	ldr	r3, [pc, #68]	; (2c94 <system_clock_init+0x88>)
    2c50:	4798      	blx	r3
	PM->CPUSEL.reg = (uint32_t)divider;
    2c52:	4b11      	ldr	r3, [pc, #68]	; (2c98 <system_clock_init+0x8c>)
    2c54:	721c      	strb	r4, [r3, #8]
			PM->APBASEL.reg = (uint32_t)divider;
    2c56:	725c      	strb	r4, [r3, #9]
			PM->APBBSEL.reg = (uint32_t)divider;
    2c58:	729c      	strb	r4, [r3, #10]
			PM->APBCSEL.reg = (uint32_t)divider;
    2c5a:	72dc      	strb	r4, [r3, #11]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    2c5c:	9501      	str	r5, [sp, #4]
	config->high_when_disabled = false;
    2c5e:	466b      	mov	r3, sp
    2c60:	705c      	strb	r4, [r3, #1]
#if SAML21 || SAML22  || SAMR30
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
    2c62:	2306      	movs	r3, #6
    2c64:	466a      	mov	r2, sp
    2c66:	7013      	strb	r3, [r2, #0]
#endif
	config->run_in_standby     = false;
    2c68:	7214      	strb	r4, [r2, #8]
	config->output_enable      = false;
    2c6a:	7254      	strb	r4, [r2, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    2c6c:	4669      	mov	r1, sp
    2c6e:	2000      	movs	r0, #0
    2c70:	4b0a      	ldr	r3, [pc, #40]	; (2c9c <system_clock_init+0x90>)
    2c72:	4798      	blx	r3
    2c74:	2000      	movs	r0, #0
    2c76:	4b0a      	ldr	r3, [pc, #40]	; (2ca0 <system_clock_init+0x94>)
    2c78:	4798      	blx	r3
#endif
}
    2c7a:	b005      	add	sp, #20
    2c7c:	bd30      	pop	{r4, r5, pc}
    2c7e:	46c0      	nop			; (mov r8, r8)
    2c80:	40000800 	.word	0x40000800
    2c84:	41004000 	.word	0x41004000
    2c88:	00002edd 	.word	0x00002edd
    2c8c:	00002b29 	.word	0x00002b29
    2c90:	00002b65 	.word	0x00002b65
    2c94:	00002ca5 	.word	0x00002ca5
    2c98:	40000400 	.word	0x40000400
    2c9c:	00002cc9 	.word	0x00002cc9
    2ca0:	00002d81 	.word	0x00002d81

00002ca4 <system_gclk_init>:
			PM->APBAMASK.reg |= mask;
    2ca4:	4a06      	ldr	r2, [pc, #24]	; (2cc0 <system_gclk_init+0x1c>)
    2ca6:	6993      	ldr	r3, [r2, #24]
    2ca8:	2108      	movs	r1, #8
    2caa:	430b      	orrs	r3, r1
    2cac:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    2cae:	2201      	movs	r2, #1
    2cb0:	4b04      	ldr	r3, [pc, #16]	; (2cc4 <system_gclk_init+0x20>)
    2cb2:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    2cb4:	0019      	movs	r1, r3
    2cb6:	780b      	ldrb	r3, [r1, #0]
    2cb8:	4213      	tst	r3, r2
    2cba:	d1fc      	bne.n	2cb6 <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    2cbc:	4770      	bx	lr
    2cbe:	46c0      	nop			; (mov r8, r8)
    2cc0:	40000400 	.word	0x40000400
    2cc4:	40000c00 	.word	0x40000c00

00002cc8 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    2cc8:	b570      	push	{r4, r5, r6, lr}
    2cca:	0006      	movs	r6, r0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    2ccc:	0004      	movs	r4, r0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    2cce:	780d      	ldrb	r5, [r1, #0]
    2cd0:	022d      	lsls	r5, r5, #8
    2cd2:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    2cd4:	784b      	ldrb	r3, [r1, #1]
    2cd6:	2b00      	cmp	r3, #0
    2cd8:	d002      	beq.n	2ce0 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    2cda:	2380      	movs	r3, #128	; 0x80
    2cdc:	02db      	lsls	r3, r3, #11
    2cde:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    2ce0:	7a4b      	ldrb	r3, [r1, #9]
    2ce2:	2b00      	cmp	r3, #0
    2ce4:	d002      	beq.n	2cec <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    2ce6:	2380      	movs	r3, #128	; 0x80
    2ce8:	031b      	lsls	r3, r3, #12
    2cea:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    2cec:	6848      	ldr	r0, [r1, #4]
    2cee:	2801      	cmp	r0, #1
    2cf0:	d910      	bls.n	2d14 <system_gclk_gen_set_config+0x4c>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    2cf2:	1e43      	subs	r3, r0, #1
    2cf4:	4218      	tst	r0, r3
    2cf6:	d134      	bne.n	2d62 <system_gclk_gen_set_config+0x9a>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    2cf8:	2802      	cmp	r0, #2
    2cfa:	d930      	bls.n	2d5e <system_gclk_gen_set_config+0x96>
    2cfc:	2302      	movs	r3, #2
    2cfe:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    2d00:	3201      	adds	r2, #1
						mask <<= 1) {
    2d02:	005b      	lsls	r3, r3, #1
			for (mask = (1UL << 1); mask < config->division_factor;
    2d04:	4298      	cmp	r0, r3
    2d06:	d8fb      	bhi.n	2d00 <system_gclk_gen_set_config+0x38>
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    2d08:	0212      	lsls	r2, r2, #8
    2d0a:	4332      	orrs	r2, r6
    2d0c:	0014      	movs	r4, r2
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    2d0e:	2380      	movs	r3, #128	; 0x80
    2d10:	035b      	lsls	r3, r3, #13
    2d12:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    2d14:	7a0b      	ldrb	r3, [r1, #8]
    2d16:	2b00      	cmp	r3, #0
    2d18:	d002      	beq.n	2d20 <system_gclk_gen_set_config+0x58>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    2d1a:	2380      	movs	r3, #128	; 0x80
    2d1c:	039b      	lsls	r3, r3, #14
    2d1e:	431d      	orrs	r5, r3
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2d20:	4a13      	ldr	r2, [pc, #76]	; (2d70 <system_gclk_gen_set_config+0xa8>)
    2d22:	7853      	ldrb	r3, [r2, #1]
	}

	while (system_gclk_is_syncing()) {
    2d24:	b25b      	sxtb	r3, r3
    2d26:	2b00      	cmp	r3, #0
    2d28:	dbfb      	blt.n	2d22 <system_gclk_gen_set_config+0x5a>
	cpu_irq_enter_critical();
    2d2a:	4b12      	ldr	r3, [pc, #72]	; (2d74 <system_gclk_gen_set_config+0xac>)
    2d2c:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    2d2e:	4b12      	ldr	r3, [pc, #72]	; (2d78 <system_gclk_gen_set_config+0xb0>)
    2d30:	701e      	strb	r6, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2d32:	4a0f      	ldr	r2, [pc, #60]	; (2d70 <system_gclk_gen_set_config+0xa8>)
    2d34:	7853      	ldrb	r3, [r2, #1]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    2d36:	b25b      	sxtb	r3, r3
    2d38:	2b00      	cmp	r3, #0
    2d3a:	dbfb      	blt.n	2d34 <system_gclk_gen_set_config+0x6c>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    2d3c:	4b0c      	ldr	r3, [pc, #48]	; (2d70 <system_gclk_gen_set_config+0xa8>)
    2d3e:	609c      	str	r4, [r3, #8]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2d40:	001a      	movs	r2, r3
    2d42:	7853      	ldrb	r3, [r2, #1]

	while (system_gclk_is_syncing()) {
    2d44:	b25b      	sxtb	r3, r3
    2d46:	2b00      	cmp	r3, #0
    2d48:	dbfb      	blt.n	2d42 <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    2d4a:	4a09      	ldr	r2, [pc, #36]	; (2d70 <system_gclk_gen_set_config+0xa8>)
    2d4c:	6853      	ldr	r3, [r2, #4]
    2d4e:	2180      	movs	r1, #128	; 0x80
    2d50:	0249      	lsls	r1, r1, #9
    2d52:	400b      	ands	r3, r1
    2d54:	431d      	orrs	r5, r3
    2d56:	6055      	str	r5, [r2, #4]
	cpu_irq_leave_critical();
    2d58:	4b08      	ldr	r3, [pc, #32]	; (2d7c <system_gclk_gen_set_config+0xb4>)
    2d5a:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2d5c:	bd70      	pop	{r4, r5, r6, pc}
			for (mask = (1UL << 1); mask < config->division_factor;
    2d5e:	2200      	movs	r2, #0
    2d60:	e7d2      	b.n	2d08 <system_gclk_gen_set_config+0x40>
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    2d62:	0204      	lsls	r4, r0, #8
			new_gendiv_config  |=
    2d64:	4334      	orrs	r4, r6
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    2d66:	2380      	movs	r3, #128	; 0x80
    2d68:	029b      	lsls	r3, r3, #10
    2d6a:	431d      	orrs	r5, r3
    2d6c:	e7d2      	b.n	2d14 <system_gclk_gen_set_config+0x4c>
    2d6e:	46c0      	nop			; (mov r8, r8)
    2d70:	40000c00 	.word	0x40000c00
    2d74:	000029cd 	.word	0x000029cd
    2d78:	40000c08 	.word	0x40000c08
    2d7c:	00002a0d 	.word	0x00002a0d

00002d80 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    2d80:	b510      	push	{r4, lr}
    2d82:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2d84:	4a0b      	ldr	r2, [pc, #44]	; (2db4 <system_gclk_gen_enable+0x34>)
    2d86:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    2d88:	b25b      	sxtb	r3, r3
    2d8a:	2b00      	cmp	r3, #0
    2d8c:	dbfb      	blt.n	2d86 <system_gclk_gen_enable+0x6>
	cpu_irq_enter_critical();
    2d8e:	4b0a      	ldr	r3, [pc, #40]	; (2db8 <system_gclk_gen_enable+0x38>)
    2d90:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    2d92:	4b0a      	ldr	r3, [pc, #40]	; (2dbc <system_gclk_gen_enable+0x3c>)
    2d94:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2d96:	4a07      	ldr	r2, [pc, #28]	; (2db4 <system_gclk_gen_enable+0x34>)
    2d98:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    2d9a:	b25b      	sxtb	r3, r3
    2d9c:	2b00      	cmp	r3, #0
    2d9e:	dbfb      	blt.n	2d98 <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    2da0:	4a04      	ldr	r2, [pc, #16]	; (2db4 <system_gclk_gen_enable+0x34>)
    2da2:	6851      	ldr	r1, [r2, #4]
    2da4:	2380      	movs	r3, #128	; 0x80
    2da6:	025b      	lsls	r3, r3, #9
    2da8:	430b      	orrs	r3, r1
    2daa:	6053      	str	r3, [r2, #4]
	cpu_irq_leave_critical();
    2dac:	4b04      	ldr	r3, [pc, #16]	; (2dc0 <system_gclk_gen_enable+0x40>)
    2dae:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2db0:	bd10      	pop	{r4, pc}
    2db2:	46c0      	nop			; (mov r8, r8)
    2db4:	40000c00 	.word	0x40000c00
    2db8:	000029cd 	.word	0x000029cd
    2dbc:	40000c04 	.word	0x40000c04
    2dc0:	00002a0d 	.word	0x00002a0d

00002dc4 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    2dc4:	b570      	push	{r4, r5, r6, lr}
    2dc6:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2dc8:	4a1a      	ldr	r2, [pc, #104]	; (2e34 <system_gclk_gen_get_hz+0x70>)
    2dca:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    2dcc:	b25b      	sxtb	r3, r3
    2dce:	2b00      	cmp	r3, #0
    2dd0:	dbfb      	blt.n	2dca <system_gclk_gen_get_hz+0x6>
	cpu_irq_enter_critical();
    2dd2:	4b19      	ldr	r3, [pc, #100]	; (2e38 <system_gclk_gen_get_hz+0x74>)
    2dd4:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    2dd6:	4b19      	ldr	r3, [pc, #100]	; (2e3c <system_gclk_gen_get_hz+0x78>)
    2dd8:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2dda:	4a16      	ldr	r2, [pc, #88]	; (2e34 <system_gclk_gen_get_hz+0x70>)
    2ddc:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    2dde:	b25b      	sxtb	r3, r3
    2de0:	2b00      	cmp	r3, #0
    2de2:	dbfb      	blt.n	2ddc <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    2de4:	4e13      	ldr	r6, [pc, #76]	; (2e34 <system_gclk_gen_get_hz+0x70>)
    2de6:	6870      	ldr	r0, [r6, #4]
    2de8:	04c0      	lsls	r0, r0, #19
    2dea:	0ec0      	lsrs	r0, r0, #27
	uint32_t gen_input_hz = system_clock_source_get_hz(
    2dec:	4b14      	ldr	r3, [pc, #80]	; (2e40 <system_gclk_gen_get_hz+0x7c>)
    2dee:	4798      	blx	r3
    2df0:	0005      	movs	r5, r0

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    2df2:	4b12      	ldr	r3, [pc, #72]	; (2e3c <system_gclk_gen_get_hz+0x78>)
    2df4:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    2df6:	6876      	ldr	r6, [r6, #4]
    2df8:	02f6      	lsls	r6, r6, #11
    2dfa:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    2dfc:	4b11      	ldr	r3, [pc, #68]	; (2e44 <system_gclk_gen_get_hz+0x80>)
    2dfe:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2e00:	4a0c      	ldr	r2, [pc, #48]	; (2e34 <system_gclk_gen_get_hz+0x70>)
    2e02:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    2e04:	b25b      	sxtb	r3, r3
    2e06:	2b00      	cmp	r3, #0
    2e08:	dbfb      	blt.n	2e02 <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    2e0a:	4b0a      	ldr	r3, [pc, #40]	; (2e34 <system_gclk_gen_get_hz+0x70>)
    2e0c:	689c      	ldr	r4, [r3, #8]
    2e0e:	0224      	lsls	r4, r4, #8
    2e10:	0c24      	lsrs	r4, r4, #16
	cpu_irq_leave_critical();
    2e12:	4b0d      	ldr	r3, [pc, #52]	; (2e48 <system_gclk_gen_get_hz+0x84>)
    2e14:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    2e16:	2e00      	cmp	r6, #0
    2e18:	d107      	bne.n	2e2a <system_gclk_gen_get_hz+0x66>
    2e1a:	2c01      	cmp	r4, #1
    2e1c:	d907      	bls.n	2e2e <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    2e1e:	0021      	movs	r1, r4
    2e20:	0028      	movs	r0, r5
    2e22:	4b0a      	ldr	r3, [pc, #40]	; (2e4c <system_gclk_gen_get_hz+0x88>)
    2e24:	4798      	blx	r3
    2e26:	0005      	movs	r5, r0
    2e28:	e001      	b.n	2e2e <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    2e2a:	3401      	adds	r4, #1
    2e2c:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    2e2e:	0028      	movs	r0, r5
    2e30:	bd70      	pop	{r4, r5, r6, pc}
    2e32:	46c0      	nop			; (mov r8, r8)
    2e34:	40000c00 	.word	0x40000c00
    2e38:	000029cd 	.word	0x000029cd
    2e3c:	40000c04 	.word	0x40000c04
    2e40:	00002a99 	.word	0x00002a99
    2e44:	40000c08 	.word	0x40000c08
    2e48:	00002a0d 	.word	0x00002a0d
    2e4c:	000033a5 	.word	0x000033a5

00002e50 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    2e50:	b510      	push	{r4, lr}
    2e52:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    2e54:	4b06      	ldr	r3, [pc, #24]	; (2e70 <system_gclk_chan_enable+0x20>)
    2e56:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    2e58:	4b06      	ldr	r3, [pc, #24]	; (2e74 <system_gclk_chan_enable+0x24>)
    2e5a:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    2e5c:	4a06      	ldr	r2, [pc, #24]	; (2e78 <system_gclk_chan_enable+0x28>)
    2e5e:	8853      	ldrh	r3, [r2, #2]
    2e60:	2180      	movs	r1, #128	; 0x80
    2e62:	01c9      	lsls	r1, r1, #7
    2e64:	430b      	orrs	r3, r1
    2e66:	8053      	strh	r3, [r2, #2]
	cpu_irq_leave_critical();
    2e68:	4b04      	ldr	r3, [pc, #16]	; (2e7c <system_gclk_chan_enable+0x2c>)
    2e6a:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2e6c:	bd10      	pop	{r4, pc}
    2e6e:	46c0      	nop			; (mov r8, r8)
    2e70:	000029cd 	.word	0x000029cd
    2e74:	40000c02 	.word	0x40000c02
    2e78:	40000c00 	.word	0x40000c00
    2e7c:	00002a0d 	.word	0x00002a0d

00002e80 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    2e80:	b510      	push	{r4, lr}
    2e82:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    2e84:	4b0f      	ldr	r3, [pc, #60]	; (2ec4 <system_gclk_chan_disable+0x44>)
    2e86:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    2e88:	4b0f      	ldr	r3, [pc, #60]	; (2ec8 <system_gclk_chan_disable+0x48>)
    2e8a:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    2e8c:	4a0f      	ldr	r2, [pc, #60]	; (2ecc <system_gclk_chan_disable+0x4c>)
    2e8e:	8853      	ldrh	r3, [r2, #2]
    2e90:	051b      	lsls	r3, r3, #20
    2e92:	0f18      	lsrs	r0, r3, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    2e94:	8853      	ldrh	r3, [r2, #2]
    2e96:	490e      	ldr	r1, [pc, #56]	; (2ed0 <system_gclk_chan_disable+0x50>)
    2e98:	400b      	ands	r3, r1
    2e9a:	8053      	strh	r3, [r2, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    2e9c:	8853      	ldrh	r3, [r2, #2]
    2e9e:	490d      	ldr	r1, [pc, #52]	; (2ed4 <system_gclk_chan_disable+0x54>)
    2ea0:	400b      	ands	r3, r1
    2ea2:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    2ea4:	0011      	movs	r1, r2
    2ea6:	2280      	movs	r2, #128	; 0x80
    2ea8:	01d2      	lsls	r2, r2, #7
    2eaa:	884b      	ldrh	r3, [r1, #2]
    2eac:	4213      	tst	r3, r2
    2eae:	d1fc      	bne.n	2eaa <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    2eb0:	4906      	ldr	r1, [pc, #24]	; (2ecc <system_gclk_chan_disable+0x4c>)
    2eb2:	884a      	ldrh	r2, [r1, #2]
    2eb4:	0203      	lsls	r3, r0, #8
    2eb6:	4806      	ldr	r0, [pc, #24]	; (2ed0 <system_gclk_chan_disable+0x50>)
    2eb8:	4002      	ands	r2, r0
    2eba:	4313      	orrs	r3, r2
    2ebc:	804b      	strh	r3, [r1, #2]
	cpu_irq_leave_critical();
    2ebe:	4b06      	ldr	r3, [pc, #24]	; (2ed8 <system_gclk_chan_disable+0x58>)
    2ec0:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2ec2:	bd10      	pop	{r4, pc}
    2ec4:	000029cd 	.word	0x000029cd
    2ec8:	40000c02 	.word	0x40000c02
    2ecc:	40000c00 	.word	0x40000c00
    2ed0:	fffff0ff 	.word	0xfffff0ff
    2ed4:	ffffbfff 	.word	0xffffbfff
    2ed8:	00002a0d 	.word	0x00002a0d

00002edc <system_gclk_chan_set_config>:
{
    2edc:	b510      	push	{r4, lr}
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    2ede:	780c      	ldrb	r4, [r1, #0]
    2ee0:	0224      	lsls	r4, r4, #8
    2ee2:	4304      	orrs	r4, r0
	system_gclk_chan_disable(channel);
    2ee4:	4b02      	ldr	r3, [pc, #8]	; (2ef0 <system_gclk_chan_set_config+0x14>)
    2ee6:	4798      	blx	r3
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    2ee8:	b2a4      	uxth	r4, r4
    2eea:	4b02      	ldr	r3, [pc, #8]	; (2ef4 <system_gclk_chan_set_config+0x18>)
    2eec:	805c      	strh	r4, [r3, #2]
}
    2eee:	bd10      	pop	{r4, pc}
    2ef0:	00002e81 	.word	0x00002e81
    2ef4:	40000c00 	.word	0x40000c00

00002ef8 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    2ef8:	b510      	push	{r4, lr}
    2efa:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    2efc:	4b06      	ldr	r3, [pc, #24]	; (2f18 <system_gclk_chan_get_hz+0x20>)
    2efe:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    2f00:	4b06      	ldr	r3, [pc, #24]	; (2f1c <system_gclk_chan_get_hz+0x24>)
    2f02:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    2f04:	4b06      	ldr	r3, [pc, #24]	; (2f20 <system_gclk_chan_get_hz+0x28>)
    2f06:	885c      	ldrh	r4, [r3, #2]
    2f08:	0524      	lsls	r4, r4, #20
    2f0a:	0f24      	lsrs	r4, r4, #28
	cpu_irq_leave_critical();
    2f0c:	4b05      	ldr	r3, [pc, #20]	; (2f24 <system_gclk_chan_get_hz+0x2c>)
    2f0e:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    2f10:	0020      	movs	r0, r4
    2f12:	4b05      	ldr	r3, [pc, #20]	; (2f28 <system_gclk_chan_get_hz+0x30>)
    2f14:	4798      	blx	r3
}
    2f16:	bd10      	pop	{r4, pc}
    2f18:	000029cd 	.word	0x000029cd
    2f1c:	40000c02 	.word	0x40000c02
    2f20:	40000c00 	.word	0x40000c00
    2f24:	00002a0d 	.word	0x00002a0d
    2f28:	00002dc5 	.word	0x00002dc5

00002f2c <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    2f2c:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    2f2e:	78d3      	ldrb	r3, [r2, #3]
    2f30:	2b00      	cmp	r3, #0
    2f32:	d135      	bne.n	2fa0 <_system_pinmux_config+0x74>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    2f34:	7813      	ldrb	r3, [r2, #0]
    2f36:	2b80      	cmp	r3, #128	; 0x80
    2f38:	d029      	beq.n	2f8e <_system_pinmux_config+0x62>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    2f3a:	061b      	lsls	r3, r3, #24
    2f3c:	2480      	movs	r4, #128	; 0x80
    2f3e:	0264      	lsls	r4, r4, #9
    2f40:	4323      	orrs	r3, r4
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    2f42:	7854      	ldrb	r4, [r2, #1]
    2f44:	2502      	movs	r5, #2
    2f46:	43ac      	bics	r4, r5
    2f48:	d106      	bne.n	2f58 <_system_pinmux_config+0x2c>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    2f4a:	7894      	ldrb	r4, [r2, #2]
    2f4c:	2c00      	cmp	r4, #0
    2f4e:	d120      	bne.n	2f92 <_system_pinmux_config+0x66>
			pin_cfg |= PORT_WRCONFIG_INEN;
    2f50:	2480      	movs	r4, #128	; 0x80
    2f52:	02a4      	lsls	r4, r4, #10
    2f54:	4323      	orrs	r3, r4
				pin_cfg |= PORT_WRCONFIG_PULLEN;
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    2f56:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    2f58:	7854      	ldrb	r4, [r2, #1]
    2f5a:	3c01      	subs	r4, #1
    2f5c:	2c01      	cmp	r4, #1
    2f5e:	d91c      	bls.n	2f9a <_system_pinmux_config+0x6e>
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    2f60:	040d      	lsls	r5, r1, #16
    2f62:	0c2d      	lsrs	r5, r5, #16

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    2f64:	24a0      	movs	r4, #160	; 0xa0
    2f66:	05e4      	lsls	r4, r4, #23
    2f68:	432c      	orrs	r4, r5
    2f6a:	431c      	orrs	r4, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2f6c:	6284      	str	r4, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    2f6e:	0c0d      	lsrs	r5, r1, #16

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    2f70:	24d0      	movs	r4, #208	; 0xd0
    2f72:	0624      	lsls	r4, r4, #24
    2f74:	432c      	orrs	r4, r5
    2f76:	431c      	orrs	r4, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2f78:	6284      	str	r4, [r0, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    2f7a:	78d4      	ldrb	r4, [r2, #3]
    2f7c:	2c00      	cmp	r4, #0
    2f7e:	d122      	bne.n	2fc6 <_system_pinmux_config+0x9a>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    2f80:	035b      	lsls	r3, r3, #13
    2f82:	d51c      	bpl.n	2fbe <_system_pinmux_config+0x92>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    2f84:	7893      	ldrb	r3, [r2, #2]
    2f86:	2b01      	cmp	r3, #1
    2f88:	d01e      	beq.n	2fc8 <_system_pinmux_config+0x9c>
				port->OUTSET.reg = pin_mask;
			} else {
				port->OUTCLR.reg = pin_mask;
    2f8a:	6141      	str	r1, [r0, #20]
    2f8c:	e017      	b.n	2fbe <_system_pinmux_config+0x92>
	uint32_t pin_cfg = 0;
    2f8e:	2300      	movs	r3, #0
    2f90:	e7d7      	b.n	2f42 <_system_pinmux_config+0x16>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    2f92:	24c0      	movs	r4, #192	; 0xc0
    2f94:	02e4      	lsls	r4, r4, #11
    2f96:	4323      	orrs	r3, r4
    2f98:	e7dd      	b.n	2f56 <_system_pinmux_config+0x2a>
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    2f9a:	4c0d      	ldr	r4, [pc, #52]	; (2fd0 <_system_pinmux_config+0xa4>)
    2f9c:	4023      	ands	r3, r4
    2f9e:	e7df      	b.n	2f60 <_system_pinmux_config+0x34>
		port->DIRCLR.reg = pin_mask;
    2fa0:	6041      	str	r1, [r0, #4]
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    2fa2:	040c      	lsls	r4, r1, #16
    2fa4:	0c24      	lsrs	r4, r4, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    2fa6:	23a0      	movs	r3, #160	; 0xa0
    2fa8:	05db      	lsls	r3, r3, #23
    2faa:	4323      	orrs	r3, r4
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2fac:	6283      	str	r3, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    2fae:	0c0c      	lsrs	r4, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    2fb0:	23d0      	movs	r3, #208	; 0xd0
    2fb2:	061b      	lsls	r3, r3, #24
    2fb4:	4323      	orrs	r3, r4
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2fb6:	6283      	str	r3, [r0, #40]	; 0x28
	if(!config->powersave) {
    2fb8:	78d3      	ldrb	r3, [r2, #3]
    2fba:	2b00      	cmp	r3, #0
    2fbc:	d103      	bne.n	2fc6 <_system_pinmux_config+0x9a>
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    2fbe:	7853      	ldrb	r3, [r2, #1]
    2fc0:	3b01      	subs	r3, #1
    2fc2:	2b01      	cmp	r3, #1
    2fc4:	d902      	bls.n	2fcc <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
		}
	}
}
    2fc6:	bd30      	pop	{r4, r5, pc}
				port->OUTSET.reg = pin_mask;
    2fc8:	6181      	str	r1, [r0, #24]
    2fca:	e7f8      	b.n	2fbe <_system_pinmux_config+0x92>
			port->DIRSET.reg = pin_mask;
    2fcc:	6081      	str	r1, [r0, #8]
}
    2fce:	e7fa      	b.n	2fc6 <_system_pinmux_config+0x9a>
    2fd0:	fffbffff 	.word	0xfffbffff

00002fd4 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    2fd4:	b510      	push	{r4, lr}
    2fd6:	000a      	movs	r2, r1
	if (port_index < PORT_INST_NUM) {
    2fd8:	09c1      	lsrs	r1, r0, #7
		return NULL;
    2fda:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    2fdc:	2900      	cmp	r1, #0
    2fde:	d104      	bne.n	2fea <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    2fe0:	0943      	lsrs	r3, r0, #5
    2fe2:	01db      	lsls	r3, r3, #7
    2fe4:	4905      	ldr	r1, [pc, #20]	; (2ffc <system_pinmux_pin_set_config+0x28>)
    2fe6:	468c      	mov	ip, r1
    2fe8:	4463      	add	r3, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    2fea:	241f      	movs	r4, #31
    2fec:	4020      	ands	r0, r4
    2fee:	2101      	movs	r1, #1
    2ff0:	4081      	lsls	r1, r0

	_system_pinmux_config(port, pin_mask, config);
    2ff2:	0018      	movs	r0, r3
    2ff4:	4b02      	ldr	r3, [pc, #8]	; (3000 <system_pinmux_pin_set_config+0x2c>)
    2ff6:	4798      	blx	r3
}
    2ff8:	bd10      	pop	{r4, pc}
    2ffa:	46c0      	nop			; (mov r8, r8)
    2ffc:	41004400 	.word	0x41004400
    3000:	00002f2d 	.word	0x00002f2d

00003004 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    3004:	4770      	bx	lr
	...

00003008 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    3008:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    300a:	4b05      	ldr	r3, [pc, #20]	; (3020 <system_init+0x18>)
    300c:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    300e:	4b05      	ldr	r3, [pc, #20]	; (3024 <system_init+0x1c>)
    3010:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    3012:	4b05      	ldr	r3, [pc, #20]	; (3028 <system_init+0x20>)
    3014:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    3016:	4b05      	ldr	r3, [pc, #20]	; (302c <system_init+0x24>)
    3018:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    301a:	4b05      	ldr	r3, [pc, #20]	; (3030 <system_init+0x28>)
    301c:	4798      	blx	r3
}
    301e:	bd10      	pop	{r4, pc}
    3020:	00002c0d 	.word	0x00002c0d
    3024:	00002a3d 	.word	0x00002a3d
    3028:	00003005 	.word	0x00003005
    302c:	00003005 	.word	0x00003005
    3030:	00003005 	.word	0x00003005

00003034 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    3034:	e7fe      	b.n	3034 <Dummy_Handler>
	...

00003038 <Reset_Handler>:
{
    3038:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        if (pSrc != pDest) {
    303a:	4a2a      	ldr	r2, [pc, #168]	; (30e4 <Reset_Handler+0xac>)
    303c:	4b2a      	ldr	r3, [pc, #168]	; (30e8 <Reset_Handler+0xb0>)
    303e:	429a      	cmp	r2, r3
    3040:	d011      	beq.n	3066 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
    3042:	001a      	movs	r2, r3
    3044:	4b29      	ldr	r3, [pc, #164]	; (30ec <Reset_Handler+0xb4>)
    3046:	429a      	cmp	r2, r3
    3048:	d20d      	bcs.n	3066 <Reset_Handler+0x2e>
    304a:	4a29      	ldr	r2, [pc, #164]	; (30f0 <Reset_Handler+0xb8>)
    304c:	3303      	adds	r3, #3
    304e:	1a9b      	subs	r3, r3, r2
    3050:	089b      	lsrs	r3, r3, #2
    3052:	3301      	adds	r3, #1
    3054:	009b      	lsls	r3, r3, #2
    3056:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    3058:	4823      	ldr	r0, [pc, #140]	; (30e8 <Reset_Handler+0xb0>)
    305a:	4922      	ldr	r1, [pc, #136]	; (30e4 <Reset_Handler+0xac>)
    305c:	588c      	ldr	r4, [r1, r2]
    305e:	5084      	str	r4, [r0, r2]
    3060:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
    3062:	429a      	cmp	r2, r3
    3064:	d1fa      	bne.n	305c <Reset_Handler+0x24>
        for (pDest = &_szero; pDest < &_ezero;) {
    3066:	4a23      	ldr	r2, [pc, #140]	; (30f4 <Reset_Handler+0xbc>)
    3068:	4b23      	ldr	r3, [pc, #140]	; (30f8 <Reset_Handler+0xc0>)
    306a:	429a      	cmp	r2, r3
    306c:	d20a      	bcs.n	3084 <Reset_Handler+0x4c>
    306e:	43d3      	mvns	r3, r2
    3070:	4921      	ldr	r1, [pc, #132]	; (30f8 <Reset_Handler+0xc0>)
    3072:	185b      	adds	r3, r3, r1
    3074:	2103      	movs	r1, #3
    3076:	438b      	bics	r3, r1
    3078:	3304      	adds	r3, #4
    307a:	189b      	adds	r3, r3, r2
                *pDest++ = 0;
    307c:	2100      	movs	r1, #0
    307e:	c202      	stmia	r2!, {r1}
        for (pDest = &_szero; pDest < &_ezero;) {
    3080:	4293      	cmp	r3, r2
    3082:	d1fc      	bne.n	307e <Reset_Handler+0x46>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    3084:	4a1d      	ldr	r2, [pc, #116]	; (30fc <Reset_Handler+0xc4>)
    3086:	21ff      	movs	r1, #255	; 0xff
    3088:	4b1d      	ldr	r3, [pc, #116]	; (3100 <Reset_Handler+0xc8>)
    308a:	438b      	bics	r3, r1
    308c:	6093      	str	r3, [r2, #8]
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    308e:	39fd      	subs	r1, #253	; 0xfd
    3090:	2390      	movs	r3, #144	; 0x90
    3092:	005b      	lsls	r3, r3, #1
    3094:	4a1b      	ldr	r2, [pc, #108]	; (3104 <Reset_Handler+0xcc>)
    3096:	50d1      	str	r1, [r2, r3]
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    3098:	4a1b      	ldr	r2, [pc, #108]	; (3108 <Reset_Handler+0xd0>)
    309a:	78d3      	ldrb	r3, [r2, #3]
    309c:	2503      	movs	r5, #3
    309e:	43ab      	bics	r3, r5
    30a0:	2402      	movs	r4, #2
    30a2:	4323      	orrs	r3, r4
    30a4:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    30a6:	78d3      	ldrb	r3, [r2, #3]
    30a8:	270c      	movs	r7, #12
    30aa:	43bb      	bics	r3, r7
    30ac:	2608      	movs	r6, #8
    30ae:	4333      	orrs	r3, r6
    30b0:	70d3      	strb	r3, [r2, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
    30b2:	4b16      	ldr	r3, [pc, #88]	; (310c <Reset_Handler+0xd4>)
    30b4:	7b98      	ldrb	r0, [r3, #14]
    30b6:	2230      	movs	r2, #48	; 0x30
    30b8:	4390      	bics	r0, r2
    30ba:	2220      	movs	r2, #32
    30bc:	4310      	orrs	r0, r2
    30be:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    30c0:	7b99      	ldrb	r1, [r3, #14]
    30c2:	43b9      	bics	r1, r7
    30c4:	4331      	orrs	r1, r6
    30c6:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    30c8:	7b9a      	ldrb	r2, [r3, #14]
    30ca:	43aa      	bics	r2, r5
    30cc:	4322      	orrs	r2, r4
    30ce:	739a      	strb	r2, [r3, #14]
        NVMCTRL->CTRLB.bit.MANW = 1;
    30d0:	4a0f      	ldr	r2, [pc, #60]	; (3110 <Reset_Handler+0xd8>)
    30d2:	6853      	ldr	r3, [r2, #4]
    30d4:	2180      	movs	r1, #128	; 0x80
    30d6:	430b      	orrs	r3, r1
    30d8:	6053      	str	r3, [r2, #4]
        __libc_init_array();
    30da:	4b0e      	ldr	r3, [pc, #56]	; (3114 <Reset_Handler+0xdc>)
    30dc:	4798      	blx	r3
        main();
    30de:	4b0e      	ldr	r3, [pc, #56]	; (3118 <Reset_Handler+0xe0>)
    30e0:	4798      	blx	r3
    30e2:	e7fe      	b.n	30e2 <Reset_Handler+0xaa>
    30e4:	0000668c 	.word	0x0000668c
    30e8:	20000000 	.word	0x20000000
    30ec:	2000009c 	.word	0x2000009c
    30f0:	20000004 	.word	0x20000004
    30f4:	2000009c 	.word	0x2000009c
    30f8:	2000050c 	.word	0x2000050c
    30fc:	e000ed00 	.word	0xe000ed00
    3100:	00000000 	.word	0x00000000
    3104:	41007000 	.word	0x41007000
    3108:	41005000 	.word	0x41005000
    310c:	41004800 	.word	0x41004800
    3110:	41004000 	.word	0x41004000
    3114:	00005549 	.word	0x00005549
    3118:	000031d1 	.word	0x000031d1

0000311c <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
    311c:	0003      	movs	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    311e:	4a06      	ldr	r2, [pc, #24]	; (3138 <_sbrk+0x1c>)
    3120:	6812      	ldr	r2, [r2, #0]
    3122:	2a00      	cmp	r2, #0
    3124:	d004      	beq.n	3130 <_sbrk+0x14>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
    3126:	4a04      	ldr	r2, [pc, #16]	; (3138 <_sbrk+0x1c>)
    3128:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    312a:	18c3      	adds	r3, r0, r3
    312c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
}
    312e:	4770      	bx	lr
		heap = (unsigned char *)&_end;
    3130:	4902      	ldr	r1, [pc, #8]	; (313c <_sbrk+0x20>)
    3132:	4a01      	ldr	r2, [pc, #4]	; (3138 <_sbrk+0x1c>)
    3134:	6011      	str	r1, [r2, #0]
    3136:	e7f6      	b.n	3126 <_sbrk+0xa>
    3138:	200003d0 	.word	0x200003d0
    313c:	20002510 	.word	0x20002510

00003140 <_close>:
}

extern int _close(int file)
{
	return -1;
}
    3140:	2001      	movs	r0, #1
    3142:	4240      	negs	r0, r0
    3144:	4770      	bx	lr

00003146 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
    3146:	2380      	movs	r3, #128	; 0x80
    3148:	019b      	lsls	r3, r3, #6
    314a:	604b      	str	r3, [r1, #4]

	return 0;
}
    314c:	2000      	movs	r0, #0
    314e:	4770      	bx	lr

00003150 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
    3150:	2001      	movs	r0, #1
    3152:	4770      	bx	lr

00003154 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
    3154:	2000      	movs	r0, #0
    3156:	4770      	bx	lr

00003158 <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct usart_module *const module,
		uint8_t *c)
{
    3158:	b570      	push	{r4, r5, r6, lr}
    315a:	b082      	sub	sp, #8
    315c:	0005      	movs	r5, r0
    315e:	000e      	movs	r6, r1
	uint16_t temp = 0;
    3160:	2200      	movs	r2, #0
    3162:	466b      	mov	r3, sp
    3164:	80da      	strh	r2, [r3, #6]

	while(STATUS_OK != usart_read_wait(module, &temp));
    3166:	4c06      	ldr	r4, [pc, #24]	; (3180 <usart_serial_getchar+0x28>)
    3168:	466b      	mov	r3, sp
    316a:	1d99      	adds	r1, r3, #6
    316c:	0028      	movs	r0, r5
    316e:	47a0      	blx	r4
    3170:	2800      	cmp	r0, #0
    3172:	d1f9      	bne.n	3168 <usart_serial_getchar+0x10>

	*c = temp;
    3174:	466b      	mov	r3, sp
    3176:	3306      	adds	r3, #6
    3178:	881b      	ldrh	r3, [r3, #0]
    317a:	7033      	strb	r3, [r6, #0]
}
    317c:	b002      	add	sp, #8
    317e:	bd70      	pop	{r4, r5, r6, pc}
    3180:	00002963 	.word	0x00002963

00003184 <usart_serial_putchar>:
{
    3184:	b570      	push	{r4, r5, r6, lr}
    3186:	0005      	movs	r5, r0
	while(STATUS_OK !=usart_write_wait(module, c));
    3188:	b28c      	uxth	r4, r1
    318a:	4e03      	ldr	r6, [pc, #12]	; (3198 <usart_serial_putchar+0x14>)
    318c:	0021      	movs	r1, r4
    318e:	0028      	movs	r0, r5
    3190:	47b0      	blx	r6
    3192:	2800      	cmp	r0, #0
    3194:	d1fa      	bne.n	318c <usart_serial_putchar+0x8>
}
    3196:	bd70      	pop	{r4, r5, r6, pc}
    3198:	00002939 	.word	0x00002939

0000319c <configure_eeprom>:


 */
void configure_eeprom(void);
void configure_eeprom(void)
{
    319c:	b510      	push	{r4, lr}
	/* Setup EEPROM emulator service */
	enum status_code error_code = eeprom_emulator_init();
    319e:	4b08      	ldr	r3, [pc, #32]	; (31c0 <configure_eeprom+0x24>)
    31a0:	4798      	blx	r3

	if (error_code == STATUS_ERR_NO_MEMORY) {
    31a2:	2816      	cmp	r0, #22
    31a4:	d002      	beq.n	31ac <configure_eeprom+0x10>
		while (true) {
			/* No EEPROM section has been set in the device's fuses */
		}
	}
	else if (error_code != STATUS_OK) {
    31a6:	2800      	cmp	r0, #0
    31a8:	d101      	bne.n	31ae <configure_eeprom+0x12>
		 * irrecoverably corrupt) */
		printf("Memory error!!!\n");
		eeprom_emulator_erase_memory();
		eeprom_emulator_init();
	}
}
    31aa:	bd10      	pop	{r4, pc}
    31ac:	e7fe      	b.n	31ac <configure_eeprom+0x10>
		printf("Memory error!!!\n");
    31ae:	4805      	ldr	r0, [pc, #20]	; (31c4 <configure_eeprom+0x28>)
    31b0:	4b05      	ldr	r3, [pc, #20]	; (31c8 <configure_eeprom+0x2c>)
    31b2:	4798      	blx	r3
		eeprom_emulator_erase_memory();
    31b4:	4b05      	ldr	r3, [pc, #20]	; (31cc <configure_eeprom+0x30>)
    31b6:	4798      	blx	r3
		eeprom_emulator_init();
    31b8:	4b01      	ldr	r3, [pc, #4]	; (31c0 <configure_eeprom+0x24>)
    31ba:	4798      	blx	r3
}
    31bc:	e7f5      	b.n	31aa <configure_eeprom+0xe>
    31be:	46c0      	nop			; (mov r8, r8)
    31c0:	00002221 	.word	0x00002221
    31c4:	0000654c 	.word	0x0000654c
    31c8:	000056ad 	.word	0x000056ad
    31cc:	00002305 	.word	0x00002305

000031d0 <main>:
	volatile char msg_desligar[] =  "me da mais carne";
	volatile char msg_ligar[] =  "TIA:";
	volatile char wtf[] = "WTF?";
	volatile char naruto[] = "sasuke <3";
		
int main(void){
    31d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    31d2:	46de      	mov	lr, fp
    31d4:	4657      	mov	r7, sl
    31d6:	464e      	mov	r6, r9
    31d8:	4645      	mov	r5, r8
    31da:	b5e0      	push	{r5, r6, r7, lr}

	system_init();
    31dc:	4b4c      	ldr	r3, [pc, #304]	; (3310 <main+0x140>)
    31de:	4798      	blx	r3
		/* Configuraes das funes */
		gfx_mono_init();		/*Configura displays */
    31e0:	4b4c      	ldr	r3, [pc, #304]	; (3314 <main+0x144>)
    31e2:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    31e4:	4a4c      	ldr	r2, [pc, #304]	; (3318 <main+0x148>)
    31e6:	2380      	movs	r3, #128	; 0x80
    31e8:	05db      	lsls	r3, r3, #23
    31ea:	6013      	str	r3, [r2, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    31ec:	2300      	movs	r3, #0
    31ee:	6053      	str	r3, [r2, #4]
	config->parity           = USART_PARITY_NONE;
    31f0:	21ff      	movs	r1, #255	; 0xff
    31f2:	8111      	strh	r1, [r2, #8]
	config->stopbits         = USART_STOPBITS_1;
    31f4:	2100      	movs	r1, #0
    31f6:	7293      	strb	r3, [r2, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    31f8:	72d3      	strb	r3, [r2, #11]
	config->baudrate         = 9600;
    31fa:	2096      	movs	r0, #150	; 0x96
    31fc:	0180      	lsls	r0, r0, #6
    31fe:	6210      	str	r0, [r2, #32]
	config->receiver_enable  = true;
    3200:	2001      	movs	r0, #1
    3202:	2424      	movs	r4, #36	; 0x24
    3204:	5510      	strb	r0, [r2, r4]
	config->transmitter_enable = true;
    3206:	3401      	adds	r4, #1
    3208:	5510      	strb	r0, [r2, r4]
	config->clock_polarity_inverted = false;
    320a:	3025      	adds	r0, #37	; 0x25
    320c:	5413      	strb	r3, [r2, r0]
	config->use_external_clock = false;
    320e:	3001      	adds	r0, #1
    3210:	5413      	strb	r3, [r2, r0]
	config->ext_clock_freq   = 0;
    3212:	6293      	str	r3, [r2, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
    3214:	2088      	movs	r0, #136	; 0x88
    3216:	0340      	lsls	r0, r0, #13
    3218:	60d0      	str	r0, [r2, #12]
	config->run_in_standby   = false;
    321a:	202c      	movs	r0, #44	; 0x2c
    321c:	5413      	strb	r3, [r2, r0]
	config->generator_source = GCLK_GENERATOR_0;
    321e:	3001      	adds	r0, #1
    3220:	5413      	strb	r3, [r2, r0]
	config->pinmux_pad0      = PINMUX_DEFAULT;
    3222:	6313      	str	r3, [r2, #48]	; 0x30
	config->pinmux_pad1      = PINMUX_DEFAULT;
    3224:	6353      	str	r3, [r2, #52]	; 0x34
	config->pinmux_pad2      = PINMUX_DEFAULT;
    3226:	6393      	str	r3, [r2, #56]	; 0x38
	config->pinmux_pad3      = PINMUX_DEFAULT;
    3228:	63d3      	str	r3, [r2, #60]	; 0x3c
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    322a:	6153      	str	r3, [r2, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    322c:	8213      	strh	r3, [r2, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    322e:	76d3      	strb	r3, [r2, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
    3230:	7611      	strb	r1, [r2, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
    3232:	7711      	strb	r1, [r2, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
    3234:	7651      	strb	r1, [r2, #25]
	config->receive_pulse_length                    = 19;
    3236:	2313      	movs	r3, #19
    3238:	7693      	strb	r3, [r2, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
    323a:	7751      	strb	r1, [r2, #29]
static inline void stdio_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	stdio_base = (void *)module;
    323c:	4c37      	ldr	r4, [pc, #220]	; (331c <main+0x14c>)
    323e:	4b38      	ldr	r3, [pc, #224]	; (3320 <main+0x150>)
    3240:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
    3242:	4938      	ldr	r1, [pc, #224]	; (3324 <main+0x154>)
    3244:	4b38      	ldr	r3, [pc, #224]	; (3328 <main+0x158>)
    3246:	6019      	str	r1, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
    3248:	4938      	ldr	r1, [pc, #224]	; (332c <main+0x15c>)
    324a:	4b39      	ldr	r3, [pc, #228]	; (3330 <main+0x160>)
    324c:	6019      	str	r1, [r3, #0]
	if (usart_init(module, hw, config) == STATUS_OK) {
    324e:	4939      	ldr	r1, [pc, #228]	; (3334 <main+0x164>)
    3250:	0020      	movs	r0, r4
    3252:	4b39      	ldr	r3, [pc, #228]	; (3338 <main+0x168>)
    3254:	4798      	blx	r3

	usart_serial_init(module, hw, config);
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
    3256:	4e39      	ldr	r6, [pc, #228]	; (333c <main+0x16c>)
    3258:	6833      	ldr	r3, [r6, #0]
    325a:	6898      	ldr	r0, [r3, #8]
    325c:	2100      	movs	r1, #0
    325e:	4d38      	ldr	r5, [pc, #224]	; (3340 <main+0x170>)
    3260:	47a8      	blx	r5
	setbuf(stdin, NULL);
    3262:	6833      	ldr	r3, [r6, #0]
    3264:	6858      	ldr	r0, [r3, #4]
    3266:	2100      	movs	r1, #0
    3268:	47a8      	blx	r5
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    326a:	6823      	ldr	r3, [r4, #0]
	return (usart_hw->SYNCBUSY.reg);
    326c:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    326e:	2a00      	cmp	r2, #0
    3270:	d1fc      	bne.n	326c <main+0x9c>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    3272:	681a      	ldr	r2, [r3, #0]
    3274:	2102      	movs	r1, #2
    3276:	430a      	orrs	r2, r1
    3278:	601a      	str	r2, [r3, #0]
		usart_get_config_defaults(&usart_conf);		/* Configura USART como default para leitura dos pinos */
		stdio_serial_init(&usart_instance, EDBG_CDC_MODULE, &usart_conf);		/* Inicia comunicao com o Perifrico de Temperatura */
		usart_enable(&usart_instance);		/* Habilita USART */
		at30tse_init();		/* Inicia Perifrico, j configurado para medio de temperatura */
    327a:	4b32      	ldr	r3, [pc, #200]	; (3344 <main+0x174>)
    327c:	4798      	blx	r3
		configure_eeprom();		/* Configura memria */
    327e:	4b32      	ldr	r3, [pc, #200]	; (3348 <main+0x178>)
    3280:	4798      	blx	r3
	
	gfx_mono_draw_string(msg_default, x1, y1, &sysfont);
    3282:	4b32      	ldr	r3, [pc, #200]	; (334c <main+0x17c>)
    3284:	781a      	ldrb	r2, [r3, #0]
    3286:	4b32      	ldr	r3, [pc, #200]	; (3350 <main+0x180>)
    3288:	7819      	ldrb	r1, [r3, #0]
    328a:	4b32      	ldr	r3, [pc, #200]	; (3354 <main+0x184>)
    328c:	4832      	ldr	r0, [pc, #200]	; (3358 <main+0x188>)
    328e:	4c33      	ldr	r4, [pc, #204]	; (335c <main+0x18c>)
    3290:	47a0      	blx	r4
	
	int i, i_vec;
	i_vec = 0;
    3292:	2400      	movs	r4, #0
				eeprom_emulator_commit_page_buffer();
				gfx_mono_draw_string("PQ?", x2, y2, &sysfont);
				
				
				}else{
					temp_res = at30tse_read_temperature();
    3294:	4b32      	ldr	r3, [pc, #200]	; (3360 <main+0x190>)
    3296:	469a      	mov	sl, r3
    3298:	4b32      	ldr	r3, [pc, #200]	; (3364 <main+0x194>)
    329a:	4699      	mov	r9, r3
    329c:	4b32      	ldr	r3, [pc, #200]	; (3368 <main+0x198>)
    329e:	4698      	mov	r8, r3
    32a0:	e02b      	b.n	32fa <main+0x12a>
    32a2:	2400      	movs	r4, #0
    32a4:	2000      	movs	r0, #0
					final_temp += vec_temp[i];
    32a6:	4b31      	ldr	r3, [pc, #196]	; (336c <main+0x19c>)
    32a8:	469b      	mov	fp, r3
    32aa:	4f31      	ldr	r7, [pc, #196]	; (3370 <main+0x1a0>)
    32ac:	4e31      	ldr	r6, [pc, #196]	; (3374 <main+0x1a4>)
    32ae:	4d32      	ldr	r5, [pc, #200]	; (3378 <main+0x1a8>)
    32b0:	47d8      	blx	fp
    32b2:	5939      	ldr	r1, [r7, r4]
    32b4:	47b0      	blx	r6
    32b6:	47a8      	blx	r5
    32b8:	3404      	adds	r4, #4
				for(i = 0; i < N; ++i){
    32ba:	2c14      	cmp	r4, #20
    32bc:	d1f8      	bne.n	32b0 <main+0xe0>
				final_temp = final_temp / N;
    32be:	2105      	movs	r1, #5
    32c0:	4b2e      	ldr	r3, [pc, #184]	; (337c <main+0x1ac>)
    32c2:	4798      	blx	r3
    32c4:	4b2e      	ldr	r3, [pc, #184]	; (3380 <main+0x1b0>)
    32c6:	6018      	str	r0, [r3, #0]
				itoa((int)final_temp, temp_lida, 10);
    32c8:	4c2e      	ldr	r4, [pc, #184]	; (3384 <main+0x1b4>)
    32ca:	220a      	movs	r2, #10
    32cc:	0021      	movs	r1, r4
    32ce:	4b2e      	ldr	r3, [pc, #184]	; (3388 <main+0x1b8>)
    32d0:	4798      	blx	r3
				eeprom_emulator_write_page(0, temp_lida);
    32d2:	0021      	movs	r1, r4
    32d4:	2000      	movs	r0, #0
    32d6:	4b2d      	ldr	r3, [pc, #180]	; (338c <main+0x1bc>)
    32d8:	4798      	blx	r3
				eeprom_emulator_commit_page_buffer();
    32da:	4b2d      	ldr	r3, [pc, #180]	; (3390 <main+0x1c0>)
    32dc:	4798      	blx	r3
				gfx_mono_draw_string("PQ?", x2, y2, &sysfont);
    32de:	4b2d      	ldr	r3, [pc, #180]	; (3394 <main+0x1c4>)
    32e0:	781a      	ldrb	r2, [r3, #0]
    32e2:	4b2d      	ldr	r3, [pc, #180]	; (3398 <main+0x1c8>)
    32e4:	7819      	ldrb	r1, [r3, #0]
    32e6:	4b1b      	ldr	r3, [pc, #108]	; (3354 <main+0x184>)
    32e8:	482c      	ldr	r0, [pc, #176]	; (339c <main+0x1cc>)
    32ea:	4c1c      	ldr	r4, [pc, #112]	; (335c <main+0x18c>)
    32ec:	47a0      	blx	r4
				i_vec = 0;
    32ee:	2400      	movs	r4, #0
    32f0:	e003      	b.n	32fa <main+0x12a>
					for(i=0;i<1000000;i++);
					vec_temp[i_vec] = temp_res;
    32f2:	00a2      	lsls	r2, r4, #2
    32f4:	4b1e      	ldr	r3, [pc, #120]	; (3370 <main+0x1a0>)
    32f6:	50d0      	str	r0, [r2, r3]
					i_vec++;
    32f8:	3401      	adds	r4, #1
		if (i_vec == N){ 
    32fa:	2c05      	cmp	r4, #5
    32fc:	d0d1      	beq.n	32a2 <main+0xd2>
					temp_res = at30tse_read_temperature();
    32fe:	47d0      	blx	sl
    3300:	47c8      	blx	r9
    3302:	4643      	mov	r3, r8
    3304:	6018      	str	r0, [r3, #0]
    3306:	4b26      	ldr	r3, [pc, #152]	; (33a0 <main+0x1d0>)
    3308:	3b01      	subs	r3, #1
					for(i=0;i<1000000;i++);
    330a:	2b00      	cmp	r3, #0
    330c:	d1fc      	bne.n	3308 <main+0x138>
    330e:	e7f0      	b.n	32f2 <main+0x122>
    3310:	00003009 	.word	0x00003009
    3314:	000003fd 	.word	0x000003fd
    3318:	20000478 	.word	0x20000478
    331c:	2000046c 	.word	0x2000046c
    3320:	20000468 	.word	0x20000468
    3324:	00003185 	.word	0x00003185
    3328:	20000464 	.word	0x20000464
    332c:	00003159 	.word	0x00003159
    3330:	20000460 	.word	0x20000460
    3334:	42001400 	.word	0x42001400
    3338:	0000263d 	.word	0x0000263d
    333c:	20000038 	.word	0x20000038
    3340:	000056c1 	.word	0x000056c1
    3344:	000004bd 	.word	0x000004bd
    3348:	0000319d 	.word	0x0000319d
    334c:	20000030 	.word	0x20000030
    3350:	20000028 	.word	0x20000028
    3354:	20000008 	.word	0x20000008
    3358:	20000018 	.word	0x20000018
    335c:	00001c8d 	.word	0x00001c8d
    3360:	000005c9 	.word	0x000005c9
    3364:	000053f9 	.word	0x000053f9
    3368:	200004bc 	.word	0x200004bc
    336c:	00003a49 	.word	0x00003a49
    3370:	200004c0 	.word	0x200004c0
    3374:	000036e5 	.word	0x000036e5
    3378:	00003a09 	.word	0x00003a09
    337c:	000034b9 	.word	0x000034b9
    3380:	200004b8 	.word	0x200004b8
    3384:	200004d4 	.word	0x200004d4
    3388:	000055c1 	.word	0x000055c1
    338c:	00002415 	.word	0x00002415
    3390:	000023e5 	.word	0x000023e5
    3394:	20000034 	.word	0x20000034
    3398:	2000002c 	.word	0x2000002c
    339c:	0000655c 	.word	0x0000655c
    33a0:	000f4240 	.word	0x000f4240

000033a4 <__udivsi3>:
    33a4:	2200      	movs	r2, #0
    33a6:	0843      	lsrs	r3, r0, #1
    33a8:	428b      	cmp	r3, r1
    33aa:	d374      	bcc.n	3496 <__udivsi3+0xf2>
    33ac:	0903      	lsrs	r3, r0, #4
    33ae:	428b      	cmp	r3, r1
    33b0:	d35f      	bcc.n	3472 <__udivsi3+0xce>
    33b2:	0a03      	lsrs	r3, r0, #8
    33b4:	428b      	cmp	r3, r1
    33b6:	d344      	bcc.n	3442 <__udivsi3+0x9e>
    33b8:	0b03      	lsrs	r3, r0, #12
    33ba:	428b      	cmp	r3, r1
    33bc:	d328      	bcc.n	3410 <__udivsi3+0x6c>
    33be:	0c03      	lsrs	r3, r0, #16
    33c0:	428b      	cmp	r3, r1
    33c2:	d30d      	bcc.n	33e0 <__udivsi3+0x3c>
    33c4:	22ff      	movs	r2, #255	; 0xff
    33c6:	0209      	lsls	r1, r1, #8
    33c8:	ba12      	rev	r2, r2
    33ca:	0c03      	lsrs	r3, r0, #16
    33cc:	428b      	cmp	r3, r1
    33ce:	d302      	bcc.n	33d6 <__udivsi3+0x32>
    33d0:	1212      	asrs	r2, r2, #8
    33d2:	0209      	lsls	r1, r1, #8
    33d4:	d065      	beq.n	34a2 <__udivsi3+0xfe>
    33d6:	0b03      	lsrs	r3, r0, #12
    33d8:	428b      	cmp	r3, r1
    33da:	d319      	bcc.n	3410 <__udivsi3+0x6c>
    33dc:	e000      	b.n	33e0 <__udivsi3+0x3c>
    33de:	0a09      	lsrs	r1, r1, #8
    33e0:	0bc3      	lsrs	r3, r0, #15
    33e2:	428b      	cmp	r3, r1
    33e4:	d301      	bcc.n	33ea <__udivsi3+0x46>
    33e6:	03cb      	lsls	r3, r1, #15
    33e8:	1ac0      	subs	r0, r0, r3
    33ea:	4152      	adcs	r2, r2
    33ec:	0b83      	lsrs	r3, r0, #14
    33ee:	428b      	cmp	r3, r1
    33f0:	d301      	bcc.n	33f6 <__udivsi3+0x52>
    33f2:	038b      	lsls	r3, r1, #14
    33f4:	1ac0      	subs	r0, r0, r3
    33f6:	4152      	adcs	r2, r2
    33f8:	0b43      	lsrs	r3, r0, #13
    33fa:	428b      	cmp	r3, r1
    33fc:	d301      	bcc.n	3402 <__udivsi3+0x5e>
    33fe:	034b      	lsls	r3, r1, #13
    3400:	1ac0      	subs	r0, r0, r3
    3402:	4152      	adcs	r2, r2
    3404:	0b03      	lsrs	r3, r0, #12
    3406:	428b      	cmp	r3, r1
    3408:	d301      	bcc.n	340e <__udivsi3+0x6a>
    340a:	030b      	lsls	r3, r1, #12
    340c:	1ac0      	subs	r0, r0, r3
    340e:	4152      	adcs	r2, r2
    3410:	0ac3      	lsrs	r3, r0, #11
    3412:	428b      	cmp	r3, r1
    3414:	d301      	bcc.n	341a <__udivsi3+0x76>
    3416:	02cb      	lsls	r3, r1, #11
    3418:	1ac0      	subs	r0, r0, r3
    341a:	4152      	adcs	r2, r2
    341c:	0a83      	lsrs	r3, r0, #10
    341e:	428b      	cmp	r3, r1
    3420:	d301      	bcc.n	3426 <__udivsi3+0x82>
    3422:	028b      	lsls	r3, r1, #10
    3424:	1ac0      	subs	r0, r0, r3
    3426:	4152      	adcs	r2, r2
    3428:	0a43      	lsrs	r3, r0, #9
    342a:	428b      	cmp	r3, r1
    342c:	d301      	bcc.n	3432 <__udivsi3+0x8e>
    342e:	024b      	lsls	r3, r1, #9
    3430:	1ac0      	subs	r0, r0, r3
    3432:	4152      	adcs	r2, r2
    3434:	0a03      	lsrs	r3, r0, #8
    3436:	428b      	cmp	r3, r1
    3438:	d301      	bcc.n	343e <__udivsi3+0x9a>
    343a:	020b      	lsls	r3, r1, #8
    343c:	1ac0      	subs	r0, r0, r3
    343e:	4152      	adcs	r2, r2
    3440:	d2cd      	bcs.n	33de <__udivsi3+0x3a>
    3442:	09c3      	lsrs	r3, r0, #7
    3444:	428b      	cmp	r3, r1
    3446:	d301      	bcc.n	344c <__udivsi3+0xa8>
    3448:	01cb      	lsls	r3, r1, #7
    344a:	1ac0      	subs	r0, r0, r3
    344c:	4152      	adcs	r2, r2
    344e:	0983      	lsrs	r3, r0, #6
    3450:	428b      	cmp	r3, r1
    3452:	d301      	bcc.n	3458 <__udivsi3+0xb4>
    3454:	018b      	lsls	r3, r1, #6
    3456:	1ac0      	subs	r0, r0, r3
    3458:	4152      	adcs	r2, r2
    345a:	0943      	lsrs	r3, r0, #5
    345c:	428b      	cmp	r3, r1
    345e:	d301      	bcc.n	3464 <__udivsi3+0xc0>
    3460:	014b      	lsls	r3, r1, #5
    3462:	1ac0      	subs	r0, r0, r3
    3464:	4152      	adcs	r2, r2
    3466:	0903      	lsrs	r3, r0, #4
    3468:	428b      	cmp	r3, r1
    346a:	d301      	bcc.n	3470 <__udivsi3+0xcc>
    346c:	010b      	lsls	r3, r1, #4
    346e:	1ac0      	subs	r0, r0, r3
    3470:	4152      	adcs	r2, r2
    3472:	08c3      	lsrs	r3, r0, #3
    3474:	428b      	cmp	r3, r1
    3476:	d301      	bcc.n	347c <__udivsi3+0xd8>
    3478:	00cb      	lsls	r3, r1, #3
    347a:	1ac0      	subs	r0, r0, r3
    347c:	4152      	adcs	r2, r2
    347e:	0883      	lsrs	r3, r0, #2
    3480:	428b      	cmp	r3, r1
    3482:	d301      	bcc.n	3488 <__udivsi3+0xe4>
    3484:	008b      	lsls	r3, r1, #2
    3486:	1ac0      	subs	r0, r0, r3
    3488:	4152      	adcs	r2, r2
    348a:	0843      	lsrs	r3, r0, #1
    348c:	428b      	cmp	r3, r1
    348e:	d301      	bcc.n	3494 <__udivsi3+0xf0>
    3490:	004b      	lsls	r3, r1, #1
    3492:	1ac0      	subs	r0, r0, r3
    3494:	4152      	adcs	r2, r2
    3496:	1a41      	subs	r1, r0, r1
    3498:	d200      	bcs.n	349c <__udivsi3+0xf8>
    349a:	4601      	mov	r1, r0
    349c:	4152      	adcs	r2, r2
    349e:	4610      	mov	r0, r2
    34a0:	4770      	bx	lr
    34a2:	e7ff      	b.n	34a4 <__udivsi3+0x100>
    34a4:	b501      	push	{r0, lr}
    34a6:	2000      	movs	r0, #0
    34a8:	f000 f8f0 	bl	368c <__aeabi_idiv0>
    34ac:	bd02      	pop	{r1, pc}
    34ae:	46c0      	nop			; (mov r8, r8)

000034b0 <__aeabi_uidivmod>:
    34b0:	2900      	cmp	r1, #0
    34b2:	d0f7      	beq.n	34a4 <__udivsi3+0x100>
    34b4:	e776      	b.n	33a4 <__udivsi3>
    34b6:	4770      	bx	lr

000034b8 <__divsi3>:
    34b8:	4603      	mov	r3, r0
    34ba:	430b      	orrs	r3, r1
    34bc:	d47f      	bmi.n	35be <__divsi3+0x106>
    34be:	2200      	movs	r2, #0
    34c0:	0843      	lsrs	r3, r0, #1
    34c2:	428b      	cmp	r3, r1
    34c4:	d374      	bcc.n	35b0 <__divsi3+0xf8>
    34c6:	0903      	lsrs	r3, r0, #4
    34c8:	428b      	cmp	r3, r1
    34ca:	d35f      	bcc.n	358c <__divsi3+0xd4>
    34cc:	0a03      	lsrs	r3, r0, #8
    34ce:	428b      	cmp	r3, r1
    34d0:	d344      	bcc.n	355c <__divsi3+0xa4>
    34d2:	0b03      	lsrs	r3, r0, #12
    34d4:	428b      	cmp	r3, r1
    34d6:	d328      	bcc.n	352a <__divsi3+0x72>
    34d8:	0c03      	lsrs	r3, r0, #16
    34da:	428b      	cmp	r3, r1
    34dc:	d30d      	bcc.n	34fa <__divsi3+0x42>
    34de:	22ff      	movs	r2, #255	; 0xff
    34e0:	0209      	lsls	r1, r1, #8
    34e2:	ba12      	rev	r2, r2
    34e4:	0c03      	lsrs	r3, r0, #16
    34e6:	428b      	cmp	r3, r1
    34e8:	d302      	bcc.n	34f0 <__divsi3+0x38>
    34ea:	1212      	asrs	r2, r2, #8
    34ec:	0209      	lsls	r1, r1, #8
    34ee:	d065      	beq.n	35bc <__divsi3+0x104>
    34f0:	0b03      	lsrs	r3, r0, #12
    34f2:	428b      	cmp	r3, r1
    34f4:	d319      	bcc.n	352a <__divsi3+0x72>
    34f6:	e000      	b.n	34fa <__divsi3+0x42>
    34f8:	0a09      	lsrs	r1, r1, #8
    34fa:	0bc3      	lsrs	r3, r0, #15
    34fc:	428b      	cmp	r3, r1
    34fe:	d301      	bcc.n	3504 <__divsi3+0x4c>
    3500:	03cb      	lsls	r3, r1, #15
    3502:	1ac0      	subs	r0, r0, r3
    3504:	4152      	adcs	r2, r2
    3506:	0b83      	lsrs	r3, r0, #14
    3508:	428b      	cmp	r3, r1
    350a:	d301      	bcc.n	3510 <__divsi3+0x58>
    350c:	038b      	lsls	r3, r1, #14
    350e:	1ac0      	subs	r0, r0, r3
    3510:	4152      	adcs	r2, r2
    3512:	0b43      	lsrs	r3, r0, #13
    3514:	428b      	cmp	r3, r1
    3516:	d301      	bcc.n	351c <__divsi3+0x64>
    3518:	034b      	lsls	r3, r1, #13
    351a:	1ac0      	subs	r0, r0, r3
    351c:	4152      	adcs	r2, r2
    351e:	0b03      	lsrs	r3, r0, #12
    3520:	428b      	cmp	r3, r1
    3522:	d301      	bcc.n	3528 <__divsi3+0x70>
    3524:	030b      	lsls	r3, r1, #12
    3526:	1ac0      	subs	r0, r0, r3
    3528:	4152      	adcs	r2, r2
    352a:	0ac3      	lsrs	r3, r0, #11
    352c:	428b      	cmp	r3, r1
    352e:	d301      	bcc.n	3534 <__divsi3+0x7c>
    3530:	02cb      	lsls	r3, r1, #11
    3532:	1ac0      	subs	r0, r0, r3
    3534:	4152      	adcs	r2, r2
    3536:	0a83      	lsrs	r3, r0, #10
    3538:	428b      	cmp	r3, r1
    353a:	d301      	bcc.n	3540 <__divsi3+0x88>
    353c:	028b      	lsls	r3, r1, #10
    353e:	1ac0      	subs	r0, r0, r3
    3540:	4152      	adcs	r2, r2
    3542:	0a43      	lsrs	r3, r0, #9
    3544:	428b      	cmp	r3, r1
    3546:	d301      	bcc.n	354c <__divsi3+0x94>
    3548:	024b      	lsls	r3, r1, #9
    354a:	1ac0      	subs	r0, r0, r3
    354c:	4152      	adcs	r2, r2
    354e:	0a03      	lsrs	r3, r0, #8
    3550:	428b      	cmp	r3, r1
    3552:	d301      	bcc.n	3558 <__divsi3+0xa0>
    3554:	020b      	lsls	r3, r1, #8
    3556:	1ac0      	subs	r0, r0, r3
    3558:	4152      	adcs	r2, r2
    355a:	d2cd      	bcs.n	34f8 <__divsi3+0x40>
    355c:	09c3      	lsrs	r3, r0, #7
    355e:	428b      	cmp	r3, r1
    3560:	d301      	bcc.n	3566 <__divsi3+0xae>
    3562:	01cb      	lsls	r3, r1, #7
    3564:	1ac0      	subs	r0, r0, r3
    3566:	4152      	adcs	r2, r2
    3568:	0983      	lsrs	r3, r0, #6
    356a:	428b      	cmp	r3, r1
    356c:	d301      	bcc.n	3572 <__divsi3+0xba>
    356e:	018b      	lsls	r3, r1, #6
    3570:	1ac0      	subs	r0, r0, r3
    3572:	4152      	adcs	r2, r2
    3574:	0943      	lsrs	r3, r0, #5
    3576:	428b      	cmp	r3, r1
    3578:	d301      	bcc.n	357e <__divsi3+0xc6>
    357a:	014b      	lsls	r3, r1, #5
    357c:	1ac0      	subs	r0, r0, r3
    357e:	4152      	adcs	r2, r2
    3580:	0903      	lsrs	r3, r0, #4
    3582:	428b      	cmp	r3, r1
    3584:	d301      	bcc.n	358a <__divsi3+0xd2>
    3586:	010b      	lsls	r3, r1, #4
    3588:	1ac0      	subs	r0, r0, r3
    358a:	4152      	adcs	r2, r2
    358c:	08c3      	lsrs	r3, r0, #3
    358e:	428b      	cmp	r3, r1
    3590:	d301      	bcc.n	3596 <__divsi3+0xde>
    3592:	00cb      	lsls	r3, r1, #3
    3594:	1ac0      	subs	r0, r0, r3
    3596:	4152      	adcs	r2, r2
    3598:	0883      	lsrs	r3, r0, #2
    359a:	428b      	cmp	r3, r1
    359c:	d301      	bcc.n	35a2 <__divsi3+0xea>
    359e:	008b      	lsls	r3, r1, #2
    35a0:	1ac0      	subs	r0, r0, r3
    35a2:	4152      	adcs	r2, r2
    35a4:	0843      	lsrs	r3, r0, #1
    35a6:	428b      	cmp	r3, r1
    35a8:	d301      	bcc.n	35ae <__divsi3+0xf6>
    35aa:	004b      	lsls	r3, r1, #1
    35ac:	1ac0      	subs	r0, r0, r3
    35ae:	4152      	adcs	r2, r2
    35b0:	1a41      	subs	r1, r0, r1
    35b2:	d200      	bcs.n	35b6 <__divsi3+0xfe>
    35b4:	4601      	mov	r1, r0
    35b6:	4152      	adcs	r2, r2
    35b8:	4610      	mov	r0, r2
    35ba:	4770      	bx	lr
    35bc:	e05d      	b.n	367a <__divsi3+0x1c2>
    35be:	0fca      	lsrs	r2, r1, #31
    35c0:	d000      	beq.n	35c4 <__divsi3+0x10c>
    35c2:	4249      	negs	r1, r1
    35c4:	1003      	asrs	r3, r0, #32
    35c6:	d300      	bcc.n	35ca <__divsi3+0x112>
    35c8:	4240      	negs	r0, r0
    35ca:	4053      	eors	r3, r2
    35cc:	2200      	movs	r2, #0
    35ce:	469c      	mov	ip, r3
    35d0:	0903      	lsrs	r3, r0, #4
    35d2:	428b      	cmp	r3, r1
    35d4:	d32d      	bcc.n	3632 <__divsi3+0x17a>
    35d6:	0a03      	lsrs	r3, r0, #8
    35d8:	428b      	cmp	r3, r1
    35da:	d312      	bcc.n	3602 <__divsi3+0x14a>
    35dc:	22fc      	movs	r2, #252	; 0xfc
    35de:	0189      	lsls	r1, r1, #6
    35e0:	ba12      	rev	r2, r2
    35e2:	0a03      	lsrs	r3, r0, #8
    35e4:	428b      	cmp	r3, r1
    35e6:	d30c      	bcc.n	3602 <__divsi3+0x14a>
    35e8:	0189      	lsls	r1, r1, #6
    35ea:	1192      	asrs	r2, r2, #6
    35ec:	428b      	cmp	r3, r1
    35ee:	d308      	bcc.n	3602 <__divsi3+0x14a>
    35f0:	0189      	lsls	r1, r1, #6
    35f2:	1192      	asrs	r2, r2, #6
    35f4:	428b      	cmp	r3, r1
    35f6:	d304      	bcc.n	3602 <__divsi3+0x14a>
    35f8:	0189      	lsls	r1, r1, #6
    35fa:	d03a      	beq.n	3672 <__divsi3+0x1ba>
    35fc:	1192      	asrs	r2, r2, #6
    35fe:	e000      	b.n	3602 <__divsi3+0x14a>
    3600:	0989      	lsrs	r1, r1, #6
    3602:	09c3      	lsrs	r3, r0, #7
    3604:	428b      	cmp	r3, r1
    3606:	d301      	bcc.n	360c <__divsi3+0x154>
    3608:	01cb      	lsls	r3, r1, #7
    360a:	1ac0      	subs	r0, r0, r3
    360c:	4152      	adcs	r2, r2
    360e:	0983      	lsrs	r3, r0, #6
    3610:	428b      	cmp	r3, r1
    3612:	d301      	bcc.n	3618 <__divsi3+0x160>
    3614:	018b      	lsls	r3, r1, #6
    3616:	1ac0      	subs	r0, r0, r3
    3618:	4152      	adcs	r2, r2
    361a:	0943      	lsrs	r3, r0, #5
    361c:	428b      	cmp	r3, r1
    361e:	d301      	bcc.n	3624 <__divsi3+0x16c>
    3620:	014b      	lsls	r3, r1, #5
    3622:	1ac0      	subs	r0, r0, r3
    3624:	4152      	adcs	r2, r2
    3626:	0903      	lsrs	r3, r0, #4
    3628:	428b      	cmp	r3, r1
    362a:	d301      	bcc.n	3630 <__divsi3+0x178>
    362c:	010b      	lsls	r3, r1, #4
    362e:	1ac0      	subs	r0, r0, r3
    3630:	4152      	adcs	r2, r2
    3632:	08c3      	lsrs	r3, r0, #3
    3634:	428b      	cmp	r3, r1
    3636:	d301      	bcc.n	363c <__divsi3+0x184>
    3638:	00cb      	lsls	r3, r1, #3
    363a:	1ac0      	subs	r0, r0, r3
    363c:	4152      	adcs	r2, r2
    363e:	0883      	lsrs	r3, r0, #2
    3640:	428b      	cmp	r3, r1
    3642:	d301      	bcc.n	3648 <__divsi3+0x190>
    3644:	008b      	lsls	r3, r1, #2
    3646:	1ac0      	subs	r0, r0, r3
    3648:	4152      	adcs	r2, r2
    364a:	d2d9      	bcs.n	3600 <__divsi3+0x148>
    364c:	0843      	lsrs	r3, r0, #1
    364e:	428b      	cmp	r3, r1
    3650:	d301      	bcc.n	3656 <__divsi3+0x19e>
    3652:	004b      	lsls	r3, r1, #1
    3654:	1ac0      	subs	r0, r0, r3
    3656:	4152      	adcs	r2, r2
    3658:	1a41      	subs	r1, r0, r1
    365a:	d200      	bcs.n	365e <__divsi3+0x1a6>
    365c:	4601      	mov	r1, r0
    365e:	4663      	mov	r3, ip
    3660:	4152      	adcs	r2, r2
    3662:	105b      	asrs	r3, r3, #1
    3664:	4610      	mov	r0, r2
    3666:	d301      	bcc.n	366c <__divsi3+0x1b4>
    3668:	4240      	negs	r0, r0
    366a:	2b00      	cmp	r3, #0
    366c:	d500      	bpl.n	3670 <__divsi3+0x1b8>
    366e:	4249      	negs	r1, r1
    3670:	4770      	bx	lr
    3672:	4663      	mov	r3, ip
    3674:	105b      	asrs	r3, r3, #1
    3676:	d300      	bcc.n	367a <__divsi3+0x1c2>
    3678:	4240      	negs	r0, r0
    367a:	b501      	push	{r0, lr}
    367c:	2000      	movs	r0, #0
    367e:	f000 f805 	bl	368c <__aeabi_idiv0>
    3682:	bd02      	pop	{r1, pc}

00003684 <__aeabi_idivmod>:
    3684:	2900      	cmp	r1, #0
    3686:	d0f8      	beq.n	367a <__divsi3+0x1c2>
    3688:	e716      	b.n	34b8 <__divsi3>
    368a:	4770      	bx	lr

0000368c <__aeabi_idiv0>:
    368c:	4770      	bx	lr
    368e:	46c0      	nop			; (mov r8, r8)

00003690 <__aeabi_lmul>:
    3690:	b5f0      	push	{r4, r5, r6, r7, lr}
    3692:	46ce      	mov	lr, r9
    3694:	4647      	mov	r7, r8
    3696:	0415      	lsls	r5, r2, #16
    3698:	0c2d      	lsrs	r5, r5, #16
    369a:	002e      	movs	r6, r5
    369c:	b580      	push	{r7, lr}
    369e:	0407      	lsls	r7, r0, #16
    36a0:	0c14      	lsrs	r4, r2, #16
    36a2:	0c3f      	lsrs	r7, r7, #16
    36a4:	4699      	mov	r9, r3
    36a6:	0c03      	lsrs	r3, r0, #16
    36a8:	437e      	muls	r6, r7
    36aa:	435d      	muls	r5, r3
    36ac:	4367      	muls	r7, r4
    36ae:	4363      	muls	r3, r4
    36b0:	197f      	adds	r7, r7, r5
    36b2:	0c34      	lsrs	r4, r6, #16
    36b4:	19e4      	adds	r4, r4, r7
    36b6:	469c      	mov	ip, r3
    36b8:	42a5      	cmp	r5, r4
    36ba:	d903      	bls.n	36c4 <__aeabi_lmul+0x34>
    36bc:	2380      	movs	r3, #128	; 0x80
    36be:	025b      	lsls	r3, r3, #9
    36c0:	4698      	mov	r8, r3
    36c2:	44c4      	add	ip, r8
    36c4:	464b      	mov	r3, r9
    36c6:	4351      	muls	r1, r2
    36c8:	4343      	muls	r3, r0
    36ca:	0436      	lsls	r6, r6, #16
    36cc:	0c36      	lsrs	r6, r6, #16
    36ce:	0c25      	lsrs	r5, r4, #16
    36d0:	0424      	lsls	r4, r4, #16
    36d2:	4465      	add	r5, ip
    36d4:	19a4      	adds	r4, r4, r6
    36d6:	1859      	adds	r1, r3, r1
    36d8:	1949      	adds	r1, r1, r5
    36da:	0020      	movs	r0, r4
    36dc:	bc0c      	pop	{r2, r3}
    36de:	4690      	mov	r8, r2
    36e0:	4699      	mov	r9, r3
    36e2:	bdf0      	pop	{r4, r5, r6, r7, pc}

000036e4 <__aeabi_fadd>:
    36e4:	b5f0      	push	{r4, r5, r6, r7, lr}
    36e6:	46c6      	mov	lr, r8
    36e8:	024e      	lsls	r6, r1, #9
    36ea:	0247      	lsls	r7, r0, #9
    36ec:	0a76      	lsrs	r6, r6, #9
    36ee:	0a7b      	lsrs	r3, r7, #9
    36f0:	0044      	lsls	r4, r0, #1
    36f2:	0fc5      	lsrs	r5, r0, #31
    36f4:	00f7      	lsls	r7, r6, #3
    36f6:	0048      	lsls	r0, r1, #1
    36f8:	4698      	mov	r8, r3
    36fa:	b500      	push	{lr}
    36fc:	0e24      	lsrs	r4, r4, #24
    36fe:	002a      	movs	r2, r5
    3700:	00db      	lsls	r3, r3, #3
    3702:	0e00      	lsrs	r0, r0, #24
    3704:	0fc9      	lsrs	r1, r1, #31
    3706:	46bc      	mov	ip, r7
    3708:	428d      	cmp	r5, r1
    370a:	d067      	beq.n	37dc <__aeabi_fadd+0xf8>
    370c:	1a22      	subs	r2, r4, r0
    370e:	2a00      	cmp	r2, #0
    3710:	dc00      	bgt.n	3714 <__aeabi_fadd+0x30>
    3712:	e0a5      	b.n	3860 <__aeabi_fadd+0x17c>
    3714:	2800      	cmp	r0, #0
    3716:	d13a      	bne.n	378e <__aeabi_fadd+0xaa>
    3718:	2f00      	cmp	r7, #0
    371a:	d100      	bne.n	371e <__aeabi_fadd+0x3a>
    371c:	e093      	b.n	3846 <__aeabi_fadd+0x162>
    371e:	1e51      	subs	r1, r2, #1
    3720:	2900      	cmp	r1, #0
    3722:	d000      	beq.n	3726 <__aeabi_fadd+0x42>
    3724:	e0bc      	b.n	38a0 <__aeabi_fadd+0x1bc>
    3726:	2401      	movs	r4, #1
    3728:	1bdb      	subs	r3, r3, r7
    372a:	015a      	lsls	r2, r3, #5
    372c:	d546      	bpl.n	37bc <__aeabi_fadd+0xd8>
    372e:	019b      	lsls	r3, r3, #6
    3730:	099e      	lsrs	r6, r3, #6
    3732:	0030      	movs	r0, r6
    3734:	f001 feea 	bl	550c <__clzsi2>
    3738:	3805      	subs	r0, #5
    373a:	4086      	lsls	r6, r0
    373c:	4284      	cmp	r4, r0
    373e:	dd00      	ble.n	3742 <__aeabi_fadd+0x5e>
    3740:	e09d      	b.n	387e <__aeabi_fadd+0x19a>
    3742:	1b04      	subs	r4, r0, r4
    3744:	0032      	movs	r2, r6
    3746:	2020      	movs	r0, #32
    3748:	3401      	adds	r4, #1
    374a:	40e2      	lsrs	r2, r4
    374c:	1b04      	subs	r4, r0, r4
    374e:	40a6      	lsls	r6, r4
    3750:	0033      	movs	r3, r6
    3752:	1e5e      	subs	r6, r3, #1
    3754:	41b3      	sbcs	r3, r6
    3756:	2400      	movs	r4, #0
    3758:	4313      	orrs	r3, r2
    375a:	075a      	lsls	r2, r3, #29
    375c:	d004      	beq.n	3768 <__aeabi_fadd+0x84>
    375e:	220f      	movs	r2, #15
    3760:	401a      	ands	r2, r3
    3762:	2a04      	cmp	r2, #4
    3764:	d000      	beq.n	3768 <__aeabi_fadd+0x84>
    3766:	3304      	adds	r3, #4
    3768:	015a      	lsls	r2, r3, #5
    376a:	d529      	bpl.n	37c0 <__aeabi_fadd+0xdc>
    376c:	3401      	adds	r4, #1
    376e:	2cff      	cmp	r4, #255	; 0xff
    3770:	d100      	bne.n	3774 <__aeabi_fadd+0x90>
    3772:	e081      	b.n	3878 <__aeabi_fadd+0x194>
    3774:	002a      	movs	r2, r5
    3776:	019b      	lsls	r3, r3, #6
    3778:	0a5b      	lsrs	r3, r3, #9
    377a:	b2e4      	uxtb	r4, r4
    377c:	025b      	lsls	r3, r3, #9
    377e:	05e4      	lsls	r4, r4, #23
    3780:	0a58      	lsrs	r0, r3, #9
    3782:	07d2      	lsls	r2, r2, #31
    3784:	4320      	orrs	r0, r4
    3786:	4310      	orrs	r0, r2
    3788:	bc04      	pop	{r2}
    378a:	4690      	mov	r8, r2
    378c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    378e:	2cff      	cmp	r4, #255	; 0xff
    3790:	d0e3      	beq.n	375a <__aeabi_fadd+0x76>
    3792:	2180      	movs	r1, #128	; 0x80
    3794:	0038      	movs	r0, r7
    3796:	04c9      	lsls	r1, r1, #19
    3798:	4308      	orrs	r0, r1
    379a:	4684      	mov	ip, r0
    379c:	2a1b      	cmp	r2, #27
    379e:	dd00      	ble.n	37a2 <__aeabi_fadd+0xbe>
    37a0:	e082      	b.n	38a8 <__aeabi_fadd+0x1c4>
    37a2:	2020      	movs	r0, #32
    37a4:	4661      	mov	r1, ip
    37a6:	40d1      	lsrs	r1, r2
    37a8:	1a82      	subs	r2, r0, r2
    37aa:	4660      	mov	r0, ip
    37ac:	4090      	lsls	r0, r2
    37ae:	0002      	movs	r2, r0
    37b0:	1e50      	subs	r0, r2, #1
    37b2:	4182      	sbcs	r2, r0
    37b4:	430a      	orrs	r2, r1
    37b6:	1a9b      	subs	r3, r3, r2
    37b8:	015a      	lsls	r2, r3, #5
    37ba:	d4b8      	bmi.n	372e <__aeabi_fadd+0x4a>
    37bc:	075a      	lsls	r2, r3, #29
    37be:	d1ce      	bne.n	375e <__aeabi_fadd+0x7a>
    37c0:	08de      	lsrs	r6, r3, #3
    37c2:	002a      	movs	r2, r5
    37c4:	2cff      	cmp	r4, #255	; 0xff
    37c6:	d13a      	bne.n	383e <__aeabi_fadd+0x15a>
    37c8:	2e00      	cmp	r6, #0
    37ca:	d100      	bne.n	37ce <__aeabi_fadd+0xea>
    37cc:	e0ae      	b.n	392c <__aeabi_fadd+0x248>
    37ce:	2380      	movs	r3, #128	; 0x80
    37d0:	03db      	lsls	r3, r3, #15
    37d2:	4333      	orrs	r3, r6
    37d4:	025b      	lsls	r3, r3, #9
    37d6:	0a5b      	lsrs	r3, r3, #9
    37d8:	24ff      	movs	r4, #255	; 0xff
    37da:	e7cf      	b.n	377c <__aeabi_fadd+0x98>
    37dc:	1a21      	subs	r1, r4, r0
    37de:	2900      	cmp	r1, #0
    37e0:	dd52      	ble.n	3888 <__aeabi_fadd+0x1a4>
    37e2:	2800      	cmp	r0, #0
    37e4:	d031      	beq.n	384a <__aeabi_fadd+0x166>
    37e6:	2cff      	cmp	r4, #255	; 0xff
    37e8:	d0b7      	beq.n	375a <__aeabi_fadd+0x76>
    37ea:	2080      	movs	r0, #128	; 0x80
    37ec:	003e      	movs	r6, r7
    37ee:	04c0      	lsls	r0, r0, #19
    37f0:	4306      	orrs	r6, r0
    37f2:	46b4      	mov	ip, r6
    37f4:	291b      	cmp	r1, #27
    37f6:	dd00      	ble.n	37fa <__aeabi_fadd+0x116>
    37f8:	e0aa      	b.n	3950 <__aeabi_fadd+0x26c>
    37fa:	2620      	movs	r6, #32
    37fc:	4660      	mov	r0, ip
    37fe:	40c8      	lsrs	r0, r1
    3800:	1a71      	subs	r1, r6, r1
    3802:	4666      	mov	r6, ip
    3804:	408e      	lsls	r6, r1
    3806:	0031      	movs	r1, r6
    3808:	1e4e      	subs	r6, r1, #1
    380a:	41b1      	sbcs	r1, r6
    380c:	4301      	orrs	r1, r0
    380e:	185b      	adds	r3, r3, r1
    3810:	0159      	lsls	r1, r3, #5
    3812:	d5d3      	bpl.n	37bc <__aeabi_fadd+0xd8>
    3814:	3401      	adds	r4, #1
    3816:	2cff      	cmp	r4, #255	; 0xff
    3818:	d100      	bne.n	381c <__aeabi_fadd+0x138>
    381a:	e087      	b.n	392c <__aeabi_fadd+0x248>
    381c:	2201      	movs	r2, #1
    381e:	4978      	ldr	r1, [pc, #480]	; (3a00 <__aeabi_fadd+0x31c>)
    3820:	401a      	ands	r2, r3
    3822:	085b      	lsrs	r3, r3, #1
    3824:	400b      	ands	r3, r1
    3826:	4313      	orrs	r3, r2
    3828:	e797      	b.n	375a <__aeabi_fadd+0x76>
    382a:	2c00      	cmp	r4, #0
    382c:	d000      	beq.n	3830 <__aeabi_fadd+0x14c>
    382e:	e0a7      	b.n	3980 <__aeabi_fadd+0x29c>
    3830:	2b00      	cmp	r3, #0
    3832:	d000      	beq.n	3836 <__aeabi_fadd+0x152>
    3834:	e0b6      	b.n	39a4 <__aeabi_fadd+0x2c0>
    3836:	1e3b      	subs	r3, r7, #0
    3838:	d162      	bne.n	3900 <__aeabi_fadd+0x21c>
    383a:	2600      	movs	r6, #0
    383c:	2200      	movs	r2, #0
    383e:	0273      	lsls	r3, r6, #9
    3840:	0a5b      	lsrs	r3, r3, #9
    3842:	b2e4      	uxtb	r4, r4
    3844:	e79a      	b.n	377c <__aeabi_fadd+0x98>
    3846:	0014      	movs	r4, r2
    3848:	e787      	b.n	375a <__aeabi_fadd+0x76>
    384a:	2f00      	cmp	r7, #0
    384c:	d04d      	beq.n	38ea <__aeabi_fadd+0x206>
    384e:	1e48      	subs	r0, r1, #1
    3850:	2800      	cmp	r0, #0
    3852:	d157      	bne.n	3904 <__aeabi_fadd+0x220>
    3854:	4463      	add	r3, ip
    3856:	2401      	movs	r4, #1
    3858:	015a      	lsls	r2, r3, #5
    385a:	d5af      	bpl.n	37bc <__aeabi_fadd+0xd8>
    385c:	2402      	movs	r4, #2
    385e:	e7dd      	b.n	381c <__aeabi_fadd+0x138>
    3860:	2a00      	cmp	r2, #0
    3862:	d124      	bne.n	38ae <__aeabi_fadd+0x1ca>
    3864:	1c62      	adds	r2, r4, #1
    3866:	b2d2      	uxtb	r2, r2
    3868:	2a01      	cmp	r2, #1
    386a:	ddde      	ble.n	382a <__aeabi_fadd+0x146>
    386c:	1bde      	subs	r6, r3, r7
    386e:	0172      	lsls	r2, r6, #5
    3870:	d535      	bpl.n	38de <__aeabi_fadd+0x1fa>
    3872:	1afe      	subs	r6, r7, r3
    3874:	000d      	movs	r5, r1
    3876:	e75c      	b.n	3732 <__aeabi_fadd+0x4e>
    3878:	002a      	movs	r2, r5
    387a:	2300      	movs	r3, #0
    387c:	e77e      	b.n	377c <__aeabi_fadd+0x98>
    387e:	0033      	movs	r3, r6
    3880:	4a60      	ldr	r2, [pc, #384]	; (3a04 <__aeabi_fadd+0x320>)
    3882:	1a24      	subs	r4, r4, r0
    3884:	4013      	ands	r3, r2
    3886:	e768      	b.n	375a <__aeabi_fadd+0x76>
    3888:	2900      	cmp	r1, #0
    388a:	d163      	bne.n	3954 <__aeabi_fadd+0x270>
    388c:	1c61      	adds	r1, r4, #1
    388e:	b2c8      	uxtb	r0, r1
    3890:	2801      	cmp	r0, #1
    3892:	dd4e      	ble.n	3932 <__aeabi_fadd+0x24e>
    3894:	29ff      	cmp	r1, #255	; 0xff
    3896:	d049      	beq.n	392c <__aeabi_fadd+0x248>
    3898:	4463      	add	r3, ip
    389a:	085b      	lsrs	r3, r3, #1
    389c:	000c      	movs	r4, r1
    389e:	e75c      	b.n	375a <__aeabi_fadd+0x76>
    38a0:	2aff      	cmp	r2, #255	; 0xff
    38a2:	d041      	beq.n	3928 <__aeabi_fadd+0x244>
    38a4:	000a      	movs	r2, r1
    38a6:	e779      	b.n	379c <__aeabi_fadd+0xb8>
    38a8:	2201      	movs	r2, #1
    38aa:	1a9b      	subs	r3, r3, r2
    38ac:	e784      	b.n	37b8 <__aeabi_fadd+0xd4>
    38ae:	2c00      	cmp	r4, #0
    38b0:	d01d      	beq.n	38ee <__aeabi_fadd+0x20a>
    38b2:	28ff      	cmp	r0, #255	; 0xff
    38b4:	d022      	beq.n	38fc <__aeabi_fadd+0x218>
    38b6:	2480      	movs	r4, #128	; 0x80
    38b8:	04e4      	lsls	r4, r4, #19
    38ba:	4252      	negs	r2, r2
    38bc:	4323      	orrs	r3, r4
    38be:	2a1b      	cmp	r2, #27
    38c0:	dd00      	ble.n	38c4 <__aeabi_fadd+0x1e0>
    38c2:	e08a      	b.n	39da <__aeabi_fadd+0x2f6>
    38c4:	001c      	movs	r4, r3
    38c6:	2520      	movs	r5, #32
    38c8:	40d4      	lsrs	r4, r2
    38ca:	1aaa      	subs	r2, r5, r2
    38cc:	4093      	lsls	r3, r2
    38ce:	1e5a      	subs	r2, r3, #1
    38d0:	4193      	sbcs	r3, r2
    38d2:	4323      	orrs	r3, r4
    38d4:	4662      	mov	r2, ip
    38d6:	0004      	movs	r4, r0
    38d8:	1ad3      	subs	r3, r2, r3
    38da:	000d      	movs	r5, r1
    38dc:	e725      	b.n	372a <__aeabi_fadd+0x46>
    38de:	2e00      	cmp	r6, #0
    38e0:	d000      	beq.n	38e4 <__aeabi_fadd+0x200>
    38e2:	e726      	b.n	3732 <__aeabi_fadd+0x4e>
    38e4:	2200      	movs	r2, #0
    38e6:	2400      	movs	r4, #0
    38e8:	e7a9      	b.n	383e <__aeabi_fadd+0x15a>
    38ea:	000c      	movs	r4, r1
    38ec:	e735      	b.n	375a <__aeabi_fadd+0x76>
    38ee:	2b00      	cmp	r3, #0
    38f0:	d04d      	beq.n	398e <__aeabi_fadd+0x2aa>
    38f2:	43d2      	mvns	r2, r2
    38f4:	2a00      	cmp	r2, #0
    38f6:	d0ed      	beq.n	38d4 <__aeabi_fadd+0x1f0>
    38f8:	28ff      	cmp	r0, #255	; 0xff
    38fa:	d1e0      	bne.n	38be <__aeabi_fadd+0x1da>
    38fc:	4663      	mov	r3, ip
    38fe:	24ff      	movs	r4, #255	; 0xff
    3900:	000d      	movs	r5, r1
    3902:	e72a      	b.n	375a <__aeabi_fadd+0x76>
    3904:	29ff      	cmp	r1, #255	; 0xff
    3906:	d00f      	beq.n	3928 <__aeabi_fadd+0x244>
    3908:	0001      	movs	r1, r0
    390a:	e773      	b.n	37f4 <__aeabi_fadd+0x110>
    390c:	2b00      	cmp	r3, #0
    390e:	d061      	beq.n	39d4 <__aeabi_fadd+0x2f0>
    3910:	24ff      	movs	r4, #255	; 0xff
    3912:	2f00      	cmp	r7, #0
    3914:	d100      	bne.n	3918 <__aeabi_fadd+0x234>
    3916:	e720      	b.n	375a <__aeabi_fadd+0x76>
    3918:	2280      	movs	r2, #128	; 0x80
    391a:	4641      	mov	r1, r8
    391c:	03d2      	lsls	r2, r2, #15
    391e:	4211      	tst	r1, r2
    3920:	d002      	beq.n	3928 <__aeabi_fadd+0x244>
    3922:	4216      	tst	r6, r2
    3924:	d100      	bne.n	3928 <__aeabi_fadd+0x244>
    3926:	003b      	movs	r3, r7
    3928:	24ff      	movs	r4, #255	; 0xff
    392a:	e716      	b.n	375a <__aeabi_fadd+0x76>
    392c:	24ff      	movs	r4, #255	; 0xff
    392e:	2300      	movs	r3, #0
    3930:	e724      	b.n	377c <__aeabi_fadd+0x98>
    3932:	2c00      	cmp	r4, #0
    3934:	d1ea      	bne.n	390c <__aeabi_fadd+0x228>
    3936:	2b00      	cmp	r3, #0
    3938:	d058      	beq.n	39ec <__aeabi_fadd+0x308>
    393a:	2f00      	cmp	r7, #0
    393c:	d100      	bne.n	3940 <__aeabi_fadd+0x25c>
    393e:	e70c      	b.n	375a <__aeabi_fadd+0x76>
    3940:	4463      	add	r3, ip
    3942:	015a      	lsls	r2, r3, #5
    3944:	d400      	bmi.n	3948 <__aeabi_fadd+0x264>
    3946:	e739      	b.n	37bc <__aeabi_fadd+0xd8>
    3948:	4a2e      	ldr	r2, [pc, #184]	; (3a04 <__aeabi_fadd+0x320>)
    394a:	000c      	movs	r4, r1
    394c:	4013      	ands	r3, r2
    394e:	e704      	b.n	375a <__aeabi_fadd+0x76>
    3950:	2101      	movs	r1, #1
    3952:	e75c      	b.n	380e <__aeabi_fadd+0x12a>
    3954:	2c00      	cmp	r4, #0
    3956:	d11e      	bne.n	3996 <__aeabi_fadd+0x2b2>
    3958:	2b00      	cmp	r3, #0
    395a:	d040      	beq.n	39de <__aeabi_fadd+0x2fa>
    395c:	43c9      	mvns	r1, r1
    395e:	2900      	cmp	r1, #0
    3960:	d00b      	beq.n	397a <__aeabi_fadd+0x296>
    3962:	28ff      	cmp	r0, #255	; 0xff
    3964:	d036      	beq.n	39d4 <__aeabi_fadd+0x2f0>
    3966:	291b      	cmp	r1, #27
    3968:	dc47      	bgt.n	39fa <__aeabi_fadd+0x316>
    396a:	001c      	movs	r4, r3
    396c:	2620      	movs	r6, #32
    396e:	40cc      	lsrs	r4, r1
    3970:	1a71      	subs	r1, r6, r1
    3972:	408b      	lsls	r3, r1
    3974:	1e59      	subs	r1, r3, #1
    3976:	418b      	sbcs	r3, r1
    3978:	4323      	orrs	r3, r4
    397a:	4463      	add	r3, ip
    397c:	0004      	movs	r4, r0
    397e:	e747      	b.n	3810 <__aeabi_fadd+0x12c>
    3980:	2b00      	cmp	r3, #0
    3982:	d118      	bne.n	39b6 <__aeabi_fadd+0x2d2>
    3984:	1e3b      	subs	r3, r7, #0
    3986:	d02d      	beq.n	39e4 <__aeabi_fadd+0x300>
    3988:	000d      	movs	r5, r1
    398a:	24ff      	movs	r4, #255	; 0xff
    398c:	e6e5      	b.n	375a <__aeabi_fadd+0x76>
    398e:	003b      	movs	r3, r7
    3990:	0004      	movs	r4, r0
    3992:	000d      	movs	r5, r1
    3994:	e6e1      	b.n	375a <__aeabi_fadd+0x76>
    3996:	28ff      	cmp	r0, #255	; 0xff
    3998:	d01c      	beq.n	39d4 <__aeabi_fadd+0x2f0>
    399a:	2480      	movs	r4, #128	; 0x80
    399c:	04e4      	lsls	r4, r4, #19
    399e:	4249      	negs	r1, r1
    39a0:	4323      	orrs	r3, r4
    39a2:	e7e0      	b.n	3966 <__aeabi_fadd+0x282>
    39a4:	2f00      	cmp	r7, #0
    39a6:	d100      	bne.n	39aa <__aeabi_fadd+0x2c6>
    39a8:	e6d7      	b.n	375a <__aeabi_fadd+0x76>
    39aa:	1bde      	subs	r6, r3, r7
    39ac:	0172      	lsls	r2, r6, #5
    39ae:	d51f      	bpl.n	39f0 <__aeabi_fadd+0x30c>
    39b0:	1afb      	subs	r3, r7, r3
    39b2:	000d      	movs	r5, r1
    39b4:	e6d1      	b.n	375a <__aeabi_fadd+0x76>
    39b6:	24ff      	movs	r4, #255	; 0xff
    39b8:	2f00      	cmp	r7, #0
    39ba:	d100      	bne.n	39be <__aeabi_fadd+0x2da>
    39bc:	e6cd      	b.n	375a <__aeabi_fadd+0x76>
    39be:	2280      	movs	r2, #128	; 0x80
    39c0:	4640      	mov	r0, r8
    39c2:	03d2      	lsls	r2, r2, #15
    39c4:	4210      	tst	r0, r2
    39c6:	d0af      	beq.n	3928 <__aeabi_fadd+0x244>
    39c8:	4216      	tst	r6, r2
    39ca:	d1ad      	bne.n	3928 <__aeabi_fadd+0x244>
    39cc:	003b      	movs	r3, r7
    39ce:	000d      	movs	r5, r1
    39d0:	24ff      	movs	r4, #255	; 0xff
    39d2:	e6c2      	b.n	375a <__aeabi_fadd+0x76>
    39d4:	4663      	mov	r3, ip
    39d6:	24ff      	movs	r4, #255	; 0xff
    39d8:	e6bf      	b.n	375a <__aeabi_fadd+0x76>
    39da:	2301      	movs	r3, #1
    39dc:	e77a      	b.n	38d4 <__aeabi_fadd+0x1f0>
    39de:	003b      	movs	r3, r7
    39e0:	0004      	movs	r4, r0
    39e2:	e6ba      	b.n	375a <__aeabi_fadd+0x76>
    39e4:	2680      	movs	r6, #128	; 0x80
    39e6:	2200      	movs	r2, #0
    39e8:	03f6      	lsls	r6, r6, #15
    39ea:	e6f0      	b.n	37ce <__aeabi_fadd+0xea>
    39ec:	003b      	movs	r3, r7
    39ee:	e6b4      	b.n	375a <__aeabi_fadd+0x76>
    39f0:	1e33      	subs	r3, r6, #0
    39f2:	d000      	beq.n	39f6 <__aeabi_fadd+0x312>
    39f4:	e6e2      	b.n	37bc <__aeabi_fadd+0xd8>
    39f6:	2200      	movs	r2, #0
    39f8:	e721      	b.n	383e <__aeabi_fadd+0x15a>
    39fa:	2301      	movs	r3, #1
    39fc:	e7bd      	b.n	397a <__aeabi_fadd+0x296>
    39fe:	46c0      	nop			; (mov r8, r8)
    3a00:	7dffffff 	.word	0x7dffffff
    3a04:	fbffffff 	.word	0xfbffffff

00003a08 <__aeabi_f2iz>:
    3a08:	0241      	lsls	r1, r0, #9
    3a0a:	0043      	lsls	r3, r0, #1
    3a0c:	0fc2      	lsrs	r2, r0, #31
    3a0e:	0a49      	lsrs	r1, r1, #9
    3a10:	0e1b      	lsrs	r3, r3, #24
    3a12:	2000      	movs	r0, #0
    3a14:	2b7e      	cmp	r3, #126	; 0x7e
    3a16:	dd0d      	ble.n	3a34 <__aeabi_f2iz+0x2c>
    3a18:	2b9d      	cmp	r3, #157	; 0x9d
    3a1a:	dc0c      	bgt.n	3a36 <__aeabi_f2iz+0x2e>
    3a1c:	2080      	movs	r0, #128	; 0x80
    3a1e:	0400      	lsls	r0, r0, #16
    3a20:	4301      	orrs	r1, r0
    3a22:	2b95      	cmp	r3, #149	; 0x95
    3a24:	dc0a      	bgt.n	3a3c <__aeabi_f2iz+0x34>
    3a26:	2096      	movs	r0, #150	; 0x96
    3a28:	1ac3      	subs	r3, r0, r3
    3a2a:	40d9      	lsrs	r1, r3
    3a2c:	4248      	negs	r0, r1
    3a2e:	2a00      	cmp	r2, #0
    3a30:	d100      	bne.n	3a34 <__aeabi_f2iz+0x2c>
    3a32:	0008      	movs	r0, r1
    3a34:	4770      	bx	lr
    3a36:	4b03      	ldr	r3, [pc, #12]	; (3a44 <__aeabi_f2iz+0x3c>)
    3a38:	18d0      	adds	r0, r2, r3
    3a3a:	e7fb      	b.n	3a34 <__aeabi_f2iz+0x2c>
    3a3c:	3b96      	subs	r3, #150	; 0x96
    3a3e:	4099      	lsls	r1, r3
    3a40:	e7f4      	b.n	3a2c <__aeabi_f2iz+0x24>
    3a42:	46c0      	nop			; (mov r8, r8)
    3a44:	7fffffff 	.word	0x7fffffff

00003a48 <__aeabi_i2f>:
    3a48:	b570      	push	{r4, r5, r6, lr}
    3a4a:	2800      	cmp	r0, #0
    3a4c:	d030      	beq.n	3ab0 <__aeabi_i2f+0x68>
    3a4e:	17c3      	asrs	r3, r0, #31
    3a50:	18c4      	adds	r4, r0, r3
    3a52:	405c      	eors	r4, r3
    3a54:	0fc5      	lsrs	r5, r0, #31
    3a56:	0020      	movs	r0, r4
    3a58:	f001 fd58 	bl	550c <__clzsi2>
    3a5c:	239e      	movs	r3, #158	; 0x9e
    3a5e:	1a1b      	subs	r3, r3, r0
    3a60:	2b96      	cmp	r3, #150	; 0x96
    3a62:	dc0d      	bgt.n	3a80 <__aeabi_i2f+0x38>
    3a64:	2296      	movs	r2, #150	; 0x96
    3a66:	1ad2      	subs	r2, r2, r3
    3a68:	4094      	lsls	r4, r2
    3a6a:	002a      	movs	r2, r5
    3a6c:	0264      	lsls	r4, r4, #9
    3a6e:	0a64      	lsrs	r4, r4, #9
    3a70:	b2db      	uxtb	r3, r3
    3a72:	0264      	lsls	r4, r4, #9
    3a74:	05db      	lsls	r3, r3, #23
    3a76:	0a60      	lsrs	r0, r4, #9
    3a78:	07d2      	lsls	r2, r2, #31
    3a7a:	4318      	orrs	r0, r3
    3a7c:	4310      	orrs	r0, r2
    3a7e:	bd70      	pop	{r4, r5, r6, pc}
    3a80:	2b99      	cmp	r3, #153	; 0x99
    3a82:	dc19      	bgt.n	3ab8 <__aeabi_i2f+0x70>
    3a84:	2299      	movs	r2, #153	; 0x99
    3a86:	1ad2      	subs	r2, r2, r3
    3a88:	2a00      	cmp	r2, #0
    3a8a:	dd29      	ble.n	3ae0 <__aeabi_i2f+0x98>
    3a8c:	4094      	lsls	r4, r2
    3a8e:	0022      	movs	r2, r4
    3a90:	4c14      	ldr	r4, [pc, #80]	; (3ae4 <__aeabi_i2f+0x9c>)
    3a92:	4014      	ands	r4, r2
    3a94:	0751      	lsls	r1, r2, #29
    3a96:	d004      	beq.n	3aa2 <__aeabi_i2f+0x5a>
    3a98:	210f      	movs	r1, #15
    3a9a:	400a      	ands	r2, r1
    3a9c:	2a04      	cmp	r2, #4
    3a9e:	d000      	beq.n	3aa2 <__aeabi_i2f+0x5a>
    3aa0:	3404      	adds	r4, #4
    3aa2:	0162      	lsls	r2, r4, #5
    3aa4:	d413      	bmi.n	3ace <__aeabi_i2f+0x86>
    3aa6:	01a4      	lsls	r4, r4, #6
    3aa8:	0a64      	lsrs	r4, r4, #9
    3aaa:	b2db      	uxtb	r3, r3
    3aac:	002a      	movs	r2, r5
    3aae:	e7e0      	b.n	3a72 <__aeabi_i2f+0x2a>
    3ab0:	2200      	movs	r2, #0
    3ab2:	2300      	movs	r3, #0
    3ab4:	2400      	movs	r4, #0
    3ab6:	e7dc      	b.n	3a72 <__aeabi_i2f+0x2a>
    3ab8:	2205      	movs	r2, #5
    3aba:	0021      	movs	r1, r4
    3abc:	1a12      	subs	r2, r2, r0
    3abe:	40d1      	lsrs	r1, r2
    3ac0:	22b9      	movs	r2, #185	; 0xb9
    3ac2:	1ad2      	subs	r2, r2, r3
    3ac4:	4094      	lsls	r4, r2
    3ac6:	1e62      	subs	r2, r4, #1
    3ac8:	4194      	sbcs	r4, r2
    3aca:	430c      	orrs	r4, r1
    3acc:	e7da      	b.n	3a84 <__aeabi_i2f+0x3c>
    3ace:	4b05      	ldr	r3, [pc, #20]	; (3ae4 <__aeabi_i2f+0x9c>)
    3ad0:	002a      	movs	r2, r5
    3ad2:	401c      	ands	r4, r3
    3ad4:	239f      	movs	r3, #159	; 0x9f
    3ad6:	01a4      	lsls	r4, r4, #6
    3ad8:	1a1b      	subs	r3, r3, r0
    3ada:	0a64      	lsrs	r4, r4, #9
    3adc:	b2db      	uxtb	r3, r3
    3ade:	e7c8      	b.n	3a72 <__aeabi_i2f+0x2a>
    3ae0:	0022      	movs	r2, r4
    3ae2:	e7d5      	b.n	3a90 <__aeabi_i2f+0x48>
    3ae4:	fbffffff 	.word	0xfbffffff

00003ae8 <__aeabi_dadd>:
    3ae8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3aea:	4645      	mov	r5, r8
    3aec:	46de      	mov	lr, fp
    3aee:	4657      	mov	r7, sl
    3af0:	464e      	mov	r6, r9
    3af2:	030c      	lsls	r4, r1, #12
    3af4:	b5e0      	push	{r5, r6, r7, lr}
    3af6:	004e      	lsls	r6, r1, #1
    3af8:	0fc9      	lsrs	r1, r1, #31
    3afa:	4688      	mov	r8, r1
    3afc:	000d      	movs	r5, r1
    3afe:	0a61      	lsrs	r1, r4, #9
    3b00:	0f44      	lsrs	r4, r0, #29
    3b02:	430c      	orrs	r4, r1
    3b04:	00c7      	lsls	r7, r0, #3
    3b06:	0319      	lsls	r1, r3, #12
    3b08:	0058      	lsls	r0, r3, #1
    3b0a:	0fdb      	lsrs	r3, r3, #31
    3b0c:	469b      	mov	fp, r3
    3b0e:	0a4b      	lsrs	r3, r1, #9
    3b10:	0f51      	lsrs	r1, r2, #29
    3b12:	430b      	orrs	r3, r1
    3b14:	0d76      	lsrs	r6, r6, #21
    3b16:	0d40      	lsrs	r0, r0, #21
    3b18:	0019      	movs	r1, r3
    3b1a:	00d2      	lsls	r2, r2, #3
    3b1c:	45d8      	cmp	r8, fp
    3b1e:	d100      	bne.n	3b22 <__aeabi_dadd+0x3a>
    3b20:	e0ae      	b.n	3c80 <__aeabi_dadd+0x198>
    3b22:	1a35      	subs	r5, r6, r0
    3b24:	2d00      	cmp	r5, #0
    3b26:	dc00      	bgt.n	3b2a <__aeabi_dadd+0x42>
    3b28:	e0f6      	b.n	3d18 <__aeabi_dadd+0x230>
    3b2a:	2800      	cmp	r0, #0
    3b2c:	d10f      	bne.n	3b4e <__aeabi_dadd+0x66>
    3b2e:	4313      	orrs	r3, r2
    3b30:	d100      	bne.n	3b34 <__aeabi_dadd+0x4c>
    3b32:	e0db      	b.n	3cec <__aeabi_dadd+0x204>
    3b34:	1e6b      	subs	r3, r5, #1
    3b36:	2b00      	cmp	r3, #0
    3b38:	d000      	beq.n	3b3c <__aeabi_dadd+0x54>
    3b3a:	e137      	b.n	3dac <__aeabi_dadd+0x2c4>
    3b3c:	1aba      	subs	r2, r7, r2
    3b3e:	4297      	cmp	r7, r2
    3b40:	41bf      	sbcs	r7, r7
    3b42:	1a64      	subs	r4, r4, r1
    3b44:	427f      	negs	r7, r7
    3b46:	1be4      	subs	r4, r4, r7
    3b48:	2601      	movs	r6, #1
    3b4a:	0017      	movs	r7, r2
    3b4c:	e024      	b.n	3b98 <__aeabi_dadd+0xb0>
    3b4e:	4bc6      	ldr	r3, [pc, #792]	; (3e68 <__aeabi_dadd+0x380>)
    3b50:	429e      	cmp	r6, r3
    3b52:	d04d      	beq.n	3bf0 <__aeabi_dadd+0x108>
    3b54:	2380      	movs	r3, #128	; 0x80
    3b56:	041b      	lsls	r3, r3, #16
    3b58:	4319      	orrs	r1, r3
    3b5a:	2d38      	cmp	r5, #56	; 0x38
    3b5c:	dd00      	ble.n	3b60 <__aeabi_dadd+0x78>
    3b5e:	e107      	b.n	3d70 <__aeabi_dadd+0x288>
    3b60:	2d1f      	cmp	r5, #31
    3b62:	dd00      	ble.n	3b66 <__aeabi_dadd+0x7e>
    3b64:	e138      	b.n	3dd8 <__aeabi_dadd+0x2f0>
    3b66:	2020      	movs	r0, #32
    3b68:	1b43      	subs	r3, r0, r5
    3b6a:	469a      	mov	sl, r3
    3b6c:	000b      	movs	r3, r1
    3b6e:	4650      	mov	r0, sl
    3b70:	4083      	lsls	r3, r0
    3b72:	4699      	mov	r9, r3
    3b74:	0013      	movs	r3, r2
    3b76:	4648      	mov	r0, r9
    3b78:	40eb      	lsrs	r3, r5
    3b7a:	4318      	orrs	r0, r3
    3b7c:	0003      	movs	r3, r0
    3b7e:	4650      	mov	r0, sl
    3b80:	4082      	lsls	r2, r0
    3b82:	1e50      	subs	r0, r2, #1
    3b84:	4182      	sbcs	r2, r0
    3b86:	40e9      	lsrs	r1, r5
    3b88:	431a      	orrs	r2, r3
    3b8a:	1aba      	subs	r2, r7, r2
    3b8c:	1a61      	subs	r1, r4, r1
    3b8e:	4297      	cmp	r7, r2
    3b90:	41a4      	sbcs	r4, r4
    3b92:	0017      	movs	r7, r2
    3b94:	4264      	negs	r4, r4
    3b96:	1b0c      	subs	r4, r1, r4
    3b98:	0223      	lsls	r3, r4, #8
    3b9a:	d562      	bpl.n	3c62 <__aeabi_dadd+0x17a>
    3b9c:	0264      	lsls	r4, r4, #9
    3b9e:	0a65      	lsrs	r5, r4, #9
    3ba0:	2d00      	cmp	r5, #0
    3ba2:	d100      	bne.n	3ba6 <__aeabi_dadd+0xbe>
    3ba4:	e0df      	b.n	3d66 <__aeabi_dadd+0x27e>
    3ba6:	0028      	movs	r0, r5
    3ba8:	f001 fcb0 	bl	550c <__clzsi2>
    3bac:	0003      	movs	r3, r0
    3bae:	3b08      	subs	r3, #8
    3bb0:	2b1f      	cmp	r3, #31
    3bb2:	dd00      	ble.n	3bb6 <__aeabi_dadd+0xce>
    3bb4:	e0d2      	b.n	3d5c <__aeabi_dadd+0x274>
    3bb6:	2220      	movs	r2, #32
    3bb8:	003c      	movs	r4, r7
    3bba:	1ad2      	subs	r2, r2, r3
    3bbc:	409d      	lsls	r5, r3
    3bbe:	40d4      	lsrs	r4, r2
    3bc0:	409f      	lsls	r7, r3
    3bc2:	4325      	orrs	r5, r4
    3bc4:	429e      	cmp	r6, r3
    3bc6:	dd00      	ble.n	3bca <__aeabi_dadd+0xe2>
    3bc8:	e0c4      	b.n	3d54 <__aeabi_dadd+0x26c>
    3bca:	1b9e      	subs	r6, r3, r6
    3bcc:	1c73      	adds	r3, r6, #1
    3bce:	2b1f      	cmp	r3, #31
    3bd0:	dd00      	ble.n	3bd4 <__aeabi_dadd+0xec>
    3bd2:	e0f1      	b.n	3db8 <__aeabi_dadd+0x2d0>
    3bd4:	2220      	movs	r2, #32
    3bd6:	0038      	movs	r0, r7
    3bd8:	0029      	movs	r1, r5
    3bda:	1ad2      	subs	r2, r2, r3
    3bdc:	40d8      	lsrs	r0, r3
    3bde:	4091      	lsls	r1, r2
    3be0:	4097      	lsls	r7, r2
    3be2:	002c      	movs	r4, r5
    3be4:	4301      	orrs	r1, r0
    3be6:	1e78      	subs	r0, r7, #1
    3be8:	4187      	sbcs	r7, r0
    3bea:	40dc      	lsrs	r4, r3
    3bec:	2600      	movs	r6, #0
    3bee:	430f      	orrs	r7, r1
    3bf0:	077b      	lsls	r3, r7, #29
    3bf2:	d009      	beq.n	3c08 <__aeabi_dadd+0x120>
    3bf4:	230f      	movs	r3, #15
    3bf6:	403b      	ands	r3, r7
    3bf8:	2b04      	cmp	r3, #4
    3bfa:	d005      	beq.n	3c08 <__aeabi_dadd+0x120>
    3bfc:	1d3b      	adds	r3, r7, #4
    3bfe:	42bb      	cmp	r3, r7
    3c00:	41bf      	sbcs	r7, r7
    3c02:	427f      	negs	r7, r7
    3c04:	19e4      	adds	r4, r4, r7
    3c06:	001f      	movs	r7, r3
    3c08:	0223      	lsls	r3, r4, #8
    3c0a:	d52c      	bpl.n	3c66 <__aeabi_dadd+0x17e>
    3c0c:	4b96      	ldr	r3, [pc, #600]	; (3e68 <__aeabi_dadd+0x380>)
    3c0e:	3601      	adds	r6, #1
    3c10:	429e      	cmp	r6, r3
    3c12:	d100      	bne.n	3c16 <__aeabi_dadd+0x12e>
    3c14:	e09a      	b.n	3d4c <__aeabi_dadd+0x264>
    3c16:	4645      	mov	r5, r8
    3c18:	4b94      	ldr	r3, [pc, #592]	; (3e6c <__aeabi_dadd+0x384>)
    3c1a:	08ff      	lsrs	r7, r7, #3
    3c1c:	401c      	ands	r4, r3
    3c1e:	0760      	lsls	r0, r4, #29
    3c20:	0576      	lsls	r6, r6, #21
    3c22:	0264      	lsls	r4, r4, #9
    3c24:	4307      	orrs	r7, r0
    3c26:	0b24      	lsrs	r4, r4, #12
    3c28:	0d76      	lsrs	r6, r6, #21
    3c2a:	2100      	movs	r1, #0
    3c2c:	0324      	lsls	r4, r4, #12
    3c2e:	0b23      	lsrs	r3, r4, #12
    3c30:	0d0c      	lsrs	r4, r1, #20
    3c32:	4a8f      	ldr	r2, [pc, #572]	; (3e70 <__aeabi_dadd+0x388>)
    3c34:	0524      	lsls	r4, r4, #20
    3c36:	431c      	orrs	r4, r3
    3c38:	4014      	ands	r4, r2
    3c3a:	0533      	lsls	r3, r6, #20
    3c3c:	4323      	orrs	r3, r4
    3c3e:	005b      	lsls	r3, r3, #1
    3c40:	07ed      	lsls	r5, r5, #31
    3c42:	085b      	lsrs	r3, r3, #1
    3c44:	432b      	orrs	r3, r5
    3c46:	0038      	movs	r0, r7
    3c48:	0019      	movs	r1, r3
    3c4a:	bc3c      	pop	{r2, r3, r4, r5}
    3c4c:	4690      	mov	r8, r2
    3c4e:	4699      	mov	r9, r3
    3c50:	46a2      	mov	sl, r4
    3c52:	46ab      	mov	fp, r5
    3c54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    3c56:	4664      	mov	r4, ip
    3c58:	4304      	orrs	r4, r0
    3c5a:	d100      	bne.n	3c5e <__aeabi_dadd+0x176>
    3c5c:	e211      	b.n	4082 <__aeabi_dadd+0x59a>
    3c5e:	0004      	movs	r4, r0
    3c60:	4667      	mov	r7, ip
    3c62:	077b      	lsls	r3, r7, #29
    3c64:	d1c6      	bne.n	3bf4 <__aeabi_dadd+0x10c>
    3c66:	4645      	mov	r5, r8
    3c68:	0760      	lsls	r0, r4, #29
    3c6a:	08ff      	lsrs	r7, r7, #3
    3c6c:	4307      	orrs	r7, r0
    3c6e:	08e4      	lsrs	r4, r4, #3
    3c70:	4b7d      	ldr	r3, [pc, #500]	; (3e68 <__aeabi_dadd+0x380>)
    3c72:	429e      	cmp	r6, r3
    3c74:	d030      	beq.n	3cd8 <__aeabi_dadd+0x1f0>
    3c76:	0324      	lsls	r4, r4, #12
    3c78:	0576      	lsls	r6, r6, #21
    3c7a:	0b24      	lsrs	r4, r4, #12
    3c7c:	0d76      	lsrs	r6, r6, #21
    3c7e:	e7d4      	b.n	3c2a <__aeabi_dadd+0x142>
    3c80:	1a33      	subs	r3, r6, r0
    3c82:	469a      	mov	sl, r3
    3c84:	2b00      	cmp	r3, #0
    3c86:	dd78      	ble.n	3d7a <__aeabi_dadd+0x292>
    3c88:	2800      	cmp	r0, #0
    3c8a:	d031      	beq.n	3cf0 <__aeabi_dadd+0x208>
    3c8c:	4876      	ldr	r0, [pc, #472]	; (3e68 <__aeabi_dadd+0x380>)
    3c8e:	4286      	cmp	r6, r0
    3c90:	d0ae      	beq.n	3bf0 <__aeabi_dadd+0x108>
    3c92:	2080      	movs	r0, #128	; 0x80
    3c94:	0400      	lsls	r0, r0, #16
    3c96:	4301      	orrs	r1, r0
    3c98:	4653      	mov	r3, sl
    3c9a:	2b38      	cmp	r3, #56	; 0x38
    3c9c:	dc00      	bgt.n	3ca0 <__aeabi_dadd+0x1b8>
    3c9e:	e0e9      	b.n	3e74 <__aeabi_dadd+0x38c>
    3ca0:	430a      	orrs	r2, r1
    3ca2:	1e51      	subs	r1, r2, #1
    3ca4:	418a      	sbcs	r2, r1
    3ca6:	2100      	movs	r1, #0
    3ca8:	19d2      	adds	r2, r2, r7
    3caa:	42ba      	cmp	r2, r7
    3cac:	41bf      	sbcs	r7, r7
    3cae:	1909      	adds	r1, r1, r4
    3cb0:	427c      	negs	r4, r7
    3cb2:	0017      	movs	r7, r2
    3cb4:	190c      	adds	r4, r1, r4
    3cb6:	0223      	lsls	r3, r4, #8
    3cb8:	d5d3      	bpl.n	3c62 <__aeabi_dadd+0x17a>
    3cba:	4b6b      	ldr	r3, [pc, #428]	; (3e68 <__aeabi_dadd+0x380>)
    3cbc:	3601      	adds	r6, #1
    3cbe:	429e      	cmp	r6, r3
    3cc0:	d100      	bne.n	3cc4 <__aeabi_dadd+0x1dc>
    3cc2:	e13a      	b.n	3f3a <__aeabi_dadd+0x452>
    3cc4:	2001      	movs	r0, #1
    3cc6:	4b69      	ldr	r3, [pc, #420]	; (3e6c <__aeabi_dadd+0x384>)
    3cc8:	401c      	ands	r4, r3
    3cca:	087b      	lsrs	r3, r7, #1
    3ccc:	4007      	ands	r7, r0
    3cce:	431f      	orrs	r7, r3
    3cd0:	07e0      	lsls	r0, r4, #31
    3cd2:	4307      	orrs	r7, r0
    3cd4:	0864      	lsrs	r4, r4, #1
    3cd6:	e78b      	b.n	3bf0 <__aeabi_dadd+0x108>
    3cd8:	0023      	movs	r3, r4
    3cda:	433b      	orrs	r3, r7
    3cdc:	d100      	bne.n	3ce0 <__aeabi_dadd+0x1f8>
    3cde:	e1cb      	b.n	4078 <__aeabi_dadd+0x590>
    3ce0:	2280      	movs	r2, #128	; 0x80
    3ce2:	0312      	lsls	r2, r2, #12
    3ce4:	4314      	orrs	r4, r2
    3ce6:	0324      	lsls	r4, r4, #12
    3ce8:	0b24      	lsrs	r4, r4, #12
    3cea:	e79e      	b.n	3c2a <__aeabi_dadd+0x142>
    3cec:	002e      	movs	r6, r5
    3cee:	e77f      	b.n	3bf0 <__aeabi_dadd+0x108>
    3cf0:	0008      	movs	r0, r1
    3cf2:	4310      	orrs	r0, r2
    3cf4:	d100      	bne.n	3cf8 <__aeabi_dadd+0x210>
    3cf6:	e0b4      	b.n	3e62 <__aeabi_dadd+0x37a>
    3cf8:	1e58      	subs	r0, r3, #1
    3cfa:	2800      	cmp	r0, #0
    3cfc:	d000      	beq.n	3d00 <__aeabi_dadd+0x218>
    3cfe:	e0de      	b.n	3ebe <__aeabi_dadd+0x3d6>
    3d00:	18ba      	adds	r2, r7, r2
    3d02:	42ba      	cmp	r2, r7
    3d04:	419b      	sbcs	r3, r3
    3d06:	1864      	adds	r4, r4, r1
    3d08:	425b      	negs	r3, r3
    3d0a:	18e4      	adds	r4, r4, r3
    3d0c:	0017      	movs	r7, r2
    3d0e:	2601      	movs	r6, #1
    3d10:	0223      	lsls	r3, r4, #8
    3d12:	d5a6      	bpl.n	3c62 <__aeabi_dadd+0x17a>
    3d14:	2602      	movs	r6, #2
    3d16:	e7d5      	b.n	3cc4 <__aeabi_dadd+0x1dc>
    3d18:	2d00      	cmp	r5, #0
    3d1a:	d16e      	bne.n	3dfa <__aeabi_dadd+0x312>
    3d1c:	1c70      	adds	r0, r6, #1
    3d1e:	0540      	lsls	r0, r0, #21
    3d20:	0d40      	lsrs	r0, r0, #21
    3d22:	2801      	cmp	r0, #1
    3d24:	dc00      	bgt.n	3d28 <__aeabi_dadd+0x240>
    3d26:	e0f9      	b.n	3f1c <__aeabi_dadd+0x434>
    3d28:	1ab8      	subs	r0, r7, r2
    3d2a:	4684      	mov	ip, r0
    3d2c:	4287      	cmp	r7, r0
    3d2e:	4180      	sbcs	r0, r0
    3d30:	1ae5      	subs	r5, r4, r3
    3d32:	4240      	negs	r0, r0
    3d34:	1a2d      	subs	r5, r5, r0
    3d36:	0228      	lsls	r0, r5, #8
    3d38:	d400      	bmi.n	3d3c <__aeabi_dadd+0x254>
    3d3a:	e089      	b.n	3e50 <__aeabi_dadd+0x368>
    3d3c:	1bd7      	subs	r7, r2, r7
    3d3e:	42ba      	cmp	r2, r7
    3d40:	4192      	sbcs	r2, r2
    3d42:	1b1c      	subs	r4, r3, r4
    3d44:	4252      	negs	r2, r2
    3d46:	1aa5      	subs	r5, r4, r2
    3d48:	46d8      	mov	r8, fp
    3d4a:	e729      	b.n	3ba0 <__aeabi_dadd+0xb8>
    3d4c:	4645      	mov	r5, r8
    3d4e:	2400      	movs	r4, #0
    3d50:	2700      	movs	r7, #0
    3d52:	e76a      	b.n	3c2a <__aeabi_dadd+0x142>
    3d54:	4c45      	ldr	r4, [pc, #276]	; (3e6c <__aeabi_dadd+0x384>)
    3d56:	1af6      	subs	r6, r6, r3
    3d58:	402c      	ands	r4, r5
    3d5a:	e749      	b.n	3bf0 <__aeabi_dadd+0x108>
    3d5c:	003d      	movs	r5, r7
    3d5e:	3828      	subs	r0, #40	; 0x28
    3d60:	4085      	lsls	r5, r0
    3d62:	2700      	movs	r7, #0
    3d64:	e72e      	b.n	3bc4 <__aeabi_dadd+0xdc>
    3d66:	0038      	movs	r0, r7
    3d68:	f001 fbd0 	bl	550c <__clzsi2>
    3d6c:	3020      	adds	r0, #32
    3d6e:	e71d      	b.n	3bac <__aeabi_dadd+0xc4>
    3d70:	430a      	orrs	r2, r1
    3d72:	1e51      	subs	r1, r2, #1
    3d74:	418a      	sbcs	r2, r1
    3d76:	2100      	movs	r1, #0
    3d78:	e707      	b.n	3b8a <__aeabi_dadd+0xa2>
    3d7a:	2b00      	cmp	r3, #0
    3d7c:	d000      	beq.n	3d80 <__aeabi_dadd+0x298>
    3d7e:	e0f3      	b.n	3f68 <__aeabi_dadd+0x480>
    3d80:	1c70      	adds	r0, r6, #1
    3d82:	0543      	lsls	r3, r0, #21
    3d84:	0d5b      	lsrs	r3, r3, #21
    3d86:	2b01      	cmp	r3, #1
    3d88:	dc00      	bgt.n	3d8c <__aeabi_dadd+0x2a4>
    3d8a:	e0ad      	b.n	3ee8 <__aeabi_dadd+0x400>
    3d8c:	4b36      	ldr	r3, [pc, #216]	; (3e68 <__aeabi_dadd+0x380>)
    3d8e:	4298      	cmp	r0, r3
    3d90:	d100      	bne.n	3d94 <__aeabi_dadd+0x2ac>
    3d92:	e0d1      	b.n	3f38 <__aeabi_dadd+0x450>
    3d94:	18ba      	adds	r2, r7, r2
    3d96:	42ba      	cmp	r2, r7
    3d98:	41bf      	sbcs	r7, r7
    3d9a:	1864      	adds	r4, r4, r1
    3d9c:	427f      	negs	r7, r7
    3d9e:	19e4      	adds	r4, r4, r7
    3da0:	07e7      	lsls	r7, r4, #31
    3da2:	0852      	lsrs	r2, r2, #1
    3da4:	4317      	orrs	r7, r2
    3da6:	0864      	lsrs	r4, r4, #1
    3da8:	0006      	movs	r6, r0
    3daa:	e721      	b.n	3bf0 <__aeabi_dadd+0x108>
    3dac:	482e      	ldr	r0, [pc, #184]	; (3e68 <__aeabi_dadd+0x380>)
    3dae:	4285      	cmp	r5, r0
    3db0:	d100      	bne.n	3db4 <__aeabi_dadd+0x2cc>
    3db2:	e093      	b.n	3edc <__aeabi_dadd+0x3f4>
    3db4:	001d      	movs	r5, r3
    3db6:	e6d0      	b.n	3b5a <__aeabi_dadd+0x72>
    3db8:	0029      	movs	r1, r5
    3dba:	3e1f      	subs	r6, #31
    3dbc:	40f1      	lsrs	r1, r6
    3dbe:	2b20      	cmp	r3, #32
    3dc0:	d100      	bne.n	3dc4 <__aeabi_dadd+0x2dc>
    3dc2:	e08d      	b.n	3ee0 <__aeabi_dadd+0x3f8>
    3dc4:	2240      	movs	r2, #64	; 0x40
    3dc6:	1ad3      	subs	r3, r2, r3
    3dc8:	409d      	lsls	r5, r3
    3dca:	432f      	orrs	r7, r5
    3dcc:	1e7d      	subs	r5, r7, #1
    3dce:	41af      	sbcs	r7, r5
    3dd0:	2400      	movs	r4, #0
    3dd2:	430f      	orrs	r7, r1
    3dd4:	2600      	movs	r6, #0
    3dd6:	e744      	b.n	3c62 <__aeabi_dadd+0x17a>
    3dd8:	002b      	movs	r3, r5
    3dda:	0008      	movs	r0, r1
    3ddc:	3b20      	subs	r3, #32
    3dde:	40d8      	lsrs	r0, r3
    3de0:	0003      	movs	r3, r0
    3de2:	2d20      	cmp	r5, #32
    3de4:	d100      	bne.n	3de8 <__aeabi_dadd+0x300>
    3de6:	e07d      	b.n	3ee4 <__aeabi_dadd+0x3fc>
    3de8:	2040      	movs	r0, #64	; 0x40
    3dea:	1b45      	subs	r5, r0, r5
    3dec:	40a9      	lsls	r1, r5
    3dee:	430a      	orrs	r2, r1
    3df0:	1e51      	subs	r1, r2, #1
    3df2:	418a      	sbcs	r2, r1
    3df4:	2100      	movs	r1, #0
    3df6:	431a      	orrs	r2, r3
    3df8:	e6c7      	b.n	3b8a <__aeabi_dadd+0xa2>
    3dfa:	2e00      	cmp	r6, #0
    3dfc:	d050      	beq.n	3ea0 <__aeabi_dadd+0x3b8>
    3dfe:	4e1a      	ldr	r6, [pc, #104]	; (3e68 <__aeabi_dadd+0x380>)
    3e00:	42b0      	cmp	r0, r6
    3e02:	d057      	beq.n	3eb4 <__aeabi_dadd+0x3cc>
    3e04:	2680      	movs	r6, #128	; 0x80
    3e06:	426b      	negs	r3, r5
    3e08:	4699      	mov	r9, r3
    3e0a:	0436      	lsls	r6, r6, #16
    3e0c:	4334      	orrs	r4, r6
    3e0e:	464b      	mov	r3, r9
    3e10:	2b38      	cmp	r3, #56	; 0x38
    3e12:	dd00      	ble.n	3e16 <__aeabi_dadd+0x32e>
    3e14:	e0d6      	b.n	3fc4 <__aeabi_dadd+0x4dc>
    3e16:	2b1f      	cmp	r3, #31
    3e18:	dd00      	ble.n	3e1c <__aeabi_dadd+0x334>
    3e1a:	e135      	b.n	4088 <__aeabi_dadd+0x5a0>
    3e1c:	2620      	movs	r6, #32
    3e1e:	1af5      	subs	r5, r6, r3
    3e20:	0026      	movs	r6, r4
    3e22:	40ae      	lsls	r6, r5
    3e24:	46b2      	mov	sl, r6
    3e26:	003e      	movs	r6, r7
    3e28:	40de      	lsrs	r6, r3
    3e2a:	46ac      	mov	ip, r5
    3e2c:	0035      	movs	r5, r6
    3e2e:	4656      	mov	r6, sl
    3e30:	432e      	orrs	r6, r5
    3e32:	4665      	mov	r5, ip
    3e34:	40af      	lsls	r7, r5
    3e36:	1e7d      	subs	r5, r7, #1
    3e38:	41af      	sbcs	r7, r5
    3e3a:	40dc      	lsrs	r4, r3
    3e3c:	4337      	orrs	r7, r6
    3e3e:	1bd7      	subs	r7, r2, r7
    3e40:	42ba      	cmp	r2, r7
    3e42:	4192      	sbcs	r2, r2
    3e44:	1b0c      	subs	r4, r1, r4
    3e46:	4252      	negs	r2, r2
    3e48:	1aa4      	subs	r4, r4, r2
    3e4a:	0006      	movs	r6, r0
    3e4c:	46d8      	mov	r8, fp
    3e4e:	e6a3      	b.n	3b98 <__aeabi_dadd+0xb0>
    3e50:	4664      	mov	r4, ip
    3e52:	4667      	mov	r7, ip
    3e54:	432c      	orrs	r4, r5
    3e56:	d000      	beq.n	3e5a <__aeabi_dadd+0x372>
    3e58:	e6a2      	b.n	3ba0 <__aeabi_dadd+0xb8>
    3e5a:	2500      	movs	r5, #0
    3e5c:	2600      	movs	r6, #0
    3e5e:	2700      	movs	r7, #0
    3e60:	e706      	b.n	3c70 <__aeabi_dadd+0x188>
    3e62:	001e      	movs	r6, r3
    3e64:	e6c4      	b.n	3bf0 <__aeabi_dadd+0x108>
    3e66:	46c0      	nop			; (mov r8, r8)
    3e68:	000007ff 	.word	0x000007ff
    3e6c:	ff7fffff 	.word	0xff7fffff
    3e70:	800fffff 	.word	0x800fffff
    3e74:	2b1f      	cmp	r3, #31
    3e76:	dc63      	bgt.n	3f40 <__aeabi_dadd+0x458>
    3e78:	2020      	movs	r0, #32
    3e7a:	1ac3      	subs	r3, r0, r3
    3e7c:	0008      	movs	r0, r1
    3e7e:	4098      	lsls	r0, r3
    3e80:	469c      	mov	ip, r3
    3e82:	4683      	mov	fp, r0
    3e84:	4653      	mov	r3, sl
    3e86:	0010      	movs	r0, r2
    3e88:	40d8      	lsrs	r0, r3
    3e8a:	0003      	movs	r3, r0
    3e8c:	4658      	mov	r0, fp
    3e8e:	4318      	orrs	r0, r3
    3e90:	4663      	mov	r3, ip
    3e92:	409a      	lsls	r2, r3
    3e94:	1e53      	subs	r3, r2, #1
    3e96:	419a      	sbcs	r2, r3
    3e98:	4653      	mov	r3, sl
    3e9a:	4302      	orrs	r2, r0
    3e9c:	40d9      	lsrs	r1, r3
    3e9e:	e703      	b.n	3ca8 <__aeabi_dadd+0x1c0>
    3ea0:	0026      	movs	r6, r4
    3ea2:	433e      	orrs	r6, r7
    3ea4:	d006      	beq.n	3eb4 <__aeabi_dadd+0x3cc>
    3ea6:	43eb      	mvns	r3, r5
    3ea8:	4699      	mov	r9, r3
    3eaa:	2b00      	cmp	r3, #0
    3eac:	d0c7      	beq.n	3e3e <__aeabi_dadd+0x356>
    3eae:	4e94      	ldr	r6, [pc, #592]	; (4100 <__aeabi_dadd+0x618>)
    3eb0:	42b0      	cmp	r0, r6
    3eb2:	d1ac      	bne.n	3e0e <__aeabi_dadd+0x326>
    3eb4:	000c      	movs	r4, r1
    3eb6:	0017      	movs	r7, r2
    3eb8:	0006      	movs	r6, r0
    3eba:	46d8      	mov	r8, fp
    3ebc:	e698      	b.n	3bf0 <__aeabi_dadd+0x108>
    3ebe:	4b90      	ldr	r3, [pc, #576]	; (4100 <__aeabi_dadd+0x618>)
    3ec0:	459a      	cmp	sl, r3
    3ec2:	d00b      	beq.n	3edc <__aeabi_dadd+0x3f4>
    3ec4:	4682      	mov	sl, r0
    3ec6:	e6e7      	b.n	3c98 <__aeabi_dadd+0x1b0>
    3ec8:	2800      	cmp	r0, #0
    3eca:	d000      	beq.n	3ece <__aeabi_dadd+0x3e6>
    3ecc:	e09e      	b.n	400c <__aeabi_dadd+0x524>
    3ece:	0018      	movs	r0, r3
    3ed0:	4310      	orrs	r0, r2
    3ed2:	d100      	bne.n	3ed6 <__aeabi_dadd+0x3ee>
    3ed4:	e0e9      	b.n	40aa <__aeabi_dadd+0x5c2>
    3ed6:	001c      	movs	r4, r3
    3ed8:	0017      	movs	r7, r2
    3eda:	46d8      	mov	r8, fp
    3edc:	4e88      	ldr	r6, [pc, #544]	; (4100 <__aeabi_dadd+0x618>)
    3ede:	e687      	b.n	3bf0 <__aeabi_dadd+0x108>
    3ee0:	2500      	movs	r5, #0
    3ee2:	e772      	b.n	3dca <__aeabi_dadd+0x2e2>
    3ee4:	2100      	movs	r1, #0
    3ee6:	e782      	b.n	3dee <__aeabi_dadd+0x306>
    3ee8:	0023      	movs	r3, r4
    3eea:	433b      	orrs	r3, r7
    3eec:	2e00      	cmp	r6, #0
    3eee:	d000      	beq.n	3ef2 <__aeabi_dadd+0x40a>
    3ef0:	e0ab      	b.n	404a <__aeabi_dadd+0x562>
    3ef2:	2b00      	cmp	r3, #0
    3ef4:	d100      	bne.n	3ef8 <__aeabi_dadd+0x410>
    3ef6:	e0e7      	b.n	40c8 <__aeabi_dadd+0x5e0>
    3ef8:	000b      	movs	r3, r1
    3efa:	4313      	orrs	r3, r2
    3efc:	d100      	bne.n	3f00 <__aeabi_dadd+0x418>
    3efe:	e677      	b.n	3bf0 <__aeabi_dadd+0x108>
    3f00:	18ba      	adds	r2, r7, r2
    3f02:	42ba      	cmp	r2, r7
    3f04:	41bf      	sbcs	r7, r7
    3f06:	1864      	adds	r4, r4, r1
    3f08:	427f      	negs	r7, r7
    3f0a:	19e4      	adds	r4, r4, r7
    3f0c:	0223      	lsls	r3, r4, #8
    3f0e:	d400      	bmi.n	3f12 <__aeabi_dadd+0x42a>
    3f10:	e0f2      	b.n	40f8 <__aeabi_dadd+0x610>
    3f12:	4b7c      	ldr	r3, [pc, #496]	; (4104 <__aeabi_dadd+0x61c>)
    3f14:	0017      	movs	r7, r2
    3f16:	401c      	ands	r4, r3
    3f18:	0006      	movs	r6, r0
    3f1a:	e669      	b.n	3bf0 <__aeabi_dadd+0x108>
    3f1c:	0020      	movs	r0, r4
    3f1e:	4338      	orrs	r0, r7
    3f20:	2e00      	cmp	r6, #0
    3f22:	d1d1      	bne.n	3ec8 <__aeabi_dadd+0x3e0>
    3f24:	2800      	cmp	r0, #0
    3f26:	d15b      	bne.n	3fe0 <__aeabi_dadd+0x4f8>
    3f28:	001c      	movs	r4, r3
    3f2a:	4314      	orrs	r4, r2
    3f2c:	d100      	bne.n	3f30 <__aeabi_dadd+0x448>
    3f2e:	e0a8      	b.n	4082 <__aeabi_dadd+0x59a>
    3f30:	001c      	movs	r4, r3
    3f32:	0017      	movs	r7, r2
    3f34:	46d8      	mov	r8, fp
    3f36:	e65b      	b.n	3bf0 <__aeabi_dadd+0x108>
    3f38:	0006      	movs	r6, r0
    3f3a:	2400      	movs	r4, #0
    3f3c:	2700      	movs	r7, #0
    3f3e:	e697      	b.n	3c70 <__aeabi_dadd+0x188>
    3f40:	4650      	mov	r0, sl
    3f42:	000b      	movs	r3, r1
    3f44:	3820      	subs	r0, #32
    3f46:	40c3      	lsrs	r3, r0
    3f48:	4699      	mov	r9, r3
    3f4a:	4653      	mov	r3, sl
    3f4c:	2b20      	cmp	r3, #32
    3f4e:	d100      	bne.n	3f52 <__aeabi_dadd+0x46a>
    3f50:	e095      	b.n	407e <__aeabi_dadd+0x596>
    3f52:	2340      	movs	r3, #64	; 0x40
    3f54:	4650      	mov	r0, sl
    3f56:	1a1b      	subs	r3, r3, r0
    3f58:	4099      	lsls	r1, r3
    3f5a:	430a      	orrs	r2, r1
    3f5c:	1e51      	subs	r1, r2, #1
    3f5e:	418a      	sbcs	r2, r1
    3f60:	464b      	mov	r3, r9
    3f62:	2100      	movs	r1, #0
    3f64:	431a      	orrs	r2, r3
    3f66:	e69f      	b.n	3ca8 <__aeabi_dadd+0x1c0>
    3f68:	2e00      	cmp	r6, #0
    3f6a:	d130      	bne.n	3fce <__aeabi_dadd+0x4e6>
    3f6c:	0026      	movs	r6, r4
    3f6e:	433e      	orrs	r6, r7
    3f70:	d067      	beq.n	4042 <__aeabi_dadd+0x55a>
    3f72:	43db      	mvns	r3, r3
    3f74:	469a      	mov	sl, r3
    3f76:	2b00      	cmp	r3, #0
    3f78:	d01c      	beq.n	3fb4 <__aeabi_dadd+0x4cc>
    3f7a:	4e61      	ldr	r6, [pc, #388]	; (4100 <__aeabi_dadd+0x618>)
    3f7c:	42b0      	cmp	r0, r6
    3f7e:	d060      	beq.n	4042 <__aeabi_dadd+0x55a>
    3f80:	4653      	mov	r3, sl
    3f82:	2b38      	cmp	r3, #56	; 0x38
    3f84:	dd00      	ble.n	3f88 <__aeabi_dadd+0x4a0>
    3f86:	e096      	b.n	40b6 <__aeabi_dadd+0x5ce>
    3f88:	2b1f      	cmp	r3, #31
    3f8a:	dd00      	ble.n	3f8e <__aeabi_dadd+0x4a6>
    3f8c:	e09f      	b.n	40ce <__aeabi_dadd+0x5e6>
    3f8e:	2620      	movs	r6, #32
    3f90:	1af3      	subs	r3, r6, r3
    3f92:	0026      	movs	r6, r4
    3f94:	409e      	lsls	r6, r3
    3f96:	469c      	mov	ip, r3
    3f98:	46b3      	mov	fp, r6
    3f9a:	4653      	mov	r3, sl
    3f9c:	003e      	movs	r6, r7
    3f9e:	40de      	lsrs	r6, r3
    3fa0:	0033      	movs	r3, r6
    3fa2:	465e      	mov	r6, fp
    3fa4:	431e      	orrs	r6, r3
    3fa6:	4663      	mov	r3, ip
    3fa8:	409f      	lsls	r7, r3
    3faa:	1e7b      	subs	r3, r7, #1
    3fac:	419f      	sbcs	r7, r3
    3fae:	4653      	mov	r3, sl
    3fb0:	40dc      	lsrs	r4, r3
    3fb2:	4337      	orrs	r7, r6
    3fb4:	18bf      	adds	r7, r7, r2
    3fb6:	4297      	cmp	r7, r2
    3fb8:	4192      	sbcs	r2, r2
    3fba:	1864      	adds	r4, r4, r1
    3fbc:	4252      	negs	r2, r2
    3fbe:	18a4      	adds	r4, r4, r2
    3fc0:	0006      	movs	r6, r0
    3fc2:	e678      	b.n	3cb6 <__aeabi_dadd+0x1ce>
    3fc4:	4327      	orrs	r7, r4
    3fc6:	1e7c      	subs	r4, r7, #1
    3fc8:	41a7      	sbcs	r7, r4
    3fca:	2400      	movs	r4, #0
    3fcc:	e737      	b.n	3e3e <__aeabi_dadd+0x356>
    3fce:	4e4c      	ldr	r6, [pc, #304]	; (4100 <__aeabi_dadd+0x618>)
    3fd0:	42b0      	cmp	r0, r6
    3fd2:	d036      	beq.n	4042 <__aeabi_dadd+0x55a>
    3fd4:	2680      	movs	r6, #128	; 0x80
    3fd6:	425b      	negs	r3, r3
    3fd8:	0436      	lsls	r6, r6, #16
    3fda:	469a      	mov	sl, r3
    3fdc:	4334      	orrs	r4, r6
    3fde:	e7cf      	b.n	3f80 <__aeabi_dadd+0x498>
    3fe0:	0018      	movs	r0, r3
    3fe2:	4310      	orrs	r0, r2
    3fe4:	d100      	bne.n	3fe8 <__aeabi_dadd+0x500>
    3fe6:	e603      	b.n	3bf0 <__aeabi_dadd+0x108>
    3fe8:	1ab8      	subs	r0, r7, r2
    3fea:	4684      	mov	ip, r0
    3fec:	4567      	cmp	r7, ip
    3fee:	41ad      	sbcs	r5, r5
    3ff0:	1ae0      	subs	r0, r4, r3
    3ff2:	426d      	negs	r5, r5
    3ff4:	1b40      	subs	r0, r0, r5
    3ff6:	0205      	lsls	r5, r0, #8
    3ff8:	d400      	bmi.n	3ffc <__aeabi_dadd+0x514>
    3ffa:	e62c      	b.n	3c56 <__aeabi_dadd+0x16e>
    3ffc:	1bd7      	subs	r7, r2, r7
    3ffe:	42ba      	cmp	r2, r7
    4000:	4192      	sbcs	r2, r2
    4002:	1b1c      	subs	r4, r3, r4
    4004:	4252      	negs	r2, r2
    4006:	1aa4      	subs	r4, r4, r2
    4008:	46d8      	mov	r8, fp
    400a:	e5f1      	b.n	3bf0 <__aeabi_dadd+0x108>
    400c:	0018      	movs	r0, r3
    400e:	4310      	orrs	r0, r2
    4010:	d100      	bne.n	4014 <__aeabi_dadd+0x52c>
    4012:	e763      	b.n	3edc <__aeabi_dadd+0x3f4>
    4014:	08f8      	lsrs	r0, r7, #3
    4016:	0767      	lsls	r7, r4, #29
    4018:	4307      	orrs	r7, r0
    401a:	2080      	movs	r0, #128	; 0x80
    401c:	08e4      	lsrs	r4, r4, #3
    401e:	0300      	lsls	r0, r0, #12
    4020:	4204      	tst	r4, r0
    4022:	d008      	beq.n	4036 <__aeabi_dadd+0x54e>
    4024:	08dd      	lsrs	r5, r3, #3
    4026:	4205      	tst	r5, r0
    4028:	d105      	bne.n	4036 <__aeabi_dadd+0x54e>
    402a:	08d2      	lsrs	r2, r2, #3
    402c:	0759      	lsls	r1, r3, #29
    402e:	4311      	orrs	r1, r2
    4030:	000f      	movs	r7, r1
    4032:	002c      	movs	r4, r5
    4034:	46d8      	mov	r8, fp
    4036:	0f7b      	lsrs	r3, r7, #29
    4038:	00e4      	lsls	r4, r4, #3
    403a:	431c      	orrs	r4, r3
    403c:	00ff      	lsls	r7, r7, #3
    403e:	4e30      	ldr	r6, [pc, #192]	; (4100 <__aeabi_dadd+0x618>)
    4040:	e5d6      	b.n	3bf0 <__aeabi_dadd+0x108>
    4042:	000c      	movs	r4, r1
    4044:	0017      	movs	r7, r2
    4046:	0006      	movs	r6, r0
    4048:	e5d2      	b.n	3bf0 <__aeabi_dadd+0x108>
    404a:	2b00      	cmp	r3, #0
    404c:	d038      	beq.n	40c0 <__aeabi_dadd+0x5d8>
    404e:	000b      	movs	r3, r1
    4050:	4313      	orrs	r3, r2
    4052:	d100      	bne.n	4056 <__aeabi_dadd+0x56e>
    4054:	e742      	b.n	3edc <__aeabi_dadd+0x3f4>
    4056:	08f8      	lsrs	r0, r7, #3
    4058:	0767      	lsls	r7, r4, #29
    405a:	4307      	orrs	r7, r0
    405c:	2080      	movs	r0, #128	; 0x80
    405e:	08e4      	lsrs	r4, r4, #3
    4060:	0300      	lsls	r0, r0, #12
    4062:	4204      	tst	r4, r0
    4064:	d0e7      	beq.n	4036 <__aeabi_dadd+0x54e>
    4066:	08cb      	lsrs	r3, r1, #3
    4068:	4203      	tst	r3, r0
    406a:	d1e4      	bne.n	4036 <__aeabi_dadd+0x54e>
    406c:	08d2      	lsrs	r2, r2, #3
    406e:	0749      	lsls	r1, r1, #29
    4070:	4311      	orrs	r1, r2
    4072:	000f      	movs	r7, r1
    4074:	001c      	movs	r4, r3
    4076:	e7de      	b.n	4036 <__aeabi_dadd+0x54e>
    4078:	2700      	movs	r7, #0
    407a:	2400      	movs	r4, #0
    407c:	e5d5      	b.n	3c2a <__aeabi_dadd+0x142>
    407e:	2100      	movs	r1, #0
    4080:	e76b      	b.n	3f5a <__aeabi_dadd+0x472>
    4082:	2500      	movs	r5, #0
    4084:	2700      	movs	r7, #0
    4086:	e5f3      	b.n	3c70 <__aeabi_dadd+0x188>
    4088:	464e      	mov	r6, r9
    408a:	0025      	movs	r5, r4
    408c:	3e20      	subs	r6, #32
    408e:	40f5      	lsrs	r5, r6
    4090:	464b      	mov	r3, r9
    4092:	002e      	movs	r6, r5
    4094:	2b20      	cmp	r3, #32
    4096:	d02d      	beq.n	40f4 <__aeabi_dadd+0x60c>
    4098:	2540      	movs	r5, #64	; 0x40
    409a:	1aed      	subs	r5, r5, r3
    409c:	40ac      	lsls	r4, r5
    409e:	4327      	orrs	r7, r4
    40a0:	1e7c      	subs	r4, r7, #1
    40a2:	41a7      	sbcs	r7, r4
    40a4:	2400      	movs	r4, #0
    40a6:	4337      	orrs	r7, r6
    40a8:	e6c9      	b.n	3e3e <__aeabi_dadd+0x356>
    40aa:	2480      	movs	r4, #128	; 0x80
    40ac:	2500      	movs	r5, #0
    40ae:	0324      	lsls	r4, r4, #12
    40b0:	4e13      	ldr	r6, [pc, #76]	; (4100 <__aeabi_dadd+0x618>)
    40b2:	2700      	movs	r7, #0
    40b4:	e5dc      	b.n	3c70 <__aeabi_dadd+0x188>
    40b6:	4327      	orrs	r7, r4
    40b8:	1e7c      	subs	r4, r7, #1
    40ba:	41a7      	sbcs	r7, r4
    40bc:	2400      	movs	r4, #0
    40be:	e779      	b.n	3fb4 <__aeabi_dadd+0x4cc>
    40c0:	000c      	movs	r4, r1
    40c2:	0017      	movs	r7, r2
    40c4:	4e0e      	ldr	r6, [pc, #56]	; (4100 <__aeabi_dadd+0x618>)
    40c6:	e593      	b.n	3bf0 <__aeabi_dadd+0x108>
    40c8:	000c      	movs	r4, r1
    40ca:	0017      	movs	r7, r2
    40cc:	e590      	b.n	3bf0 <__aeabi_dadd+0x108>
    40ce:	4656      	mov	r6, sl
    40d0:	0023      	movs	r3, r4
    40d2:	3e20      	subs	r6, #32
    40d4:	40f3      	lsrs	r3, r6
    40d6:	4699      	mov	r9, r3
    40d8:	4653      	mov	r3, sl
    40da:	2b20      	cmp	r3, #32
    40dc:	d00e      	beq.n	40fc <__aeabi_dadd+0x614>
    40de:	2340      	movs	r3, #64	; 0x40
    40e0:	4656      	mov	r6, sl
    40e2:	1b9b      	subs	r3, r3, r6
    40e4:	409c      	lsls	r4, r3
    40e6:	4327      	orrs	r7, r4
    40e8:	1e7c      	subs	r4, r7, #1
    40ea:	41a7      	sbcs	r7, r4
    40ec:	464b      	mov	r3, r9
    40ee:	2400      	movs	r4, #0
    40f0:	431f      	orrs	r7, r3
    40f2:	e75f      	b.n	3fb4 <__aeabi_dadd+0x4cc>
    40f4:	2400      	movs	r4, #0
    40f6:	e7d2      	b.n	409e <__aeabi_dadd+0x5b6>
    40f8:	0017      	movs	r7, r2
    40fa:	e5b2      	b.n	3c62 <__aeabi_dadd+0x17a>
    40fc:	2400      	movs	r4, #0
    40fe:	e7f2      	b.n	40e6 <__aeabi_dadd+0x5fe>
    4100:	000007ff 	.word	0x000007ff
    4104:	ff7fffff 	.word	0xff7fffff

00004108 <__aeabi_ddiv>:
    4108:	b5f0      	push	{r4, r5, r6, r7, lr}
    410a:	4657      	mov	r7, sl
    410c:	4645      	mov	r5, r8
    410e:	46de      	mov	lr, fp
    4110:	464e      	mov	r6, r9
    4112:	b5e0      	push	{r5, r6, r7, lr}
    4114:	004c      	lsls	r4, r1, #1
    4116:	030e      	lsls	r6, r1, #12
    4118:	b087      	sub	sp, #28
    411a:	4683      	mov	fp, r0
    411c:	4692      	mov	sl, r2
    411e:	001d      	movs	r5, r3
    4120:	4680      	mov	r8, r0
    4122:	0b36      	lsrs	r6, r6, #12
    4124:	0d64      	lsrs	r4, r4, #21
    4126:	0fcf      	lsrs	r7, r1, #31
    4128:	2c00      	cmp	r4, #0
    412a:	d04f      	beq.n	41cc <__aeabi_ddiv+0xc4>
    412c:	4b6f      	ldr	r3, [pc, #444]	; (42ec <__aeabi_ddiv+0x1e4>)
    412e:	429c      	cmp	r4, r3
    4130:	d035      	beq.n	419e <__aeabi_ddiv+0x96>
    4132:	2380      	movs	r3, #128	; 0x80
    4134:	0f42      	lsrs	r2, r0, #29
    4136:	041b      	lsls	r3, r3, #16
    4138:	00f6      	lsls	r6, r6, #3
    413a:	4313      	orrs	r3, r2
    413c:	4333      	orrs	r3, r6
    413e:	4699      	mov	r9, r3
    4140:	00c3      	lsls	r3, r0, #3
    4142:	4698      	mov	r8, r3
    4144:	4b6a      	ldr	r3, [pc, #424]	; (42f0 <__aeabi_ddiv+0x1e8>)
    4146:	2600      	movs	r6, #0
    4148:	469c      	mov	ip, r3
    414a:	2300      	movs	r3, #0
    414c:	4464      	add	r4, ip
    414e:	9303      	str	r3, [sp, #12]
    4150:	032b      	lsls	r3, r5, #12
    4152:	0b1b      	lsrs	r3, r3, #12
    4154:	469b      	mov	fp, r3
    4156:	006b      	lsls	r3, r5, #1
    4158:	0fed      	lsrs	r5, r5, #31
    415a:	4650      	mov	r0, sl
    415c:	0d5b      	lsrs	r3, r3, #21
    415e:	9501      	str	r5, [sp, #4]
    4160:	d05e      	beq.n	4220 <__aeabi_ddiv+0x118>
    4162:	4a62      	ldr	r2, [pc, #392]	; (42ec <__aeabi_ddiv+0x1e4>)
    4164:	4293      	cmp	r3, r2
    4166:	d053      	beq.n	4210 <__aeabi_ddiv+0x108>
    4168:	465a      	mov	r2, fp
    416a:	00d1      	lsls	r1, r2, #3
    416c:	2280      	movs	r2, #128	; 0x80
    416e:	0f40      	lsrs	r0, r0, #29
    4170:	0412      	lsls	r2, r2, #16
    4172:	4302      	orrs	r2, r0
    4174:	430a      	orrs	r2, r1
    4176:	4693      	mov	fp, r2
    4178:	4652      	mov	r2, sl
    417a:	00d1      	lsls	r1, r2, #3
    417c:	4a5c      	ldr	r2, [pc, #368]	; (42f0 <__aeabi_ddiv+0x1e8>)
    417e:	4694      	mov	ip, r2
    4180:	2200      	movs	r2, #0
    4182:	4463      	add	r3, ip
    4184:	0038      	movs	r0, r7
    4186:	4068      	eors	r0, r5
    4188:	4684      	mov	ip, r0
    418a:	9002      	str	r0, [sp, #8]
    418c:	1ae4      	subs	r4, r4, r3
    418e:	4316      	orrs	r6, r2
    4190:	2e0f      	cmp	r6, #15
    4192:	d900      	bls.n	4196 <__aeabi_ddiv+0x8e>
    4194:	e0b4      	b.n	4300 <__aeabi_ddiv+0x1f8>
    4196:	4b57      	ldr	r3, [pc, #348]	; (42f4 <__aeabi_ddiv+0x1ec>)
    4198:	00b6      	lsls	r6, r6, #2
    419a:	599b      	ldr	r3, [r3, r6]
    419c:	469f      	mov	pc, r3
    419e:	0003      	movs	r3, r0
    41a0:	4333      	orrs	r3, r6
    41a2:	4699      	mov	r9, r3
    41a4:	d16c      	bne.n	4280 <__aeabi_ddiv+0x178>
    41a6:	2300      	movs	r3, #0
    41a8:	4698      	mov	r8, r3
    41aa:	3302      	adds	r3, #2
    41ac:	2608      	movs	r6, #8
    41ae:	9303      	str	r3, [sp, #12]
    41b0:	e7ce      	b.n	4150 <__aeabi_ddiv+0x48>
    41b2:	46cb      	mov	fp, r9
    41b4:	4641      	mov	r1, r8
    41b6:	9a03      	ldr	r2, [sp, #12]
    41b8:	9701      	str	r7, [sp, #4]
    41ba:	2a02      	cmp	r2, #2
    41bc:	d165      	bne.n	428a <__aeabi_ddiv+0x182>
    41be:	9b01      	ldr	r3, [sp, #4]
    41c0:	4c4a      	ldr	r4, [pc, #296]	; (42ec <__aeabi_ddiv+0x1e4>)
    41c2:	469c      	mov	ip, r3
    41c4:	2300      	movs	r3, #0
    41c6:	2200      	movs	r2, #0
    41c8:	4698      	mov	r8, r3
    41ca:	e06b      	b.n	42a4 <__aeabi_ddiv+0x19c>
    41cc:	0003      	movs	r3, r0
    41ce:	4333      	orrs	r3, r6
    41d0:	4699      	mov	r9, r3
    41d2:	d04e      	beq.n	4272 <__aeabi_ddiv+0x16a>
    41d4:	2e00      	cmp	r6, #0
    41d6:	d100      	bne.n	41da <__aeabi_ddiv+0xd2>
    41d8:	e1bc      	b.n	4554 <__aeabi_ddiv+0x44c>
    41da:	0030      	movs	r0, r6
    41dc:	f001 f996 	bl	550c <__clzsi2>
    41e0:	0003      	movs	r3, r0
    41e2:	3b0b      	subs	r3, #11
    41e4:	2b1c      	cmp	r3, #28
    41e6:	dd00      	ble.n	41ea <__aeabi_ddiv+0xe2>
    41e8:	e1ac      	b.n	4544 <__aeabi_ddiv+0x43c>
    41ea:	221d      	movs	r2, #29
    41ec:	1ad3      	subs	r3, r2, r3
    41ee:	465a      	mov	r2, fp
    41f0:	0001      	movs	r1, r0
    41f2:	40da      	lsrs	r2, r3
    41f4:	3908      	subs	r1, #8
    41f6:	408e      	lsls	r6, r1
    41f8:	0013      	movs	r3, r2
    41fa:	4333      	orrs	r3, r6
    41fc:	4699      	mov	r9, r3
    41fe:	465b      	mov	r3, fp
    4200:	408b      	lsls	r3, r1
    4202:	4698      	mov	r8, r3
    4204:	2300      	movs	r3, #0
    4206:	4c3c      	ldr	r4, [pc, #240]	; (42f8 <__aeabi_ddiv+0x1f0>)
    4208:	2600      	movs	r6, #0
    420a:	1a24      	subs	r4, r4, r0
    420c:	9303      	str	r3, [sp, #12]
    420e:	e79f      	b.n	4150 <__aeabi_ddiv+0x48>
    4210:	4651      	mov	r1, sl
    4212:	465a      	mov	r2, fp
    4214:	4311      	orrs	r1, r2
    4216:	d129      	bne.n	426c <__aeabi_ddiv+0x164>
    4218:	2200      	movs	r2, #0
    421a:	4693      	mov	fp, r2
    421c:	3202      	adds	r2, #2
    421e:	e7b1      	b.n	4184 <__aeabi_ddiv+0x7c>
    4220:	4659      	mov	r1, fp
    4222:	4301      	orrs	r1, r0
    4224:	d01e      	beq.n	4264 <__aeabi_ddiv+0x15c>
    4226:	465b      	mov	r3, fp
    4228:	2b00      	cmp	r3, #0
    422a:	d100      	bne.n	422e <__aeabi_ddiv+0x126>
    422c:	e19e      	b.n	456c <__aeabi_ddiv+0x464>
    422e:	4658      	mov	r0, fp
    4230:	f001 f96c 	bl	550c <__clzsi2>
    4234:	0003      	movs	r3, r0
    4236:	3b0b      	subs	r3, #11
    4238:	2b1c      	cmp	r3, #28
    423a:	dd00      	ble.n	423e <__aeabi_ddiv+0x136>
    423c:	e18f      	b.n	455e <__aeabi_ddiv+0x456>
    423e:	0002      	movs	r2, r0
    4240:	4659      	mov	r1, fp
    4242:	3a08      	subs	r2, #8
    4244:	4091      	lsls	r1, r2
    4246:	468b      	mov	fp, r1
    4248:	211d      	movs	r1, #29
    424a:	1acb      	subs	r3, r1, r3
    424c:	4651      	mov	r1, sl
    424e:	40d9      	lsrs	r1, r3
    4250:	000b      	movs	r3, r1
    4252:	4659      	mov	r1, fp
    4254:	430b      	orrs	r3, r1
    4256:	4651      	mov	r1, sl
    4258:	469b      	mov	fp, r3
    425a:	4091      	lsls	r1, r2
    425c:	4b26      	ldr	r3, [pc, #152]	; (42f8 <__aeabi_ddiv+0x1f0>)
    425e:	2200      	movs	r2, #0
    4260:	1a1b      	subs	r3, r3, r0
    4262:	e78f      	b.n	4184 <__aeabi_ddiv+0x7c>
    4264:	2300      	movs	r3, #0
    4266:	2201      	movs	r2, #1
    4268:	469b      	mov	fp, r3
    426a:	e78b      	b.n	4184 <__aeabi_ddiv+0x7c>
    426c:	4651      	mov	r1, sl
    426e:	2203      	movs	r2, #3
    4270:	e788      	b.n	4184 <__aeabi_ddiv+0x7c>
    4272:	2300      	movs	r3, #0
    4274:	4698      	mov	r8, r3
    4276:	3301      	adds	r3, #1
    4278:	2604      	movs	r6, #4
    427a:	2400      	movs	r4, #0
    427c:	9303      	str	r3, [sp, #12]
    427e:	e767      	b.n	4150 <__aeabi_ddiv+0x48>
    4280:	2303      	movs	r3, #3
    4282:	46b1      	mov	r9, r6
    4284:	9303      	str	r3, [sp, #12]
    4286:	260c      	movs	r6, #12
    4288:	e762      	b.n	4150 <__aeabi_ddiv+0x48>
    428a:	2a03      	cmp	r2, #3
    428c:	d100      	bne.n	4290 <__aeabi_ddiv+0x188>
    428e:	e25c      	b.n	474a <__aeabi_ddiv+0x642>
    4290:	9b01      	ldr	r3, [sp, #4]
    4292:	2a01      	cmp	r2, #1
    4294:	d000      	beq.n	4298 <__aeabi_ddiv+0x190>
    4296:	e1e4      	b.n	4662 <__aeabi_ddiv+0x55a>
    4298:	4013      	ands	r3, r2
    429a:	469c      	mov	ip, r3
    429c:	2300      	movs	r3, #0
    429e:	2400      	movs	r4, #0
    42a0:	2200      	movs	r2, #0
    42a2:	4698      	mov	r8, r3
    42a4:	2100      	movs	r1, #0
    42a6:	0312      	lsls	r2, r2, #12
    42a8:	0b13      	lsrs	r3, r2, #12
    42aa:	0d0a      	lsrs	r2, r1, #20
    42ac:	0512      	lsls	r2, r2, #20
    42ae:	431a      	orrs	r2, r3
    42b0:	0523      	lsls	r3, r4, #20
    42b2:	4c12      	ldr	r4, [pc, #72]	; (42fc <__aeabi_ddiv+0x1f4>)
    42b4:	4640      	mov	r0, r8
    42b6:	4022      	ands	r2, r4
    42b8:	4313      	orrs	r3, r2
    42ba:	4662      	mov	r2, ip
    42bc:	005b      	lsls	r3, r3, #1
    42be:	07d2      	lsls	r2, r2, #31
    42c0:	085b      	lsrs	r3, r3, #1
    42c2:	4313      	orrs	r3, r2
    42c4:	0019      	movs	r1, r3
    42c6:	b007      	add	sp, #28
    42c8:	bc3c      	pop	{r2, r3, r4, r5}
    42ca:	4690      	mov	r8, r2
    42cc:	4699      	mov	r9, r3
    42ce:	46a2      	mov	sl, r4
    42d0:	46ab      	mov	fp, r5
    42d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    42d4:	2300      	movs	r3, #0
    42d6:	2280      	movs	r2, #128	; 0x80
    42d8:	469c      	mov	ip, r3
    42da:	0312      	lsls	r2, r2, #12
    42dc:	4698      	mov	r8, r3
    42de:	4c03      	ldr	r4, [pc, #12]	; (42ec <__aeabi_ddiv+0x1e4>)
    42e0:	e7e0      	b.n	42a4 <__aeabi_ddiv+0x19c>
    42e2:	2300      	movs	r3, #0
    42e4:	4c01      	ldr	r4, [pc, #4]	; (42ec <__aeabi_ddiv+0x1e4>)
    42e6:	2200      	movs	r2, #0
    42e8:	4698      	mov	r8, r3
    42ea:	e7db      	b.n	42a4 <__aeabi_ddiv+0x19c>
    42ec:	000007ff 	.word	0x000007ff
    42f0:	fffffc01 	.word	0xfffffc01
    42f4:	00006560 	.word	0x00006560
    42f8:	fffffc0d 	.word	0xfffffc0d
    42fc:	800fffff 	.word	0x800fffff
    4300:	45d9      	cmp	r9, fp
    4302:	d900      	bls.n	4306 <__aeabi_ddiv+0x1fe>
    4304:	e139      	b.n	457a <__aeabi_ddiv+0x472>
    4306:	d100      	bne.n	430a <__aeabi_ddiv+0x202>
    4308:	e134      	b.n	4574 <__aeabi_ddiv+0x46c>
    430a:	2300      	movs	r3, #0
    430c:	4646      	mov	r6, r8
    430e:	464d      	mov	r5, r9
    4310:	469a      	mov	sl, r3
    4312:	3c01      	subs	r4, #1
    4314:	465b      	mov	r3, fp
    4316:	0e0a      	lsrs	r2, r1, #24
    4318:	021b      	lsls	r3, r3, #8
    431a:	431a      	orrs	r2, r3
    431c:	020b      	lsls	r3, r1, #8
    431e:	0c17      	lsrs	r7, r2, #16
    4320:	9303      	str	r3, [sp, #12]
    4322:	0413      	lsls	r3, r2, #16
    4324:	0c1b      	lsrs	r3, r3, #16
    4326:	0039      	movs	r1, r7
    4328:	0028      	movs	r0, r5
    432a:	4690      	mov	r8, r2
    432c:	9301      	str	r3, [sp, #4]
    432e:	f7ff f839 	bl	33a4 <__udivsi3>
    4332:	0002      	movs	r2, r0
    4334:	9b01      	ldr	r3, [sp, #4]
    4336:	4683      	mov	fp, r0
    4338:	435a      	muls	r2, r3
    433a:	0028      	movs	r0, r5
    433c:	0039      	movs	r1, r7
    433e:	4691      	mov	r9, r2
    4340:	f7ff f8b6 	bl	34b0 <__aeabi_uidivmod>
    4344:	0c35      	lsrs	r5, r6, #16
    4346:	0409      	lsls	r1, r1, #16
    4348:	430d      	orrs	r5, r1
    434a:	45a9      	cmp	r9, r5
    434c:	d90d      	bls.n	436a <__aeabi_ddiv+0x262>
    434e:	465b      	mov	r3, fp
    4350:	4445      	add	r5, r8
    4352:	3b01      	subs	r3, #1
    4354:	45a8      	cmp	r8, r5
    4356:	d900      	bls.n	435a <__aeabi_ddiv+0x252>
    4358:	e13a      	b.n	45d0 <__aeabi_ddiv+0x4c8>
    435a:	45a9      	cmp	r9, r5
    435c:	d800      	bhi.n	4360 <__aeabi_ddiv+0x258>
    435e:	e137      	b.n	45d0 <__aeabi_ddiv+0x4c8>
    4360:	2302      	movs	r3, #2
    4362:	425b      	negs	r3, r3
    4364:	469c      	mov	ip, r3
    4366:	4445      	add	r5, r8
    4368:	44e3      	add	fp, ip
    436a:	464b      	mov	r3, r9
    436c:	1aeb      	subs	r3, r5, r3
    436e:	0039      	movs	r1, r7
    4370:	0018      	movs	r0, r3
    4372:	9304      	str	r3, [sp, #16]
    4374:	f7ff f816 	bl	33a4 <__udivsi3>
    4378:	9b01      	ldr	r3, [sp, #4]
    437a:	0005      	movs	r5, r0
    437c:	4343      	muls	r3, r0
    437e:	0039      	movs	r1, r7
    4380:	9804      	ldr	r0, [sp, #16]
    4382:	4699      	mov	r9, r3
    4384:	f7ff f894 	bl	34b0 <__aeabi_uidivmod>
    4388:	0433      	lsls	r3, r6, #16
    438a:	0409      	lsls	r1, r1, #16
    438c:	0c1b      	lsrs	r3, r3, #16
    438e:	430b      	orrs	r3, r1
    4390:	4599      	cmp	r9, r3
    4392:	d909      	bls.n	43a8 <__aeabi_ddiv+0x2a0>
    4394:	4443      	add	r3, r8
    4396:	1e6a      	subs	r2, r5, #1
    4398:	4598      	cmp	r8, r3
    439a:	d900      	bls.n	439e <__aeabi_ddiv+0x296>
    439c:	e11a      	b.n	45d4 <__aeabi_ddiv+0x4cc>
    439e:	4599      	cmp	r9, r3
    43a0:	d800      	bhi.n	43a4 <__aeabi_ddiv+0x29c>
    43a2:	e117      	b.n	45d4 <__aeabi_ddiv+0x4cc>
    43a4:	3d02      	subs	r5, #2
    43a6:	4443      	add	r3, r8
    43a8:	464a      	mov	r2, r9
    43aa:	1a9b      	subs	r3, r3, r2
    43ac:	465a      	mov	r2, fp
    43ae:	0412      	lsls	r2, r2, #16
    43b0:	432a      	orrs	r2, r5
    43b2:	9903      	ldr	r1, [sp, #12]
    43b4:	4693      	mov	fp, r2
    43b6:	0c10      	lsrs	r0, r2, #16
    43b8:	0c0a      	lsrs	r2, r1, #16
    43ba:	4691      	mov	r9, r2
    43bc:	0409      	lsls	r1, r1, #16
    43be:	465a      	mov	r2, fp
    43c0:	0c09      	lsrs	r1, r1, #16
    43c2:	464e      	mov	r6, r9
    43c4:	000d      	movs	r5, r1
    43c6:	0412      	lsls	r2, r2, #16
    43c8:	0c12      	lsrs	r2, r2, #16
    43ca:	4345      	muls	r5, r0
    43cc:	9105      	str	r1, [sp, #20]
    43ce:	4351      	muls	r1, r2
    43d0:	4372      	muls	r2, r6
    43d2:	4370      	muls	r0, r6
    43d4:	1952      	adds	r2, r2, r5
    43d6:	0c0e      	lsrs	r6, r1, #16
    43d8:	18b2      	adds	r2, r6, r2
    43da:	4295      	cmp	r5, r2
    43dc:	d903      	bls.n	43e6 <__aeabi_ddiv+0x2de>
    43de:	2580      	movs	r5, #128	; 0x80
    43e0:	026d      	lsls	r5, r5, #9
    43e2:	46ac      	mov	ip, r5
    43e4:	4460      	add	r0, ip
    43e6:	0c15      	lsrs	r5, r2, #16
    43e8:	0409      	lsls	r1, r1, #16
    43ea:	0412      	lsls	r2, r2, #16
    43ec:	0c09      	lsrs	r1, r1, #16
    43ee:	1828      	adds	r0, r5, r0
    43f0:	1852      	adds	r2, r2, r1
    43f2:	4283      	cmp	r3, r0
    43f4:	d200      	bcs.n	43f8 <__aeabi_ddiv+0x2f0>
    43f6:	e0ce      	b.n	4596 <__aeabi_ddiv+0x48e>
    43f8:	d100      	bne.n	43fc <__aeabi_ddiv+0x2f4>
    43fa:	e0c8      	b.n	458e <__aeabi_ddiv+0x486>
    43fc:	1a1d      	subs	r5, r3, r0
    43fe:	4653      	mov	r3, sl
    4400:	1a9e      	subs	r6, r3, r2
    4402:	45b2      	cmp	sl, r6
    4404:	4192      	sbcs	r2, r2
    4406:	4252      	negs	r2, r2
    4408:	1aab      	subs	r3, r5, r2
    440a:	469a      	mov	sl, r3
    440c:	4598      	cmp	r8, r3
    440e:	d100      	bne.n	4412 <__aeabi_ddiv+0x30a>
    4410:	e117      	b.n	4642 <__aeabi_ddiv+0x53a>
    4412:	0039      	movs	r1, r7
    4414:	0018      	movs	r0, r3
    4416:	f7fe ffc5 	bl	33a4 <__udivsi3>
    441a:	9b01      	ldr	r3, [sp, #4]
    441c:	0005      	movs	r5, r0
    441e:	4343      	muls	r3, r0
    4420:	0039      	movs	r1, r7
    4422:	4650      	mov	r0, sl
    4424:	9304      	str	r3, [sp, #16]
    4426:	f7ff f843 	bl	34b0 <__aeabi_uidivmod>
    442a:	9804      	ldr	r0, [sp, #16]
    442c:	040b      	lsls	r3, r1, #16
    442e:	0c31      	lsrs	r1, r6, #16
    4430:	4319      	orrs	r1, r3
    4432:	4288      	cmp	r0, r1
    4434:	d909      	bls.n	444a <__aeabi_ddiv+0x342>
    4436:	4441      	add	r1, r8
    4438:	1e6b      	subs	r3, r5, #1
    443a:	4588      	cmp	r8, r1
    443c:	d900      	bls.n	4440 <__aeabi_ddiv+0x338>
    443e:	e107      	b.n	4650 <__aeabi_ddiv+0x548>
    4440:	4288      	cmp	r0, r1
    4442:	d800      	bhi.n	4446 <__aeabi_ddiv+0x33e>
    4444:	e104      	b.n	4650 <__aeabi_ddiv+0x548>
    4446:	3d02      	subs	r5, #2
    4448:	4441      	add	r1, r8
    444a:	9b04      	ldr	r3, [sp, #16]
    444c:	1acb      	subs	r3, r1, r3
    444e:	0018      	movs	r0, r3
    4450:	0039      	movs	r1, r7
    4452:	9304      	str	r3, [sp, #16]
    4454:	f7fe ffa6 	bl	33a4 <__udivsi3>
    4458:	9b01      	ldr	r3, [sp, #4]
    445a:	4682      	mov	sl, r0
    445c:	4343      	muls	r3, r0
    445e:	0039      	movs	r1, r7
    4460:	9804      	ldr	r0, [sp, #16]
    4462:	9301      	str	r3, [sp, #4]
    4464:	f7ff f824 	bl	34b0 <__aeabi_uidivmod>
    4468:	9801      	ldr	r0, [sp, #4]
    446a:	040b      	lsls	r3, r1, #16
    446c:	0431      	lsls	r1, r6, #16
    446e:	0c09      	lsrs	r1, r1, #16
    4470:	4319      	orrs	r1, r3
    4472:	4288      	cmp	r0, r1
    4474:	d90d      	bls.n	4492 <__aeabi_ddiv+0x38a>
    4476:	4653      	mov	r3, sl
    4478:	4441      	add	r1, r8
    447a:	3b01      	subs	r3, #1
    447c:	4588      	cmp	r8, r1
    447e:	d900      	bls.n	4482 <__aeabi_ddiv+0x37a>
    4480:	e0e8      	b.n	4654 <__aeabi_ddiv+0x54c>
    4482:	4288      	cmp	r0, r1
    4484:	d800      	bhi.n	4488 <__aeabi_ddiv+0x380>
    4486:	e0e5      	b.n	4654 <__aeabi_ddiv+0x54c>
    4488:	2302      	movs	r3, #2
    448a:	425b      	negs	r3, r3
    448c:	469c      	mov	ip, r3
    448e:	4441      	add	r1, r8
    4490:	44e2      	add	sl, ip
    4492:	9b01      	ldr	r3, [sp, #4]
    4494:	042d      	lsls	r5, r5, #16
    4496:	1ace      	subs	r6, r1, r3
    4498:	4651      	mov	r1, sl
    449a:	4329      	orrs	r1, r5
    449c:	9d05      	ldr	r5, [sp, #20]
    449e:	464f      	mov	r7, r9
    44a0:	002a      	movs	r2, r5
    44a2:	040b      	lsls	r3, r1, #16
    44a4:	0c08      	lsrs	r0, r1, #16
    44a6:	0c1b      	lsrs	r3, r3, #16
    44a8:	435a      	muls	r2, r3
    44aa:	4345      	muls	r5, r0
    44ac:	437b      	muls	r3, r7
    44ae:	4378      	muls	r0, r7
    44b0:	195b      	adds	r3, r3, r5
    44b2:	0c17      	lsrs	r7, r2, #16
    44b4:	18fb      	adds	r3, r7, r3
    44b6:	429d      	cmp	r5, r3
    44b8:	d903      	bls.n	44c2 <__aeabi_ddiv+0x3ba>
    44ba:	2580      	movs	r5, #128	; 0x80
    44bc:	026d      	lsls	r5, r5, #9
    44be:	46ac      	mov	ip, r5
    44c0:	4460      	add	r0, ip
    44c2:	0c1d      	lsrs	r5, r3, #16
    44c4:	0412      	lsls	r2, r2, #16
    44c6:	041b      	lsls	r3, r3, #16
    44c8:	0c12      	lsrs	r2, r2, #16
    44ca:	1828      	adds	r0, r5, r0
    44cc:	189b      	adds	r3, r3, r2
    44ce:	4286      	cmp	r6, r0
    44d0:	d200      	bcs.n	44d4 <__aeabi_ddiv+0x3cc>
    44d2:	e093      	b.n	45fc <__aeabi_ddiv+0x4f4>
    44d4:	d100      	bne.n	44d8 <__aeabi_ddiv+0x3d0>
    44d6:	e08e      	b.n	45f6 <__aeabi_ddiv+0x4ee>
    44d8:	2301      	movs	r3, #1
    44da:	4319      	orrs	r1, r3
    44dc:	4ba0      	ldr	r3, [pc, #640]	; (4760 <__aeabi_ddiv+0x658>)
    44de:	18e3      	adds	r3, r4, r3
    44e0:	2b00      	cmp	r3, #0
    44e2:	dc00      	bgt.n	44e6 <__aeabi_ddiv+0x3de>
    44e4:	e099      	b.n	461a <__aeabi_ddiv+0x512>
    44e6:	074a      	lsls	r2, r1, #29
    44e8:	d000      	beq.n	44ec <__aeabi_ddiv+0x3e4>
    44ea:	e09e      	b.n	462a <__aeabi_ddiv+0x522>
    44ec:	465a      	mov	r2, fp
    44ee:	01d2      	lsls	r2, r2, #7
    44f0:	d506      	bpl.n	4500 <__aeabi_ddiv+0x3f8>
    44f2:	465a      	mov	r2, fp
    44f4:	4b9b      	ldr	r3, [pc, #620]	; (4764 <__aeabi_ddiv+0x65c>)
    44f6:	401a      	ands	r2, r3
    44f8:	2380      	movs	r3, #128	; 0x80
    44fa:	4693      	mov	fp, r2
    44fc:	00db      	lsls	r3, r3, #3
    44fe:	18e3      	adds	r3, r4, r3
    4500:	4a99      	ldr	r2, [pc, #612]	; (4768 <__aeabi_ddiv+0x660>)
    4502:	4293      	cmp	r3, r2
    4504:	dd68      	ble.n	45d8 <__aeabi_ddiv+0x4d0>
    4506:	2301      	movs	r3, #1
    4508:	9a02      	ldr	r2, [sp, #8]
    450a:	4c98      	ldr	r4, [pc, #608]	; (476c <__aeabi_ddiv+0x664>)
    450c:	401a      	ands	r2, r3
    450e:	2300      	movs	r3, #0
    4510:	4694      	mov	ip, r2
    4512:	4698      	mov	r8, r3
    4514:	2200      	movs	r2, #0
    4516:	e6c5      	b.n	42a4 <__aeabi_ddiv+0x19c>
    4518:	2280      	movs	r2, #128	; 0x80
    451a:	464b      	mov	r3, r9
    451c:	0312      	lsls	r2, r2, #12
    451e:	4213      	tst	r3, r2
    4520:	d00a      	beq.n	4538 <__aeabi_ddiv+0x430>
    4522:	465b      	mov	r3, fp
    4524:	4213      	tst	r3, r2
    4526:	d106      	bne.n	4536 <__aeabi_ddiv+0x42e>
    4528:	431a      	orrs	r2, r3
    452a:	0312      	lsls	r2, r2, #12
    452c:	0b12      	lsrs	r2, r2, #12
    452e:	46ac      	mov	ip, r5
    4530:	4688      	mov	r8, r1
    4532:	4c8e      	ldr	r4, [pc, #568]	; (476c <__aeabi_ddiv+0x664>)
    4534:	e6b6      	b.n	42a4 <__aeabi_ddiv+0x19c>
    4536:	464b      	mov	r3, r9
    4538:	431a      	orrs	r2, r3
    453a:	0312      	lsls	r2, r2, #12
    453c:	0b12      	lsrs	r2, r2, #12
    453e:	46bc      	mov	ip, r7
    4540:	4c8a      	ldr	r4, [pc, #552]	; (476c <__aeabi_ddiv+0x664>)
    4542:	e6af      	b.n	42a4 <__aeabi_ddiv+0x19c>
    4544:	0003      	movs	r3, r0
    4546:	465a      	mov	r2, fp
    4548:	3b28      	subs	r3, #40	; 0x28
    454a:	409a      	lsls	r2, r3
    454c:	2300      	movs	r3, #0
    454e:	4691      	mov	r9, r2
    4550:	4698      	mov	r8, r3
    4552:	e657      	b.n	4204 <__aeabi_ddiv+0xfc>
    4554:	4658      	mov	r0, fp
    4556:	f000 ffd9 	bl	550c <__clzsi2>
    455a:	3020      	adds	r0, #32
    455c:	e640      	b.n	41e0 <__aeabi_ddiv+0xd8>
    455e:	0003      	movs	r3, r0
    4560:	4652      	mov	r2, sl
    4562:	3b28      	subs	r3, #40	; 0x28
    4564:	409a      	lsls	r2, r3
    4566:	2100      	movs	r1, #0
    4568:	4693      	mov	fp, r2
    456a:	e677      	b.n	425c <__aeabi_ddiv+0x154>
    456c:	f000 ffce 	bl	550c <__clzsi2>
    4570:	3020      	adds	r0, #32
    4572:	e65f      	b.n	4234 <__aeabi_ddiv+0x12c>
    4574:	4588      	cmp	r8, r1
    4576:	d200      	bcs.n	457a <__aeabi_ddiv+0x472>
    4578:	e6c7      	b.n	430a <__aeabi_ddiv+0x202>
    457a:	464b      	mov	r3, r9
    457c:	07de      	lsls	r6, r3, #31
    457e:	085d      	lsrs	r5, r3, #1
    4580:	4643      	mov	r3, r8
    4582:	085b      	lsrs	r3, r3, #1
    4584:	431e      	orrs	r6, r3
    4586:	4643      	mov	r3, r8
    4588:	07db      	lsls	r3, r3, #31
    458a:	469a      	mov	sl, r3
    458c:	e6c2      	b.n	4314 <__aeabi_ddiv+0x20c>
    458e:	2500      	movs	r5, #0
    4590:	4592      	cmp	sl, r2
    4592:	d300      	bcc.n	4596 <__aeabi_ddiv+0x48e>
    4594:	e733      	b.n	43fe <__aeabi_ddiv+0x2f6>
    4596:	9e03      	ldr	r6, [sp, #12]
    4598:	4659      	mov	r1, fp
    459a:	46b4      	mov	ip, r6
    459c:	44e2      	add	sl, ip
    459e:	45b2      	cmp	sl, r6
    45a0:	41ad      	sbcs	r5, r5
    45a2:	426d      	negs	r5, r5
    45a4:	4445      	add	r5, r8
    45a6:	18eb      	adds	r3, r5, r3
    45a8:	3901      	subs	r1, #1
    45aa:	4598      	cmp	r8, r3
    45ac:	d207      	bcs.n	45be <__aeabi_ddiv+0x4b6>
    45ae:	4298      	cmp	r0, r3
    45b0:	d900      	bls.n	45b4 <__aeabi_ddiv+0x4ac>
    45b2:	e07f      	b.n	46b4 <__aeabi_ddiv+0x5ac>
    45b4:	d100      	bne.n	45b8 <__aeabi_ddiv+0x4b0>
    45b6:	e0bc      	b.n	4732 <__aeabi_ddiv+0x62a>
    45b8:	1a1d      	subs	r5, r3, r0
    45ba:	468b      	mov	fp, r1
    45bc:	e71f      	b.n	43fe <__aeabi_ddiv+0x2f6>
    45be:	4598      	cmp	r8, r3
    45c0:	d1fa      	bne.n	45b8 <__aeabi_ddiv+0x4b0>
    45c2:	9d03      	ldr	r5, [sp, #12]
    45c4:	4555      	cmp	r5, sl
    45c6:	d9f2      	bls.n	45ae <__aeabi_ddiv+0x4a6>
    45c8:	4643      	mov	r3, r8
    45ca:	468b      	mov	fp, r1
    45cc:	1a1d      	subs	r5, r3, r0
    45ce:	e716      	b.n	43fe <__aeabi_ddiv+0x2f6>
    45d0:	469b      	mov	fp, r3
    45d2:	e6ca      	b.n	436a <__aeabi_ddiv+0x262>
    45d4:	0015      	movs	r5, r2
    45d6:	e6e7      	b.n	43a8 <__aeabi_ddiv+0x2a0>
    45d8:	465a      	mov	r2, fp
    45da:	08c9      	lsrs	r1, r1, #3
    45dc:	0752      	lsls	r2, r2, #29
    45de:	430a      	orrs	r2, r1
    45e0:	055b      	lsls	r3, r3, #21
    45e2:	4690      	mov	r8, r2
    45e4:	0d5c      	lsrs	r4, r3, #21
    45e6:	465a      	mov	r2, fp
    45e8:	2301      	movs	r3, #1
    45ea:	9902      	ldr	r1, [sp, #8]
    45ec:	0252      	lsls	r2, r2, #9
    45ee:	4019      	ands	r1, r3
    45f0:	0b12      	lsrs	r2, r2, #12
    45f2:	468c      	mov	ip, r1
    45f4:	e656      	b.n	42a4 <__aeabi_ddiv+0x19c>
    45f6:	2b00      	cmp	r3, #0
    45f8:	d100      	bne.n	45fc <__aeabi_ddiv+0x4f4>
    45fa:	e76f      	b.n	44dc <__aeabi_ddiv+0x3d4>
    45fc:	4446      	add	r6, r8
    45fe:	1e4a      	subs	r2, r1, #1
    4600:	45b0      	cmp	r8, r6
    4602:	d929      	bls.n	4658 <__aeabi_ddiv+0x550>
    4604:	0011      	movs	r1, r2
    4606:	4286      	cmp	r6, r0
    4608:	d000      	beq.n	460c <__aeabi_ddiv+0x504>
    460a:	e765      	b.n	44d8 <__aeabi_ddiv+0x3d0>
    460c:	9a03      	ldr	r2, [sp, #12]
    460e:	4293      	cmp	r3, r2
    4610:	d000      	beq.n	4614 <__aeabi_ddiv+0x50c>
    4612:	e761      	b.n	44d8 <__aeabi_ddiv+0x3d0>
    4614:	e762      	b.n	44dc <__aeabi_ddiv+0x3d4>
    4616:	2101      	movs	r1, #1
    4618:	4249      	negs	r1, r1
    461a:	2001      	movs	r0, #1
    461c:	1ac2      	subs	r2, r0, r3
    461e:	2a38      	cmp	r2, #56	; 0x38
    4620:	dd21      	ble.n	4666 <__aeabi_ddiv+0x55e>
    4622:	9b02      	ldr	r3, [sp, #8]
    4624:	4003      	ands	r3, r0
    4626:	469c      	mov	ip, r3
    4628:	e638      	b.n	429c <__aeabi_ddiv+0x194>
    462a:	220f      	movs	r2, #15
    462c:	400a      	ands	r2, r1
    462e:	2a04      	cmp	r2, #4
    4630:	d100      	bne.n	4634 <__aeabi_ddiv+0x52c>
    4632:	e75b      	b.n	44ec <__aeabi_ddiv+0x3e4>
    4634:	000a      	movs	r2, r1
    4636:	1d11      	adds	r1, r2, #4
    4638:	4291      	cmp	r1, r2
    463a:	4192      	sbcs	r2, r2
    463c:	4252      	negs	r2, r2
    463e:	4493      	add	fp, r2
    4640:	e754      	b.n	44ec <__aeabi_ddiv+0x3e4>
    4642:	4b47      	ldr	r3, [pc, #284]	; (4760 <__aeabi_ddiv+0x658>)
    4644:	18e3      	adds	r3, r4, r3
    4646:	2b00      	cmp	r3, #0
    4648:	dde5      	ble.n	4616 <__aeabi_ddiv+0x50e>
    464a:	2201      	movs	r2, #1
    464c:	4252      	negs	r2, r2
    464e:	e7f2      	b.n	4636 <__aeabi_ddiv+0x52e>
    4650:	001d      	movs	r5, r3
    4652:	e6fa      	b.n	444a <__aeabi_ddiv+0x342>
    4654:	469a      	mov	sl, r3
    4656:	e71c      	b.n	4492 <__aeabi_ddiv+0x38a>
    4658:	42b0      	cmp	r0, r6
    465a:	d839      	bhi.n	46d0 <__aeabi_ddiv+0x5c8>
    465c:	d06e      	beq.n	473c <__aeabi_ddiv+0x634>
    465e:	0011      	movs	r1, r2
    4660:	e73a      	b.n	44d8 <__aeabi_ddiv+0x3d0>
    4662:	9302      	str	r3, [sp, #8]
    4664:	e73a      	b.n	44dc <__aeabi_ddiv+0x3d4>
    4666:	2a1f      	cmp	r2, #31
    4668:	dc3c      	bgt.n	46e4 <__aeabi_ddiv+0x5dc>
    466a:	2320      	movs	r3, #32
    466c:	1a9b      	subs	r3, r3, r2
    466e:	000c      	movs	r4, r1
    4670:	4658      	mov	r0, fp
    4672:	4099      	lsls	r1, r3
    4674:	4098      	lsls	r0, r3
    4676:	1e4b      	subs	r3, r1, #1
    4678:	4199      	sbcs	r1, r3
    467a:	465b      	mov	r3, fp
    467c:	40d4      	lsrs	r4, r2
    467e:	40d3      	lsrs	r3, r2
    4680:	4320      	orrs	r0, r4
    4682:	4308      	orrs	r0, r1
    4684:	001a      	movs	r2, r3
    4686:	0743      	lsls	r3, r0, #29
    4688:	d009      	beq.n	469e <__aeabi_ddiv+0x596>
    468a:	230f      	movs	r3, #15
    468c:	4003      	ands	r3, r0
    468e:	2b04      	cmp	r3, #4
    4690:	d005      	beq.n	469e <__aeabi_ddiv+0x596>
    4692:	0001      	movs	r1, r0
    4694:	1d08      	adds	r0, r1, #4
    4696:	4288      	cmp	r0, r1
    4698:	419b      	sbcs	r3, r3
    469a:	425b      	negs	r3, r3
    469c:	18d2      	adds	r2, r2, r3
    469e:	0213      	lsls	r3, r2, #8
    46a0:	d53a      	bpl.n	4718 <__aeabi_ddiv+0x610>
    46a2:	2301      	movs	r3, #1
    46a4:	9a02      	ldr	r2, [sp, #8]
    46a6:	2401      	movs	r4, #1
    46a8:	401a      	ands	r2, r3
    46aa:	2300      	movs	r3, #0
    46ac:	4694      	mov	ip, r2
    46ae:	4698      	mov	r8, r3
    46b0:	2200      	movs	r2, #0
    46b2:	e5f7      	b.n	42a4 <__aeabi_ddiv+0x19c>
    46b4:	2102      	movs	r1, #2
    46b6:	4249      	negs	r1, r1
    46b8:	468c      	mov	ip, r1
    46ba:	9d03      	ldr	r5, [sp, #12]
    46bc:	44e3      	add	fp, ip
    46be:	46ac      	mov	ip, r5
    46c0:	44e2      	add	sl, ip
    46c2:	45aa      	cmp	sl, r5
    46c4:	41ad      	sbcs	r5, r5
    46c6:	426d      	negs	r5, r5
    46c8:	4445      	add	r5, r8
    46ca:	18ed      	adds	r5, r5, r3
    46cc:	1a2d      	subs	r5, r5, r0
    46ce:	e696      	b.n	43fe <__aeabi_ddiv+0x2f6>
    46d0:	1e8a      	subs	r2, r1, #2
    46d2:	9903      	ldr	r1, [sp, #12]
    46d4:	004d      	lsls	r5, r1, #1
    46d6:	428d      	cmp	r5, r1
    46d8:	4189      	sbcs	r1, r1
    46da:	4249      	negs	r1, r1
    46dc:	4441      	add	r1, r8
    46de:	1876      	adds	r6, r6, r1
    46e0:	9503      	str	r5, [sp, #12]
    46e2:	e78f      	b.n	4604 <__aeabi_ddiv+0x4fc>
    46e4:	201f      	movs	r0, #31
    46e6:	4240      	negs	r0, r0
    46e8:	1ac3      	subs	r3, r0, r3
    46ea:	4658      	mov	r0, fp
    46ec:	40d8      	lsrs	r0, r3
    46ee:	0003      	movs	r3, r0
    46f0:	2a20      	cmp	r2, #32
    46f2:	d028      	beq.n	4746 <__aeabi_ddiv+0x63e>
    46f4:	2040      	movs	r0, #64	; 0x40
    46f6:	465d      	mov	r5, fp
    46f8:	1a82      	subs	r2, r0, r2
    46fa:	4095      	lsls	r5, r2
    46fc:	4329      	orrs	r1, r5
    46fe:	1e4a      	subs	r2, r1, #1
    4700:	4191      	sbcs	r1, r2
    4702:	4319      	orrs	r1, r3
    4704:	2307      	movs	r3, #7
    4706:	2200      	movs	r2, #0
    4708:	400b      	ands	r3, r1
    470a:	d009      	beq.n	4720 <__aeabi_ddiv+0x618>
    470c:	230f      	movs	r3, #15
    470e:	2200      	movs	r2, #0
    4710:	400b      	ands	r3, r1
    4712:	0008      	movs	r0, r1
    4714:	2b04      	cmp	r3, #4
    4716:	d1bd      	bne.n	4694 <__aeabi_ddiv+0x58c>
    4718:	0001      	movs	r1, r0
    471a:	0753      	lsls	r3, r2, #29
    471c:	0252      	lsls	r2, r2, #9
    471e:	0b12      	lsrs	r2, r2, #12
    4720:	08c9      	lsrs	r1, r1, #3
    4722:	4319      	orrs	r1, r3
    4724:	2301      	movs	r3, #1
    4726:	4688      	mov	r8, r1
    4728:	9902      	ldr	r1, [sp, #8]
    472a:	2400      	movs	r4, #0
    472c:	4019      	ands	r1, r3
    472e:	468c      	mov	ip, r1
    4730:	e5b8      	b.n	42a4 <__aeabi_ddiv+0x19c>
    4732:	4552      	cmp	r2, sl
    4734:	d8be      	bhi.n	46b4 <__aeabi_ddiv+0x5ac>
    4736:	468b      	mov	fp, r1
    4738:	2500      	movs	r5, #0
    473a:	e660      	b.n	43fe <__aeabi_ddiv+0x2f6>
    473c:	9d03      	ldr	r5, [sp, #12]
    473e:	429d      	cmp	r5, r3
    4740:	d3c6      	bcc.n	46d0 <__aeabi_ddiv+0x5c8>
    4742:	0011      	movs	r1, r2
    4744:	e762      	b.n	460c <__aeabi_ddiv+0x504>
    4746:	2500      	movs	r5, #0
    4748:	e7d8      	b.n	46fc <__aeabi_ddiv+0x5f4>
    474a:	2280      	movs	r2, #128	; 0x80
    474c:	465b      	mov	r3, fp
    474e:	0312      	lsls	r2, r2, #12
    4750:	431a      	orrs	r2, r3
    4752:	9b01      	ldr	r3, [sp, #4]
    4754:	0312      	lsls	r2, r2, #12
    4756:	0b12      	lsrs	r2, r2, #12
    4758:	469c      	mov	ip, r3
    475a:	4688      	mov	r8, r1
    475c:	4c03      	ldr	r4, [pc, #12]	; (476c <__aeabi_ddiv+0x664>)
    475e:	e5a1      	b.n	42a4 <__aeabi_ddiv+0x19c>
    4760:	000003ff 	.word	0x000003ff
    4764:	feffffff 	.word	0xfeffffff
    4768:	000007fe 	.word	0x000007fe
    476c:	000007ff 	.word	0x000007ff

00004770 <__aeabi_dmul>:
    4770:	b5f0      	push	{r4, r5, r6, r7, lr}
    4772:	4657      	mov	r7, sl
    4774:	4645      	mov	r5, r8
    4776:	46de      	mov	lr, fp
    4778:	464e      	mov	r6, r9
    477a:	b5e0      	push	{r5, r6, r7, lr}
    477c:	030c      	lsls	r4, r1, #12
    477e:	4698      	mov	r8, r3
    4780:	004e      	lsls	r6, r1, #1
    4782:	0b23      	lsrs	r3, r4, #12
    4784:	b087      	sub	sp, #28
    4786:	0007      	movs	r7, r0
    4788:	4692      	mov	sl, r2
    478a:	469b      	mov	fp, r3
    478c:	0d76      	lsrs	r6, r6, #21
    478e:	0fcd      	lsrs	r5, r1, #31
    4790:	2e00      	cmp	r6, #0
    4792:	d06b      	beq.n	486c <__aeabi_dmul+0xfc>
    4794:	4b6d      	ldr	r3, [pc, #436]	; (494c <__aeabi_dmul+0x1dc>)
    4796:	429e      	cmp	r6, r3
    4798:	d035      	beq.n	4806 <__aeabi_dmul+0x96>
    479a:	2480      	movs	r4, #128	; 0x80
    479c:	465b      	mov	r3, fp
    479e:	0f42      	lsrs	r2, r0, #29
    47a0:	0424      	lsls	r4, r4, #16
    47a2:	00db      	lsls	r3, r3, #3
    47a4:	4314      	orrs	r4, r2
    47a6:	431c      	orrs	r4, r3
    47a8:	00c3      	lsls	r3, r0, #3
    47aa:	4699      	mov	r9, r3
    47ac:	4b68      	ldr	r3, [pc, #416]	; (4950 <__aeabi_dmul+0x1e0>)
    47ae:	46a3      	mov	fp, r4
    47b0:	469c      	mov	ip, r3
    47b2:	2300      	movs	r3, #0
    47b4:	2700      	movs	r7, #0
    47b6:	4466      	add	r6, ip
    47b8:	9302      	str	r3, [sp, #8]
    47ba:	4643      	mov	r3, r8
    47bc:	031c      	lsls	r4, r3, #12
    47be:	005a      	lsls	r2, r3, #1
    47c0:	0fdb      	lsrs	r3, r3, #31
    47c2:	4650      	mov	r0, sl
    47c4:	0b24      	lsrs	r4, r4, #12
    47c6:	0d52      	lsrs	r2, r2, #21
    47c8:	4698      	mov	r8, r3
    47ca:	d100      	bne.n	47ce <__aeabi_dmul+0x5e>
    47cc:	e076      	b.n	48bc <__aeabi_dmul+0x14c>
    47ce:	4b5f      	ldr	r3, [pc, #380]	; (494c <__aeabi_dmul+0x1dc>)
    47d0:	429a      	cmp	r2, r3
    47d2:	d06d      	beq.n	48b0 <__aeabi_dmul+0x140>
    47d4:	2380      	movs	r3, #128	; 0x80
    47d6:	0f41      	lsrs	r1, r0, #29
    47d8:	041b      	lsls	r3, r3, #16
    47da:	430b      	orrs	r3, r1
    47dc:	495c      	ldr	r1, [pc, #368]	; (4950 <__aeabi_dmul+0x1e0>)
    47de:	00e4      	lsls	r4, r4, #3
    47e0:	468c      	mov	ip, r1
    47e2:	431c      	orrs	r4, r3
    47e4:	00c3      	lsls	r3, r0, #3
    47e6:	2000      	movs	r0, #0
    47e8:	4462      	add	r2, ip
    47ea:	4641      	mov	r1, r8
    47ec:	18b6      	adds	r6, r6, r2
    47ee:	4069      	eors	r1, r5
    47f0:	1c72      	adds	r2, r6, #1
    47f2:	9101      	str	r1, [sp, #4]
    47f4:	4694      	mov	ip, r2
    47f6:	4307      	orrs	r7, r0
    47f8:	2f0f      	cmp	r7, #15
    47fa:	d900      	bls.n	47fe <__aeabi_dmul+0x8e>
    47fc:	e0b0      	b.n	4960 <__aeabi_dmul+0x1f0>
    47fe:	4a55      	ldr	r2, [pc, #340]	; (4954 <__aeabi_dmul+0x1e4>)
    4800:	00bf      	lsls	r7, r7, #2
    4802:	59d2      	ldr	r2, [r2, r7]
    4804:	4697      	mov	pc, r2
    4806:	465b      	mov	r3, fp
    4808:	4303      	orrs	r3, r0
    480a:	4699      	mov	r9, r3
    480c:	d000      	beq.n	4810 <__aeabi_dmul+0xa0>
    480e:	e087      	b.n	4920 <__aeabi_dmul+0x1b0>
    4810:	2300      	movs	r3, #0
    4812:	469b      	mov	fp, r3
    4814:	3302      	adds	r3, #2
    4816:	2708      	movs	r7, #8
    4818:	9302      	str	r3, [sp, #8]
    481a:	e7ce      	b.n	47ba <__aeabi_dmul+0x4a>
    481c:	4642      	mov	r2, r8
    481e:	9201      	str	r2, [sp, #4]
    4820:	2802      	cmp	r0, #2
    4822:	d067      	beq.n	48f4 <__aeabi_dmul+0x184>
    4824:	2803      	cmp	r0, #3
    4826:	d100      	bne.n	482a <__aeabi_dmul+0xba>
    4828:	e20e      	b.n	4c48 <__aeabi_dmul+0x4d8>
    482a:	2801      	cmp	r0, #1
    482c:	d000      	beq.n	4830 <__aeabi_dmul+0xc0>
    482e:	e162      	b.n	4af6 <__aeabi_dmul+0x386>
    4830:	2300      	movs	r3, #0
    4832:	2400      	movs	r4, #0
    4834:	2200      	movs	r2, #0
    4836:	4699      	mov	r9, r3
    4838:	9901      	ldr	r1, [sp, #4]
    483a:	4001      	ands	r1, r0
    483c:	b2cd      	uxtb	r5, r1
    483e:	2100      	movs	r1, #0
    4840:	0312      	lsls	r2, r2, #12
    4842:	0d0b      	lsrs	r3, r1, #20
    4844:	0b12      	lsrs	r2, r2, #12
    4846:	051b      	lsls	r3, r3, #20
    4848:	4313      	orrs	r3, r2
    484a:	4a43      	ldr	r2, [pc, #268]	; (4958 <__aeabi_dmul+0x1e8>)
    484c:	0524      	lsls	r4, r4, #20
    484e:	4013      	ands	r3, r2
    4850:	431c      	orrs	r4, r3
    4852:	0064      	lsls	r4, r4, #1
    4854:	07ed      	lsls	r5, r5, #31
    4856:	0864      	lsrs	r4, r4, #1
    4858:	432c      	orrs	r4, r5
    485a:	4648      	mov	r0, r9
    485c:	0021      	movs	r1, r4
    485e:	b007      	add	sp, #28
    4860:	bc3c      	pop	{r2, r3, r4, r5}
    4862:	4690      	mov	r8, r2
    4864:	4699      	mov	r9, r3
    4866:	46a2      	mov	sl, r4
    4868:	46ab      	mov	fp, r5
    486a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    486c:	4303      	orrs	r3, r0
    486e:	4699      	mov	r9, r3
    4870:	d04f      	beq.n	4912 <__aeabi_dmul+0x1a2>
    4872:	465b      	mov	r3, fp
    4874:	2b00      	cmp	r3, #0
    4876:	d100      	bne.n	487a <__aeabi_dmul+0x10a>
    4878:	e189      	b.n	4b8e <__aeabi_dmul+0x41e>
    487a:	4658      	mov	r0, fp
    487c:	f000 fe46 	bl	550c <__clzsi2>
    4880:	0003      	movs	r3, r0
    4882:	3b0b      	subs	r3, #11
    4884:	2b1c      	cmp	r3, #28
    4886:	dd00      	ble.n	488a <__aeabi_dmul+0x11a>
    4888:	e17a      	b.n	4b80 <__aeabi_dmul+0x410>
    488a:	221d      	movs	r2, #29
    488c:	1ad3      	subs	r3, r2, r3
    488e:	003a      	movs	r2, r7
    4890:	0001      	movs	r1, r0
    4892:	465c      	mov	r4, fp
    4894:	40da      	lsrs	r2, r3
    4896:	3908      	subs	r1, #8
    4898:	408c      	lsls	r4, r1
    489a:	0013      	movs	r3, r2
    489c:	408f      	lsls	r7, r1
    489e:	4323      	orrs	r3, r4
    48a0:	469b      	mov	fp, r3
    48a2:	46b9      	mov	r9, r7
    48a4:	2300      	movs	r3, #0
    48a6:	4e2d      	ldr	r6, [pc, #180]	; (495c <__aeabi_dmul+0x1ec>)
    48a8:	2700      	movs	r7, #0
    48aa:	1a36      	subs	r6, r6, r0
    48ac:	9302      	str	r3, [sp, #8]
    48ae:	e784      	b.n	47ba <__aeabi_dmul+0x4a>
    48b0:	4653      	mov	r3, sl
    48b2:	4323      	orrs	r3, r4
    48b4:	d12a      	bne.n	490c <__aeabi_dmul+0x19c>
    48b6:	2400      	movs	r4, #0
    48b8:	2002      	movs	r0, #2
    48ba:	e796      	b.n	47ea <__aeabi_dmul+0x7a>
    48bc:	4653      	mov	r3, sl
    48be:	4323      	orrs	r3, r4
    48c0:	d020      	beq.n	4904 <__aeabi_dmul+0x194>
    48c2:	2c00      	cmp	r4, #0
    48c4:	d100      	bne.n	48c8 <__aeabi_dmul+0x158>
    48c6:	e157      	b.n	4b78 <__aeabi_dmul+0x408>
    48c8:	0020      	movs	r0, r4
    48ca:	f000 fe1f 	bl	550c <__clzsi2>
    48ce:	0003      	movs	r3, r0
    48d0:	3b0b      	subs	r3, #11
    48d2:	2b1c      	cmp	r3, #28
    48d4:	dd00      	ble.n	48d8 <__aeabi_dmul+0x168>
    48d6:	e149      	b.n	4b6c <__aeabi_dmul+0x3fc>
    48d8:	211d      	movs	r1, #29
    48da:	1acb      	subs	r3, r1, r3
    48dc:	4651      	mov	r1, sl
    48de:	0002      	movs	r2, r0
    48e0:	40d9      	lsrs	r1, r3
    48e2:	4653      	mov	r3, sl
    48e4:	3a08      	subs	r2, #8
    48e6:	4094      	lsls	r4, r2
    48e8:	4093      	lsls	r3, r2
    48ea:	430c      	orrs	r4, r1
    48ec:	4a1b      	ldr	r2, [pc, #108]	; (495c <__aeabi_dmul+0x1ec>)
    48ee:	1a12      	subs	r2, r2, r0
    48f0:	2000      	movs	r0, #0
    48f2:	e77a      	b.n	47ea <__aeabi_dmul+0x7a>
    48f4:	2501      	movs	r5, #1
    48f6:	9b01      	ldr	r3, [sp, #4]
    48f8:	4c14      	ldr	r4, [pc, #80]	; (494c <__aeabi_dmul+0x1dc>)
    48fa:	401d      	ands	r5, r3
    48fc:	2300      	movs	r3, #0
    48fe:	2200      	movs	r2, #0
    4900:	4699      	mov	r9, r3
    4902:	e79c      	b.n	483e <__aeabi_dmul+0xce>
    4904:	2400      	movs	r4, #0
    4906:	2200      	movs	r2, #0
    4908:	2001      	movs	r0, #1
    490a:	e76e      	b.n	47ea <__aeabi_dmul+0x7a>
    490c:	4653      	mov	r3, sl
    490e:	2003      	movs	r0, #3
    4910:	e76b      	b.n	47ea <__aeabi_dmul+0x7a>
    4912:	2300      	movs	r3, #0
    4914:	469b      	mov	fp, r3
    4916:	3301      	adds	r3, #1
    4918:	2704      	movs	r7, #4
    491a:	2600      	movs	r6, #0
    491c:	9302      	str	r3, [sp, #8]
    491e:	e74c      	b.n	47ba <__aeabi_dmul+0x4a>
    4920:	2303      	movs	r3, #3
    4922:	4681      	mov	r9, r0
    4924:	270c      	movs	r7, #12
    4926:	9302      	str	r3, [sp, #8]
    4928:	e747      	b.n	47ba <__aeabi_dmul+0x4a>
    492a:	2280      	movs	r2, #128	; 0x80
    492c:	2300      	movs	r3, #0
    492e:	2500      	movs	r5, #0
    4930:	0312      	lsls	r2, r2, #12
    4932:	4699      	mov	r9, r3
    4934:	4c05      	ldr	r4, [pc, #20]	; (494c <__aeabi_dmul+0x1dc>)
    4936:	e782      	b.n	483e <__aeabi_dmul+0xce>
    4938:	465c      	mov	r4, fp
    493a:	464b      	mov	r3, r9
    493c:	9802      	ldr	r0, [sp, #8]
    493e:	e76f      	b.n	4820 <__aeabi_dmul+0xb0>
    4940:	465c      	mov	r4, fp
    4942:	464b      	mov	r3, r9
    4944:	9501      	str	r5, [sp, #4]
    4946:	9802      	ldr	r0, [sp, #8]
    4948:	e76a      	b.n	4820 <__aeabi_dmul+0xb0>
    494a:	46c0      	nop			; (mov r8, r8)
    494c:	000007ff 	.word	0x000007ff
    4950:	fffffc01 	.word	0xfffffc01
    4954:	000065a0 	.word	0x000065a0
    4958:	800fffff 	.word	0x800fffff
    495c:	fffffc0d 	.word	0xfffffc0d
    4960:	464a      	mov	r2, r9
    4962:	4649      	mov	r1, r9
    4964:	0c17      	lsrs	r7, r2, #16
    4966:	0c1a      	lsrs	r2, r3, #16
    4968:	041b      	lsls	r3, r3, #16
    496a:	0c1b      	lsrs	r3, r3, #16
    496c:	0408      	lsls	r0, r1, #16
    496e:	0019      	movs	r1, r3
    4970:	0c00      	lsrs	r0, r0, #16
    4972:	4341      	muls	r1, r0
    4974:	0015      	movs	r5, r2
    4976:	4688      	mov	r8, r1
    4978:	0019      	movs	r1, r3
    497a:	437d      	muls	r5, r7
    497c:	4379      	muls	r1, r7
    497e:	9503      	str	r5, [sp, #12]
    4980:	4689      	mov	r9, r1
    4982:	0029      	movs	r1, r5
    4984:	0015      	movs	r5, r2
    4986:	4345      	muls	r5, r0
    4988:	444d      	add	r5, r9
    498a:	9502      	str	r5, [sp, #8]
    498c:	4645      	mov	r5, r8
    498e:	0c2d      	lsrs	r5, r5, #16
    4990:	46aa      	mov	sl, r5
    4992:	9d02      	ldr	r5, [sp, #8]
    4994:	4455      	add	r5, sl
    4996:	45a9      	cmp	r9, r5
    4998:	d906      	bls.n	49a8 <__aeabi_dmul+0x238>
    499a:	468a      	mov	sl, r1
    499c:	2180      	movs	r1, #128	; 0x80
    499e:	0249      	lsls	r1, r1, #9
    49a0:	4689      	mov	r9, r1
    49a2:	44ca      	add	sl, r9
    49a4:	4651      	mov	r1, sl
    49a6:	9103      	str	r1, [sp, #12]
    49a8:	0c29      	lsrs	r1, r5, #16
    49aa:	9104      	str	r1, [sp, #16]
    49ac:	4641      	mov	r1, r8
    49ae:	0409      	lsls	r1, r1, #16
    49b0:	042d      	lsls	r5, r5, #16
    49b2:	0c09      	lsrs	r1, r1, #16
    49b4:	4688      	mov	r8, r1
    49b6:	0029      	movs	r1, r5
    49b8:	0c25      	lsrs	r5, r4, #16
    49ba:	0424      	lsls	r4, r4, #16
    49bc:	4441      	add	r1, r8
    49be:	0c24      	lsrs	r4, r4, #16
    49c0:	9105      	str	r1, [sp, #20]
    49c2:	0021      	movs	r1, r4
    49c4:	4341      	muls	r1, r0
    49c6:	4688      	mov	r8, r1
    49c8:	0021      	movs	r1, r4
    49ca:	4379      	muls	r1, r7
    49cc:	468a      	mov	sl, r1
    49ce:	4368      	muls	r0, r5
    49d0:	4641      	mov	r1, r8
    49d2:	4450      	add	r0, sl
    49d4:	4681      	mov	r9, r0
    49d6:	0c08      	lsrs	r0, r1, #16
    49d8:	4448      	add	r0, r9
    49da:	436f      	muls	r7, r5
    49dc:	4582      	cmp	sl, r0
    49de:	d903      	bls.n	49e8 <__aeabi_dmul+0x278>
    49e0:	2180      	movs	r1, #128	; 0x80
    49e2:	0249      	lsls	r1, r1, #9
    49e4:	4689      	mov	r9, r1
    49e6:	444f      	add	r7, r9
    49e8:	0c01      	lsrs	r1, r0, #16
    49ea:	4689      	mov	r9, r1
    49ec:	0039      	movs	r1, r7
    49ee:	4449      	add	r1, r9
    49f0:	9102      	str	r1, [sp, #8]
    49f2:	4641      	mov	r1, r8
    49f4:	040f      	lsls	r7, r1, #16
    49f6:	9904      	ldr	r1, [sp, #16]
    49f8:	0c3f      	lsrs	r7, r7, #16
    49fa:	4688      	mov	r8, r1
    49fc:	0400      	lsls	r0, r0, #16
    49fe:	19c0      	adds	r0, r0, r7
    4a00:	4480      	add	r8, r0
    4a02:	4641      	mov	r1, r8
    4a04:	9104      	str	r1, [sp, #16]
    4a06:	4659      	mov	r1, fp
    4a08:	0c0f      	lsrs	r7, r1, #16
    4a0a:	0409      	lsls	r1, r1, #16
    4a0c:	0c09      	lsrs	r1, r1, #16
    4a0e:	4688      	mov	r8, r1
    4a10:	4359      	muls	r1, r3
    4a12:	468a      	mov	sl, r1
    4a14:	0039      	movs	r1, r7
    4a16:	4351      	muls	r1, r2
    4a18:	4689      	mov	r9, r1
    4a1a:	4641      	mov	r1, r8
    4a1c:	434a      	muls	r2, r1
    4a1e:	4651      	mov	r1, sl
    4a20:	0c09      	lsrs	r1, r1, #16
    4a22:	468b      	mov	fp, r1
    4a24:	437b      	muls	r3, r7
    4a26:	18d2      	adds	r2, r2, r3
    4a28:	445a      	add	r2, fp
    4a2a:	4293      	cmp	r3, r2
    4a2c:	d903      	bls.n	4a36 <__aeabi_dmul+0x2c6>
    4a2e:	2380      	movs	r3, #128	; 0x80
    4a30:	025b      	lsls	r3, r3, #9
    4a32:	469b      	mov	fp, r3
    4a34:	44d9      	add	r9, fp
    4a36:	4651      	mov	r1, sl
    4a38:	0409      	lsls	r1, r1, #16
    4a3a:	0c09      	lsrs	r1, r1, #16
    4a3c:	468a      	mov	sl, r1
    4a3e:	4641      	mov	r1, r8
    4a40:	4361      	muls	r1, r4
    4a42:	437c      	muls	r4, r7
    4a44:	0c13      	lsrs	r3, r2, #16
    4a46:	0412      	lsls	r2, r2, #16
    4a48:	444b      	add	r3, r9
    4a4a:	4452      	add	r2, sl
    4a4c:	46a1      	mov	r9, r4
    4a4e:	468a      	mov	sl, r1
    4a50:	003c      	movs	r4, r7
    4a52:	4641      	mov	r1, r8
    4a54:	436c      	muls	r4, r5
    4a56:	434d      	muls	r5, r1
    4a58:	4651      	mov	r1, sl
    4a5a:	444d      	add	r5, r9
    4a5c:	0c0f      	lsrs	r7, r1, #16
    4a5e:	197d      	adds	r5, r7, r5
    4a60:	45a9      	cmp	r9, r5
    4a62:	d903      	bls.n	4a6c <__aeabi_dmul+0x2fc>
    4a64:	2180      	movs	r1, #128	; 0x80
    4a66:	0249      	lsls	r1, r1, #9
    4a68:	4688      	mov	r8, r1
    4a6a:	4444      	add	r4, r8
    4a6c:	9f04      	ldr	r7, [sp, #16]
    4a6e:	9903      	ldr	r1, [sp, #12]
    4a70:	46b8      	mov	r8, r7
    4a72:	4441      	add	r1, r8
    4a74:	468b      	mov	fp, r1
    4a76:	4583      	cmp	fp, r0
    4a78:	4180      	sbcs	r0, r0
    4a7a:	4241      	negs	r1, r0
    4a7c:	4688      	mov	r8, r1
    4a7e:	4651      	mov	r1, sl
    4a80:	0408      	lsls	r0, r1, #16
    4a82:	042f      	lsls	r7, r5, #16
    4a84:	0c00      	lsrs	r0, r0, #16
    4a86:	183f      	adds	r7, r7, r0
    4a88:	4658      	mov	r0, fp
    4a8a:	9902      	ldr	r1, [sp, #8]
    4a8c:	1810      	adds	r0, r2, r0
    4a8e:	4689      	mov	r9, r1
    4a90:	4290      	cmp	r0, r2
    4a92:	4192      	sbcs	r2, r2
    4a94:	444f      	add	r7, r9
    4a96:	46ba      	mov	sl, r7
    4a98:	4252      	negs	r2, r2
    4a9a:	4699      	mov	r9, r3
    4a9c:	4693      	mov	fp, r2
    4a9e:	44c2      	add	sl, r8
    4aa0:	44d1      	add	r9, sl
    4aa2:	44cb      	add	fp, r9
    4aa4:	428f      	cmp	r7, r1
    4aa6:	41bf      	sbcs	r7, r7
    4aa8:	45c2      	cmp	sl, r8
    4aaa:	4189      	sbcs	r1, r1
    4aac:	4599      	cmp	r9, r3
    4aae:	419b      	sbcs	r3, r3
    4ab0:	4593      	cmp	fp, r2
    4ab2:	4192      	sbcs	r2, r2
    4ab4:	427f      	negs	r7, r7
    4ab6:	4249      	negs	r1, r1
    4ab8:	0c2d      	lsrs	r5, r5, #16
    4aba:	4252      	negs	r2, r2
    4abc:	430f      	orrs	r7, r1
    4abe:	425b      	negs	r3, r3
    4ac0:	4313      	orrs	r3, r2
    4ac2:	197f      	adds	r7, r7, r5
    4ac4:	18ff      	adds	r7, r7, r3
    4ac6:	465b      	mov	r3, fp
    4ac8:	193c      	adds	r4, r7, r4
    4aca:	0ddb      	lsrs	r3, r3, #23
    4acc:	9a05      	ldr	r2, [sp, #20]
    4ace:	0264      	lsls	r4, r4, #9
    4ad0:	431c      	orrs	r4, r3
    4ad2:	0243      	lsls	r3, r0, #9
    4ad4:	4313      	orrs	r3, r2
    4ad6:	1e5d      	subs	r5, r3, #1
    4ad8:	41ab      	sbcs	r3, r5
    4ada:	465a      	mov	r2, fp
    4adc:	0dc0      	lsrs	r0, r0, #23
    4ade:	4303      	orrs	r3, r0
    4ae0:	0252      	lsls	r2, r2, #9
    4ae2:	4313      	orrs	r3, r2
    4ae4:	01e2      	lsls	r2, r4, #7
    4ae6:	d556      	bpl.n	4b96 <__aeabi_dmul+0x426>
    4ae8:	2001      	movs	r0, #1
    4aea:	085a      	lsrs	r2, r3, #1
    4aec:	4003      	ands	r3, r0
    4aee:	4313      	orrs	r3, r2
    4af0:	07e2      	lsls	r2, r4, #31
    4af2:	4313      	orrs	r3, r2
    4af4:	0864      	lsrs	r4, r4, #1
    4af6:	485a      	ldr	r0, [pc, #360]	; (4c60 <__aeabi_dmul+0x4f0>)
    4af8:	4460      	add	r0, ip
    4afa:	2800      	cmp	r0, #0
    4afc:	dd4d      	ble.n	4b9a <__aeabi_dmul+0x42a>
    4afe:	075a      	lsls	r2, r3, #29
    4b00:	d009      	beq.n	4b16 <__aeabi_dmul+0x3a6>
    4b02:	220f      	movs	r2, #15
    4b04:	401a      	ands	r2, r3
    4b06:	2a04      	cmp	r2, #4
    4b08:	d005      	beq.n	4b16 <__aeabi_dmul+0x3a6>
    4b0a:	1d1a      	adds	r2, r3, #4
    4b0c:	429a      	cmp	r2, r3
    4b0e:	419b      	sbcs	r3, r3
    4b10:	425b      	negs	r3, r3
    4b12:	18e4      	adds	r4, r4, r3
    4b14:	0013      	movs	r3, r2
    4b16:	01e2      	lsls	r2, r4, #7
    4b18:	d504      	bpl.n	4b24 <__aeabi_dmul+0x3b4>
    4b1a:	2080      	movs	r0, #128	; 0x80
    4b1c:	4a51      	ldr	r2, [pc, #324]	; (4c64 <__aeabi_dmul+0x4f4>)
    4b1e:	00c0      	lsls	r0, r0, #3
    4b20:	4014      	ands	r4, r2
    4b22:	4460      	add	r0, ip
    4b24:	4a50      	ldr	r2, [pc, #320]	; (4c68 <__aeabi_dmul+0x4f8>)
    4b26:	4290      	cmp	r0, r2
    4b28:	dd00      	ble.n	4b2c <__aeabi_dmul+0x3bc>
    4b2a:	e6e3      	b.n	48f4 <__aeabi_dmul+0x184>
    4b2c:	2501      	movs	r5, #1
    4b2e:	08db      	lsrs	r3, r3, #3
    4b30:	0762      	lsls	r2, r4, #29
    4b32:	431a      	orrs	r2, r3
    4b34:	0264      	lsls	r4, r4, #9
    4b36:	9b01      	ldr	r3, [sp, #4]
    4b38:	4691      	mov	r9, r2
    4b3a:	0b22      	lsrs	r2, r4, #12
    4b3c:	0544      	lsls	r4, r0, #21
    4b3e:	0d64      	lsrs	r4, r4, #21
    4b40:	401d      	ands	r5, r3
    4b42:	e67c      	b.n	483e <__aeabi_dmul+0xce>
    4b44:	2280      	movs	r2, #128	; 0x80
    4b46:	4659      	mov	r1, fp
    4b48:	0312      	lsls	r2, r2, #12
    4b4a:	4211      	tst	r1, r2
    4b4c:	d008      	beq.n	4b60 <__aeabi_dmul+0x3f0>
    4b4e:	4214      	tst	r4, r2
    4b50:	d106      	bne.n	4b60 <__aeabi_dmul+0x3f0>
    4b52:	4322      	orrs	r2, r4
    4b54:	0312      	lsls	r2, r2, #12
    4b56:	0b12      	lsrs	r2, r2, #12
    4b58:	4645      	mov	r5, r8
    4b5a:	4699      	mov	r9, r3
    4b5c:	4c43      	ldr	r4, [pc, #268]	; (4c6c <__aeabi_dmul+0x4fc>)
    4b5e:	e66e      	b.n	483e <__aeabi_dmul+0xce>
    4b60:	465b      	mov	r3, fp
    4b62:	431a      	orrs	r2, r3
    4b64:	0312      	lsls	r2, r2, #12
    4b66:	0b12      	lsrs	r2, r2, #12
    4b68:	4c40      	ldr	r4, [pc, #256]	; (4c6c <__aeabi_dmul+0x4fc>)
    4b6a:	e668      	b.n	483e <__aeabi_dmul+0xce>
    4b6c:	0003      	movs	r3, r0
    4b6e:	4654      	mov	r4, sl
    4b70:	3b28      	subs	r3, #40	; 0x28
    4b72:	409c      	lsls	r4, r3
    4b74:	2300      	movs	r3, #0
    4b76:	e6b9      	b.n	48ec <__aeabi_dmul+0x17c>
    4b78:	f000 fcc8 	bl	550c <__clzsi2>
    4b7c:	3020      	adds	r0, #32
    4b7e:	e6a6      	b.n	48ce <__aeabi_dmul+0x15e>
    4b80:	0003      	movs	r3, r0
    4b82:	3b28      	subs	r3, #40	; 0x28
    4b84:	409f      	lsls	r7, r3
    4b86:	2300      	movs	r3, #0
    4b88:	46bb      	mov	fp, r7
    4b8a:	4699      	mov	r9, r3
    4b8c:	e68a      	b.n	48a4 <__aeabi_dmul+0x134>
    4b8e:	f000 fcbd 	bl	550c <__clzsi2>
    4b92:	3020      	adds	r0, #32
    4b94:	e674      	b.n	4880 <__aeabi_dmul+0x110>
    4b96:	46b4      	mov	ip, r6
    4b98:	e7ad      	b.n	4af6 <__aeabi_dmul+0x386>
    4b9a:	2501      	movs	r5, #1
    4b9c:	1a2a      	subs	r2, r5, r0
    4b9e:	2a38      	cmp	r2, #56	; 0x38
    4ba0:	dd06      	ble.n	4bb0 <__aeabi_dmul+0x440>
    4ba2:	9b01      	ldr	r3, [sp, #4]
    4ba4:	2400      	movs	r4, #0
    4ba6:	401d      	ands	r5, r3
    4ba8:	2300      	movs	r3, #0
    4baa:	2200      	movs	r2, #0
    4bac:	4699      	mov	r9, r3
    4bae:	e646      	b.n	483e <__aeabi_dmul+0xce>
    4bb0:	2a1f      	cmp	r2, #31
    4bb2:	dc21      	bgt.n	4bf8 <__aeabi_dmul+0x488>
    4bb4:	2520      	movs	r5, #32
    4bb6:	0020      	movs	r0, r4
    4bb8:	1aad      	subs	r5, r5, r2
    4bba:	001e      	movs	r6, r3
    4bbc:	40ab      	lsls	r3, r5
    4bbe:	40a8      	lsls	r0, r5
    4bc0:	40d6      	lsrs	r6, r2
    4bc2:	1e5d      	subs	r5, r3, #1
    4bc4:	41ab      	sbcs	r3, r5
    4bc6:	4330      	orrs	r0, r6
    4bc8:	4318      	orrs	r0, r3
    4bca:	40d4      	lsrs	r4, r2
    4bcc:	0743      	lsls	r3, r0, #29
    4bce:	d009      	beq.n	4be4 <__aeabi_dmul+0x474>
    4bd0:	230f      	movs	r3, #15
    4bd2:	4003      	ands	r3, r0
    4bd4:	2b04      	cmp	r3, #4
    4bd6:	d005      	beq.n	4be4 <__aeabi_dmul+0x474>
    4bd8:	0003      	movs	r3, r0
    4bda:	1d18      	adds	r0, r3, #4
    4bdc:	4298      	cmp	r0, r3
    4bde:	419b      	sbcs	r3, r3
    4be0:	425b      	negs	r3, r3
    4be2:	18e4      	adds	r4, r4, r3
    4be4:	0223      	lsls	r3, r4, #8
    4be6:	d521      	bpl.n	4c2c <__aeabi_dmul+0x4bc>
    4be8:	2501      	movs	r5, #1
    4bea:	9b01      	ldr	r3, [sp, #4]
    4bec:	2401      	movs	r4, #1
    4bee:	401d      	ands	r5, r3
    4bf0:	2300      	movs	r3, #0
    4bf2:	2200      	movs	r2, #0
    4bf4:	4699      	mov	r9, r3
    4bf6:	e622      	b.n	483e <__aeabi_dmul+0xce>
    4bf8:	251f      	movs	r5, #31
    4bfa:	0021      	movs	r1, r4
    4bfc:	426d      	negs	r5, r5
    4bfe:	1a28      	subs	r0, r5, r0
    4c00:	40c1      	lsrs	r1, r0
    4c02:	0008      	movs	r0, r1
    4c04:	2a20      	cmp	r2, #32
    4c06:	d01d      	beq.n	4c44 <__aeabi_dmul+0x4d4>
    4c08:	355f      	adds	r5, #95	; 0x5f
    4c0a:	1aaa      	subs	r2, r5, r2
    4c0c:	4094      	lsls	r4, r2
    4c0e:	4323      	orrs	r3, r4
    4c10:	1e5c      	subs	r4, r3, #1
    4c12:	41a3      	sbcs	r3, r4
    4c14:	2507      	movs	r5, #7
    4c16:	4303      	orrs	r3, r0
    4c18:	401d      	ands	r5, r3
    4c1a:	2200      	movs	r2, #0
    4c1c:	2d00      	cmp	r5, #0
    4c1e:	d009      	beq.n	4c34 <__aeabi_dmul+0x4c4>
    4c20:	220f      	movs	r2, #15
    4c22:	2400      	movs	r4, #0
    4c24:	401a      	ands	r2, r3
    4c26:	0018      	movs	r0, r3
    4c28:	2a04      	cmp	r2, #4
    4c2a:	d1d6      	bne.n	4bda <__aeabi_dmul+0x46a>
    4c2c:	0003      	movs	r3, r0
    4c2e:	0765      	lsls	r5, r4, #29
    4c30:	0264      	lsls	r4, r4, #9
    4c32:	0b22      	lsrs	r2, r4, #12
    4c34:	08db      	lsrs	r3, r3, #3
    4c36:	432b      	orrs	r3, r5
    4c38:	2501      	movs	r5, #1
    4c3a:	4699      	mov	r9, r3
    4c3c:	9b01      	ldr	r3, [sp, #4]
    4c3e:	2400      	movs	r4, #0
    4c40:	401d      	ands	r5, r3
    4c42:	e5fc      	b.n	483e <__aeabi_dmul+0xce>
    4c44:	2400      	movs	r4, #0
    4c46:	e7e2      	b.n	4c0e <__aeabi_dmul+0x49e>
    4c48:	2280      	movs	r2, #128	; 0x80
    4c4a:	2501      	movs	r5, #1
    4c4c:	0312      	lsls	r2, r2, #12
    4c4e:	4322      	orrs	r2, r4
    4c50:	9901      	ldr	r1, [sp, #4]
    4c52:	0312      	lsls	r2, r2, #12
    4c54:	0b12      	lsrs	r2, r2, #12
    4c56:	400d      	ands	r5, r1
    4c58:	4699      	mov	r9, r3
    4c5a:	4c04      	ldr	r4, [pc, #16]	; (4c6c <__aeabi_dmul+0x4fc>)
    4c5c:	e5ef      	b.n	483e <__aeabi_dmul+0xce>
    4c5e:	46c0      	nop			; (mov r8, r8)
    4c60:	000003ff 	.word	0x000003ff
    4c64:	feffffff 	.word	0xfeffffff
    4c68:	000007fe 	.word	0x000007fe
    4c6c:	000007ff 	.word	0x000007ff

00004c70 <__aeabi_dsub>:
    4c70:	b5f0      	push	{r4, r5, r6, r7, lr}
    4c72:	4646      	mov	r6, r8
    4c74:	46d6      	mov	lr, sl
    4c76:	464f      	mov	r7, r9
    4c78:	030c      	lsls	r4, r1, #12
    4c7a:	b5c0      	push	{r6, r7, lr}
    4c7c:	0fcd      	lsrs	r5, r1, #31
    4c7e:	004e      	lsls	r6, r1, #1
    4c80:	0a61      	lsrs	r1, r4, #9
    4c82:	0f44      	lsrs	r4, r0, #29
    4c84:	430c      	orrs	r4, r1
    4c86:	00c1      	lsls	r1, r0, #3
    4c88:	0058      	lsls	r0, r3, #1
    4c8a:	0d40      	lsrs	r0, r0, #21
    4c8c:	4684      	mov	ip, r0
    4c8e:	468a      	mov	sl, r1
    4c90:	000f      	movs	r7, r1
    4c92:	0319      	lsls	r1, r3, #12
    4c94:	0f50      	lsrs	r0, r2, #29
    4c96:	0a49      	lsrs	r1, r1, #9
    4c98:	4301      	orrs	r1, r0
    4c9a:	48c6      	ldr	r0, [pc, #792]	; (4fb4 <__aeabi_dsub+0x344>)
    4c9c:	0d76      	lsrs	r6, r6, #21
    4c9e:	46a8      	mov	r8, r5
    4ca0:	0fdb      	lsrs	r3, r3, #31
    4ca2:	00d2      	lsls	r2, r2, #3
    4ca4:	4584      	cmp	ip, r0
    4ca6:	d100      	bne.n	4caa <__aeabi_dsub+0x3a>
    4ca8:	e0d8      	b.n	4e5c <__aeabi_dsub+0x1ec>
    4caa:	2001      	movs	r0, #1
    4cac:	4043      	eors	r3, r0
    4cae:	42ab      	cmp	r3, r5
    4cb0:	d100      	bne.n	4cb4 <__aeabi_dsub+0x44>
    4cb2:	e0a6      	b.n	4e02 <__aeabi_dsub+0x192>
    4cb4:	4660      	mov	r0, ip
    4cb6:	1a35      	subs	r5, r6, r0
    4cb8:	2d00      	cmp	r5, #0
    4cba:	dc00      	bgt.n	4cbe <__aeabi_dsub+0x4e>
    4cbc:	e105      	b.n	4eca <__aeabi_dsub+0x25a>
    4cbe:	2800      	cmp	r0, #0
    4cc0:	d110      	bne.n	4ce4 <__aeabi_dsub+0x74>
    4cc2:	000b      	movs	r3, r1
    4cc4:	4313      	orrs	r3, r2
    4cc6:	d100      	bne.n	4cca <__aeabi_dsub+0x5a>
    4cc8:	e0d7      	b.n	4e7a <__aeabi_dsub+0x20a>
    4cca:	1e6b      	subs	r3, r5, #1
    4ccc:	2b00      	cmp	r3, #0
    4cce:	d000      	beq.n	4cd2 <__aeabi_dsub+0x62>
    4cd0:	e14b      	b.n	4f6a <__aeabi_dsub+0x2fa>
    4cd2:	4653      	mov	r3, sl
    4cd4:	1a9f      	subs	r7, r3, r2
    4cd6:	45ba      	cmp	sl, r7
    4cd8:	4180      	sbcs	r0, r0
    4cda:	1a64      	subs	r4, r4, r1
    4cdc:	4240      	negs	r0, r0
    4cde:	1a24      	subs	r4, r4, r0
    4ce0:	2601      	movs	r6, #1
    4ce2:	e01e      	b.n	4d22 <__aeabi_dsub+0xb2>
    4ce4:	4bb3      	ldr	r3, [pc, #716]	; (4fb4 <__aeabi_dsub+0x344>)
    4ce6:	429e      	cmp	r6, r3
    4ce8:	d048      	beq.n	4d7c <__aeabi_dsub+0x10c>
    4cea:	2380      	movs	r3, #128	; 0x80
    4cec:	041b      	lsls	r3, r3, #16
    4cee:	4319      	orrs	r1, r3
    4cf0:	2d38      	cmp	r5, #56	; 0x38
    4cf2:	dd00      	ble.n	4cf6 <__aeabi_dsub+0x86>
    4cf4:	e119      	b.n	4f2a <__aeabi_dsub+0x2ba>
    4cf6:	2d1f      	cmp	r5, #31
    4cf8:	dd00      	ble.n	4cfc <__aeabi_dsub+0x8c>
    4cfa:	e14c      	b.n	4f96 <__aeabi_dsub+0x326>
    4cfc:	2320      	movs	r3, #32
    4cfe:	000f      	movs	r7, r1
    4d00:	1b5b      	subs	r3, r3, r5
    4d02:	0010      	movs	r0, r2
    4d04:	409a      	lsls	r2, r3
    4d06:	409f      	lsls	r7, r3
    4d08:	40e8      	lsrs	r0, r5
    4d0a:	1e53      	subs	r3, r2, #1
    4d0c:	419a      	sbcs	r2, r3
    4d0e:	40e9      	lsrs	r1, r5
    4d10:	4307      	orrs	r7, r0
    4d12:	4317      	orrs	r7, r2
    4d14:	4653      	mov	r3, sl
    4d16:	1bdf      	subs	r7, r3, r7
    4d18:	1a61      	subs	r1, r4, r1
    4d1a:	45ba      	cmp	sl, r7
    4d1c:	41a4      	sbcs	r4, r4
    4d1e:	4264      	negs	r4, r4
    4d20:	1b0c      	subs	r4, r1, r4
    4d22:	0223      	lsls	r3, r4, #8
    4d24:	d400      	bmi.n	4d28 <__aeabi_dsub+0xb8>
    4d26:	e0c5      	b.n	4eb4 <__aeabi_dsub+0x244>
    4d28:	0264      	lsls	r4, r4, #9
    4d2a:	0a65      	lsrs	r5, r4, #9
    4d2c:	2d00      	cmp	r5, #0
    4d2e:	d100      	bne.n	4d32 <__aeabi_dsub+0xc2>
    4d30:	e0f6      	b.n	4f20 <__aeabi_dsub+0x2b0>
    4d32:	0028      	movs	r0, r5
    4d34:	f000 fbea 	bl	550c <__clzsi2>
    4d38:	0003      	movs	r3, r0
    4d3a:	3b08      	subs	r3, #8
    4d3c:	2b1f      	cmp	r3, #31
    4d3e:	dd00      	ble.n	4d42 <__aeabi_dsub+0xd2>
    4d40:	e0e9      	b.n	4f16 <__aeabi_dsub+0x2a6>
    4d42:	2220      	movs	r2, #32
    4d44:	003c      	movs	r4, r7
    4d46:	1ad2      	subs	r2, r2, r3
    4d48:	409d      	lsls	r5, r3
    4d4a:	40d4      	lsrs	r4, r2
    4d4c:	409f      	lsls	r7, r3
    4d4e:	4325      	orrs	r5, r4
    4d50:	429e      	cmp	r6, r3
    4d52:	dd00      	ble.n	4d56 <__aeabi_dsub+0xe6>
    4d54:	e0db      	b.n	4f0e <__aeabi_dsub+0x29e>
    4d56:	1b9e      	subs	r6, r3, r6
    4d58:	1c73      	adds	r3, r6, #1
    4d5a:	2b1f      	cmp	r3, #31
    4d5c:	dd00      	ble.n	4d60 <__aeabi_dsub+0xf0>
    4d5e:	e10a      	b.n	4f76 <__aeabi_dsub+0x306>
    4d60:	2220      	movs	r2, #32
    4d62:	0038      	movs	r0, r7
    4d64:	1ad2      	subs	r2, r2, r3
    4d66:	0029      	movs	r1, r5
    4d68:	4097      	lsls	r7, r2
    4d6a:	002c      	movs	r4, r5
    4d6c:	4091      	lsls	r1, r2
    4d6e:	40d8      	lsrs	r0, r3
    4d70:	1e7a      	subs	r2, r7, #1
    4d72:	4197      	sbcs	r7, r2
    4d74:	40dc      	lsrs	r4, r3
    4d76:	2600      	movs	r6, #0
    4d78:	4301      	orrs	r1, r0
    4d7a:	430f      	orrs	r7, r1
    4d7c:	077b      	lsls	r3, r7, #29
    4d7e:	d009      	beq.n	4d94 <__aeabi_dsub+0x124>
    4d80:	230f      	movs	r3, #15
    4d82:	403b      	ands	r3, r7
    4d84:	2b04      	cmp	r3, #4
    4d86:	d005      	beq.n	4d94 <__aeabi_dsub+0x124>
    4d88:	1d3b      	adds	r3, r7, #4
    4d8a:	42bb      	cmp	r3, r7
    4d8c:	41bf      	sbcs	r7, r7
    4d8e:	427f      	negs	r7, r7
    4d90:	19e4      	adds	r4, r4, r7
    4d92:	001f      	movs	r7, r3
    4d94:	0223      	lsls	r3, r4, #8
    4d96:	d525      	bpl.n	4de4 <__aeabi_dsub+0x174>
    4d98:	4b86      	ldr	r3, [pc, #536]	; (4fb4 <__aeabi_dsub+0x344>)
    4d9a:	3601      	adds	r6, #1
    4d9c:	429e      	cmp	r6, r3
    4d9e:	d100      	bne.n	4da2 <__aeabi_dsub+0x132>
    4da0:	e0af      	b.n	4f02 <__aeabi_dsub+0x292>
    4da2:	4b85      	ldr	r3, [pc, #532]	; (4fb8 <__aeabi_dsub+0x348>)
    4da4:	2501      	movs	r5, #1
    4da6:	401c      	ands	r4, r3
    4da8:	4643      	mov	r3, r8
    4daa:	0762      	lsls	r2, r4, #29
    4dac:	08ff      	lsrs	r7, r7, #3
    4dae:	0264      	lsls	r4, r4, #9
    4db0:	0576      	lsls	r6, r6, #21
    4db2:	4317      	orrs	r7, r2
    4db4:	0b24      	lsrs	r4, r4, #12
    4db6:	0d76      	lsrs	r6, r6, #21
    4db8:	401d      	ands	r5, r3
    4dba:	2100      	movs	r1, #0
    4dbc:	0324      	lsls	r4, r4, #12
    4dbe:	0b23      	lsrs	r3, r4, #12
    4dc0:	0d0c      	lsrs	r4, r1, #20
    4dc2:	4a7e      	ldr	r2, [pc, #504]	; (4fbc <__aeabi_dsub+0x34c>)
    4dc4:	0524      	lsls	r4, r4, #20
    4dc6:	431c      	orrs	r4, r3
    4dc8:	4014      	ands	r4, r2
    4dca:	0533      	lsls	r3, r6, #20
    4dcc:	4323      	orrs	r3, r4
    4dce:	005b      	lsls	r3, r3, #1
    4dd0:	07ed      	lsls	r5, r5, #31
    4dd2:	085b      	lsrs	r3, r3, #1
    4dd4:	432b      	orrs	r3, r5
    4dd6:	0038      	movs	r0, r7
    4dd8:	0019      	movs	r1, r3
    4dda:	bc1c      	pop	{r2, r3, r4}
    4ddc:	4690      	mov	r8, r2
    4dde:	4699      	mov	r9, r3
    4de0:	46a2      	mov	sl, r4
    4de2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4de4:	2501      	movs	r5, #1
    4de6:	4643      	mov	r3, r8
    4de8:	0762      	lsls	r2, r4, #29
    4dea:	08ff      	lsrs	r7, r7, #3
    4dec:	4317      	orrs	r7, r2
    4dee:	08e4      	lsrs	r4, r4, #3
    4df0:	401d      	ands	r5, r3
    4df2:	4b70      	ldr	r3, [pc, #448]	; (4fb4 <__aeabi_dsub+0x344>)
    4df4:	429e      	cmp	r6, r3
    4df6:	d036      	beq.n	4e66 <__aeabi_dsub+0x1f6>
    4df8:	0324      	lsls	r4, r4, #12
    4dfa:	0576      	lsls	r6, r6, #21
    4dfc:	0b24      	lsrs	r4, r4, #12
    4dfe:	0d76      	lsrs	r6, r6, #21
    4e00:	e7db      	b.n	4dba <__aeabi_dsub+0x14a>
    4e02:	4663      	mov	r3, ip
    4e04:	1af3      	subs	r3, r6, r3
    4e06:	2b00      	cmp	r3, #0
    4e08:	dc00      	bgt.n	4e0c <__aeabi_dsub+0x19c>
    4e0a:	e094      	b.n	4f36 <__aeabi_dsub+0x2c6>
    4e0c:	4660      	mov	r0, ip
    4e0e:	2800      	cmp	r0, #0
    4e10:	d035      	beq.n	4e7e <__aeabi_dsub+0x20e>
    4e12:	4868      	ldr	r0, [pc, #416]	; (4fb4 <__aeabi_dsub+0x344>)
    4e14:	4286      	cmp	r6, r0
    4e16:	d0b1      	beq.n	4d7c <__aeabi_dsub+0x10c>
    4e18:	2780      	movs	r7, #128	; 0x80
    4e1a:	043f      	lsls	r7, r7, #16
    4e1c:	4339      	orrs	r1, r7
    4e1e:	2b38      	cmp	r3, #56	; 0x38
    4e20:	dc00      	bgt.n	4e24 <__aeabi_dsub+0x1b4>
    4e22:	e0fd      	b.n	5020 <__aeabi_dsub+0x3b0>
    4e24:	430a      	orrs	r2, r1
    4e26:	0017      	movs	r7, r2
    4e28:	2100      	movs	r1, #0
    4e2a:	1e7a      	subs	r2, r7, #1
    4e2c:	4197      	sbcs	r7, r2
    4e2e:	4457      	add	r7, sl
    4e30:	4557      	cmp	r7, sl
    4e32:	4180      	sbcs	r0, r0
    4e34:	1909      	adds	r1, r1, r4
    4e36:	4244      	negs	r4, r0
    4e38:	190c      	adds	r4, r1, r4
    4e3a:	0223      	lsls	r3, r4, #8
    4e3c:	d53a      	bpl.n	4eb4 <__aeabi_dsub+0x244>
    4e3e:	4b5d      	ldr	r3, [pc, #372]	; (4fb4 <__aeabi_dsub+0x344>)
    4e40:	3601      	adds	r6, #1
    4e42:	429e      	cmp	r6, r3
    4e44:	d100      	bne.n	4e48 <__aeabi_dsub+0x1d8>
    4e46:	e14b      	b.n	50e0 <__aeabi_dsub+0x470>
    4e48:	2201      	movs	r2, #1
    4e4a:	4b5b      	ldr	r3, [pc, #364]	; (4fb8 <__aeabi_dsub+0x348>)
    4e4c:	401c      	ands	r4, r3
    4e4e:	087b      	lsrs	r3, r7, #1
    4e50:	4017      	ands	r7, r2
    4e52:	431f      	orrs	r7, r3
    4e54:	07e2      	lsls	r2, r4, #31
    4e56:	4317      	orrs	r7, r2
    4e58:	0864      	lsrs	r4, r4, #1
    4e5a:	e78f      	b.n	4d7c <__aeabi_dsub+0x10c>
    4e5c:	0008      	movs	r0, r1
    4e5e:	4310      	orrs	r0, r2
    4e60:	d000      	beq.n	4e64 <__aeabi_dsub+0x1f4>
    4e62:	e724      	b.n	4cae <__aeabi_dsub+0x3e>
    4e64:	e721      	b.n	4caa <__aeabi_dsub+0x3a>
    4e66:	0023      	movs	r3, r4
    4e68:	433b      	orrs	r3, r7
    4e6a:	d100      	bne.n	4e6e <__aeabi_dsub+0x1fe>
    4e6c:	e1b9      	b.n	51e2 <__aeabi_dsub+0x572>
    4e6e:	2280      	movs	r2, #128	; 0x80
    4e70:	0312      	lsls	r2, r2, #12
    4e72:	4314      	orrs	r4, r2
    4e74:	0324      	lsls	r4, r4, #12
    4e76:	0b24      	lsrs	r4, r4, #12
    4e78:	e79f      	b.n	4dba <__aeabi_dsub+0x14a>
    4e7a:	002e      	movs	r6, r5
    4e7c:	e77e      	b.n	4d7c <__aeabi_dsub+0x10c>
    4e7e:	0008      	movs	r0, r1
    4e80:	4310      	orrs	r0, r2
    4e82:	d100      	bne.n	4e86 <__aeabi_dsub+0x216>
    4e84:	e0ca      	b.n	501c <__aeabi_dsub+0x3ac>
    4e86:	1e58      	subs	r0, r3, #1
    4e88:	4684      	mov	ip, r0
    4e8a:	2800      	cmp	r0, #0
    4e8c:	d000      	beq.n	4e90 <__aeabi_dsub+0x220>
    4e8e:	e0e7      	b.n	5060 <__aeabi_dsub+0x3f0>
    4e90:	4452      	add	r2, sl
    4e92:	4552      	cmp	r2, sl
    4e94:	4180      	sbcs	r0, r0
    4e96:	1864      	adds	r4, r4, r1
    4e98:	4240      	negs	r0, r0
    4e9a:	1824      	adds	r4, r4, r0
    4e9c:	0017      	movs	r7, r2
    4e9e:	2601      	movs	r6, #1
    4ea0:	0223      	lsls	r3, r4, #8
    4ea2:	d507      	bpl.n	4eb4 <__aeabi_dsub+0x244>
    4ea4:	2602      	movs	r6, #2
    4ea6:	e7cf      	b.n	4e48 <__aeabi_dsub+0x1d8>
    4ea8:	4664      	mov	r4, ip
    4eaa:	432c      	orrs	r4, r5
    4eac:	d100      	bne.n	4eb0 <__aeabi_dsub+0x240>
    4eae:	e1b3      	b.n	5218 <__aeabi_dsub+0x5a8>
    4eb0:	002c      	movs	r4, r5
    4eb2:	4667      	mov	r7, ip
    4eb4:	077b      	lsls	r3, r7, #29
    4eb6:	d000      	beq.n	4eba <__aeabi_dsub+0x24a>
    4eb8:	e762      	b.n	4d80 <__aeabi_dsub+0x110>
    4eba:	0763      	lsls	r3, r4, #29
    4ebc:	08ff      	lsrs	r7, r7, #3
    4ebe:	431f      	orrs	r7, r3
    4ec0:	2501      	movs	r5, #1
    4ec2:	4643      	mov	r3, r8
    4ec4:	08e4      	lsrs	r4, r4, #3
    4ec6:	401d      	ands	r5, r3
    4ec8:	e793      	b.n	4df2 <__aeabi_dsub+0x182>
    4eca:	2d00      	cmp	r5, #0
    4ecc:	d178      	bne.n	4fc0 <__aeabi_dsub+0x350>
    4ece:	1c75      	adds	r5, r6, #1
    4ed0:	056d      	lsls	r5, r5, #21
    4ed2:	0d6d      	lsrs	r5, r5, #21
    4ed4:	2d01      	cmp	r5, #1
    4ed6:	dc00      	bgt.n	4eda <__aeabi_dsub+0x26a>
    4ed8:	e0f2      	b.n	50c0 <__aeabi_dsub+0x450>
    4eda:	4650      	mov	r0, sl
    4edc:	1a80      	subs	r0, r0, r2
    4ede:	4582      	cmp	sl, r0
    4ee0:	41bf      	sbcs	r7, r7
    4ee2:	1a65      	subs	r5, r4, r1
    4ee4:	427f      	negs	r7, r7
    4ee6:	1bed      	subs	r5, r5, r7
    4ee8:	4684      	mov	ip, r0
    4eea:	0228      	lsls	r0, r5, #8
    4eec:	d400      	bmi.n	4ef0 <__aeabi_dsub+0x280>
    4eee:	e08c      	b.n	500a <__aeabi_dsub+0x39a>
    4ef0:	4650      	mov	r0, sl
    4ef2:	1a17      	subs	r7, r2, r0
    4ef4:	42ba      	cmp	r2, r7
    4ef6:	4192      	sbcs	r2, r2
    4ef8:	1b0c      	subs	r4, r1, r4
    4efa:	4255      	negs	r5, r2
    4efc:	1b65      	subs	r5, r4, r5
    4efe:	4698      	mov	r8, r3
    4f00:	e714      	b.n	4d2c <__aeabi_dsub+0xbc>
    4f02:	2501      	movs	r5, #1
    4f04:	4643      	mov	r3, r8
    4f06:	2400      	movs	r4, #0
    4f08:	401d      	ands	r5, r3
    4f0a:	2700      	movs	r7, #0
    4f0c:	e755      	b.n	4dba <__aeabi_dsub+0x14a>
    4f0e:	4c2a      	ldr	r4, [pc, #168]	; (4fb8 <__aeabi_dsub+0x348>)
    4f10:	1af6      	subs	r6, r6, r3
    4f12:	402c      	ands	r4, r5
    4f14:	e732      	b.n	4d7c <__aeabi_dsub+0x10c>
    4f16:	003d      	movs	r5, r7
    4f18:	3828      	subs	r0, #40	; 0x28
    4f1a:	4085      	lsls	r5, r0
    4f1c:	2700      	movs	r7, #0
    4f1e:	e717      	b.n	4d50 <__aeabi_dsub+0xe0>
    4f20:	0038      	movs	r0, r7
    4f22:	f000 faf3 	bl	550c <__clzsi2>
    4f26:	3020      	adds	r0, #32
    4f28:	e706      	b.n	4d38 <__aeabi_dsub+0xc8>
    4f2a:	430a      	orrs	r2, r1
    4f2c:	0017      	movs	r7, r2
    4f2e:	2100      	movs	r1, #0
    4f30:	1e7a      	subs	r2, r7, #1
    4f32:	4197      	sbcs	r7, r2
    4f34:	e6ee      	b.n	4d14 <__aeabi_dsub+0xa4>
    4f36:	2b00      	cmp	r3, #0
    4f38:	d000      	beq.n	4f3c <__aeabi_dsub+0x2cc>
    4f3a:	e0e5      	b.n	5108 <__aeabi_dsub+0x498>
    4f3c:	1c73      	adds	r3, r6, #1
    4f3e:	469c      	mov	ip, r3
    4f40:	055b      	lsls	r3, r3, #21
    4f42:	0d5b      	lsrs	r3, r3, #21
    4f44:	2b01      	cmp	r3, #1
    4f46:	dc00      	bgt.n	4f4a <__aeabi_dsub+0x2da>
    4f48:	e09f      	b.n	508a <__aeabi_dsub+0x41a>
    4f4a:	4b1a      	ldr	r3, [pc, #104]	; (4fb4 <__aeabi_dsub+0x344>)
    4f4c:	459c      	cmp	ip, r3
    4f4e:	d100      	bne.n	4f52 <__aeabi_dsub+0x2e2>
    4f50:	e0c5      	b.n	50de <__aeabi_dsub+0x46e>
    4f52:	4452      	add	r2, sl
    4f54:	4552      	cmp	r2, sl
    4f56:	4180      	sbcs	r0, r0
    4f58:	1864      	adds	r4, r4, r1
    4f5a:	4240      	negs	r0, r0
    4f5c:	1824      	adds	r4, r4, r0
    4f5e:	07e7      	lsls	r7, r4, #31
    4f60:	0852      	lsrs	r2, r2, #1
    4f62:	4317      	orrs	r7, r2
    4f64:	0864      	lsrs	r4, r4, #1
    4f66:	4666      	mov	r6, ip
    4f68:	e708      	b.n	4d7c <__aeabi_dsub+0x10c>
    4f6a:	4812      	ldr	r0, [pc, #72]	; (4fb4 <__aeabi_dsub+0x344>)
    4f6c:	4285      	cmp	r5, r0
    4f6e:	d100      	bne.n	4f72 <__aeabi_dsub+0x302>
    4f70:	e085      	b.n	507e <__aeabi_dsub+0x40e>
    4f72:	001d      	movs	r5, r3
    4f74:	e6bc      	b.n	4cf0 <__aeabi_dsub+0x80>
    4f76:	0029      	movs	r1, r5
    4f78:	3e1f      	subs	r6, #31
    4f7a:	40f1      	lsrs	r1, r6
    4f7c:	2b20      	cmp	r3, #32
    4f7e:	d100      	bne.n	4f82 <__aeabi_dsub+0x312>
    4f80:	e07f      	b.n	5082 <__aeabi_dsub+0x412>
    4f82:	2240      	movs	r2, #64	; 0x40
    4f84:	1ad3      	subs	r3, r2, r3
    4f86:	409d      	lsls	r5, r3
    4f88:	432f      	orrs	r7, r5
    4f8a:	1e7d      	subs	r5, r7, #1
    4f8c:	41af      	sbcs	r7, r5
    4f8e:	2400      	movs	r4, #0
    4f90:	430f      	orrs	r7, r1
    4f92:	2600      	movs	r6, #0
    4f94:	e78e      	b.n	4eb4 <__aeabi_dsub+0x244>
    4f96:	002b      	movs	r3, r5
    4f98:	000f      	movs	r7, r1
    4f9a:	3b20      	subs	r3, #32
    4f9c:	40df      	lsrs	r7, r3
    4f9e:	2d20      	cmp	r5, #32
    4fa0:	d071      	beq.n	5086 <__aeabi_dsub+0x416>
    4fa2:	2340      	movs	r3, #64	; 0x40
    4fa4:	1b5d      	subs	r5, r3, r5
    4fa6:	40a9      	lsls	r1, r5
    4fa8:	430a      	orrs	r2, r1
    4faa:	1e51      	subs	r1, r2, #1
    4fac:	418a      	sbcs	r2, r1
    4fae:	2100      	movs	r1, #0
    4fb0:	4317      	orrs	r7, r2
    4fb2:	e6af      	b.n	4d14 <__aeabi_dsub+0xa4>
    4fb4:	000007ff 	.word	0x000007ff
    4fb8:	ff7fffff 	.word	0xff7fffff
    4fbc:	800fffff 	.word	0x800fffff
    4fc0:	2e00      	cmp	r6, #0
    4fc2:	d03e      	beq.n	5042 <__aeabi_dsub+0x3d2>
    4fc4:	4eb3      	ldr	r6, [pc, #716]	; (5294 <__aeabi_dsub+0x624>)
    4fc6:	45b4      	cmp	ip, r6
    4fc8:	d045      	beq.n	5056 <__aeabi_dsub+0x3e6>
    4fca:	2680      	movs	r6, #128	; 0x80
    4fcc:	0436      	lsls	r6, r6, #16
    4fce:	426d      	negs	r5, r5
    4fd0:	4334      	orrs	r4, r6
    4fd2:	2d38      	cmp	r5, #56	; 0x38
    4fd4:	dd00      	ble.n	4fd8 <__aeabi_dsub+0x368>
    4fd6:	e0a8      	b.n	512a <__aeabi_dsub+0x4ba>
    4fd8:	2d1f      	cmp	r5, #31
    4fda:	dd00      	ble.n	4fde <__aeabi_dsub+0x36e>
    4fdc:	e11f      	b.n	521e <__aeabi_dsub+0x5ae>
    4fde:	2620      	movs	r6, #32
    4fe0:	0027      	movs	r7, r4
    4fe2:	4650      	mov	r0, sl
    4fe4:	1b76      	subs	r6, r6, r5
    4fe6:	40b7      	lsls	r7, r6
    4fe8:	40e8      	lsrs	r0, r5
    4fea:	4307      	orrs	r7, r0
    4fec:	4650      	mov	r0, sl
    4fee:	40b0      	lsls	r0, r6
    4ff0:	1e46      	subs	r6, r0, #1
    4ff2:	41b0      	sbcs	r0, r6
    4ff4:	40ec      	lsrs	r4, r5
    4ff6:	4338      	orrs	r0, r7
    4ff8:	1a17      	subs	r7, r2, r0
    4ffa:	42ba      	cmp	r2, r7
    4ffc:	4192      	sbcs	r2, r2
    4ffe:	1b0c      	subs	r4, r1, r4
    5000:	4252      	negs	r2, r2
    5002:	1aa4      	subs	r4, r4, r2
    5004:	4666      	mov	r6, ip
    5006:	4698      	mov	r8, r3
    5008:	e68b      	b.n	4d22 <__aeabi_dsub+0xb2>
    500a:	4664      	mov	r4, ip
    500c:	4667      	mov	r7, ip
    500e:	432c      	orrs	r4, r5
    5010:	d000      	beq.n	5014 <__aeabi_dsub+0x3a4>
    5012:	e68b      	b.n	4d2c <__aeabi_dsub+0xbc>
    5014:	2500      	movs	r5, #0
    5016:	2600      	movs	r6, #0
    5018:	2700      	movs	r7, #0
    501a:	e6ea      	b.n	4df2 <__aeabi_dsub+0x182>
    501c:	001e      	movs	r6, r3
    501e:	e6ad      	b.n	4d7c <__aeabi_dsub+0x10c>
    5020:	2b1f      	cmp	r3, #31
    5022:	dc60      	bgt.n	50e6 <__aeabi_dsub+0x476>
    5024:	2720      	movs	r7, #32
    5026:	1af8      	subs	r0, r7, r3
    5028:	000f      	movs	r7, r1
    502a:	4684      	mov	ip, r0
    502c:	4087      	lsls	r7, r0
    502e:	0010      	movs	r0, r2
    5030:	40d8      	lsrs	r0, r3
    5032:	4307      	orrs	r7, r0
    5034:	4660      	mov	r0, ip
    5036:	4082      	lsls	r2, r0
    5038:	1e50      	subs	r0, r2, #1
    503a:	4182      	sbcs	r2, r0
    503c:	40d9      	lsrs	r1, r3
    503e:	4317      	orrs	r7, r2
    5040:	e6f5      	b.n	4e2e <__aeabi_dsub+0x1be>
    5042:	0026      	movs	r6, r4
    5044:	4650      	mov	r0, sl
    5046:	4306      	orrs	r6, r0
    5048:	d005      	beq.n	5056 <__aeabi_dsub+0x3e6>
    504a:	43ed      	mvns	r5, r5
    504c:	2d00      	cmp	r5, #0
    504e:	d0d3      	beq.n	4ff8 <__aeabi_dsub+0x388>
    5050:	4e90      	ldr	r6, [pc, #576]	; (5294 <__aeabi_dsub+0x624>)
    5052:	45b4      	cmp	ip, r6
    5054:	d1bd      	bne.n	4fd2 <__aeabi_dsub+0x362>
    5056:	000c      	movs	r4, r1
    5058:	0017      	movs	r7, r2
    505a:	4666      	mov	r6, ip
    505c:	4698      	mov	r8, r3
    505e:	e68d      	b.n	4d7c <__aeabi_dsub+0x10c>
    5060:	488c      	ldr	r0, [pc, #560]	; (5294 <__aeabi_dsub+0x624>)
    5062:	4283      	cmp	r3, r0
    5064:	d00b      	beq.n	507e <__aeabi_dsub+0x40e>
    5066:	4663      	mov	r3, ip
    5068:	e6d9      	b.n	4e1e <__aeabi_dsub+0x1ae>
    506a:	2d00      	cmp	r5, #0
    506c:	d000      	beq.n	5070 <__aeabi_dsub+0x400>
    506e:	e096      	b.n	519e <__aeabi_dsub+0x52e>
    5070:	0008      	movs	r0, r1
    5072:	4310      	orrs	r0, r2
    5074:	d100      	bne.n	5078 <__aeabi_dsub+0x408>
    5076:	e0e2      	b.n	523e <__aeabi_dsub+0x5ce>
    5078:	000c      	movs	r4, r1
    507a:	0017      	movs	r7, r2
    507c:	4698      	mov	r8, r3
    507e:	4e85      	ldr	r6, [pc, #532]	; (5294 <__aeabi_dsub+0x624>)
    5080:	e67c      	b.n	4d7c <__aeabi_dsub+0x10c>
    5082:	2500      	movs	r5, #0
    5084:	e780      	b.n	4f88 <__aeabi_dsub+0x318>
    5086:	2100      	movs	r1, #0
    5088:	e78e      	b.n	4fa8 <__aeabi_dsub+0x338>
    508a:	0023      	movs	r3, r4
    508c:	4650      	mov	r0, sl
    508e:	4303      	orrs	r3, r0
    5090:	2e00      	cmp	r6, #0
    5092:	d000      	beq.n	5096 <__aeabi_dsub+0x426>
    5094:	e0a8      	b.n	51e8 <__aeabi_dsub+0x578>
    5096:	2b00      	cmp	r3, #0
    5098:	d100      	bne.n	509c <__aeabi_dsub+0x42c>
    509a:	e0de      	b.n	525a <__aeabi_dsub+0x5ea>
    509c:	000b      	movs	r3, r1
    509e:	4313      	orrs	r3, r2
    50a0:	d100      	bne.n	50a4 <__aeabi_dsub+0x434>
    50a2:	e66b      	b.n	4d7c <__aeabi_dsub+0x10c>
    50a4:	4452      	add	r2, sl
    50a6:	4552      	cmp	r2, sl
    50a8:	4180      	sbcs	r0, r0
    50aa:	1864      	adds	r4, r4, r1
    50ac:	4240      	negs	r0, r0
    50ae:	1824      	adds	r4, r4, r0
    50b0:	0017      	movs	r7, r2
    50b2:	0223      	lsls	r3, r4, #8
    50b4:	d400      	bmi.n	50b8 <__aeabi_dsub+0x448>
    50b6:	e6fd      	b.n	4eb4 <__aeabi_dsub+0x244>
    50b8:	4b77      	ldr	r3, [pc, #476]	; (5298 <__aeabi_dsub+0x628>)
    50ba:	4666      	mov	r6, ip
    50bc:	401c      	ands	r4, r3
    50be:	e65d      	b.n	4d7c <__aeabi_dsub+0x10c>
    50c0:	0025      	movs	r5, r4
    50c2:	4650      	mov	r0, sl
    50c4:	4305      	orrs	r5, r0
    50c6:	2e00      	cmp	r6, #0
    50c8:	d1cf      	bne.n	506a <__aeabi_dsub+0x3fa>
    50ca:	2d00      	cmp	r5, #0
    50cc:	d14f      	bne.n	516e <__aeabi_dsub+0x4fe>
    50ce:	000c      	movs	r4, r1
    50d0:	4314      	orrs	r4, r2
    50d2:	d100      	bne.n	50d6 <__aeabi_dsub+0x466>
    50d4:	e0a0      	b.n	5218 <__aeabi_dsub+0x5a8>
    50d6:	000c      	movs	r4, r1
    50d8:	0017      	movs	r7, r2
    50da:	4698      	mov	r8, r3
    50dc:	e64e      	b.n	4d7c <__aeabi_dsub+0x10c>
    50de:	4666      	mov	r6, ip
    50e0:	2400      	movs	r4, #0
    50e2:	2700      	movs	r7, #0
    50e4:	e685      	b.n	4df2 <__aeabi_dsub+0x182>
    50e6:	001f      	movs	r7, r3
    50e8:	0008      	movs	r0, r1
    50ea:	3f20      	subs	r7, #32
    50ec:	40f8      	lsrs	r0, r7
    50ee:	0007      	movs	r7, r0
    50f0:	2b20      	cmp	r3, #32
    50f2:	d100      	bne.n	50f6 <__aeabi_dsub+0x486>
    50f4:	e08e      	b.n	5214 <__aeabi_dsub+0x5a4>
    50f6:	2040      	movs	r0, #64	; 0x40
    50f8:	1ac3      	subs	r3, r0, r3
    50fa:	4099      	lsls	r1, r3
    50fc:	430a      	orrs	r2, r1
    50fe:	1e51      	subs	r1, r2, #1
    5100:	418a      	sbcs	r2, r1
    5102:	2100      	movs	r1, #0
    5104:	4317      	orrs	r7, r2
    5106:	e692      	b.n	4e2e <__aeabi_dsub+0x1be>
    5108:	2e00      	cmp	r6, #0
    510a:	d114      	bne.n	5136 <__aeabi_dsub+0x4c6>
    510c:	0026      	movs	r6, r4
    510e:	4650      	mov	r0, sl
    5110:	4306      	orrs	r6, r0
    5112:	d062      	beq.n	51da <__aeabi_dsub+0x56a>
    5114:	43db      	mvns	r3, r3
    5116:	2b00      	cmp	r3, #0
    5118:	d15c      	bne.n	51d4 <__aeabi_dsub+0x564>
    511a:	1887      	adds	r7, r0, r2
    511c:	4297      	cmp	r7, r2
    511e:	4192      	sbcs	r2, r2
    5120:	1864      	adds	r4, r4, r1
    5122:	4252      	negs	r2, r2
    5124:	18a4      	adds	r4, r4, r2
    5126:	4666      	mov	r6, ip
    5128:	e687      	b.n	4e3a <__aeabi_dsub+0x1ca>
    512a:	4650      	mov	r0, sl
    512c:	4320      	orrs	r0, r4
    512e:	1e44      	subs	r4, r0, #1
    5130:	41a0      	sbcs	r0, r4
    5132:	2400      	movs	r4, #0
    5134:	e760      	b.n	4ff8 <__aeabi_dsub+0x388>
    5136:	4e57      	ldr	r6, [pc, #348]	; (5294 <__aeabi_dsub+0x624>)
    5138:	45b4      	cmp	ip, r6
    513a:	d04e      	beq.n	51da <__aeabi_dsub+0x56a>
    513c:	2680      	movs	r6, #128	; 0x80
    513e:	0436      	lsls	r6, r6, #16
    5140:	425b      	negs	r3, r3
    5142:	4334      	orrs	r4, r6
    5144:	2b38      	cmp	r3, #56	; 0x38
    5146:	dd00      	ble.n	514a <__aeabi_dsub+0x4da>
    5148:	e07f      	b.n	524a <__aeabi_dsub+0x5da>
    514a:	2b1f      	cmp	r3, #31
    514c:	dd00      	ble.n	5150 <__aeabi_dsub+0x4e0>
    514e:	e08b      	b.n	5268 <__aeabi_dsub+0x5f8>
    5150:	2620      	movs	r6, #32
    5152:	0027      	movs	r7, r4
    5154:	4650      	mov	r0, sl
    5156:	1af6      	subs	r6, r6, r3
    5158:	40b7      	lsls	r7, r6
    515a:	40d8      	lsrs	r0, r3
    515c:	4307      	orrs	r7, r0
    515e:	4650      	mov	r0, sl
    5160:	40b0      	lsls	r0, r6
    5162:	1e46      	subs	r6, r0, #1
    5164:	41b0      	sbcs	r0, r6
    5166:	4307      	orrs	r7, r0
    5168:	40dc      	lsrs	r4, r3
    516a:	18bf      	adds	r7, r7, r2
    516c:	e7d6      	b.n	511c <__aeabi_dsub+0x4ac>
    516e:	000d      	movs	r5, r1
    5170:	4315      	orrs	r5, r2
    5172:	d100      	bne.n	5176 <__aeabi_dsub+0x506>
    5174:	e602      	b.n	4d7c <__aeabi_dsub+0x10c>
    5176:	4650      	mov	r0, sl
    5178:	1a80      	subs	r0, r0, r2
    517a:	4582      	cmp	sl, r0
    517c:	41bf      	sbcs	r7, r7
    517e:	1a65      	subs	r5, r4, r1
    5180:	427f      	negs	r7, r7
    5182:	1bed      	subs	r5, r5, r7
    5184:	4684      	mov	ip, r0
    5186:	0228      	lsls	r0, r5, #8
    5188:	d400      	bmi.n	518c <__aeabi_dsub+0x51c>
    518a:	e68d      	b.n	4ea8 <__aeabi_dsub+0x238>
    518c:	4650      	mov	r0, sl
    518e:	1a17      	subs	r7, r2, r0
    5190:	42ba      	cmp	r2, r7
    5192:	4192      	sbcs	r2, r2
    5194:	1b0c      	subs	r4, r1, r4
    5196:	4252      	negs	r2, r2
    5198:	1aa4      	subs	r4, r4, r2
    519a:	4698      	mov	r8, r3
    519c:	e5ee      	b.n	4d7c <__aeabi_dsub+0x10c>
    519e:	000d      	movs	r5, r1
    51a0:	4315      	orrs	r5, r2
    51a2:	d100      	bne.n	51a6 <__aeabi_dsub+0x536>
    51a4:	e76b      	b.n	507e <__aeabi_dsub+0x40e>
    51a6:	4650      	mov	r0, sl
    51a8:	0767      	lsls	r7, r4, #29
    51aa:	08c0      	lsrs	r0, r0, #3
    51ac:	4307      	orrs	r7, r0
    51ae:	2080      	movs	r0, #128	; 0x80
    51b0:	08e4      	lsrs	r4, r4, #3
    51b2:	0300      	lsls	r0, r0, #12
    51b4:	4204      	tst	r4, r0
    51b6:	d007      	beq.n	51c8 <__aeabi_dsub+0x558>
    51b8:	08cd      	lsrs	r5, r1, #3
    51ba:	4205      	tst	r5, r0
    51bc:	d104      	bne.n	51c8 <__aeabi_dsub+0x558>
    51be:	002c      	movs	r4, r5
    51c0:	4698      	mov	r8, r3
    51c2:	08d7      	lsrs	r7, r2, #3
    51c4:	0749      	lsls	r1, r1, #29
    51c6:	430f      	orrs	r7, r1
    51c8:	0f7b      	lsrs	r3, r7, #29
    51ca:	00e4      	lsls	r4, r4, #3
    51cc:	431c      	orrs	r4, r3
    51ce:	00ff      	lsls	r7, r7, #3
    51d0:	4e30      	ldr	r6, [pc, #192]	; (5294 <__aeabi_dsub+0x624>)
    51d2:	e5d3      	b.n	4d7c <__aeabi_dsub+0x10c>
    51d4:	4e2f      	ldr	r6, [pc, #188]	; (5294 <__aeabi_dsub+0x624>)
    51d6:	45b4      	cmp	ip, r6
    51d8:	d1b4      	bne.n	5144 <__aeabi_dsub+0x4d4>
    51da:	000c      	movs	r4, r1
    51dc:	0017      	movs	r7, r2
    51de:	4666      	mov	r6, ip
    51e0:	e5cc      	b.n	4d7c <__aeabi_dsub+0x10c>
    51e2:	2700      	movs	r7, #0
    51e4:	2400      	movs	r4, #0
    51e6:	e5e8      	b.n	4dba <__aeabi_dsub+0x14a>
    51e8:	2b00      	cmp	r3, #0
    51ea:	d039      	beq.n	5260 <__aeabi_dsub+0x5f0>
    51ec:	000b      	movs	r3, r1
    51ee:	4313      	orrs	r3, r2
    51f0:	d100      	bne.n	51f4 <__aeabi_dsub+0x584>
    51f2:	e744      	b.n	507e <__aeabi_dsub+0x40e>
    51f4:	08c0      	lsrs	r0, r0, #3
    51f6:	0767      	lsls	r7, r4, #29
    51f8:	4307      	orrs	r7, r0
    51fa:	2080      	movs	r0, #128	; 0x80
    51fc:	08e4      	lsrs	r4, r4, #3
    51fe:	0300      	lsls	r0, r0, #12
    5200:	4204      	tst	r4, r0
    5202:	d0e1      	beq.n	51c8 <__aeabi_dsub+0x558>
    5204:	08cb      	lsrs	r3, r1, #3
    5206:	4203      	tst	r3, r0
    5208:	d1de      	bne.n	51c8 <__aeabi_dsub+0x558>
    520a:	08d7      	lsrs	r7, r2, #3
    520c:	0749      	lsls	r1, r1, #29
    520e:	430f      	orrs	r7, r1
    5210:	001c      	movs	r4, r3
    5212:	e7d9      	b.n	51c8 <__aeabi_dsub+0x558>
    5214:	2100      	movs	r1, #0
    5216:	e771      	b.n	50fc <__aeabi_dsub+0x48c>
    5218:	2500      	movs	r5, #0
    521a:	2700      	movs	r7, #0
    521c:	e5e9      	b.n	4df2 <__aeabi_dsub+0x182>
    521e:	002e      	movs	r6, r5
    5220:	0027      	movs	r7, r4
    5222:	3e20      	subs	r6, #32
    5224:	40f7      	lsrs	r7, r6
    5226:	2d20      	cmp	r5, #32
    5228:	d02f      	beq.n	528a <__aeabi_dsub+0x61a>
    522a:	2640      	movs	r6, #64	; 0x40
    522c:	1b75      	subs	r5, r6, r5
    522e:	40ac      	lsls	r4, r5
    5230:	4650      	mov	r0, sl
    5232:	4320      	orrs	r0, r4
    5234:	1e44      	subs	r4, r0, #1
    5236:	41a0      	sbcs	r0, r4
    5238:	2400      	movs	r4, #0
    523a:	4338      	orrs	r0, r7
    523c:	e6dc      	b.n	4ff8 <__aeabi_dsub+0x388>
    523e:	2480      	movs	r4, #128	; 0x80
    5240:	2500      	movs	r5, #0
    5242:	0324      	lsls	r4, r4, #12
    5244:	4e13      	ldr	r6, [pc, #76]	; (5294 <__aeabi_dsub+0x624>)
    5246:	2700      	movs	r7, #0
    5248:	e5d3      	b.n	4df2 <__aeabi_dsub+0x182>
    524a:	4650      	mov	r0, sl
    524c:	4320      	orrs	r0, r4
    524e:	0007      	movs	r7, r0
    5250:	1e78      	subs	r0, r7, #1
    5252:	4187      	sbcs	r7, r0
    5254:	2400      	movs	r4, #0
    5256:	18bf      	adds	r7, r7, r2
    5258:	e760      	b.n	511c <__aeabi_dsub+0x4ac>
    525a:	000c      	movs	r4, r1
    525c:	0017      	movs	r7, r2
    525e:	e58d      	b.n	4d7c <__aeabi_dsub+0x10c>
    5260:	000c      	movs	r4, r1
    5262:	0017      	movs	r7, r2
    5264:	4e0b      	ldr	r6, [pc, #44]	; (5294 <__aeabi_dsub+0x624>)
    5266:	e589      	b.n	4d7c <__aeabi_dsub+0x10c>
    5268:	001e      	movs	r6, r3
    526a:	0027      	movs	r7, r4
    526c:	3e20      	subs	r6, #32
    526e:	40f7      	lsrs	r7, r6
    5270:	2b20      	cmp	r3, #32
    5272:	d00c      	beq.n	528e <__aeabi_dsub+0x61e>
    5274:	2640      	movs	r6, #64	; 0x40
    5276:	1af3      	subs	r3, r6, r3
    5278:	409c      	lsls	r4, r3
    527a:	4650      	mov	r0, sl
    527c:	4320      	orrs	r0, r4
    527e:	1e44      	subs	r4, r0, #1
    5280:	41a0      	sbcs	r0, r4
    5282:	4307      	orrs	r7, r0
    5284:	2400      	movs	r4, #0
    5286:	18bf      	adds	r7, r7, r2
    5288:	e748      	b.n	511c <__aeabi_dsub+0x4ac>
    528a:	2400      	movs	r4, #0
    528c:	e7d0      	b.n	5230 <__aeabi_dsub+0x5c0>
    528e:	2400      	movs	r4, #0
    5290:	e7f3      	b.n	527a <__aeabi_dsub+0x60a>
    5292:	46c0      	nop			; (mov r8, r8)
    5294:	000007ff 	.word	0x000007ff
    5298:	ff7fffff 	.word	0xff7fffff

0000529c <__aeabi_d2iz>:
    529c:	b530      	push	{r4, r5, lr}
    529e:	4d13      	ldr	r5, [pc, #76]	; (52ec <__aeabi_d2iz+0x50>)
    52a0:	030a      	lsls	r2, r1, #12
    52a2:	004b      	lsls	r3, r1, #1
    52a4:	0b12      	lsrs	r2, r2, #12
    52a6:	0d5b      	lsrs	r3, r3, #21
    52a8:	0fc9      	lsrs	r1, r1, #31
    52aa:	2400      	movs	r4, #0
    52ac:	42ab      	cmp	r3, r5
    52ae:	dd10      	ble.n	52d2 <__aeabi_d2iz+0x36>
    52b0:	4c0f      	ldr	r4, [pc, #60]	; (52f0 <__aeabi_d2iz+0x54>)
    52b2:	42a3      	cmp	r3, r4
    52b4:	dc0f      	bgt.n	52d6 <__aeabi_d2iz+0x3a>
    52b6:	2480      	movs	r4, #128	; 0x80
    52b8:	4d0e      	ldr	r5, [pc, #56]	; (52f4 <__aeabi_d2iz+0x58>)
    52ba:	0364      	lsls	r4, r4, #13
    52bc:	4322      	orrs	r2, r4
    52be:	1aed      	subs	r5, r5, r3
    52c0:	2d1f      	cmp	r5, #31
    52c2:	dd0b      	ble.n	52dc <__aeabi_d2iz+0x40>
    52c4:	480c      	ldr	r0, [pc, #48]	; (52f8 <__aeabi_d2iz+0x5c>)
    52c6:	1ac3      	subs	r3, r0, r3
    52c8:	40da      	lsrs	r2, r3
    52ca:	4254      	negs	r4, r2
    52cc:	2900      	cmp	r1, #0
    52ce:	d100      	bne.n	52d2 <__aeabi_d2iz+0x36>
    52d0:	0014      	movs	r4, r2
    52d2:	0020      	movs	r0, r4
    52d4:	bd30      	pop	{r4, r5, pc}
    52d6:	4b09      	ldr	r3, [pc, #36]	; (52fc <__aeabi_d2iz+0x60>)
    52d8:	18cc      	adds	r4, r1, r3
    52da:	e7fa      	b.n	52d2 <__aeabi_d2iz+0x36>
    52dc:	4c08      	ldr	r4, [pc, #32]	; (5300 <__aeabi_d2iz+0x64>)
    52de:	40e8      	lsrs	r0, r5
    52e0:	46a4      	mov	ip, r4
    52e2:	4463      	add	r3, ip
    52e4:	409a      	lsls	r2, r3
    52e6:	4302      	orrs	r2, r0
    52e8:	e7ef      	b.n	52ca <__aeabi_d2iz+0x2e>
    52ea:	46c0      	nop			; (mov r8, r8)
    52ec:	000003fe 	.word	0x000003fe
    52f0:	0000041d 	.word	0x0000041d
    52f4:	00000433 	.word	0x00000433
    52f8:	00000413 	.word	0x00000413
    52fc:	7fffffff 	.word	0x7fffffff
    5300:	fffffbed 	.word	0xfffffbed

00005304 <__aeabi_i2d>:
    5304:	b570      	push	{r4, r5, r6, lr}
    5306:	2800      	cmp	r0, #0
    5308:	d030      	beq.n	536c <__aeabi_i2d+0x68>
    530a:	17c3      	asrs	r3, r0, #31
    530c:	18c4      	adds	r4, r0, r3
    530e:	405c      	eors	r4, r3
    5310:	0fc5      	lsrs	r5, r0, #31
    5312:	0020      	movs	r0, r4
    5314:	f000 f8fa 	bl	550c <__clzsi2>
    5318:	4b17      	ldr	r3, [pc, #92]	; (5378 <__aeabi_i2d+0x74>)
    531a:	4a18      	ldr	r2, [pc, #96]	; (537c <__aeabi_i2d+0x78>)
    531c:	1a1b      	subs	r3, r3, r0
    531e:	1ad2      	subs	r2, r2, r3
    5320:	2a1f      	cmp	r2, #31
    5322:	dd18      	ble.n	5356 <__aeabi_i2d+0x52>
    5324:	4a16      	ldr	r2, [pc, #88]	; (5380 <__aeabi_i2d+0x7c>)
    5326:	1ad2      	subs	r2, r2, r3
    5328:	4094      	lsls	r4, r2
    532a:	2200      	movs	r2, #0
    532c:	0324      	lsls	r4, r4, #12
    532e:	055b      	lsls	r3, r3, #21
    5330:	0b24      	lsrs	r4, r4, #12
    5332:	0d5b      	lsrs	r3, r3, #21
    5334:	2100      	movs	r1, #0
    5336:	0010      	movs	r0, r2
    5338:	0324      	lsls	r4, r4, #12
    533a:	0d0a      	lsrs	r2, r1, #20
    533c:	0b24      	lsrs	r4, r4, #12
    533e:	0512      	lsls	r2, r2, #20
    5340:	4322      	orrs	r2, r4
    5342:	4c10      	ldr	r4, [pc, #64]	; (5384 <__aeabi_i2d+0x80>)
    5344:	051b      	lsls	r3, r3, #20
    5346:	4022      	ands	r2, r4
    5348:	4313      	orrs	r3, r2
    534a:	005b      	lsls	r3, r3, #1
    534c:	07ed      	lsls	r5, r5, #31
    534e:	085b      	lsrs	r3, r3, #1
    5350:	432b      	orrs	r3, r5
    5352:	0019      	movs	r1, r3
    5354:	bd70      	pop	{r4, r5, r6, pc}
    5356:	0021      	movs	r1, r4
    5358:	4091      	lsls	r1, r2
    535a:	000a      	movs	r2, r1
    535c:	210b      	movs	r1, #11
    535e:	1a08      	subs	r0, r1, r0
    5360:	40c4      	lsrs	r4, r0
    5362:	055b      	lsls	r3, r3, #21
    5364:	0324      	lsls	r4, r4, #12
    5366:	0b24      	lsrs	r4, r4, #12
    5368:	0d5b      	lsrs	r3, r3, #21
    536a:	e7e3      	b.n	5334 <__aeabi_i2d+0x30>
    536c:	2500      	movs	r5, #0
    536e:	2300      	movs	r3, #0
    5370:	2400      	movs	r4, #0
    5372:	2200      	movs	r2, #0
    5374:	e7de      	b.n	5334 <__aeabi_i2d+0x30>
    5376:	46c0      	nop			; (mov r8, r8)
    5378:	0000041e 	.word	0x0000041e
    537c:	00000433 	.word	0x00000433
    5380:	00000413 	.word	0x00000413
    5384:	800fffff 	.word	0x800fffff

00005388 <__aeabi_ui2d>:
    5388:	b510      	push	{r4, lr}
    538a:	1e04      	subs	r4, r0, #0
    538c:	d028      	beq.n	53e0 <__aeabi_ui2d+0x58>
    538e:	f000 f8bd 	bl	550c <__clzsi2>
    5392:	4b15      	ldr	r3, [pc, #84]	; (53e8 <__aeabi_ui2d+0x60>)
    5394:	4a15      	ldr	r2, [pc, #84]	; (53ec <__aeabi_ui2d+0x64>)
    5396:	1a1b      	subs	r3, r3, r0
    5398:	1ad2      	subs	r2, r2, r3
    539a:	2a1f      	cmp	r2, #31
    539c:	dd15      	ble.n	53ca <__aeabi_ui2d+0x42>
    539e:	4a14      	ldr	r2, [pc, #80]	; (53f0 <__aeabi_ui2d+0x68>)
    53a0:	1ad2      	subs	r2, r2, r3
    53a2:	4094      	lsls	r4, r2
    53a4:	2200      	movs	r2, #0
    53a6:	0324      	lsls	r4, r4, #12
    53a8:	055b      	lsls	r3, r3, #21
    53aa:	0b24      	lsrs	r4, r4, #12
    53ac:	0d5b      	lsrs	r3, r3, #21
    53ae:	2100      	movs	r1, #0
    53b0:	0010      	movs	r0, r2
    53b2:	0324      	lsls	r4, r4, #12
    53b4:	0d0a      	lsrs	r2, r1, #20
    53b6:	0b24      	lsrs	r4, r4, #12
    53b8:	0512      	lsls	r2, r2, #20
    53ba:	4322      	orrs	r2, r4
    53bc:	4c0d      	ldr	r4, [pc, #52]	; (53f4 <__aeabi_ui2d+0x6c>)
    53be:	051b      	lsls	r3, r3, #20
    53c0:	4022      	ands	r2, r4
    53c2:	4313      	orrs	r3, r2
    53c4:	005b      	lsls	r3, r3, #1
    53c6:	0859      	lsrs	r1, r3, #1
    53c8:	bd10      	pop	{r4, pc}
    53ca:	0021      	movs	r1, r4
    53cc:	4091      	lsls	r1, r2
    53ce:	000a      	movs	r2, r1
    53d0:	210b      	movs	r1, #11
    53d2:	1a08      	subs	r0, r1, r0
    53d4:	40c4      	lsrs	r4, r0
    53d6:	055b      	lsls	r3, r3, #21
    53d8:	0324      	lsls	r4, r4, #12
    53da:	0b24      	lsrs	r4, r4, #12
    53dc:	0d5b      	lsrs	r3, r3, #21
    53de:	e7e6      	b.n	53ae <__aeabi_ui2d+0x26>
    53e0:	2300      	movs	r3, #0
    53e2:	2400      	movs	r4, #0
    53e4:	2200      	movs	r2, #0
    53e6:	e7e2      	b.n	53ae <__aeabi_ui2d+0x26>
    53e8:	0000041e 	.word	0x0000041e
    53ec:	00000433 	.word	0x00000433
    53f0:	00000413 	.word	0x00000413
    53f4:	800fffff 	.word	0x800fffff

000053f8 <__aeabi_d2f>:
    53f8:	b5f0      	push	{r4, r5, r6, r7, lr}
    53fa:	004c      	lsls	r4, r1, #1
    53fc:	0d64      	lsrs	r4, r4, #21
    53fe:	030b      	lsls	r3, r1, #12
    5400:	1c62      	adds	r2, r4, #1
    5402:	0f45      	lsrs	r5, r0, #29
    5404:	0a5b      	lsrs	r3, r3, #9
    5406:	0552      	lsls	r2, r2, #21
    5408:	432b      	orrs	r3, r5
    540a:	0fc9      	lsrs	r1, r1, #31
    540c:	00c5      	lsls	r5, r0, #3
    540e:	0d52      	lsrs	r2, r2, #21
    5410:	2a01      	cmp	r2, #1
    5412:	dd28      	ble.n	5466 <__aeabi_d2f+0x6e>
    5414:	4a3a      	ldr	r2, [pc, #232]	; (5500 <__aeabi_d2f+0x108>)
    5416:	18a6      	adds	r6, r4, r2
    5418:	2efe      	cmp	r6, #254	; 0xfe
    541a:	dc1b      	bgt.n	5454 <__aeabi_d2f+0x5c>
    541c:	2e00      	cmp	r6, #0
    541e:	dd3e      	ble.n	549e <__aeabi_d2f+0xa6>
    5420:	0180      	lsls	r0, r0, #6
    5422:	0002      	movs	r2, r0
    5424:	1e50      	subs	r0, r2, #1
    5426:	4182      	sbcs	r2, r0
    5428:	0f6d      	lsrs	r5, r5, #29
    542a:	432a      	orrs	r2, r5
    542c:	00db      	lsls	r3, r3, #3
    542e:	4313      	orrs	r3, r2
    5430:	075a      	lsls	r2, r3, #29
    5432:	d004      	beq.n	543e <__aeabi_d2f+0x46>
    5434:	220f      	movs	r2, #15
    5436:	401a      	ands	r2, r3
    5438:	2a04      	cmp	r2, #4
    543a:	d000      	beq.n	543e <__aeabi_d2f+0x46>
    543c:	3304      	adds	r3, #4
    543e:	2280      	movs	r2, #128	; 0x80
    5440:	04d2      	lsls	r2, r2, #19
    5442:	401a      	ands	r2, r3
    5444:	d05a      	beq.n	54fc <__aeabi_d2f+0x104>
    5446:	3601      	adds	r6, #1
    5448:	2eff      	cmp	r6, #255	; 0xff
    544a:	d003      	beq.n	5454 <__aeabi_d2f+0x5c>
    544c:	019b      	lsls	r3, r3, #6
    544e:	0a5b      	lsrs	r3, r3, #9
    5450:	b2f4      	uxtb	r4, r6
    5452:	e001      	b.n	5458 <__aeabi_d2f+0x60>
    5454:	24ff      	movs	r4, #255	; 0xff
    5456:	2300      	movs	r3, #0
    5458:	0258      	lsls	r0, r3, #9
    545a:	05e4      	lsls	r4, r4, #23
    545c:	0a40      	lsrs	r0, r0, #9
    545e:	07c9      	lsls	r1, r1, #31
    5460:	4320      	orrs	r0, r4
    5462:	4308      	orrs	r0, r1
    5464:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5466:	2c00      	cmp	r4, #0
    5468:	d007      	beq.n	547a <__aeabi_d2f+0x82>
    546a:	431d      	orrs	r5, r3
    546c:	d0f2      	beq.n	5454 <__aeabi_d2f+0x5c>
    546e:	2080      	movs	r0, #128	; 0x80
    5470:	00db      	lsls	r3, r3, #3
    5472:	0480      	lsls	r0, r0, #18
    5474:	4303      	orrs	r3, r0
    5476:	26ff      	movs	r6, #255	; 0xff
    5478:	e7da      	b.n	5430 <__aeabi_d2f+0x38>
    547a:	432b      	orrs	r3, r5
    547c:	d003      	beq.n	5486 <__aeabi_d2f+0x8e>
    547e:	2305      	movs	r3, #5
    5480:	08db      	lsrs	r3, r3, #3
    5482:	2cff      	cmp	r4, #255	; 0xff
    5484:	d003      	beq.n	548e <__aeabi_d2f+0x96>
    5486:	025b      	lsls	r3, r3, #9
    5488:	0a5b      	lsrs	r3, r3, #9
    548a:	b2e4      	uxtb	r4, r4
    548c:	e7e4      	b.n	5458 <__aeabi_d2f+0x60>
    548e:	2b00      	cmp	r3, #0
    5490:	d032      	beq.n	54f8 <__aeabi_d2f+0x100>
    5492:	2080      	movs	r0, #128	; 0x80
    5494:	03c0      	lsls	r0, r0, #15
    5496:	4303      	orrs	r3, r0
    5498:	025b      	lsls	r3, r3, #9
    549a:	0a5b      	lsrs	r3, r3, #9
    549c:	e7dc      	b.n	5458 <__aeabi_d2f+0x60>
    549e:	0032      	movs	r2, r6
    54a0:	3217      	adds	r2, #23
    54a2:	db14      	blt.n	54ce <__aeabi_d2f+0xd6>
    54a4:	2280      	movs	r2, #128	; 0x80
    54a6:	271e      	movs	r7, #30
    54a8:	0412      	lsls	r2, r2, #16
    54aa:	4313      	orrs	r3, r2
    54ac:	1bbf      	subs	r7, r7, r6
    54ae:	2f1f      	cmp	r7, #31
    54b0:	dc0f      	bgt.n	54d2 <__aeabi_d2f+0xda>
    54b2:	4a14      	ldr	r2, [pc, #80]	; (5504 <__aeabi_d2f+0x10c>)
    54b4:	4694      	mov	ip, r2
    54b6:	4464      	add	r4, ip
    54b8:	002a      	movs	r2, r5
    54ba:	40a5      	lsls	r5, r4
    54bc:	002e      	movs	r6, r5
    54be:	40a3      	lsls	r3, r4
    54c0:	1e75      	subs	r5, r6, #1
    54c2:	41ae      	sbcs	r6, r5
    54c4:	40fa      	lsrs	r2, r7
    54c6:	4333      	orrs	r3, r6
    54c8:	4313      	orrs	r3, r2
    54ca:	2600      	movs	r6, #0
    54cc:	e7b0      	b.n	5430 <__aeabi_d2f+0x38>
    54ce:	2400      	movs	r4, #0
    54d0:	e7d5      	b.n	547e <__aeabi_d2f+0x86>
    54d2:	2202      	movs	r2, #2
    54d4:	4252      	negs	r2, r2
    54d6:	1b96      	subs	r6, r2, r6
    54d8:	001a      	movs	r2, r3
    54da:	40f2      	lsrs	r2, r6
    54dc:	2f20      	cmp	r7, #32
    54de:	d009      	beq.n	54f4 <__aeabi_d2f+0xfc>
    54e0:	4809      	ldr	r0, [pc, #36]	; (5508 <__aeabi_d2f+0x110>)
    54e2:	4684      	mov	ip, r0
    54e4:	4464      	add	r4, ip
    54e6:	40a3      	lsls	r3, r4
    54e8:	432b      	orrs	r3, r5
    54ea:	1e5d      	subs	r5, r3, #1
    54ec:	41ab      	sbcs	r3, r5
    54ee:	2600      	movs	r6, #0
    54f0:	4313      	orrs	r3, r2
    54f2:	e79d      	b.n	5430 <__aeabi_d2f+0x38>
    54f4:	2300      	movs	r3, #0
    54f6:	e7f7      	b.n	54e8 <__aeabi_d2f+0xf0>
    54f8:	2300      	movs	r3, #0
    54fa:	e7ad      	b.n	5458 <__aeabi_d2f+0x60>
    54fc:	0034      	movs	r4, r6
    54fe:	e7bf      	b.n	5480 <__aeabi_d2f+0x88>
    5500:	fffffc80 	.word	0xfffffc80
    5504:	fffffc82 	.word	0xfffffc82
    5508:	fffffca2 	.word	0xfffffca2

0000550c <__clzsi2>:
    550c:	211c      	movs	r1, #28
    550e:	2301      	movs	r3, #1
    5510:	041b      	lsls	r3, r3, #16
    5512:	4298      	cmp	r0, r3
    5514:	d301      	bcc.n	551a <__clzsi2+0xe>
    5516:	0c00      	lsrs	r0, r0, #16
    5518:	3910      	subs	r1, #16
    551a:	0a1b      	lsrs	r3, r3, #8
    551c:	4298      	cmp	r0, r3
    551e:	d301      	bcc.n	5524 <__clzsi2+0x18>
    5520:	0a00      	lsrs	r0, r0, #8
    5522:	3908      	subs	r1, #8
    5524:	091b      	lsrs	r3, r3, #4
    5526:	4298      	cmp	r0, r3
    5528:	d301      	bcc.n	552e <__clzsi2+0x22>
    552a:	0900      	lsrs	r0, r0, #4
    552c:	3904      	subs	r1, #4
    552e:	a202      	add	r2, pc, #8	; (adr r2, 5538 <__clzsi2+0x2c>)
    5530:	5c10      	ldrb	r0, [r2, r0]
    5532:	1840      	adds	r0, r0, r1
    5534:	4770      	bx	lr
    5536:	46c0      	nop			; (mov r8, r8)
    5538:	02020304 	.word	0x02020304
    553c:	01010101 	.word	0x01010101
	...

00005548 <__libc_init_array>:
    5548:	b570      	push	{r4, r5, r6, lr}
    554a:	2600      	movs	r6, #0
    554c:	4d0c      	ldr	r5, [pc, #48]	; (5580 <__libc_init_array+0x38>)
    554e:	4c0d      	ldr	r4, [pc, #52]	; (5584 <__libc_init_array+0x3c>)
    5550:	1b64      	subs	r4, r4, r5
    5552:	10a4      	asrs	r4, r4, #2
    5554:	42a6      	cmp	r6, r4
    5556:	d109      	bne.n	556c <__libc_init_array+0x24>
    5558:	2600      	movs	r6, #0
    555a:	f001 f887 	bl	666c <_init>
    555e:	4d0a      	ldr	r5, [pc, #40]	; (5588 <__libc_init_array+0x40>)
    5560:	4c0a      	ldr	r4, [pc, #40]	; (558c <__libc_init_array+0x44>)
    5562:	1b64      	subs	r4, r4, r5
    5564:	10a4      	asrs	r4, r4, #2
    5566:	42a6      	cmp	r6, r4
    5568:	d105      	bne.n	5576 <__libc_init_array+0x2e>
    556a:	bd70      	pop	{r4, r5, r6, pc}
    556c:	00b3      	lsls	r3, r6, #2
    556e:	58eb      	ldr	r3, [r5, r3]
    5570:	4798      	blx	r3
    5572:	3601      	adds	r6, #1
    5574:	e7ee      	b.n	5554 <__libc_init_array+0xc>
    5576:	00b3      	lsls	r3, r6, #2
    5578:	58eb      	ldr	r3, [r5, r3]
    557a:	4798      	blx	r3
    557c:	3601      	adds	r6, #1
    557e:	e7f2      	b.n	5566 <__libc_init_array+0x1e>
    5580:	00006678 	.word	0x00006678
    5584:	00006678 	.word	0x00006678
    5588:	00006678 	.word	0x00006678
    558c:	0000667c 	.word	0x0000667c

00005590 <__itoa>:
    5590:	1e93      	subs	r3, r2, #2
    5592:	b510      	push	{r4, lr}
    5594:	000c      	movs	r4, r1
    5596:	2b22      	cmp	r3, #34	; 0x22
    5598:	d904      	bls.n	55a4 <__itoa+0x14>
    559a:	2300      	movs	r3, #0
    559c:	001c      	movs	r4, r3
    559e:	700b      	strb	r3, [r1, #0]
    55a0:	0020      	movs	r0, r4
    55a2:	bd10      	pop	{r4, pc}
    55a4:	2a0a      	cmp	r2, #10
    55a6:	d109      	bne.n	55bc <__itoa+0x2c>
    55a8:	2800      	cmp	r0, #0
    55aa:	da07      	bge.n	55bc <__itoa+0x2c>
    55ac:	232d      	movs	r3, #45	; 0x2d
    55ae:	700b      	strb	r3, [r1, #0]
    55b0:	2101      	movs	r1, #1
    55b2:	4240      	negs	r0, r0
    55b4:	1861      	adds	r1, r4, r1
    55b6:	f000 f939 	bl	582c <__utoa>
    55ba:	e7f1      	b.n	55a0 <__itoa+0x10>
    55bc:	2100      	movs	r1, #0
    55be:	e7f9      	b.n	55b4 <__itoa+0x24>

000055c0 <itoa>:
    55c0:	b510      	push	{r4, lr}
    55c2:	f7ff ffe5 	bl	5590 <__itoa>
    55c6:	bd10      	pop	{r4, pc}

000055c8 <memcpy>:
    55c8:	2300      	movs	r3, #0
    55ca:	b510      	push	{r4, lr}
    55cc:	429a      	cmp	r2, r3
    55ce:	d100      	bne.n	55d2 <memcpy+0xa>
    55d0:	bd10      	pop	{r4, pc}
    55d2:	5ccc      	ldrb	r4, [r1, r3]
    55d4:	54c4      	strb	r4, [r0, r3]
    55d6:	3301      	adds	r3, #1
    55d8:	e7f8      	b.n	55cc <memcpy+0x4>

000055da <memset>:
    55da:	0003      	movs	r3, r0
    55dc:	1882      	adds	r2, r0, r2
    55de:	4293      	cmp	r3, r2
    55e0:	d100      	bne.n	55e4 <memset+0xa>
    55e2:	4770      	bx	lr
    55e4:	7019      	strb	r1, [r3, #0]
    55e6:	3301      	adds	r3, #1
    55e8:	e7f9      	b.n	55de <memset+0x4>
	...

000055ec <_puts_r>:
    55ec:	b570      	push	{r4, r5, r6, lr}
    55ee:	0005      	movs	r5, r0
    55f0:	000e      	movs	r6, r1
    55f2:	2800      	cmp	r0, #0
    55f4:	d004      	beq.n	5600 <_puts_r+0x14>
    55f6:	6983      	ldr	r3, [r0, #24]
    55f8:	2b00      	cmp	r3, #0
    55fa:	d101      	bne.n	5600 <_puts_r+0x14>
    55fc:	f000 fb14 	bl	5c28 <__sinit>
    5600:	69ab      	ldr	r3, [r5, #24]
    5602:	68ac      	ldr	r4, [r5, #8]
    5604:	2b00      	cmp	r3, #0
    5606:	d102      	bne.n	560e <_puts_r+0x22>
    5608:	0028      	movs	r0, r5
    560a:	f000 fb0d 	bl	5c28 <__sinit>
    560e:	4b24      	ldr	r3, [pc, #144]	; (56a0 <_puts_r+0xb4>)
    5610:	429c      	cmp	r4, r3
    5612:	d10f      	bne.n	5634 <_puts_r+0x48>
    5614:	686c      	ldr	r4, [r5, #4]
    5616:	89a3      	ldrh	r3, [r4, #12]
    5618:	071b      	lsls	r3, r3, #28
    561a:	d502      	bpl.n	5622 <_puts_r+0x36>
    561c:	6923      	ldr	r3, [r4, #16]
    561e:	2b00      	cmp	r3, #0
    5620:	d120      	bne.n	5664 <_puts_r+0x78>
    5622:	0021      	movs	r1, r4
    5624:	0028      	movs	r0, r5
    5626:	f000 f991 	bl	594c <__swsetup_r>
    562a:	2800      	cmp	r0, #0
    562c:	d01a      	beq.n	5664 <_puts_r+0x78>
    562e:	2001      	movs	r0, #1
    5630:	4240      	negs	r0, r0
    5632:	bd70      	pop	{r4, r5, r6, pc}
    5634:	4b1b      	ldr	r3, [pc, #108]	; (56a4 <_puts_r+0xb8>)
    5636:	429c      	cmp	r4, r3
    5638:	d101      	bne.n	563e <_puts_r+0x52>
    563a:	68ac      	ldr	r4, [r5, #8]
    563c:	e7eb      	b.n	5616 <_puts_r+0x2a>
    563e:	4b1a      	ldr	r3, [pc, #104]	; (56a8 <_puts_r+0xbc>)
    5640:	429c      	cmp	r4, r3
    5642:	d1e8      	bne.n	5616 <_puts_r+0x2a>
    5644:	68ec      	ldr	r4, [r5, #12]
    5646:	e7e6      	b.n	5616 <_puts_r+0x2a>
    5648:	3b01      	subs	r3, #1
    564a:	3601      	adds	r6, #1
    564c:	60a3      	str	r3, [r4, #8]
    564e:	2b00      	cmp	r3, #0
    5650:	da04      	bge.n	565c <_puts_r+0x70>
    5652:	69a2      	ldr	r2, [r4, #24]
    5654:	4293      	cmp	r3, r2
    5656:	db16      	blt.n	5686 <_puts_r+0x9a>
    5658:	290a      	cmp	r1, #10
    565a:	d014      	beq.n	5686 <_puts_r+0x9a>
    565c:	6823      	ldr	r3, [r4, #0]
    565e:	1c5a      	adds	r2, r3, #1
    5660:	6022      	str	r2, [r4, #0]
    5662:	7019      	strb	r1, [r3, #0]
    5664:	7831      	ldrb	r1, [r6, #0]
    5666:	68a3      	ldr	r3, [r4, #8]
    5668:	2900      	cmp	r1, #0
    566a:	d1ed      	bne.n	5648 <_puts_r+0x5c>
    566c:	3b01      	subs	r3, #1
    566e:	60a3      	str	r3, [r4, #8]
    5670:	2b00      	cmp	r3, #0
    5672:	da0f      	bge.n	5694 <_puts_r+0xa8>
    5674:	0022      	movs	r2, r4
    5676:	310a      	adds	r1, #10
    5678:	0028      	movs	r0, r5
    567a:	f000 f911 	bl	58a0 <__swbuf_r>
    567e:	1c43      	adds	r3, r0, #1
    5680:	d0d5      	beq.n	562e <_puts_r+0x42>
    5682:	200a      	movs	r0, #10
    5684:	e7d5      	b.n	5632 <_puts_r+0x46>
    5686:	0022      	movs	r2, r4
    5688:	0028      	movs	r0, r5
    568a:	f000 f909 	bl	58a0 <__swbuf_r>
    568e:	1c43      	adds	r3, r0, #1
    5690:	d1e8      	bne.n	5664 <_puts_r+0x78>
    5692:	e7cc      	b.n	562e <_puts_r+0x42>
    5694:	200a      	movs	r0, #10
    5696:	6823      	ldr	r3, [r4, #0]
    5698:	1c5a      	adds	r2, r3, #1
    569a:	6022      	str	r2, [r4, #0]
    569c:	7018      	strb	r0, [r3, #0]
    569e:	e7c8      	b.n	5632 <_puts_r+0x46>
    56a0:	0000662c 	.word	0x0000662c
    56a4:	0000664c 	.word	0x0000664c
    56a8:	0000660c 	.word	0x0000660c

000056ac <puts>:
    56ac:	b510      	push	{r4, lr}
    56ae:	4b03      	ldr	r3, [pc, #12]	; (56bc <puts+0x10>)
    56b0:	0001      	movs	r1, r0
    56b2:	6818      	ldr	r0, [r3, #0]
    56b4:	f7ff ff9a 	bl	55ec <_puts_r>
    56b8:	bd10      	pop	{r4, pc}
    56ba:	46c0      	nop			; (mov r8, r8)
    56bc:	20000038 	.word	0x20000038

000056c0 <setbuf>:
    56c0:	424a      	negs	r2, r1
    56c2:	414a      	adcs	r2, r1
    56c4:	2380      	movs	r3, #128	; 0x80
    56c6:	b510      	push	{r4, lr}
    56c8:	0052      	lsls	r2, r2, #1
    56ca:	00db      	lsls	r3, r3, #3
    56cc:	f000 f802 	bl	56d4 <setvbuf>
    56d0:	bd10      	pop	{r4, pc}
	...

000056d4 <setvbuf>:
    56d4:	b5f0      	push	{r4, r5, r6, r7, lr}
    56d6:	001d      	movs	r5, r3
    56d8:	4b4f      	ldr	r3, [pc, #316]	; (5818 <setvbuf+0x144>)
    56da:	b085      	sub	sp, #20
    56dc:	681e      	ldr	r6, [r3, #0]
    56de:	0004      	movs	r4, r0
    56e0:	000f      	movs	r7, r1
    56e2:	9200      	str	r2, [sp, #0]
    56e4:	2e00      	cmp	r6, #0
    56e6:	d005      	beq.n	56f4 <setvbuf+0x20>
    56e8:	69b3      	ldr	r3, [r6, #24]
    56ea:	2b00      	cmp	r3, #0
    56ec:	d102      	bne.n	56f4 <setvbuf+0x20>
    56ee:	0030      	movs	r0, r6
    56f0:	f000 fa9a 	bl	5c28 <__sinit>
    56f4:	4b49      	ldr	r3, [pc, #292]	; (581c <setvbuf+0x148>)
    56f6:	429c      	cmp	r4, r3
    56f8:	d150      	bne.n	579c <setvbuf+0xc8>
    56fa:	6874      	ldr	r4, [r6, #4]
    56fc:	9b00      	ldr	r3, [sp, #0]
    56fe:	2b02      	cmp	r3, #2
    5700:	d005      	beq.n	570e <setvbuf+0x3a>
    5702:	2b01      	cmp	r3, #1
    5704:	d900      	bls.n	5708 <setvbuf+0x34>
    5706:	e084      	b.n	5812 <setvbuf+0x13e>
    5708:	2d00      	cmp	r5, #0
    570a:	da00      	bge.n	570e <setvbuf+0x3a>
    570c:	e081      	b.n	5812 <setvbuf+0x13e>
    570e:	0021      	movs	r1, r4
    5710:	0030      	movs	r0, r6
    5712:	f000 fa1b 	bl	5b4c <_fflush_r>
    5716:	6b61      	ldr	r1, [r4, #52]	; 0x34
    5718:	2900      	cmp	r1, #0
    571a:	d008      	beq.n	572e <setvbuf+0x5a>
    571c:	0023      	movs	r3, r4
    571e:	3344      	adds	r3, #68	; 0x44
    5720:	4299      	cmp	r1, r3
    5722:	d002      	beq.n	572a <setvbuf+0x56>
    5724:	0030      	movs	r0, r6
    5726:	f000 fb8b 	bl	5e40 <_free_r>
    572a:	2300      	movs	r3, #0
    572c:	6363      	str	r3, [r4, #52]	; 0x34
    572e:	2300      	movs	r3, #0
    5730:	61a3      	str	r3, [r4, #24]
    5732:	6063      	str	r3, [r4, #4]
    5734:	89a3      	ldrh	r3, [r4, #12]
    5736:	061b      	lsls	r3, r3, #24
    5738:	d503      	bpl.n	5742 <setvbuf+0x6e>
    573a:	6921      	ldr	r1, [r4, #16]
    573c:	0030      	movs	r0, r6
    573e:	f000 fb7f 	bl	5e40 <_free_r>
    5742:	89a3      	ldrh	r3, [r4, #12]
    5744:	4a36      	ldr	r2, [pc, #216]	; (5820 <setvbuf+0x14c>)
    5746:	4013      	ands	r3, r2
    5748:	81a3      	strh	r3, [r4, #12]
    574a:	9b00      	ldr	r3, [sp, #0]
    574c:	2b02      	cmp	r3, #2
    574e:	d05a      	beq.n	5806 <setvbuf+0x132>
    5750:	ab03      	add	r3, sp, #12
    5752:	aa02      	add	r2, sp, #8
    5754:	0021      	movs	r1, r4
    5756:	0030      	movs	r0, r6
    5758:	f000 fafc 	bl	5d54 <__swhatbuf_r>
    575c:	89a3      	ldrh	r3, [r4, #12]
    575e:	4318      	orrs	r0, r3
    5760:	81a0      	strh	r0, [r4, #12]
    5762:	2d00      	cmp	r5, #0
    5764:	d124      	bne.n	57b0 <setvbuf+0xdc>
    5766:	9d02      	ldr	r5, [sp, #8]
    5768:	0028      	movs	r0, r5
    576a:	f000 fb5f 	bl	5e2c <malloc>
    576e:	9501      	str	r5, [sp, #4]
    5770:	1e07      	subs	r7, r0, #0
    5772:	d142      	bne.n	57fa <setvbuf+0x126>
    5774:	9b02      	ldr	r3, [sp, #8]
    5776:	9301      	str	r3, [sp, #4]
    5778:	42ab      	cmp	r3, r5
    577a:	d139      	bne.n	57f0 <setvbuf+0x11c>
    577c:	2001      	movs	r0, #1
    577e:	4240      	negs	r0, r0
    5780:	2302      	movs	r3, #2
    5782:	89a2      	ldrh	r2, [r4, #12]
    5784:	4313      	orrs	r3, r2
    5786:	81a3      	strh	r3, [r4, #12]
    5788:	2300      	movs	r3, #0
    578a:	60a3      	str	r3, [r4, #8]
    578c:	0023      	movs	r3, r4
    578e:	3347      	adds	r3, #71	; 0x47
    5790:	6023      	str	r3, [r4, #0]
    5792:	6123      	str	r3, [r4, #16]
    5794:	2301      	movs	r3, #1
    5796:	6163      	str	r3, [r4, #20]
    5798:	b005      	add	sp, #20
    579a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    579c:	4b21      	ldr	r3, [pc, #132]	; (5824 <setvbuf+0x150>)
    579e:	429c      	cmp	r4, r3
    57a0:	d101      	bne.n	57a6 <setvbuf+0xd2>
    57a2:	68b4      	ldr	r4, [r6, #8]
    57a4:	e7aa      	b.n	56fc <setvbuf+0x28>
    57a6:	4b20      	ldr	r3, [pc, #128]	; (5828 <setvbuf+0x154>)
    57a8:	429c      	cmp	r4, r3
    57aa:	d1a7      	bne.n	56fc <setvbuf+0x28>
    57ac:	68f4      	ldr	r4, [r6, #12]
    57ae:	e7a5      	b.n	56fc <setvbuf+0x28>
    57b0:	2f00      	cmp	r7, #0
    57b2:	d0d9      	beq.n	5768 <setvbuf+0x94>
    57b4:	69b3      	ldr	r3, [r6, #24]
    57b6:	2b00      	cmp	r3, #0
    57b8:	d102      	bne.n	57c0 <setvbuf+0xec>
    57ba:	0030      	movs	r0, r6
    57bc:	f000 fa34 	bl	5c28 <__sinit>
    57c0:	9b00      	ldr	r3, [sp, #0]
    57c2:	2b01      	cmp	r3, #1
    57c4:	d103      	bne.n	57ce <setvbuf+0xfa>
    57c6:	89a3      	ldrh	r3, [r4, #12]
    57c8:	9a00      	ldr	r2, [sp, #0]
    57ca:	431a      	orrs	r2, r3
    57cc:	81a2      	strh	r2, [r4, #12]
    57ce:	2008      	movs	r0, #8
    57d0:	89a3      	ldrh	r3, [r4, #12]
    57d2:	6027      	str	r7, [r4, #0]
    57d4:	6127      	str	r7, [r4, #16]
    57d6:	6165      	str	r5, [r4, #20]
    57d8:	4018      	ands	r0, r3
    57da:	d018      	beq.n	580e <setvbuf+0x13a>
    57dc:	2001      	movs	r0, #1
    57de:	4018      	ands	r0, r3
    57e0:	2300      	movs	r3, #0
    57e2:	4298      	cmp	r0, r3
    57e4:	d011      	beq.n	580a <setvbuf+0x136>
    57e6:	426d      	negs	r5, r5
    57e8:	60a3      	str	r3, [r4, #8]
    57ea:	61a5      	str	r5, [r4, #24]
    57ec:	0018      	movs	r0, r3
    57ee:	e7d3      	b.n	5798 <setvbuf+0xc4>
    57f0:	9801      	ldr	r0, [sp, #4]
    57f2:	f000 fb1b 	bl	5e2c <malloc>
    57f6:	1e07      	subs	r7, r0, #0
    57f8:	d0c0      	beq.n	577c <setvbuf+0xa8>
    57fa:	2380      	movs	r3, #128	; 0x80
    57fc:	89a2      	ldrh	r2, [r4, #12]
    57fe:	9d01      	ldr	r5, [sp, #4]
    5800:	4313      	orrs	r3, r2
    5802:	81a3      	strh	r3, [r4, #12]
    5804:	e7d6      	b.n	57b4 <setvbuf+0xe0>
    5806:	2000      	movs	r0, #0
    5808:	e7ba      	b.n	5780 <setvbuf+0xac>
    580a:	60a5      	str	r5, [r4, #8]
    580c:	e7c4      	b.n	5798 <setvbuf+0xc4>
    580e:	60a0      	str	r0, [r4, #8]
    5810:	e7c2      	b.n	5798 <setvbuf+0xc4>
    5812:	2001      	movs	r0, #1
    5814:	4240      	negs	r0, r0
    5816:	e7bf      	b.n	5798 <setvbuf+0xc4>
    5818:	20000038 	.word	0x20000038
    581c:	0000662c 	.word	0x0000662c
    5820:	fffff35c 	.word	0xfffff35c
    5824:	0000664c 	.word	0x0000664c
    5828:	0000660c 	.word	0x0000660c

0000582c <__utoa>:
    582c:	b5f0      	push	{r4, r5, r6, r7, lr}
    582e:	0017      	movs	r7, r2
    5830:	b08f      	sub	sp, #60	; 0x3c
    5832:	2225      	movs	r2, #37	; 0x25
    5834:	0006      	movs	r6, r0
    5836:	000d      	movs	r5, r1
    5838:	a804      	add	r0, sp, #16
    583a:	4918      	ldr	r1, [pc, #96]	; (589c <__utoa+0x70>)
    583c:	f7ff fec4 	bl	55c8 <memcpy>
    5840:	aa04      	add	r2, sp, #16
    5842:	1ebb      	subs	r3, r7, #2
    5844:	2400      	movs	r4, #0
    5846:	9203      	str	r2, [sp, #12]
    5848:	2b22      	cmp	r3, #34	; 0x22
    584a:	d905      	bls.n	5858 <__utoa+0x2c>
    584c:	702c      	strb	r4, [r5, #0]
    584e:	0025      	movs	r5, r4
    5850:	0028      	movs	r0, r5
    5852:	b00f      	add	sp, #60	; 0x3c
    5854:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5856:	9c01      	ldr	r4, [sp, #4]
    5858:	1c63      	adds	r3, r4, #1
    585a:	9301      	str	r3, [sp, #4]
    585c:	18eb      	adds	r3, r5, r3
    585e:	9300      	str	r3, [sp, #0]
    5860:	0030      	movs	r0, r6
    5862:	3b01      	subs	r3, #1
    5864:	0039      	movs	r1, r7
    5866:	9302      	str	r3, [sp, #8]
    5868:	f7fd fe22 	bl	34b0 <__aeabi_uidivmod>
    586c:	9b03      	ldr	r3, [sp, #12]
    586e:	9a02      	ldr	r2, [sp, #8]
    5870:	5c5b      	ldrb	r3, [r3, r1]
    5872:	0030      	movs	r0, r6
    5874:	7013      	strb	r3, [r2, #0]
    5876:	0039      	movs	r1, r7
    5878:	f7fd fd94 	bl	33a4 <__udivsi3>
    587c:	1e06      	subs	r6, r0, #0
    587e:	d1ea      	bne.n	5856 <__utoa+0x2a>
    5880:	9b00      	ldr	r3, [sp, #0]
    5882:	7018      	strb	r0, [r3, #0]
    5884:	002b      	movs	r3, r5
    5886:	1b5a      	subs	r2, r3, r5
    5888:	4294      	cmp	r4, r2
    588a:	dde1      	ble.n	5850 <__utoa+0x24>
    588c:	781a      	ldrb	r2, [r3, #0]
    588e:	5d29      	ldrb	r1, [r5, r4]
    5890:	7019      	strb	r1, [r3, #0]
    5892:	552a      	strb	r2, [r5, r4]
    5894:	3301      	adds	r3, #1
    5896:	3c01      	subs	r4, #1
    5898:	e7f5      	b.n	5886 <__utoa+0x5a>
    589a:	46c0      	nop			; (mov r8, r8)
    589c:	000065e4 	.word	0x000065e4

000058a0 <__swbuf_r>:
    58a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    58a2:	0005      	movs	r5, r0
    58a4:	000e      	movs	r6, r1
    58a6:	0014      	movs	r4, r2
    58a8:	2800      	cmp	r0, #0
    58aa:	d004      	beq.n	58b6 <__swbuf_r+0x16>
    58ac:	6983      	ldr	r3, [r0, #24]
    58ae:	2b00      	cmp	r3, #0
    58b0:	d101      	bne.n	58b6 <__swbuf_r+0x16>
    58b2:	f000 f9b9 	bl	5c28 <__sinit>
    58b6:	4b22      	ldr	r3, [pc, #136]	; (5940 <__swbuf_r+0xa0>)
    58b8:	429c      	cmp	r4, r3
    58ba:	d12d      	bne.n	5918 <__swbuf_r+0x78>
    58bc:	686c      	ldr	r4, [r5, #4]
    58be:	69a3      	ldr	r3, [r4, #24]
    58c0:	60a3      	str	r3, [r4, #8]
    58c2:	89a3      	ldrh	r3, [r4, #12]
    58c4:	071b      	lsls	r3, r3, #28
    58c6:	d531      	bpl.n	592c <__swbuf_r+0x8c>
    58c8:	6923      	ldr	r3, [r4, #16]
    58ca:	2b00      	cmp	r3, #0
    58cc:	d02e      	beq.n	592c <__swbuf_r+0x8c>
    58ce:	6823      	ldr	r3, [r4, #0]
    58d0:	6922      	ldr	r2, [r4, #16]
    58d2:	b2f7      	uxtb	r7, r6
    58d4:	1a98      	subs	r0, r3, r2
    58d6:	6963      	ldr	r3, [r4, #20]
    58d8:	b2f6      	uxtb	r6, r6
    58da:	4298      	cmp	r0, r3
    58dc:	db05      	blt.n	58ea <__swbuf_r+0x4a>
    58de:	0021      	movs	r1, r4
    58e0:	0028      	movs	r0, r5
    58e2:	f000 f933 	bl	5b4c <_fflush_r>
    58e6:	2800      	cmp	r0, #0
    58e8:	d126      	bne.n	5938 <__swbuf_r+0x98>
    58ea:	68a3      	ldr	r3, [r4, #8]
    58ec:	3001      	adds	r0, #1
    58ee:	3b01      	subs	r3, #1
    58f0:	60a3      	str	r3, [r4, #8]
    58f2:	6823      	ldr	r3, [r4, #0]
    58f4:	1c5a      	adds	r2, r3, #1
    58f6:	6022      	str	r2, [r4, #0]
    58f8:	701f      	strb	r7, [r3, #0]
    58fa:	6963      	ldr	r3, [r4, #20]
    58fc:	4298      	cmp	r0, r3
    58fe:	d004      	beq.n	590a <__swbuf_r+0x6a>
    5900:	89a3      	ldrh	r3, [r4, #12]
    5902:	07db      	lsls	r3, r3, #31
    5904:	d51a      	bpl.n	593c <__swbuf_r+0x9c>
    5906:	2e0a      	cmp	r6, #10
    5908:	d118      	bne.n	593c <__swbuf_r+0x9c>
    590a:	0021      	movs	r1, r4
    590c:	0028      	movs	r0, r5
    590e:	f000 f91d 	bl	5b4c <_fflush_r>
    5912:	2800      	cmp	r0, #0
    5914:	d012      	beq.n	593c <__swbuf_r+0x9c>
    5916:	e00f      	b.n	5938 <__swbuf_r+0x98>
    5918:	4b0a      	ldr	r3, [pc, #40]	; (5944 <__swbuf_r+0xa4>)
    591a:	429c      	cmp	r4, r3
    591c:	d101      	bne.n	5922 <__swbuf_r+0x82>
    591e:	68ac      	ldr	r4, [r5, #8]
    5920:	e7cd      	b.n	58be <__swbuf_r+0x1e>
    5922:	4b09      	ldr	r3, [pc, #36]	; (5948 <__swbuf_r+0xa8>)
    5924:	429c      	cmp	r4, r3
    5926:	d1ca      	bne.n	58be <__swbuf_r+0x1e>
    5928:	68ec      	ldr	r4, [r5, #12]
    592a:	e7c8      	b.n	58be <__swbuf_r+0x1e>
    592c:	0021      	movs	r1, r4
    592e:	0028      	movs	r0, r5
    5930:	f000 f80c 	bl	594c <__swsetup_r>
    5934:	2800      	cmp	r0, #0
    5936:	d0ca      	beq.n	58ce <__swbuf_r+0x2e>
    5938:	2601      	movs	r6, #1
    593a:	4276      	negs	r6, r6
    593c:	0030      	movs	r0, r6
    593e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5940:	0000662c 	.word	0x0000662c
    5944:	0000664c 	.word	0x0000664c
    5948:	0000660c 	.word	0x0000660c

0000594c <__swsetup_r>:
    594c:	4b36      	ldr	r3, [pc, #216]	; (5a28 <__swsetup_r+0xdc>)
    594e:	b570      	push	{r4, r5, r6, lr}
    5950:	681d      	ldr	r5, [r3, #0]
    5952:	0006      	movs	r6, r0
    5954:	000c      	movs	r4, r1
    5956:	2d00      	cmp	r5, #0
    5958:	d005      	beq.n	5966 <__swsetup_r+0x1a>
    595a:	69ab      	ldr	r3, [r5, #24]
    595c:	2b00      	cmp	r3, #0
    595e:	d102      	bne.n	5966 <__swsetup_r+0x1a>
    5960:	0028      	movs	r0, r5
    5962:	f000 f961 	bl	5c28 <__sinit>
    5966:	4b31      	ldr	r3, [pc, #196]	; (5a2c <__swsetup_r+0xe0>)
    5968:	429c      	cmp	r4, r3
    596a:	d10f      	bne.n	598c <__swsetup_r+0x40>
    596c:	686c      	ldr	r4, [r5, #4]
    596e:	230c      	movs	r3, #12
    5970:	5ee2      	ldrsh	r2, [r4, r3]
    5972:	b293      	uxth	r3, r2
    5974:	0719      	lsls	r1, r3, #28
    5976:	d42d      	bmi.n	59d4 <__swsetup_r+0x88>
    5978:	06d9      	lsls	r1, r3, #27
    597a:	d411      	bmi.n	59a0 <__swsetup_r+0x54>
    597c:	2309      	movs	r3, #9
    597e:	2001      	movs	r0, #1
    5980:	6033      	str	r3, [r6, #0]
    5982:	3337      	adds	r3, #55	; 0x37
    5984:	4313      	orrs	r3, r2
    5986:	81a3      	strh	r3, [r4, #12]
    5988:	4240      	negs	r0, r0
    598a:	bd70      	pop	{r4, r5, r6, pc}
    598c:	4b28      	ldr	r3, [pc, #160]	; (5a30 <__swsetup_r+0xe4>)
    598e:	429c      	cmp	r4, r3
    5990:	d101      	bne.n	5996 <__swsetup_r+0x4a>
    5992:	68ac      	ldr	r4, [r5, #8]
    5994:	e7eb      	b.n	596e <__swsetup_r+0x22>
    5996:	4b27      	ldr	r3, [pc, #156]	; (5a34 <__swsetup_r+0xe8>)
    5998:	429c      	cmp	r4, r3
    599a:	d1e8      	bne.n	596e <__swsetup_r+0x22>
    599c:	68ec      	ldr	r4, [r5, #12]
    599e:	e7e6      	b.n	596e <__swsetup_r+0x22>
    59a0:	075b      	lsls	r3, r3, #29
    59a2:	d513      	bpl.n	59cc <__swsetup_r+0x80>
    59a4:	6b61      	ldr	r1, [r4, #52]	; 0x34
    59a6:	2900      	cmp	r1, #0
    59a8:	d008      	beq.n	59bc <__swsetup_r+0x70>
    59aa:	0023      	movs	r3, r4
    59ac:	3344      	adds	r3, #68	; 0x44
    59ae:	4299      	cmp	r1, r3
    59b0:	d002      	beq.n	59b8 <__swsetup_r+0x6c>
    59b2:	0030      	movs	r0, r6
    59b4:	f000 fa44 	bl	5e40 <_free_r>
    59b8:	2300      	movs	r3, #0
    59ba:	6363      	str	r3, [r4, #52]	; 0x34
    59bc:	2224      	movs	r2, #36	; 0x24
    59be:	89a3      	ldrh	r3, [r4, #12]
    59c0:	4393      	bics	r3, r2
    59c2:	81a3      	strh	r3, [r4, #12]
    59c4:	2300      	movs	r3, #0
    59c6:	6063      	str	r3, [r4, #4]
    59c8:	6923      	ldr	r3, [r4, #16]
    59ca:	6023      	str	r3, [r4, #0]
    59cc:	2308      	movs	r3, #8
    59ce:	89a2      	ldrh	r2, [r4, #12]
    59d0:	4313      	orrs	r3, r2
    59d2:	81a3      	strh	r3, [r4, #12]
    59d4:	6923      	ldr	r3, [r4, #16]
    59d6:	2b00      	cmp	r3, #0
    59d8:	d10b      	bne.n	59f2 <__swsetup_r+0xa6>
    59da:	21a0      	movs	r1, #160	; 0xa0
    59dc:	2280      	movs	r2, #128	; 0x80
    59de:	89a3      	ldrh	r3, [r4, #12]
    59e0:	0089      	lsls	r1, r1, #2
    59e2:	0092      	lsls	r2, r2, #2
    59e4:	400b      	ands	r3, r1
    59e6:	4293      	cmp	r3, r2
    59e8:	d003      	beq.n	59f2 <__swsetup_r+0xa6>
    59ea:	0021      	movs	r1, r4
    59ec:	0030      	movs	r0, r6
    59ee:	f000 f9d9 	bl	5da4 <__smakebuf_r>
    59f2:	2301      	movs	r3, #1
    59f4:	89a2      	ldrh	r2, [r4, #12]
    59f6:	4013      	ands	r3, r2
    59f8:	d011      	beq.n	5a1e <__swsetup_r+0xd2>
    59fa:	2300      	movs	r3, #0
    59fc:	60a3      	str	r3, [r4, #8]
    59fe:	6963      	ldr	r3, [r4, #20]
    5a00:	425b      	negs	r3, r3
    5a02:	61a3      	str	r3, [r4, #24]
    5a04:	2000      	movs	r0, #0
    5a06:	6923      	ldr	r3, [r4, #16]
    5a08:	4283      	cmp	r3, r0
    5a0a:	d1be      	bne.n	598a <__swsetup_r+0x3e>
    5a0c:	230c      	movs	r3, #12
    5a0e:	5ee2      	ldrsh	r2, [r4, r3]
    5a10:	0613      	lsls	r3, r2, #24
    5a12:	d5ba      	bpl.n	598a <__swsetup_r+0x3e>
    5a14:	2340      	movs	r3, #64	; 0x40
    5a16:	4313      	orrs	r3, r2
    5a18:	81a3      	strh	r3, [r4, #12]
    5a1a:	3801      	subs	r0, #1
    5a1c:	e7b5      	b.n	598a <__swsetup_r+0x3e>
    5a1e:	0792      	lsls	r2, r2, #30
    5a20:	d400      	bmi.n	5a24 <__swsetup_r+0xd8>
    5a22:	6963      	ldr	r3, [r4, #20]
    5a24:	60a3      	str	r3, [r4, #8]
    5a26:	e7ed      	b.n	5a04 <__swsetup_r+0xb8>
    5a28:	20000038 	.word	0x20000038
    5a2c:	0000662c 	.word	0x0000662c
    5a30:	0000664c 	.word	0x0000664c
    5a34:	0000660c 	.word	0x0000660c

00005a38 <__sflush_r>:
    5a38:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    5a3a:	898a      	ldrh	r2, [r1, #12]
    5a3c:	0005      	movs	r5, r0
    5a3e:	000c      	movs	r4, r1
    5a40:	0713      	lsls	r3, r2, #28
    5a42:	d460      	bmi.n	5b06 <__sflush_r+0xce>
    5a44:	684b      	ldr	r3, [r1, #4]
    5a46:	2b00      	cmp	r3, #0
    5a48:	dc04      	bgt.n	5a54 <__sflush_r+0x1c>
    5a4a:	6c0b      	ldr	r3, [r1, #64]	; 0x40
    5a4c:	2b00      	cmp	r3, #0
    5a4e:	dc01      	bgt.n	5a54 <__sflush_r+0x1c>
    5a50:	2000      	movs	r0, #0
    5a52:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    5a54:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    5a56:	2f00      	cmp	r7, #0
    5a58:	d0fa      	beq.n	5a50 <__sflush_r+0x18>
    5a5a:	2300      	movs	r3, #0
    5a5c:	682e      	ldr	r6, [r5, #0]
    5a5e:	602b      	str	r3, [r5, #0]
    5a60:	2380      	movs	r3, #128	; 0x80
    5a62:	015b      	lsls	r3, r3, #5
    5a64:	401a      	ands	r2, r3
    5a66:	d034      	beq.n	5ad2 <__sflush_r+0x9a>
    5a68:	6d60      	ldr	r0, [r4, #84]	; 0x54
    5a6a:	89a3      	ldrh	r3, [r4, #12]
    5a6c:	075b      	lsls	r3, r3, #29
    5a6e:	d506      	bpl.n	5a7e <__sflush_r+0x46>
    5a70:	6863      	ldr	r3, [r4, #4]
    5a72:	1ac0      	subs	r0, r0, r3
    5a74:	6b63      	ldr	r3, [r4, #52]	; 0x34
    5a76:	2b00      	cmp	r3, #0
    5a78:	d001      	beq.n	5a7e <__sflush_r+0x46>
    5a7a:	6c23      	ldr	r3, [r4, #64]	; 0x40
    5a7c:	1ac0      	subs	r0, r0, r3
    5a7e:	0002      	movs	r2, r0
    5a80:	6a21      	ldr	r1, [r4, #32]
    5a82:	2300      	movs	r3, #0
    5a84:	0028      	movs	r0, r5
    5a86:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    5a88:	47b8      	blx	r7
    5a8a:	89a1      	ldrh	r1, [r4, #12]
    5a8c:	1c43      	adds	r3, r0, #1
    5a8e:	d106      	bne.n	5a9e <__sflush_r+0x66>
    5a90:	682b      	ldr	r3, [r5, #0]
    5a92:	2b1d      	cmp	r3, #29
    5a94:	d831      	bhi.n	5afa <__sflush_r+0xc2>
    5a96:	4a2c      	ldr	r2, [pc, #176]	; (5b48 <__sflush_r+0x110>)
    5a98:	40da      	lsrs	r2, r3
    5a9a:	07d3      	lsls	r3, r2, #31
    5a9c:	d52d      	bpl.n	5afa <__sflush_r+0xc2>
    5a9e:	2300      	movs	r3, #0
    5aa0:	6063      	str	r3, [r4, #4]
    5aa2:	6923      	ldr	r3, [r4, #16]
    5aa4:	6023      	str	r3, [r4, #0]
    5aa6:	04cb      	lsls	r3, r1, #19
    5aa8:	d505      	bpl.n	5ab6 <__sflush_r+0x7e>
    5aaa:	1c43      	adds	r3, r0, #1
    5aac:	d102      	bne.n	5ab4 <__sflush_r+0x7c>
    5aae:	682b      	ldr	r3, [r5, #0]
    5ab0:	2b00      	cmp	r3, #0
    5ab2:	d100      	bne.n	5ab6 <__sflush_r+0x7e>
    5ab4:	6560      	str	r0, [r4, #84]	; 0x54
    5ab6:	6b61      	ldr	r1, [r4, #52]	; 0x34
    5ab8:	602e      	str	r6, [r5, #0]
    5aba:	2900      	cmp	r1, #0
    5abc:	d0c8      	beq.n	5a50 <__sflush_r+0x18>
    5abe:	0023      	movs	r3, r4
    5ac0:	3344      	adds	r3, #68	; 0x44
    5ac2:	4299      	cmp	r1, r3
    5ac4:	d002      	beq.n	5acc <__sflush_r+0x94>
    5ac6:	0028      	movs	r0, r5
    5ac8:	f000 f9ba 	bl	5e40 <_free_r>
    5acc:	2000      	movs	r0, #0
    5ace:	6360      	str	r0, [r4, #52]	; 0x34
    5ad0:	e7bf      	b.n	5a52 <__sflush_r+0x1a>
    5ad2:	2301      	movs	r3, #1
    5ad4:	6a21      	ldr	r1, [r4, #32]
    5ad6:	0028      	movs	r0, r5
    5ad8:	47b8      	blx	r7
    5ada:	1c43      	adds	r3, r0, #1
    5adc:	d1c5      	bne.n	5a6a <__sflush_r+0x32>
    5ade:	682b      	ldr	r3, [r5, #0]
    5ae0:	2b00      	cmp	r3, #0
    5ae2:	d0c2      	beq.n	5a6a <__sflush_r+0x32>
    5ae4:	2b1d      	cmp	r3, #29
    5ae6:	d001      	beq.n	5aec <__sflush_r+0xb4>
    5ae8:	2b16      	cmp	r3, #22
    5aea:	d101      	bne.n	5af0 <__sflush_r+0xb8>
    5aec:	602e      	str	r6, [r5, #0]
    5aee:	e7af      	b.n	5a50 <__sflush_r+0x18>
    5af0:	2340      	movs	r3, #64	; 0x40
    5af2:	89a2      	ldrh	r2, [r4, #12]
    5af4:	4313      	orrs	r3, r2
    5af6:	81a3      	strh	r3, [r4, #12]
    5af8:	e7ab      	b.n	5a52 <__sflush_r+0x1a>
    5afa:	2340      	movs	r3, #64	; 0x40
    5afc:	430b      	orrs	r3, r1
    5afe:	2001      	movs	r0, #1
    5b00:	81a3      	strh	r3, [r4, #12]
    5b02:	4240      	negs	r0, r0
    5b04:	e7a5      	b.n	5a52 <__sflush_r+0x1a>
    5b06:	690f      	ldr	r7, [r1, #16]
    5b08:	2f00      	cmp	r7, #0
    5b0a:	d0a1      	beq.n	5a50 <__sflush_r+0x18>
    5b0c:	680b      	ldr	r3, [r1, #0]
    5b0e:	600f      	str	r7, [r1, #0]
    5b10:	1bdb      	subs	r3, r3, r7
    5b12:	9301      	str	r3, [sp, #4]
    5b14:	2300      	movs	r3, #0
    5b16:	0792      	lsls	r2, r2, #30
    5b18:	d100      	bne.n	5b1c <__sflush_r+0xe4>
    5b1a:	694b      	ldr	r3, [r1, #20]
    5b1c:	60a3      	str	r3, [r4, #8]
    5b1e:	9b01      	ldr	r3, [sp, #4]
    5b20:	2b00      	cmp	r3, #0
    5b22:	dc00      	bgt.n	5b26 <__sflush_r+0xee>
    5b24:	e794      	b.n	5a50 <__sflush_r+0x18>
    5b26:	9b01      	ldr	r3, [sp, #4]
    5b28:	003a      	movs	r2, r7
    5b2a:	6a21      	ldr	r1, [r4, #32]
    5b2c:	0028      	movs	r0, r5
    5b2e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    5b30:	47b0      	blx	r6
    5b32:	2800      	cmp	r0, #0
    5b34:	dc03      	bgt.n	5b3e <__sflush_r+0x106>
    5b36:	2340      	movs	r3, #64	; 0x40
    5b38:	89a2      	ldrh	r2, [r4, #12]
    5b3a:	4313      	orrs	r3, r2
    5b3c:	e7df      	b.n	5afe <__sflush_r+0xc6>
    5b3e:	9b01      	ldr	r3, [sp, #4]
    5b40:	183f      	adds	r7, r7, r0
    5b42:	1a1b      	subs	r3, r3, r0
    5b44:	9301      	str	r3, [sp, #4]
    5b46:	e7ea      	b.n	5b1e <__sflush_r+0xe6>
    5b48:	20400001 	.word	0x20400001

00005b4c <_fflush_r>:
    5b4c:	690b      	ldr	r3, [r1, #16]
    5b4e:	b570      	push	{r4, r5, r6, lr}
    5b50:	0005      	movs	r5, r0
    5b52:	000c      	movs	r4, r1
    5b54:	2b00      	cmp	r3, #0
    5b56:	d101      	bne.n	5b5c <_fflush_r+0x10>
    5b58:	2000      	movs	r0, #0
    5b5a:	bd70      	pop	{r4, r5, r6, pc}
    5b5c:	2800      	cmp	r0, #0
    5b5e:	d004      	beq.n	5b6a <_fflush_r+0x1e>
    5b60:	6983      	ldr	r3, [r0, #24]
    5b62:	2b00      	cmp	r3, #0
    5b64:	d101      	bne.n	5b6a <_fflush_r+0x1e>
    5b66:	f000 f85f 	bl	5c28 <__sinit>
    5b6a:	4b0b      	ldr	r3, [pc, #44]	; (5b98 <_fflush_r+0x4c>)
    5b6c:	429c      	cmp	r4, r3
    5b6e:	d109      	bne.n	5b84 <_fflush_r+0x38>
    5b70:	686c      	ldr	r4, [r5, #4]
    5b72:	220c      	movs	r2, #12
    5b74:	5ea3      	ldrsh	r3, [r4, r2]
    5b76:	2b00      	cmp	r3, #0
    5b78:	d0ee      	beq.n	5b58 <_fflush_r+0xc>
    5b7a:	0021      	movs	r1, r4
    5b7c:	0028      	movs	r0, r5
    5b7e:	f7ff ff5b 	bl	5a38 <__sflush_r>
    5b82:	e7ea      	b.n	5b5a <_fflush_r+0xe>
    5b84:	4b05      	ldr	r3, [pc, #20]	; (5b9c <_fflush_r+0x50>)
    5b86:	429c      	cmp	r4, r3
    5b88:	d101      	bne.n	5b8e <_fflush_r+0x42>
    5b8a:	68ac      	ldr	r4, [r5, #8]
    5b8c:	e7f1      	b.n	5b72 <_fflush_r+0x26>
    5b8e:	4b04      	ldr	r3, [pc, #16]	; (5ba0 <_fflush_r+0x54>)
    5b90:	429c      	cmp	r4, r3
    5b92:	d1ee      	bne.n	5b72 <_fflush_r+0x26>
    5b94:	68ec      	ldr	r4, [r5, #12]
    5b96:	e7ec      	b.n	5b72 <_fflush_r+0x26>
    5b98:	0000662c 	.word	0x0000662c
    5b9c:	0000664c 	.word	0x0000664c
    5ba0:	0000660c 	.word	0x0000660c

00005ba4 <_cleanup_r>:
    5ba4:	b510      	push	{r4, lr}
    5ba6:	4902      	ldr	r1, [pc, #8]	; (5bb0 <_cleanup_r+0xc>)
    5ba8:	f000 f8b2 	bl	5d10 <_fwalk_reent>
    5bac:	bd10      	pop	{r4, pc}
    5bae:	46c0      	nop			; (mov r8, r8)
    5bb0:	00005b4d 	.word	0x00005b4d

00005bb4 <std.isra.0>:
    5bb4:	2300      	movs	r3, #0
    5bb6:	b510      	push	{r4, lr}
    5bb8:	0004      	movs	r4, r0
    5bba:	6003      	str	r3, [r0, #0]
    5bbc:	6043      	str	r3, [r0, #4]
    5bbe:	6083      	str	r3, [r0, #8]
    5bc0:	8181      	strh	r1, [r0, #12]
    5bc2:	6643      	str	r3, [r0, #100]	; 0x64
    5bc4:	81c2      	strh	r2, [r0, #14]
    5bc6:	6103      	str	r3, [r0, #16]
    5bc8:	6143      	str	r3, [r0, #20]
    5bca:	6183      	str	r3, [r0, #24]
    5bcc:	0019      	movs	r1, r3
    5bce:	2208      	movs	r2, #8
    5bd0:	305c      	adds	r0, #92	; 0x5c
    5bd2:	f7ff fd02 	bl	55da <memset>
    5bd6:	4b05      	ldr	r3, [pc, #20]	; (5bec <std.isra.0+0x38>)
    5bd8:	6224      	str	r4, [r4, #32]
    5bda:	6263      	str	r3, [r4, #36]	; 0x24
    5bdc:	4b04      	ldr	r3, [pc, #16]	; (5bf0 <std.isra.0+0x3c>)
    5bde:	62a3      	str	r3, [r4, #40]	; 0x28
    5be0:	4b04      	ldr	r3, [pc, #16]	; (5bf4 <std.isra.0+0x40>)
    5be2:	62e3      	str	r3, [r4, #44]	; 0x2c
    5be4:	4b04      	ldr	r3, [pc, #16]	; (5bf8 <std.isra.0+0x44>)
    5be6:	6323      	str	r3, [r4, #48]	; 0x30
    5be8:	bd10      	pop	{r4, pc}
    5bea:	46c0      	nop			; (mov r8, r8)
    5bec:	00005fb5 	.word	0x00005fb5
    5bf0:	00005fdd 	.word	0x00005fdd
    5bf4:	00006015 	.word	0x00006015
    5bf8:	00006041 	.word	0x00006041

00005bfc <__sfmoreglue>:
    5bfc:	b570      	push	{r4, r5, r6, lr}
    5bfe:	2568      	movs	r5, #104	; 0x68
    5c00:	1e4a      	subs	r2, r1, #1
    5c02:	4355      	muls	r5, r2
    5c04:	000e      	movs	r6, r1
    5c06:	0029      	movs	r1, r5
    5c08:	3174      	adds	r1, #116	; 0x74
    5c0a:	f000 f963 	bl	5ed4 <_malloc_r>
    5c0e:	1e04      	subs	r4, r0, #0
    5c10:	d008      	beq.n	5c24 <__sfmoreglue+0x28>
    5c12:	2100      	movs	r1, #0
    5c14:	002a      	movs	r2, r5
    5c16:	6001      	str	r1, [r0, #0]
    5c18:	6046      	str	r6, [r0, #4]
    5c1a:	300c      	adds	r0, #12
    5c1c:	60a0      	str	r0, [r4, #8]
    5c1e:	3268      	adds	r2, #104	; 0x68
    5c20:	f7ff fcdb 	bl	55da <memset>
    5c24:	0020      	movs	r0, r4
    5c26:	bd70      	pop	{r4, r5, r6, pc}

00005c28 <__sinit>:
    5c28:	6983      	ldr	r3, [r0, #24]
    5c2a:	b513      	push	{r0, r1, r4, lr}
    5c2c:	0004      	movs	r4, r0
    5c2e:	2b00      	cmp	r3, #0
    5c30:	d128      	bne.n	5c84 <__sinit+0x5c>
    5c32:	6483      	str	r3, [r0, #72]	; 0x48
    5c34:	64c3      	str	r3, [r0, #76]	; 0x4c
    5c36:	6503      	str	r3, [r0, #80]	; 0x50
    5c38:	4b13      	ldr	r3, [pc, #76]	; (5c88 <__sinit+0x60>)
    5c3a:	4a14      	ldr	r2, [pc, #80]	; (5c8c <__sinit+0x64>)
    5c3c:	681b      	ldr	r3, [r3, #0]
    5c3e:	6282      	str	r2, [r0, #40]	; 0x28
    5c40:	9301      	str	r3, [sp, #4]
    5c42:	4298      	cmp	r0, r3
    5c44:	d101      	bne.n	5c4a <__sinit+0x22>
    5c46:	2301      	movs	r3, #1
    5c48:	6183      	str	r3, [r0, #24]
    5c4a:	0020      	movs	r0, r4
    5c4c:	f000 f820 	bl	5c90 <__sfp>
    5c50:	6060      	str	r0, [r4, #4]
    5c52:	0020      	movs	r0, r4
    5c54:	f000 f81c 	bl	5c90 <__sfp>
    5c58:	60a0      	str	r0, [r4, #8]
    5c5a:	0020      	movs	r0, r4
    5c5c:	f000 f818 	bl	5c90 <__sfp>
    5c60:	2200      	movs	r2, #0
    5c62:	60e0      	str	r0, [r4, #12]
    5c64:	2104      	movs	r1, #4
    5c66:	6860      	ldr	r0, [r4, #4]
    5c68:	f7ff ffa4 	bl	5bb4 <std.isra.0>
    5c6c:	2201      	movs	r2, #1
    5c6e:	2109      	movs	r1, #9
    5c70:	68a0      	ldr	r0, [r4, #8]
    5c72:	f7ff ff9f 	bl	5bb4 <std.isra.0>
    5c76:	2202      	movs	r2, #2
    5c78:	2112      	movs	r1, #18
    5c7a:	68e0      	ldr	r0, [r4, #12]
    5c7c:	f7ff ff9a 	bl	5bb4 <std.isra.0>
    5c80:	2301      	movs	r3, #1
    5c82:	61a3      	str	r3, [r4, #24]
    5c84:	bd13      	pop	{r0, r1, r4, pc}
    5c86:	46c0      	nop			; (mov r8, r8)
    5c88:	000065e0 	.word	0x000065e0
    5c8c:	00005ba5 	.word	0x00005ba5

00005c90 <__sfp>:
    5c90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5c92:	4b1e      	ldr	r3, [pc, #120]	; (5d0c <__sfp+0x7c>)
    5c94:	0007      	movs	r7, r0
    5c96:	681e      	ldr	r6, [r3, #0]
    5c98:	69b3      	ldr	r3, [r6, #24]
    5c9a:	2b00      	cmp	r3, #0
    5c9c:	d102      	bne.n	5ca4 <__sfp+0x14>
    5c9e:	0030      	movs	r0, r6
    5ca0:	f7ff ffc2 	bl	5c28 <__sinit>
    5ca4:	3648      	adds	r6, #72	; 0x48
    5ca6:	68b4      	ldr	r4, [r6, #8]
    5ca8:	6873      	ldr	r3, [r6, #4]
    5caa:	3b01      	subs	r3, #1
    5cac:	d504      	bpl.n	5cb8 <__sfp+0x28>
    5cae:	6833      	ldr	r3, [r6, #0]
    5cb0:	2b00      	cmp	r3, #0
    5cb2:	d007      	beq.n	5cc4 <__sfp+0x34>
    5cb4:	6836      	ldr	r6, [r6, #0]
    5cb6:	e7f6      	b.n	5ca6 <__sfp+0x16>
    5cb8:	220c      	movs	r2, #12
    5cba:	5ea5      	ldrsh	r5, [r4, r2]
    5cbc:	2d00      	cmp	r5, #0
    5cbe:	d00d      	beq.n	5cdc <__sfp+0x4c>
    5cc0:	3468      	adds	r4, #104	; 0x68
    5cc2:	e7f2      	b.n	5caa <__sfp+0x1a>
    5cc4:	2104      	movs	r1, #4
    5cc6:	0038      	movs	r0, r7
    5cc8:	f7ff ff98 	bl	5bfc <__sfmoreglue>
    5ccc:	6030      	str	r0, [r6, #0]
    5cce:	2800      	cmp	r0, #0
    5cd0:	d1f0      	bne.n	5cb4 <__sfp+0x24>
    5cd2:	230c      	movs	r3, #12
    5cd4:	0004      	movs	r4, r0
    5cd6:	603b      	str	r3, [r7, #0]
    5cd8:	0020      	movs	r0, r4
    5cda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5cdc:	2301      	movs	r3, #1
    5cde:	0020      	movs	r0, r4
    5ce0:	425b      	negs	r3, r3
    5ce2:	81e3      	strh	r3, [r4, #14]
    5ce4:	3302      	adds	r3, #2
    5ce6:	81a3      	strh	r3, [r4, #12]
    5ce8:	6665      	str	r5, [r4, #100]	; 0x64
    5cea:	6025      	str	r5, [r4, #0]
    5cec:	60a5      	str	r5, [r4, #8]
    5cee:	6065      	str	r5, [r4, #4]
    5cf0:	6125      	str	r5, [r4, #16]
    5cf2:	6165      	str	r5, [r4, #20]
    5cf4:	61a5      	str	r5, [r4, #24]
    5cf6:	2208      	movs	r2, #8
    5cf8:	0029      	movs	r1, r5
    5cfa:	305c      	adds	r0, #92	; 0x5c
    5cfc:	f7ff fc6d 	bl	55da <memset>
    5d00:	6365      	str	r5, [r4, #52]	; 0x34
    5d02:	63a5      	str	r5, [r4, #56]	; 0x38
    5d04:	64a5      	str	r5, [r4, #72]	; 0x48
    5d06:	64e5      	str	r5, [r4, #76]	; 0x4c
    5d08:	e7e6      	b.n	5cd8 <__sfp+0x48>
    5d0a:	46c0      	nop			; (mov r8, r8)
    5d0c:	000065e0 	.word	0x000065e0

00005d10 <_fwalk_reent>:
    5d10:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    5d12:	0004      	movs	r4, r0
    5d14:	0007      	movs	r7, r0
    5d16:	2600      	movs	r6, #0
    5d18:	9101      	str	r1, [sp, #4]
    5d1a:	3448      	adds	r4, #72	; 0x48
    5d1c:	2c00      	cmp	r4, #0
    5d1e:	d101      	bne.n	5d24 <_fwalk_reent+0x14>
    5d20:	0030      	movs	r0, r6
    5d22:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    5d24:	6863      	ldr	r3, [r4, #4]
    5d26:	68a5      	ldr	r5, [r4, #8]
    5d28:	9300      	str	r3, [sp, #0]
    5d2a:	9b00      	ldr	r3, [sp, #0]
    5d2c:	3b01      	subs	r3, #1
    5d2e:	9300      	str	r3, [sp, #0]
    5d30:	d501      	bpl.n	5d36 <_fwalk_reent+0x26>
    5d32:	6824      	ldr	r4, [r4, #0]
    5d34:	e7f2      	b.n	5d1c <_fwalk_reent+0xc>
    5d36:	89ab      	ldrh	r3, [r5, #12]
    5d38:	2b01      	cmp	r3, #1
    5d3a:	d908      	bls.n	5d4e <_fwalk_reent+0x3e>
    5d3c:	220e      	movs	r2, #14
    5d3e:	5eab      	ldrsh	r3, [r5, r2]
    5d40:	3301      	adds	r3, #1
    5d42:	d004      	beq.n	5d4e <_fwalk_reent+0x3e>
    5d44:	0029      	movs	r1, r5
    5d46:	0038      	movs	r0, r7
    5d48:	9b01      	ldr	r3, [sp, #4]
    5d4a:	4798      	blx	r3
    5d4c:	4306      	orrs	r6, r0
    5d4e:	3568      	adds	r5, #104	; 0x68
    5d50:	e7eb      	b.n	5d2a <_fwalk_reent+0x1a>
	...

00005d54 <__swhatbuf_r>:
    5d54:	b570      	push	{r4, r5, r6, lr}
    5d56:	000e      	movs	r6, r1
    5d58:	001d      	movs	r5, r3
    5d5a:	230e      	movs	r3, #14
    5d5c:	5ec9      	ldrsh	r1, [r1, r3]
    5d5e:	b090      	sub	sp, #64	; 0x40
    5d60:	0014      	movs	r4, r2
    5d62:	2900      	cmp	r1, #0
    5d64:	da07      	bge.n	5d76 <__swhatbuf_r+0x22>
    5d66:	2300      	movs	r3, #0
    5d68:	602b      	str	r3, [r5, #0]
    5d6a:	89b3      	ldrh	r3, [r6, #12]
    5d6c:	061b      	lsls	r3, r3, #24
    5d6e:	d411      	bmi.n	5d94 <__swhatbuf_r+0x40>
    5d70:	2380      	movs	r3, #128	; 0x80
    5d72:	00db      	lsls	r3, r3, #3
    5d74:	e00f      	b.n	5d96 <__swhatbuf_r+0x42>
    5d76:	aa01      	add	r2, sp, #4
    5d78:	f000 f98e 	bl	6098 <_fstat_r>
    5d7c:	2800      	cmp	r0, #0
    5d7e:	dbf2      	blt.n	5d66 <__swhatbuf_r+0x12>
    5d80:	22f0      	movs	r2, #240	; 0xf0
    5d82:	9b02      	ldr	r3, [sp, #8]
    5d84:	0212      	lsls	r2, r2, #8
    5d86:	4013      	ands	r3, r2
    5d88:	4a05      	ldr	r2, [pc, #20]	; (5da0 <__swhatbuf_r+0x4c>)
    5d8a:	189b      	adds	r3, r3, r2
    5d8c:	425a      	negs	r2, r3
    5d8e:	4153      	adcs	r3, r2
    5d90:	602b      	str	r3, [r5, #0]
    5d92:	e7ed      	b.n	5d70 <__swhatbuf_r+0x1c>
    5d94:	2340      	movs	r3, #64	; 0x40
    5d96:	2000      	movs	r0, #0
    5d98:	6023      	str	r3, [r4, #0]
    5d9a:	b010      	add	sp, #64	; 0x40
    5d9c:	bd70      	pop	{r4, r5, r6, pc}
    5d9e:	46c0      	nop			; (mov r8, r8)
    5da0:	ffffe000 	.word	0xffffe000

00005da4 <__smakebuf_r>:
    5da4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    5da6:	2602      	movs	r6, #2
    5da8:	898b      	ldrh	r3, [r1, #12]
    5daa:	0005      	movs	r5, r0
    5dac:	000c      	movs	r4, r1
    5dae:	4233      	tst	r3, r6
    5db0:	d006      	beq.n	5dc0 <__smakebuf_r+0x1c>
    5db2:	0023      	movs	r3, r4
    5db4:	3347      	adds	r3, #71	; 0x47
    5db6:	6023      	str	r3, [r4, #0]
    5db8:	6123      	str	r3, [r4, #16]
    5dba:	2301      	movs	r3, #1
    5dbc:	6163      	str	r3, [r4, #20]
    5dbe:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    5dc0:	ab01      	add	r3, sp, #4
    5dc2:	466a      	mov	r2, sp
    5dc4:	f7ff ffc6 	bl	5d54 <__swhatbuf_r>
    5dc8:	9900      	ldr	r1, [sp, #0]
    5dca:	0007      	movs	r7, r0
    5dcc:	0028      	movs	r0, r5
    5dce:	f000 f881 	bl	5ed4 <_malloc_r>
    5dd2:	2800      	cmp	r0, #0
    5dd4:	d108      	bne.n	5de8 <__smakebuf_r+0x44>
    5dd6:	220c      	movs	r2, #12
    5dd8:	5ea3      	ldrsh	r3, [r4, r2]
    5dda:	059a      	lsls	r2, r3, #22
    5ddc:	d4ef      	bmi.n	5dbe <__smakebuf_r+0x1a>
    5dde:	2203      	movs	r2, #3
    5de0:	4393      	bics	r3, r2
    5de2:	431e      	orrs	r6, r3
    5de4:	81a6      	strh	r6, [r4, #12]
    5de6:	e7e4      	b.n	5db2 <__smakebuf_r+0xe>
    5de8:	4b0f      	ldr	r3, [pc, #60]	; (5e28 <__smakebuf_r+0x84>)
    5dea:	62ab      	str	r3, [r5, #40]	; 0x28
    5dec:	2380      	movs	r3, #128	; 0x80
    5dee:	89a2      	ldrh	r2, [r4, #12]
    5df0:	6020      	str	r0, [r4, #0]
    5df2:	4313      	orrs	r3, r2
    5df4:	81a3      	strh	r3, [r4, #12]
    5df6:	9b00      	ldr	r3, [sp, #0]
    5df8:	6120      	str	r0, [r4, #16]
    5dfa:	6163      	str	r3, [r4, #20]
    5dfc:	9b01      	ldr	r3, [sp, #4]
    5dfe:	2b00      	cmp	r3, #0
    5e00:	d00d      	beq.n	5e1e <__smakebuf_r+0x7a>
    5e02:	230e      	movs	r3, #14
    5e04:	5ee1      	ldrsh	r1, [r4, r3]
    5e06:	0028      	movs	r0, r5
    5e08:	f000 f958 	bl	60bc <_isatty_r>
    5e0c:	2800      	cmp	r0, #0
    5e0e:	d006      	beq.n	5e1e <__smakebuf_r+0x7a>
    5e10:	2203      	movs	r2, #3
    5e12:	89a3      	ldrh	r3, [r4, #12]
    5e14:	4393      	bics	r3, r2
    5e16:	001a      	movs	r2, r3
    5e18:	2301      	movs	r3, #1
    5e1a:	4313      	orrs	r3, r2
    5e1c:	81a3      	strh	r3, [r4, #12]
    5e1e:	89a0      	ldrh	r0, [r4, #12]
    5e20:	4338      	orrs	r0, r7
    5e22:	81a0      	strh	r0, [r4, #12]
    5e24:	e7cb      	b.n	5dbe <__smakebuf_r+0x1a>
    5e26:	46c0      	nop			; (mov r8, r8)
    5e28:	00005ba5 	.word	0x00005ba5

00005e2c <malloc>:
    5e2c:	b510      	push	{r4, lr}
    5e2e:	4b03      	ldr	r3, [pc, #12]	; (5e3c <malloc+0x10>)
    5e30:	0001      	movs	r1, r0
    5e32:	6818      	ldr	r0, [r3, #0]
    5e34:	f000 f84e 	bl	5ed4 <_malloc_r>
    5e38:	bd10      	pop	{r4, pc}
    5e3a:	46c0      	nop			; (mov r8, r8)
    5e3c:	20000038 	.word	0x20000038

00005e40 <_free_r>:
    5e40:	b570      	push	{r4, r5, r6, lr}
    5e42:	0005      	movs	r5, r0
    5e44:	2900      	cmp	r1, #0
    5e46:	d010      	beq.n	5e6a <_free_r+0x2a>
    5e48:	1f0c      	subs	r4, r1, #4
    5e4a:	6823      	ldr	r3, [r4, #0]
    5e4c:	2b00      	cmp	r3, #0
    5e4e:	da00      	bge.n	5e52 <_free_r+0x12>
    5e50:	18e4      	adds	r4, r4, r3
    5e52:	0028      	movs	r0, r5
    5e54:	f000 f958 	bl	6108 <__malloc_lock>
    5e58:	4a1d      	ldr	r2, [pc, #116]	; (5ed0 <_free_r+0x90>)
    5e5a:	6813      	ldr	r3, [r2, #0]
    5e5c:	2b00      	cmp	r3, #0
    5e5e:	d105      	bne.n	5e6c <_free_r+0x2c>
    5e60:	6063      	str	r3, [r4, #4]
    5e62:	6014      	str	r4, [r2, #0]
    5e64:	0028      	movs	r0, r5
    5e66:	f000 f950 	bl	610a <__malloc_unlock>
    5e6a:	bd70      	pop	{r4, r5, r6, pc}
    5e6c:	42a3      	cmp	r3, r4
    5e6e:	d909      	bls.n	5e84 <_free_r+0x44>
    5e70:	6821      	ldr	r1, [r4, #0]
    5e72:	1860      	adds	r0, r4, r1
    5e74:	4283      	cmp	r3, r0
    5e76:	d1f3      	bne.n	5e60 <_free_r+0x20>
    5e78:	6818      	ldr	r0, [r3, #0]
    5e7a:	685b      	ldr	r3, [r3, #4]
    5e7c:	1841      	adds	r1, r0, r1
    5e7e:	6021      	str	r1, [r4, #0]
    5e80:	e7ee      	b.n	5e60 <_free_r+0x20>
    5e82:	0013      	movs	r3, r2
    5e84:	685a      	ldr	r2, [r3, #4]
    5e86:	2a00      	cmp	r2, #0
    5e88:	d001      	beq.n	5e8e <_free_r+0x4e>
    5e8a:	42a2      	cmp	r2, r4
    5e8c:	d9f9      	bls.n	5e82 <_free_r+0x42>
    5e8e:	6819      	ldr	r1, [r3, #0]
    5e90:	1858      	adds	r0, r3, r1
    5e92:	42a0      	cmp	r0, r4
    5e94:	d10b      	bne.n	5eae <_free_r+0x6e>
    5e96:	6820      	ldr	r0, [r4, #0]
    5e98:	1809      	adds	r1, r1, r0
    5e9a:	1858      	adds	r0, r3, r1
    5e9c:	6019      	str	r1, [r3, #0]
    5e9e:	4282      	cmp	r2, r0
    5ea0:	d1e0      	bne.n	5e64 <_free_r+0x24>
    5ea2:	6810      	ldr	r0, [r2, #0]
    5ea4:	6852      	ldr	r2, [r2, #4]
    5ea6:	1841      	adds	r1, r0, r1
    5ea8:	6019      	str	r1, [r3, #0]
    5eaa:	605a      	str	r2, [r3, #4]
    5eac:	e7da      	b.n	5e64 <_free_r+0x24>
    5eae:	42a0      	cmp	r0, r4
    5eb0:	d902      	bls.n	5eb8 <_free_r+0x78>
    5eb2:	230c      	movs	r3, #12
    5eb4:	602b      	str	r3, [r5, #0]
    5eb6:	e7d5      	b.n	5e64 <_free_r+0x24>
    5eb8:	6821      	ldr	r1, [r4, #0]
    5eba:	1860      	adds	r0, r4, r1
    5ebc:	4282      	cmp	r2, r0
    5ebe:	d103      	bne.n	5ec8 <_free_r+0x88>
    5ec0:	6810      	ldr	r0, [r2, #0]
    5ec2:	6852      	ldr	r2, [r2, #4]
    5ec4:	1841      	adds	r1, r0, r1
    5ec6:	6021      	str	r1, [r4, #0]
    5ec8:	6062      	str	r2, [r4, #4]
    5eca:	605c      	str	r4, [r3, #4]
    5ecc:	e7ca      	b.n	5e64 <_free_r+0x24>
    5ece:	46c0      	nop			; (mov r8, r8)
    5ed0:	200003d4 	.word	0x200003d4

00005ed4 <_malloc_r>:
    5ed4:	2303      	movs	r3, #3
    5ed6:	b570      	push	{r4, r5, r6, lr}
    5ed8:	1ccd      	adds	r5, r1, #3
    5eda:	439d      	bics	r5, r3
    5edc:	3508      	adds	r5, #8
    5ede:	0006      	movs	r6, r0
    5ee0:	2d0c      	cmp	r5, #12
    5ee2:	d21e      	bcs.n	5f22 <_malloc_r+0x4e>
    5ee4:	250c      	movs	r5, #12
    5ee6:	42a9      	cmp	r1, r5
    5ee8:	d81d      	bhi.n	5f26 <_malloc_r+0x52>
    5eea:	0030      	movs	r0, r6
    5eec:	f000 f90c 	bl	6108 <__malloc_lock>
    5ef0:	4a25      	ldr	r2, [pc, #148]	; (5f88 <_malloc_r+0xb4>)
    5ef2:	6814      	ldr	r4, [r2, #0]
    5ef4:	0021      	movs	r1, r4
    5ef6:	2900      	cmp	r1, #0
    5ef8:	d119      	bne.n	5f2e <_malloc_r+0x5a>
    5efa:	4c24      	ldr	r4, [pc, #144]	; (5f8c <_malloc_r+0xb8>)
    5efc:	6823      	ldr	r3, [r4, #0]
    5efe:	2b00      	cmp	r3, #0
    5f00:	d103      	bne.n	5f0a <_malloc_r+0x36>
    5f02:	0030      	movs	r0, r6
    5f04:	f000 f844 	bl	5f90 <_sbrk_r>
    5f08:	6020      	str	r0, [r4, #0]
    5f0a:	0029      	movs	r1, r5
    5f0c:	0030      	movs	r0, r6
    5f0e:	f000 f83f 	bl	5f90 <_sbrk_r>
    5f12:	1c43      	adds	r3, r0, #1
    5f14:	d12c      	bne.n	5f70 <_malloc_r+0x9c>
    5f16:	230c      	movs	r3, #12
    5f18:	0030      	movs	r0, r6
    5f1a:	6033      	str	r3, [r6, #0]
    5f1c:	f000 f8f5 	bl	610a <__malloc_unlock>
    5f20:	e003      	b.n	5f2a <_malloc_r+0x56>
    5f22:	2d00      	cmp	r5, #0
    5f24:	dadf      	bge.n	5ee6 <_malloc_r+0x12>
    5f26:	230c      	movs	r3, #12
    5f28:	6033      	str	r3, [r6, #0]
    5f2a:	2000      	movs	r0, #0
    5f2c:	bd70      	pop	{r4, r5, r6, pc}
    5f2e:	680b      	ldr	r3, [r1, #0]
    5f30:	1b5b      	subs	r3, r3, r5
    5f32:	d41a      	bmi.n	5f6a <_malloc_r+0x96>
    5f34:	2b0b      	cmp	r3, #11
    5f36:	d903      	bls.n	5f40 <_malloc_r+0x6c>
    5f38:	600b      	str	r3, [r1, #0]
    5f3a:	18cc      	adds	r4, r1, r3
    5f3c:	6025      	str	r5, [r4, #0]
    5f3e:	e003      	b.n	5f48 <_malloc_r+0x74>
    5f40:	428c      	cmp	r4, r1
    5f42:	d10e      	bne.n	5f62 <_malloc_r+0x8e>
    5f44:	6863      	ldr	r3, [r4, #4]
    5f46:	6013      	str	r3, [r2, #0]
    5f48:	0030      	movs	r0, r6
    5f4a:	f000 f8de 	bl	610a <__malloc_unlock>
    5f4e:	0020      	movs	r0, r4
    5f50:	2207      	movs	r2, #7
    5f52:	300b      	adds	r0, #11
    5f54:	1d23      	adds	r3, r4, #4
    5f56:	4390      	bics	r0, r2
    5f58:	1ac3      	subs	r3, r0, r3
    5f5a:	d0e7      	beq.n	5f2c <_malloc_r+0x58>
    5f5c:	425a      	negs	r2, r3
    5f5e:	50e2      	str	r2, [r4, r3]
    5f60:	e7e4      	b.n	5f2c <_malloc_r+0x58>
    5f62:	684b      	ldr	r3, [r1, #4]
    5f64:	6063      	str	r3, [r4, #4]
    5f66:	000c      	movs	r4, r1
    5f68:	e7ee      	b.n	5f48 <_malloc_r+0x74>
    5f6a:	000c      	movs	r4, r1
    5f6c:	6849      	ldr	r1, [r1, #4]
    5f6e:	e7c2      	b.n	5ef6 <_malloc_r+0x22>
    5f70:	2303      	movs	r3, #3
    5f72:	1cc4      	adds	r4, r0, #3
    5f74:	439c      	bics	r4, r3
    5f76:	42a0      	cmp	r0, r4
    5f78:	d0e0      	beq.n	5f3c <_malloc_r+0x68>
    5f7a:	1a21      	subs	r1, r4, r0
    5f7c:	0030      	movs	r0, r6
    5f7e:	f000 f807 	bl	5f90 <_sbrk_r>
    5f82:	1c43      	adds	r3, r0, #1
    5f84:	d1da      	bne.n	5f3c <_malloc_r+0x68>
    5f86:	e7c6      	b.n	5f16 <_malloc_r+0x42>
    5f88:	200003d4 	.word	0x200003d4
    5f8c:	200003d8 	.word	0x200003d8

00005f90 <_sbrk_r>:
    5f90:	2300      	movs	r3, #0
    5f92:	b570      	push	{r4, r5, r6, lr}
    5f94:	4c06      	ldr	r4, [pc, #24]	; (5fb0 <_sbrk_r+0x20>)
    5f96:	0005      	movs	r5, r0
    5f98:	0008      	movs	r0, r1
    5f9a:	6023      	str	r3, [r4, #0]
    5f9c:	f7fd f8be 	bl	311c <_sbrk>
    5fa0:	1c43      	adds	r3, r0, #1
    5fa2:	d103      	bne.n	5fac <_sbrk_r+0x1c>
    5fa4:	6823      	ldr	r3, [r4, #0]
    5fa6:	2b00      	cmp	r3, #0
    5fa8:	d000      	beq.n	5fac <_sbrk_r+0x1c>
    5faa:	602b      	str	r3, [r5, #0]
    5fac:	bd70      	pop	{r4, r5, r6, pc}
    5fae:	46c0      	nop			; (mov r8, r8)
    5fb0:	20000508 	.word	0x20000508

00005fb4 <__sread>:
    5fb4:	b570      	push	{r4, r5, r6, lr}
    5fb6:	000c      	movs	r4, r1
    5fb8:	250e      	movs	r5, #14
    5fba:	5f49      	ldrsh	r1, [r1, r5]
    5fbc:	f000 f8a6 	bl	610c <_read_r>
    5fc0:	2800      	cmp	r0, #0
    5fc2:	db03      	blt.n	5fcc <__sread+0x18>
    5fc4:	6d63      	ldr	r3, [r4, #84]	; 0x54
    5fc6:	181b      	adds	r3, r3, r0
    5fc8:	6563      	str	r3, [r4, #84]	; 0x54
    5fca:	bd70      	pop	{r4, r5, r6, pc}
    5fcc:	89a3      	ldrh	r3, [r4, #12]
    5fce:	4a02      	ldr	r2, [pc, #8]	; (5fd8 <__sread+0x24>)
    5fd0:	4013      	ands	r3, r2
    5fd2:	81a3      	strh	r3, [r4, #12]
    5fd4:	e7f9      	b.n	5fca <__sread+0x16>
    5fd6:	46c0      	nop			; (mov r8, r8)
    5fd8:	ffffefff 	.word	0xffffefff

00005fdc <__swrite>:
    5fdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5fde:	001f      	movs	r7, r3
    5fe0:	898b      	ldrh	r3, [r1, #12]
    5fe2:	0005      	movs	r5, r0
    5fe4:	000c      	movs	r4, r1
    5fe6:	0016      	movs	r6, r2
    5fe8:	05db      	lsls	r3, r3, #23
    5fea:	d505      	bpl.n	5ff8 <__swrite+0x1c>
    5fec:	230e      	movs	r3, #14
    5fee:	5ec9      	ldrsh	r1, [r1, r3]
    5ff0:	2200      	movs	r2, #0
    5ff2:	2302      	movs	r3, #2
    5ff4:	f000 f874 	bl	60e0 <_lseek_r>
    5ff8:	89a3      	ldrh	r3, [r4, #12]
    5ffa:	4a05      	ldr	r2, [pc, #20]	; (6010 <__swrite+0x34>)
    5ffc:	0028      	movs	r0, r5
    5ffe:	4013      	ands	r3, r2
    6000:	81a3      	strh	r3, [r4, #12]
    6002:	0032      	movs	r2, r6
    6004:	230e      	movs	r3, #14
    6006:	5ee1      	ldrsh	r1, [r4, r3]
    6008:	003b      	movs	r3, r7
    600a:	f000 f81f 	bl	604c <_write_r>
    600e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    6010:	ffffefff 	.word	0xffffefff

00006014 <__sseek>:
    6014:	b570      	push	{r4, r5, r6, lr}
    6016:	000c      	movs	r4, r1
    6018:	250e      	movs	r5, #14
    601a:	5f49      	ldrsh	r1, [r1, r5]
    601c:	f000 f860 	bl	60e0 <_lseek_r>
    6020:	89a3      	ldrh	r3, [r4, #12]
    6022:	1c42      	adds	r2, r0, #1
    6024:	d103      	bne.n	602e <__sseek+0x1a>
    6026:	4a05      	ldr	r2, [pc, #20]	; (603c <__sseek+0x28>)
    6028:	4013      	ands	r3, r2
    602a:	81a3      	strh	r3, [r4, #12]
    602c:	bd70      	pop	{r4, r5, r6, pc}
    602e:	2280      	movs	r2, #128	; 0x80
    6030:	0152      	lsls	r2, r2, #5
    6032:	4313      	orrs	r3, r2
    6034:	81a3      	strh	r3, [r4, #12]
    6036:	6560      	str	r0, [r4, #84]	; 0x54
    6038:	e7f8      	b.n	602c <__sseek+0x18>
    603a:	46c0      	nop			; (mov r8, r8)
    603c:	ffffefff 	.word	0xffffefff

00006040 <__sclose>:
    6040:	b510      	push	{r4, lr}
    6042:	230e      	movs	r3, #14
    6044:	5ec9      	ldrsh	r1, [r1, r3]
    6046:	f000 f815 	bl	6074 <_close_r>
    604a:	bd10      	pop	{r4, pc}

0000604c <_write_r>:
    604c:	b570      	push	{r4, r5, r6, lr}
    604e:	0005      	movs	r5, r0
    6050:	0008      	movs	r0, r1
    6052:	0011      	movs	r1, r2
    6054:	2200      	movs	r2, #0
    6056:	4c06      	ldr	r4, [pc, #24]	; (6070 <_write_r+0x24>)
    6058:	6022      	str	r2, [r4, #0]
    605a:	001a      	movs	r2, r3
    605c:	f7fc fac6 	bl	25ec <_write>
    6060:	1c43      	adds	r3, r0, #1
    6062:	d103      	bne.n	606c <_write_r+0x20>
    6064:	6823      	ldr	r3, [r4, #0]
    6066:	2b00      	cmp	r3, #0
    6068:	d000      	beq.n	606c <_write_r+0x20>
    606a:	602b      	str	r3, [r5, #0]
    606c:	bd70      	pop	{r4, r5, r6, pc}
    606e:	46c0      	nop			; (mov r8, r8)
    6070:	20000508 	.word	0x20000508

00006074 <_close_r>:
    6074:	2300      	movs	r3, #0
    6076:	b570      	push	{r4, r5, r6, lr}
    6078:	4c06      	ldr	r4, [pc, #24]	; (6094 <_close_r+0x20>)
    607a:	0005      	movs	r5, r0
    607c:	0008      	movs	r0, r1
    607e:	6023      	str	r3, [r4, #0]
    6080:	f7fd f85e 	bl	3140 <_close>
    6084:	1c43      	adds	r3, r0, #1
    6086:	d103      	bne.n	6090 <_close_r+0x1c>
    6088:	6823      	ldr	r3, [r4, #0]
    608a:	2b00      	cmp	r3, #0
    608c:	d000      	beq.n	6090 <_close_r+0x1c>
    608e:	602b      	str	r3, [r5, #0]
    6090:	bd70      	pop	{r4, r5, r6, pc}
    6092:	46c0      	nop			; (mov r8, r8)
    6094:	20000508 	.word	0x20000508

00006098 <_fstat_r>:
    6098:	2300      	movs	r3, #0
    609a:	b570      	push	{r4, r5, r6, lr}
    609c:	4c06      	ldr	r4, [pc, #24]	; (60b8 <_fstat_r+0x20>)
    609e:	0005      	movs	r5, r0
    60a0:	0008      	movs	r0, r1
    60a2:	0011      	movs	r1, r2
    60a4:	6023      	str	r3, [r4, #0]
    60a6:	f7fd f84e 	bl	3146 <_fstat>
    60aa:	1c43      	adds	r3, r0, #1
    60ac:	d103      	bne.n	60b6 <_fstat_r+0x1e>
    60ae:	6823      	ldr	r3, [r4, #0]
    60b0:	2b00      	cmp	r3, #0
    60b2:	d000      	beq.n	60b6 <_fstat_r+0x1e>
    60b4:	602b      	str	r3, [r5, #0]
    60b6:	bd70      	pop	{r4, r5, r6, pc}
    60b8:	20000508 	.word	0x20000508

000060bc <_isatty_r>:
    60bc:	2300      	movs	r3, #0
    60be:	b570      	push	{r4, r5, r6, lr}
    60c0:	4c06      	ldr	r4, [pc, #24]	; (60dc <_isatty_r+0x20>)
    60c2:	0005      	movs	r5, r0
    60c4:	0008      	movs	r0, r1
    60c6:	6023      	str	r3, [r4, #0]
    60c8:	f7fd f842 	bl	3150 <_isatty>
    60cc:	1c43      	adds	r3, r0, #1
    60ce:	d103      	bne.n	60d8 <_isatty_r+0x1c>
    60d0:	6823      	ldr	r3, [r4, #0]
    60d2:	2b00      	cmp	r3, #0
    60d4:	d000      	beq.n	60d8 <_isatty_r+0x1c>
    60d6:	602b      	str	r3, [r5, #0]
    60d8:	bd70      	pop	{r4, r5, r6, pc}
    60da:	46c0      	nop			; (mov r8, r8)
    60dc:	20000508 	.word	0x20000508

000060e0 <_lseek_r>:
    60e0:	b570      	push	{r4, r5, r6, lr}
    60e2:	0005      	movs	r5, r0
    60e4:	0008      	movs	r0, r1
    60e6:	0011      	movs	r1, r2
    60e8:	2200      	movs	r2, #0
    60ea:	4c06      	ldr	r4, [pc, #24]	; (6104 <_lseek_r+0x24>)
    60ec:	6022      	str	r2, [r4, #0]
    60ee:	001a      	movs	r2, r3
    60f0:	f7fd f830 	bl	3154 <_lseek>
    60f4:	1c43      	adds	r3, r0, #1
    60f6:	d103      	bne.n	6100 <_lseek_r+0x20>
    60f8:	6823      	ldr	r3, [r4, #0]
    60fa:	2b00      	cmp	r3, #0
    60fc:	d000      	beq.n	6100 <_lseek_r+0x20>
    60fe:	602b      	str	r3, [r5, #0]
    6100:	bd70      	pop	{r4, r5, r6, pc}
    6102:	46c0      	nop			; (mov r8, r8)
    6104:	20000508 	.word	0x20000508

00006108 <__malloc_lock>:
    6108:	4770      	bx	lr

0000610a <__malloc_unlock>:
    610a:	4770      	bx	lr

0000610c <_read_r>:
    610c:	b570      	push	{r4, r5, r6, lr}
    610e:	0005      	movs	r5, r0
    6110:	0008      	movs	r0, r1
    6112:	0011      	movs	r1, r2
    6114:	2200      	movs	r2, #0
    6116:	4c06      	ldr	r4, [pc, #24]	; (6130 <_read_r+0x24>)
    6118:	6022      	str	r2, [r4, #0]
    611a:	001a      	movs	r2, r3
    611c:	f7fc fa44 	bl	25a8 <_read>
    6120:	1c43      	adds	r3, r0, #1
    6122:	d103      	bne.n	612c <_read_r+0x20>
    6124:	6823      	ldr	r3, [r4, #0]
    6126:	2b00      	cmp	r3, #0
    6128:	d000      	beq.n	612c <_read_r+0x20>
    612a:	602b      	str	r3, [r5, #0]
    612c:	bd70      	pop	{r4, r5, r6, pc}
    612e:	46c0      	nop			; (mov r8, r8)
    6130:	20000508 	.word	0x20000508
    6134:	0000077c 	.word	0x0000077c
    6138:	0000077c 	.word	0x0000077c
    613c:	00000758 	.word	0x00000758
    6140:	0000077c 	.word	0x0000077c
    6144:	00000758 	.word	0x00000758
    6148:	0000073e 	.word	0x0000073e
    614c:	0000073e 	.word	0x0000073e
    6150:	0000077c 	.word	0x0000077c
    6154:	0000077c 	.word	0x0000077c
    6158:	0000077c 	.word	0x0000077c
    615c:	0000077c 	.word	0x0000077c
    6160:	0000077c 	.word	0x0000077c
    6164:	0000077c 	.word	0x0000077c
    6168:	0000077c 	.word	0x0000077c
    616c:	0000077c 	.word	0x0000077c
    6170:	0000077c 	.word	0x0000077c
    6174:	0000077c 	.word	0x0000077c
    6178:	0000077c 	.word	0x0000077c
    617c:	0000077c 	.word	0x0000077c
    6180:	0000077c 	.word	0x0000077c
    6184:	0000077c 	.word	0x0000077c
    6188:	0000077c 	.word	0x0000077c
    618c:	0000077c 	.word	0x0000077c
    6190:	0000077c 	.word	0x0000077c
    6194:	0000077c 	.word	0x0000077c
    6198:	0000077c 	.word	0x0000077c
    619c:	0000077c 	.word	0x0000077c
    61a0:	0000077c 	.word	0x0000077c
    61a4:	0000077c 	.word	0x0000077c
    61a8:	0000077c 	.word	0x0000077c
    61ac:	0000077c 	.word	0x0000077c
    61b0:	0000077c 	.word	0x0000077c
    61b4:	0000077c 	.word	0x0000077c
    61b8:	0000077c 	.word	0x0000077c
    61bc:	0000077c 	.word	0x0000077c
    61c0:	0000077c 	.word	0x0000077c
    61c4:	0000077c 	.word	0x0000077c
    61c8:	0000077c 	.word	0x0000077c
    61cc:	0000077c 	.word	0x0000077c
    61d0:	0000077c 	.word	0x0000077c
    61d4:	0000077c 	.word	0x0000077c
    61d8:	0000077c 	.word	0x0000077c
    61dc:	0000077c 	.word	0x0000077c
    61e0:	0000077c 	.word	0x0000077c
    61e4:	0000077c 	.word	0x0000077c
    61e8:	0000077c 	.word	0x0000077c
    61ec:	0000077c 	.word	0x0000077c
    61f0:	0000077c 	.word	0x0000077c
    61f4:	0000077c 	.word	0x0000077c
    61f8:	0000077c 	.word	0x0000077c
    61fc:	0000077c 	.word	0x0000077c
    6200:	0000077c 	.word	0x0000077c
    6204:	0000077c 	.word	0x0000077c
    6208:	0000077c 	.word	0x0000077c
    620c:	0000077c 	.word	0x0000077c
    6210:	0000077c 	.word	0x0000077c
    6214:	0000077c 	.word	0x0000077c
    6218:	0000077c 	.word	0x0000077c
    621c:	0000077c 	.word	0x0000077c
    6220:	0000077c 	.word	0x0000077c
    6224:	0000077c 	.word	0x0000077c
    6228:	0000077c 	.word	0x0000077c
    622c:	0000077c 	.word	0x0000077c
    6230:	0000077c 	.word	0x0000077c
    6234:	00000758 	.word	0x00000758
    6238:	00000758 	.word	0x00000758
    623c:	00000760 	.word	0x00000760
    6240:	00000760 	.word	0x00000760
    6244:	00000760 	.word	0x00000760
    6248:	00000760 	.word	0x00000760

0000624c <sysfont_glyphs>:
    624c:	00000000 20000000 20202020 50502000     .......     . PP
    625c:	00000050 f8505000 5050f850 70a07820     P....PP.P.PP x.p
    626c:	c020f028 402010c8 90601898 90a840a0     (. ... @..`..@..
    627c:	40206068 00000000 40402010 40102040     h` @..... @@@ .@
    628c:	10101020 50004020 5020f820 20200000      ... @.P . P..  
    629c:	002020f8 00000000 00402060 00f80000     .  .....` @.....
    62ac:	00000000 60000000 10080060 00804020     .......``... @..
    62bc:	a8988870 207088c8 20202060 88707020     p.....p `    pp.
    62cc:	40201008 2010f8f8 70880810 90503010     .. @... ...p.0P.
    62dc:	f81010f8 0808f080 40307088 8888f080     .........p0@....
    62ec:	1008f870 40404020 70888870 70708888     p... @@@p..p..pp
    62fc:	08788888 60006010 60600060 60600000     ..x..`.``.``..``
    630c:	40206000 40201008 00081020 f800f800     .` @.. @ .......
    631c:	40800000 40201020 08887080 20002010     ...@ . @.p... . 
    632c:	68088870 7070a8a8 f8888888 88f08888     p..h..pp........
    633c:	8888f088 808870f0 70888080 888890e0     .....p.....p....
    634c:	f8e09088 80f08080 80f8f880 8080e080     ................
    635c:	80887080 70889880 f8888888 70888888     .p.....p.......p
    636c:	20202020 10387020 90101010 a0908860          p8.....`...
    637c:	8890a0c0 80808080 88f88080 8888a8d8     ................
    638c:	88888888 8898a8c8 88887088 70888888     .........p.....p
    639c:	f08888f0 70808080 a8888888 88f06890     .......p.....h..
    63ac:	90a0f088 80807888 f0080870 202020f8     .....x..p....   
    63bc:	88202020 88888888 88887088 50888888        ......p.....P
    63cc:	88888820 88d8a8a8 20508888 88888850      .........P P...
    63dc:	20205088 08f82020 80402010 202038f8     .P    ... @..8  
    63ec:	38202020 20408000 e0000810 20202020        8..@ ....    
    63fc:	5020e020 00000088 00000000 f8000000      . P............
    640c:	00102040 00000000 78087000 80807888     @ .......p.x.x..
    641c:	8888c8b0 700000f0 70888080 98680808     .......p...p..h.
    642c:	00788888 f8887000 48307080 4040e040     ..x..p...p0H@.@@
    643c:	78000040 30087888 c8b08080 20888888     @..x.x.0....... 
    644c:	20206000 00107020 90101030 48404060     .`   p..0...`@@H
    645c:	48506050 20202060 00702020 a8a8d000     P`PH`     p.....
    646c:	00008888 8888c8b0 70000088 70888888     ...........p...p
    647c:	88f00000 008080f0 78986800 00000808     .........h.x....
    648c:	8080c8b0 70000080 f0087080 40e04040     .......p.p..@@.@
    649c:	00304840 88888800 00006898 50888888     @H0......h.....P
    64ac:	88000020 50a8a888 50880000 00885020      ......P...P P..
    64bc:	78888800 00007008 402010f8 202010f8     ...x.p.... @..  
    64cc:	10202040 20202020 40202020 20102020     @  .       @  . 
    64dc:	00004020 42000800 42000c00 42001000      @.....B...B...B
    64ec:	42001400 42001800 42001c00 41744545     ...B...B...BEEtA
    64fc:	50524f4d 456d752e 00002aaa 00002aa6     MORP.umE.*...*..
    650c:	00002aa6 00002b08 00002b08 00002abe     .*...+...+...*..
    651c:	00002ab0 00002ac4 00002af6 00002b90     .*...*...*...+..
    652c:	00002b70 00002b70 00002bfc 00002b82     p+..p+...+...+..
    653c:	00002b9e 00002b74 00002bac 00002bec     .+..t+...+...+..
    654c:	6f6d654d 65207972 726f7272 00212121     Memory error!!!.
    655c:	003f5150 00004300 000042e2 0000429c     PQ?..C...B...B..
    656c:	000041ba 0000429c 000042d4 0000429c     .A...B...B...B..
    657c:	000041ba 000042e2 000042e2 000042d4     .A...B...B...B..
    658c:	000041ba 000041b2 000041b2 000041b2     .A...A...A...A..
    659c:	00004518 00004960 00004820 00004820     .E..`I.. H.. H..
    65ac:	0000481c 00004938 00004938 0000492a     .H..8I..8I..*I..
    65bc:	0000481c 00004938 0000492a 00004938     .H..8I..*I..8I..
    65cc:	0000481c 00004940 00004940 00004940     .H..@I..@I..@I..
    65dc:	00004b44                                DK..

000065e0 <_global_impure_ptr>:
    65e0:	2000003c 33323130 37363534 62613938     <.. 0123456789ab
    65f0:	66656463 6a696867 6e6d6c6b 7271706f     cdefghijklmnopqr
    6600:	76757473 7a797877 00000000              stuvwxyz....

0000660c <__sf_fake_stderr>:
	...

0000662c <__sf_fake_stdin>:
	...

0000664c <__sf_fake_stdout>:
	...

0000666c <_init>:
    666c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    666e:	46c0      	nop			; (mov r8, r8)
    6670:	bcf8      	pop	{r3, r4, r5, r6, r7}
    6672:	bc08      	pop	{r3}
    6674:	469e      	mov	lr, r3
    6676:	4770      	bx	lr

00006678 <__init_array_start>:
    6678:	000000dd 	.word	0x000000dd

0000667c <_fini>:
    667c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    667e:	46c0      	nop			; (mov r8, r8)
    6680:	bcf8      	pop	{r3, r4, r5, r6, r7}
    6682:	bc08      	pop	{r3}
    6684:	469e      	mov	lr, r3
    6686:	4770      	bx	lr

00006688 <__fini_array_start>:
    6688:	000000b5 	.word	0x000000b5
