// Seed: 880463623
module module_0 (
    input uwire id_0,
    output tri1 id_1,
    input wire id_2,
    input tri0 id_3,
    input tri id_4,
    input uwire id_5,
    input wor id_6,
    output supply1 id_7
);
  supply0 id_9;
  assign id_9 = 1;
  assign id_1 = 1;
  supply1 id_10 = id_5;
  wire id_11;
endmodule
module module_1 (
    input wand id_0,
    input uwire id_1,
    input tri1 id_2,
    input tri0 id_3,
    input tri id_4,
    output tri1 id_5,
    input tri1 id_6,
    input supply0 id_7,
    input wire id_8,
    input supply1 id_9,
    input tri id_10,
    input supply0 id_11,
    input tri0 id_12,
    output tri1 id_13,
    input supply1 id_14
);
  wire id_16;
  module_0(
      id_6, id_5, id_14, id_10, id_1, id_3, id_11, id_5
  );
  wire id_17 = id_2 ==? id_2;
endmodule
