
---------- Begin Simulation Statistics ----------
final_tick                               2453230205000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  57326                       # Simulator instruction rate (inst/s)
host_mem_usage                                 704492                       # Number of bytes of host memory used
host_op_rate                                    57494                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 45338.72                       # Real time elapsed on the host
host_tick_rate                               54108945                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2599093828                       # Number of instructions simulated
sim_ops                                    2606702768                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.453230                       # Number of seconds simulated
sim_ticks                                2453230205000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.221221                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              320303081                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           375848969                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         21022400                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        500278479                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          52672256                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       53006084                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          333828                       # Number of indirect misses.
system.cpu0.branchPred.lookups              643511320                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      4030996                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       3801874                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         14109782                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 581728917                       # Number of branches committed
system.cpu0.commit.bw_lim_events             77334995                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11419544                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      286055043                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2379152813                       # Number of instructions committed
system.cpu0.commit.committedOps            2382959987                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   4133034493                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.576564                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.381847                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   3021849753     73.11%     73.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    652358366     15.78%     88.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    161806158      3.91%     92.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    135634915      3.28%     96.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     55936210      1.35%     97.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     16231038      0.39%     97.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      6676836      0.16%     98.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      5206222      0.13%     98.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     77334995      1.87%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   4133034493                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            48951510                       # Number of function calls committed.
system.cpu0.commit.int_insts               2306091102                       # Number of committed integer instructions.
system.cpu0.commit.loads                    725915143                       # Number of loads committed
system.cpu0.commit.membars                    7608914                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      7608920      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1329903006     55.81%     56.13% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       19369803      0.81%     56.94% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         5898572      0.25%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      729717009     30.62%     87.81% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     290462627     12.19%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2382959987                       # Class of committed instruction
system.cpu0.commit.refs                    1020179664                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2379152813                       # Number of Instructions Simulated
system.cpu0.committedOps                   2382959987                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.060260                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.060260                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            750240000                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              6922134                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           314361840                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2700419800                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1503740053                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1895179084                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              14140016                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             25898862                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             15447254                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  643511320                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                481490542                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2648099169                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              8333108                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           61                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2754688890                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 561                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         3018                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               42106036                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.131284                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1509590580                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         372975337                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.561990                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        4178746407                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.660125                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.880514                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2183680856     52.26%     52.26% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1495878461     35.80%     88.05% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               312161199      7.47%     95.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               142746347      3.42%     98.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                20814448      0.50%     99.44% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                17811000      0.43%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1839994      0.04%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3808602      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    5500      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          4178746407                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       47                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      25                       # number of floating regfile writes
system.cpu0.idleCycles                      722925938                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            14315923                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               614966015                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.537977                       # Inst execution rate
system.cpu0.iew.exec_refs                  1178643810                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 357196227                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              594599485                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            819623064                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3810991                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          6581253                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           367449558                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2668987725                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            821447583                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         11599921                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2636988849                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2832790                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             22014916                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              14140016                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             29902065                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      1154503                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        56528569                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        16660                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        32743                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads     15282405                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     93707921                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     73185026                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         32743                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1532605                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      12783318                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1129209636                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2612880473                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.848622                       # average fanout of values written-back
system.cpu0.iew.wb_producers                958272050                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.533059                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2613036808                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              3256799667                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1665240375                       # number of integer regfile writes
system.cpu0.ipc                              0.485376                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.485376                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          7612240      0.29%      0.29% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1434262488     54.15%     54.44% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            19386850      0.73%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              5900436      0.22%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              1      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           827381194     31.24%     86.63% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          354045510     13.37%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             10      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2648588771                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     57                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                110                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           53                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                56                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    7710895                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002911                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1419583     18.41%     18.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                   702      0.01%     18.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                 878973     11.40%     29.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     29.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     29.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     29.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     29.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     29.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     29.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     29.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     29.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     29.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     29.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     29.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     29.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     29.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     29.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     29.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     29.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     29.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     29.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     29.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     29.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     29.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     29.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     29.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     29.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     29.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     29.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     29.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     29.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     29.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     29.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     29.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     29.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     29.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     29.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     29.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     29.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     29.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     29.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     29.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     29.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     29.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     29.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     29.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               4722402     61.24%     91.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               689231      8.94%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2648687369                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        9484129968                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2612880420                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2955046952                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2657567323                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2648588771                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           11420402                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      286027653                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           495235                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           858                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     62964644                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   4178746407                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.633824                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.840473                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2273307449     54.40%     54.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1325645462     31.72%     86.13% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          470526760     11.26%     97.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           75057291      1.80%     99.18% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           22976761      0.55%     99.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            4136890      0.10%     99.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            5866638      0.14%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             906654      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             322502      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     4178746407                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.540344                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         42294676                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        24078642                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           819623064                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          367449558                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2901                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      4901672345                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     6920786                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              655961916                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1525631767                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              28626405                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1520175743                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              41976232                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               116515                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           3331567046                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2691434907                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1720437075                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1892319595                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              24531803                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              14140016                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             95925974                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               194805240                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               47                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      3331566999                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        223163                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8952                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 61342946                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          8939                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  6724677322                       # The number of ROB reads
system.cpu0.rob.rob_writes                 5383788629                       # The number of ROB writes
system.cpu0.timesIdled                       47991398                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2867                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            83.989116                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               26516706                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            31571598                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2536798                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         40174303                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           3020318                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        3030046                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            9728                       # Number of indirect misses.
system.cpu1.branchPred.lookups               48905703                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       112190                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       3801583                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1704609                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  41142201                       # Number of branches committed
system.cpu1.commit.bw_lim_events              9285998                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11405445                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       21231157                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           219941015                       # Number of instructions committed
system.cpu1.commit.committedOps             223742781                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    775182364                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.288632                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.116638                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    690131473     89.03%     89.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     40932834      5.28%     94.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     15332112      1.98%     96.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      8570989      1.11%     97.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      5294954      0.68%     98.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      3399459      0.44%     98.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1674154      0.22%     98.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       560391      0.07%     98.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      9285998      1.20%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    775182364                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             5481457                       # Number of function calls committed.
system.cpu1.commit.int_insts                213851287                       # Number of committed integer instructions.
system.cpu1.commit.loads                     55661066                       # Number of loads committed
system.cpu1.commit.membars                    7603294                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      7603294      3.40%      3.40% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       132564773     59.25%     62.65% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         855261      0.38%     63.03% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv         1704251      0.76%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       59462649     26.58%     90.37% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      21552541      9.63%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        223742781                       # Class of committed instruction
system.cpu1.commit.refs                      81015202                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  219941015                       # Number of Instructions Simulated
system.cpu1.committedOps                    223742781                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.571461                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.571461                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            613363362                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               843330                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            25083733                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             253057033                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                40301180                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                114251802                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1705642                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2115705                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              9441361                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   48905703                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 36099056                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    731914108                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               601279                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     258457993                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5075662                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.062260                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          44611407                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          29537024                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.329032                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         779063347                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.336635                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.789989                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               611947632     78.55%     78.55% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               108762369     13.96%     92.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                37122198      4.76%     97.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12653982      1.62%     98.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3228218      0.41%     99.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 3715679      0.48%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1633003      0.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      17      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     249      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           779063347                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        6447473                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1830469                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                44022999                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.303609                       # Inst execution rate
system.cpu1.iew.exec_refs                    85366945                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  26120654                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              518591173                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             59889047                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3802274                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1349270                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            26945454                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          244962242                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             59246291                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1625044                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            238488269                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2323380                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              7197193                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1705642                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             14212304                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        52864                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         2184546                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        22804                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1403                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          855                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4227981                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1591318                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1403                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       390971                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1439498                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                134863443                       # num instructions consuming a value
system.cpu1.iew.wb_count                    237333226                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.825289                       # average fanout of values written-back
system.cpu1.iew.wb_producers                111301287                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.302139                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     237413069                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               303304885                       # number of integer regfile reads
system.cpu1.int_regfile_writes              166201692                       # number of integer regfile writes
system.cpu1.ipc                              0.279997                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.279997                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          7603399      3.17%      3.17% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            143980768     59.96%     63.13% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              855389      0.36%     63.49% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv              1704543      0.71%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            63557646     26.47%     90.67% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           22411556      9.33%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             240113313                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    6324157                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.026338                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 828119     13.09%     13.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  4847      0.08%     13.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                 849150     13.43%     26.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     26.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     26.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     26.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     26.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     26.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     26.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     26.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     26.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     26.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     26.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     26.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     26.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     26.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     26.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     26.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     26.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     26.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     26.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     26.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     26.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     26.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     26.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     26.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     26.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     26.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     26.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     26.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     26.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     26.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     26.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     26.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     26.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     26.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     26.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     26.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     26.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     26.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     26.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     26.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     26.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               4180070     66.10%     92.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               461967      7.30%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             238834055                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1265923990                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    237333214                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        266182928                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 233556461                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                240113313                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           11405781                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       21219460                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           309888                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           336                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      9439893                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    779063347                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.308208                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.777532                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          627464044     80.54%     80.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           99807252     12.81%     93.35% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           32506923      4.17%     97.52% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            7637192      0.98%     98.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            8682038      1.11%     99.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1096719      0.14%     99.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1116258      0.14%     99.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             552024      0.07%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             200897      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      779063347                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.305678                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         25652152                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         4437408                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            59889047                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           26945454                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    105                       # number of misc regfile reads
system.cpu1.numCycles                       785510820                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  4120934094                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              563418958                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            156115653                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              26468850                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                44288426                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               7088515                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                89001                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            320164447                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             250244326                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          175346788                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                117091495                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              17292582                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1705642                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             52529108                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                19231135                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       320164435                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         29718                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               622                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 52987381                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           622                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1010870018                       # The number of ROB reads
system.cpu1.rob.rob_writes                  493848607                       # The number of ROB writes
system.cpu1.timesIdled                         386038                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         20867262                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             12178010                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            38487751                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull               2994                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               8400517                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     27458773                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      54701614                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      3051939                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      1890087                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    138791124                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     28061105                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    277569289                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       29951192                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2453230205000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           19731245                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     10233190                       # Transaction distribution
system.membus.trans_dist::CleanEvict         17009574                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              384                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            272                       # Transaction distribution
system.membus.trans_dist::ReadExReq           7726412                       # Transaction distribution
system.membus.trans_dist::ReadExResp          7726412                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      19731245                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           530                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     82159264                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               82159264                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2412214208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2412214208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              546                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          27458843                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                27458843    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            27458843                       # Request fanout histogram
system.membus.respLayer1.occupancy       143316606749                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        103776943485                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   2453230205000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2453230205000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2453230205000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2453230205000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2453230205000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   2453230205000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2453230205000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2453230205000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2453230205000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2453230205000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 16                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       432549625                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   662433428.461778                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        41500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1711582000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   2449769808000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3460397000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2453230205000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    424752721                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       424752721                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    424752721                       # number of overall hits
system.cpu0.icache.overall_hits::total      424752721                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     56737820                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      56737820                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     56737820                       # number of overall misses
system.cpu0.icache.overall_misses::total     56737820                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 991313275998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 991313275998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 991313275998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 991313275998                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    481490541                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    481490541                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    481490541                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    481490541                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.117838                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.117838                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.117838                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.117838                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 17471.825248                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 17471.825248                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 17471.825248                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 17471.825248                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2610                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               64                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    40.781250                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     52910760                       # number of writebacks
system.cpu0.icache.writebacks::total         52910760                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3827027                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3827027                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3827027                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3827027                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     52910793                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     52910793                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     52910793                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     52910793                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 901112378498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 901112378498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 901112378498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 901112378498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.109890                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.109890                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.109890                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.109890                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 17030.785732                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 17030.785732                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 17030.785732                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 17030.785732                       # average overall mshr miss latency
system.cpu0.icache.replacements              52910760                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    424752721                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      424752721                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     56737820                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     56737820                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 991313275998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 991313275998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    481490541                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    481490541                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.117838                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.117838                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 17471.825248                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 17471.825248                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3827027                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3827027                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     52910793                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     52910793                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 901112378498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 901112378498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.109890                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.109890                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 17030.785732                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 17030.785732                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2453230205000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999979                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          477663385                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         52910760                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             9.027717                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999979                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses       1015891874                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses      1015891874                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2453230205000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    906195037                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       906195037                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    906195037                       # number of overall hits
system.cpu0.dcache.overall_hits::total      906195037                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    131920689                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     131920689                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    131920689                       # number of overall misses
system.cpu0.dcache.overall_misses::total    131920689                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 3300733615703                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 3300733615703                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 3300733615703                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 3300733615703                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data   1038115726                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total   1038115726                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data   1038115726                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total   1038115726                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.127077                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.127077                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.127077                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.127077                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 25020.591089                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 25020.591089                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 25020.591089                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 25020.591089                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     34596714                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        48876                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          3766341                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            633                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     9.185763                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    77.213270                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     80388088                       # number of writebacks
system.cpu0.dcache.writebacks::total         80388088                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     52997258                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     52997258                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     52997258                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     52997258                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     78923431                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     78923431                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     78923431                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     78923431                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1586481954315                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1586481954315                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1586481954315                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1586481954315                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.076026                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.076026                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.076026                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.076026                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 20101.533020                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20101.533020                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 20101.533020                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20101.533020                       # average overall mshr miss latency
system.cpu0.dcache.replacements              80388088                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    664946257                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      664946257                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     82712706                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     82712706                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1954616374500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1954616374500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    747658963                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    747658963                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.110629                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.110629                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 23631.391947                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 23631.391947                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     21642417                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     21642417                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     61070289                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     61070289                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1130061717000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1130061717000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.081682                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.081682                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 18504.279831                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18504.279831                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    241248780                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     241248780                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     49207983                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     49207983                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 1346117241203                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 1346117241203                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    290456763                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    290456763                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.169416                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.169416                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 27355.667905                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 27355.667905                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     31354841                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     31354841                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data     17853142                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total     17853142                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 456420237315                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 456420237315                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.061466                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.061466                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 25565.261135                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25565.261135                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         4532                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         4532                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1418                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1418                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     10802500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     10802500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5950                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5950                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.238319                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.238319                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  7618.124118                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  7618.124118                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1405                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1405                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       670000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       670000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002185                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002185                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 51538.461538                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 51538.461538                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5714                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5714                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          164                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          164                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       725500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       725500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5878                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5878                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.027901                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.027901                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4423.780488                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4423.780488                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          164                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          164                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       561500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       561500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.027901                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.027901                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3423.780488                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3423.780488                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      2330106                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        2330106                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1471768                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1471768                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 125370176500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 125370176500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      3801874                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      3801874                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.387116                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.387116                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 85183.382503                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 85183.382503                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1471768                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1471768                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 123898408500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 123898408500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.387116                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.387116                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 84183.382503                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 84183.382503                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2453230205000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.996560                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          988930897                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         80394898                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.300916                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           183500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.996560                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999892                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999892                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       2164253786                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      2164253786                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2453230205000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            49387060                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            70064428                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              418249                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1990041                       # number of demand (read+write) hits
system.l2.demand_hits::total                121859778                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           49387060                       # number of overall hits
system.l2.overall_hits::.cpu0.data           70064428                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             418249                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1990041                       # number of overall hits
system.l2.overall_hits::total               121859778                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           3523733                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          10321782                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             28196                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           3040459                       # number of demand (read+write) misses
system.l2.demand_misses::total               16914170                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          3523733                       # number of overall misses
system.l2.overall_misses::.cpu0.data         10321782                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            28196                       # number of overall misses
system.l2.overall_misses::.cpu1.data          3040459                       # number of overall misses
system.l2.overall_misses::total              16914170                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 290451794000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 790792165077                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   2520164500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 311866676706                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1395630800283                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 290451794000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 790792165077                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   2520164500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 311866676706                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1395630800283                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        52910793                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        80386210                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst          446445                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         5030500                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            138773948                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       52910793                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       80386210                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst         446445                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        5030500                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           138773948                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.066598                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.128402                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.063157                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.604405                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.121883                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.066598                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.128402                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.063157                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.604405                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.121883                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82427.299117                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 76613.918515                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 89380.213505                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 102572.235543                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82512.520584                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82427.299117                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 76613.918515                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 89380.213505                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 102572.235543                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82512.520584                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             288719                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      6732                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      42.887552                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   7229850                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks            10233190                       # number of writebacks
system.l2.writebacks::total                  10233190                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            274                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         537851                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            160                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         201868                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              740153                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           274                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        537851                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           160                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        201868                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             740153                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      3523459                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      9783931                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        28036                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2838591                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          16174017                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      3523459                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      9783931                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        28036                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2838591                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     11848755                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         28022772                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 255200609500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 656289133217                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   2229274000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 267537733259                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1181256749976                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 255200609500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 656289133217                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   2229274000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 267537733259                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 969827771100                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2151084521076                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.066592                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.121712                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.062798                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.564276                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.116549                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.066592                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.121712                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.062798                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.564276                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.201931                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72428.999316                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 67078.266723                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 79514.695392                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 94250.187244                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73034.222109                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72428.999316                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 67078.266723                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 79514.695392                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 94250.187244                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 81850.605494                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76762.017729                       # average overall mshr miss latency
system.l2.replacements                       54635219                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     23240381                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         23240381                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     23240381                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     23240381                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    114931761                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        114931761                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    114931761                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    114931761                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     11848755                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       11848755                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 969827771100                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 969827771100                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 81850.605494                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 81850.605494                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   12                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            83                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 93                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1664500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       213000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1877500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           92                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           13                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              105                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.902174                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.769231                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.885714                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 20054.216867                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data        21300                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 20188.172043                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           83                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           10                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            93                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1672000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       201500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1873500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.902174                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.769231                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.885714                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20144.578313                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20150                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20145.161290                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.571429                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        40000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        40000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        80000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.571429                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data         13501630                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           778181                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              14279811                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        5816279                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2176735                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             7993014                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 402094646175                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 223445420436                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  625540066611                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data     19317909                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      2954916                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          22272825                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.301082                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.736649                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.358868                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 69132.626921                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 102651.641305                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78260.849613                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       193159                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        82395                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           275554                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      5623120                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2094340                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        7717460                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 330074619730                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 194702858454                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 524777478184                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.291083                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.708765                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.346497                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 58699.551091                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 92966.212962                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67998.729917                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      49387060                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        418249                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           49805309                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      3523733                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        28196                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          3551929                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 290451794000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   2520164500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 292971958500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     52910793                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst       446445                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       53357238                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.066598                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.063157                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.066569                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82427.299117                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 89380.213505                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82482.492893                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          274                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          160                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           434                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      3523459                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        28036                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      3551495                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 255200609500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   2229274000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 257429883500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.066592                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.062798                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.066561                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72428.999316                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 79514.695392                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72484.934795                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     56562798                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1211860                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          57774658                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      4505503                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       863724                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         5369227                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 388697518902                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  88421256270                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 477118775172                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     61068301                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      2075584                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      63143885                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.073778                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.416135                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.085032                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 86271.725688                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 102372.119184                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88861.725379                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       344692                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       119473                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       464165                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      4160811                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       744251                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      4905062                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 326214513487                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  72834874805                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 399049388292                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.068134                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.358574                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.077681                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 78401.665802                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 97863.321386                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81354.606383                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          926                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          150                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              1076                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          686                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          122                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             808                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     20601495                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      4077499                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     24678994                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1612                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          272                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1884                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.425558                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.448529                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.428875                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 30031.333819                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 33422.122951                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 30543.309406                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          248                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           40                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          288                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          438                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           82                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          520                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      8775472                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1644496                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     10419968                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.271712                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.301471                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.276008                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20035.324201                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20054.829268                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20038.400000                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 2453230205000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2453230205000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999955                       # Cycle average of tags in use
system.l2.tags.total_refs                   287490640                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  54636573                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.261872                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      24.001728                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.424751                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.041151                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.047516                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.297018                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    25.187791                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.375027                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.053512                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.156893                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000742                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.020266                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.393559                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            49                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           49                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.765625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.234375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2270222933                       # Number of tag accesses
system.l2.tags.data_accesses               2270222933                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2453230205000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     225501376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     626770240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1794368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     181916992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    721307072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1757290048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    225501376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1794368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     227295744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    654924160                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       654924160                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        3523459                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        9793285                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          28037                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2842453                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     11270423                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            27457657                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks     10233190                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           10233190                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         91920186                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        255487740                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           731431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         74154065                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    294023394                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             716316815                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     91920186                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       731431                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         92651616                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      266964005                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            266964005                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      266964005                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        91920186                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       255487740                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          731431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        74154065                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    294023394                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            983280820                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   7157863.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   3523459.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   6646499.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     28037.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2752312.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  11151540.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.015640526750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       432451                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       432451                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            50865933                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            6749823                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    27457657                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   10233190                       # Number of write requests accepted
system.mem_ctrls.readBursts                  27457657                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 10233190                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                3355810                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               3075327                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            916957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            913244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            962000                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1026570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           3335883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           3422322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1047875                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1066229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1027080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            979517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           976555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1475555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1686604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          2978941                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           971318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1315197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            402864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            399322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            425225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            418813                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            408248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            456122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            470442                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            463230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            458544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            432192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           423902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           533855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           583696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           436404                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           434443                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           410531                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.72                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.93                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 707599736074                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               120509235000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1159509367324                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29358.73                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48108.73                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         7                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 17306302                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4383508                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.80                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                61.24                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              27457657                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             10233190                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                10404613                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 4350306                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2726009                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1721274                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  987655                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  768903                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  623909                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  511619                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  413965                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  335026                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 299716                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 382280                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 220644                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 122522                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  88831                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  64676                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  46029                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  28696                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   4182                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    992                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  66712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  76189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 180977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 306447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 384621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 424344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 446167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 461491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 472788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 478685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 487916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 502287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 479152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 473771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 466158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 452626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 449138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 445978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  28410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  15826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   9867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   6820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     37                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      9569868                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    209.053955                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   137.658144                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   231.327548                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4177947     43.66%     43.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2807851     29.34%     73.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       887482      9.27%     82.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       550344      5.75%     88.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       499016      5.21%     93.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       142922      1.49%     94.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        84083      0.88%     95.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        55559      0.58%     96.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       364664      3.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      9569868                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       432451                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      55.733093                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    549.945958                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383       432450    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::344064-360447            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        432451                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       432451                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.551778                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.510772                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.232712                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           342403     79.18%     79.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17            10953      2.53%     81.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            41000      9.48%     91.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            20774      4.80%     95.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             9639      2.23%     98.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             4182      0.97%     99.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22             1940      0.45%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              844      0.20%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              386      0.09%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25              169      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               94      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               41      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               15      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                9      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        432451                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1542518208                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               214771840                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               458101312                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1757290048                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            654924160                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       628.77                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       186.73                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    716.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    266.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.91                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.46                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2453230180500                       # Total gap between requests
system.mem_ctrls.avgGap                      65088.22                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    225501376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    425375936                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1794368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    176147968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    713698560                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    458101312                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 91920185.696555942297                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 173394219.235124737024                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 731430.746426831931                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 71802461.766933932900                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 290921968.327876508236                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 186733927.809273809195                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      3523459                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      9793285                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        28037                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2842453                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     11270423                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks     10233190                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst 110082156924                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 282478008974                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst   1048421036                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 150092196787                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 615808583603                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 60118830816022                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31242.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     28844.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     37394.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     52803.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     54639.35                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5874886.60                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.39                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          30539000940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          16231856355                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         81472876380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        19384819740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     193655854080.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     1068521819310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      42232550880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1452038777685                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        591.888513                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 100591645297                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  81918720000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 2270719839703                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          37789870860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          20085792705                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         90614311200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        17979068520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     193655854080.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1072172457270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      39158329440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1471455684075                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        599.803345                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  91358015705                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  81918720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 2279953469295                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                165                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           83                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    24821237138.554218                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   115351726194.041077                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           77     92.77%     92.77% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            2      2.41%     95.18% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.20%     96.39% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      1.20%     97.59% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+11-5.5e+11            1      1.20%     98.80% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::8.5e+11-9e+11            1      1.20%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        17500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 877903788000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             83                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   393067522500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 2060162682500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2453230205000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     35644785                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        35644785                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     35644785                       # number of overall hits
system.cpu1.icache.overall_hits::total       35644785                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       454271                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        454271                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       454271                       # number of overall misses
system.cpu1.icache.overall_misses::total       454271                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   8447256000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   8447256000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   8447256000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   8447256000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     36099056                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     36099056                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     36099056                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     36099056                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.012584                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.012584                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.012584                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.012584                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 18595.190976                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 18595.190976                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 18595.190976                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 18595.190976                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       446413                       # number of writebacks
system.cpu1.icache.writebacks::total           446413                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         7826                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         7826                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         7826                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         7826                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst       446445                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       446445                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst       446445                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       446445                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   7845172000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   7845172000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   7845172000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   7845172000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.012367                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.012367                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.012367                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.012367                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 17572.538611                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 17572.538611                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 17572.538611                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 17572.538611                       # average overall mshr miss latency
system.cpu1.icache.replacements                446413                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     35644785                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       35644785                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       454271                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       454271                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   8447256000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   8447256000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     36099056                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     36099056                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.012584                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.012584                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 18595.190976                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 18595.190976                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         7826                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         7826                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst       446445                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       446445                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   7845172000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   7845172000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.012367                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.012367                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 17572.538611                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 17572.538611                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2453230205000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.995914                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           36003118                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           446413                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            80.649797                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        312168000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.995914                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999872                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999872                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         72644557                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        72644557                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2453230205000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     64454043                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        64454043                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     64454043                       # number of overall hits
system.cpu1.dcache.overall_hits::total       64454043                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     13979286                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      13979286                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     13979286                       # number of overall misses
system.cpu1.dcache.overall_misses::total     13979286                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 862606415667                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 862606415667                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 862606415667                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 862606415667                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     78433329                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     78433329                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     78433329                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     78433329                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.178231                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.178231                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.178231                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.178231                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 61706.042474                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 61706.042474                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 61706.042474                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 61706.042474                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      3456840                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       285470                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            61189                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2021                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    56.494468                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   141.251856                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      5030478                       # number of writebacks
system.cpu1.dcache.writebacks::total          5030478                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     10304976                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     10304976                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     10304976                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     10304976                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      3674310                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      3674310                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      3674310                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      3674310                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 227300946022                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 227300946022                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 227300946022                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 227300946022                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.046846                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.046846                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.046846                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.046846                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 61862.212503                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 61862.212503                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 61862.212503                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 61862.212503                       # average overall mshr miss latency
system.cpu1.dcache.replacements               5030478                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     49115751                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       49115751                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      7765488                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      7765488                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 425186677500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 425186677500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     56881239                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     56881239                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.136521                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.136521                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 54753.375126                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 54753.375126                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      5689582                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      5689582                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      2075906                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2075906                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 106108417000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 106108417000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.036495                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.036495                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 51114.268661                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 51114.268661                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     15338292                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      15338292                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      6213798                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      6213798                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 437419738167                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 437419738167                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     21552090                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     21552090                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.288315                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.288315                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 70394.907940                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 70394.907940                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      4615394                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      4615394                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1598404                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1598404                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 121192529022                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 121192529022                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.074165                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.074165                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 75820.962048                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 75820.962048                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          324                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          324                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          157                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          157                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5704000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5704000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          481                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          481                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.326403                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.326403                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 36331.210191                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 36331.210191                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          156                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          156                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            1                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data         3000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total         3000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.002079                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.002079                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          352                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          352                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          111                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          111                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       523000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       523000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          463                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          463                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.239741                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.239741                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  4711.711712                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4711.711712                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          111                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          111                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       412000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       412000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.239741                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.239741                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  3711.711712                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3711.711712                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      2438102                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        2438102                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1363481                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1363481                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 118390494500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 118390494500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      3801583                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      3801583                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.358661                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.358661                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 86829.588751                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 86829.588751                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1363481                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1363481                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 117027013500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 117027013500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.358661                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.358661                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 85829.588751                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 85829.588751                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2453230205000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.783915                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           71927997                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          5037661                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.278054                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        312179500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.783915                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.961997                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.961997                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        169509402                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       169509402                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2453230205000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         116501887                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     33473571                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    115535354                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        44402029                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         18043736                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              21                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             383                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           275                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            658                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         22286087                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        22286086                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      53357238                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     63144650                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1884                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1884                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    158732345                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    241171398                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      1339303                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     15099169                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             416342215                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   6772579328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side  10289556160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     57142912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    643902528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            17763180928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        72693549                       # Total snoops (count)
system.tol2bus.snoopTraffic                 655823232                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        211471106                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.165068                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.394584                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              178454086     84.39%     84.39% # Request fanout histogram
system.tol2bus.snoop_fanout::1               31126932     14.72%     99.11% # Request fanout histogram
system.tol2bus.snoop_fanout::2                1890088      0.89%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          211471106                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       277561825108                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      120611809288                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       80409759672                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        7564205289                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         669934964                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            31519                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               4347015072000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 108201                       # Simulator instruction rate (inst/s)
host_mem_usage                                 764060                       # Number of bytes of host memory used
host_op_rate                                   108804                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 31763.57                       # Real time elapsed on the host
host_tick_rate                               59621293                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3436846482                       # Number of instructions simulated
sim_ops                                    3456005593                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.893785                       # Number of seconds simulated
sim_ticks                                1893784867000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            93.498537                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               54308157                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            58084499                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          9046737                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        120003488                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           1589206                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1975886                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          386680                       # Number of indirect misses.
system.cpu0.branchPred.lookups              130367063                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       238885                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        284077                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          7968171                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  70016969                       # Number of branches committed
system.cpu0.commit.bw_lim_events             26196364                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       12175917                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      200971522                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           411366449                       # Number of instructions committed
system.cpu0.commit.committedOps             417198755                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2785876697                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.149755                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.902800                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2660154989     95.49%     95.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     53641120      1.93%     97.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     12548769      0.45%     97.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     20150493      0.72%     98.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      5105037      0.18%     98.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2394960      0.09%     98.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3751997      0.13%     98.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1932968      0.07%     99.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     26196364      0.94%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2785876697                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                     46184                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             2791556                       # Number of function calls committed.
system.cpu0.commit.int_insts                404111553                       # Number of committed integer instructions.
system.cpu0.commit.loads                    142542349                       # Number of loads committed
system.cpu0.commit.membars                    8849516                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      8860142      2.12%      2.12% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       235244259     56.39%     58.51% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        5672534      1.36%     59.87% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2802890      0.67%     60.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     60.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp          7084      0.00%     60.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt         21253      0.01%     60.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     60.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     60.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv          3542      0.00%     60.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc         3576      0.00%     60.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     60.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     60.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     60.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     60.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     60.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     60.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     60.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     60.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     60.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     60.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     60.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     60.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     60.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     60.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     60.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     60.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     60.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     60.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     60.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     60.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     60.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     60.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     60.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     60.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     60.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     60.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     60.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     60.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     60.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     60.55% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      142819288     34.23%     94.78% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      21753458      5.21%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead         7138      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite         3575      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        417198755                       # Class of committed instruction
system.cpu0.commit.refs                     164583459                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  411366449                       # Number of Instructions Simulated
system.cpu0.committedOps                    417198755                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              7.960648                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        7.960648                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           2436797232                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1094456                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            43210005                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             666737778                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               156790543                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                193063583                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               8024410                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              2620617                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             23026887                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  130367063                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 36854140                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2633705064                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1545718                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles        35907                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     810179903                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                9519                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles        42822                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               18219788                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.TlbCycles                        39                       # Number of cycles fetch has spent waiting for tlb
system.cpu0.fetch.branchRate                 0.039810                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         174799410                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          55897363                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.247403                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2817702655                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.290910                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.846395                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2373642056     84.24%     84.24% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               270937962      9.62%     93.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                58874737      2.09%     95.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                50820069      1.80%     97.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                52593816      1.87%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 5802265      0.21%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  480728      0.02%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  128509      0.00%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 4422513      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2817702655                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                    40640                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                   29073                       # number of floating regfile writes
system.cpu0.idleCycles                      457040847                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8415142                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                82905667                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.177019                       # Inst execution rate
system.cpu0.iew.exec_refs                   266710122                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  22975179                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               72201818                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            224149540                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           4648733                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1585957                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            24787693                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          612792045                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            243734943                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5182632                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            579690399                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                749633                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            748343322                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               8024410                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            748101555                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     10743139                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          524128                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         6086                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         4569                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads          777                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     81607191                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      2746594                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          4569                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      3862607                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4552535                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                458608750                       # num instructions consuming a value
system.cpu0.iew.wb_count                    521314413                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.764952                       # average fanout of values written-back
system.cpu0.iew.wb_producers                350813676                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.159192                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     523202064                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               755790995                       # number of integer regfile reads
system.cpu0.int_regfile_writes              413592005                       # number of integer regfile writes
system.cpu0.ipc                              0.125618                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.125618                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          8922429      1.53%      1.53% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            294944502     50.43%     51.95% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8012691      1.37%     53.32% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2803685      0.48%     53.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 81      0.00%     53.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp               7084      0.00%     53.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt              21253      0.00%     53.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     53.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc            273      0.00%     53.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv               3542      0.00%     53.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc              3576      0.00%     53.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     53.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     53.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     53.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     53.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     53.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     53.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     53.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     53.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     53.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     53.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     53.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     53.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     53.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     53.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     53.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     53.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     53.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     53.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     53.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     53.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     53.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     53.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     53.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     53.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     53.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     53.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     53.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     53.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     53.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     53.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     53.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     53.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     53.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     53.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     53.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     53.81% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           247337059     42.29%     96.10% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           22804417      3.90%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead           8192      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite          4246      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             584873030                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                  48267                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads              96535                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses        47343                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes             50550                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    7626954                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.013040                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1789099     23.46%     23.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                 11429      0.15%     23.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    397      0.01%     23.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     23.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     23.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     23.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     23.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     23.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     23.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     23.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     23.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     23.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     23.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     23.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     23.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     23.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     23.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     23.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     23.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     23.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     23.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     23.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     23.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     23.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     23.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     23.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     23.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     23.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     23.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     23.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     23.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     23.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     23.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     23.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     23.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     23.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     23.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     23.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     23.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     23.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     23.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     23.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     23.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               5490359     71.99%     95.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               335650      4.40%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               15      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               5      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             583529288                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3996742581                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    521267070                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        808339027                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 596812219                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                584873030                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           15979826                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      195593374                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          1763446                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       3803909                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    117380520                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2817702655                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.207571                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.720057                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2509197990     89.05%     89.05% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          162605528      5.77%     94.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           75034831      2.66%     97.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           32941763      1.17%     98.65% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           24179425      0.86%     99.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            7853985      0.28%     99.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            4454329      0.16%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             819480      0.03%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             615324      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2817702655                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.178601                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         14326683                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1800571                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           224149540                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           24787693                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                 106214                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                 35471                       # number of misc regfile writes
system.cpu0.numCycles                      3274743502                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                   512826720                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              841625462                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            321070989                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              15498975                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               172348388                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             614924920                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              1022807                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            840897769                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             629371143                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          499124018                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                198252521                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              10628322                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               8024410                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            633844114                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               178053097                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups            40909                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       840856860                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     963607760                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           4374496                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                124301025                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       4464878                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3377381141                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1268181016                       # The number of ROB writes
system.cpu0.timesIdled                        5481673                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                52758                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            92.117776                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               55217097                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            59941848                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          9128170                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        121390894                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           2031754                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        2493138                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          461384                       # Number of indirect misses.
system.cpu1.branchPred.lookups              132525544                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       328220                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        270894                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          8097184                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  72921067                       # Number of branches committed
system.cpu1.commit.bw_lim_events             26695783                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11959789                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      200565290                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           426386205                       # Number of instructions committed
system.cpu1.commit.committedOps             432104070                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   2769114125                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.156044                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.916234                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   2636713532     95.22%     95.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     57113126      2.06%     97.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     14159689      0.51%     97.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     20593395      0.74%     98.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      5554635      0.20%     98.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      2550311      0.09%     98.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      3780556      0.14%     98.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      1953098      0.07%     99.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     26695783      0.96%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   2769114125                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                    118140                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             3638909                       # Number of function calls committed.
system.cpu1.commit.int_insts                419193860                       # Number of committed integer instructions.
system.cpu1.commit.loads                    144991473                       # Number of loads committed
system.cpu1.commit.membars                    8663093                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      8690345      2.01%      2.01% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       245602686     56.84%     58.85% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult        5738678      1.33%     60.18% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv         2800292      0.65%     60.83% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     60.83% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp         18168      0.00%     60.83% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt         54504      0.01%     60.84% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     60.84% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     60.84% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv          9084      0.00%     60.85% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc         9084      0.00%     60.85% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     60.85% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     60.85% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     60.85% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     60.85% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     60.85% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     60.85% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     60.85% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     60.85% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     60.85% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     60.85% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     60.85% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     60.85% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     60.85% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     60.85% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     60.85% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     60.85% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     60.85% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     60.85% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     60.85% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     60.85% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.85% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.85% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     60.85% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     60.85% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     60.85% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.85% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.85% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     60.85% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     60.85% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     60.85% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.85% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     60.85% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.85% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     60.85% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     60.85% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     60.85% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      145244167     33.61%     94.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      23909762      5.53%     99.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead        18200      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite         9100      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        432104070                       # Class of committed instruction
system.cpu1.commit.refs                     169181229                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  426386205                       # Number of Instructions Simulated
system.cpu1.committedOps                    432104070                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              7.829137                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        7.829137                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           2383519670                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1048454                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            44198897                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             681247505                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               183558243                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                202822647                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               8176476                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2454528                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             22946636                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  132525544                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 39183840                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   2586192833                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              1668186                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles        11219                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     823364874                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                8691                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles        46759                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles               18429996                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.039699                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         205549172                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          57248851                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.246647                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        2801023672                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.297238                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.854096                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              2348771921     83.85%     83.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               276899927      9.89%     93.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                60225919      2.15%     95.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                50958520      1.82%     97.71% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                53032887      1.89%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 5835394      0.21%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  584960      0.02%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  189415      0.01%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 4524729      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          2801023672                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                   101109                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                   73155                       # number of floating regfile writes
system.cpu1.idleCycles                      537212465                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             8558289                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                85697125                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.177976                       # Inst execution rate
system.cpu1.iew.exec_refs                   271379800                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  25117666                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               71905169                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            226575848                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           4576749                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1720153                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            26927717                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          627291947                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            246262134                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          5404068                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            594126821                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                768835                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            744667397                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               8176476                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            744444703                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     10763261                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          972828                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         8531                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         6852                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          604                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     81584375                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2737961                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          6852                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      3996278                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       4562011                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                462796002                       # num instructions consuming a value
system.cpu1.iew.wb_count                    535429417                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.765916                       # average fanout of values written-back
system.cpu1.iew.wb_producers                354462887                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.160393                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     537342086                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               774743145                       # number of integer regfile reads
system.cpu1.int_regfile_writes              423273523                       # number of integer regfile writes
system.cpu1.ipc                              0.127728                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.127728                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          8774809      1.46%      1.46% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            304857962     50.85%     52.31% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult             8065780      1.35%     53.66% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv              2802135      0.47%     54.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                 53      0.00%     54.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp              18168      0.00%     54.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt              54504      0.01%     54.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     54.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc            230      0.00%     54.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv               9084      0.00%     54.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc              9084      0.00%     54.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     54.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     54.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     54.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     54.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     54.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     54.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     54.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     54.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     54.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     54.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     54.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     54.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     54.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     54.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     54.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     54.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     54.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     54.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     54.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     54.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     54.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     54.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     54.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     54.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     54.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     54.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     54.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     54.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     54.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     54.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     54.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     54.14% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           249939946     41.69%     95.83% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           24970679      4.17%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead          18915      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite          9540      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             599530889                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                 119583                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads             239173                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses       118940                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes            121310                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    7943522                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.013250                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                1860245     23.42%     23.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                 14776      0.19%     23.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                   1648      0.02%     23.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     23.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     23.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     23.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     23.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     23.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     23.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     23.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     23.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     23.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     23.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     23.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     23.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     23.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     23.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     23.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     23.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     23.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     23.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     23.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     23.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     23.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     23.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     23.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     23.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     23.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     23.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     23.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     23.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     23.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     23.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     23.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     23.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     23.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     23.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     23.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     23.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     23.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     23.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     23.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     23.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               5637862     70.97%     94.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               428986      5.40%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             598580019                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        4009565962                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    535310477                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        822363288                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 611638204                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                599530889                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           15653743                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      195187877                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          1776163                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       3693954                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    117909281                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   2801023672                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.214040                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.730361                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         2483899102     88.68%     88.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          168550133      6.02%     94.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           76202662      2.72%     97.42% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           33466679      1.19%     98.61% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           24672187      0.88%     99.49% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            8131508      0.29%     99.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            4551033      0.16%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             880035      0.03%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             670333      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     2801023672                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.179595                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         14057100                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1765711                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           226575848                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           26927717                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                 211825                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                 90840                       # number of misc regfile writes
system.cpu1.numCycles                      3338236137                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   449258076                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              837223919                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            331445548                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              15609891                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               199126127                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             604002931                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              1039165                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            860365786                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             644239980                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          509520729                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                207929121                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              10331454                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               8176476                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            622603368                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               178075181                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups           101358                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       860264428                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     925964661                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           4290548                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                123459788                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       4377602                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  3374373118                       # The number of ROB reads
system.cpu1.rob.rob_writes                 1297259983                       # The number of ROB writes
system.cpu1.timesIdled                        6589040                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         59487455                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              2373232                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            63989168                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  3                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1570168                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    113607213                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     223153813                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      6498245                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      5198532                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     77707943                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     59181322                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    155492436                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       64379854                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1893784867000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          106875204                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     17526482                       # Transaction distribution
system.membus.trans_dist::CleanEvict         92049368                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           185587                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         109462                       # Transaction distribution
system.membus.trans_dist::ReadExReq           6388544                       # Transaction distribution
system.membus.trans_dist::ReadExResp          6381562                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     106875206                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         19112                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    336410527                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              336410527                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   8370127872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              8370127872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           238727                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         113577911                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               113577911    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           113577911                       # Request fanout histogram
system.membus.respLayer1.occupancy       594536410283                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             31.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        320808768956                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              16.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1893784867000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1893784867000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1893784867000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1893784867000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1893784867000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1893784867000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1893784867000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1893784867000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1893784867000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1893784867000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions              33604                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples        16802                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    15261383.228187                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   103410109.841962                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10        16802    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   5321028000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total          16802                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1637363106000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 256421761000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1893784867000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     31435239                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        31435239                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     31435239                       # number of overall hits
system.cpu0.icache.overall_hits::total       31435239                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      5418883                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       5418883                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      5418883                       # number of overall misses
system.cpu0.icache.overall_misses::total      5418883                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 356816421872                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 356816421872                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 356816421872                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 356816421872                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     36854122                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     36854122                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     36854122                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     36854122                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.147036                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.147036                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.147036                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.147036                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 65846.858453                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 65846.858453                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 65846.858453                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 65846.858453                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       675065                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs             7800                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    86.546795                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      4999713                       # number of writebacks
system.cpu0.icache.writebacks::total          4999713                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       416311                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       416311                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       416311                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       416311                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      5002572                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      5002572                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      5002572                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      5002572                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 326729421378                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 326729421378                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 326729421378                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 326729421378                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.135740                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.135740                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.135740                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.135740                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 65312.287635                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 65312.287635                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 65312.287635                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 65312.287635                       # average overall mshr miss latency
system.cpu0.icache.replacements               4999713                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     31435239                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       31435239                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      5418883                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      5418883                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 356816421872                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 356816421872                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     36854122                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     36854122                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.147036                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.147036                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 65846.858453                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 65846.858453                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       416311                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       416311                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      5002572                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      5002572                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 326729421378                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 326729421378                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.135740                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.135740                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 65312.287635                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 65312.287635                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1893784867000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.986809                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           36437938                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          5002603                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.283796                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.986809                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999588                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999588                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         78710815                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        78710815                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1893784867000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    144504989                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       144504989                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    144504989                       # number of overall hits
system.cpu0.dcache.overall_hits::total      144504989                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     70218229                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      70218229                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     70218229                       # number of overall misses
system.cpu0.dcache.overall_misses::total     70218229                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 6191209201367                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 6191209201367                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 6191209201367                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 6191209201367                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    214723218                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    214723218                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    214723218                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    214723218                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.327017                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.327017                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.327017                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.327017                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 88170.967704                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 88170.967704                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 88170.967704                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 88170.967704                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    773642528                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       116906                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         11998617                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1833                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    64.477642                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    63.778505                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     33008104                       # number of writebacks
system.cpu0.dcache.writebacks::total         33008104                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     37054764                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     37054764                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     37054764                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     37054764                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     33163465                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     33163465                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     33163465                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     33163465                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 3298056026875                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 3298056026875                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 3298056026875                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 3298056026875                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.154448                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.154448                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.154448                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.154448                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 99448.475208                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 99448.475208                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 99448.475208                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 99448.475208                       # average overall mshr miss latency
system.cpu0.dcache.replacements              33008025                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    134052644                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      134052644                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     61892480                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     61892480                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 5566543252000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 5566543252000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    195945124                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    195945124                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.315866                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.315866                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 89938.927185                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 89938.927185                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     32591102                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     32591102                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     29301378                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     29301378                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 2938675648000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 2938675648000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.149539                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.149539                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 100291.380426                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 100291.380426                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     10452345                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      10452345                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      8325749                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      8325749                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 624665949367                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 624665949367                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     18778094                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     18778094                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.443376                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.443376                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 75028.198588                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 75028.198588                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      4463662                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      4463662                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3862087                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3862087                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 359380378875                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 359380378875                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.205670                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.205670                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 93053.413575                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 93053.413575                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      2915559                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      2915559                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data       114916                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total       114916                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data   5138394500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   5138394500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      3030475                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      3030475                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.037920                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.037920                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 44714.352222                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 44714.352222                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data        70542                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total        70542                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data        44374                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        44374                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    791483000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    791483000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.014643                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.014643                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 17836.638572                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17836.638572                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      2917309                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      2917309                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        59842                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        59842                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data    577500000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    577500000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      2977151                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      2977151                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.020100                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.020100                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  9650.412754                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9650.412754                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data        59626                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        59626                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data    518024000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    518024000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.020028                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.020028                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  8687.887834                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8687.887834                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data      2724000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      2724000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data      2574000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      2574000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       178313                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         178313                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       105764                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       105764                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   2437611959                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   2437611959                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       284077                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       284077                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.372308                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.372308                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 23047.652878                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 23047.652878                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            6                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            6                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       105758                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       105758                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   2331717959                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   2331717959                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.372286                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.372286                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 22047.674493                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 22047.674493                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1893784867000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.892359                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          183929024                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         33203319                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.539477                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.892359                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.996636                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.996636                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        475233129                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       475233129                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1893784867000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst             1916891                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             3855862                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             2455678                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             4197748                       # number of demand (read+write) hits
system.l2.demand_hits::total                 12426179                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst            1916891                       # number of overall hits
system.l2.overall_hits::.cpu0.data            3855862                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            2455678                       # number of overall hits
system.l2.overall_hits::.cpu1.data            4197748                       # number of overall hits
system.l2.overall_hits::total                12426179                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           3085027                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          29125198                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst           3709374                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          28941115                       # number of demand (read+write) misses
system.l2.demand_misses::total               64860714                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          3085027                       # number of overall misses
system.l2.overall_misses::.cpu0.data         29125198                       # number of overall misses
system.l2.overall_misses::.cpu1.inst          3709374                       # number of overall misses
system.l2.overall_misses::.cpu1.data         28941115                       # number of overall misses
system.l2.overall_misses::total              64860714                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 297756846469                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 3196621632975                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst 348576413471                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 3177333609431                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     7020288502346                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 297756846469                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 3196621632975                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst 348576413471                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 3177333609431                       # number of overall miss cycles
system.l2.overall_miss_latency::total    7020288502346                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         5001918                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        32981060                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         6165052                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        33138863                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             77286893                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        5001918                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       32981060                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        6165052                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       33138863                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            77286893                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.616769                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.883089                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.601678                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.873329                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.839220                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.616769                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.883089                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.601678                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.873329                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.839220                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 96516.771642                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 109754.503059                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 93971.762748                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 109786.150583                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 108236.374061                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 96516.771642                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 109754.503059                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 93971.762748                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 109786.150583                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 108236.374061                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             131009                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      4126                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      31.752060                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  45565259                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks            17526482                       # number of writebacks
system.l2.writebacks::total                  17526482                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst          41075                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data        1262643                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst          50112                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data        1259665                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             2613495                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst         41075                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data       1262643                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst         50112                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data       1259665                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            2613495                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      3043952                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     27862555                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst      3659262                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     27681450                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          62247219                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      3043952                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     27862555                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst      3659262                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     27681450                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     53807715                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        116054934                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 264661365550                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 2831226303809                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst 308683304062                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 2814484880284                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 6219055853705                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 264661365550                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 2831226303809                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst 308683304062                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 2814484880284                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 4450705960239                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 10669761813944                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.608557                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.844805                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.593549                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.835317                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.805405                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.608557                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.844805                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.593549                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.835317                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.501612                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 86946.629103                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 101614.022971                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 84356.710195                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 101674.040929                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 99908.975109                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 86946.629103                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 101614.022971                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 84356.710195                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 101674.040929                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 82715.015128                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91937.166704                       # average overall mshr miss latency
system.l2.replacements                      167868623                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     18540396                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         18540396                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     18540396                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     18540396                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     53825604                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         53825604                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     53825604                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     53825604                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     53807715                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       53807715                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 4450705960239                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 4450705960239                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 82715.015128                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 82715.015128                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data           12443                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            5563                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                18006                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         27307                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         18858                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              46165                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    316216000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    274620000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    590836000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        39750                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        24421                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            64171                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.686969                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.772204                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.719406                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 11580.034423                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 14562.519885                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 12798.353731                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           71                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           69                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             140                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        27236                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        18789                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         46025                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    552428494                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    383065998                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    935494492                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.685182                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.769379                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.717224                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20283.025922                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20387.779978                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20325.790158                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data          5727                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data          3342                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               9069                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         9788                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data         5424                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            15212                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data    157277500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     75794000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total    233071500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data        15515                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         8766                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          24281                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.630873                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.618754                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.626498                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 16068.400082                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 13973.820059                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 15321.555351                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           52                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           10                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            62                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         9736                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data         5414                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        15150                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data    197363992                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data    109148987                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    306512979                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.627522                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.617614                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.623945                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20271.568611                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20160.507388                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20231.879802                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           371722                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           425100                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                796822                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        3446807                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        3428874                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             6875681                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 349703845854                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 345641974323                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  695345820177                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3818529                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      3853974                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7672503                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.902653                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.889698                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.896146                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 101457.333078                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 100803.346616                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101131.192703                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       252327                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       252034                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           504361                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      3194480                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      3176840                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        6371320                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 299376405969                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 295720246950                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 595096652919                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.836573                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.824302                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.830410                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 93716.788325                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 93086.289190                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 93402.411575                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst       1916891                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       2455678                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            4372569                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      3085027                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst      3709374                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          6794401                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 297756846469                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst 348576413471                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 646333259940                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      5001918                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      6165052                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       11166970                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.616769                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.601678                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.608437                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 96516.771642                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 93971.762748                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 95127.334984                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst        41075                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst        50112                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         91187                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      3043952                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst      3659262                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      6703214                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 264661365550                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst 308683304062                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 573344669612                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.608557                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.593549                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.600272                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 86946.629103                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 84356.710195                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85532.801073                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      3484140                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      3772648                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           7256788                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     25678391                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     25512241                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        51190632                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 2846917787121                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 2831691635108                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 5678609422229                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     29162531                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     29284889                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      58447420                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.880527                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.871174                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.875841                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 110868.231079                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 110993.449580                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 110930.637118                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data      1010316                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data      1007631                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      2017947                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     24668075                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     24504610                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     49172685                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 2531849897840                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 2518764633334                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 5050614531174                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.845883                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.836766                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.841315                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 102636.703425                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 102787.378919                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 102711.790726                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         4189                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data         4979                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              9168                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         8963                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data        12049                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           21012                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     64803741                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     58815743                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total    123619484                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data        13152                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data        17028                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         30180                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.681493                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.707599                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.696223                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  7230.139574                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  4881.379617                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  5883.280221                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data         1014                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          951                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total         1965                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         7949                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data        11098                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        19047                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data    154436456                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data    216616222                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    371052678                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.604395                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.651750                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.631113                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19428.413134                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19518.491800                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19480.898724                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1893784867000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1893784867000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999611                       # Cycle average of tags in use
system.l2.tags.total_refs                   198114186                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 167879759                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.180096                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      20.336653                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.693914                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.091415                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        2.098892                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        9.850649                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    19.928088                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.317760                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.026467                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.157678                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.032795                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.153916                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.311376                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999994                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            19                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            45                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.296875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.703125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1366056567                       # Number of tag accesses
system.l2.tags.data_accesses               1366056567                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1893784867000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     194818176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    1787595072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst     234198144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    1776107456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   3255714176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         7248433024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    194818176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst    234198144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     429016320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks   1121694848                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total      1121694848                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        3044034                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       27931173                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst        3659346                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       27751679                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     50870534                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           113256766                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks     17526482                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           17526482                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        102872390                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        943927213                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        123666710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        937861257                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1719157351                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3827484922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    102872390                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    123666710                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        226539100                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      592303206                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            592303206                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      592303206                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       102872390                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       943927213                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       123666710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       937861257                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1719157351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4419788128                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples  17235605.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   3044000.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  27387531.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples   3659322.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  27217977.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  50496807.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000267182750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds      1070248                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds      1070248                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           177082923                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState           16237726                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   113256768                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   17526482                       # Number of write requests accepted
system.mem_ctrls.readBursts                 113256768                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 17526482                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1451131                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                290877                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           4852825                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           4669945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           6788318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           5024208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           5638262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5          10392374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           7933152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           8546002                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           7153934                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           7774786                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          7421812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         12124210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          6772843                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          5485056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          6308631                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          4919279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0           1115170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            968318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2           1256237                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            926712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4           1097472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5           1299498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            867990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            878555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            939804                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9           1105341                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10          1037013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11          1331238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12          1381646                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           861964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14          1290515                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           878132                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.17                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.94                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 4399691469043                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               559028185000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            6496047162793                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     39351.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58101.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        52                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 69522768                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 9287613                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 62.18                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.89                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             113256768                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             17526482                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                12058473                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                14891700                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                14602167                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                14353718                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                13272622                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                11680686                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 9609797                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 7425294                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 5235751                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 3529931                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                2245458                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                1391589                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 773308                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 408630                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 196188                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  82255                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  29615                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  16609                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1529                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    317                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  28943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  39855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 415228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 751736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 960209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                1070129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                1122471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                1146538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                1157566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                1158159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                1161637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                1170299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                1142832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                1133002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                1120876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                1110385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                1103660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                1102142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  97677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  35151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  15678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   8673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   6466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   5845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   6655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   7554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   8258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   9002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   9604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   9621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   9755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   9943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  10091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  10419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  10463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  10403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  10508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  10800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  10705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  10224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   4169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    190                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     50230849                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    164.413635                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   128.617836                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   155.173031                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     15676133     31.21%     31.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     25943896     51.65%     82.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      4516808      8.99%     91.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      1737024      3.46%     95.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       864890      1.72%     97.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       475501      0.95%     97.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       295035      0.59%     98.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       186768      0.37%     98.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       534794      1.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     50230849                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples      1070248                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     104.466916                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     83.685041                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     79.896547                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63         375600     35.09%     35.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127       425755     39.78%     74.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191       152940     14.29%     89.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255        58627      5.48%     94.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319        28941      2.70%     97.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383        14664      1.37%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447         6344      0.59%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511         3331      0.31%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575         1753      0.16%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639         1043      0.10%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703          524      0.05%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767          297      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831          201      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895          104      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959           54      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023           33      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           18      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151           12      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total       1070248                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples      1070248                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.104309                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.097109                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.508520                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16          1018101     95.13%     95.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17            13089      1.22%     96.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            24620      2.30%     98.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            10136      0.95%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             3131      0.29%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              809      0.08%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              253      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               82      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               17      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total       1070248                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             7155560768                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                92872384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten              1103078720                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              7248433152                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys           1121694848                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3778.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       582.47                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3827.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    592.30                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        34.07                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    29.52                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.55                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1893784845000                       # Total gap between requests
system.mem_ctrls.avgGap                      14480.33                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    194816000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   1752801984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst    234196608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   1741950528                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   3231795648                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks   1103078720                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 102871241.287619814277                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 925554963.788819909096                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 123665898.952396690845                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 919824927.505876064301                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1706527338.091777086258                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 582473088.269745945930                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      3044035                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     27931173                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst      3659346                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     27751679                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     50870535                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks     17526482                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst 137872508738                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 1671979515335                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst 156491102354                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 1662854129647                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 2866849906719                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 47511081958049                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     45292.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     59860.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     42764.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     59919.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     56355.80                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2710816.81                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    61.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         189915196380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         100942305585                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        413838334140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        46069908660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     149493355440.042206                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     855406128990                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       6871385760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1762536614955.544189                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        930.695268                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  10818274420                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  63237460000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1819729132580                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         168733151160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          89683766370                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        384453914040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        43899949440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     149493355440.042206                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     856802129100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       5695806720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1698762072270.528076                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        897.019562                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   7737277992                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  63237460000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1822810129008                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions              40970                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples        20486                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    10967348.506297                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   100787356.505590                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10        20486    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   6493884000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total          20486                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   1669107765500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 224677101500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1893784867000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     32580374                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        32580374                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     32580374                       # number of overall hits
system.cpu1.icache.overall_hits::total       32580374                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      6603456                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       6603456                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      6603456                       # number of overall misses
system.cpu1.icache.overall_misses::total      6603456                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst 415985599399                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 415985599399                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst 415985599399                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 415985599399                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     39183830                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     39183830                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     39183830                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     39183830                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.168525                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.168525                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.168525                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.168525                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 62995.134578                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 62995.134578                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 62995.134578                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 62995.134578                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs      1173917                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs            10091                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   116.333069                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      6163287                       # number of writebacks
system.cpu1.icache.writebacks::total          6163287                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst       437998                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total       437998                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst       437998                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total       437998                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      6165458                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      6165458                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      6165458                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      6165458                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst 385194847908                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 385194847908                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst 385194847908                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 385194847908                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.157347                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.157347                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.157347                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.157347                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 62476.274740                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 62476.274740                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 62476.274740                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 62476.274740                       # average overall mshr miss latency
system.cpu1.icache.replacements               6163287                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     32580374                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       32580374                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      6603456                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      6603456                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst 415985599399                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 415985599399                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     39183830                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     39183830                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.168525                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.168525                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 62995.134578                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 62995.134578                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst       437998                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total       437998                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      6165458                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      6165458                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst 385194847908                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 385194847908                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.157347                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.157347                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 62476.274740                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 62476.274740                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1893784867000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.983107                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           38833944                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          6165490                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             6.298598                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.983107                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999472                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999472                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         84533118                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        84533118                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1893784867000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    147916791                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       147916791                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    147916791                       # number of overall hits
system.cpu1.dcache.overall_hits::total      147916791                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     70888031                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      70888031                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     70888031                       # number of overall misses
system.cpu1.dcache.overall_misses::total     70888031                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 6166129476659                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 6166129476659                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 6166129476659                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 6166129476659                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    218804822                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    218804822                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    218804822                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    218804822                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.323978                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.323978                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.323978                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.323978                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 86984.070367                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 86984.070367                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 86984.070367                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 86984.070367                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    772842190                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       119667                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         12004246                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1865                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    64.380736                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    64.164611                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     33217647                       # number of writebacks
system.cpu1.dcache.writebacks::total         33217647                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     37572676                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     37572676                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     37572676                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     37572676                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     33315355                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     33315355                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     33315355                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     33315355                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 3279701521194                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 3279701521194                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 3279701521194                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 3279701521194                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.152261                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.152261                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.152261                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.152261                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 98444.141484                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 98444.141484                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 98444.141484                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 98444.141484                       # average overall mshr miss latency
system.cpu1.dcache.replacements              33217644                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    135535213                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      135535213                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     62273936                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     62273936                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 5546672852500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 5546672852500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    197809149                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    197809149                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.314818                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.314818                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 89068.930098                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 89068.930098                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     32870596                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     32870596                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     29403340                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     29403340                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 2922780821500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 2922780821500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.148645                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.148645                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 99403.020932                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 99403.020932                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     12381578                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      12381578                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      8614095                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      8614095                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 619456624159                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 619456624159                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     20995673                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     20995673                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.410280                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.410280                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 71911.979629                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 71911.979629                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      4702080                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      4702080                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      3912015                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      3912015                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 356920699694                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 356920699694                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.186325                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.186325                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 91237.047837                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 91237.047837                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      2847598                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      2847598                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data       139709                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total       139709                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data   7496699000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   7496699000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      2987307                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      2987307                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.046768                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.046768                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 53659.384864                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 53659.384864                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data        48628                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        48628                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data        91081                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        91081                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data   5287957500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total   5287957500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.030489                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.030489                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 58057.745304                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 58057.745304                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      2859758                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      2859758                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data        59255                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        59255                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data    426324500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    426324500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      2919013                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      2919013                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.020300                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.020300                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7194.743060                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7194.743060                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data        59220                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        59220                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data    367258500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    367258500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.020288                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.020288                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6201.595745                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6201.595745                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      2003000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      2003000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1849000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1849000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       176051                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         176051                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        94843                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        94843                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   1946504969                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   1946504969                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       270894                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       270894                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.350111                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.350111                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 20523.443681                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 20523.443681                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data          731                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total          731                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        94112                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        94112                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   1832704969                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   1832704969                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.347413                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.347413                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 19473.658715                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 19473.658715                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1893784867000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.890535                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          187397709                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         33409886                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             5.609050                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.890535                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.996579                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.996579                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        483373929                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       483373929                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1893784867000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          70008156                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     36066878                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     58848308                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       150342141                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         73905023                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             124                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          201655                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        118542                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         320197                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          304                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          304                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7742617                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7742618                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      11168029                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     58840128                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        30180                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        30180                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     15004202                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     99431069                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side     18493797                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     99966740                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             232895808                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    640104384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4223309440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    789013696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   4246818624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             9899246144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       242469700                       # Total snoops (count)
system.tol2bus.snoopTraffic                1151410624                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        319876290                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.238782                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.462934                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              248698580     77.75%     77.75% # Request fanout histogram
system.tol2bus.snoop_fanout::1               65976492     20.63%     98.37% # Request fanout histogram
system.tol2bus.snoop_fanout::2                5199389      1.63%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1829      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          319876290                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       155136448696                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       49911335675                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        7519283538                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       50206271647                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy        9262495785                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.5                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           186044                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
