

================================================================
== Vivado HLS Report for 'keccak_absorb'
================================================================
* Date:           Mon Apr 12 13:45:25 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        SHA
* Solution:       NDT_part_pipeline
* Product family: virtex7
* Target device:  xc7vx980tffg1930-2l


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.078|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  558|  558|  558|  558|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                  |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- memset_t        |  199|  199|         1|          -|          -|   200|    no    |
        |- Loop 2          |   25|   25|         1|          -|          -|    25|    no    |
        |- Loop 3          |    6|    6|         2|          -|          -|     3|    no    |
        |- Loop 4          |  323|  323|        19|          -|          -|    17|    no    |
        | + load64_label0  |   16|   16|         2|          -|          -|     8|    no    |
        +------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!tmp_s)
	3  / (tmp_s)
3 --> 
	3  / (!tmp_7)
	4  / (tmp_7)
4 --> 
	5  / (!tmp_1)
	6  / (tmp_1)
5 --> 
	4  / true
6 --> 
	7  / true
7 --> 
	8  / (!tmp_4)
8 --> 
	9  / (!exitcond_i)
	10  / (exitcond_i)
9 --> 
	8  / true
10 --> 
	7  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.85>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%t = alloca [200 x i8], align 16" [fips202.c:370]   --->   Operation 11 'alloca' 't' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_1 : Operation 12 [1/1] (0.85ns)   --->   "br label %meminst"   --->   Operation 12 'br' <Predicate = true> <Delay = 0.85>

State 2 <SV = 1> <Delay = 2.26>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%invdar = phi i8 [ 0, %0 ], [ %indvarinc, %meminst ]" [fips202.c:370]   --->   Operation 13 'phi' 'invdar' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.35ns)   --->   "%indvarinc = add i8 %invdar, 1" [fips202.c:370]   --->   Operation 14 'add' 'indvarinc' <Predicate = true> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp = zext i8 %invdar to i64" [fips202.c:370]   --->   Operation 15 'zext' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%t_addr = getelementptr [200 x i8]* %t, i64 0, i64 %tmp" [fips202.c:370]   --->   Operation 16 'getelementptr' 't_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (2.26ns)   --->   "store i8 0, i8* %t_addr, align 1" [fips202.c:370]   --->   Operation 17 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_2 : Operation 18 [1/1] (0.86ns)   --->   "%tmp_s = icmp eq i8 %invdar, -57" [fips202.c:370]   --->   Operation 18 'icmp' 'tmp_s' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @memset_t_str)"   --->   Operation 19 'specloopname' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 200, i64 200, i64 200)"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader1.preheader, label %meminst" [fips202.c:370]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.85ns)   --->   "br label %.preheader1" [fips202.c:373]   --->   Operation 22 'br' <Predicate = (tmp_s)> <Delay = 0.85>

State 3 <SV = 2> <Delay = 2.26>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%i = phi i5 [ %i_4, %1 ], [ 0, %.preheader1.preheader ]"   --->   Operation 23 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%i_cast4 = zext i5 %i to i64" [fips202.c:373]   --->   Operation 24 'zext' 'i_cast4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.87ns)   --->   "%tmp_7 = icmp eq i5 %i, -7" [fips202.c:373]   --->   Operation 25 'icmp' 'tmp_7' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25)"   --->   Operation 26 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.09ns)   --->   "%i_4 = add i5 %i, 1" [fips202.c:373]   --->   Operation 27 'add' 'i_4' <Predicate = true> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %tmp_7, label %.preheader.preheader, label %1" [fips202.c:373]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%s_addr = getelementptr [25 x i64]* %s, i64 0, i64 %i_cast4" [fips202.c:374]   --->   Operation 29 'getelementptr' 's_addr' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (2.26ns)   --->   "store i64 0, i64* %s_addr, align 8" [fips202.c:374]   --->   Operation 30 'store' <Predicate = (!tmp_7)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "br label %.preheader1" [fips202.c:373]   --->   Operation 31 'br' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.85ns)   --->   "br label %.preheader" [fips202.c:387]   --->   Operation 32 'br' <Predicate = (tmp_7)> <Delay = 0.85>

State 4 <SV = 3> <Delay = 2.26>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%i_2 = phi i2 [ %tmp_3, %2 ], [ 0, %.preheader.preheader ]" [fips202.c:387]   --->   Operation 33 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%i_2_cast3 = zext i2 %i_2 to i64" [fips202.c:387]   --->   Operation 34 'zext' 'i_2_cast3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.48ns)   --->   "%tmp_1 = icmp eq i2 %i_2, -1" [fips202.c:387]   --->   Operation 35 'icmp' 'tmp_1' <Predicate = true> <Delay = 0.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 36 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.85ns)   --->   "%tmp_3 = add i2 %i_2, 1" [fips202.c:387]   --->   Operation 37 'add' 'tmp_3' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %3, label %2" [fips202.c:387]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%m_addr = getelementptr [3 x i8]* %m, i64 0, i64 %i_2_cast3" [fips202.c:388]   --->   Operation 39 'getelementptr' 'm_addr' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_4 : Operation 40 [2/2] (1.14ns)   --->   "%m_load = load i8* %m_addr, align 1" [fips202.c:388]   --->   Operation 40 'load' 'm_load' <Predicate = (!tmp_1)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%t_addr_2 = getelementptr inbounds [200 x i8]* %t, i64 0, i64 135" [fips202.c:390]   --->   Operation 41 'getelementptr' 't_addr_2' <Predicate = (tmp_1)> <Delay = 0.00>
ST_4 : Operation 42 [2/2] (2.26ns)   --->   "%t_load = load i8* %t_addr_2, align 1" [fips202.c:390]   --->   Operation 42 'load' 't_load' <Predicate = (tmp_1)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 5 <SV = 4> <Delay = 3.41>
ST_5 : Operation 43 [1/2] (1.14ns)   --->   "%m_load = load i8* %m_addr, align 1" [fips202.c:388]   --->   Operation 43 'load' 'm_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%t_addr_3 = getelementptr inbounds [200 x i8]* %t, i64 0, i64 %i_2_cast3" [fips202.c:388]   --->   Operation 44 'getelementptr' 't_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (2.26ns)   --->   "store i8 %m_load, i8* %t_addr_3, align 1" [fips202.c:388]   --->   Operation 45 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "br label %.preheader" [fips202.c:387]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 4> <Delay = 4.53>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%t_addr_1 = getelementptr inbounds [200 x i8]* %t, i64 0, i64 3" [fips202.c:389]   --->   Operation 47 'getelementptr' 't_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (2.26ns)   --->   "store i8 6, i8* %t_addr_1, align 1" [fips202.c:389]   --->   Operation 48 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_6 : Operation 49 [1/2] (2.26ns)   --->   "%t_load = load i8* %t_addr_2, align 1" [fips202.c:390]   --->   Operation 49 'load' 't_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_2 = or i8 %t_load, -128" [fips202.c:390]   --->   Operation 50 'or' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (2.26ns)   --->   "store i8 %tmp_2, i8* %t_addr_2, align 1" [fips202.c:390]   --->   Operation 51 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_6 : Operation 52 [1/1] (0.85ns)   --->   "br label %4" [fips202.c:392]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.85>

State 7 <SV = 5> <Delay = 1.09>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%i_3 = phi i5 [ 0, %3 ], [ %i_5, %load64.exit ]"   --->   Operation 53 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%i_3_cast2 = zext i5 %i_3 to i64" [fips202.c:392]   --->   Operation 54 'zext' 'i_3_cast2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.87ns)   --->   "%tmp_4 = icmp eq i5 %i_3, -15" [fips202.c:392]   --->   Operation 55 'icmp' 'tmp_4' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 17, i64 17, i64 17)"   --->   Operation 56 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (1.09ns)   --->   "%i_5 = add i5 %i_3, 1" [fips202.c:392]   --->   Operation 57 'add' 'i_5' <Predicate = true> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "br i1 %tmp_4, label %8, label %5" [fips202.c:392]   --->   Operation 58 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i_3, i3 0)" [fips202.c:393]   --->   Operation 59 'bitconcatenate' 'tmp_5' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.85ns)   --->   "br label %6" [fips202.c:28->fips202.c:393]   --->   Operation 60 'br' <Predicate = (!tmp_4)> <Delay = 0.85>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "ret void" [fips202.c:394]   --->   Operation 61 'ret' <Predicate = (tmp_4)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 3.62>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%i_i = phi i4 [ 0, %5 ], [ %i_6, %7 ]"   --->   Operation 62 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%r_i = phi i64 [ 0, %5 ], [ %r, %7 ]"   --->   Operation 63 'phi' 'r_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.87ns)   --->   "%exitcond_i = icmp eq i4 %i_i, -8" [fips202.c:28->fips202.c:393]   --->   Operation 64 'icmp' 'exitcond_i' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 65 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (1.01ns)   --->   "%i_6 = add i4 %i_i, 1" [fips202.c:28->fips202.c:393]   --->   Operation 66 'add' 'i_6' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %load64.exit, label %7" [fips202.c:28->fips202.c:393]   --->   Operation 67 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_i_cast = zext i4 %i_i to i8" [fips202.c:29->fips202.c:393]   --->   Operation 68 'zext' 'tmp_i_cast' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (1.35ns)   --->   "%sum_i = add i8 %tmp_i_cast, %tmp_5" [fips202.c:29->fips202.c:393]   --->   Operation 69 'add' 'sum_i' <Predicate = (!exitcond_i)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%sum_i_cast = zext i8 %sum_i to i64" [fips202.c:29->fips202.c:393]   --->   Operation 70 'zext' 'sum_i_cast' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%t_addr_4 = getelementptr [200 x i8]* %t, i64 0, i64 %sum_i_cast" [fips202.c:29->fips202.c:393]   --->   Operation 71 'getelementptr' 't_addr_4' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_8 : Operation 72 [2/2] (2.26ns)   --->   "%t_load_1 = load i8* %t_addr_4, align 1" [fips202.c:29->fips202.c:393]   --->   Operation 72 'load' 't_load_1' <Predicate = (!exitcond_i)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%s_addr_1 = getelementptr [25 x i64]* %s, i64 0, i64 %i_3_cast2" [fips202.c:393]   --->   Operation 73 'getelementptr' 's_addr_1' <Predicate = (exitcond_i)> <Delay = 0.00>
ST_8 : Operation 74 [2/2] (2.26ns)   --->   "%s_load = load i64* %s_addr_1, align 8" [fips202.c:393]   --->   Operation 74 'load' 's_load' <Predicate = (exitcond_i)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 9 <SV = 7> <Delay = 3.89>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str3) nounwind" [fips202.c:29->fips202.c:393]   --->   Operation 75 'specloopname' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 76 [1/2] (2.26ns)   --->   "%t_load_1 = load i8* %t_addr_4, align 1" [fips202.c:29->fips202.c:393]   --->   Operation 76 'load' 't_load_1' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_9 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%tmp_8_i = zext i8 %t_load_1 to i64" [fips202.c:29->fips202.c:393]   --->   Operation 77 'zext' 'tmp_8_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%tmp_6 = trunc i4 %i_i to i3" [fips202.c:28->fips202.c:393]   --->   Operation 78 'trunc' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%tmp_i = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_6, i3 0)" [fips202.c:29->fips202.c:393]   --->   Operation 79 'bitconcatenate' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%tmp_1_i = zext i6 %tmp_i to i64" [fips202.c:29->fips202.c:393]   --->   Operation 80 'zext' 'tmp_1_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%tmp_2_i = shl i64 %tmp_8_i, %tmp_1_i" [fips202.c:29->fips202.c:393]   --->   Operation 81 'shl' 'tmp_2_i' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 82 [1/1] (1.62ns) (out node of the LUT)   --->   "%r = or i64 %tmp_2_i, %r_i" [fips202.c:29->fips202.c:393]   --->   Operation 82 'or' 'r' <Predicate = true> <Delay = 1.62> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "br label %6" [fips202.c:28->fips202.c:393]   --->   Operation 83 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 7> <Delay = 5.07>
ST_10 : Operation 84 [1/2] (2.26ns)   --->   "%s_load = load i64* %s_addr_1, align 8" [fips202.c:393]   --->   Operation 84 'load' 's_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_10 : Operation 85 [1/1] (0.54ns)   --->   "%tmp_8 = xor i64 %s_load, %r_i" [fips202.c:393]   --->   Operation 85 'xor' 'tmp_8' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 86 [1/1] (2.26ns)   --->   "store i64 %tmp_8, i64* %s_addr_1, align 8" [fips202.c:393]   --->   Operation 86 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "br label %4" [fips202.c:392]   --->   Operation 87 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.85ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('invdar', fips202.c:370) with incoming values : ('indvarinc', fips202.c:370) [6]  (0.85 ns)

 <State 2>: 2.27ns
The critical path consists of the following:
	'phi' operation ('invdar', fips202.c:370) with incoming values : ('indvarinc', fips202.c:370) [6]  (0 ns)
	'getelementptr' operation ('t_addr', fips202.c:370) [9]  (0 ns)
	'store' operation (fips202.c:370) of constant 0 on array 't', fips202.c:370 [10]  (2.27 ns)

 <State 3>: 2.27ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', fips202.c:373) [18]  (0 ns)
	'getelementptr' operation ('s_addr', fips202.c:374) [25]  (0 ns)
	'store' operation (fips202.c:374) of constant 0 on array 's' [26]  (2.27 ns)

 <State 4>: 2.27ns
The critical path consists of the following:
	'getelementptr' operation ('t_addr_2', fips202.c:390) [46]  (0 ns)
	'load' operation ('t_load', fips202.c:390) on array 't', fips202.c:370 [47]  (2.27 ns)

 <State 5>: 3.41ns
The critical path consists of the following:
	'load' operation ('m_load', fips202.c:388) on array 'm' [39]  (1.15 ns)
	'store' operation (fips202.c:388) of variable 'm_load', fips202.c:388 on array 't', fips202.c:370 [41]  (2.27 ns)

 <State 6>: 4.53ns
The critical path consists of the following:
	'load' operation ('t_load', fips202.c:390) on array 't', fips202.c:370 [47]  (2.27 ns)
	'or' operation ('tmp_2', fips202.c:390) [48]  (0 ns)
	'store' operation (fips202.c:390) of variable 'tmp_2', fips202.c:390 on array 't', fips202.c:370 [49]  (2.27 ns)

 <State 7>: 1.1ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', fips202.c:392) [52]  (0 ns)
	'add' operation ('i', fips202.c:392) [56]  (1.1 ns)

 <State 8>: 3.62ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', fips202.c:28->fips202.c:393) [62]  (0 ns)
	'add' operation ('sum_i', fips202.c:29->fips202.c:393) [71]  (1.36 ns)
	'getelementptr' operation ('t_addr_4', fips202.c:29->fips202.c:393) [73]  (0 ns)
	'load' operation ('t_load_1', fips202.c:29->fips202.c:393) on array 't', fips202.c:370 [74]  (2.27 ns)

 <State 9>: 3.9ns
The critical path consists of the following:
	'load' operation ('t_load_1', fips202.c:29->fips202.c:393) on array 't', fips202.c:370 [74]  (2.27 ns)
	'shl' operation ('tmp_2_i', fips202.c:29->fips202.c:393) [79]  (0 ns)
	'or' operation ('r', fips202.c:29->fips202.c:393) [80]  (1.63 ns)

 <State 10>: 5.08ns
The critical path consists of the following:
	'load' operation ('s_load', fips202.c:393) on array 's' [84]  (2.27 ns)
	'xor' operation ('tmp_8', fips202.c:393) [85]  (0.546 ns)
	'store' operation (fips202.c:393) of variable 'tmp_8', fips202.c:393 on array 's' [86]  (2.27 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
