Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun May 16 19:00:38 2021
| Host         : LAPTOP-EO0RR57C running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file dcen_control_sets_placed.rpt
| Design       : dcen
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   292 |
| Unused register locations in slices containing registers |  1287 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            3 |
|      2 |           14 |
|      3 |          100 |
|      4 |          168 |
|      6 |            1 |
|      8 |            2 |
|     10 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              32 |           24 |
| No           | No                    | Yes                    |             109 |           53 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              32 |           20 |
| Yes          | No                    | Yes                    |             964 |          635 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+------------------------------+------------------+------------------+----------------+
|    Clock Signal   |         Enable Signal        | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-------------------+------------------------------+------------------+------------------+----------------+
|  clk_WB_IBUF_BUFG | hh/REG_Files[28][31]_i_1_n_1 | kk/ee/rst_n      |                1 |              1 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[26][31]_i_1_n_1 | kk/ee/rst_n      |                1 |              1 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[30][31]_i_1_n_1 | kk/ee/rst_n      |                1 |              1 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[26][31]_i_1_n_1 | hh/rst_n         |                2 |              2 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[10][31]_i_1_n_1 | hh/rst_n         |                2 |              2 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[12][31]_i_1_n_1 | hh/rst_n         |                2 |              2 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[20][31]_i_1_n_1 | hh/rst_n         |                2 |              2 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[28][31]_i_1_n_1 | hh/rst_n         |                2 |              2 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[24][31]_i_1_n_1 | hh/rst_n         |                2 |              2 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[18][31]_i_1_n_1 | hh/rst_n         |                2 |              2 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[16][31]_i_1_n_1 | hh/rst_n         |                2 |              2 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[14][31]_i_1_n_1 | hh/rst_n         |                2 |              2 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[22][31]_i_1_n_1 | hh/rst_n         |                2 |              2 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[4][31]_i_1_n_1  | hh/rst_n         |                2 |              2 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[6][31]_i_1_n_1  | hh/rst_n         |                2 |              2 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[30][31]_i_1_n_1 | hh/rst_n         |                2 |              2 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[8][31]_i_1_n_1  | hh/rst_n         |                2 |              2 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[14][31]_i_1_n_1 | hh/rst_n_4       |                2 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[15][31]_i_1_n_1 | hh/rst_n_6       |                2 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[11][31]_i_1_n_1 | hh/rst_n         |                3 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[13][31]_i_1_n_1 | hh/rst_n         |                3 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[10][31]_i_1_n_1 | hh/rst_n_4       |                2 |              3 |
|  kk/gg/CLK        |                              | kk/gg/CLR        |                1 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[10][31]_i_1_n_1 | hh/rst_n_1       |                2 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[14][31]_i_1_n_1 | hh/rst_n_1       |                2 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[11][31]_i_1_n_1 | hh/rst_n_0       |                2 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[20][31]_i_1_n_1 | hh/rst_n_1       |                2 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[25][31]_i_1_n_1 | hh/rst_n         |                3 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[19][31]_i_1_n_1 | hh/rst_n_6       |                1 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[11][31]_i_1_n_1 | hh/rst_n_6       |                2 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[25][31]_i_1_n_1 | hh/rst_n_0       |                2 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[25][31]_i_1_n_1 | hh/rst_n_3       |                2 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[25][31]_i_1_n_1 | hh/rst_n_7       |                3 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[11][31]_i_1_n_1 | hh/rst_n_2       |                2 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[1][31]_i_1_n_1  | hh/rst_n         |                3 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[18][31]_i_1_n_1 | hh/rst_n_4       |                3 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[1][31]_i_1_n_1  | hh/rst_n_5       |                1 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[18][31]_i_1_n_1 | hh/rst_n_1       |                2 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[26][31]_i_1_n_1 | hh/rst_n_1       |                1 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[26][31]_i_1_n_1 | hh/rst_n_3       |                1 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[26][31]_i_1_n_1 | hh/rst_n_7       |                3 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[12][31]_i_1_n_1 | hh/rst_n_4       |                2 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[1][31]_i_1_n_1  | hh/rst_n_2       |                2 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[12][31]_i_1_n_1 | hh/rst_n_1       |                2 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[20][31]_i_1_n_1 | hh/rst_n_3       |                1 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[28][31]_i_1_n_1 | hh/rst_n_1       |                1 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[28][31]_i_1_n_1 | hh/rst_n_7       |                3 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[1][31]_i_1_n_1  | hh/rst_n_0       |                2 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[17][31]_i_1_n_1 | hh/rst_n         |                3 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[16][31]_i_1_n_1 | hh/rst_n_4       |                1 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[17][31]_i_1_n_1 | hh/rst_n_2       |                2 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[13][31]_i_1_n_1 | hh/rst_n_6       |                2 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[17][31]_i_1_n_1 | hh/rst_n_0       |                3 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[16][31]_i_1_n_1 | hh/rst_n_1       |                2 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[19][31]_i_1_n_1 | hh/rst_n         |                3 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[13][31]_i_1_n_1 | hh/rst_n_0       |                2 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[17][31]_i_1_n_1 | hh/rst_n_6       |                2 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[15][31]_i_1_n_1 | hh/rst_n         |                3 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[28][31]_i_1_n_1 | hh/rst_n_3       |                2 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[15][31]_i_1_n_1 | hh/rst_n_2       |                2 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[9][31]_i_1_n_1  | hh/rst_n         |                3 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[21][31]_i_1_n_1 | hh/rst_n         |                3 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[21][31]_i_1_n_1 | hh/rst_n_2       |                2 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[21][31]_i_1_n_1 | hh/rst_n_0       |                3 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[21][31]_i_1_n_1 | hh/rst_n_6       |                1 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[9][31]_i_1_n_1  | hh/rst_n_5       |                3 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[22][31]_i_1_n_1 | hh/rst_n_1       |                2 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[22][31]_i_1_n_1 | hh/rst_n_3       |                2 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[23][31]_i_1_n_1 | hh/rst_n         |                3 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[23][31]_i_1_n_1 | hh/rst_n_0       |                3 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[23][31]_i_1_n_1 | hh/rst_n_3       |                2 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[23][31]_i_1_n_1 | hh/rst_n_6       |                1 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[19][31]_i_1_n_1 | hh/rst_n_2       |                2 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[24][31]_i_1_n_1 | hh/rst_n_1       |                1 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[24][31]_i_1_n_1 | hh/rst_n_3       |                2 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[27][31]_i_1_n_1 | hh/rst_n         |                3 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[27][31]_i_1_n_1 | hh/rst_n_0       |                2 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[27][31]_i_1_n_1 | hh/rst_n_3       |                3 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[27][31]_i_1_n_1 | hh/rst_n_7       |                2 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[29][31]_i_1_n_1 | hh/rst_n         |                3 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[29][31]_i_1_n_1 | hh/rst_n_1       |                1 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[29][31]_i_1_n_1 | hh/rst_n_3       |                2 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[29][31]_i_1_n_1 | hh/rst_n_7       |                2 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[3][31]_i_1_n_1  | hh/rst_n         |                3 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[3][31]_i_1_n_1  | hh/rst_n_5       |                1 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[3][31]_i_1_n_1  | hh/rst_n_2       |                2 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[3][31]_i_1_n_1  | hh/rst_n_0       |                2 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[9][31]_i_1_n_1  | hh/rst_n_2       |                2 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[4][31]_i_1_n_1  | hh/rst_n_5       |                2 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[4][31]_i_1_n_1  | hh/rst_n_2       |                2 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[5][31]_i_1_n_1  | hh/rst_n         |                3 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[5][31]_i_1_n_1  | hh/rst_n_5       |                1 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[5][31]_i_1_n_1  | hh/rst_n_2       |                2 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[5][31]_i_1_n_1  | hh/rst_n_0       |                2 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[15][31]_i_1_n_1 | hh/rst_n_0       |                2 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[6][31]_i_1_n_1  | hh/rst_n_2       |                2 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[6][31]_i_1_n_1  | hh/rst_n_4       |                2 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[9][31]_i_1_n_1  | hh/rst_n_0       |                3 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[30][31]_i_1_n_1 | hh/rst_n_1       |                2 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[30][31]_i_1_n_1 | hh/rst_n_3       |                2 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[30][31]_i_1_n_1 | hh/rst_n_7       |                3 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[13][31]_i_1_n_1 | hh/rst_n_2       |                2 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[2][31]_i_1_n_1  | hh/rst_n         |                3 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[2][31]_i_1_n_1  | hh/rst_n_5       |                1 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[2][31]_i_1_n_1  | hh/rst_n_2       |                2 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[2][31]_i_1_n_1  | hh/rst_n_0       |                2 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[7][31]_i_1_n_1  | hh/rst_n         |                3 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[7][31]_i_1_n_1  | hh/rst_n_5       |                2 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[7][31]_i_1_n_1  | hh/rst_n_2       |                2 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[7][31]_i_1_n_1  | hh/rst_n_0       |                2 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[19][31]_i_1_n_1 | hh/rst_n_0       |                3 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[8][31]_i_1_n_1  | hh/rst_n_2       |                2 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[8][31]_i_1_n_1  | hh/rst_n_4       |                2 |              3 |
|  clk_F_IBUF_BUFG  |                              | hh/rst_n         |                1 |              3 |
|  clk_F_IBUF_BUFG  |                              | hh/rst_n_1       |                2 |              3 |
|  clk_F_IBUF_BUFG  |                              | hh/rst_n_3       |                1 |              3 |
|  clk_F_IBUF_BUFG  |                              | hh/rst_n_7       |                1 |              3 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[14][31]_i_1_n_1 | hh/rst_n_3       |                3 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[14][31]_i_1_n_1 | hh/rst_n_7       |                2 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[14][31]_i_1_n_1 | hh/rst_n_6       |                3 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[12][31]_i_1_n_1 | hh/rst_n_5       |                2 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[12][31]_i_1_n_1 | hh/rst_n_2       |                2 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[12][31]_i_1_n_1 | hh/rst_n_0       |                2 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[12][31]_i_1_n_1 | hh/rst_n_3       |                3 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[12][31]_i_1_n_1 | hh/rst_n_7       |                3 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[19][31]_i_1_n_1 | hh/rst_n_5       |                4 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[19][31]_i_1_n_1 | hh/rst_n_4       |                1 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[19][31]_i_1_n_1 | hh/rst_n_1       |                1 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[19][31]_i_1_n_1 | hh/rst_n_3       |                2 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[19][31]_i_1_n_1 | hh/rst_n_7       |                2 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[1][31]_i_1_n_1  | hh/rst_n_4       |                2 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[1][31]_i_1_n_1  | hh/rst_n_1       |                2 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[1][31]_i_1_n_1  | hh/rst_n_3       |                1 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[1][31]_i_1_n_1  | hh/rst_n_7       |                3 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[1][31]_i_1_n_1  | hh/rst_n_6       |                3 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[20][31]_i_1_n_1 | hh/rst_n_5       |                2 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[20][31]_i_1_n_1 | hh/rst_n_2       |                2 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[20][31]_i_1_n_1 | hh/rst_n_4       |                3 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[20][31]_i_1_n_1 | hh/rst_n_0       |                2 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[20][31]_i_1_n_1 | hh/rst_n_7       |                2 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[20][31]_i_1_n_1 | hh/rst_n_6       |                3 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[13][31]_i_1_n_1 | hh/rst_n_5       |                2 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[13][31]_i_1_n_1 | hh/rst_n_4       |                3 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[13][31]_i_1_n_1 | hh/rst_n_1       |                2 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[13][31]_i_1_n_1 | hh/rst_n_3       |                4 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[13][31]_i_1_n_1 | hh/rst_n_7       |                2 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[12][31]_i_1_n_1 | hh/rst_n_6       |                3 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[9][31]_i_1_n_1  | hh/rst_n_4       |                2 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[21][31]_i_1_n_1 | hh/rst_n_5       |                3 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[9][31]_i_1_n_1  | hh/rst_n_1       |                3 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[21][31]_i_1_n_1 | hh/rst_n_4       |                1 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[9][31]_i_1_n_1  | hh/rst_n_3       |                3 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[21][31]_i_1_n_1 | hh/rst_n_1       |                2 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[21][31]_i_1_n_1 | hh/rst_n_3       |                2 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[21][31]_i_1_n_1 | hh/rst_n_7       |                2 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[9][31]_i_1_n_1  | hh/rst_n_7       |                3 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[9][31]_i_1_n_1  | hh/rst_n_6       |                3 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[22][31]_i_1_n_1 | hh/rst_n_5       |                2 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[22][31]_i_1_n_1 | hh/rst_n_2       |                2 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[22][31]_i_1_n_1 | hh/rst_n_4       |                3 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[22][31]_i_1_n_1 | hh/rst_n_0       |                3 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[10][31]_i_1_n_1 | hh/rst_n_5       |                2 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[10][31]_i_1_n_1 | hh/rst_n_2       |                2 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[22][31]_i_1_n_1 | hh/rst_n_7       |                3 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[22][31]_i_1_n_1 | hh/rst_n_6       |                3 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[10][31]_i_1_n_1 | hh/rst_n_0       |                3 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[23][31]_i_1_n_1 | hh/rst_n_5       |                3 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[23][31]_i_1_n_1 | hh/rst_n_2       |                2 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[23][31]_i_1_n_1 | hh/rst_n_4       |                3 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[10][31]_i_1_n_1 | hh/rst_n_3       |                4 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[23][31]_i_1_n_1 | hh/rst_n_1       |                2 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[10][31]_i_1_n_1 | hh/rst_n_7       |                2 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[23][31]_i_1_n_1 | hh/rst_n_7       |                3 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[10][31]_i_1_n_1 | hh/rst_n_6       |                3 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[25][31]_i_1_n_1 | hh/rst_n_5       |                2 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[24][31]_i_1_n_1 | hh/rst_n_5       |                2 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[24][31]_i_1_n_1 | hh/rst_n_2       |                2 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[24][31]_i_1_n_1 | hh/rst_n_4       |                4 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[24][31]_i_1_n_1 | hh/rst_n_0       |                2 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[25][31]_i_1_n_1 | hh/rst_n_2       |                2 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[25][31]_i_1_n_1 | hh/rst_n_4       |                3 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[24][31]_i_1_n_1 | hh/rst_n_7       |                3 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[24][31]_i_1_n_1 | hh/rst_n_6       |                4 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[25][31]_i_1_n_1 | hh/rst_n_1       |                2 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[27][31]_i_1_n_1 | hh/rst_n_5       |                2 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[27][31]_i_1_n_1 | hh/rst_n_2       |                2 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[27][31]_i_1_n_1 | hh/rst_n_4       |                3 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[25][31]_i_1_n_1 | hh/rst_n_6       |                3 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[27][31]_i_1_n_1 | hh/rst_n_1       |                2 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[26][31]_i_1_n_1 | hh/rst_n_5       |                3 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[26][31]_i_1_n_1 | hh/rst_n_2       |                2 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[27][31]_i_1_n_1 | hh/rst_n_6       |                2 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[26][31]_i_1_n_1 | hh/rst_n_4       |                4 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[29][31]_i_1_n_1 | hh/rst_n_5       |                3 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[29][31]_i_1_n_1 | hh/rst_n_2       |                2 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[29][31]_i_1_n_1 | hh/rst_n_4       |                2 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[29][31]_i_1_n_1 | hh/rst_n_0       |                2 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[26][31]_i_1_n_1 | hh/rst_n_0       |                2 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[26][31]_i_1_n_1 | hh/rst_n_6       |                3 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[28][31]_i_1_n_1 | hh/rst_n_5       |                2 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[29][31]_i_1_n_1 | hh/rst_n_6       |                3 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[28][31]_i_1_n_1 | hh/rst_n_2       |                2 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[28][31]_i_1_n_1 | hh/rst_n_4       |                4 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[28][31]_i_1_n_1 | hh/rst_n_0       |                3 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[3][31]_i_1_n_1  | hh/rst_n_4       |                1 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[28][31]_i_1_n_1 | hh/rst_n_6       |                3 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[3][31]_i_1_n_1  | hh/rst_n_1       |                2 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[3][31]_i_1_n_1  | hh/rst_n_3       |                2 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[3][31]_i_1_n_1  | hh/rst_n_7       |                3 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[3][31]_i_1_n_1  | hh/rst_n_6       |                3 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[17][31]_i_1_n_1 | hh/rst_n_5       |                2 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[17][31]_i_1_n_1 | hh/rst_n_4       |                2 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[17][31]_i_1_n_1 | hh/rst_n_1       |                1 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[4][31]_i_1_n_1  | hh/rst_n_4       |                1 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[4][31]_i_1_n_1  | hh/rst_n_0       |                2 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[4][31]_i_1_n_1  | hh/rst_n_1       |                2 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[4][31]_i_1_n_1  | hh/rst_n_3       |                1 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[4][31]_i_1_n_1  | hh/rst_n_7       |                3 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[4][31]_i_1_n_1  | hh/rst_n_6       |                4 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[17][31]_i_1_n_1 | hh/rst_n_3       |                2 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[17][31]_i_1_n_1 | hh/rst_n_7       |                2 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[15][31]_i_1_n_1 | hh/rst_n_5       |                2 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[5][31]_i_1_n_1  | hh/rst_n_4       |                1 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[15][31]_i_1_n_1 | hh/rst_n_4       |                3 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[5][31]_i_1_n_1  | hh/rst_n_1       |                2 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[5][31]_i_1_n_1  | hh/rst_n_3       |                1 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[5][31]_i_1_n_1  | hh/rst_n_7       |                3 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[5][31]_i_1_n_1  | hh/rst_n_6       |                4 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[15][31]_i_1_n_1 | hh/rst_n_1       |                2 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[6][31]_i_1_n_1  | hh/rst_n_5       |                3 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[15][31]_i_1_n_1 | hh/rst_n_3       |                3 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[15][31]_i_1_n_1 | hh/rst_n_7       |                3 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[6][31]_i_1_n_1  | hh/rst_n_0       |                3 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[6][31]_i_1_n_1  | hh/rst_n_1       |                2 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[6][31]_i_1_n_1  | hh/rst_n_3       |                2 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[6][31]_i_1_n_1  | hh/rst_n_7       |                3 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[6][31]_i_1_n_1  | hh/rst_n_6       |                3 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[11][31]_i_1_n_1 | hh/rst_n_5       |                2 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[30][31]_i_1_n_1 | hh/rst_n_5       |                3 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[30][31]_i_1_n_1 | hh/rst_n_2       |                2 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[30][31]_i_1_n_1 | hh/rst_n_4       |                4 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[30][31]_i_1_n_1 | hh/rst_n_0       |                3 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[11][31]_i_1_n_1 | hh/rst_n_4       |                2 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[11][31]_i_1_n_1 | hh/rst_n_1       |                3 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[11][31]_i_1_n_1 | hh/rst_n_3       |                3 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[30][31]_i_1_n_1 | hh/rst_n_6       |                3 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[11][31]_i_1_n_1 | hh/rst_n_7       |                3 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[18][31]_i_1_n_1 | hh/rst_n_5       |                2 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[18][31]_i_1_n_1 | hh/rst_n_2       |                2 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[18][31]_i_1_n_1 | hh/rst_n_0       |                3 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[2][31]_i_1_n_1  | hh/rst_n_4       |                1 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[18][31]_i_1_n_1 | hh/rst_n_3       |                3 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[2][31]_i_1_n_1  | hh/rst_n_1       |                3 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[2][31]_i_1_n_1  | hh/rst_n_3       |                2 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[2][31]_i_1_n_1  | hh/rst_n_7       |                3 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[2][31]_i_1_n_1  | hh/rst_n_6       |                3 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[18][31]_i_1_n_1 | hh/rst_n_7       |                2 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[18][31]_i_1_n_1 | hh/rst_n_6       |                2 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[16][31]_i_1_n_1 | hh/rst_n_5       |                2 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[7][31]_i_1_n_1  | hh/rst_n_4       |                2 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[16][31]_i_1_n_1 | hh/rst_n_2       |                2 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[7][31]_i_1_n_1  | hh/rst_n_1       |                3 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[7][31]_i_1_n_1  | hh/rst_n_3       |                3 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[7][31]_i_1_n_1  | hh/rst_n_7       |                3 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[7][31]_i_1_n_1  | hh/rst_n_6       |                3 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[16][31]_i_1_n_1 | hh/rst_n_0       |                3 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[8][31]_i_1_n_1  | hh/rst_n_5       |                2 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[16][31]_i_1_n_1 | hh/rst_n_3       |                2 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[16][31]_i_1_n_1 | hh/rst_n_7       |                2 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[8][31]_i_1_n_1  | hh/rst_n_0       |                3 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[8][31]_i_1_n_1  | hh/rst_n_1       |                3 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[8][31]_i_1_n_1  | hh/rst_n_3       |                3 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[8][31]_i_1_n_1  | hh/rst_n_7       |                3 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[8][31]_i_1_n_1  | hh/rst_n_6       |                3 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[16][31]_i_1_n_1 | hh/rst_n_6       |                3 |              4 |
|  clk_F_IBUF_BUFG  |                              | hh/rst_n_5       |                3 |              4 |
|  clk_F_IBUF_BUFG  |                              | hh/rst_n_2       |                2 |              4 |
|  clk_F_IBUF_BUFG  |                              | hh/rst_n_4       |                4 |              4 |
|  clk_F_IBUF_BUFG  |                              | hh/rst_n_0       |                4 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[14][31]_i_1_n_1 | hh/rst_n_5       |                2 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[14][31]_i_1_n_1 | hh/rst_n_2       |                2 |              4 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[14][31]_i_1_n_1 | hh/rst_n_0       |                3 |              4 |
|  clk_F_IBUF_BUFG  |                              | hh/rst_n_6       |                3 |              4 |
|  clk_F_IBUF_BUFG  | rst_n_IBUF                   | kk/ee/rst_n      |                1 |              4 |
|  clk_RR_IBUF_BUFG |                              | hh/rst_n_3       |                2 |              4 |
|  clk_RR_IBUF_BUFG |                              | hh/rst_n_1       |                4 |              6 |
|  clk_RR_IBUF_BUFG |                              | hh/rst_n_2       |                4 |              8 |
|  clk_RR_IBUF_BUFG |                              | hh/rst_n_0       |                5 |              8 |
|  clk_1M_IBUF_BUFG |                              | kk/gg/CLR        |                3 |             10 |
|  clk_WB_IBUF_BUFG | hh/REG_Files[31][31]_i_1_n_1 |                  |               20 |             32 |
|  n_0_1200_BUFG    |                              |                  |               24 |             32 |
|  clk_RR_IBUF_BUFG |                              | hh/rst_n         |               13 |             38 |
+-------------------+------------------------------+------------------+------------------+----------------+


