5 b 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd ifdef2.3.vcd -o ifdef2.3.cdd -v ifdef2.3.v
3 0 $root "$root" NA 0 0 1
3 0 main "main" ifdef2.3.v 3 28 1
2 1 14 160019 1 0 20008 0 0 1 36 1
2 2 14 f0012 1 0 20004 0 0 1 36 0
2 3 14 b0012 3 1a 2008c 1 2 1 2 1102
2 4 14 b000b 2 1 c 0 0 b
2 5 14 b0019 3 19 2018c 3 4 1 2 1102
2 6 14 70007 0 1 400 0 0 a
2 7 14 70019 3 35 f00e 5 6
1 a 11 30005 1 0 0 0 1 33 1002
1 b 12 30005 1 0 0 0 1 33 102
4 7 7 7
3 1 main.$u0 "main.$u0" ifdef2.3.v 0 26 1
