#CODTECH-TASK1

Company : CODTECH IT SOLUTIONS

ID : CT08FHX

Domain : VLSI

Duration : December 20th,2024 to January 20th,2024

TASK 1 : DIGITAL LOGIC DESIGN WITH VERILOG
         
Design basic digital logic circuits like logic gates, adders, and multiplexers using Verilog within the VLSI software. Simulate the Verilog designs to ensure correct functionality. Use the waveform viewer in the VLSI software to analyze the simulation results.

MY WORK - Designing **LOGIC GATES** : AND, OR, NOT & EXOR GATES

ATTACHMENTS : design.sv , testbench.sv ,output waveforms


OUTPUT:

     AND,OR,NOT & EXOR 
     ![Screenshot_23-12-2024_22360_www edaplayground com](https://github.com/user-attachments/assets/05906a26-fc5d-4a57-95e2-ea48341da698)

     
     AND & OR gates
     ![Screenshot_23-12-2024_223448_www edaplayground com](https://github.com/user-attachments/assets/a4a0e387-129e-4f1f-9cb2-be8a124663f0)

     
     NOT & XOR gates
     ![Screenshot_23-12-2024_223322_www edaplayground com](https://github.com/user-attachments/assets/85eee421-eee9-4aba-ab6a-da2ecbe36847)


OUTPUT WAVEFORMS :

      AND & OR gates 
      ![Screenshot_23-12-2024_221556_www edaplayground com](https://github.com/user-attachments/assets/31107416-217e-4117-8cff-9f053cfb8ba2)

      NOT & XOR gates
      ![Screenshot_23-12-2024_22338_www edaplayground com](https://github.com/user-attachments/assets/e0e41d02-b0a5-4827-bee6-b3bc199453b9)

      
