$date
	Sat Mar 23 19:54:51 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module seq_detector1011_tb $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # inp $end
$var reg 1 $ reset $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 1 # inp $end
$var wire 1 $ reset $end
$var reg 3 % next_state [2:0] $end
$var reg 1 ! out $end
$var reg 3 & present_state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
bx %
1$
0#
0"
x!
$end
#5
0!
b0 %
b0 &
1"
#10
0"
0$
#15
1"
#20
b1 %
0"
1#
#25
b1 &
1"
#30
b10 %
0"
0#
#35
b0 %
b10 &
1"
#40
b11 %
0"
1#
#45
b100 %
b11 &
1"
#50
0"
#55
1!
b1 %
b100 &
1"
#60
b10 %
0"
0#
#65
0!
b0 %
b10 &
1"
#70
b11 %
0"
1#
#75
b100 %
b11 &
1"
#80
0"
#85
1!
b1 %
b100 &
1"
#90
0"
#95
0!
b1 &
1"
#100
0"
#105
1"
#110
0"
#115
1"
#120
0"
