Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'D1' [C:/Users/ryana/CPE333/cpe333/lab4_pipeline_hazards/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:221]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_2t1_nb(n=32)
Compiling module xil_defaultlib.reg_nb(n=32)
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Pipeline_reg_fetch_decode
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.immed_gen
Compiling module xil_defaultlib.Pipeline_reg_decode_execute
Compiling module xil_defaultlib.branch_cond_gen
Compiling module xil_defaultlib.mux_4t1_nb(n=32)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Pipeline_reg_execute_memory
Compiling module xil_defaultlib.Pipeline_reg_memory_writeback
Compiling module xil_defaultlib.Hazard_Unit
Compiling module xil_defaultlib.OTTER_MCU
Compiling module xil_defaultlib.test_pipeline
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_pipeline_behav
