{
    "status": "failed",
    "estimate": {
        "resources": {
            "LUT": 247677.0,
            "DSP": 31.0,
            "BRAM_18K": 1058.0,
            "URAM": 0.0
        },
        "performance": {
            "critical_path_cycles": 414229,
            "max_cycles": 16384,
            "max_cycles_node_name": "MVAU_rtl_0",
            "estimated_throughput_fps": 12207.03125,
            "estimated_latency_ns": 2071145
        }
    },
    "hls_estimate": {
        "resources": {
            "LUT": 140289.0,
            "FF": 144821.0,
            "DSP": 6869.0,
            "DSP48E": 0.0,
            "BRAM_18K": 2.0,
            "URAM": 0.0
        }
    },
    "fifosizing": {
        "total_fifo_size_kB": 46
    }
}
