Release 14.7 par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

<<<<<<< HEAD
Casa-HP-240-G4-Notebook-PC::  Tue Oct 18 09:00:35 2022
=======
Maxi-PC-Ubu::  Mon Oct 17 11:06:56 2022
>>>>>>> fd4f01c5254a38cf4d991e6a65bef431036ebc3b

par -w -intstyle ise -ol high -mt off mips_map.ncd mips.ncd mips.pcf 


Constraints file: mips.pcf.
Loading device for application Rf_Device from file '6slx9.nph' in environment /opt/Xilinx/14.7/ISE_DS/ISE/.
   "mips" is an NCD, version 3.2, device xc6slx9, package csg324, speed -3

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2013-10-13".



Device Utilization Summary:

Slice Logic Utilization:
<<<<<<< HEAD
  Number of Slice Registers:                 1,249 out of  11,440   10%
    Number used as Flip Flops:               1,249
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                      2,759 out of   5,720   48%
    Number used as logic:                    2,178 out of   5,720   38%
      Number using O6 output only:           1,931
      Number using O5 output only:              53
      Number using O5 and O6:                  194
=======
  Number of Slice Registers:                 1,217 out of  11,440   10%
    Number used as Flip Flops:               1,216
    Number used as Latches:                      1
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                      2,691 out of   5,720   47%
    Number used as logic:                    2,110 out of   5,720   36%
      Number using O6 output only:           1,903
      Number using O5 output only:              53
      Number using O5 and O6:                  154
>>>>>>> fd4f01c5254a38cf4d991e6a65bef431036ebc3b
      Number used as ROM:                        0
    Number used as Memory:                     577 out of   1,440   40%
      Number used as Dual Port RAM:            512
        Number using O6 output only:           512
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Single Port RAM:           64
        Number using O6 output only:            64
        Number using O5 output only:             0
        Number using O5 and O6:                  0
<<<<<<< HEAD
      Number used as Shift Register:             1
        Number using O6 output only:             1
        Number using O5 output only:             0
        Number using O5 and O6:                  0
    Number used exclusively as route-thrus:      4
      Number with same-slice register load:      0
=======
      Number used as Shift Register:             0
    Number used exclusively as route-thrus:      5
      Number with same-slice register load:      1
>>>>>>> fd4f01c5254a38cf4d991e6a65bef431036ebc3b
      Number with same-slice carry load:         4
      Number with other load:                    0

Slice Logic Distribution:
<<<<<<< HEAD
  Number of occupied Slices:                   891 out of   1,430   62%
  Number of MUXCYs used:                       252 out of   2,860    8%
  Number of LUT Flip Flop pairs used:        3,127
    Number with an unused Flip Flop:         1,895 out of   3,127   60%
    Number with an unused LUT:                 368 out of   3,127   11%
    Number of fully used LUT-FF pairs:         864 out of   3,127   27%
=======
  Number of occupied Slices:                   812 out of   1,430   56%
  Number of MUXCYs used:                       192 out of   2,860    6%
  Number of LUT Flip Flop pairs used:        2,964
    Number with an unused Flip Flop:         1,757 out of   2,964   59%
    Number with an unused LUT:                 273 out of   2,964    9%
    Number of fully used LUT-FF pairs:         934 out of   2,964   31%
>>>>>>> fd4f01c5254a38cf4d991e6a65bef431036ebc3b
    Number of slice register sites lost
      to control set restrictions:               0 out of  11,440    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        36 out of     200   18%
    Number of LOCed IOBs:                       36 out of      36  100%

Specific Feature Utilization:
  Number of RAMB16BWERs:                         0 out of      32    0%
  Number of RAMB8BWERs:                          0 out of      64    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 0 out of      32    0%
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       3 out of      16   18%
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0%
  Number of ILOGIC2/ISERDES2s:                   0 out of     200    0%
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     200    0%
  Number of OLOGIC2/OSERDES2s:                   0 out of     200    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            0 out of      16    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            0 out of       2    0%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 10 secs 
Finished initial Timing Analysis.  REAL time: 10 secs 

Starting Router


<<<<<<< HEAD
Phase  1  : 18034 unrouted;      REAL time: 11 secs 

Phase  2  : 17269 unrouted;      REAL time: 13 secs 

Phase  3  : 8745 unrouted;      REAL time: 33 secs 

Phase  4  : 8745 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 34 secs 

Updating file: mips.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 22 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 22 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 22 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 22 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 22 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 22 secs 
Total REAL time to Router completion: 1 mins 22 secs 
Total CPU time to Router completion: 1 mins 18 secs 
=======
Phase  1  : 17734 unrouted;      REAL time: 2 secs 

Phase  2  : 17038 unrouted;      REAL time: 3 secs 

Phase  3  : 9118 unrouted;      REAL time: 6 secs 

Phase  4  : 9118 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 7 secs 

Updating file: mips.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 17 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 17 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 17 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 17 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 17 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 17 secs 
Total REAL time to Router completion: 17 secs 
Total CPU time to Router completion: 16 secs 
>>>>>>> fd4f01c5254a38cf4d991e6a65bef431036ebc3b

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|Inst_divisorCLK/tmp_ |              |      |      |            |             |
<<<<<<< HEAD
|                BUFG |  BUFGMUX_X2Y2| No   |  466 |  0.120     |  1.188      |
+---------------------+--------------+------+------+------------+-------------+
|Inst_divCLK100a50/tm |              |      |      |            |             |
|              p_BUFG |  BUFGMUX_X2Y3| No   |   16 |  0.074     |  1.143      |
+---------------------+--------------+------+------+------------+-------------+
|     clk100mhz_BUFGP | BUFGMUX_X3Y13| No   |    1 |  0.000     |  1.078      |
+---------------------+--------------+------+------+------------+-------------+
|Inst_md_io/Inst_seve |              |      |      |            |             |
|      n_seg/clkreduc |         Local|      |    3 |  0.048     |  0.686      |
=======
|                BUFG |  BUFGMUX_X2Y2| No   |  452 |  0.119     |  1.187      |
+---------------------+--------------+------+------+------------+-------------+
|Inst_divCLK100a50/tm |              |      |      |            |             |
|              p_BUFG |  BUFGMUX_X2Y3| No   |   23 |  0.066     |  1.143      |
+---------------------+--------------+------+------+------------+-------------+
|     clk100mhz_BUFGP | BUFGMUX_X3Y13| No   |    1 |  0.000     |  1.077      |
+---------------------+--------------+------+------+------------+-------------+
|               reset |         Local|      |   61 |  0.000     |  2.261      |
>>>>>>> fd4f01c5254a38cf4d991e6a65bef431036ebc3b
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
<<<<<<< HEAD
  NET "clk100mhz_BUFGP/IBUFG" PERIOD = 10 n | SETUP       |     9.088ns|     0.912ns|       0|           0
  s HIGH 50%                                | HOLD        |     0.416ns|            |       0|           0
=======
  NET "clk100mhz_BUFGP/IBUFG" PERIOD = 10 n | SETUP       |     9.124ns|     0.876ns|       0|           0
  s HIGH 50%                                | HOLD        |     0.439ns|            |       0|           0
>>>>>>> fd4f01c5254a38cf4d991e6a65bef431036ebc3b
                                            | MINPERIOD   |     8.270ns|     1.730ns|       0|           0
----------------------------------------------------------------------------------------------------------


All constraints were met.


Generating Pad Report.

All signals are completely routed.

<<<<<<< HEAD
Total REAL time to PAR completion: 1 mins 25 secs 
Total CPU time to PAR completion: 1 mins 21 secs 
=======
Total REAL time to PAR completion: 17 secs 
Total CPU time to PAR completion: 17 secs 
>>>>>>> fd4f01c5254a38cf4d991e6a65bef431036ebc3b

Peak Memory Usage:  623 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 0

Writing design to file mips.ncd



PAR done!
