$date
	Sun Sep 03 11:42:31 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module InverterTB $end
$var wire 1 ! W $end
$var parameter 32 " time_limit $end
$var reg 1 # A $end
$scope module I1 $end
$var wire 1 $ GND $end
$var wire 1 % VDD $end
$var wire 1 # a $end
$var wire 1 ! w $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1100100 "
$end
#0
$dumpvars
1%
0$
0#
x!
$end
#3
x!
#5
1!
#10
1#
#13
x!
#15
0!
#40
0#
#43
z!
#45
1!
#140
$dumpoff
x%
x$
x#
x!
$end
