================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Fri Oct 18 12:54:01 +0200 2024
    * Version:         2024.1 (Build 5069499 on May 21 2024)
    * Project:         DelayAndSum
    * Solution:        hls (Vivado IP Flow Target)
    * Product family:  zynq
    * Target device:   xc7z020-clg400-1


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  5 ns
    * C-Synthesis target clock:    5 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              514
FF:               990
DSP:              16
BRAM:             0
URAM:             0
SRL:              144


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 5.000       |
| Post-Synthesis | 4.798       |
+----------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+--------------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                 | LUT | FF  | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+--------------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                 | 514 | 990 | 16  |      |      |     |        |      |         |          |        |
|   (inst)                             | 149 | 482 | 2   |      |      |     |        |      |         |          |        |
|   control_s_axi_U                    | 130 | 154 |     |      |      |     |        |      |         |          |        |
|   mac_muladd_16s_16s_31ns_31_4_1_U10 |     |     | 1   |      |      |     |        |      |         |          |        |
|   mac_muladd_16s_16s_31ns_31_4_1_U11 |     |     | 1   |      |      |     |        |      |         |          |        |
|   mac_muladd_16s_16s_31ns_31_4_1_U13 |     |     | 1   |      |      |     |        |      |         |          |        |
|   mac_muladd_16s_16s_31ns_31_4_1_U14 |     |     | 1   |      |      |     |        |      |         |          |        |
|   mac_muladd_16s_16s_31ns_31_4_1_U15 |     |     | 1   |      |      |     |        |      |         |          |        |
|   mac_muladd_16s_16s_31ns_31_4_1_U5  |     |     | 1   |      |      |     |        |      |         |          |        |
|   mac_muladd_16s_16s_31ns_31_4_1_U6  |     |     | 1   |      |      |     |        |      |         |          |        |
|   mac_muladd_16s_16s_31ns_31_4_1_U7  |     |     | 1   |      |      |     |        |      |         |          |        |
|   mac_muladd_16s_16s_31ns_31_4_1_U9  |     |     | 1   |      |      |     |        |      |         |          |        |
|   mac_muladd_16s_16s_31s_31_4_1_U3   |     |     | 1   |      |      |     |        |      |         |          |        |
|   mac_mulsub_16s_16s_31ns_31_4_1_U12 |     |     | 1   |      |      |     |        |      |         |          |        |
|   mac_mulsub_16s_16s_31ns_31_4_1_U16 |     |     | 1   |      |      |     |        |      |         |          |        |
|   mac_mulsub_16s_16s_31ns_31_4_1_U8  |     |     | 1   |      |      |     |        |      |         |          |        |
|   mac_mulsub_16s_16s_31s_31_4_1_U4   |     |     | 1   |      |      |     |        |      |         |          |        |
|   regslice_both_in1_imag_U           | 22  | 21  |     |      |      |     |        |      |         |          |        |
|   regslice_both_in1_real_U           | 22  | 37  |     |      |      |     |        |      |         |          |        |
|   regslice_both_in2_imag_U           | 22  | 37  |     |      |      |     |        |      |         |          |        |
|   regslice_both_in2_real_U           | 22  | 37  |     |      |      |     |        |      |         |          |        |
|   regslice_both_in3_imag_U           | 22  | 37  |     |      |      |     |        |      |         |          |        |
|   regslice_both_in3_real_U           | 25  | 37  |     |      |      |     |        |      |         |          |        |
|   regslice_both_in4_imag_U           | 22  | 37  |     |      |      |     |        |      |         |          |        |
|   regslice_both_in4_real_U           | 22  | 37  |     |      |      |     |        |      |         |          |        |
|   regslice_both_out_imag_U           | 22  | 37  |     |      |      |     |        |      |         |          |        |
|   regslice_both_out_real_U           | 34  | 37  |     |      |      |     |        |      |         |          |        |
+--------------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 0.97%  | OK     |
| FD                                                        | 50%       | 0.93%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.83%  | OK     |
| MUXF7                                                     | 15%       | 0.01%  | OK     |
| DSP                                                       | 80%       | 7.27%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 7.27%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 998       | 32     | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 2.30   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+-----------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                          | ENDPOINT PIN                                                                                          | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                         |                                                                                                       |              |            |                |          DELAY |        DELAY |
+-------+-------+-----------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 0.202 | regslice_both_in2_imag_U/state_reg[0]/C | mul_ln74_1_reg_478_reg/CEB1                                                                           |            4 |         48 |          4.200 |          1.185 |        3.015 |
| Path2 | 0.202 | regslice_both_in2_imag_U/state_reg[0]/C | mul_ln80_reg_483_reg/CEB1                                                                             |            4 |         48 |          4.200 |          1.185 |        3.015 |
| Path3 | 0.235 | regslice_both_in2_imag_U/state_reg[0]/C | mac_muladd_16s_16s_31ns_31_4_1_U10/DelayAndSum_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_U/p_reg_reg/CEP |            4 |        718 |          4.157 |          1.185 |        2.972 |
| Path4 | 0.235 | regslice_both_in2_imag_U/state_reg[0]/C | mac_muladd_16s_16s_31ns_31_4_1_U11/DelayAndSum_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_U/p_reg_reg/CEP |            4 |        718 |          4.157 |          1.185 |        2.972 |
| Path5 | 0.235 | regslice_both_in2_imag_U/state_reg[0]/C | mac_muladd_16s_16s_31ns_31_4_1_U13/DelayAndSum_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_U/p_reg_reg/CEP |            4 |        718 |          4.157 |          1.185 |        2.972 |
+-------+-------+-----------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +---------------------------------------------------------------------------------------------------+----------------------+
    | Path1 Cells                                                                                       | Primitive Type       |
    +---------------------------------------------------------------------------------------------------+----------------------+
    | regslice_both_in2_imag_U/state_reg[0]                                                             | FLOP_LATCH.flop.FDRE |
    | regslice_both_in3_real_U/ap_ready_INST_0_i_4                                                      | LUT.others.LUT4      |
    | regslice_both_in3_real_U/ap_ready_INST_0_i_1                                                      | LUT.others.LUT6      |
    | regslice_both_in3_real_U/ap_ready_INST_0                                                          | LUT.others.LUT6      |
    | regslice_both_in1_imag_U/mul_ln74_1_reg_478_reg_i_2                                               | LUT.others.LUT4      |
    | mul_ln74_1_reg_478_reg                                                                            | MULT.dsp.DSP48E1     |
    | regslice_both_in2_imag_U/state_reg[0]                                                             | FLOP_LATCH.flop.FDRE |
    | regslice_both_in3_real_U/ap_ready_INST_0_i_4                                                      | LUT.others.LUT4      |
    | regslice_both_in3_real_U/ap_ready_INST_0_i_1                                                      | LUT.others.LUT6      |
    | regslice_both_in3_real_U/ap_ready_INST_0                                                          | LUT.others.LUT6      |
    | regslice_both_in1_imag_U/mul_ln74_1_reg_478_reg_i_2                                               | LUT.others.LUT4      |
    | mul_ln80_reg_483_reg                                                                              | MULT.dsp.DSP48E1     |
    | regslice_both_in2_imag_U/state_reg[0]                                                             | FLOP_LATCH.flop.FDRE |
    | regslice_both_in3_real_U/ap_ready_INST_0_i_4                                                      | LUT.others.LUT4      |
    | regslice_both_in3_real_U/ap_ready_INST_0_i_1                                                      | LUT.others.LUT6      |
    | regslice_both_out_real_U/ap_done_INST_0_i_1                                                       | LUT.others.LUT6      |
    | regslice_both_out_real_U/mul_ln74_1_reg_478_reg_i_1                                               | LUT.others.LUT1      |
    | mac_muladd_16s_16s_31ns_31_4_1_U10/DelayAndSum_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_U/p_reg_reg | MULT.dsp.DSP48E1     |
    | regslice_both_in2_imag_U/state_reg[0]                                                             | FLOP_LATCH.flop.FDRE |
    | regslice_both_in3_real_U/ap_ready_INST_0_i_4                                                      | LUT.others.LUT4      |
    | regslice_both_in3_real_U/ap_ready_INST_0_i_1                                                      | LUT.others.LUT6      |
    | regslice_both_out_real_U/ap_done_INST_0_i_1                                                       | LUT.others.LUT6      |
    | regslice_both_out_real_U/mul_ln74_1_reg_478_reg_i_1                                               | LUT.others.LUT1      |
    | mac_muladd_16s_16s_31ns_31_4_1_U11/DelayAndSum_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_U/p_reg_reg | MULT.dsp.DSP48E1     |
    | regslice_both_in2_imag_U/state_reg[0]                                                             | FLOP_LATCH.flop.FDRE |
    | regslice_both_in3_real_U/ap_ready_INST_0_i_4                                                      | LUT.others.LUT4      |
    | regslice_both_in3_real_U/ap_ready_INST_0_i_1                                                      | LUT.others.LUT6      |
    | regslice_both_out_real_U/ap_done_INST_0_i_1                                                       | LUT.others.LUT6      |
    | regslice_both_out_real_U/mul_ln74_1_reg_478_reg_i_1                                               | LUT.others.LUT1      |
    | mac_muladd_16s_16s_31ns_31_4_1_U13/DelayAndSum_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_U/p_reg_reg | MULT.dsp.DSP48E1     |
    +---------------------------------------------------------------------------------------------------+----------------------+

    +---------------------------------------------------------------------------------------------------+----------------------+
    | Path2 Cells                                                                                       | Primitive Type       |
    +---------------------------------------------------------------------------------------------------+----------------------+
    | regslice_both_in2_imag_U/state_reg[0]                                                             | FLOP_LATCH.flop.FDRE |
    | regslice_both_in3_real_U/ap_ready_INST_0_i_4                                                      | LUT.others.LUT4      |
    | regslice_both_in3_real_U/ap_ready_INST_0_i_1                                                      | LUT.others.LUT6      |
    | regslice_both_in3_real_U/ap_ready_INST_0                                                          | LUT.others.LUT6      |
    | regslice_both_in1_imag_U/mul_ln74_1_reg_478_reg_i_2                                               | LUT.others.LUT4      |
    | mul_ln74_1_reg_478_reg                                                                            | MULT.dsp.DSP48E1     |
    | regslice_both_in2_imag_U/state_reg[0]                                                             | FLOP_LATCH.flop.FDRE |
    | regslice_both_in3_real_U/ap_ready_INST_0_i_4                                                      | LUT.others.LUT4      |
    | regslice_both_in3_real_U/ap_ready_INST_0_i_1                                                      | LUT.others.LUT6      |
    | regslice_both_in3_real_U/ap_ready_INST_0                                                          | LUT.others.LUT6      |
    | regslice_both_in1_imag_U/mul_ln74_1_reg_478_reg_i_2                                               | LUT.others.LUT4      |
    | mul_ln80_reg_483_reg                                                                              | MULT.dsp.DSP48E1     |
    | regslice_both_in2_imag_U/state_reg[0]                                                             | FLOP_LATCH.flop.FDRE |
    | regslice_both_in3_real_U/ap_ready_INST_0_i_4                                                      | LUT.others.LUT4      |
    | regslice_both_in3_real_U/ap_ready_INST_0_i_1                                                      | LUT.others.LUT6      |
    | regslice_both_out_real_U/ap_done_INST_0_i_1                                                       | LUT.others.LUT6      |
    | regslice_both_out_real_U/mul_ln74_1_reg_478_reg_i_1                                               | LUT.others.LUT1      |
    | mac_muladd_16s_16s_31ns_31_4_1_U10/DelayAndSum_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_U/p_reg_reg | MULT.dsp.DSP48E1     |
    | regslice_both_in2_imag_U/state_reg[0]                                                             | FLOP_LATCH.flop.FDRE |
    | regslice_both_in3_real_U/ap_ready_INST_0_i_4                                                      | LUT.others.LUT4      |
    | regslice_both_in3_real_U/ap_ready_INST_0_i_1                                                      | LUT.others.LUT6      |
    | regslice_both_out_real_U/ap_done_INST_0_i_1                                                       | LUT.others.LUT6      |
    | regslice_both_out_real_U/mul_ln74_1_reg_478_reg_i_1                                               | LUT.others.LUT1      |
    | mac_muladd_16s_16s_31ns_31_4_1_U11/DelayAndSum_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_U/p_reg_reg | MULT.dsp.DSP48E1     |
    | regslice_both_in2_imag_U/state_reg[0]                                                             | FLOP_LATCH.flop.FDRE |
    | regslice_both_in3_real_U/ap_ready_INST_0_i_4                                                      | LUT.others.LUT4      |
    | regslice_both_in3_real_U/ap_ready_INST_0_i_1                                                      | LUT.others.LUT6      |
    | regslice_both_out_real_U/ap_done_INST_0_i_1                                                       | LUT.others.LUT6      |
    | regslice_both_out_real_U/mul_ln74_1_reg_478_reg_i_1                                               | LUT.others.LUT1      |
    | mac_muladd_16s_16s_31ns_31_4_1_U13/DelayAndSum_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_U/p_reg_reg | MULT.dsp.DSP48E1     |
    +---------------------------------------------------------------------------------------------------+----------------------+

    +---------------------------------------------------------------------------------------------------+----------------------+
    | Path3 Cells                                                                                       | Primitive Type       |
    +---------------------------------------------------------------------------------------------------+----------------------+
    | regslice_both_in2_imag_U/state_reg[0]                                                             | FLOP_LATCH.flop.FDRE |
    | regslice_both_in3_real_U/ap_ready_INST_0_i_4                                                      | LUT.others.LUT4      |
    | regslice_both_in3_real_U/ap_ready_INST_0_i_1                                                      | LUT.others.LUT6      |
    | regslice_both_in3_real_U/ap_ready_INST_0                                                          | LUT.others.LUT6      |
    | regslice_both_in1_imag_U/mul_ln74_1_reg_478_reg_i_2                                               | LUT.others.LUT4      |
    | mul_ln74_1_reg_478_reg                                                                            | MULT.dsp.DSP48E1     |
    | regslice_both_in2_imag_U/state_reg[0]                                                             | FLOP_LATCH.flop.FDRE |
    | regslice_both_in3_real_U/ap_ready_INST_0_i_4                                                      | LUT.others.LUT4      |
    | regslice_both_in3_real_U/ap_ready_INST_0_i_1                                                      | LUT.others.LUT6      |
    | regslice_both_in3_real_U/ap_ready_INST_0                                                          | LUT.others.LUT6      |
    | regslice_both_in1_imag_U/mul_ln74_1_reg_478_reg_i_2                                               | LUT.others.LUT4      |
    | mul_ln80_reg_483_reg                                                                              | MULT.dsp.DSP48E1     |
    | regslice_both_in2_imag_U/state_reg[0]                                                             | FLOP_LATCH.flop.FDRE |
    | regslice_both_in3_real_U/ap_ready_INST_0_i_4                                                      | LUT.others.LUT4      |
    | regslice_both_in3_real_U/ap_ready_INST_0_i_1                                                      | LUT.others.LUT6      |
    | regslice_both_out_real_U/ap_done_INST_0_i_1                                                       | LUT.others.LUT6      |
    | regslice_both_out_real_U/mul_ln74_1_reg_478_reg_i_1                                               | LUT.others.LUT1      |
    | mac_muladd_16s_16s_31ns_31_4_1_U10/DelayAndSum_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_U/p_reg_reg | MULT.dsp.DSP48E1     |
    | regslice_both_in2_imag_U/state_reg[0]                                                             | FLOP_LATCH.flop.FDRE |
    | regslice_both_in3_real_U/ap_ready_INST_0_i_4                                                      | LUT.others.LUT4      |
    | regslice_both_in3_real_U/ap_ready_INST_0_i_1                                                      | LUT.others.LUT6      |
    | regslice_both_out_real_U/ap_done_INST_0_i_1                                                       | LUT.others.LUT6      |
    | regslice_both_out_real_U/mul_ln74_1_reg_478_reg_i_1                                               | LUT.others.LUT1      |
    | mac_muladd_16s_16s_31ns_31_4_1_U11/DelayAndSum_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_U/p_reg_reg | MULT.dsp.DSP48E1     |
    | regslice_both_in2_imag_U/state_reg[0]                                                             | FLOP_LATCH.flop.FDRE |
    | regslice_both_in3_real_U/ap_ready_INST_0_i_4                                                      | LUT.others.LUT4      |
    | regslice_both_in3_real_U/ap_ready_INST_0_i_1                                                      | LUT.others.LUT6      |
    | regslice_both_out_real_U/ap_done_INST_0_i_1                                                       | LUT.others.LUT6      |
    | regslice_both_out_real_U/mul_ln74_1_reg_478_reg_i_1                                               | LUT.others.LUT1      |
    | mac_muladd_16s_16s_31ns_31_4_1_U13/DelayAndSum_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_U/p_reg_reg | MULT.dsp.DSP48E1     |
    +---------------------------------------------------------------------------------------------------+----------------------+

    +---------------------------------------------------------------------------------------------------+----------------------+
    | Path4 Cells                                                                                       | Primitive Type       |
    +---------------------------------------------------------------------------------------------------+----------------------+
    | regslice_both_in2_imag_U/state_reg[0]                                                             | FLOP_LATCH.flop.FDRE |
    | regslice_both_in3_real_U/ap_ready_INST_0_i_4                                                      | LUT.others.LUT4      |
    | regslice_both_in3_real_U/ap_ready_INST_0_i_1                                                      | LUT.others.LUT6      |
    | regslice_both_in3_real_U/ap_ready_INST_0                                                          | LUT.others.LUT6      |
    | regslice_both_in1_imag_U/mul_ln74_1_reg_478_reg_i_2                                               | LUT.others.LUT4      |
    | mul_ln74_1_reg_478_reg                                                                            | MULT.dsp.DSP48E1     |
    | regslice_both_in2_imag_U/state_reg[0]                                                             | FLOP_LATCH.flop.FDRE |
    | regslice_both_in3_real_U/ap_ready_INST_0_i_4                                                      | LUT.others.LUT4      |
    | regslice_both_in3_real_U/ap_ready_INST_0_i_1                                                      | LUT.others.LUT6      |
    | regslice_both_in3_real_U/ap_ready_INST_0                                                          | LUT.others.LUT6      |
    | regslice_both_in1_imag_U/mul_ln74_1_reg_478_reg_i_2                                               | LUT.others.LUT4      |
    | mul_ln80_reg_483_reg                                                                              | MULT.dsp.DSP48E1     |
    | regslice_both_in2_imag_U/state_reg[0]                                                             | FLOP_LATCH.flop.FDRE |
    | regslice_both_in3_real_U/ap_ready_INST_0_i_4                                                      | LUT.others.LUT4      |
    | regslice_both_in3_real_U/ap_ready_INST_0_i_1                                                      | LUT.others.LUT6      |
    | regslice_both_out_real_U/ap_done_INST_0_i_1                                                       | LUT.others.LUT6      |
    | regslice_both_out_real_U/mul_ln74_1_reg_478_reg_i_1                                               | LUT.others.LUT1      |
    | mac_muladd_16s_16s_31ns_31_4_1_U10/DelayAndSum_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_U/p_reg_reg | MULT.dsp.DSP48E1     |
    | regslice_both_in2_imag_U/state_reg[0]                                                             | FLOP_LATCH.flop.FDRE |
    | regslice_both_in3_real_U/ap_ready_INST_0_i_4                                                      | LUT.others.LUT4      |
    | regslice_both_in3_real_U/ap_ready_INST_0_i_1                                                      | LUT.others.LUT6      |
    | regslice_both_out_real_U/ap_done_INST_0_i_1                                                       | LUT.others.LUT6      |
    | regslice_both_out_real_U/mul_ln74_1_reg_478_reg_i_1                                               | LUT.others.LUT1      |
    | mac_muladd_16s_16s_31ns_31_4_1_U11/DelayAndSum_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_U/p_reg_reg | MULT.dsp.DSP48E1     |
    | regslice_both_in2_imag_U/state_reg[0]                                                             | FLOP_LATCH.flop.FDRE |
    | regslice_both_in3_real_U/ap_ready_INST_0_i_4                                                      | LUT.others.LUT4      |
    | regslice_both_in3_real_U/ap_ready_INST_0_i_1                                                      | LUT.others.LUT6      |
    | regslice_both_out_real_U/ap_done_INST_0_i_1                                                       | LUT.others.LUT6      |
    | regslice_both_out_real_U/mul_ln74_1_reg_478_reg_i_1                                               | LUT.others.LUT1      |
    | mac_muladd_16s_16s_31ns_31_4_1_U13/DelayAndSum_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_U/p_reg_reg | MULT.dsp.DSP48E1     |
    +---------------------------------------------------------------------------------------------------+----------------------+

    +---------------------------------------------------------------------------------------------------+----------------------+
    | Path5 Cells                                                                                       | Primitive Type       |
    +---------------------------------------------------------------------------------------------------+----------------------+
    | regslice_both_in2_imag_U/state_reg[0]                                                             | FLOP_LATCH.flop.FDRE |
    | regslice_both_in3_real_U/ap_ready_INST_0_i_4                                                      | LUT.others.LUT4      |
    | regslice_both_in3_real_U/ap_ready_INST_0_i_1                                                      | LUT.others.LUT6      |
    | regslice_both_in3_real_U/ap_ready_INST_0                                                          | LUT.others.LUT6      |
    | regslice_both_in1_imag_U/mul_ln74_1_reg_478_reg_i_2                                               | LUT.others.LUT4      |
    | mul_ln74_1_reg_478_reg                                                                            | MULT.dsp.DSP48E1     |
    | regslice_both_in2_imag_U/state_reg[0]                                                             | FLOP_LATCH.flop.FDRE |
    | regslice_both_in3_real_U/ap_ready_INST_0_i_4                                                      | LUT.others.LUT4      |
    | regslice_both_in3_real_U/ap_ready_INST_0_i_1                                                      | LUT.others.LUT6      |
    | regslice_both_in3_real_U/ap_ready_INST_0                                                          | LUT.others.LUT6      |
    | regslice_both_in1_imag_U/mul_ln74_1_reg_478_reg_i_2                                               | LUT.others.LUT4      |
    | mul_ln80_reg_483_reg                                                                              | MULT.dsp.DSP48E1     |
    | regslice_both_in2_imag_U/state_reg[0]                                                             | FLOP_LATCH.flop.FDRE |
    | regslice_both_in3_real_U/ap_ready_INST_0_i_4                                                      | LUT.others.LUT4      |
    | regslice_both_in3_real_U/ap_ready_INST_0_i_1                                                      | LUT.others.LUT6      |
    | regslice_both_out_real_U/ap_done_INST_0_i_1                                                       | LUT.others.LUT6      |
    | regslice_both_out_real_U/mul_ln74_1_reg_478_reg_i_1                                               | LUT.others.LUT1      |
    | mac_muladd_16s_16s_31ns_31_4_1_U10/DelayAndSum_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_U/p_reg_reg | MULT.dsp.DSP48E1     |
    | regslice_both_in2_imag_U/state_reg[0]                                                             | FLOP_LATCH.flop.FDRE |
    | regslice_both_in3_real_U/ap_ready_INST_0_i_4                                                      | LUT.others.LUT4      |
    | regslice_both_in3_real_U/ap_ready_INST_0_i_1                                                      | LUT.others.LUT6      |
    | regslice_both_out_real_U/ap_done_INST_0_i_1                                                       | LUT.others.LUT6      |
    | regslice_both_out_real_U/mul_ln74_1_reg_478_reg_i_1                                               | LUT.others.LUT1      |
    | mac_muladd_16s_16s_31ns_31_4_1_U11/DelayAndSum_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_U/p_reg_reg | MULT.dsp.DSP48E1     |
    | regslice_both_in2_imag_U/state_reg[0]                                                             | FLOP_LATCH.flop.FDRE |
    | regslice_both_in3_real_U/ap_ready_INST_0_i_4                                                      | LUT.others.LUT4      |
    | regslice_both_in3_real_U/ap_ready_INST_0_i_1                                                      | LUT.others.LUT6      |
    | regslice_both_out_real_U/ap_done_INST_0_i_1                                                       | LUT.others.LUT6      |
    | regslice_both_out_real_U/mul_ln74_1_reg_478_reg_i_1                                               | LUT.others.LUT1      |
    | mac_muladd_16s_16s_31ns_31_4_1_U13/DelayAndSum_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_U/p_reg_reg | MULT.dsp.DSP48E1     |
    +---------------------------------------------------------------------------------------------------+----------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+--------------------------------------------------------------------+
| Report Type              | Report Location                                                    |
+--------------------------+--------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/DelayAndSum_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/DelayAndSum_failfast_synth.rpt                 |
| timing                   | impl/verilog/report/DelayAndSum_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/DelayAndSum_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/DelayAndSum_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/DelayAndSum_utilization_hierarchical_synth.rpt |
+--------------------------+--------------------------------------------------------------------+


